#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c707e320c0 .scope module, "riscv_pipeline_tb" "riscv_pipeline_tb" 2 3;
 .timescale -9 -12;
v000001c707eaa3d0_0 .var "clock", 0 0;
v000001c707eaa790_0 .var "reset", 0 0;
S_000001c707e32250 .scope module, "DUT" "riscv_pipeline" 2 11, 3 1 0, S_000001c707e320c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
v000001c707ea7db0_0 .net "alu_result_ex_mem", 31 0, v000001c707d6b8a0_0;  1 drivers
v000001c707ea7a90_0 .net "clock", 0 0, v000001c707eaa3d0_0;  1 drivers
v000001c707ea88f0_0 .net "flag_beq_ex_mem", 0 0, v000001c707de9020_0;  1 drivers
v000001c707ea7bd0_0 .net "forward_alu_ex_mem", 31 0, L_000001c707ddb520;  1 drivers
v000001c707ea8990_0 .net "forward_ex_mem_reg_rd", 4 0, L_000001c707ddb600;  1 drivers
v000001c707ea7e50_0 .net "forward_ex_mem_reg_write", 0 0, L_000001c707ddb590;  1 drivers
v000001c707ea8d50_0 .net "forward_mem_wb_reg_rd", 4 0, L_000001c707ddbad0;  1 drivers
v000001c707ea7ef0_0 .net "forward_mem_wb_reg_write", 0 0, L_000001c707ddb980;  1 drivers
v000001c707ea8a30_0 .net "mux2_result_ex_mem", 31 0, L_000001c707ddc240;  1 drivers
v000001c707ea8ad0_0 .net "reg_rd_ex_mem", 4 0, v000001c707e80670_0;  1 drivers
v000001c707ea8df0_0 .net "reset", 0 0, v000001c707eaa790_0;  1 drivers
v000001c707ea8e90_0 .net "s_IF_flush", 0 0, L_000001c707df7cd0;  1 drivers
v000001c707ea8fd0_0 .net "s_addr_rs1", 4 0, v000001c707e90380_0;  1 drivers
v000001c707eaa8d0_0 .net "s_addr_rs2", 4 0, v000001c707e90100_0;  1 drivers
v000001c707eab9b0_0 .net "s_addr_rsd_id_ex", 4 0, v000001c707e8fca0_0;  1 drivers
v000001c707eab550_0 .net "s_aluOp", 1 0, v000001c707e8dae0_0;  1 drivers
v000001c707eaa970_0 .net "s_aluSrc", 0 0, v000001c707e8ee40_0;  1 drivers
v000001c707eabeb0_0 .net "s_alu_data_mem_wb", 31 0, L_000001c707f0ecb0;  1 drivers
v000001c707eaac90_0 .net "s_alu_result_mem_wb", 31 0, v000001c707ea6fa0_0;  1 drivers
v000001c707eac3b0_0 .net "s_beq_instruction_ex_mem", 0 0, v000001c707de8760_0;  1 drivers
v000001c707eaad30_0 .net "s_beq_instruction_id_ex", 0 0, v000001c707e8e3a0_0;  1 drivers
v000001c707eab870_0 .net "s_funct3", 2 0, v000001c707e8e940_0;  1 drivers
v000001c707eaae70_0 .net "s_funct7", 6 0, v000001c707e8d9a0_0;  1 drivers
v000001c707eab910_0 .net "s_immediate", 31 0, v000001c707e8dc20_0;  1 drivers
v000001c707eaba50_0 .net "s_instruction", 31 0, v000001c707ea3f80_0;  1 drivers
v000001c707eaadd0_0 .net "s_load_if_id_register", 0 0, v000001c707e8d720_0;  1 drivers
v000001c707eaa510_0 .net "s_load_pc", 0 0, v000001c707e8d0e0_0;  1 drivers
v000001c707eac4f0_0 .net "s_mem_read_ex_mem", 0 0, v000001c707e7eb90_0;  1 drivers
v000001c707eaabf0_0 .net "s_mem_read_id_ex", 0 0, v000001c707e8dcc0_0;  1 drivers
v000001c707eab0f0_0 .net "s_mem_to_reg_ex_mem", 0 0, L_000001c707ddbf30;  1 drivers
v000001c707eabf50_0 .net "s_mem_to_reg_id_ex", 0 0, v000001c707e8dea0_0;  1 drivers
v000001c707eac950_0 .net "s_mem_to_reg_mem_wb", 0 0, v000001c707ea66e0_0;  1 drivers
o000001c707e33368 .functor BUFZ 1, C4<z>; HiZ drive
v000001c707eac810_0 .net "s_mem_write_ex_mem", 0 0, o000001c707e33368;  0 drivers
v000001c707eaaab0_0 .net "s_mem_write_id_ex", 0 0, v000001c707e8df40_0;  1 drivers
v000001c707eaa290_0 .net "s_mux_IF", 0 0, L_000001c707df7c60;  1 drivers
v000001c707eac450_0 .net "s_pcSrc", 0 0, L_000001c707f0fe30;  1 drivers
v000001c707eab410_0 .net "s_pc_branch_value", 31 0, L_000001c707eaf790;  1 drivers
o000001c707e3a6b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c707eac270_0 .net "s_pc_branch_value_IF", 31 0, o000001c707e3a6b8;  0 drivers
v000001c707eabff0_0 .net "s_pc_value", 31 0, v000001c707ea4b60_0;  1 drivers
v000001c707eaaf10_0 .net "s_rd_ex", 4 0, L_000001c707df8980;  1 drivers
v000001c707eaaa10_0 .net "s_read_data_mem_wb", 31 0, v000001c707ea7180_0;  1 drivers
v000001c707eaa5b0_0 .net "s_reg_a", 31 0, v000001c707e90880_0;  1 drivers
v000001c707eab190_0 .net "s_reg_b", 31 0, v000001c707e8fd40_0;  1 drivers
v000001c707eac1d0_0 .net "s_reg_rb_mem_wb", 4 0, v000001c707ea6d20_0;  1 drivers
v000001c707eaab50_0 .net "s_reg_write_ex_mem", 0 0, v000001c707e7e9b0_0;  1 drivers
v000001c707eaa330_0 .net "s_reg_write_id_ex", 0 0, v000001c707e90560_0;  1 drivers
v000001c707eac8b0_0 .net "s_reg_write_mem_wb", 0 0, L_000001c707f0ec10;  1 drivers
S_000001c707d2d840 .scope module, "EX_stage" "EX" 3 117, 4 8 0, S_000001c707e32250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "reg_a_in";
    .port_info 3 /INPUT 32 "reg_b_in";
    .port_info 4 /INPUT 1 "mem_to_reg_in";
    .port_info 5 /INPUT 1 "reg_write_in";
    .port_info 6 /INPUT 1 "mem_read_in";
    .port_info 7 /INPUT 1 "mem_write_in";
    .port_info 8 /INPUT 1 "beq_instruction_in";
    .port_info 9 /INPUT 1 "aluSrc_in";
    .port_info 10 /INPUT 2 "aluOp_in";
    .port_info 11 /INPUT 7 "funct7_in";
    .port_info 12 /INPUT 3 "funct3_in";
    .port_info 13 /INPUT 5 "reg_rs1_in";
    .port_info 14 /INPUT 5 "reg_rs2_in";
    .port_info 15 /INPUT 5 "reg_rd_in";
    .port_info 16 /INPUT 32 "immediate_in";
    .port_info 17 /INPUT 5 "ex_mem_reg_rd";
    .port_info 18 /INPUT 1 "ex_mem_reg_write";
    .port_info 19 /INPUT 5 "mem_wb_reg_rd";
    .port_info 20 /INPUT 1 "mem_wb_reg_write";
    .port_info 21 /INPUT 32 "alu_ex_mem";
    .port_info 22 /INPUT 32 "alu_data_mem_wb";
    .port_info 23 /OUTPUT 1 "mem_to_reg_out";
    .port_info 24 /OUTPUT 1 "reg_write_out";
    .port_info 25 /OUTPUT 1 "mem_read_out";
    .port_info 26 /OUTPUT 1 "mem_write_out";
    .port_info 27 /OUTPUT 1 "beq_instruction_out";
    .port_info 28 /OUTPUT 5 "rd_ex";
    .port_info 29 /OUTPUT 32 "alu_result_out";
    .port_info 30 /OUTPUT 32 "mux2_result_out";
    .port_info 31 /OUTPUT 5 "reg_rd_out";
    .port_info 32 /OUTPUT 1 "flag_beq_out";
L_000001c707df8980 .functor BUFZ 5, v000001c707e8fca0_0, C4<00000>, C4<00000>, C4<00000>;
v000001c707e88cf0_0 .net "aluOp_in", 1 0, v000001c707e8dae0_0;  alias, 1 drivers
v000001c707e89790_0 .net "aluSrc_in", 0 0, v000001c707e8ee40_0;  alias, 1 drivers
v000001c707e898d0_0 .net "alu_data_mem_wb", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e89bf0_0 .net "alu_ex_mem", 31 0, L_000001c707ddb520;  alias, 1 drivers
v000001c707e89e70_0 .net "alu_result", 31 0, L_000001c707f0e5d0;  1 drivers
v000001c707e89f10_0 .net "alu_result_out", 31 0, v000001c707d6b8a0_0;  alias, 1 drivers
v000001c707e8c740_0 .net "beq_instruction_in", 0 0, v000001c707e8e3a0_0;  alias, 1 drivers
v000001c707e8b020_0 .net "beq_instruction_out", 0 0, v000001c707de8760_0;  alias, 1 drivers
v000001c707e8b5c0_0 .net "clock", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e8c7e0_0 .net "ex_mem_reg_rd", 4 0, L_000001c707ddb600;  alias, 1 drivers
v000001c707e8b0c0_0 .net "ex_mem_reg_write", 0 0, L_000001c707ddb590;  alias, 1 drivers
v000001c707e8c380_0 .net "flag_beq", 0 0, L_000001c707f106f0;  1 drivers
v000001c707e8bfc0_0 .net "flag_beq_out", 0 0, v000001c707de9020_0;  alias, 1 drivers
v000001c707e8c6a0_0 .net "forwardA", 1 0, L_000001c707f0f570;  1 drivers
v000001c707e8c240_0 .net "forwardB", 1 0, L_000001c707f0fa70;  1 drivers
v000001c707e8b160_0 .net "funct3_in", 2 0, v000001c707e8e940_0;  alias, 1 drivers
v000001c707e8b2a0_0 .net "funct7_in", 6 0, v000001c707e8d9a0_0;  alias, 1 drivers
v000001c707e8ae40_0 .net "immediate_in", 31 0, v000001c707e8dc20_0;  alias, 1 drivers
v000001c707e8bd40_0 .net "mem_read_in", 0 0, v000001c707e8dcc0_0;  alias, 1 drivers
v000001c707e8ada0_0 .net "mem_read_out", 0 0, v000001c707e7eb90_0;  alias, 1 drivers
v000001c707e8c600_0 .net "mem_to_reg_in", 0 0, v000001c707e8dea0_0;  alias, 1 drivers
v000001c707e8ba20_0 .net "mem_to_reg_out", 0 0, L_000001c707ddbf30;  alias, 1 drivers
v000001c707e8b200_0 .net "mem_wb_reg_rd", 4 0, L_000001c707ddbad0;  alias, 1 drivers
v000001c707e8bc00_0 .net "mem_wb_reg_write", 0 0, L_000001c707ddb980;  alias, 1 drivers
v000001c707e8c420_0 .net "mem_write_in", 0 0, v000001c707e8df40_0;  alias, 1 drivers
v000001c707e8aee0_0 .net "mem_write_out", 0 0, o000001c707e33368;  alias, 0 drivers
v000001c707e8c560_0 .net "mux1_out", 31 0, L_000001c707f0fb10;  1 drivers
v000001c707e8b340_0 .net "mux2_out", 31 0, L_000001c707f0f2f0;  1 drivers
v000001c707e8b700_0 .net "mux2_result_out", 31 0, L_000001c707ddc240;  alias, 1 drivers
v000001c707e8a9e0_0 .net "mux3_out", 31 0, L_000001c707f0ee90;  1 drivers
v000001c707e8c060_0 .net "op_alu", 3 0, v000001c707e18b50_0;  1 drivers
v000001c707e8b3e0_0 .net "rd_ex", 4 0, L_000001c707df8980;  alias, 1 drivers
v000001c707e8ad00_0 .net "reg_a_in", 31 0, v000001c707e90880_0;  alias, 1 drivers
v000001c707e8bf20_0 .net "reg_b_in", 31 0, v000001c707e8fd40_0;  alias, 1 drivers
v000001c707e8af80_0 .net "reg_rd_in", 4 0, v000001c707e8fca0_0;  alias, 1 drivers
v000001c707e8c880_0 .net "reg_rd_out", 4 0, v000001c707e80670_0;  alias, 1 drivers
v000001c707e8c100_0 .net "reg_rs1_in", 4 0, v000001c707e90380_0;  alias, 1 drivers
v000001c707e8b7a0_0 .net "reg_rs2_in", 4 0, v000001c707e90100_0;  alias, 1 drivers
v000001c707e8c4c0_0 .net "reg_write_in", 0 0, v000001c707e90560_0;  alias, 1 drivers
v000001c707e8b480_0 .net "reg_write_out", 0 0, v000001c707e7e9b0_0;  alias, 1 drivers
v000001c707e8c2e0_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707d25940 .scope module, "alu_control_ex" "alu_control" 4 103, 5 1 0, S_000001c707d2d840;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "funct7";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 2 "aluOp";
    .port_info 3 /OUTPUT 4 "op";
v000001c707e17f70_0 .net "aluOp", 1 0, v000001c707e8dae0_0;  alias, 1 drivers
v000001c707e18470_0 .net "funct3", 2 0, v000001c707e8e940_0;  alias, 1 drivers
v000001c707e18790_0 .net "funct7", 6 0, v000001c707e8d9a0_0;  alias, 1 drivers
v000001c707e18b50_0 .var "op", 3 0;
E_000001c707e27810 .event anyedge, v000001c707e17f70_0, v000001c707e18790_0, v000001c707e18470_0;
S_000001c707d25ad0 .scope module, "alu_ex" "alu" 4 95, 6 1 0, S_000001c707d2d840;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 32 "res";
    .port_info 4 /OUTPUT 1 "flag";
L_000001c707df8c90 .functor NOT 32, L_000001c707f0ee90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c707df8ad0 .functor AND 32, L_000001c707f0fb10, L_000001c707f0ee90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c707df8b40 .functor OR 32, L_000001c707f0fb10, L_000001c707f0ee90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c707eb4680 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001c707e18a10_0 .net/2u *"_ivl_0", 3 0, L_000001c707eb4680;  1 drivers
v000001c707e18010_0 .net *"_ivl_10", 31 0, L_000001c707df8c90;  1 drivers
L_000001c707eb4710 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c707dd9f70_0 .net/2u *"_ivl_12", 31 0, L_000001c707eb4710;  1 drivers
v000001c707ddb2d0_0 .net *"_ivl_14", 31 0, L_000001c707f0ef30;  1 drivers
v000001c707dda0b0_0 .net *"_ivl_16", 31 0, L_000001c707f0efd0;  1 drivers
L_000001c707eb4758 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001c707dd9610_0 .net/2u *"_ivl_18", 3 0, L_000001c707eb4758;  1 drivers
v000001c707dda510_0 .net *"_ivl_2", 0 0, L_000001c707f105b0;  1 drivers
v000001c707dda6f0_0 .net *"_ivl_20", 0 0, L_000001c707f10c90;  1 drivers
v000001c707dd96b0_0 .net *"_ivl_22", 31 0, L_000001c707df8ad0;  1 drivers
L_000001c707eb47a0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001c707ddb0f0_0 .net/2u *"_ivl_24", 3 0, L_000001c707eb47a0;  1 drivers
v000001c707dda970_0 .net *"_ivl_26", 0 0, L_000001c707f0f750;  1 drivers
v000001c707ddb190_0 .net *"_ivl_28", 31 0, L_000001c707df8b40;  1 drivers
L_000001c707eb47e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c707dda330_0 .net/2u *"_ivl_30", 31 0, L_000001c707eb47e8;  1 drivers
v000001c707dda790_0 .net *"_ivl_32", 31 0, L_000001c707f0ea30;  1 drivers
v000001c707dda830_0 .net *"_ivl_34", 31 0, L_000001c707f0f610;  1 drivers
v000001c707dda150_0 .net *"_ivl_36", 31 0, L_000001c707f0f070;  1 drivers
v000001c707dda1f0_0 .net *"_ivl_4", 31 0, L_000001c707f0f6b0;  1 drivers
L_000001c707eb4830 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c707ddabf0_0 .net/2u *"_ivl_40", 31 0, L_000001c707eb4830;  1 drivers
v000001c707dd9750_0 .net *"_ivl_42", 0 0, L_000001c707f0e530;  1 drivers
L_000001c707eb4878 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c707ddac90_0 .net/2s *"_ivl_44", 1 0, L_000001c707eb4878;  1 drivers
L_000001c707eb48c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c707ddadd0_0 .net/2s *"_ivl_46", 1 0, L_000001c707eb48c0;  1 drivers
v000001c707dd97f0_0 .net *"_ivl_48", 1 0, L_000001c707f0f110;  1 drivers
L_000001c707eb46c8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v000001c707dd9890_0 .net/2u *"_ivl_6", 3 0, L_000001c707eb46c8;  1 drivers
v000001c707ddae70_0 .net *"_ivl_8", 0 0, L_000001c707f10510;  1 drivers
v000001c707dd99d0_0 .net "a", 31 0, L_000001c707f0fb10;  alias, 1 drivers
v000001c707dd9a70_0 .net "b", 31 0, L_000001c707f0ee90;  alias, 1 drivers
v000001c707dd9b10_0 .net "flag", 0 0, L_000001c707f106f0;  alias, 1 drivers
v000001c707d6c7a0_0 .net "op", 3 0, v000001c707e18b50_0;  alias, 1 drivers
v000001c707d6cb60_0 .net "res", 31 0, L_000001c707f0e5d0;  alias, 1 drivers
L_000001c707f105b0 .cmp/eq 4, v000001c707e18b50_0, L_000001c707eb4680;
L_000001c707f0f6b0 .arith/sum 32, L_000001c707f0fb10, L_000001c707f0ee90;
L_000001c707f10510 .cmp/eq 4, v000001c707e18b50_0, L_000001c707eb46c8;
L_000001c707f0ef30 .arith/sum 32, L_000001c707df8c90, L_000001c707eb4710;
L_000001c707f0efd0 .arith/sum 32, L_000001c707f0fb10, L_000001c707f0ef30;
L_000001c707f10c90 .cmp/eq 4, v000001c707e18b50_0, L_000001c707eb4758;
L_000001c707f0f750 .cmp/eq 4, v000001c707e18b50_0, L_000001c707eb47a0;
L_000001c707f0ea30 .functor MUXZ 32, L_000001c707eb47e8, L_000001c707df8b40, L_000001c707f0f750, C4<>;
L_000001c707f0f610 .functor MUXZ 32, L_000001c707f0ea30, L_000001c707df8ad0, L_000001c707f10c90, C4<>;
L_000001c707f0f070 .functor MUXZ 32, L_000001c707f0f610, L_000001c707f0efd0, L_000001c707f10510, C4<>;
L_000001c707f0e5d0 .functor MUXZ 32, L_000001c707f0f070, L_000001c707f0f6b0, L_000001c707f105b0, C4<>;
L_000001c707f0e530 .cmp/eq 32, L_000001c707f0e5d0, L_000001c707eb4830;
L_000001c707f0f110 .functor MUXZ 2, L_000001c707eb48c0, L_000001c707eb4878, L_000001c707f0e530, C4<>;
L_000001c707f106f0 .part L_000001c707f0f110, 0, 1;
S_000001c707d25c60 .scope module, "ex_mem_reg" "ex_mem_register" 4 121, 7 1 0, S_000001c707d2d840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_to_reg_in";
    .port_info 3 /INPUT 1 "reg_write_in";
    .port_info 4 /INPUT 1 "mem_read_in";
    .port_info 5 /INPUT 1 "mem_write_in";
    .port_info 6 /INPUT 1 "beq_instruction_in";
    .port_info 7 /INPUT 32 "alu_result_in";
    .port_info 8 /INPUT 32 "mux2_result_in";
    .port_info 9 /INPUT 5 "reg_rd_in";
    .port_info 10 /INPUT 1 "flag_beq_in";
    .port_info 11 /OUTPUT 1 "mem_to_reg_out";
    .port_info 12 /OUTPUT 1 "reg_write_out";
    .port_info 13 /OUTPUT 1 "mem_read_out";
    .port_info 14 /OUTPUT 1 "mem_write_out";
    .port_info 15 /OUTPUT 1 "beq_instruction_out";
    .port_info 16 /OUTPUT 32 "alu_result_out";
    .port_info 17 /OUTPUT 32 "mux2_result_out";
    .port_info 18 /OUTPUT 5 "reg_rd_out";
    .port_info 19 /OUTPUT 1 "flag_beq_out";
L_000001c707ddbf30 .functor BUFZ 1, v000001c707e7f450_0, C4<0>, C4<0>, C4<0>;
L_000001c707ddc240 .functor BUFZ 32, v000001c707e807b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c707d6b800_0 .net "alu_result_in", 31 0, L_000001c707f0e5d0;  alias, 1 drivers
v000001c707d6afe0_0 .net "alu_result_out", 31 0, v000001c707d6b8a0_0;  alias, 1 drivers
v000001c707d6b8a0_0 .var "alu_result_value", 31 0;
v000001c707d6b9e0_0 .net "beq_instruction_in", 0 0, v000001c707e8e3a0_0;  alias, 1 drivers
v000001c707d6bb20_0 .net "beq_instruction_out", 0 0, v000001c707de8760_0;  alias, 1 drivers
v000001c707de8760_0 .var "beq_instruction_value", 0 0;
v000001c707de9200_0 .net "clock", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707de7fe0_0 .net "flag_beq_in", 0 0, L_000001c707f106f0;  alias, 1 drivers
v000001c707de8b20_0 .net "flag_beq_out", 0 0, v000001c707de9020_0;  alias, 1 drivers
v000001c707de9020_0 .var "flag_beq_value", 0 0;
v000001c707e7eeb0_0 .net "mem_read_in", 0 0, v000001c707e8dcc0_0;  alias, 1 drivers
v000001c707e7f130_0 .net "mem_read_out", 0 0, v000001c707e7eb90_0;  alias, 1 drivers
v000001c707e7eb90_0 .var "mem_read_value", 0 0;
v000001c707e803f0_0 .net "mem_to_reg_in", 0 0, v000001c707e8dea0_0;  alias, 1 drivers
v000001c707e7f090_0 .net "mem_to_reg_out", 0 0, L_000001c707ddbf30;  alias, 1 drivers
v000001c707e7f450_0 .var "mem_to_reg_value", 0 0;
v000001c707e80850_0 .net "mem_write_in", 0 0, v000001c707e8df40_0;  alias, 1 drivers
v000001c707e7ecd0_0 .net "mem_write_out", 0 0, o000001c707e33368;  alias, 0 drivers
v000001c707e7fc70_0 .net "mux2_result_in", 31 0, L_000001c707f0f2f0;  alias, 1 drivers
v000001c707e7f590_0 .net "mux2_result_out", 31 0, L_000001c707ddc240;  alias, 1 drivers
v000001c707e807b0_0 .var "mux2_result_value", 31 0;
v000001c707e7f1d0_0 .net "reg_rd_in", 4 0, v000001c707e8fca0_0;  alias, 1 drivers
v000001c707e7f4f0_0 .net "reg_rd_out", 4 0, v000001c707e80670_0;  alias, 1 drivers
v000001c707e80670_0 .var "reg_rd_value", 4 0;
v000001c707e80210_0 .net "reg_write_in", 0 0, v000001c707e90560_0;  alias, 1 drivers
v000001c707e7eff0_0 .net "reg_write_out", 0 0, v000001c707e7e9b0_0;  alias, 1 drivers
v000001c707e7e9b0_0 .var "reg_write_value", 0 0;
v000001c707e7f310_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
E_000001c707e270d0 .event posedge, v000001c707de9200_0;
S_000001c707cfbda0 .scope module, "forward" "forwarding_unit" 4 110, 8 1 0, S_000001c707d2d840;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "id_ex_reg_rs1";
    .port_info 1 /INPUT 5 "id_ex_reg_rs2";
    .port_info 2 /INPUT 1 "ex_mem_reg_write";
    .port_info 3 /INPUT 5 "ex_mem_reg_rd";
    .port_info 4 /INPUT 1 "mem_wb_reg_write";
    .port_info 5 /INPUT 5 "mem_wb_reg_rd";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
L_000001c707df8bb0 .functor AND 1, L_000001c707ddb590, L_000001c707f0ff70, C4<1>, C4<1>;
L_000001c707df8c20 .functor AND 1, L_000001c707df8bb0, L_000001c707f0ead0, C4<1>, C4<1>;
L_000001c707df89f0 .functor AND 1, L_000001c707ddb980, L_000001c707f0eb70, C4<1>, C4<1>;
L_000001c707ddbd70 .functor AND 1, L_000001c707df89f0, L_000001c707f0f1b0, C4<1>, C4<1>;
L_000001c707ddc010 .functor AND 1, L_000001c707ddb590, L_000001c707f0fc50, C4<1>, C4<1>;
L_000001c707ddb9f0 .functor AND 1, L_000001c707ddc010, L_000001c707f10830, C4<1>, C4<1>;
L_000001c707ddc1d0 .functor AND 1, L_000001c707ddb980, L_000001c707f0e710, C4<1>, C4<1>;
L_000001c707ddb8a0 .functor AND 1, L_000001c707ddc1d0, L_000001c707f0f930, C4<1>, C4<1>;
v000001c707e7ec30_0 .net *"_ivl_0", 31 0, L_000001c707f0e8f0;  1 drivers
v000001c707e7f630_0 .net *"_ivl_10", 0 0, L_000001c707f0ead0;  1 drivers
v000001c707e7ea50_0 .net *"_ivl_13", 0 0, L_000001c707df8c20;  1 drivers
L_000001c707eb4998 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c707e7f270_0 .net/2u *"_ivl_14", 1 0, L_000001c707eb4998;  1 drivers
v000001c707e7f6d0_0 .net *"_ivl_16", 31 0, L_000001c707f0f890;  1 drivers
L_000001c707eb49e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c707e7eaf0_0 .net *"_ivl_19", 26 0, L_000001c707eb49e0;  1 drivers
L_000001c707eb4a28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c707e7fef0_0 .net/2u *"_ivl_20", 31 0, L_000001c707eb4a28;  1 drivers
v000001c707e7ed70_0 .net *"_ivl_22", 0 0, L_000001c707f0eb70;  1 drivers
v000001c707e7f770_0 .net *"_ivl_25", 0 0, L_000001c707df89f0;  1 drivers
v000001c707e80710_0 .net *"_ivl_26", 0 0, L_000001c707f0f1b0;  1 drivers
v000001c707e7f810_0 .net *"_ivl_29", 0 0, L_000001c707ddbd70;  1 drivers
L_000001c707eb4908 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c707e80170_0 .net *"_ivl_3", 26 0, L_000001c707eb4908;  1 drivers
L_000001c707eb4a70 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c707e7f8b0_0 .net/2u *"_ivl_30", 1 0, L_000001c707eb4a70;  1 drivers
L_000001c707eb4ab8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c707e7f3b0_0 .net/2u *"_ivl_32", 1 0, L_000001c707eb4ab8;  1 drivers
v000001c707e7ee10_0 .net *"_ivl_34", 1 0, L_000001c707f0fbb0;  1 drivers
v000001c707e7ef50_0 .net *"_ivl_38", 31 0, L_000001c707f10790;  1 drivers
L_000001c707eb4950 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c707e7f950_0 .net/2u *"_ivl_4", 31 0, L_000001c707eb4950;  1 drivers
L_000001c707eb4b00 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c707e802b0_0 .net *"_ivl_41", 26 0, L_000001c707eb4b00;  1 drivers
L_000001c707eb4b48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c707e7f9f0_0 .net/2u *"_ivl_42", 31 0, L_000001c707eb4b48;  1 drivers
v000001c707e7fa90_0 .net *"_ivl_44", 0 0, L_000001c707f0fc50;  1 drivers
v000001c707e7fb30_0 .net *"_ivl_47", 0 0, L_000001c707ddc010;  1 drivers
v000001c707e7fbd0_0 .net *"_ivl_48", 0 0, L_000001c707f10830;  1 drivers
v000001c707e7fd10_0 .net *"_ivl_51", 0 0, L_000001c707ddb9f0;  1 drivers
L_000001c707eb4b90 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c707e80030_0 .net/2u *"_ivl_52", 1 0, L_000001c707eb4b90;  1 drivers
v000001c707e7fdb0_0 .net *"_ivl_54", 31 0, L_000001c707f0e990;  1 drivers
L_000001c707eb4bd8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c707e80350_0 .net *"_ivl_57", 26 0, L_000001c707eb4bd8;  1 drivers
L_000001c707eb4c20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c707e7fe50_0 .net/2u *"_ivl_58", 31 0, L_000001c707eb4c20;  1 drivers
v000001c707e7ff90_0 .net *"_ivl_6", 0 0, L_000001c707f0ff70;  1 drivers
v000001c707e80490_0 .net *"_ivl_60", 0 0, L_000001c707f0e710;  1 drivers
v000001c707e800d0_0 .net *"_ivl_63", 0 0, L_000001c707ddc1d0;  1 drivers
v000001c707e80530_0 .net *"_ivl_64", 0 0, L_000001c707f0f930;  1 drivers
v000001c707e805d0_0 .net *"_ivl_67", 0 0, L_000001c707ddb8a0;  1 drivers
L_000001c707eb4c68 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c707e89330_0 .net/2u *"_ivl_68", 1 0, L_000001c707eb4c68;  1 drivers
L_000001c707eb4cb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c707e88bb0_0 .net/2u *"_ivl_70", 1 0, L_000001c707eb4cb0;  1 drivers
v000001c707e8a230_0 .net *"_ivl_72", 1 0, L_000001c707f0f9d0;  1 drivers
v000001c707e8a410_0 .net *"_ivl_9", 0 0, L_000001c707df8bb0;  1 drivers
v000001c707e88d90_0 .net "ex_mem_reg_rd", 4 0, L_000001c707ddb600;  alias, 1 drivers
v000001c707e8a7d0_0 .net "ex_mem_reg_write", 0 0, L_000001c707ddb590;  alias, 1 drivers
v000001c707e89b50_0 .net "forwardA", 1 0, L_000001c707f0f570;  alias, 1 drivers
v000001c707e8a370_0 .net "forwardB", 1 0, L_000001c707f0fa70;  alias, 1 drivers
v000001c707e89150_0 .net "id_ex_reg_rs1", 4 0, v000001c707e90380_0;  alias, 1 drivers
v000001c707e89470_0 .net "id_ex_reg_rs2", 4 0, v000001c707e90100_0;  alias, 1 drivers
v000001c707e8a2d0_0 .net "mem_wb_reg_rd", 4 0, L_000001c707ddbad0;  alias, 1 drivers
v000001c707e8a870_0 .net "mem_wb_reg_write", 0 0, L_000001c707ddb980;  alias, 1 drivers
L_000001c707f0e8f0 .concat [ 5 27 0 0], L_000001c707ddb600, L_000001c707eb4908;
L_000001c707f0ff70 .cmp/ne 32, L_000001c707f0e8f0, L_000001c707eb4950;
L_000001c707f0ead0 .cmp/eq 5, L_000001c707ddb600, v000001c707e90380_0;
L_000001c707f0f890 .concat [ 5 27 0 0], L_000001c707ddbad0, L_000001c707eb49e0;
L_000001c707f0eb70 .cmp/ne 32, L_000001c707f0f890, L_000001c707eb4a28;
L_000001c707f0f1b0 .cmp/eq 5, L_000001c707ddbad0, v000001c707e90380_0;
L_000001c707f0fbb0 .functor MUXZ 2, L_000001c707eb4ab8, L_000001c707eb4a70, L_000001c707ddbd70, C4<>;
L_000001c707f0f570 .functor MUXZ 2, L_000001c707f0fbb0, L_000001c707eb4998, L_000001c707df8c20, C4<>;
L_000001c707f10790 .concat [ 5 27 0 0], L_000001c707ddb600, L_000001c707eb4b00;
L_000001c707f0fc50 .cmp/ne 32, L_000001c707f10790, L_000001c707eb4b48;
L_000001c707f10830 .cmp/eq 5, L_000001c707ddb600, v000001c707e90100_0;
L_000001c707f0e990 .concat [ 5 27 0 0], L_000001c707ddbad0, L_000001c707eb4bd8;
L_000001c707f0e710 .cmp/ne 32, L_000001c707f0e990, L_000001c707eb4c20;
L_000001c707f0f930 .cmp/eq 5, L_000001c707ddbad0, v000001c707e90100_0;
L_000001c707f0f9d0 .functor MUXZ 2, L_000001c707eb4cb0, L_000001c707eb4c68, L_000001c707ddb8a0, C4<>;
L_000001c707f0fa70 .functor MUXZ 2, L_000001c707f0f9d0, L_000001c707eb4b90, L_000001c707ddb9f0, C4<>;
S_000001c707cfbf30 .scope module, "mux1" "mux_3_values" 4 68, 9 1 0, S_000001c707d2d840;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "D0";
    .port_info 2 /INPUT 32 "D1";
    .port_info 3 /INPUT 32 "D2";
    .port_info 4 /OUTPUT 32 "D_out";
P_000001c707e27b90 .param/l "WIDTH" 0 9 2, +C4<00000000000000000000000000100000>;
v000001c707e889d0_0 .net "D0", 31 0, v000001c707e90880_0;  alias, 1 drivers
v000001c707e8a4b0_0 .net "D1", 31 0, L_000001c707ddb520;  alias, 1 drivers
v000001c707e8a550_0 .net "D2", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e89650_0 .net "D_out", 31 0, L_000001c707f0fb10;  alias, 1 drivers
L_000001c707eb4488 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c707e89970_0 .net/2u *"_ivl_0", 1 0, L_000001c707eb4488;  1 drivers
v000001c707e88e30_0 .net *"_ivl_10", 0 0, L_000001c707eaf650;  1 drivers
v000001c707e893d0_0 .net *"_ivl_12", 31 0, L_000001c707eaf510;  1 drivers
v000001c707e890b0_0 .net *"_ivl_14", 31 0, L_000001c707eaf6f0;  1 drivers
v000001c707e88a70_0 .net *"_ivl_2", 0 0, L_000001c707eaf330;  1 drivers
L_000001c707eb44d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c707e8a050_0 .net/2u *"_ivl_4", 1 0, L_000001c707eb44d0;  1 drivers
v000001c707e89510_0 .net *"_ivl_6", 0 0, L_000001c707eaf470;  1 drivers
L_000001c707eb4518 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c707e8a0f0_0 .net/2u *"_ivl_8", 1 0, L_000001c707eb4518;  1 drivers
v000001c707e895b0_0 .net "sel", 1 0, L_000001c707f0f570;  alias, 1 drivers
L_000001c707eaf330 .cmp/eq 2, L_000001c707f0f570, L_000001c707eb4488;
L_000001c707eaf470 .cmp/eq 2, L_000001c707f0f570, L_000001c707eb44d0;
L_000001c707eaf650 .cmp/eq 2, L_000001c707f0f570, L_000001c707eb4518;
L_000001c707eaf510 .functor MUXZ 32, v000001c707e90880_0, L_000001c707f0ecb0, L_000001c707eaf650, C4<>;
L_000001c707eaf6f0 .functor MUXZ 32, L_000001c707eaf510, L_000001c707ddb520, L_000001c707eaf470, C4<>;
L_000001c707f0fb10 .functor MUXZ 32, L_000001c707eaf6f0, v000001c707e90880_0, L_000001c707eaf330, C4<>;
S_000001c707d4dff0 .scope module, "mux2" "mux_3_values" 4 78, 9 1 0, S_000001c707d2d840;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "D0";
    .port_info 2 /INPUT 32 "D1";
    .port_info 3 /INPUT 32 "D2";
    .port_info 4 /OUTPUT 32 "D_out";
P_000001c707e276d0 .param/l "WIDTH" 0 9 2, +C4<00000000000000000000000000100000>;
v000001c707e89d30_0 .net "D0", 31 0, v000001c707e8fd40_0;  alias, 1 drivers
v000001c707e89fb0_0 .net "D1", 31 0, L_000001c707ddb520;  alias, 1 drivers
v000001c707e8a190_0 .net "D2", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e89dd0_0 .net "D_out", 31 0, L_000001c707f0f2f0;  alias, 1 drivers
L_000001c707eb4560 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c707e88ed0_0 .net/2u *"_ivl_0", 1 0, L_000001c707eb4560;  1 drivers
v000001c707e89c90_0 .net *"_ivl_10", 0 0, L_000001c707f10470;  1 drivers
v000001c707e896f0_0 .net *"_ivl_12", 31 0, L_000001c707f10bf0;  1 drivers
v000001c707e89a10_0 .net *"_ivl_14", 31 0, L_000001c707f10650;  1 drivers
v000001c707e88c50_0 .net *"_ivl_2", 0 0, L_000001c707f0f7f0;  1 drivers
L_000001c707eb45a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c707e8a5f0_0 .net/2u *"_ivl_4", 1 0, L_000001c707eb45a8;  1 drivers
v000001c707e89ab0_0 .net *"_ivl_6", 0 0, L_000001c707f0e670;  1 drivers
L_000001c707eb45f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c707e89290_0 .net/2u *"_ivl_8", 1 0, L_000001c707eb45f0;  1 drivers
v000001c707e891f0_0 .net "sel", 1 0, L_000001c707f0fa70;  alias, 1 drivers
L_000001c707f0f7f0 .cmp/eq 2, L_000001c707f0fa70, L_000001c707eb4560;
L_000001c707f0e670 .cmp/eq 2, L_000001c707f0fa70, L_000001c707eb45a8;
L_000001c707f10470 .cmp/eq 2, L_000001c707f0fa70, L_000001c707eb45f0;
L_000001c707f10bf0 .functor MUXZ 32, v000001c707e8fd40_0, L_000001c707f0ecb0, L_000001c707f10470, C4<>;
L_000001c707f10650 .functor MUXZ 32, L_000001c707f10bf0, L_000001c707ddb520, L_000001c707f0e670, C4<>;
L_000001c707f0f2f0 .functor MUXZ 32, L_000001c707f10650, v000001c707e8fd40_0, L_000001c707f0f7f0, C4<>;
S_000001c707d2fda0 .scope module, "mux3" "mux_2_values" 4 88, 10 1 0, S_000001c707d2d840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "D0";
    .port_info 2 /INPUT 32 "D1";
    .port_info 3 /OUTPUT 32 "D_out";
P_000001c707e27a50 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000000100000>;
L_000001c707eb4638 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c707df8a60 .functor XNOR 1, v000001c707e8ee40_0, L_000001c707eb4638, C4<0>, C4<0>;
v000001c707e89830_0 .net "D0", 31 0, L_000001c707f0f2f0;  alias, 1 drivers
v000001c707e88f70_0 .net "D1", 31 0, v000001c707e8dc20_0;  alias, 1 drivers
v000001c707e89010_0 .net "D_out", 31 0, L_000001c707f0ee90;  alias, 1 drivers
v000001c707e8a690_0 .net/2u *"_ivl_0", 0 0, L_000001c707eb4638;  1 drivers
v000001c707e88b10_0 .net *"_ivl_2", 0 0, L_000001c707df8a60;  1 drivers
v000001c707e8a730_0 .net "sel", 0 0, v000001c707e8ee40_0;  alias, 1 drivers
L_000001c707f0ee90 .functor MUXZ 32, L_000001c707f0f2f0, v000001c707e8dc20_0, L_000001c707df8a60, C4<>;
S_000001c707d1b920 .scope module, "ID_stage" "decode" 3 84, 11 8 0, S_000001c707e32250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "Din";
    .port_info 6 /INPUT 5 "dest_ex_mem";
    .port_info 7 /INPUT 5 "dest_mem_wb";
    .port_info 8 /INPUT 5 "reg_destino_exe";
    .port_info 9 /OUTPUT 1 "pc_enable";
    .port_info 10 /OUTPUT 1 "if_id_enable";
    .port_info 11 /OUTPUT 1 "mem_to_reg_out";
    .port_info 12 /OUTPUT 1 "reg_write_out";
    .port_info 13 /OUTPUT 1 "mem_read_out";
    .port_info 14 /OUTPUT 1 "mem_write_out";
    .port_info 15 /OUTPUT 1 "beq_instruction_out";
    .port_info 16 /OUTPUT 1 "aluSrc_out";
    .port_info 17 /OUTPUT 2 "aluOp_out";
    .port_info 18 /OUTPUT 5 "rs1_out";
    .port_info 19 /OUTPUT 5 "rs2_out";
    .port_info 20 /OUTPUT 5 "rd_out";
    .port_info 21 /OUTPUT 32 "imediato_out";
    .port_info 22 /OUTPUT 32 "pc_branch_value";
    .port_info 23 /OUTPUT 32 "reg_a_out";
    .port_info 24 /OUTPUT 32 "reg_b_out";
    .port_info 25 /OUTPUT 7 "funct7_out";
    .port_info 26 /OUTPUT 3 "funct3_out";
    .port_info 27 /OUTPUT 1 "mux_sel_IF";
    .port_info 28 /OUTPUT 1 "IF_flush";
    .port_info 29 /OUTPUT 1 "stall_pipeline_debug";
P_000001c707e323e0 .param/l "ITYPE" 0 11 44, C4<0000011>;
P_000001c707e32418 .param/l "RTYPE" 0 11 41, C4<0110011>;
P_000001c707e32450 .param/l "SBTYPE" 0 11 43, C4<1100011>;
P_000001c707e32488 .param/l "STYPE" 0 11 42, C4<0100011>;
L_000001c707df8360 .functor AND 1, L_000001c707eaf8d0, L_000001c707eaf970, C4<1>, C4<1>;
L_000001c707df7c60 .functor BUFZ 1, L_000001c707df8360, C4<0>, C4<0>, C4<0>;
L_000001c707df7cd0 .functor BUFZ 1, L_000001c707df8360, C4<0>, C4<0>, C4<0>;
L_000001c707df7d40 .functor BUFZ 1, v000001c707e8f0c0_0, C4<0>, C4<0>, C4<0>;
v000001c707e9ccf0_0 .net "Din", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e9d1f0_0 .net "IF_flush", 0 0, L_000001c707df7cd0;  alias, 1 drivers
L_000001c707eb42d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c707e9c2f0_0 .net/2u *"_ivl_12", 0 0, L_000001c707eb42d8;  1 drivers
L_000001c707eb4320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c707e9d330_0 .net/2u *"_ivl_16", 0 0, L_000001c707eb4320;  1 drivers
L_000001c707eb4368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c707e9c9d0_0 .net/2u *"_ivl_20", 0 0, L_000001c707eb4368;  1 drivers
L_000001c707eb43b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c707e9cb10_0 .net/2u *"_ivl_24", 0 0, L_000001c707eb43b0;  1 drivers
L_000001c707eb43f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c707e9cbb0_0 .net/2u *"_ivl_28", 1 0, L_000001c707eb43f8;  1 drivers
L_000001c707eb4248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c707e9cc50_0 .net/2u *"_ivl_4", 0 0, L_000001c707eb4248;  1 drivers
v000001c707e9d3d0_0 .net *"_ivl_45", 6 0, L_000001c707eaf3d0;  1 drivers
L_000001c707eb4440 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001c707e9d510_0 .net/2u *"_ivl_46", 6 0, L_000001c707eb4440;  1 drivers
v000001c707e9cd90_0 .net *"_ivl_48", 0 0, L_000001c707eaf8d0;  1 drivers
v000001c707e9d5b0_0 .net *"_ivl_50", 0 0, L_000001c707eaf970;  1 drivers
L_000001c707eb4290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c707ea5a60_0 .net/2u *"_ivl_8", 0 0, L_000001c707eb4290;  1 drivers
v000001c707ea4ca0_0 .net "aluOp_interno", 1 0, v000001c707e8aa80_0;  1 drivers
v000001c707ea4660_0 .net "aluOp_out", 1 0, v000001c707e8dae0_0;  alias, 1 drivers
v000001c707ea42a0_0 .net "aluSrc_interno", 0 0, v000001c707e8ab20_0;  1 drivers
v000001c707ea5f60_0 .net "aluSrc_out", 0 0, v000001c707e8ee40_0;  alias, 1 drivers
v000001c707ea5380_0 .net "beq_instruction_interno", 0 0, v000001c707e8b840_0;  1 drivers
v000001c707ea4d40_0 .net "beq_instruction_out", 0 0, v000001c707e8e3a0_0;  alias, 1 drivers
v000001c707ea5880_0 .net "branch_taken_flag_interno", 0 0, L_000001c707df8360;  1 drivers
v000001c707ea5240_0 .net "clock", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707ea45c0_0 .net "dest_ex_mem", 4 0, v000001c707e80670_0;  alias, 1 drivers
v000001c707ea3e40_0 .net "dest_mem_wb", 4 0, L_000001c707ddbad0;  alias, 1 drivers
v000001c707ea4200_0 .net "funct3_out", 2 0, v000001c707e8e940_0;  alias, 1 drivers
v000001c707ea51a0_0 .net "funct7_out", 6 0, v000001c707e8d9a0_0;  alias, 1 drivers
v000001c707ea4340_0 .net "if_id_enable", 0 0, v000001c707e8d720_0;  alias, 1 drivers
v000001c707ea52e0_0 .net "imediato_interno", 31 0, L_000001c707eac770;  1 drivers
v000001c707ea5420_0 .net "imediato_out", 31 0, v000001c707e8dc20_0;  alias, 1 drivers
v000001c707ea5740_0 .net "instruction", 31 0, v000001c707ea3f80_0;  alias, 1 drivers
v000001c707ea57e0_0 .net "mem_read_interno", 0 0, v000001c707e8abc0_0;  1 drivers
v000001c707ea54c0_0 .net "mem_read_out", 0 0, v000001c707e8dcc0_0;  alias, 1 drivers
v000001c707ea5920_0 .net "mem_to_reg_interno", 0 0, v000001c707e8bde0_0;  1 drivers
v000001c707ea60a0_0 .net "mem_to_reg_out", 0 0, v000001c707e8dea0_0;  alias, 1 drivers
v000001c707ea3ee0_0 .net "mem_write_interno", 0 0, v000001c707e8ac60_0;  1 drivers
v000001c707ea5600_0 .net "mem_write_out", 0 0, v000001c707e8df40_0;  alias, 1 drivers
v000001c707ea5560_0 .net "mux_sel_IF", 0 0, L_000001c707df7c60;  alias, 1 drivers
v000001c707ea4520_0 .net "pc", 31 0, v000001c707ea4b60_0;  alias, 1 drivers
v000001c707ea59c0_0 .net "pc_branch_value", 31 0, L_000001c707eaf790;  alias, 1 drivers
v000001c707ea5b00_0 .net "pc_enable", 0 0, v000001c707e8d0e0_0;  alias, 1 drivers
v000001c707ea56a0_0 .net "ra_interno", 4 0, L_000001c707eaf010;  1 drivers
v000001c707ea47a0_0 .net "ra_saida_interno", 31 0, L_000001c707df6e60;  1 drivers
v000001c707ea4de0_0 .net "rb_interno", 4 0, L_000001c707eaf5b0;  1 drivers
v000001c707ea40c0_0 .net "rb_saida_interno", 31 0, L_000001c707df7330;  1 drivers
v000001c707ea5ba0_0 .net "rd_interno", 4 0, L_000001c707eaf830;  1 drivers
v000001c707ea4700_0 .net "rd_out", 4 0, v000001c707e8fca0_0;  alias, 1 drivers
v000001c707ea5c40_0 .net "reg_a_out", 31 0, v000001c707e90880_0;  alias, 1 drivers
v000001c707ea5ec0_0 .net "reg_b_out", 31 0, v000001c707e8fd40_0;  alias, 1 drivers
v000001c707ea43e0_0 .net "reg_destino_exe", 4 0, L_000001c707ddbad0;  alias, 1 drivers
v000001c707ea4840_0 .net "reg_write_interno", 0 0, v000001c707e8b520_0;  1 drivers
v000001c707ea5ce0_0 .net "reg_write_out", 0 0, v000001c707e90560_0;  alias, 1 drivers
v000001c707ea5060_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
v000001c707ea61e0_0 .net "rs1_out", 4 0, v000001c707e90380_0;  alias, 1 drivers
v000001c707ea5100_0 .net "rs2_out", 4 0, v000001c707e90100_0;  alias, 1 drivers
v000001c707ea5d80_0 .net "stall_pipeline_debug", 0 0, L_000001c707df7d40;  1 drivers
v000001c707ea5e20_0 .net "stall_pipeline_interno", 0 0, v000001c707e8f0c0_0;  1 drivers
v000001c707ea6000_0 .net "write_enable", 0 0, L_000001c707ddb980;  alias, 1 drivers
L_000001c707ead210 .part v000001c707ea3f80_0, 0, 7;
L_000001c707eaed90 .part v000001c707ea3f80_0, 0, 7;
L_000001c707eaeed0 .functor MUXZ 1, v000001c707e8bde0_0, L_000001c707eb4248, v000001c707e8f0c0_0, C4<>;
L_000001c707ead170 .functor MUXZ 1, v000001c707e8b520_0, L_000001c707eb4290, v000001c707e8f0c0_0, C4<>;
L_000001c707eadc10 .functor MUXZ 1, v000001c707e8abc0_0, L_000001c707eb42d8, v000001c707e8f0c0_0, C4<>;
L_000001c707eadd50 .functor MUXZ 1, v000001c707e8ac60_0, L_000001c707eb4320, v000001c707e8f0c0_0, C4<>;
L_000001c707eaddf0 .functor MUXZ 1, v000001c707e8b840_0, L_000001c707eb4368, v000001c707e8f0c0_0, C4<>;
L_000001c707eade90 .functor MUXZ 1, v000001c707e8ab20_0, L_000001c707eb43b0, v000001c707e8f0c0_0, C4<>;
L_000001c707eadf30 .functor MUXZ 2, v000001c707e8aa80_0, L_000001c707eb43f8, v000001c707e8f0c0_0, C4<>;
L_000001c707eae070 .part v000001c707ea3f80_0, 25, 7;
L_000001c707eaef70 .part v000001c707ea3f80_0, 12, 3;
L_000001c707eaf010 .part v000001c707ea3f80_0, 15, 5;
L_000001c707eaf5b0 .part v000001c707ea3f80_0, 20, 5;
L_000001c707eaf830 .part v000001c707ea3f80_0, 7, 5;
L_000001c707eaf790 .arith/sum 32, v000001c707ea4b60_0, L_000001c707eac770;
L_000001c707eaf3d0 .part v000001c707ea3f80_0, 0, 7;
L_000001c707eaf8d0 .cmp/eq 7, L_000001c707eaf3d0, L_000001c707eb4440;
L_000001c707eaf970 .cmp/eq 32, L_000001c707df6e60, L_000001c707df7330;
S_000001c707d23040 .scope module, "control" "controle" 11 78, 12 1 0, S_000001c707d1b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /OUTPUT 1 "mem_to_reg_out";
    .port_info 4 /OUTPUT 1 "reg_write_out";
    .port_info 5 /OUTPUT 1 "mem_read_out";
    .port_info 6 /OUTPUT 1 "mem_write_out";
    .port_info 7 /OUTPUT 1 "beq_instruction_out";
    .port_info 8 /OUTPUT 1 "aluSrc_out";
    .port_info 9 /OUTPUT 2 "aluOp_out";
v000001c707e8aa80_0 .var "aluOp_out", 1 0;
v000001c707e8ab20_0 .var "aluSrc_out", 0 0;
v000001c707e8b840_0 .var "beq_instruction_out", 0 0;
v000001c707e8bac0_0 .net "clock", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e8abc0_0 .var "mem_read_out", 0 0;
v000001c707e8bde0_0 .var "mem_to_reg_out", 0 0;
v000001c707e8ac60_0 .var "mem_write_out", 0 0;
v000001c707e8bb60_0 .net "opcode", 6 0, L_000001c707eaed90;  1 drivers
v000001c707e8b520_0 .var "reg_write_out", 0 0;
v000001c707e8b660_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
E_000001c707e27e50 .event posedge, v000001c707e7f310_0, v000001c707de9200_0;
S_000001c707d231d0 .scope module, "hazard_detection_unit" "hazard_unit" 11 64, 13 1 0, S_000001c707d1b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "inst_opcode";
    .port_info 3 /INPUT 5 "src1";
    .port_info 4 /INPUT 5 "src2";
    .port_info 5 /INPUT 5 "dest_ex_mem";
    .port_info 6 /INPUT 5 "dest_mem_wb";
    .port_info 7 /INPUT 1 "branch_taken_flag";
    .port_info 8 /OUTPUT 1 "pc_enable";
    .port_info 9 /OUTPUT 1 "if_id_enable";
    .port_info 10 /OUTPUT 1 "stall_pipeline";
P_000001c707d73350 .param/l "TYPE_I" 1 13 18, C4<0000011>;
P_000001c707d73388 .param/l "TYPE_R" 1 13 15, C4<0110011>;
P_000001c707d733c0 .param/l "TYPE_S" 1 13 16, C4<0100011>;
P_000001c707d733f8 .param/l "TYPE_SB" 1 13 17, C4<1100011>;
L_000001c707df7480 .functor OR 1, L_000001c707ead350, L_000001c707eacd10, C4<0>, C4<0>;
L_000001c707df8130 .functor OR 1, L_000001c707df7480, L_000001c707ead5d0, C4<0>, C4<0>;
L_000001c707df82f0 .functor OR 1, L_000001c707df8130, L_000001c707eacdb0, C4<0>, C4<0>;
L_000001c707df7560 .functor OR 1, L_000001c707eaecf0, L_000001c707ead8f0, C4<0>, C4<0>;
L_000001c707df78e0 .functor AND 1, L_000001c707eaec50, L_000001c707df7560, C4<1>, C4<1>;
L_000001c707df7950 .functor AND 1, L_000001c707df82f0, L_000001c707df78e0, C4<1>, C4<1>;
L_000001c707df79c0 .functor OR 1, L_000001c707ead990, L_000001c707eace50, C4<0>, C4<0>;
L_000001c707df7a30 .functor OR 1, L_000001c707df79c0, L_000001c707eae750, C4<0>, C4<0>;
L_000001c707df7aa0 .functor OR 1, L_000001c707ead030, L_000001c707eae610, C4<0>, C4<0>;
L_000001c707df81a0 .functor AND 1, L_000001c707eadad0, L_000001c707df7aa0, C4<1>, C4<1>;
L_000001c707df8210 .functor AND 1, L_000001c707df7a30, L_000001c707df81a0, C4<1>, C4<1>;
L_000001c707df7f70 .functor OR 1, L_000001c707df7950, L_000001c707df8210, C4<0>, C4<0>;
L_000001c707eb3f30 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v000001c707e8b8e0_0 .net/2u *"_ivl_0", 6 0, L_000001c707eb3f30;  1 drivers
L_000001c707eb3fc0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001c707e8b980_0 .net/2u *"_ivl_10", 6 0, L_000001c707eb3fc0;  1 drivers
v000001c707e8be80_0 .net *"_ivl_12", 0 0, L_000001c707ead5d0;  1 drivers
v000001c707e8bca0_0 .net *"_ivl_15", 0 0, L_000001c707df8130;  1 drivers
L_000001c707eb4008 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000001c707e8c1a0_0 .net/2u *"_ivl_16", 6 0, L_000001c707eb4008;  1 drivers
v000001c707e8e760_0 .net *"_ivl_18", 0 0, L_000001c707eacdb0;  1 drivers
v000001c707e8d900_0 .net *"_ivl_2", 0 0, L_000001c707ead350;  1 drivers
v000001c707e8cc80_0 .net *"_ivl_21", 0 0, L_000001c707df82f0;  1 drivers
v000001c707e8e580_0 .net *"_ivl_22", 31 0, L_000001c707ead670;  1 drivers
L_000001c707eb4050 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c707e8eb20_0 .net *"_ivl_25", 26 0, L_000001c707eb4050;  1 drivers
L_000001c707eb4098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c707e8e8a0_0 .net/2u *"_ivl_26", 31 0, L_000001c707eb4098;  1 drivers
v000001c707e8cbe0_0 .net *"_ivl_28", 0 0, L_000001c707eaec50;  1 drivers
v000001c707e8e080_0 .net *"_ivl_30", 0 0, L_000001c707eaecf0;  1 drivers
v000001c707e8d360_0 .net *"_ivl_32", 0 0, L_000001c707ead8f0;  1 drivers
v000001c707e8e260_0 .net *"_ivl_35", 0 0, L_000001c707df7560;  1 drivers
v000001c707e8e620_0 .net *"_ivl_37", 0 0, L_000001c707df78e0;  1 drivers
v000001c707e8ea80_0 .net *"_ivl_39", 0 0, L_000001c707df7950;  1 drivers
L_000001c707eb3f78 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001c707e8caa0_0 .net/2u *"_ivl_4", 6 0, L_000001c707eb3f78;  1 drivers
L_000001c707eb40e0 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v000001c707e8cf00_0 .net/2u *"_ivl_40", 6 0, L_000001c707eb40e0;  1 drivers
v000001c707e8cb40_0 .net *"_ivl_42", 0 0, L_000001c707ead990;  1 drivers
L_000001c707eb4128 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001c707e8cfa0_0 .net/2u *"_ivl_44", 6 0, L_000001c707eb4128;  1 drivers
v000001c707e8eee0_0 .net *"_ivl_46", 0 0, L_000001c707eace50;  1 drivers
v000001c707e8f160_0 .net *"_ivl_49", 0 0, L_000001c707df79c0;  1 drivers
L_000001c707eb4170 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001c707e8d2c0_0 .net/2u *"_ivl_50", 6 0, L_000001c707eb4170;  1 drivers
v000001c707e8ed00_0 .net *"_ivl_52", 0 0, L_000001c707eae750;  1 drivers
v000001c707e8d5e0_0 .net *"_ivl_55", 0 0, L_000001c707df7a30;  1 drivers
v000001c707e8d4a0_0 .net *"_ivl_56", 31 0, L_000001c707eada30;  1 drivers
L_000001c707eb41b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c707e8d400_0 .net *"_ivl_59", 26 0, L_000001c707eb41b8;  1 drivers
v000001c707e8e120_0 .net *"_ivl_6", 0 0, L_000001c707eacd10;  1 drivers
L_000001c707eb4200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c707e8cdc0_0 .net/2u *"_ivl_60", 31 0, L_000001c707eb4200;  1 drivers
v000001c707e8ebc0_0 .net *"_ivl_62", 0 0, L_000001c707eadad0;  1 drivers
v000001c707e8cd20_0 .net *"_ivl_64", 0 0, L_000001c707ead030;  1 drivers
v000001c707e8e6c0_0 .net *"_ivl_66", 0 0, L_000001c707eae610;  1 drivers
v000001c707e8e1c0_0 .net *"_ivl_69", 0 0, L_000001c707df7aa0;  1 drivers
v000001c707e8d040_0 .net *"_ivl_71", 0 0, L_000001c707df81a0;  1 drivers
v000001c707e8d680_0 .net *"_ivl_73", 0 0, L_000001c707df8210;  1 drivers
v000001c707e8de00_0 .net *"_ivl_9", 0 0, L_000001c707df7480;  1 drivers
v000001c707e8e440_0 .net "branch_taken_flag", 0 0, L_000001c707df8360;  alias, 1 drivers
v000001c707e8ce60_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e8db80_0 .net "dest_ex_mem", 4 0, v000001c707e80670_0;  alias, 1 drivers
v000001c707e8ec60_0 .net "dest_mem_wb", 4 0, L_000001c707ddbad0;  alias, 1 drivers
v000001c707e8eda0_0 .net "has_data_hazard", 0 0, L_000001c707df7f70;  1 drivers
v000001c707e8d720_0 .var "if_id_enable", 0 0;
v000001c707e8d540_0 .net "inst_opcode", 6 0, L_000001c707ead210;  1 drivers
v000001c707e8d0e0_0 .var "pc_enable", 0 0;
v000001c707e8ca00_0 .net "rst", 0 0, v000001c707eaa790_0;  alias, 1 drivers
v000001c707e8d180_0 .net "src1", 4 0, L_000001c707eaf010;  alias, 1 drivers
v000001c707e8d220_0 .net "src2", 4 0, L_000001c707eaf5b0;  alias, 1 drivers
v000001c707e8f0c0_0 .var "stall_pipeline", 0 0;
E_000001c707e27990 .event anyedge, v000001c707e7f310_0, v000001c707e8eda0_0;
E_000001c707e27250 .event anyedge, v000001c707e7f310_0, v000001c707e8eda0_0, v000001c707e8d540_0, v000001c707e8e440_0;
L_000001c707ead350 .cmp/eq 7, L_000001c707ead210, L_000001c707eb3f30;
L_000001c707eacd10 .cmp/eq 7, L_000001c707ead210, L_000001c707eb3f78;
L_000001c707ead5d0 .cmp/eq 7, L_000001c707ead210, L_000001c707eb3fc0;
L_000001c707eacdb0 .cmp/eq 7, L_000001c707ead210, L_000001c707eb4008;
L_000001c707ead670 .concat [ 5 27 0 0], L_000001c707eaf010, L_000001c707eb4050;
L_000001c707eaec50 .cmp/ne 32, L_000001c707ead670, L_000001c707eb4098;
L_000001c707eaecf0 .cmp/eq 5, L_000001c707eaf010, v000001c707e80670_0;
L_000001c707ead8f0 .cmp/eq 5, L_000001c707eaf010, L_000001c707ddbad0;
L_000001c707ead990 .cmp/eq 7, L_000001c707ead210, L_000001c707eb40e0;
L_000001c707eace50 .cmp/eq 7, L_000001c707ead210, L_000001c707eb4128;
L_000001c707eae750 .cmp/eq 7, L_000001c707ead210, L_000001c707eb4170;
L_000001c707eada30 .concat [ 5 27 0 0], L_000001c707eaf5b0, L_000001c707eb41b8;
L_000001c707eadad0 .cmp/ne 32, L_000001c707eada30, L_000001c707eb4200;
L_000001c707ead030 .cmp/eq 5, L_000001c707eaf5b0, v000001c707e80670_0;
L_000001c707eae610 .cmp/eq 5, L_000001c707eaf5b0, L_000001c707ddbad0;
S_000001c707d23360 .scope module, "id_ex_register" "id_ex_register" 11 91, 14 1 0, S_000001c707d1b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_to_reg_in";
    .port_info 3 /INPUT 1 "reg_write_in";
    .port_info 4 /INPUT 1 "mem_read_in";
    .port_info 5 /INPUT 1 "mem_write_in";
    .port_info 6 /INPUT 1 "beq_instruction_in";
    .port_info 7 /INPUT 1 "aluSrc_in";
    .port_info 8 /INPUT 2 "aluOp_in";
    .port_info 9 /INPUT 5 "rs1_in";
    .port_info 10 /INPUT 5 "rs2_in";
    .port_info 11 /INPUT 5 "rd_in";
    .port_info 12 /INPUT 32 "imediato_in";
    .port_info 13 /INPUT 32 "reg_a_in";
    .port_info 14 /INPUT 32 "reg_b_in";
    .port_info 15 /INPUT 7 "funct7_in";
    .port_info 16 /INPUT 3 "funct3_in";
    .port_info 17 /OUTPUT 1 "mem_to_reg_out";
    .port_info 18 /OUTPUT 1 "reg_write_out";
    .port_info 19 /OUTPUT 1 "mem_read_out";
    .port_info 20 /OUTPUT 1 "mem_write_out";
    .port_info 21 /OUTPUT 1 "beq_instruction_out";
    .port_info 22 /OUTPUT 1 "aluSrc_out";
    .port_info 23 /OUTPUT 2 "aluOp_out";
    .port_info 24 /OUTPUT 5 "rs1_out";
    .port_info 25 /OUTPUT 5 "rs2_out";
    .port_info 26 /OUTPUT 5 "rd_out";
    .port_info 27 /OUTPUT 32 "imediato_out";
    .port_info 28 /OUTPUT 32 "reg_a_out";
    .port_info 29 /OUTPUT 32 "reg_b_out";
    .port_info 30 /OUTPUT 7 "funct7_out";
    .port_info 31 /OUTPUT 3 "funct3_out";
v000001c707e8d7c0_0 .net "aluOp_in", 1 0, L_000001c707eadf30;  1 drivers
v000001c707e8dae0_0 .var "aluOp_out", 1 0;
v000001c707e8d860_0 .net "aluSrc_in", 0 0, L_000001c707eade90;  1 drivers
v000001c707e8ee40_0 .var "aluSrc_out", 0 0;
v000001c707e8e9e0_0 .net "beq_instruction_in", 0 0, L_000001c707eaddf0;  1 drivers
v000001c707e8e3a0_0 .var "beq_instruction_out", 0 0;
v000001c707e8e300_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e8ef80_0 .net "funct3_in", 2 0, L_000001c707eaef70;  1 drivers
v000001c707e8e940_0 .var "funct3_out", 2 0;
v000001c707e8f020_0 .net "funct7_in", 6 0, L_000001c707eae070;  1 drivers
v000001c707e8d9a0_0 .var "funct7_out", 6 0;
v000001c707e8da40_0 .net "imediato_in", 31 0, L_000001c707eac770;  alias, 1 drivers
v000001c707e8dc20_0 .var "imediato_out", 31 0;
v000001c707e8dfe0_0 .net "mem_read_in", 0 0, L_000001c707eadc10;  1 drivers
v000001c707e8dcc0_0 .var "mem_read_out", 0 0;
v000001c707e8dd60_0 .net "mem_to_reg_in", 0 0, L_000001c707eaeed0;  1 drivers
v000001c707e8dea0_0 .var "mem_to_reg_out", 0 0;
v000001c707e8e4e0_0 .net "mem_write_in", 0 0, L_000001c707eadd50;  1 drivers
v000001c707e8df40_0 .var "mem_write_out", 0 0;
v000001c707e8e800_0 .net "rd_in", 4 0, L_000001c707eaf830;  alias, 1 drivers
v000001c707e8fca0_0 .var "rd_out", 4 0;
v000001c707e907e0_0 .net "reg_a_in", 31 0, L_000001c707df6e60;  alias, 1 drivers
v000001c707e90880_0 .var "reg_a_out", 31 0;
v000001c707e90060_0 .net "reg_b_in", 31 0, L_000001c707df7330;  alias, 1 drivers
v000001c707e8fd40_0 .var "reg_b_out", 31 0;
v000001c707e8fde0_0 .net "reg_write_in", 0 0, L_000001c707ead170;  1 drivers
v000001c707e90560_0 .var "reg_write_out", 0 0;
v000001c707e8fe80_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
v000001c707e8f5c0_0 .net "rs1_in", 4 0, L_000001c707eaf010;  alias, 1 drivers
v000001c707e90380_0 .var "rs1_out", 4 0;
v000001c707e8ffc0_0 .net "rs2_in", 4 0, L_000001c707eaf5b0;  alias, 1 drivers
v000001c707e90100_0 .var "rs2_out", 4 0;
S_000001c707cee2e0 .scope module, "imm_gen" "gerador_imediato" 11 47, 15 1 0, S_000001c707d1b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
L_000001c707df72c0 .functor OR 1, L_000001c707eab2d0, L_000001c707eaa470, C4<0>, C4<0>;
v000001c707e8f340_0 .net *"_ivl_11", 0 0, L_000001c707eaa830;  1 drivers
v000001c707e8f700_0 .net *"_ivl_13", 0 0, L_000001c707eab230;  1 drivers
v000001c707e90240_0 .net *"_ivl_15", 5 0, L_000001c707eac9f0;  1 drivers
v000001c707e90740_0 .net *"_ivl_17", 3 0, L_000001c707eac090;  1 drivers
L_000001c707eb3b40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c707e8f7a0_0 .net/2u *"_ivl_18", 0 0, L_000001c707eb3b40;  1 drivers
L_000001c707eb3b88 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v000001c707e902e0_0 .net/2u *"_ivl_22", 6 0, L_000001c707eb3b88;  1 drivers
v000001c707e8f520_0 .net *"_ivl_24", 0 0, L_000001c707eab2d0;  1 drivers
L_000001c707eb3bd0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000001c707e8f200_0 .net/2u *"_ivl_26", 6 0, L_000001c707eb3bd0;  1 drivers
v000001c707e8f660_0 .net *"_ivl_28", 0 0, L_000001c707eaa470;  1 drivers
v000001c707e8f2a0_0 .net *"_ivl_31", 0 0, L_000001c707df72c0;  1 drivers
v000001c707e8f840_0 .net *"_ivl_33", 0 0, L_000001c707eab7d0;  1 drivers
v000001c707e8f3e0_0 .net *"_ivl_34", 19 0, L_000001c707eaa6f0;  1 drivers
v000001c707e8f480_0 .net *"_ivl_36", 31 0, L_000001c707eac310;  1 drivers
L_000001c707eb3c18 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001c707e90600_0 .net/2u *"_ivl_38", 6 0, L_000001c707eb3c18;  1 drivers
v000001c707e901a0_0 .net *"_ivl_40", 0 0, L_000001c707eab370;  1 drivers
v000001c707e8ff20_0 .net *"_ivl_43", 0 0, L_000001c707eab690;  1 drivers
v000001c707e90420_0 .net *"_ivl_44", 19 0, L_000001c707eab730;  1 drivers
v000001c707e8f8e0_0 .net *"_ivl_46", 31 0, L_000001c707eabd70;  1 drivers
L_000001c707eb3c60 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001c707e904c0_0 .net/2u *"_ivl_48", 6 0, L_000001c707eb3c60;  1 drivers
v000001c707e8fb60_0 .net *"_ivl_5", 6 0, L_000001c707eaa650;  1 drivers
v000001c707e8f980_0 .net *"_ivl_50", 0 0, L_000001c707eabc30;  1 drivers
v000001c707e8fa20_0 .net *"_ivl_53", 0 0, L_000001c707eabe10;  1 drivers
v000001c707e906a0_0 .net *"_ivl_54", 18 0, L_000001c707eac130;  1 drivers
v000001c707e8fac0_0 .net *"_ivl_56", 31 0, L_000001c707eac590;  1 drivers
L_000001c707eb3ca8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c707e8fc00_0 .net/2u *"_ivl_58", 31 0, L_000001c707eb3ca8;  1 drivers
v000001c707e90c90_0 .net *"_ivl_60", 31 0, L_000001c707eac630;  1 drivers
v000001c707e92b30_0 .net *"_ivl_62", 31 0, L_000001c707eac6d0;  1 drivers
v000001c707e91d70_0 .net *"_ivl_7", 4 0, L_000001c707eab5f0;  1 drivers
v000001c707e90b50_0 .net "imm_b", 12 0, L_000001c707eabb90;  1 drivers
v000001c707e93170_0 .net "imm_i", 11 0, L_000001c707eab4b0;  1 drivers
v000001c707e92950_0 .net "imm_s", 11 0, L_000001c707eab050;  1 drivers
v000001c707e92630_0 .net "immediate", 31 0, L_000001c707eac770;  alias, 1 drivers
v000001c707e92090_0 .net "instruction", 31 0, v000001c707ea3f80_0;  alias, 1 drivers
v000001c707e92bd0_0 .net "opcode", 6 0, L_000001c707eabcd0;  1 drivers
L_000001c707eabcd0 .part v000001c707ea3f80_0, 0, 7;
L_000001c707eab4b0 .part v000001c707ea3f80_0, 20, 12;
L_000001c707eaa650 .part v000001c707ea3f80_0, 25, 7;
L_000001c707eab5f0 .part v000001c707ea3f80_0, 7, 5;
L_000001c707eab050 .concat [ 5 7 0 0], L_000001c707eab5f0, L_000001c707eaa650;
L_000001c707eaa830 .part v000001c707ea3f80_0, 31, 1;
L_000001c707eab230 .part v000001c707ea3f80_0, 7, 1;
L_000001c707eac9f0 .part v000001c707ea3f80_0, 25, 6;
L_000001c707eac090 .part v000001c707ea3f80_0, 8, 4;
LS_000001c707eabb90_0_0 .concat [ 1 4 6 1], L_000001c707eb3b40, L_000001c707eac090, L_000001c707eac9f0, L_000001c707eab230;
LS_000001c707eabb90_0_4 .concat [ 1 0 0 0], L_000001c707eaa830;
L_000001c707eabb90 .concat [ 12 1 0 0], LS_000001c707eabb90_0_0, LS_000001c707eabb90_0_4;
L_000001c707eab2d0 .cmp/eq 7, L_000001c707eabcd0, L_000001c707eb3b88;
L_000001c707eaa470 .cmp/eq 7, L_000001c707eabcd0, L_000001c707eb3bd0;
L_000001c707eab7d0 .part L_000001c707eab4b0, 11, 1;
LS_000001c707eaa6f0_0_0 .concat [ 1 1 1 1], L_000001c707eab7d0, L_000001c707eab7d0, L_000001c707eab7d0, L_000001c707eab7d0;
LS_000001c707eaa6f0_0_4 .concat [ 1 1 1 1], L_000001c707eab7d0, L_000001c707eab7d0, L_000001c707eab7d0, L_000001c707eab7d0;
LS_000001c707eaa6f0_0_8 .concat [ 1 1 1 1], L_000001c707eab7d0, L_000001c707eab7d0, L_000001c707eab7d0, L_000001c707eab7d0;
LS_000001c707eaa6f0_0_12 .concat [ 1 1 1 1], L_000001c707eab7d0, L_000001c707eab7d0, L_000001c707eab7d0, L_000001c707eab7d0;
LS_000001c707eaa6f0_0_16 .concat [ 1 1 1 1], L_000001c707eab7d0, L_000001c707eab7d0, L_000001c707eab7d0, L_000001c707eab7d0;
LS_000001c707eaa6f0_1_0 .concat [ 4 4 4 4], LS_000001c707eaa6f0_0_0, LS_000001c707eaa6f0_0_4, LS_000001c707eaa6f0_0_8, LS_000001c707eaa6f0_0_12;
LS_000001c707eaa6f0_1_4 .concat [ 4 0 0 0], LS_000001c707eaa6f0_0_16;
L_000001c707eaa6f0 .concat [ 16 4 0 0], LS_000001c707eaa6f0_1_0, LS_000001c707eaa6f0_1_4;
L_000001c707eac310 .concat [ 12 20 0 0], L_000001c707eab4b0, L_000001c707eaa6f0;
L_000001c707eab370 .cmp/eq 7, L_000001c707eabcd0, L_000001c707eb3c18;
L_000001c707eab690 .part L_000001c707eab050, 11, 1;
LS_000001c707eab730_0_0 .concat [ 1 1 1 1], L_000001c707eab690, L_000001c707eab690, L_000001c707eab690, L_000001c707eab690;
LS_000001c707eab730_0_4 .concat [ 1 1 1 1], L_000001c707eab690, L_000001c707eab690, L_000001c707eab690, L_000001c707eab690;
LS_000001c707eab730_0_8 .concat [ 1 1 1 1], L_000001c707eab690, L_000001c707eab690, L_000001c707eab690, L_000001c707eab690;
LS_000001c707eab730_0_12 .concat [ 1 1 1 1], L_000001c707eab690, L_000001c707eab690, L_000001c707eab690, L_000001c707eab690;
LS_000001c707eab730_0_16 .concat [ 1 1 1 1], L_000001c707eab690, L_000001c707eab690, L_000001c707eab690, L_000001c707eab690;
LS_000001c707eab730_1_0 .concat [ 4 4 4 4], LS_000001c707eab730_0_0, LS_000001c707eab730_0_4, LS_000001c707eab730_0_8, LS_000001c707eab730_0_12;
LS_000001c707eab730_1_4 .concat [ 4 0 0 0], LS_000001c707eab730_0_16;
L_000001c707eab730 .concat [ 16 4 0 0], LS_000001c707eab730_1_0, LS_000001c707eab730_1_4;
L_000001c707eabd70 .concat [ 12 20 0 0], L_000001c707eab050, L_000001c707eab730;
L_000001c707eabc30 .cmp/eq 7, L_000001c707eabcd0, L_000001c707eb3c60;
L_000001c707eabe10 .part L_000001c707eabb90, 12, 1;
LS_000001c707eac130_0_0 .concat [ 1 1 1 1], L_000001c707eabe10, L_000001c707eabe10, L_000001c707eabe10, L_000001c707eabe10;
LS_000001c707eac130_0_4 .concat [ 1 1 1 1], L_000001c707eabe10, L_000001c707eabe10, L_000001c707eabe10, L_000001c707eabe10;
LS_000001c707eac130_0_8 .concat [ 1 1 1 1], L_000001c707eabe10, L_000001c707eabe10, L_000001c707eabe10, L_000001c707eabe10;
LS_000001c707eac130_0_12 .concat [ 1 1 1 1], L_000001c707eabe10, L_000001c707eabe10, L_000001c707eabe10, L_000001c707eabe10;
LS_000001c707eac130_0_16 .concat [ 1 1 1 0], L_000001c707eabe10, L_000001c707eabe10, L_000001c707eabe10;
LS_000001c707eac130_1_0 .concat [ 4 4 4 4], LS_000001c707eac130_0_0, LS_000001c707eac130_0_4, LS_000001c707eac130_0_8, LS_000001c707eac130_0_12;
LS_000001c707eac130_1_4 .concat [ 3 0 0 0], LS_000001c707eac130_0_16;
L_000001c707eac130 .concat [ 16 3 0 0], LS_000001c707eac130_1_0, LS_000001c707eac130_1_4;
L_000001c707eac590 .concat [ 13 19 0 0], L_000001c707eabb90, L_000001c707eac130;
L_000001c707eac630 .functor MUXZ 32, L_000001c707eb3ca8, L_000001c707eac590, L_000001c707eabc30, C4<>;
L_000001c707eac6d0 .functor MUXZ 32, L_000001c707eac630, L_000001c707eabd70, L_000001c707eab370, C4<>;
L_000001c707eac770 .functor MUXZ 32, L_000001c707eac6d0, L_000001c707eac310, L_000001c707df72c0, C4<>;
S_000001c707d3e990 .scope module, "registradores" "register_file" 11 52, 16 1 0, S_000001c707d1b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 5 "endereco_fonte1";
    .port_info 3 /INPUT 5 "endereco_fonte2";
    .port_info 4 /INPUT 5 "endereco_destino";
    .port_info 5 /INPUT 32 "dado_escrita";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 32 "dado_fonte1";
    .port_info 8 /OUTPUT 32 "dado_fonte2";
L_000001c707df6e60 .functor BUFZ 32, L_000001c707eae390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c707df7330 .functor BUFZ 32, L_000001c707eacb30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c707eb3cf0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c707e9c4d0_0 .net/2u *"_ivl_31", 31 0, L_000001c707eb3cf0;  1 drivers
v000001c707e9ce30_0 .net *"_ivl_33", 31 0, L_000001c707eaebb0;  1 drivers
L_000001c707eb3d38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c707e9d830_0 .net/2u *"_ivl_35", 31 0, L_000001c707eb3d38;  1 drivers
v000001c707e9c750_0 .net *"_ivl_50", 31 0, L_000001c707eae390;  1 drivers
v000001c707e9d650_0 .net *"_ivl_52", 6 0, L_000001c707eae430;  1 drivers
L_000001c707eb3ea0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c707e9c890_0 .net *"_ivl_55", 1 0, L_000001c707eb3ea0;  1 drivers
v000001c707e9c7f0_0 .net *"_ivl_58", 31 0, L_000001c707eacb30;  1 drivers
v000001c707e9cf70_0 .net *"_ivl_60", 6 0, L_000001c707ead0d0;  1 drivers
L_000001c707eb3ee8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c707e9d470_0 .net *"_ivl_63", 1 0, L_000001c707eb3ee8;  1 drivers
v000001c707e9c430_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e9d8d0_0 .net "dado_escrita", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e9d150_0 .net "dado_fonte1", 31 0, L_000001c707df6e60;  alias, 1 drivers
v000001c707e9c570_0 .net "dado_fonte2", 31 0, L_000001c707df7330;  alias, 1 drivers
v000001c707e9c250_0 .net "endereco_destino", 4 0, L_000001c707ddbad0;  alias, 1 drivers
v000001c707e9d010_0 .net "endereco_fonte1", 4 0, L_000001c707eaf010;  alias, 1 drivers
v000001c707e9c390_0 .net "endereco_fonte2", 4 0, L_000001c707eaf5b0;  alias, 1 drivers
v000001c707e9c6b0_0 .net "habilita_escrita", 0 0, L_000001c707ddb980;  alias, 1 drivers
v000001c707e9c930_0 .net "habilitacao_escrita", 31 0, L_000001c707eaea70;  1 drivers
v000001c707e9d0b0_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
v000001c707e9ced0 .array "saidas", 0 31;
v000001c707e9ced0_0 .net v000001c707e9ced0 0, 31 0, v000001c707e9c610_0; 1 drivers
v000001c707e9ced0_1 .net v000001c707e9ced0 1, 31 0, v000001c707e923b0_0; 1 drivers
L_000001c707eb3e58 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
RS_000001c707e36ea8 .resolv tri, v000001c707e92590_0, L_000001c707eb3e58;
v000001c707e9ced0_2 .net8 v000001c707e9ced0 2, 31 0, RS_000001c707e36ea8; 2 drivers
L_000001c707eb3e10 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
RS_000001c707e36ff8 .resolv tri, v000001c707e926d0_0, L_000001c707eb3e10;
v000001c707e9ced0_3 .net8 v000001c707e9ced0 3, 31 0, RS_000001c707e36ff8; 2 drivers
v000001c707e9ced0_4 .net v000001c707e9ced0 4, 31 0, v000001c707e915f0_0; 1 drivers
v000001c707e9ced0_5 .net v000001c707e9ced0 5, 31 0, v000001c707e91370_0; 1 drivers
v000001c707e9ced0_6 .net v000001c707e9ced0 6, 31 0, v000001c707e90d30_0; 1 drivers
v000001c707e9ced0_7 .net v000001c707e9ced0 7, 31 0, v000001c707e928b0_0; 1 drivers
v000001c707e9ced0_8 .net v000001c707e9ced0 8, 31 0, v000001c707e91050_0; 1 drivers
v000001c707e9ced0_9 .net v000001c707e9ced0 9, 31 0, v000001c707e912d0_0; 1 drivers
v000001c707e9ced0_10 .net v000001c707e9ced0 10, 31 0, v000001c707e917d0_0; 1 drivers
v000001c707e9ced0_11 .net v000001c707e9ced0 11, 31 0, v000001c707e91af0_0; 1 drivers
v000001c707e9ced0_12 .net v000001c707e9ced0 12, 31 0, v000001c707e937b0_0; 1 drivers
v000001c707e9ced0_13 .net v000001c707e9ced0 13, 31 0, v000001c707e938f0_0; 1 drivers
v000001c707e9ced0_14 .net v000001c707e9ced0 14, 31 0, v000001c707e93cb0_0; 1 drivers
v000001c707e9ced0_15 .net v000001c707e9ced0 15, 31 0, v000001c707e93c10_0; 1 drivers
v000001c707e9ced0_16 .net v000001c707e9ced0 16, 31 0, v000001c707e93f30_0; 1 drivers
v000001c707e9ced0_17 .net v000001c707e9ced0 17, 31 0, v000001c707e932b0_0; 1 drivers
v000001c707e9ced0_18 .net v000001c707e9ced0 18, 31 0, v000001c707e935d0_0; 1 drivers
v000001c707e9ced0_19 .net v000001c707e9ced0 19, 31 0, v000001c707e99c30_0; 1 drivers
v000001c707e9ced0_20 .net v000001c707e9ced0 20, 31 0, v000001c707e99af0_0; 1 drivers
v000001c707e9ced0_21 .net v000001c707e9ced0 21, 31 0, v000001c707e9b710_0; 1 drivers
v000001c707e9ced0_22 .net v000001c707e9ced0 22, 31 0, v000001c707e9ae50_0; 1 drivers
v000001c707e9ced0_23 .net v000001c707e9ced0 23, 31 0, v000001c707e9a4f0_0; 1 drivers
v000001c707e9ced0_24 .net v000001c707e9ced0 24, 31 0, v000001c707e9b0d0_0; 1 drivers
v000001c707e9ced0_25 .net v000001c707e9ced0 25, 31 0, v000001c707e9b5d0_0; 1 drivers
v000001c707e9ced0_26 .net v000001c707e9ced0 26, 31 0, v000001c707e9b2b0_0; 1 drivers
v000001c707e9ced0_27 .net v000001c707e9ced0 27, 31 0, v000001c707e9a810_0; 1 drivers
v000001c707e9ced0_28 .net v000001c707e9ced0 28, 31 0, v000001c707e9b490_0; 1 drivers
v000001c707e9ced0_29 .net v000001c707e9ced0 29, 31 0, v000001c707e9a270_0; 1 drivers
v000001c707e9ced0_30 .net v000001c707e9ced0 30, 31 0, v000001c707e99eb0_0; 1 drivers
v000001c707e9ced0_31 .net v000001c707e9ced0 31, 31 0, v000001c707e9aa90_0; 1 drivers
L_000001c707eaf150 .part L_000001c707eaea70, 1, 1;
L_000001c707ead3f0 .part L_000001c707eaea70, 2, 1;
L_000001c707ead490 .part L_000001c707eaea70, 3, 1;
L_000001c707ead850 .part L_000001c707eaea70, 4, 1;
L_000001c707eae110 .part L_000001c707eaea70, 5, 1;
L_000001c707ead530 .part L_000001c707eaea70, 6, 1;
L_000001c707eacbd0 .part L_000001c707eaea70, 7, 1;
L_000001c707eaca90 .part L_000001c707eaea70, 8, 1;
L_000001c707eaeb10 .part L_000001c707eaea70, 9, 1;
L_000001c707ead7b0 .part L_000001c707eaea70, 10, 1;
L_000001c707eadfd0 .part L_000001c707eaea70, 11, 1;
L_000001c707eaee30 .part L_000001c707eaea70, 12, 1;
L_000001c707eae930 .part L_000001c707eaea70, 13, 1;
L_000001c707eae1b0 .part L_000001c707eaea70, 14, 1;
L_000001c707eae250 .part L_000001c707eaea70, 15, 1;
L_000001c707eae2f0 .part L_000001c707eaea70, 16, 1;
L_000001c707eae7f0 .part L_000001c707eaea70, 17, 1;
L_000001c707eacef0 .part L_000001c707eaea70, 18, 1;
L_000001c707ead710 .part L_000001c707eaea70, 19, 1;
L_000001c707eae890 .part L_000001c707eaea70, 20, 1;
L_000001c707eaf0b0 .part L_000001c707eaea70, 21, 1;
L_000001c707eae4d0 .part L_000001c707eaea70, 22, 1;
L_000001c707eae9d0 .part L_000001c707eaea70, 23, 1;
L_000001c707eacf90 .part L_000001c707eaea70, 24, 1;
L_000001c707eacc70 .part L_000001c707eaea70, 25, 1;
L_000001c707eadcb0 .part L_000001c707eaea70, 26, 1;
L_000001c707eae570 .part L_000001c707eaea70, 27, 1;
L_000001c707eadb70 .part L_000001c707eaea70, 28, 1;
L_000001c707eaf1f0 .part L_000001c707eaea70, 29, 1;
L_000001c707eae6b0 .part L_000001c707eaea70, 30, 1;
L_000001c707ead2b0 .part L_000001c707eaea70, 31, 1;
L_000001c707eaebb0 .shift/l 32, L_000001c707eb3cf0, L_000001c707ddbad0;
L_000001c707eaea70 .functor MUXZ 32, L_000001c707eb3d38, L_000001c707eaebb0, L_000001c707ddb980, C4<>;
L_000001c707eae390 .array/port v000001c707e9ced0, L_000001c707eae430;
L_000001c707eae430 .concat [ 5 2 0 0], L_000001c707eaf010, L_000001c707eb3ea0;
L_000001c707eacb30 .array/port v000001c707e9ced0, L_000001c707ead0d0;
L_000001c707ead0d0 .concat [ 5 2 0 0], L_000001c707eaf5b0, L_000001c707eb3ee8;
S_000001c707d3eb20 .scope generate, "registradores[1]" "registradores[1]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27290 .param/l "idx" 0 16 33, +C4<01>;
S_000001c707e94d30 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707d3eb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e92a90_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e92c70_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e923b0_0 .var "dado_saida", 31 0;
v000001c707e92db0_0 .net "habilita_escrita", 0 0, L_000001c707eaf150;  1 drivers
v000001c707e92d10_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e94ba0 .scope generate, "registradores[2]" "registradores[2]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27690 .param/l "idx" 0 16 33, +C4<010>;
S_000001c707e94ec0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e94ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e91230_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e90bf0_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e92590_0 .var "dado_saida", 31 0;
v000001c707e92310_0 .net "habilita_escrita", 0 0, L_000001c707ead3f0;  1 drivers
v000001c707e91e10_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e95500 .scope generate, "registradores[3]" "registradores[3]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27710 .param/l "idx" 0 16 33, +C4<011>;
S_000001c707e95050 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e95500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e91190_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e92130_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e926d0_0 .var "dado_saida", 31 0;
v000001c707e921d0_0 .net "habilita_escrita", 0 0, L_000001c707ead490;  1 drivers
v000001c707e92770_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e95820 .scope generate, "registradores[4]" "registradores[4]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27c90 .param/l "idx" 0 16 33, +C4<0100>;
S_000001c707e95690 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e95820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e92e50_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e91ff0_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e915f0_0 .var "dado_saida", 31 0;
v000001c707e90a10_0 .net "habilita_escrita", 0 0, L_000001c707ead850;  1 drivers
v000001c707e92270_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e951e0 .scope generate, "registradores[5]" "registradores[5]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27a90 .param/l "idx" 0 16 33, +C4<0101>;
S_000001c707e94a10 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e951e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e91a50_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e930d0_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e91370_0 .var "dado_saida", 31 0;
v000001c707e92810_0 .net "habilita_escrita", 0 0, L_000001c707eae110;  1 drivers
v000001c707e92f90_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e95370 .scope generate, "registradores[6]" "registradores[6]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27210 .param/l "idx" 0 16 33, +C4<0110>;
S_000001c707e974b0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e95370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e90ab0_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e93030_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e90d30_0 .var "dado_saida", 31 0;
v000001c707e92ef0_0 .net "habilita_escrita", 0 0, L_000001c707ead530;  1 drivers
v000001c707e92450_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e96380 .scope generate, "registradores[7]" "registradores[7]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27590 .param/l "idx" 0 16 33, +C4<0111>;
S_000001c707e97190 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e96380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e91410_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e90dd0_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e928b0_0 .var "dado_saida", 31 0;
v000001c707e90fb0_0 .net "habilita_escrita", 0 0, L_000001c707eacbd0;  1 drivers
v000001c707e91690_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e969c0 .scope generate, "registradores[8]" "registradores[8]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27ad0 .param/l "idx" 0 16 33, +C4<01000>;
S_000001c707e96b50 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e969c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e90e70_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e90f10_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e91050_0 .var "dado_saida", 31 0;
v000001c707e910f0_0 .net "habilita_escrita", 0 0, L_000001c707eaca90;  1 drivers
v000001c707e924f0_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e961f0 .scope generate, "registradores[9]" "registradores[9]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27b50 .param/l "idx" 0 16 33, +C4<01001>;
S_000001c707e96060 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e961f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e914b0_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e91eb0_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e912d0_0 .var "dado_saida", 31 0;
v000001c707e91b90_0 .net "habilita_escrita", 0 0, L_000001c707eaeb10;  1 drivers
v000001c707e91f50_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e96510 .scope generate, "registradores[10]" "registradores[10]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27c10 .param/l "idx" 0 16 33, +C4<01010>;
S_000001c707e96ce0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e96510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e91550_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e91730_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e917d0_0 .var "dado_saida", 31 0;
v000001c707e91870_0 .net "habilita_escrita", 0 0, L_000001c707ead7b0;  1 drivers
v000001c707e91910_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e97640 .scope generate, "registradores[11]" "registradores[11]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e272d0 .param/l "idx" 0 16 33, +C4<01011>;
S_000001c707e97000 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e97640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e919b0_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e91cd0_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e91af0_0 .var "dado_saida", 31 0;
v000001c707e91c30_0 .net "habilita_escrita", 0 0, L_000001c707eadfd0;  1 drivers
v000001c707e94390_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e97320 .scope generate, "registradores[12]" "registradores[12]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27b10 .param/l "idx" 0 16 33, +C4<01100>;
S_000001c707e966a0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e97320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e93530_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e942f0_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e937b0_0 .var "dado_saida", 31 0;
v000001c707e93850_0 .net "habilita_escrita", 0 0, L_000001c707eaee30;  1 drivers
v000001c707e93e90_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e96e70 .scope generate, "registradores[13]" "registradores[13]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27bd0 .param/l "idx" 0 16 33, +C4<01101>;
S_000001c707e977d0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e96e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e93a30_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e94250_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e938f0_0 .var "dado_saida", 31 0;
v000001c707e946b0_0 .net "habilita_escrita", 0 0, L_000001c707eae930;  1 drivers
v000001c707e93b70_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e96830 .scope generate, "registradores[14]" "registradores[14]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27750 .param/l "idx" 0 16 33, +C4<01110>;
S_000001c707e95d40 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e96830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e94430_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e93990_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e93cb0_0 .var "dado_saida", 31 0;
v000001c707e944d0_0 .net "habilita_escrita", 0 0, L_000001c707eae1b0;  1 drivers
v000001c707e93fd0_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e95a20 .scope generate, "registradores[15]" "registradores[15]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27350 .param/l "idx" 0 16 33, +C4<01111>;
S_000001c707e95bb0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e95a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e94610_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e947f0_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e93c10_0 .var "dado_saida", 31 0;
v000001c707e94890_0 .net "habilita_escrita", 0 0, L_000001c707eae250;  1 drivers
v000001c707e93210_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e95ed0 .scope generate, "registradores[16]" "registradores[16]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27850 .param/l "idx" 0 16 33, +C4<010000>;
S_000001c707e986b0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e95ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e94070_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e94570_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e93f30_0 .var "dado_saida", 31 0;
v000001c707e94110_0 .net "habilita_escrita", 0 0, L_000001c707eae2f0;  1 drivers
v000001c707e941b0_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e997e0 .scope generate, "registradores[17]" "registradores[17]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27cd0 .param/l "idx" 0 16 33, +C4<010001>;
S_000001c707e98840 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e997e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e94750_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e93670_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e932b0_0 .var "dado_saida", 31 0;
v000001c707e93350_0 .net "habilita_escrita", 0 0, L_000001c707eae7f0;  1 drivers
v000001c707e933f0_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e99010 .scope generate, "registradores[18]" "registradores[18]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27090 .param/l "idx" 0 16 33, +C4<010010>;
S_000001c707e98520 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e99010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e93ad0_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e93490_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e935d0_0 .var "dado_saida", 31 0;
v000001c707e93710_0 .net "habilita_escrita", 0 0, L_000001c707eacef0;  1 drivers
v000001c707e93d50_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e97bc0 .scope generate, "registradores[19]" "registradores[19]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e275d0 .param/l "idx" 0 16 33, +C4<010011>;
S_000001c707e97d50 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e97bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e93df0_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e9a450_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e99c30_0 .var "dado_saida", 31 0;
v000001c707e9ba30_0 .net "habilita_escrita", 0 0, L_000001c707ead710;  1 drivers
v000001c707e9bb70_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e97ee0 .scope generate, "registradores[20]" "registradores[20]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27610 .param/l "idx" 0 16 33, +C4<010100>;
S_000001c707e991a0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e97ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e9b350_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e99f50_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e99af0_0 .var "dado_saida", 31 0;
v000001c707e9bdf0_0 .net "habilita_escrita", 0 0, L_000001c707eae890;  1 drivers
v000001c707e9b170_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e98390 .scope generate, "registradores[21]" "registradores[21]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27650 .param/l "idx" 0 16 33, +C4<010101>;
S_000001c707e99330 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e98390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e9a3b0_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e9be90_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e9b710_0 .var "dado_saida", 31 0;
v000001c707e99ff0_0 .net "habilita_escrita", 0 0, L_000001c707eaf0b0;  1 drivers
v000001c707e9a630_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e989d0 .scope generate, "registradores[22]" "registradores[22]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27d10 .param/l "idx" 0 16 33, +C4<010110>;
S_000001c707e98b60 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e989d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e9b990_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e9bf30_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e9ae50_0 .var "dado_saida", 31 0;
v000001c707e99b90_0 .net "habilita_escrita", 0 0, L_000001c707eae4d0;  1 drivers
v000001c707e9aef0_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e98cf0 .scope generate, "registradores[23]" "registradores[23]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e26f50 .param/l "idx" 0 16 33, +C4<010111>;
S_000001c707e98070 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e98cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e9b670_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e9ad10_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e9a4f0_0 .var "dado_saida", 31 0;
v000001c707e9a590_0 .net "habilita_escrita", 0 0, L_000001c707eae9d0;  1 drivers
v000001c707e9a6d0_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e98200 .scope generate, "registradores[24]" "registradores[24]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e26f90 .param/l "idx" 0 16 33, +C4<011000>;
S_000001c707e98e80 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e98200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e9bad0_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e9abd0_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e9b0d0_0 .var "dado_saida", 31 0;
v000001c707e9bc10_0 .net "habilita_escrita", 0 0, L_000001c707eacf90;  1 drivers
v000001c707e9c110_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e994c0 .scope generate, "registradores[25]" "registradores[25]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27790 .param/l "idx" 0 16 33, +C4<011001>;
S_000001c707e97a30 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e994c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e9b850_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e9c070_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e9b5d0_0 .var "dado_saida", 31 0;
v000001c707e9b3f0_0 .net "habilita_escrita", 0 0, L_000001c707eacc70;  1 drivers
v000001c707e9adb0_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707e99650 .scope generate, "registradores[26]" "registradores[26]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e277d0 .param/l "idx" 0 16 33, +C4<011010>;
S_000001c707ea2a00 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707e99650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e9b530_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e9b8f0_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e9b2b0_0 .var "dado_saida", 31 0;
v000001c707e9a090_0 .net "habilita_escrita", 0 0, L_000001c707eadcb0;  1 drivers
v000001c707e9a130_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707ea1d80 .scope generate, "registradores[27]" "registradores[27]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27150 .param/l "idx" 0 16 33, +C4<011011>;
S_000001c707ea1f10 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707ea1d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e9a770_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e9b030_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e9a810_0 .var "dado_saida", 31 0;
v000001c707e9c1b0_0 .net "habilita_escrita", 0 0, L_000001c707eae570;  1 drivers
v000001c707e9b210_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707ea26e0 .scope generate, "registradores[28]" "registradores[28]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e274d0 .param/l "idx" 0 16 33, +C4<011100>;
S_000001c707ea3810 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707ea26e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e9a8b0_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e9bcb0_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e9b490_0 .var "dado_saida", 31 0;
v000001c707e9bd50_0 .net "habilita_escrita", 0 0, L_000001c707eadb70;  1 drivers
v000001c707e9b7b0_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707ea3040 .scope generate, "registradores[29]" "registradores[29]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e27d50 .param/l "idx" 0 16 33, +C4<011101>;
S_000001c707ea20a0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707ea3040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e9a1d0_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e9bfd0_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e9a270_0 .var "dado_saida", 31 0;
v000001c707e99a50_0 .net "habilita_escrita", 0 0, L_000001c707eaf1f0;  1 drivers
v000001c707e99cd0_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707ea2230 .scope generate, "registradores[30]" "registradores[30]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e273d0 .param/l "idx" 0 16 33, +C4<011110>;
S_000001c707ea31d0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707ea2230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e99d70_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e99e10_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e99eb0_0 .var "dado_saida", 31 0;
v000001c707e9a950_0 .net "habilita_escrita", 0 0, L_000001c707eae6b0;  1 drivers
v000001c707e9a310_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707ea34f0 .scope generate, "registradores[31]" "registradores[31]" 16 33, 16 33 0, S_000001c707d3e990;
 .timescale -9 -12;
P_000001c707e278d0 .param/l "idx" 0 16 33, +C4<011111>;
S_000001c707ea23c0 .scope module, "registrador_instanciado" "registrador" 16 34, 17 1 0, S_000001c707ea34f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e9ab30_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707e9a9f0_0 .net "dado_entrada", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707e9aa90_0 .var "dado_saida", 31 0;
v000001c707e9ac70_0 .net "habilita_escrita", 0 0, L_000001c707ead2b0;  1 drivers
v000001c707e9af90_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707ea3360 .scope module, "x0" "registrador" 16 22, 17 1 0, S_000001c707d3e990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v000001c707e9d290_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
L_000001c707eb3dc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c707e9d790_0 .net "dado_entrada", 31 0, L_000001c707eb3dc8;  1 drivers
v000001c707e9c610_0 .var "dado_saida", 31 0;
L_000001c707eb3d80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c707e9ca70_0 .net "habilita_escrita", 0 0, L_000001c707eb3d80;  1 drivers
v000001c707e9d6f0_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707ea2550 .scope module, "IF_stage" "fetch" 3 71, 18 5 0, S_000001c707e32250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_branch_value";
    .port_info 3 /INPUT 1 "mux_sel";
    .port_info 4 /INPUT 1 "load_pc";
    .port_info 5 /INPUT 1 "load_if_id_register";
    .port_info 6 /INPUT 1 "if_flush";
    .port_info 7 /OUTPUT 32 "pc_out";
    .port_info 8 /OUTPUT 32 "instrucao";
L_000001c707eb3af8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c707ea75e0_0 .net/2u *"_ivl_2", 31 0, L_000001c707eb3af8;  1 drivers
v000001c707ea7040_0 .net "clock", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707ea6dc0_0 .net "if_flush", 0 0, L_000001c707df7cd0;  alias, 1 drivers
v000001c707ea6c80_0 .net "instrucao", 31 0, v000001c707ea3f80_0;  alias, 1 drivers
v000001c707ea6320_0 .net "instrucao_interno", 31 0, v000001c707ea3c60_0;  1 drivers
v000001c707ea6820_0 .net "load_if_id_register", 0 0, v000001c707e8d720_0;  alias, 1 drivers
v000001c707ea7540_0 .net "load_pc", 0 0, v000001c707e8d0e0_0;  alias, 1 drivers
v000001c707ea6500_0 .net "mux_sel", 0 0, L_000001c707df7c60;  alias, 1 drivers
v000001c707ea70e0_0 .net "pc_branch_value", 31 0, o000001c707e3a6b8;  alias, 0 drivers
L_000001c707eb3a68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_000001c707e3a418 .resolv tri, L_000001c707eb3a68, L_000001c707eaafb0;
v000001c707ea63c0_0 .net8 "pc_in_interno", 31 0, RS_000001c707e3a418;  2 drivers
v000001c707ea7680_0 .net "pc_out", 31 0, v000001c707ea4b60_0;  alias, 1 drivers
v000001c707ea6e60_0 .net "pc_out_interno", 31 0, v000001c707ea6f00_0;  1 drivers
v000001c707ea6b40_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
L_000001c707eabaf0 .arith/sum 32, v000001c707ea6f00_0, L_000001c707eb3af8;
S_000001c707ea3680 .scope module, "if_id_register" "if_id_register" 18 43, 19 1 0, S_000001c707ea2550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "if_flush";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /INPUT 32 "instruction_memory_in";
    .port_info 6 /OUTPUT 32 "pc_out";
    .port_info 7 /OUTPUT 32 "instruction";
v000001c707ea48e0_0 .net "clock", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707ea6140_0 .net "if_flush", 0 0, L_000001c707df7cd0;  alias, 1 drivers
v000001c707ea3f80_0 .var "im_value", 31 0;
v000001c707ea4020_0 .net "instruction", 31 0, v000001c707ea3f80_0;  alias, 1 drivers
v000001c707ea3a80_0 .net "instruction_memory_in", 31 0, v000001c707ea3c60_0;  alias, 1 drivers
v000001c707ea4480_0 .net "load", 0 0, v000001c707e8d720_0;  alias, 1 drivers
v000001c707ea3b20_0 .net8 "pc_in", 31 0, RS_000001c707e3a418;  alias, 2 drivers
v000001c707ea4a20_0 .net "pc_out", 31 0, v000001c707ea4b60_0;  alias, 1 drivers
v000001c707ea4b60_0 .var "pc_value", 31 0;
v000001c707ea3bc0_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707ea1a60 .scope module, "im" "instruction_memory" 18 37, 20 1 0, S_000001c707ea2550;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
v000001c707ea4e80_0 .net "addr", 31 0, v000001c707ea6f00_0;  alias, 1 drivers
v000001c707ea3c60_0 .var "instr", 31 0;
E_000001c707e27d90 .event anyedge, v000001c707ea4e80_0;
S_000001c707ea1bf0 .scope module, "mux_instruction_fetch" "mux_2_values" 18 22, 10 1 0, S_000001c707ea2550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "D0";
    .port_info 2 /INPUT 32 "D1";
    .port_info 3 /OUTPUT 32 "D_out";
P_000001c707e27890 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000000100000>;
L_000001c707eb3ab0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c707df7410 .functor XNOR 1, L_000001c707df7c60, L_000001c707eb3ab0, C4<0>, C4<0>;
v000001c707ea3d00_0 .net "D0", 31 0, L_000001c707eabaf0;  1 drivers
v000001c707ea4160_0 .net "D1", 31 0, o000001c707e3a6b8;  alias, 0 drivers
v000001c707ea4f20_0 .net8 "D_out", 31 0, RS_000001c707e3a418;  alias, 2 drivers
v000001c707ea3da0_0 .net/2u *"_ivl_0", 0 0, L_000001c707eb3ab0;  1 drivers
v000001c707ea4ac0_0 .net *"_ivl_2", 0 0, L_000001c707df7410;  1 drivers
v000001c707ea4c00_0 .net "sel", 0 0, L_000001c707df7c60;  alias, 1 drivers
L_000001c707eaafb0 .functor MUXZ 32, L_000001c707eabaf0, o000001c707e3a6b8, L_000001c707df7410, C4<>;
S_000001c707ea2eb0 .scope module, "pc" "program_counter" 18 29, 21 1 0, S_000001c707ea2550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "pc_out";
v000001c707ea4fc0_0 .net "clock", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707ea6280_0 .net "load", 0 0, v000001c707e8d0e0_0;  alias, 1 drivers
v000001c707ea7720_0 .net8 "pc_in", 31 0, RS_000001c707e3a418;  alias, 2 drivers
v000001c707ea6aa0_0 .net "pc_out", 31 0, v000001c707ea6f00_0;  alias, 1 drivers
v000001c707ea6f00_0 .var "pc_value", 31 0;
v000001c707ea7900_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707ea2870 .scope module, "MEM_stage" "MEM" 3 164, 22 4 0, S_000001c707e32250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_to_reg_in";
    .port_info 3 /INPUT 1 "reg_write_in";
    .port_info 4 /INPUT 1 "mem_read_in";
    .port_info 5 /INPUT 1 "mem_write_in";
    .port_info 6 /INPUT 1 "beq_instruction_in";
    .port_info 7 /INPUT 32 "alu_result_in";
    .port_info 8 /INPUT 32 "mux2_result_in";
    .port_info 9 /INPUT 1 "flag_beq_in";
    .port_info 10 /INPUT 5 "reg_rd_in";
    .port_info 11 /OUTPUT 1 "mem_to_reg_out";
    .port_info 12 /OUTPUT 1 "reg_write_out";
    .port_info 13 /OUTPUT 1 "pcSrc";
    .port_info 14 /OUTPUT 32 "read_data_out";
    .port_info 15 /OUTPUT 32 "alu_result_out";
    .port_info 16 /OUTPUT 5 "reg_rd_out";
    .port_info 17 /OUTPUT 5 "ex_mem_reg_rd";
    .port_info 18 /OUTPUT 1 "ex_mem_reg_write";
    .port_info 19 /OUTPUT 32 "alu_ex_mem";
L_000001c707ddb750 .functor AND 1, v000001c707de8760_0, v000001c707de9020_0, C4<1>, C4<1>;
L_000001c707ddb520 .functor BUFZ 32, v000001c707d6b8a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c707ddb590 .functor BUFZ 1, v000001c707e7e9b0_0, C4<0>, C4<0>, C4<0>;
L_000001c707ddb600 .functor BUFZ 5, v000001c707e80670_0, C4<00000>, C4<00000>, C4<00000>;
v000001c707ea8f30_0 .net *"_ivl_1", 0 0, L_000001c707ddb750;  1 drivers
L_000001c707eb4d88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c707ea8c10_0 .net/2u *"_ivl_2", 0 0, L_000001c707eb4d88;  1 drivers
L_000001c707eb4dd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c707ea99d0_0 .net/2u *"_ivl_4", 0 0, L_000001c707eb4dd0;  1 drivers
v000001c707ea9890_0 .net "alu_ex_mem", 31 0, L_000001c707ddb520;  alias, 1 drivers
v000001c707ea9250_0 .net "alu_result_in", 31 0, v000001c707d6b8a0_0;  alias, 1 drivers
v000001c707ea80d0_0 .net "alu_result_out", 31 0, v000001c707ea6fa0_0;  alias, 1 drivers
v000001c707ea91b0_0 .net "beq_instruction_in", 0 0, v000001c707de8760_0;  alias, 1 drivers
v000001c707ea87b0_0 .net "clock", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707eaa150_0 .net "data_out", 31 0, L_000001c707f10150;  1 drivers
v000001c707ea8170_0 .net "ex_mem_reg_rd", 4 0, L_000001c707ddb600;  alias, 1 drivers
v000001c707ea96b0_0 .net "ex_mem_reg_write", 0 0, L_000001c707ddb590;  alias, 1 drivers
v000001c707ea8490_0 .net "flag_beq_in", 0 0, v000001c707de9020_0;  alias, 1 drivers
v000001c707ea92f0_0 .net "mem_read_in", 0 0, v000001c707e7eb90_0;  alias, 1 drivers
v000001c707ea9bb0_0 .net "mem_to_reg_in", 0 0, L_000001c707ddbf30;  alias, 1 drivers
v000001c707ea8530_0 .net "mem_to_reg_out", 0 0, v000001c707ea66e0_0;  alias, 1 drivers
v000001c707ea9070_0 .net "mem_write_in", 0 0, o000001c707e33368;  alias, 0 drivers
v000001c707ea8350_0 .net "mux2_result_in", 31 0, L_000001c707ddc240;  alias, 1 drivers
v000001c707ea9390_0 .net "pcSrc", 0 0, L_000001c707f0fe30;  alias, 1 drivers
v000001c707ea9110_0 .net "read_data_out", 31 0, v000001c707ea7180_0;  alias, 1 drivers
v000001c707ea9430_0 .net "reg_rd_in", 4 0, v000001c707e80670_0;  alias, 1 drivers
v000001c707ea9750_0 .net "reg_rd_out", 4 0, v000001c707ea6d20_0;  alias, 1 drivers
v000001c707ea7d10_0 .net "reg_write_in", 0 0, v000001c707e7e9b0_0;  alias, 1 drivers
v000001c707ea9a70_0 .net "reg_write_out", 0 0, L_000001c707f0ec10;  alias, 1 drivers
v000001c707ea8b70_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
L_000001c707f0fe30 .functor MUXZ 1, L_000001c707eb4dd0, L_000001c707eb4d88, L_000001c707ddb750, C4<>;
S_000001c707ea2b90 .scope module, "mem_wb_reg" "mem_wb_register" 22 49, 23 1 0, S_000001c707ea2870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_to_reg_in";
    .port_info 3 /INPUT 1 "reg_write_in";
    .port_info 4 /INPUT 32 "read_data_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 5 "reg_rd_in";
    .port_info 7 /OUTPUT 1 "mem_to_reg_out";
    .port_info 8 /OUTPUT 1 "reg_write_out";
    .port_info 9 /OUTPUT 32 "read_data_out";
    .port_info 10 /OUTPUT 32 "alu_result_out";
    .port_info 11 /OUTPUT 5 "reg_rd_out";
v000001c707ea68c0_0 .net "alu_result_in", 31 0, v000001c707d6b8a0_0;  alias, 1 drivers
v000001c707ea6960_0 .net "alu_result_out", 31 0, v000001c707ea6fa0_0;  alias, 1 drivers
v000001c707ea6fa0_0 .var "alu_result_value", 31 0;
v000001c707ea65a0_0 .net "clock", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707ea6640_0 .net "mem_to_reg_in", 0 0, L_000001c707ddbf30;  alias, 1 drivers
v000001c707ea6460_0 .net "mem_to_reg_out", 0 0, v000001c707ea66e0_0;  alias, 1 drivers
v000001c707ea66e0_0 .var "mem_to_reg_value", 0 0;
v000001c707ea6a00_0 .net "read_data_in", 31 0, L_000001c707f10150;  alias, 1 drivers
v000001c707ea6780_0 .net "read_data_out", 31 0, v000001c707ea7180_0;  alias, 1 drivers
v000001c707ea7180_0 .var "read_data_value", 31 0;
v000001c707ea6be0_0 .net "reg_rd_in", 4 0, v000001c707e80670_0;  alias, 1 drivers
v000001c707ea72c0_0 .net "reg_rd_out", 4 0, v000001c707ea6d20_0;  alias, 1 drivers
v000001c707ea6d20_0 .var "reg_rd_value", 4 0;
v000001c707ea7220_0 .net "reg_write_in", 0 0, v000001c707e7e9b0_0;  alias, 1 drivers
v000001c707ea7860_0 .net "reg_write_out", 0 0, L_000001c707f0ec10;  alias, 1 drivers
v000001c707ea7360_0 .var "reg_write_value", 31 0;
v000001c707ea7400_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
L_000001c707f0ec10 .part v000001c707ea7360_0, 0, 1;
S_000001c707ea2d20 .scope module, "memoria_dados" "data_memory" 22 37, 24 1 0, S_000001c707ea2870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 1 "re";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
v000001c707ea74a0_0 .net *"_ivl_0", 31 0, L_000001c707f108d0;  1 drivers
v000001c707ea77c0_0 .net *"_ivl_3", 7 0, L_000001c707f0fcf0;  1 drivers
v000001c707ea97f0_0 .net *"_ivl_4", 9 0, L_000001c707f0fd90;  1 drivers
L_000001c707eb4cf8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c707ea9930_0 .net *"_ivl_7", 1 0, L_000001c707eb4cf8;  1 drivers
L_000001c707eb4d40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c707eaa010_0 .net/2u *"_ivl_8", 31 0, L_000001c707eb4d40;  1 drivers
v000001c707eaa0b0_0 .net "addr", 31 0, v000001c707d6b8a0_0;  alias, 1 drivers
v000001c707ea94d0_0 .net "clk", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707ea9610_0 .net "data_in", 31 0, L_000001c707ddc240;  alias, 1 drivers
v000001c707ea7f90_0 .net "data_out", 31 0, L_000001c707f10150;  alias, 1 drivers
v000001c707ea8cb0_0 .var/i "i", 31 0;
v000001c707ea8670 .array "memory", 255 0, 31 0;
v000001c707ea82b0_0 .net "re", 0 0, v000001c707e7eb90_0;  alias, 1 drivers
v000001c707ea9f70_0 .net "we", 0 0, o000001c707e33368;  alias, 0 drivers
L_000001c707f108d0 .array/port v000001c707ea8670, L_000001c707f0fd90;
L_000001c707f0fcf0 .part v000001c707d6b8a0_0, 0, 8;
L_000001c707f0fd90 .concat [ 8 2 0 0], L_000001c707f0fcf0, L_000001c707eb4cf8;
L_000001c707f10150 .functor MUXZ 32, L_000001c707eb4d40, L_000001c707f108d0, v000001c707e7eb90_0, C4<>;
S_000001c707eb1070 .scope module, "WB_stage" "WB" 3 197, 25 2 0, S_000001c707e32250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_write_in";
    .port_info 3 /INPUT 1 "mem_to_reg_in";
    .port_info 4 /INPUT 32 "read_data_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 5 "reg_rd_in";
    .port_info 7 /OUTPUT 32 "alu_data_mem_wb";
    .port_info 8 /OUTPUT 5 "reg_rd_out";
    .port_info 9 /OUTPUT 1 "reg_write_out";
L_000001c707ddbad0 .functor BUFZ 5, v000001c707ea6d20_0, C4<00000>, C4<00000>, C4<00000>;
L_000001c707ddb980 .functor BUFZ 1, L_000001c707f0ec10, C4<0>, C4<0>, C4<0>;
v000001c707ea7c70_0 .net "alu_data_mem_wb", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707ea8710_0 .net "alu_result_in", 31 0, v000001c707ea6fa0_0;  alias, 1 drivers
v000001c707ea8850_0 .net "clock", 0 0, v000001c707eaa3d0_0;  alias, 1 drivers
v000001c707ea9b10_0 .net "mem_to_reg_in", 0 0, v000001c707ea66e0_0;  alias, 1 drivers
v000001c707ea9c50_0 .net "read_data_in", 31 0, v000001c707ea7180_0;  alias, 1 drivers
v000001c707ea9cf0_0 .net "reg_rd_in", 4 0, v000001c707ea6d20_0;  alias, 1 drivers
v000001c707ea9ed0_0 .net "reg_rd_out", 4 0, L_000001c707ddbad0;  alias, 1 drivers
v000001c707ea9d90_0 .net "reg_write_in", 0 0, L_000001c707f0ec10;  alias, 1 drivers
v000001c707eaa1f0_0 .net "reg_write_out", 0 0, L_000001c707ddb980;  alias, 1 drivers
v000001c707ea8210_0 .net "reset", 0 0, v000001c707eaa790_0;  alias, 1 drivers
S_000001c707eb1200 .scope module, "mux_write_back" "mux_2_values" 25 21, 10 1 0, S_000001c707eb1070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "D0";
    .port_info 2 /INPUT 32 "D1";
    .port_info 3 /OUTPUT 32 "D_out";
P_000001c707e27190 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000000100000>;
L_000001c707eb4e18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001c707ddb910 .functor XNOR 1, v000001c707ea66e0_0, L_000001c707eb4e18, C4<0>, C4<0>;
v000001c707ea9e30_0 .net "D0", 31 0, v000001c707ea6fa0_0;  alias, 1 drivers
v000001c707ea85d0_0 .net "D1", 31 0, v000001c707ea7180_0;  alias, 1 drivers
v000001c707ea8030_0 .net "D_out", 31 0, L_000001c707f0ecb0;  alias, 1 drivers
v000001c707ea7b30_0 .net/2u *"_ivl_0", 0 0, L_000001c707eb4e18;  1 drivers
v000001c707ea83f0_0 .net *"_ivl_2", 0 0, L_000001c707ddb910;  1 drivers
v000001c707ea9570_0 .net "sel", 0 0, v000001c707ea66e0_0;  alias, 1 drivers
L_000001c707f0ecb0 .functor MUXZ 32, v000001c707ea6fa0_0, v000001c707ea7180_0, L_000001c707ddb910, C4<>;
    .scope S_000001c707ea2eb0;
T_0 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707ea7900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707ea6f00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c707ea6280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001c707ea7720_0;
    %assign/vec4 v000001c707ea6f00_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001c707ea6f00_0;
    %assign/vec4 v000001c707ea6f00_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c707ea1a60;
T_1 ;
    %wait E_000001c707e27d90;
    %load/vec4 v000001c707ea4e80_0;
    %parti/s 8, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c707ea3c60_0, 0, 32;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2196019, 0, 32;
    %store/vec4 v000001c707ea3c60_0, 0, 32;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v000001c707ea3c60_0, 0, 32;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001c707ea3680;
T_2 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707ea3bc0_0;
    %flag_set/vec4 8;
    %load/vec4 v000001c707ea6140_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707ea4b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707ea3f80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c707ea4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001c707ea3b20_0;
    %assign/vec4 v000001c707ea4b60_0, 0;
    %load/vec4 v000001c707ea3a80_0;
    %assign/vec4 v000001c707ea3f80_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001c707ea4b60_0;
    %assign/vec4 v000001c707ea4b60_0, 0;
    %load/vec4 v000001c707ea3f80_0;
    %assign/vec4 v000001c707ea3f80_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c707e94d30;
T_3 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e92d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e923b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c707e92db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001c707e92c70_0;
    %assign/vec4 v000001c707e923b0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c707e94ec0;
T_4 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e91e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e92590_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c707e92310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001c707e90bf0_0;
    %assign/vec4 v000001c707e92590_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c707e95050;
T_5 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e92770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e926d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001c707e921d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001c707e92130_0;
    %assign/vec4 v000001c707e926d0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c707e95690;
T_6 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e92270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e915f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001c707e90a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001c707e91ff0_0;
    %assign/vec4 v000001c707e915f0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001c707e94a10;
T_7 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e92f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e91370_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001c707e92810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001c707e930d0_0;
    %assign/vec4 v000001c707e91370_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c707e974b0;
T_8 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e92450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e90d30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001c707e92ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001c707e93030_0;
    %assign/vec4 v000001c707e90d30_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001c707e97190;
T_9 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e91690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e928b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001c707e90fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001c707e90dd0_0;
    %assign/vec4 v000001c707e928b0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c707e96b50;
T_10 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e924f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e91050_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001c707e910f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001c707e90f10_0;
    %assign/vec4 v000001c707e91050_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c707e96060;
T_11 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e91f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e912d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001c707e91b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001c707e91eb0_0;
    %assign/vec4 v000001c707e912d0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001c707e96ce0;
T_12 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e91910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e917d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001c707e91870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001c707e91730_0;
    %assign/vec4 v000001c707e917d0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c707e97000;
T_13 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e94390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e91af0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001c707e91c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000001c707e91cd0_0;
    %assign/vec4 v000001c707e91af0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001c707e966a0;
T_14 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e93e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e937b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001c707e93850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000001c707e942f0_0;
    %assign/vec4 v000001c707e937b0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001c707e977d0;
T_15 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e93b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e938f0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001c707e946b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000001c707e94250_0;
    %assign/vec4 v000001c707e938f0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001c707e95d40;
T_16 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e93fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e93cb0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001c707e944d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000001c707e93990_0;
    %assign/vec4 v000001c707e93cb0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001c707e95bb0;
T_17 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e93210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e93c10_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001c707e94890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000001c707e947f0_0;
    %assign/vec4 v000001c707e93c10_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001c707e986b0;
T_18 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e941b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e93f30_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001c707e94110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000001c707e94570_0;
    %assign/vec4 v000001c707e93f30_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001c707e98840;
T_19 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e933f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e932b0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001c707e93350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v000001c707e93670_0;
    %assign/vec4 v000001c707e932b0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001c707e98520;
T_20 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e93d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e935d0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001c707e93710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v000001c707e93490_0;
    %assign/vec4 v000001c707e935d0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001c707e97d50;
T_21 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e9bb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e99c30_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001c707e9ba30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v000001c707e9a450_0;
    %assign/vec4 v000001c707e99c30_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001c707e991a0;
T_22 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e9b170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e99af0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001c707e9bdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v000001c707e99f50_0;
    %assign/vec4 v000001c707e99af0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001c707e99330;
T_23 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e9a630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e9b710_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001c707e99ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v000001c707e9be90_0;
    %assign/vec4 v000001c707e9b710_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001c707e98b60;
T_24 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e9aef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e9ae50_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001c707e99b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v000001c707e9bf30_0;
    %assign/vec4 v000001c707e9ae50_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001c707e98070;
T_25 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e9a6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e9a4f0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001c707e9a590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v000001c707e9ad10_0;
    %assign/vec4 v000001c707e9a4f0_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001c707e98e80;
T_26 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e9c110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e9b0d0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000001c707e9bc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v000001c707e9abd0_0;
    %assign/vec4 v000001c707e9b0d0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001c707e97a30;
T_27 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e9adb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e9b5d0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000001c707e9b3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v000001c707e9c070_0;
    %assign/vec4 v000001c707e9b5d0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001c707ea2a00;
T_28 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e9a130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e9b2b0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000001c707e9a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v000001c707e9b8f0_0;
    %assign/vec4 v000001c707e9b2b0_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001c707ea1f10;
T_29 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e9b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e9a810_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001c707e9c1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v000001c707e9b030_0;
    %assign/vec4 v000001c707e9a810_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001c707ea3810;
T_30 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e9b7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e9b490_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001c707e9bd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v000001c707e9bcb0_0;
    %assign/vec4 v000001c707e9b490_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001c707ea20a0;
T_31 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e99cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e9a270_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000001c707e99a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v000001c707e9bfd0_0;
    %assign/vec4 v000001c707e9a270_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001c707ea31d0;
T_32 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e9a310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e99eb0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001c707e9a950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v000001c707e99e10_0;
    %assign/vec4 v000001c707e99eb0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001c707ea23c0;
T_33 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e9af90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e9aa90_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000001c707e9ac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v000001c707e9a9f0_0;
    %assign/vec4 v000001c707e9aa90_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001c707ea3360;
T_34 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e9d6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e9c610_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000001c707e9ca70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v000001c707e9d790_0;
    %assign/vec4 v000001c707e9c610_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001c707d231d0;
T_35 ;
    %wait E_000001c707e27250;
    %load/vec4 v000001c707e8ca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c707e8d0e0_0, 0, 1;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v000001c707e8eda0_0;
    %inv;
    %load/vec4 v000001c707e8d540_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c707e8e440_0;
    %nor/r;
    %and;
    %inv;
    %and;
    %store/vec4 v000001c707e8d0e0_0, 0, 1;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000001c707d231d0;
T_36 ;
    %wait E_000001c707e27990;
    %load/vec4 v000001c707e8ca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c707e8d720_0, 0, 1;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v000001c707e8eda0_0;
    %inv;
    %store/vec4 v000001c707e8d720_0, 0, 1;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000001c707d231d0;
T_37 ;
    %wait E_000001c707e27990;
    %load/vec4 v000001c707e8ca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c707e8f0c0_0, 0, 1;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000001c707e8eda0_0;
    %store/vec4 v000001c707e8f0c0_0, 0, 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_000001c707d23040;
T_38 ;
    %wait E_000001c707e27e50;
    %load/vec4 v000001c707e8b660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8b520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8abc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8ac60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8b840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8ab20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c707e8aa80_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v000001c707e8bb60_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8b520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8abc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8ac60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8b840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8ab20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c707e8aa80_0, 0;
    %jmp T_38.7;
T_38.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8bde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c707e8b520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8abc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8ac60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8b840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8ab20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001c707e8aa80_0, 0;
    %jmp T_38.7;
T_38.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c707e8bde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c707e8b520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c707e8abc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8ac60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8b840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c707e8ab20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c707e8aa80_0, 0;
    %jmp T_38.7;
T_38.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8b520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8abc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c707e8ac60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8b840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c707e8ab20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c707e8aa80_0, 0;
    %jmp T_38.7;
T_38.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8b520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8abc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8ac60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c707e8b840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8ab20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001c707e8aa80_0, 0;
    %jmp T_38.7;
T_38.7 ;
    %pop/vec4 1;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000001c707d23360;
T_39 ;
    %wait E_000001c707e27e50;
    %load/vec4 v000001c707e8fe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8dea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e90560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8dcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8df40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8e3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e8ee40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c707e8dae0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c707e90380_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c707e90100_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c707e8fca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e8dc20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e90880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e8fd40_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001c707e8d9a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c707e8e940_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000001c707e8dd60_0;
    %assign/vec4 v000001c707e8dea0_0, 0;
    %load/vec4 v000001c707e8fde0_0;
    %assign/vec4 v000001c707e90560_0, 0;
    %load/vec4 v000001c707e8dfe0_0;
    %assign/vec4 v000001c707e8dcc0_0, 0;
    %load/vec4 v000001c707e8e4e0_0;
    %assign/vec4 v000001c707e8df40_0, 0;
    %load/vec4 v000001c707e8e9e0_0;
    %assign/vec4 v000001c707e8e3a0_0, 0;
    %load/vec4 v000001c707e8d860_0;
    %assign/vec4 v000001c707e8ee40_0, 0;
    %load/vec4 v000001c707e8d7c0_0;
    %assign/vec4 v000001c707e8dae0_0, 0;
    %load/vec4 v000001c707e8f5c0_0;
    %assign/vec4 v000001c707e90380_0, 0;
    %load/vec4 v000001c707e8ffc0_0;
    %assign/vec4 v000001c707e90100_0, 0;
    %load/vec4 v000001c707e8e800_0;
    %assign/vec4 v000001c707e8fca0_0, 0;
    %load/vec4 v000001c707e8da40_0;
    %assign/vec4 v000001c707e8dc20_0, 0;
    %load/vec4 v000001c707e90880_0;
    %assign/vec4 v000001c707e90880_0, 0;
    %load/vec4 v000001c707e8fd40_0;
    %assign/vec4 v000001c707e8fd40_0, 0;
    %load/vec4 v000001c707e8d9a0_0;
    %assign/vec4 v000001c707e8d9a0_0, 0;
    %load/vec4 v000001c707e8e940_0;
    %assign/vec4 v000001c707e8e940_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000001c707d25940;
T_40 ;
    %wait E_000001c707e27810;
    %load/vec4 v000001c707e17f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c707e18b50_0, 0;
    %jmp T_40.4;
T_40.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c707e18b50_0, 0;
    %jmp T_40.4;
T_40.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c707e18b50_0, 0;
    %jmp T_40.4;
T_40.2 ;
    %load/vec4 v000001c707e18790_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c707e18b50_0, 0;
    %jmp T_40.8;
T_40.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c707e18b50_0, 0;
    %jmp T_40.8;
T_40.6 ;
    %load/vec4 v000001c707e18470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_40.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_40.11, 6;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c707e18b50_0, 0;
    %jmp T_40.13;
T_40.9 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c707e18b50_0, 0;
    %jmp T_40.13;
T_40.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c707e18b50_0, 0;
    %jmp T_40.13;
T_40.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c707e18b50_0, 0;
    %jmp T_40.13;
T_40.13 ;
    %pop/vec4 1;
    %jmp T_40.8;
T_40.8 ;
    %pop/vec4 1;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_000001c707d25c60;
T_41 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707e7f310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e7f450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e7e9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707e7eb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707de8760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707d6b8a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707e807b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c707e80670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707de9020_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v000001c707e803f0_0;
    %assign/vec4 v000001c707e7f450_0, 0;
    %load/vec4 v000001c707e80210_0;
    %assign/vec4 v000001c707e7e9b0_0, 0;
    %load/vec4 v000001c707e7eeb0_0;
    %assign/vec4 v000001c707e7eb90_0, 0;
    %load/vec4 v000001c707d6b9e0_0;
    %assign/vec4 v000001c707de8760_0, 0;
    %load/vec4 v000001c707d6b800_0;
    %assign/vec4 v000001c707d6b8a0_0, 0;
    %load/vec4 v000001c707e7fc70_0;
    %assign/vec4 v000001c707e807b0_0, 0;
    %load/vec4 v000001c707e7f1d0_0;
    %assign/vec4 v000001c707e80670_0, 0;
    %load/vec4 v000001c707de7fe0_0;
    %assign/vec4 v000001c707de9020_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000001c707ea2d20;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c707ea8cb0_0, 0, 32;
T_42.0 ;
    %load/vec4 v000001c707ea8cb0_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_42.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c707ea8cb0_0;
    %store/vec4a v000001c707ea8670, 4, 0;
    %load/vec4 v000001c707ea8cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c707ea8cb0_0, 0, 32;
    %jmp T_42.0;
T_42.1 ;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c707ea8670, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c707ea8670, 4, 0;
    %end;
    .thread T_42;
    .scope S_000001c707ea2d20;
T_43 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707ea9f70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_43.0, 4;
    %load/vec4 v000001c707ea9610_0;
    %ix/getv 3, v000001c707eaa0b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c707ea8670, 0, 4;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000001c707ea2b90;
T_44 ;
    %wait E_000001c707e270d0;
    %load/vec4 v000001c707ea7400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c707ea66e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707ea7360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707ea7180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c707ea6fa0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c707ea6d20_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v000001c707ea6640_0;
    %assign/vec4 v000001c707ea66e0_0, 0;
    %load/vec4 v000001c707ea7220_0;
    %pad/u 32;
    %assign/vec4 v000001c707ea7360_0, 0;
    %load/vec4 v000001c707ea6a00_0;
    %assign/vec4 v000001c707ea7180_0, 0;
    %load/vec4 v000001c707ea68c0_0;
    %assign/vec4 v000001c707ea6fa0_0, 0;
    %load/vec4 v000001c707ea6be0_0;
    %assign/vec4 v000001c707ea6d20_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_000001c707e320c0;
T_45 ;
    %delay 10000, 0;
    %load/vec4 v000001c707eaa3d0_0;
    %inv;
    %store/vec4 v000001c707eaa3d0_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_000001c707e320c0;
T_46 ;
    %vpi_call 2 23 "$dumpfile", "riscv.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c707e320c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c707eaa3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c707eaa790_0, 0, 1;
    %delay 25000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c707eaa790_0, 0, 1;
    %delay 50000, 0;
    %delay 60000, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_46;
    .scope S_000001c707e320c0;
T_47 ;
    %vpi_call 2 53 "$monitor", "Time=%0dns | reset=%b | clock=%b", $time, v000001c707eaa790_0, v000001c707eaa3d0_0 {0 0 0};
    %end;
    .thread T_47;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "riscv_pipeline_tb.v";
    "riscv_pipeline.v";
    "estagios/EX/EX.v";
    "./estagios/EX/alu_control.v";
    "./estagios/EX/alu.v";
    "./estagios/EX/ex_mem_register.v";
    "./estagios/EX/forwading_unit.v";
    "./estagios/EX/mux_3_values.v";
    "./estagios/EX/mux_2_values.v";
    "estagios/ID/ID.v";
    "./estagios/ID/controle.v";
    "./estagios/ID/Hazard.v";
    "./estagios/ID/id_ex_register.v";
    "./estagios/ID/ImmGen.v";
    "./estagios/ID/register_file.v";
    "./estagios/ID/registrador.v";
    "estagios/IF/IF.v";
    "./registradores_estagios/if_id_register.v";
    "./estagios/IF/instruction_memory.v";
    "./estagios/IF/program_counter.v";
    "estagios/MEM/MEM.v";
    "./estagios/MEM/mem_wb_register.v";
    "./estagios/MEM/data_memory.v";
    "estagios/WB/WB.v";
