#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55c3c97d79a0 .scope module, "tb" "tb" 2 9;
 .timescale -9 -12;
v0x55c3c9815750_0 .var "clk", 0 0;
v0x55c3c9815810_0 .net "inputs", 7 0, L_0x55c3c9815b20;  1 drivers
v0x55c3c98158d0_0 .var "instr", 5 0;
v0x55c3c9815970_0 .net "outputs", 7 0, v0x55c3c9814760_0;  1 drivers
v0x55c3c9815a30_0 .var "reset", 0 0;
L_0x55c3c9815b20 .concat [ 6 1 1 0], v0x55c3c98158d0_0, v0x55c3c9815a30_0, v0x55c3c9815750_0;
S_0x55c3c97e6450 .scope module, "McCoy" "aidan_McCoy" 2 22, 3 9 0, S_0x55c3c97d79a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "io_in";
    .port_info 1 /OUTPUT 8 "io_out";
v0x55c3c9813f30_0 .net *"_ivl_11", 2 0, L_0x55c3c98160c0;  1 drivers
L_0x7f2a1621b0f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55c3c9814030_0 .net/2u *"_ivl_18", 4 0, L_0x7f2a1621b0f0;  1 drivers
v0x55c3c9814110_0 .net *"_ivl_21", 2 0, L_0x55c3c9816410;  1 drivers
L_0x7f2a1621b060 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55c3c98141d0_0 .net/2u *"_ivl_8", 4 0, L_0x7f2a1621b060;  1 drivers
v0x55c3c98142b0_0 .net "aluOut", 7 0, v0x55c3c980f640_0;  1 drivers
v0x55c3c98143c0_0 .net "bez", 0 0, v0x55c3c98101c0_0;  1 drivers
v0x55c3c98144b0_0 .net "clk", 0 0, L_0x55c3c9815c10;  1 drivers
v0x55c3c98145a0_0 .net "instr", 5 0, L_0x55c3c9815de0;  1 drivers
v0x55c3c9814680_0 .net "io_in", 7 0, L_0x55c3c9815b20;  alias, 1 drivers
v0x55c3c9814760_0 .var "io_out", 7 0;
v0x55c3c9814840_0 .net "ja", 0 0, v0x55c3c9810280_0;  1 drivers
v0x55c3c98148e0_0 .net "newx8", 7 0, v0x55c3c9813cd0_0;  1 drivers
v0x55c3c98149f0_0 .net "nextPC", 7 0, v0x55c3c9812430_0;  1 drivers
v0x55c3c9814b00_0 .net "op1", 7 0, v0x55c3c9810e30_0;  1 drivers
v0x55c3c9814c10_0 .net "op1Sel", 0 0, v0x55c3c9810350_0;  1 drivers
v0x55c3c9814d00_0 .net "op2", 7 0, v0x55c3c9811600_0;  1 drivers
v0x55c3c9814e10_0 .net "op2Sel", 1 0, v0x55c3c9810420_0;  1 drivers
v0x55c3c9814f20_0 .net "pc", 7 0, v0x55c3c9811b60_0;  1 drivers
v0x55c3c9814fe0_0 .net "pc1", 7 0, L_0x55c3c9815f20;  1 drivers
v0x55c3c98150f0_0 .net "pcSel", 0 0, v0x55c3c980fce0_0;  1 drivers
v0x55c3c98151e0_0 .net "regOut", 7 0, v0x55c3c9812a80_0;  1 drivers
v0x55c3c98152a0_0 .net "reset", 0 0, L_0x55c3c9815cb0;  1 drivers
v0x55c3c9815390_0 .net "writeReg", 0 0, v0x55c3c98105f0_0;  1 drivers
v0x55c3c9815480_0 .net "writex8", 0 0, v0x55c3c98106b0_0;  1 drivers
v0x55c3c9815570_0 .net "x8", 7 0, v0x55c3c98135c0_0;  1 drivers
v0x55c3c9815630_0 .net "x8Sel", 1 0, v0x55c3c9810770_0;  1 drivers
E_0x55c3c97e34a0 .event negedge, v0x55c3c9811c90_0;
E_0x55c3c97b0b30 .event posedge, v0x55c3c9811c90_0;
L_0x55c3c9815c10 .part L_0x55c3c9815b20, 0, 1;
L_0x55c3c9815cb0 .part L_0x55c3c9815b20, 1, 1;
L_0x55c3c9815de0 .part L_0x55c3c9815b20, 0, 6;
L_0x55c3c9815e80 .part L_0x55c3c9815de0, 0, 3;
L_0x55c3c98160c0 .part L_0x55c3c9815de0, 3, 3;
L_0x55c3c9816160 .concat [ 3 5 0 0], L_0x55c3c98160c0, L_0x7f2a1621b060;
L_0x55c3c98162e0 .part L_0x55c3c9815de0, 3, 3;
L_0x55c3c9816410 .part L_0x55c3c9815de0, 3, 3;
L_0x55c3c9816500 .concat [ 3 5 0 0], L_0x55c3c9816410, L_0x7f2a1621b0f0;
S_0x55c3c97e65e0 .scope module, "adder" "add1" 3 50, 4 7 0, S_0x55c3c97e6450;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
L_0x7f2a1621b018 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55c3c97c9730_0 .net/2u *"_ivl_0", 7 0, L_0x7f2a1621b018;  1 drivers
v0x55c3c97e2300_0 .net "in", 7 0, v0x55c3c9811b60_0;  alias, 1 drivers
v0x55c3c97e23a0_0 .net "out", 7 0, L_0x55c3c9815f20;  alias, 1 drivers
L_0x55c3c9815f20 .arith/sum 8, v0x55c3c9811b60_0, L_0x7f2a1621b018;
S_0x55c3c980f3d0 .scope module, "aluBlock" "alu" 3 60, 5 7 0, S_0x55c3c97e6450;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "op1";
    .port_info 1 /INPUT 8 "op2";
    .port_info 2 /OUTPUT 8 "aluOut";
v0x55c3c980f640_0 .var "aluOut", 7 0;
v0x55c3c980f740_0 .net "op1", 7 0, v0x55c3c9810e30_0;  alias, 1 drivers
v0x55c3c980f820_0 .net "op2", 7 0, v0x55c3c9811600_0;  alias, 1 drivers
E_0x55c3c97f4650 .event edge, v0x55c3c980f740_0, v0x55c3c980f820_0;
S_0x55c3c980f960 .scope module, "branchBlock" "branch" 3 52, 6 7 0, S_0x55c3c97e6450;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "x8";
    .port_info 1 /INPUT 1 "bez";
    .port_info 2 /INPUT 1 "ja";
    .port_info 3 /OUTPUT 1 "pcSel";
v0x55c3c980fb60_0 .net "bez", 0 0, v0x55c3c98101c0_0;  alias, 1 drivers
v0x55c3c980fc20_0 .net "ja", 0 0, v0x55c3c9810280_0;  alias, 1 drivers
v0x55c3c980fce0_0 .var "pcSel", 0 0;
v0x55c3c980fd80_0 .net "x8", 7 0, v0x55c3c98135c0_0;  alias, 1 drivers
E_0x55c3c97f47c0 .event edge, v0x55c3c980fc20_0, v0x55c3c980fb60_0, v0x55c3c980fd80_0;
S_0x55c3c980ff10 .scope module, "decoderBlock" "decoder" 3 41, 7 7 0, S_0x55c3c97e6450;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /OUTPUT 1 "bez";
    .port_info 2 /OUTPUT 1 "ja";
    .port_info 3 /OUTPUT 1 "op1";
    .port_info 4 /OUTPUT 2 "op2";
    .port_info 5 /OUTPUT 1 "writeReg";
    .port_info 6 /OUTPUT 1 "writex8";
    .port_info 7 /OUTPUT 2 "x8Sel";
v0x55c3c98101c0_0 .var "bez", 0 0;
v0x55c3c9810280_0 .var "ja", 0 0;
v0x55c3c9810350_0 .var "op1", 0 0;
v0x55c3c9810420_0 .var "op2", 1 0;
v0x55c3c98104c0_0 .net "opcode", 2 0, L_0x55c3c9815e80;  1 drivers
v0x55c3c98105f0_0 .var "writeReg", 0 0;
v0x55c3c98106b0_0 .var "writex8", 0 0;
v0x55c3c9810770_0 .var "x8Sel", 1 0;
E_0x55c3c9810140 .event edge, v0x55c3c98104c0_0;
S_0x55c3c98109a0 .scope module, "op1Mux" "mux2" 3 56, 8 7 0, S_0x55c3c97e6450;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x55c3c9810c70_0 .net "in0", 7 0, L_0x55c3c9816160;  1 drivers
v0x55c3c9810d70_0 .net "in1", 7 0, v0x55c3c98135c0_0;  alias, 1 drivers
v0x55c3c9810e30_0 .var "out", 7 0;
v0x55c3c9810f30_0 .net "sel", 0 0, v0x55c3c9810350_0;  alias, 1 drivers
E_0x55c3c9810bf0 .event edge, v0x55c3c9810350_0, v0x55c3c9810c70_0, v0x55c3c980fd80_0;
S_0x55c3c9811050 .scope module, "op2Mux" "mux3" 3 58, 9 7 0, S_0x55c3c97e6450;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 8 "in2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 8 "out";
v0x55c3c9811340_0 .net "in0", 7 0, v0x55c3c9812a80_0;  alias, 1 drivers
v0x55c3c9811440_0 .net "in1", 7 0, v0x55c3c9811b60_0;  alias, 1 drivers
L_0x7f2a1621b0a8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x55c3c9811530_0 .net "in2", 7 0, L_0x7f2a1621b0a8;  1 drivers
v0x55c3c9811600_0 .var "out", 7 0;
v0x55c3c98116f0_0 .net "sel", 1 0, v0x55c3c9810420_0;  alias, 1 drivers
E_0x55c3c98112b0 .event edge, v0x55c3c9810420_0, v0x55c3c9811340_0, v0x55c3c97e2300_0, v0x55c3c9811530_0;
S_0x55c3c9811890 .scope module, "pcBlock" "pc" 3 48, 10 7 0, S_0x55c3c97e6450;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "nextPC";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "PC";
v0x55c3c9811b60_0 .var "PC", 7 0;
v0x55c3c9811c90_0 .net "clk", 0 0, L_0x55c3c9815c10;  alias, 1 drivers
v0x55c3c9811d50_0 .net "nextPC", 7 0, v0x55c3c9812430_0;  alias, 1 drivers
v0x55c3c9811e10_0 .net "reset", 0 0, L_0x55c3c9815cb0;  alias, 1 drivers
E_0x55c3c9811ae0/0 .event negedge, v0x55c3c9811c90_0;
E_0x55c3c9811ae0/1 .event posedge, v0x55c3c9811e10_0;
E_0x55c3c9811ae0 .event/or E_0x55c3c9811ae0/0, E_0x55c3c9811ae0/1;
S_0x55c3c9811f80 .scope module, "pcMux" "mux2" 3 46, 8 7 0, S_0x55c3c97e6450;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x55c3c9812250_0 .net "in0", 7 0, v0x55c3c980f640_0;  alias, 1 drivers
v0x55c3c9812360_0 .net "in1", 7 0, L_0x55c3c9815f20;  alias, 1 drivers
v0x55c3c9812430_0 .var "out", 7 0;
v0x55c3c9812530_0 .net "sel", 0 0, v0x55c3c980fce0_0;  alias, 1 drivers
E_0x55c3c98121d0 .event edge, v0x55c3c980fce0_0, v0x55c3c980f640_0, v0x55c3c97e23a0_0;
S_0x55c3c9812650 .scope module, "regBlock" "register" 3 64, 11 7 0, S_0x55c3c97e6450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "regAddr";
    .port_info 3 /INPUT 8 "x8";
    .port_info 4 /INPUT 1 "writeReg";
    .port_info 5 /OUTPUT 8 "out";
v0x55c3c98129c0_0 .net "clk", 0 0, L_0x55c3c9815c10;  alias, 1 drivers
v0x55c3c9812a80_0 .var "out", 7 0;
v0x55c3c9812b50_0 .net "regAddr", 2 0, L_0x55c3c98162e0;  1 drivers
v0x55c3c9812c20 .array "registers", 0 7, 7 0;
v0x55c3c9812de0_0 .net "reset", 0 0, L_0x55c3c9815cb0;  alias, 1 drivers
v0x55c3c9812ed0_0 .net "writeReg", 0 0, v0x55c3c98105f0_0;  alias, 1 drivers
v0x55c3c9812fa0_0 .net "x8", 7 0, v0x55c3c98135c0_0;  alias, 1 drivers
v0x55c3c9812c20_0 .array/port v0x55c3c9812c20, 0;
v0x55c3c9812c20_1 .array/port v0x55c3c9812c20, 1;
v0x55c3c9812c20_2 .array/port v0x55c3c9812c20, 2;
E_0x55c3c9812910/0 .event edge, v0x55c3c9812b50_0, v0x55c3c9812c20_0, v0x55c3c9812c20_1, v0x55c3c9812c20_2;
v0x55c3c9812c20_3 .array/port v0x55c3c9812c20, 3;
v0x55c3c9812c20_4 .array/port v0x55c3c9812c20, 4;
v0x55c3c9812c20_5 .array/port v0x55c3c9812c20, 5;
v0x55c3c9812c20_6 .array/port v0x55c3c9812c20, 6;
E_0x55c3c9812910/1 .event edge, v0x55c3c9812c20_3, v0x55c3c9812c20_4, v0x55c3c9812c20_5, v0x55c3c9812c20_6;
v0x55c3c9812c20_7 .array/port v0x55c3c9812c20, 7;
E_0x55c3c9812910/2 .event edge, v0x55c3c9812c20_7;
E_0x55c3c9812910 .event/or E_0x55c3c9812910/0, E_0x55c3c9812910/1, E_0x55c3c9812910/2;
S_0x55c3c9813170 .scope module, "x8Block" "x8" 3 67, 12 7 0, S_0x55c3c97e6450;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "newx8";
    .port_info 1 /INPUT 1 "writex8";
    .port_info 2 /OUTPUT 8 "x8";
v0x55c3c9813400_0 .net "newx8", 7 0, v0x55c3c9813cd0_0;  alias, 1 drivers
v0x55c3c9813500_0 .net "writex8", 0 0, v0x55c3c98106b0_0;  alias, 1 drivers
v0x55c3c98135c0_0 .var "x8", 7 0;
E_0x55c3c9812830 .event edge, v0x55c3c98106b0_0, v0x55c3c9813400_0, v0x55c3c980fd80_0;
S_0x55c3c98136d0 .scope module, "x8Mux" "mux3" 3 69, 9 7 0, S_0x55c3c97e6450;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 8 "in2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 8 "out";
v0x55c3c98139d0_0 .net "in0", 7 0, v0x55c3c9812a80_0;  alias, 1 drivers
v0x55c3c9813b00_0 .net "in1", 7 0, L_0x55c3c9816500;  1 drivers
v0x55c3c9813be0_0 .net "in2", 7 0, v0x55c3c980f640_0;  alias, 1 drivers
v0x55c3c9813cd0_0 .var "out", 7 0;
v0x55c3c9813d90_0 .net "sel", 1 0, v0x55c3c9810770_0;  alias, 1 drivers
E_0x55c3c9813960 .event edge, v0x55c3c9810770_0, v0x55c3c9811340_0, v0x55c3c9813b00_0, v0x55c3c980f640_0;
    .scope S_0x55c3c980ff10;
T_0 ;
    %wait E_0x55c3c9810140;
    %load/vec4 v0x55c3c98104c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3c98101c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c9810280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c9810350_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c3c9810420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c98105f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c98106b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3c9810770_0, 0, 2;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c98101c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c9810280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c9810350_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3c9810420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c98105f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3c98106b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c3c9810770_0, 0, 2;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c98101c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3c9810280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3c9810350_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c3c9810420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c98105f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c98106b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3c9810770_0, 0, 2;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c98101c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c9810280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c9810350_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3c9810420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c98105f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3c98106b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c3c9810770_0, 0, 2;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c98101c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c9810280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c9810350_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3c9810420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c98105f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3c98106b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3c9810770_0, 0, 2;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c98101c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c9810280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3c9810350_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3c9810420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c98105f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3c98106b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c3c9810770_0, 0, 2;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c98101c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c9810280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c9810350_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3c9810420_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3c98105f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c98106b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3c9810770_0, 0, 2;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55c3c9811f80;
T_1 ;
    %wait E_0x55c3c98121d0;
    %load/vec4 v0x55c3c9812530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0x55c3c9812250_0;
    %store/vec4 v0x55c3c9812430_0, 0, 8;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0x55c3c9812360_0;
    %store/vec4 v0x55c3c9812430_0, 0, 8;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55c3c9811890;
T_2 ;
    %wait E_0x55c3c9811ae0;
    %load/vec4 v0x55c3c9811e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c3c9811b60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55c3c9811d50_0;
    %assign/vec4 v0x55c3c9811b60_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55c3c980f960;
T_3 ;
    %wait E_0x55c3c97f47c0;
    %load/vec4 v0x55c3c980fc20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c980fce0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c3c980fb60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x55c3c980fd80_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_3.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %pad/s 1;
    %store/vec4 v0x55c3c980fce0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c980fce0_0, 0, 1;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55c3c98109a0;
T_4 ;
    %wait E_0x55c3c9810bf0;
    %load/vec4 v0x55c3c9810f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x55c3c9810c70_0;
    %store/vec4 v0x55c3c9810e30_0, 0, 8;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x55c3c9810d70_0;
    %store/vec4 v0x55c3c9810e30_0, 0, 8;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55c3c9811050;
T_5 ;
    %wait E_0x55c3c98112b0;
    %load/vec4 v0x55c3c98116f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %load/vec4 v0x55c3c9811530_0;
    %store/vec4 v0x55c3c9811600_0, 0, 8;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x55c3c9811340_0;
    %store/vec4 v0x55c3c9811600_0, 0, 8;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x55c3c9811440_0;
    %store/vec4 v0x55c3c9811600_0, 0, 8;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x55c3c9811530_0;
    %store/vec4 v0x55c3c9811600_0, 0, 8;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55c3c980f3d0;
T_6 ;
    %wait E_0x55c3c97f4650;
    %load/vec4 v0x55c3c980f740_0;
    %load/vec4 v0x55c3c980f820_0;
    %add;
    %store/vec4 v0x55c3c980f640_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55c3c9812650;
T_7 ;
    %wait E_0x55c3c9811ae0;
    %load/vec4 v0x55c3c9812ed0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x55c3c9812b50_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x55c3c9812fa0_0;
    %load/vec4 v0x55c3c9812b50_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c3c9812c20, 0, 4;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c3c9812c20, 0, 4;
T_7.3 ;
T_7.0 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c3c9812c20, 0, 4;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55c3c9812650;
T_8 ;
    %wait E_0x55c3c9812910;
    %load/vec4 v0x55c3c9812b50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55c3c9812c20, 4;
    %store/vec4 v0x55c3c9812a80_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55c3c9813170;
T_9 ;
    %wait E_0x55c3c9812830;
    %load/vec4 v0x55c3c9813500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55c3c9813400_0;
    %store/vec4 v0x55c3c98135c0_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55c3c98135c0_0;
    %store/vec4 v0x55c3c98135c0_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55c3c98136d0;
T_10 ;
    %wait E_0x55c3c9813960;
    %load/vec4 v0x55c3c9813d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %load/vec4 v0x55c3c9813be0_0;
    %store/vec4 v0x55c3c9813cd0_0, 0, 8;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x55c3c98139d0_0;
    %store/vec4 v0x55c3c9813cd0_0, 0, 8;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x55c3c9813b00_0;
    %store/vec4 v0x55c3c9813cd0_0, 0, 8;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x55c3c9813be0_0;
    %store/vec4 v0x55c3c9813cd0_0, 0, 8;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55c3c97e6450;
T_11 ;
    %wait E_0x55c3c97b0b30;
    %load/vec4 v0x55c3c9814f20_0;
    %assign/vec4 v0x55c3c9814760_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55c3c97e6450;
T_12 ;
    %wait E_0x55c3c97e34a0;
    %load/vec4 v0x55c3c9815570_0;
    %assign/vec4 v0x55c3c9814760_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55c3c97d79a0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c9815750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c9815a30_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c3c98158d0_0, 0, 6;
    %end;
    .thread T_13;
    .scope S_0x55c3c97d79a0;
T_14 ;
    %vpi_call 2 27 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c3c97d79a0 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3c9815a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3c9815750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c9815750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c9815a30_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x55c3c98158d0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3c9815750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c9815750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3c9815750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c9815750_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "local_mccoy_tb.v";
    "mccoy.v";
    "./add1.v";
    "./alu.v";
    "./branch.v";
    "./decoder.v";
    "./mux2.v";
    "./mux3.v";
    "./pc.v";
    "./register.v";
    "./x8.v";
