

================================================================
== Vivado HLS Report for 'max'
================================================================
* Date:           Mon Nov 30 19:59:28 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_Midterm_PriorityQueue
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.68|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 7.31ns
ST_1: second_priority_read [1/1] 7.31ns
:1  %second_priority_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %second_priority)

ST_1: first_priority_read [1/1] 7.31ns
:3  %first_priority_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %first_priority)


 <State 2>: 8.68ns
ST_2: second_data_read [1/1] 7.31ns
:0  %second_data_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %second_data)

ST_2: first_data_read [1/1] 7.31ns
:2  %first_data_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %first_data)

ST_2: tmp [1/1] 2.52ns
:4  %tmp = icmp slt i32 %first_priority_read, %second_priority_read

ST_2: agg_result_priority_write_assign [1/1] 1.37ns
:5  %agg_result_priority_write_assign = select i1 %tmp, i32 %second_priority_read, i32 %first_priority_read

ST_2: agg_result_data_write_assign [1/1] 1.37ns
:6  %agg_result_data_write_assign = select i1 %tmp, i32 %second_data_read, i32 %first_data_read

ST_2: mrv [1/1] 0.00ns
:7  %mrv = insertvalue { i32, i32 } undef, i32 %agg_result_priority_write_assign, 0

ST_2: mrv_1 [1/1] 0.00ns
:8  %mrv_1 = insertvalue { i32, i32 } %mrv, i32 %agg_result_data_write_assign, 1

ST_2: stg_12 [1/1] 0.00ns
:9  ret { i32, i32 } %mrv_1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ first_priority]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x13b36c70; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ first_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x13b38c50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ second_priority]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x13a984d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ second_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x138688f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
second_priority_read             (read       ) [ 001]
first_priority_read              (read       ) [ 001]
second_data_read                 (read       ) [ 000]
first_data_read                  (read       ) [ 000]
tmp                              (icmp       ) [ 000]
agg_result_priority_write_assign (select     ) [ 000]
agg_result_data_write_assign     (select     ) [ 000]
mrv                              (insertvalue) [ 000]
mrv_1                            (insertvalue) [ 000]
stg_12                           (ret        ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="first_priority">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_priority"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="first_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="second_priority">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_priority"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="second_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1004" name="second_priority_read_read_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="32" slack="0"/>
<pin id="14" dir="0" index="1" bw="32" slack="0"/>
<pin id="15" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="second_priority_read/1 "/>
</bind>
</comp>

<comp id="18" class="1004" name="first_priority_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="32" slack="0"/>
<pin id="20" dir="0" index="1" bw="32" slack="0"/>
<pin id="21" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="first_priority_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="second_data_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="second_data_read/2 "/>
</bind>
</comp>

<comp id="30" class="1004" name="first_data_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="first_data_read/2 "/>
</bind>
</comp>

<comp id="37" class="1004" name="tmp_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="32" slack="1"/>
<pin id="39" dir="0" index="1" bw="32" slack="1"/>
<pin id="40" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="41" class="1004" name="agg_result_priority_write_assign_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="1" slack="0"/>
<pin id="43" dir="0" index="1" bw="32" slack="1"/>
<pin id="44" dir="0" index="2" bw="32" slack="1"/>
<pin id="45" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_priority_write_assign/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="agg_result_data_write_assign_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="1" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="0"/>
<pin id="50" dir="0" index="2" bw="32" slack="0"/>
<pin id="51" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_data_write_assign/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="mrv_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="64" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="0"/>
<pin id="58" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="mrv_1_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="64" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="67" class="1005" name="second_priority_read_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="1"/>
<pin id="69" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="second_priority_read "/>
</bind>
</comp>

<comp id="73" class="1005" name="first_priority_read_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="1"/>
<pin id="75" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="first_priority_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="16"><net_src comp="8" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="17"><net_src comp="4" pin="0"/><net_sink comp="12" pin=1"/></net>

<net id="22"><net_src comp="8" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="0" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="8" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="6" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="46"><net_src comp="37" pin="2"/><net_sink comp="41" pin=0"/></net>

<net id="52"><net_src comp="37" pin="2"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="24" pin="2"/><net_sink comp="47" pin=1"/></net>

<net id="54"><net_src comp="30" pin="2"/><net_sink comp="47" pin=2"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="60"><net_src comp="41" pin="3"/><net_sink comp="55" pin=1"/></net>

<net id="65"><net_src comp="55" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="66"><net_src comp="47" pin="3"/><net_sink comp="61" pin=1"/></net>

<net id="70"><net_src comp="12" pin="2"/><net_sink comp="67" pin=0"/></net>

<net id="71"><net_src comp="67" pin="1"/><net_sink comp="37" pin=1"/></net>

<net id="72"><net_src comp="67" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="76"><net_src comp="18" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="77"><net_src comp="73" pin="1"/><net_sink comp="37" pin=0"/></net>

<net id="78"><net_src comp="73" pin="1"/><net_sink comp="41" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		agg_result_priority_write_assign : 1
		agg_result_data_write_assign : 1
		mrv : 2
		mrv_1 : 3
		stg_12 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|  select  | agg_result_priority_write_assign_fu_41 |    0    |    32   |
|          |   agg_result_data_write_assign_fu_47   |    0    |    32   |
|----------|----------------------------------------|---------|---------|
|   icmp   |                tmp_fu_37               |    0    |    40   |
|----------|----------------------------------------|---------|---------|
|          |     second_priority_read_read_fu_12    |    0    |    0    |
|   read   |     first_priority_read_read_fu_18     |    0    |    0    |
|          |       second_data_read_read_fu_24      |    0    |    0    |
|          |       first_data_read_read_fu_30       |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|insertvalue|                mrv_fu_55               |    0    |    0    |
|          |               mrv_1_fu_61              |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |   104   |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| first_priority_read_reg_73|   32   |
|second_priority_read_reg_67|   32   |
+---------------------------+--------+
|           Total           |   64   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   104  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   64   |    -   |
+-----------+--------+--------+
|   Total   |   64   |   104  |
+-----------+--------+--------+
