Murali Annavaram , Ed Grochowski , John Shen, Mitigating Amdahl's Law through EPI Throttling, Proceedings of the 32nd annual international symposium on Computer Architecture, p.298-309, June 04-08, 2005[doi>10.1109/ISCA.2005.36]
Saisanthosh Balakrishnan , Ravi Rajwar , Mike Upton , Konrad Lai, The Impact of Performance Asymmetry in Emerging Multicore Architectures, Proceedings of the 32nd annual international symposium on Computer Architecture, p.506-517, June 04-08, 2005[doi>10.1109/ISCA.2005.51]
Michela Becchi , Patrick Crowley, Dynamic thread assignment on heterogeneous multiprocessor architectures, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy[doi>10.1145/1128022.1128029]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Jian Chen , Lizy K. John, Efficient program scheduling for heterogeneous multi-core processors, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630149]
Gilberto Contreras , Margaret Martonosi, Power prediction for intel XScale® processors using performance monitoring unit events, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077657]
Das, A., Rodrigues, R., Koren, I., and Kundu, S. 2010. A study on performance benefits of core morphing in an asymmetric multicore processor. In Proceedings of the IEEE International Conference on Computer Design (ICCD).
Dan Gibson , David A. Wood, Forwardflow: a scalable core for power-constrained CMPs, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815966]
Shantanu Gupta , Shuguang Feng , Amin Ansari , Scott Mahlke, Erasing Core Boundaries for Robust and Configurable Performance, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.325-336, December 04-08, 2010[doi>10.1109/MICRO.2010.30]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Held, J., Bautista, J., and Koehl, S. 2006. White paper from a few cores to many: A tera-scale computing research review.
L. C. Heller , M. S. Farrell, Millicode in an IBM zSeries processor, IBM Journal of Research and Development, v.48 n.3-4, p.425-434, May 2004[doi>10.1147/rd.483.0425]
Mark D. Hill , Michael R. Marty, Amdahl's Law in the Multicore Era, Computer, v.41 n.7, p.33-38, July 2008[doi>10.1109/MC.2008.209]
Engin Ipek , Meyrem Kirman , Nevin Kirman , Jose F. Martinez, Core fusion: accommodating software diversity in chip multiprocessors, ACM SIGARCH Computer Architecture News, v.35 n.2, May 2007[doi>10.1145/1273440.1250686]
Russ Joseph , Margaret Martonosi, Run-time power estimation in high performance microprocessors, Proceedings of the 2001 international symposium on Low power electronics and design, p.135-140, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383119]
Omer Khan , Sandip Kundu, A self-adaptive scheduler for asymmetric multi-cores, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785573]
Omer Khan , Sandip Kundu, Microvisor: a runtime architecture for thermal management in chip multiprocessors, Transactions on High-Performance Embedded Architectures and Compilers IV, Springer-Verlag, Berlin, Heidelberg, 2011
Changkyu Kim , Simha Sethumadhavan , M. S. Govindan , Nitya Ranganathan , Divya Gulati , Doug Burger , Stephen W. Keckler, Composable Lightweight Processors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.381-394, December 01-05, 2007[doi>10.1109/MICRO.2007.10]
David Koufaty , Dheeraj Reddy , Scott Hahn, Bias scheduling in heterogeneous multi-core architectures, Proceedings of the 5th European conference on Computer systems, April 13-16, 2010, Paris, France[doi>10.1145/1755913.1755928]
Rakesh Kumar , Keith I. Farkas , Norman P. Jouppi , Parthasarathy Ranganathan , Dean M. Tullsen, Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.81, December 03-05, 2003
Rakesh Kumar , Dean M. Tullsen , Parthasarathy Ranganathan , Norman P. Jouppi , Keith I. Farkas, Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance, Proceedings of the 31st annual international symposium on Computer architecture, p.64, June 19-23, 2004, München, Germany
Rakesh Kumar , Dean M. Tullsen , Norman P. Jouppi, Core architecture optimization for heterogeneous chip multiprocessors, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA[doi>10.1145/1152154.1152162]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Tong Li , Dan Baumberger , David A. Koufaty , Scott Hahn, Efficient operating system scheduling for performance-asymmetric multi-core architectures, Proceedings of the 2007 ACM/IEEE conference on Supercomputing, November 10-16, 2007, Reno, Nevada[doi>10.1145/1362622.1362694]
Yangchun Luo , Venkatesan Packirisamy , Wei-Chung Hsu , Antonia Zhai, Energy efficient speculative threads: dynamic thread allocation in Same-ISA heterogeneous multicore systems, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854329]
Hashem Hashemi Najaf-abadi , Niket Kumar Choudhary , Eric Rotenberg, Core-Selectability in Chip Multiprocessors, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.113-122, September 12-16, 2009[doi>10.1109/PACT.2009.44]
Najaf-abadi, H. and Rotenberg, E. 2009. Architectural contesting. In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture (HPCA'09). 189--200.
Miquel Pericas , Adrian Cristal , Francisco J. Cazorla , Ruben Gonzalez , Daniel A. Jimenez , Mateo Valero, A Flexible Heterogeneous Multi-Core Architecture, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.13-24, September 15-19, 2007[doi>10.1109/PACT.2007.5]
Renau, J. 2005. Sesc: Superescalar simulator. http://lacoma.cs.uiuc.edu/~paulsack/sescdoc/.
Rance Rodrigues , Arunachalam Annamalai , Israel Koren , Sandip Kundu , Omer Khan, Performance Per Watt Benefits of Dynamic Core Morphing in Asymmetric Multicores, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.121-130, October 10-14, 2011[doi>10.1109/PACT.2011.18]
Juan Carlos Saez , Manuel Prieto , Alexandra Fedorova , Sergey Blagodurov, A comprehensive scheduler for asymmetric multicore systems, Proceedings of the 5th European conference on Computer systems, April 13-16, 2010, Paris, France[doi>10.1145/1755913.1755929]
Salverda, P. and Zilles, C. 2008. Fundamental performance constraints in horizontal fusion of in-order cores. In Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture (HPCA'08). 252--263.
Daniel Shelepov , Juan Carlos Saez Alcaide , Stacey Jeffery , Alexandra Fedorova , Nestor Perez , Zhi Feng Huang , Sergey Blagodurov , Viren Kumar, HASS: a scheduler for heterogeneous multicore systems, ACM SIGOPS Operating Systems Review, v.43 n.2, April 2009[doi>10.1145/1531793.1531804]
Timothy Sherwood , Suleyman Sair , Brad Calder, Phase tracking and prediction, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859657]
Shivakumar, P., Jouppi, N. P., and Shivakumar, P. 2001. Cacti 3.0: An integrated cache timing, power, and area model. Tech. rep.
Karan Singh , Major Bhadauria , Sally A. McKee, Real time power estimation and thread scheduling via performance counters, ACM SIGARCH Computer Architecture News, v.37 n.2, May 2009[doi>10.1145/1577129.1577137]
SPEC2000. The standard performance evaluation corporation (spec cpi2000 suite).
Sadagopan Srinivasan , Li Zhao , Ramesh Illikkal , Ravishankar Iyer, Efficient interaction between OS and architecture in heterogeneous platforms, ACM SIGOPS Operating Systems Review, v.45 n.1, January 2011[doi>10.1145/1945023.1945032]
C. H. (Kees) van Berkel, Multi-core for mobile phones, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Yasuko Watanabe , John D. Davis , David A. Wood, WiDGET: Wisconsin decoupled grid execution tiles, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815965]
Jonathan A. Winter , David H. Albonesi , Christine A. Shoemaker, Scalable thread scheduling and global power management for heterogeneous many-core architectures, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854283]
