

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_load_in_VITIS_LOOP_88_1'
================================================================
* Date:           Tue Feb 17 02:21:40 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.746 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    65538|    65538|  0.655 ms|  0.655 ms|  65537|  65537|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- load_in_VITIS_LOOP_88_1  |    65536|    65536|         2|          1|          1|  65536|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    139|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|      55|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      55|    193|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln87_1_fu_107_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln87_fu_119_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln88_fu_174_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln90_fu_163_p2       |         +|   0|  0|  23|          16|          16|
    |icmp_ln87_fu_101_p2      |      icmp|   0|  0|  25|          17|          18|
    |icmp_ln88_fu_125_p2      |      icmp|   0|  0|  17|           9|          10|
    |select_ln87_1_fu_139_p3  |    select|   0|  0|   8|           1|           9|
    |select_ln87_fu_131_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 139|          80|          59|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_48                  |   9|          2|    9|         18|
    |indvar_flatten_fu_52     |   9|          2|   17|         34|
    |j_fu_44                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   38|         76|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_48                  |   9|   0|    9|          0|
    |indvar_flatten_fu_52     |  17|   0|   17|          0|
    |j_fu_44                  |   9|   0|    9|          0|
    |zext_ln90_1_reg_219      |  16|   0|   64|         48|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  55|   0|  103|         48|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+----------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_load_in_VITIS_LOOP_88_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_load_in_VITIS_LOOP_88_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_load_in_VITIS_LOOP_88_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_load_in_VITIS_LOOP_88_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_load_in_VITIS_LOOP_88_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_load_in_VITIS_LOOP_88_1|  return value|
|A_in_address0   |  out|   16|   ap_memory|                                         A_in|         array|
|A_in_ce0        |  out|    1|   ap_memory|                                         A_in|         array|
|A_in_q0         |   in|   24|   ap_memory|                                         A_in|         array|
|mem_A_address0  |  out|   16|   ap_memory|                                        mem_A|         array|
|mem_A_ce0       |  out|    1|   ap_memory|                                        mem_A|         array|
|mem_A_we0       |  out|    1|   ap_memory|                                        mem_A|         array|
|mem_A_d0        |  out|   24|   ap_memory|                                        mem_A|         array|
+----------------+-----+-----+------------+---------------------------------------------+--------------+

