
PLC_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a7f8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  0800a9d8  0800a9d8  0000b9d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aab0  0800aab0  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800aab0  0800aab0  0000bab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aab8  0800aab8  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aab8  0800aab8  0000bab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aabc  0800aabc  0000babc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800aac0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e20  200001d4  0800ac94  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001ff4  0800ac94  0000cff4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017c55  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d0c  00000000  00000000  00023e59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001140  00000000  00000000  00027b68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cf9  00000000  00000000  00028ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005a4c  00000000  00000000  000299a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017f98  00000000  00000000  0002f3ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eeb45  00000000  00000000  00047385  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00135eca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049a0  00000000  00000000  00135f10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009e  00000000  00000000  0013a8b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a9c0 	.word	0x0800a9c0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	0800a9c0 	.word	0x0800a9c0

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <io_digital_add_channel>:
 *
 * @param port: Pointer to the port where the digital pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the digital pin is connected.
 * @param dir: Direction of the channel (IO_DIGITAL_INPUT or IO_DIGITAL_OUTPUT)
 */
void io_digital_add_channel(GPIO_TypeDef* port, uint16_t pin, IO_Direction dir) {
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	460b      	mov	r3, r1
 8000606:	807b      	strh	r3, [r7, #2]
 8000608:	4613      	mov	r3, r2
 800060a:	707b      	strb	r3, [r7, #1]
	if (io_digital_channel_count >= MAX_IO_DIGITAL) return; // Cannot add another channel if all channels taken
 800060c:	4b11      	ldr	r3, [pc, #68]	@ (8000654 <io_digital_add_channel+0x58>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	2b0f      	cmp	r3, #15
 8000612:	dc19      	bgt.n	8000648 <io_digital_add_channel+0x4c>

	io_digital_channels[io_digital_channel_count].port = port;
 8000614:	4b0f      	ldr	r3, [pc, #60]	@ (8000654 <io_digital_add_channel+0x58>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	490f      	ldr	r1, [pc, #60]	@ (8000658 <io_digital_add_channel+0x5c>)
 800061a:	687a      	ldr	r2, [r7, #4]
 800061c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	io_digital_channels[io_digital_channel_count].pin = pin;
 8000620:	4b0c      	ldr	r3, [pc, #48]	@ (8000654 <io_digital_add_channel+0x58>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a0c      	ldr	r2, [pc, #48]	@ (8000658 <io_digital_add_channel+0x5c>)
 8000626:	00db      	lsls	r3, r3, #3
 8000628:	4413      	add	r3, r2
 800062a:	887a      	ldrh	r2, [r7, #2]
 800062c:	809a      	strh	r2, [r3, #4]
	io_digital_channels[io_digital_channel_count].direction = dir;
 800062e:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <io_digital_add_channel+0x58>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4a09      	ldr	r2, [pc, #36]	@ (8000658 <io_digital_add_channel+0x5c>)
 8000634:	00db      	lsls	r3, r3, #3
 8000636:	4413      	add	r3, r2
 8000638:	787a      	ldrb	r2, [r7, #1]
 800063a:	719a      	strb	r2, [r3, #6]
	io_digital_channel_count++;
 800063c:	4b05      	ldr	r3, [pc, #20]	@ (8000654 <io_digital_add_channel+0x58>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	3301      	adds	r3, #1
 8000642:	4a04      	ldr	r2, [pc, #16]	@ (8000654 <io_digital_add_channel+0x58>)
 8000644:	6013      	str	r3, [r2, #0]
 8000646:	e000      	b.n	800064a <io_digital_add_channel+0x4e>
	if (io_digital_channel_count >= MAX_IO_DIGITAL) return; // Cannot add another channel if all channels taken
 8000648:	bf00      	nop
}
 800064a:	370c      	adds	r7, #12
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr
 8000654:	20000270 	.word	0x20000270
 8000658:	200001f0 	.word	0x200001f0

0800065c <io_digital_write>:
 * This function writes the provided value to a digital output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_digital_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_digital_write(int index, GPIO_PinState value) {
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
 8000664:	460b      	mov	r3, r1
 8000666:	70fb      	strb	r3, [r7, #3]
	if (index >= 0 && index < io_digital_channel_count && io_digital_channels[index].direction == IO_DIGITAL_OUTPUT) {
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	2b00      	cmp	r3, #0
 800066c:	db18      	blt.n	80006a0 <io_digital_write+0x44>
 800066e:	4b0e      	ldr	r3, [pc, #56]	@ (80006a8 <io_digital_write+0x4c>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	687a      	ldr	r2, [r7, #4]
 8000674:	429a      	cmp	r2, r3
 8000676:	da13      	bge.n	80006a0 <io_digital_write+0x44>
 8000678:	4a0c      	ldr	r2, [pc, #48]	@ (80006ac <io_digital_write+0x50>)
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	00db      	lsls	r3, r3, #3
 800067e:	4413      	add	r3, r2
 8000680:	799b      	ldrb	r3, [r3, #6]
 8000682:	2b01      	cmp	r3, #1
 8000684:	d10c      	bne.n	80006a0 <io_digital_write+0x44>
		HAL_GPIO_WritePin(io_digital_channels[index].port, io_digital_channels[index].pin, value);
 8000686:	4a09      	ldr	r2, [pc, #36]	@ (80006ac <io_digital_write+0x50>)
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800068e:	4a07      	ldr	r2, [pc, #28]	@ (80006ac <io_digital_write+0x50>)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	00db      	lsls	r3, r3, #3
 8000694:	4413      	add	r3, r2
 8000696:	889b      	ldrh	r3, [r3, #4]
 8000698:	78fa      	ldrb	r2, [r7, #3]
 800069a:	4619      	mov	r1, r3
 800069c:	f001 fa6a 	bl	8001b74 <HAL_GPIO_WritePin>
	}
}
 80006a0:	bf00      	nop
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	20000270 	.word	0x20000270
 80006ac:	200001f0 	.word	0x200001f0

080006b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b0:	b5b0      	push	{r4, r5, r7, lr}
 80006b2:	b088      	sub	sp, #32
 80006b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006b6:	f000 fc06 	bl	8000ec6 <HAL_Init>

  /* USER CODE BEGIN Init */
  io_digital_add_channel(GPIOA, GPIO_PIN_4, IO_DIGITAL_OUTPUT);
 80006ba:	2201      	movs	r2, #1
 80006bc:	2110      	movs	r1, #16
 80006be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006c2:	f7ff ff9b 	bl	80005fc <io_digital_add_channel>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006c6:	f000 f843 	bl	8000750 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ca:	f000 f90b 	bl	80008e4 <MX_GPIO_Init>
  MX_DMA_Init();
 80006ce:	f000 f8d7 	bl	8000880 <MX_DMA_Init>
  MX_USB_Device_Init();
 80006d2:	f008 ffb7 	bl	8009644 <MX_USB_Device_Init>
  MX_USART2_UART_Init();
 80006d6:	f000 f887 	bl	80007e8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  RS485_Setup(GPIOA, GPIO_PIN_4);
 80006da:	2110      	movs	r1, #16
 80006dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006e0:	f000 fb32 	bl	8000d48 <RS485_Setup>
  io_digital_write(0, GPIO_PIN_RESET);
 80006e4:	2100      	movs	r1, #0
 80006e6:	2000      	movs	r0, #0
 80006e8:	f7ff ffb8 	bl	800065c <io_digital_write>
  HAL_Delay(5000);
 80006ec:	f241 3088 	movw	r0, #5000	@ 0x1388
 80006f0:	f000 fc5a 	bl	8000fa8 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while(1) {
		char sent_msg[] = "Sent";
 80006f4:	4b14      	ldr	r3, [pc, #80]	@ (8000748 <main+0x98>)
 80006f6:	61bb      	str	r3, [r7, #24]
 80006f8:	2300      	movs	r3, #0
 80006fa:	773b      	strb	r3, [r7, #28]
		usb_serial_println(sent_msg);
 80006fc:	f107 0318 	add.w	r3, r7, #24
 8000700:	4618      	mov	r0, r3
 8000702:	f000 faeb 	bl	8000cdc <usb_serial_println>

		HAL_Delay(10);
 8000706:	200a      	movs	r0, #10
 8000708:	f000 fc4e 	bl	8000fa8 <HAL_Delay>

		uint8_t msg[] = "Hello from STM32!\r\n";
 800070c:	4b0f      	ldr	r3, [pc, #60]	@ (800074c <main+0x9c>)
 800070e:	1d3c      	adds	r4, r7, #4
 8000710:	461d      	mov	r5, r3
 8000712:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000714:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000716:	682b      	ldr	r3, [r5, #0]
 8000718:	6023      	str	r3, [r4, #0]
		RS485_Transmit(msg, sizeof(msg) - 1);
 800071a:	1d3b      	adds	r3, r7, #4
 800071c:	2113      	movs	r1, #19
 800071e:	4618      	mov	r0, r3
 8000720:	f000 fb38 	bl	8000d94 <RS485_Transmit>

		// Flash on-board LED to signify non-stuck while loop (was crashing in previous tests trying to implement DMA RS485)
		io_digital_write(0, GPIO_PIN_SET);
 8000724:	2101      	movs	r1, #1
 8000726:	2000      	movs	r0, #0
 8000728:	f7ff ff98 	bl	800065c <io_digital_write>
		HAL_Delay(1000);
 800072c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000730:	f000 fc3a 	bl	8000fa8 <HAL_Delay>
		io_digital_write(0, GPIO_PIN_RESET);
 8000734:	2100      	movs	r1, #0
 8000736:	2000      	movs	r0, #0
 8000738:	f7ff ff90 	bl	800065c <io_digital_write>
		HAL_Delay(1000);
 800073c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000740:	f000 fc32 	bl	8000fa8 <HAL_Delay>
	while(1) {
 8000744:	bf00      	nop
 8000746:	e7d5      	b.n	80006f4 <main+0x44>
 8000748:	746e6553 	.word	0x746e6553
 800074c:	0800a9d8 	.word	0x0800a9d8

08000750 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b094      	sub	sp, #80	@ 0x50
 8000754:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000756:	f107 0318 	add.w	r3, r7, #24
 800075a:	2238      	movs	r2, #56	@ 0x38
 800075c:	2100      	movs	r1, #0
 800075e:	4618      	mov	r0, r3
 8000760:	f009 fcb0 	bl	800a0c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000764:	1d3b      	adds	r3, r7, #4
 8000766:	2200      	movs	r2, #0
 8000768:	601a      	str	r2, [r3, #0]
 800076a:	605a      	str	r2, [r3, #4]
 800076c:	609a      	str	r2, [r3, #8]
 800076e:	60da      	str	r2, [r3, #12]
 8000770:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000772:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000776:	f002 ff17 	bl	80035a8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800077a:	2301      	movs	r3, #1
 800077c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800077e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000782:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000784:	2302      	movs	r3, #2
 8000786:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000788:	2303      	movs	r3, #3
 800078a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800078c:	2301      	movs	r3, #1
 800078e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 36;
 8000790:	2324      	movs	r3, #36	@ 0x24
 8000792:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000794:	2302      	movs	r3, #2
 8000796:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 8000798:	2306      	movs	r3, #6
 800079a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800079c:	2302      	movs	r3, #2
 800079e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007a0:	f107 0318 	add.w	r3, r7, #24
 80007a4:	4618      	mov	r0, r3
 80007a6:	f002 ffb3 	bl	8003710 <HAL_RCC_OscConfig>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <SystemClock_Config+0x64>
  {
    Error_Handler();
 80007b0:	f000 f8f8 	bl	80009a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007b4:	230f      	movs	r3, #15
 80007b6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007b8:	2303      	movs	r3, #3
 80007ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80007bc:	2380      	movs	r3, #128	@ 0x80
 80007be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007c6:	2300      	movs	r3, #0
 80007c8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007ca:	1d3b      	adds	r3, r7, #4
 80007cc:	2102      	movs	r1, #2
 80007ce:	4618      	mov	r0, r3
 80007d0:	f003 fab0 	bl	8003d34 <HAL_RCC_ClockConfig>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80007da:	f000 f8e3 	bl	80009a4 <Error_Handler>
  }
}
 80007de:	bf00      	nop
 80007e0:	3750      	adds	r7, #80	@ 0x50
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
	...

080007e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007ec:	4b22      	ldr	r3, [pc, #136]	@ (8000878 <MX_USART2_UART_Init+0x90>)
 80007ee:	4a23      	ldr	r2, [pc, #140]	@ (800087c <MX_USART2_UART_Init+0x94>)
 80007f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80007f2:	4b21      	ldr	r3, [pc, #132]	@ (8000878 <MX_USART2_UART_Init+0x90>)
 80007f4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80007f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007fa:	4b1f      	ldr	r3, [pc, #124]	@ (8000878 <MX_USART2_UART_Init+0x90>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000800:	4b1d      	ldr	r3, [pc, #116]	@ (8000878 <MX_USART2_UART_Init+0x90>)
 8000802:	2200      	movs	r2, #0
 8000804:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000806:	4b1c      	ldr	r3, [pc, #112]	@ (8000878 <MX_USART2_UART_Init+0x90>)
 8000808:	2200      	movs	r2, #0
 800080a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800080c:	4b1a      	ldr	r3, [pc, #104]	@ (8000878 <MX_USART2_UART_Init+0x90>)
 800080e:	220c      	movs	r2, #12
 8000810:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000812:	4b19      	ldr	r3, [pc, #100]	@ (8000878 <MX_USART2_UART_Init+0x90>)
 8000814:	2200      	movs	r2, #0
 8000816:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000818:	4b17      	ldr	r3, [pc, #92]	@ (8000878 <MX_USART2_UART_Init+0x90>)
 800081a:	2200      	movs	r2, #0
 800081c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800081e:	4b16      	ldr	r3, [pc, #88]	@ (8000878 <MX_USART2_UART_Init+0x90>)
 8000820:	2200      	movs	r2, #0
 8000822:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000824:	4b14      	ldr	r3, [pc, #80]	@ (8000878 <MX_USART2_UART_Init+0x90>)
 8000826:	2200      	movs	r2, #0
 8000828:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800082a:	4b13      	ldr	r3, [pc, #76]	@ (8000878 <MX_USART2_UART_Init+0x90>)
 800082c:	2200      	movs	r2, #0
 800082e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000830:	4811      	ldr	r0, [pc, #68]	@ (8000878 <MX_USART2_UART_Init+0x90>)
 8000832:	f003 fee9 	bl	8004608 <HAL_UART_Init>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800083c:	f000 f8b2 	bl	80009a4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000840:	2100      	movs	r1, #0
 8000842:	480d      	ldr	r0, [pc, #52]	@ (8000878 <MX_USART2_UART_Init+0x90>)
 8000844:	f005 fb01 	bl	8005e4a <HAL_UARTEx_SetTxFifoThreshold>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800084e:	f000 f8a9 	bl	80009a4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000852:	2100      	movs	r1, #0
 8000854:	4808      	ldr	r0, [pc, #32]	@ (8000878 <MX_USART2_UART_Init+0x90>)
 8000856:	f005 fb36 	bl	8005ec6 <HAL_UARTEx_SetRxFifoThreshold>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000860:	f000 f8a0 	bl	80009a4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000864:	4804      	ldr	r0, [pc, #16]	@ (8000878 <MX_USART2_UART_Init+0x90>)
 8000866:	f005 fab7 	bl	8005dd8 <HAL_UARTEx_DisableFifoMode>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000870:	f000 f898 	bl	80009a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000874:	bf00      	nop
 8000876:	bd80      	pop	{r7, pc}
 8000878:	20000274 	.word	0x20000274
 800087c:	40004400 	.word	0x40004400

08000880 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000886:	4b16      	ldr	r3, [pc, #88]	@ (80008e0 <MX_DMA_Init+0x60>)
 8000888:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800088a:	4a15      	ldr	r2, [pc, #84]	@ (80008e0 <MX_DMA_Init+0x60>)
 800088c:	f043 0304 	orr.w	r3, r3, #4
 8000890:	6493      	str	r3, [r2, #72]	@ 0x48
 8000892:	4b13      	ldr	r3, [pc, #76]	@ (80008e0 <MX_DMA_Init+0x60>)
 8000894:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000896:	f003 0304 	and.w	r3, r3, #4
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800089e:	4b10      	ldr	r3, [pc, #64]	@ (80008e0 <MX_DMA_Init+0x60>)
 80008a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008a2:	4a0f      	ldr	r2, [pc, #60]	@ (80008e0 <MX_DMA_Init+0x60>)
 80008a4:	f043 0301 	orr.w	r3, r3, #1
 80008a8:	6493      	str	r3, [r2, #72]	@ 0x48
 80008aa:	4b0d      	ldr	r3, [pc, #52]	@ (80008e0 <MX_DMA_Init+0x60>)
 80008ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008ae:	f003 0301 	and.w	r3, r3, #1
 80008b2:	603b      	str	r3, [r7, #0]
 80008b4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 80008b6:	2200      	movs	r2, #0
 80008b8:	2101      	movs	r1, #1
 80008ba:	200b      	movs	r0, #11
 80008bc:	f000 fc71 	bl	80011a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80008c0:	200b      	movs	r0, #11
 80008c2:	f000 fc88 	bl	80011d6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 80008c6:	2200      	movs	r2, #0
 80008c8:	2101      	movs	r1, #1
 80008ca:	200c      	movs	r0, #12
 80008cc:	f000 fc69 	bl	80011a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80008d0:	200c      	movs	r0, #12
 80008d2:	f000 fc80 	bl	80011d6 <HAL_NVIC_EnableIRQ>

}
 80008d6:	bf00      	nop
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	40021000 	.word	0x40021000

080008e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b088      	sub	sp, #32
 80008e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ea:	f107 030c 	add.w	r3, r7, #12
 80008ee:	2200      	movs	r2, #0
 80008f0:	601a      	str	r2, [r3, #0]
 80008f2:	605a      	str	r2, [r3, #4]
 80008f4:	609a      	str	r2, [r3, #8]
 80008f6:	60da      	str	r2, [r3, #12]
 80008f8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008fa:	4b28      	ldr	r3, [pc, #160]	@ (800099c <MX_GPIO_Init+0xb8>)
 80008fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008fe:	4a27      	ldr	r2, [pc, #156]	@ (800099c <MX_GPIO_Init+0xb8>)
 8000900:	f043 0320 	orr.w	r3, r3, #32
 8000904:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000906:	4b25      	ldr	r3, [pc, #148]	@ (800099c <MX_GPIO_Init+0xb8>)
 8000908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800090a:	f003 0320 	and.w	r3, r3, #32
 800090e:	60bb      	str	r3, [r7, #8]
 8000910:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000912:	4b22      	ldr	r3, [pc, #136]	@ (800099c <MX_GPIO_Init+0xb8>)
 8000914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000916:	4a21      	ldr	r2, [pc, #132]	@ (800099c <MX_GPIO_Init+0xb8>)
 8000918:	f043 0301 	orr.w	r3, r3, #1
 800091c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800091e:	4b1f      	ldr	r3, [pc, #124]	@ (800099c <MX_GPIO_Init+0xb8>)
 8000920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000922:	f003 0301 	and.w	r3, r3, #1
 8000926:	607b      	str	r3, [r7, #4]
 8000928:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800092a:	4b1c      	ldr	r3, [pc, #112]	@ (800099c <MX_GPIO_Init+0xb8>)
 800092c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800092e:	4a1b      	ldr	r2, [pc, #108]	@ (800099c <MX_GPIO_Init+0xb8>)
 8000930:	f043 0304 	orr.w	r3, r3, #4
 8000934:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000936:	4b19      	ldr	r3, [pc, #100]	@ (800099c <MX_GPIO_Init+0xb8>)
 8000938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800093a:	f003 0304 	and.w	r3, r3, #4
 800093e:	603b      	str	r3, [r7, #0]
 8000940:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000942:	2200      	movs	r2, #0
 8000944:	2130      	movs	r1, #48	@ 0x30
 8000946:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800094a:	f001 f913 	bl	8001b74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800094e:	2200      	movs	r2, #0
 8000950:	2140      	movs	r1, #64	@ 0x40
 8000952:	4813      	ldr	r0, [pc, #76]	@ (80009a0 <MX_GPIO_Init+0xbc>)
 8000954:	f001 f90e 	bl	8001b74 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000958:	2330      	movs	r3, #48	@ 0x30
 800095a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800095c:	2301      	movs	r3, #1
 800095e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	2300      	movs	r3, #0
 8000962:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000964:	2300      	movs	r3, #0
 8000966:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000968:	f107 030c 	add.w	r3, r7, #12
 800096c:	4619      	mov	r1, r3
 800096e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000972:	f000 ff7d 	bl	8001870 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000976:	2340      	movs	r3, #64	@ 0x40
 8000978:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097a:	2301      	movs	r3, #1
 800097c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097e:	2300      	movs	r3, #0
 8000980:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000982:	2300      	movs	r3, #0
 8000984:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000986:	f107 030c 	add.w	r3, r7, #12
 800098a:	4619      	mov	r1, r3
 800098c:	4804      	ldr	r0, [pc, #16]	@ (80009a0 <MX_GPIO_Init+0xbc>)
 800098e:	f000 ff6f 	bl	8001870 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000992:	bf00      	nop
 8000994:	3720      	adds	r7, #32
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	40021000 	.word	0x40021000
 80009a0:	48000800 	.word	0x48000800

080009a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 80009a8:	bf00      	nop
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr
	...

080009b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ba:	4b0f      	ldr	r3, [pc, #60]	@ (80009f8 <HAL_MspInit+0x44>)
 80009bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009be:	4a0e      	ldr	r2, [pc, #56]	@ (80009f8 <HAL_MspInit+0x44>)
 80009c0:	f043 0301 	orr.w	r3, r3, #1
 80009c4:	6613      	str	r3, [r2, #96]	@ 0x60
 80009c6:	4b0c      	ldr	r3, [pc, #48]	@ (80009f8 <HAL_MspInit+0x44>)
 80009c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009ca:	f003 0301 	and.w	r3, r3, #1
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009d2:	4b09      	ldr	r3, [pc, #36]	@ (80009f8 <HAL_MspInit+0x44>)
 80009d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009d6:	4a08      	ldr	r2, [pc, #32]	@ (80009f8 <HAL_MspInit+0x44>)
 80009d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80009de:	4b06      	ldr	r3, [pc, #24]	@ (80009f8 <HAL_MspInit+0x44>)
 80009e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009e6:	603b      	str	r3, [r7, #0]
 80009e8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80009ea:	f002 fe81 	bl	80036f0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ee:	bf00      	nop
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	40021000 	.word	0x40021000

080009fc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b09e      	sub	sp, #120	@ 0x78
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a04:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000a08:	2200      	movs	r2, #0
 8000a0a:	601a      	str	r2, [r3, #0]
 8000a0c:	605a      	str	r2, [r3, #4]
 8000a0e:	609a      	str	r2, [r3, #8]
 8000a10:	60da      	str	r2, [r3, #12]
 8000a12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a14:	f107 0310 	add.w	r3, r7, #16
 8000a18:	2254      	movs	r2, #84	@ 0x54
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f009 fb51 	bl	800a0c4 <memset>
  if(huart->Instance==USART2)
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	4a4e      	ldr	r2, [pc, #312]	@ (8000b60 <HAL_UART_MspInit+0x164>)
 8000a28:	4293      	cmp	r3, r2
 8000a2a:	f040 8094 	bne.w	8000b56 <HAL_UART_MspInit+0x15a>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a2e:	2302      	movs	r3, #2
 8000a30:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a32:	2300      	movs	r3, #0
 8000a34:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a36:	f107 0310 	add.w	r3, r7, #16
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f003 fb96 	bl	800416c <HAL_RCCEx_PeriphCLKConfig>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000a46:	f7ff ffad 	bl	80009a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a4a:	4b46      	ldr	r3, [pc, #280]	@ (8000b64 <HAL_UART_MspInit+0x168>)
 8000a4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a4e:	4a45      	ldr	r2, [pc, #276]	@ (8000b64 <HAL_UART_MspInit+0x168>)
 8000a50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a54:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a56:	4b43      	ldr	r3, [pc, #268]	@ (8000b64 <HAL_UART_MspInit+0x168>)
 8000a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a62:	4b40      	ldr	r3, [pc, #256]	@ (8000b64 <HAL_UART_MspInit+0x168>)
 8000a64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a66:	4a3f      	ldr	r2, [pc, #252]	@ (8000b64 <HAL_UART_MspInit+0x168>)
 8000a68:	f043 0301 	orr.w	r3, r3, #1
 8000a6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a6e:	4b3d      	ldr	r3, [pc, #244]	@ (8000b64 <HAL_UART_MspInit+0x168>)
 8000a70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a72:	f003 0301 	and.w	r3, r3, #1
 8000a76:	60bb      	str	r3, [r7, #8]
 8000a78:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a7a:	230c      	movs	r3, #12
 8000a7c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a7e:	2302      	movs	r3, #2
 8000a80:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a82:	2300      	movs	r3, #0
 8000a84:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a86:	2300      	movs	r3, #0
 8000a88:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a8a:	2307      	movs	r3, #7
 8000a8c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a8e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000a92:	4619      	mov	r1, r3
 8000a94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a98:	f000 feea 	bl	8001870 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8000a9c:	4b32      	ldr	r3, [pc, #200]	@ (8000b68 <HAL_UART_MspInit+0x16c>)
 8000a9e:	4a33      	ldr	r2, [pc, #204]	@ (8000b6c <HAL_UART_MspInit+0x170>)
 8000aa0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8000aa2:	4b31      	ldr	r3, [pc, #196]	@ (8000b68 <HAL_UART_MspInit+0x16c>)
 8000aa4:	221a      	movs	r2, #26
 8000aa6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000aa8:	4b2f      	ldr	r3, [pc, #188]	@ (8000b68 <HAL_UART_MspInit+0x16c>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000aae:	4b2e      	ldr	r3, [pc, #184]	@ (8000b68 <HAL_UART_MspInit+0x16c>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ab4:	4b2c      	ldr	r3, [pc, #176]	@ (8000b68 <HAL_UART_MspInit+0x16c>)
 8000ab6:	2280      	movs	r2, #128	@ 0x80
 8000ab8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000aba:	4b2b      	ldr	r3, [pc, #172]	@ (8000b68 <HAL_UART_MspInit+0x16c>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ac0:	4b29      	ldr	r3, [pc, #164]	@ (8000b68 <HAL_UART_MspInit+0x16c>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000ac6:	4b28      	ldr	r3, [pc, #160]	@ (8000b68 <HAL_UART_MspInit+0x16c>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000acc:	4b26      	ldr	r3, [pc, #152]	@ (8000b68 <HAL_UART_MspInit+0x16c>)
 8000ace:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ad2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000ad4:	4824      	ldr	r0, [pc, #144]	@ (8000b68 <HAL_UART_MspInit+0x16c>)
 8000ad6:	f000 fb99 	bl	800120c <HAL_DMA_Init>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d001      	beq.n	8000ae4 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8000ae0:	f7ff ff60 	bl	80009a4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	4a20      	ldr	r2, [pc, #128]	@ (8000b68 <HAL_UART_MspInit+0x16c>)
 8000ae8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000aec:	4a1e      	ldr	r2, [pc, #120]	@ (8000b68 <HAL_UART_MspInit+0x16c>)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8000af2:	4b1f      	ldr	r3, [pc, #124]	@ (8000b70 <HAL_UART_MspInit+0x174>)
 8000af4:	4a1f      	ldr	r2, [pc, #124]	@ (8000b74 <HAL_UART_MspInit+0x178>)
 8000af6:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8000af8:	4b1d      	ldr	r3, [pc, #116]	@ (8000b70 <HAL_UART_MspInit+0x174>)
 8000afa:	221b      	movs	r2, #27
 8000afc:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000afe:	4b1c      	ldr	r3, [pc, #112]	@ (8000b70 <HAL_UART_MspInit+0x174>)
 8000b00:	2210      	movs	r2, #16
 8000b02:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b04:	4b1a      	ldr	r3, [pc, #104]	@ (8000b70 <HAL_UART_MspInit+0x174>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b0a:	4b19      	ldr	r3, [pc, #100]	@ (8000b70 <HAL_UART_MspInit+0x174>)
 8000b0c:	2280      	movs	r2, #128	@ 0x80
 8000b0e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b10:	4b17      	ldr	r3, [pc, #92]	@ (8000b70 <HAL_UART_MspInit+0x174>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b16:	4b16      	ldr	r3, [pc, #88]	@ (8000b70 <HAL_UART_MspInit+0x174>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000b1c:	4b14      	ldr	r3, [pc, #80]	@ (8000b70 <HAL_UART_MspInit+0x174>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000b22:	4b13      	ldr	r3, [pc, #76]	@ (8000b70 <HAL_UART_MspInit+0x174>)
 8000b24:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b28:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000b2a:	4811      	ldr	r0, [pc, #68]	@ (8000b70 <HAL_UART_MspInit+0x174>)
 8000b2c:	f000 fb6e 	bl	800120c <HAL_DMA_Init>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <HAL_UART_MspInit+0x13e>
    {
      Error_Handler();
 8000b36:	f7ff ff35 	bl	80009a4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	4a0c      	ldr	r2, [pc, #48]	@ (8000b70 <HAL_UART_MspInit+0x174>)
 8000b3e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8000b40:	4a0b      	ldr	r2, [pc, #44]	@ (8000b70 <HAL_UART_MspInit+0x174>)
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8000b46:	2200      	movs	r2, #0
 8000b48:	2102      	movs	r1, #2
 8000b4a:	2026      	movs	r0, #38	@ 0x26
 8000b4c:	f000 fb29 	bl	80011a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b50:	2026      	movs	r0, #38	@ 0x26
 8000b52:	f000 fb40 	bl	80011d6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b56:	bf00      	nop
 8000b58:	3778      	adds	r7, #120	@ 0x78
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	40004400 	.word	0x40004400
 8000b64:	40021000 	.word	0x40021000
 8000b68:	20000308 	.word	0x20000308
 8000b6c:	40020008 	.word	0x40020008
 8000b70:	20000368 	.word	0x20000368
 8000b74:	4002001c 	.word	0x4002001c

08000b78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b7c:	bf00      	nop
 8000b7e:	e7fd      	b.n	8000b7c <NMI_Handler+0x4>

08000b80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b84:	bf00      	nop
 8000b86:	e7fd      	b.n	8000b84 <HardFault_Handler+0x4>

08000b88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b8c:	bf00      	nop
 8000b8e:	e7fd      	b.n	8000b8c <MemManage_Handler+0x4>

08000b90 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b94:	bf00      	nop
 8000b96:	e7fd      	b.n	8000b94 <BusFault_Handler+0x4>

08000b98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b9c:	bf00      	nop
 8000b9e:	e7fd      	b.n	8000b9c <UsageFault_Handler+0x4>

08000ba0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr

08000bae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bae:	b480      	push	{r7}
 8000bb0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bb2:	bf00      	nop
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr

08000bbc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bc0:	bf00      	nop
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr

08000bca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bca:	b580      	push	{r7, lr}
 8000bcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bce:	f000 f9cd 	bl	8000f6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bd2:	bf00      	nop
 8000bd4:	bd80      	pop	{r7, pc}
	...

08000bd8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000bdc:	4802      	ldr	r0, [pc, #8]	@ (8000be8 <DMA1_Channel1_IRQHandler+0x10>)
 8000bde:	f000 fcf8 	bl	80015d2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000be2:	bf00      	nop
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	20000308 	.word	0x20000308

08000bec <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000bf0:	4802      	ldr	r0, [pc, #8]	@ (8000bfc <DMA1_Channel2_IRQHandler+0x10>)
 8000bf2:	f000 fcee 	bl	80015d2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000bf6:	bf00      	nop
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	20000368 	.word	0x20000368

08000c00 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000c04:	4802      	ldr	r0, [pc, #8]	@ (8000c10 <USB_LP_IRQHandler+0x10>)
 8000c06:	f001 f8bd 	bl	8001d84 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000c0a:	bf00      	nop
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	200019b0 	.word	0x200019b0

08000c14 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000c18:	4802      	ldr	r0, [pc, #8]	@ (8000c24 <USART2_IRQHandler+0x10>)
 8000c1a:	f003 fdc5 	bl	80047a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000c1e:	bf00      	nop
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	20000274 	.word	0x20000274

08000c28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b086      	sub	sp, #24
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c30:	4a14      	ldr	r2, [pc, #80]	@ (8000c84 <_sbrk+0x5c>)
 8000c32:	4b15      	ldr	r3, [pc, #84]	@ (8000c88 <_sbrk+0x60>)
 8000c34:	1ad3      	subs	r3, r2, r3
 8000c36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c3c:	4b13      	ldr	r3, [pc, #76]	@ (8000c8c <_sbrk+0x64>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d102      	bne.n	8000c4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c44:	4b11      	ldr	r3, [pc, #68]	@ (8000c8c <_sbrk+0x64>)
 8000c46:	4a12      	ldr	r2, [pc, #72]	@ (8000c90 <_sbrk+0x68>)
 8000c48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c4a:	4b10      	ldr	r3, [pc, #64]	@ (8000c8c <_sbrk+0x64>)
 8000c4c:	681a      	ldr	r2, [r3, #0]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	4413      	add	r3, r2
 8000c52:	693a      	ldr	r2, [r7, #16]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d207      	bcs.n	8000c68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c58:	f009 fa3c 	bl	800a0d4 <__errno>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	220c      	movs	r2, #12
 8000c60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c62:	f04f 33ff 	mov.w	r3, #4294967295
 8000c66:	e009      	b.n	8000c7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c68:	4b08      	ldr	r3, [pc, #32]	@ (8000c8c <_sbrk+0x64>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c6e:	4b07      	ldr	r3, [pc, #28]	@ (8000c8c <_sbrk+0x64>)
 8000c70:	681a      	ldr	r2, [r3, #0]
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	4413      	add	r3, r2
 8000c76:	4a05      	ldr	r2, [pc, #20]	@ (8000c8c <_sbrk+0x64>)
 8000c78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c7a:	68fb      	ldr	r3, [r7, #12]
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	3718      	adds	r7, #24
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	20020000 	.word	0x20020000
 8000c88:	00000400 	.word	0x00000400
 8000c8c:	200003c8 	.word	0x200003c8
 8000c90:	20001ff8 	.word	0x20001ff8

08000c94 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c98:	4b06      	ldr	r3, [pc, #24]	@ (8000cb4 <SystemInit+0x20>)
 8000c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c9e:	4a05      	ldr	r2, [pc, #20]	@ (8000cb4 <SystemInit+0x20>)
 8000ca0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ca4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ca8:	bf00      	nop
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	e000ed00 	.word	0xe000ed00

08000cb8 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b084      	sub	sp, #16
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f7ff faad 	bl	8000220 <strlen>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8000cca:	89fb      	ldrh	r3, [r7, #14]
 8000ccc:	4619      	mov	r1, r3
 8000cce:	6878      	ldr	r0, [r7, #4]
 8000cd0:	f008 fd76 	bl	80097c0 <CDC_Transmit_FS>
}
 8000cd4:	bf00      	nop
 8000cd6:	3710      	adds	r7, #16
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}

08000cdc <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b0a2      	sub	sp, #136	@ 0x88
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8000ce4:	f107 0008 	add.w	r0, r7, #8
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	4a06      	ldr	r2, [pc, #24]	@ (8000d04 <usb_serial_println+0x28>)
 8000cec:	2180      	movs	r1, #128	@ 0x80
 8000cee:	f009 f9b3 	bl	800a058 <sniprintf>
	usb_serial_print(buffer);
 8000cf2:	f107 0308 	add.w	r3, r7, #8
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f7ff ffde 	bl	8000cb8 <usb_serial_print>
}
 8000cfc:	bf00      	nop
 8000cfe:	3788      	adds	r7, #136	@ 0x88
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	0800a9ec 	.word	0x0800a9ec

08000d08 <RS485_SetTransmitMode>:
static volatile uint16_t RS485_ReceivedLength = 0;

static volatile bool RS485_TxInProgress = false;


void RS485_SetTransmitMode(void) {
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8000d0c:	4b04      	ldr	r3, [pc, #16]	@ (8000d20 <RS485_SetTransmitMode+0x18>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a04      	ldr	r2, [pc, #16]	@ (8000d24 <RS485_SetTransmitMode+0x1c>)
 8000d12:	8811      	ldrh	r1, [r2, #0]
 8000d14:	2201      	movs	r2, #1
 8000d16:	4618      	mov	r0, r3
 8000d18:	f000 ff2c 	bl	8001b74 <HAL_GPIO_WritePin>
}
 8000d1c:	bf00      	nop
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	200003cc 	.word	0x200003cc
 8000d24:	200003d0 	.word	0x200003d0

08000d28 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8000d2c:	4b04      	ldr	r3, [pc, #16]	@ (8000d40 <RS485_SetReceiveMode+0x18>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a04      	ldr	r2, [pc, #16]	@ (8000d44 <RS485_SetReceiveMode+0x1c>)
 8000d32:	8811      	ldrh	r1, [r2, #0]
 8000d34:	2200      	movs	r2, #0
 8000d36:	4618      	mov	r0, r3
 8000d38:	f000 ff1c 	bl	8001b74 <HAL_GPIO_WritePin>
}
 8000d3c:	bf00      	nop
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	200003cc 	.word	0x200003cc
 8000d44:	200003d0 	.word	0x200003d0

08000d48 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
 8000d50:	460b      	mov	r3, r1
 8000d52:	807b      	strh	r3, [r7, #2]
	RS485_TxInProgress = false;
 8000d54:	4b0a      	ldr	r3, [pc, #40]	@ (8000d80 <RS485_Setup+0x38>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8000d5a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d84 <RS485_Setup+0x3c>)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8000d60:	4a09      	ldr	r2, [pc, #36]	@ (8000d88 <RS485_Setup+0x40>)
 8000d62:	887b      	ldrh	r3, [r7, #2]
 8000d64:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 8000d66:	f7ff ffdf 	bl	8000d28 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8000d6a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d6e:	4907      	ldr	r1, [pc, #28]	@ (8000d8c <RS485_Setup+0x44>)
 8000d70:	4807      	ldr	r0, [pc, #28]	@ (8000d90 <RS485_Setup+0x48>)
 8000d72:	f005 f8e6 	bl	8005f42 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8000d76:	bf00      	nop
 8000d78:	3708      	adds	r7, #8
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	200004d6 	.word	0x200004d6
 8000d84:	200003cc 	.word	0x200003cc
 8000d88:	200003d0 	.word	0x200003d0
 8000d8c:	200003d4 	.word	0x200003d4
 8000d90:	20000274 	.word	0x20000274

08000d94 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
 8000d9c:	460b      	mov	r3, r1
 8000d9e:	807b      	strh	r3, [r7, #2]
    if (RS485_TxInProgress) {
 8000da0:	4b0a      	ldr	r3, [pc, #40]	@ (8000dcc <RS485_Transmit+0x38>)
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	b2db      	uxtb	r3, r3
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d10b      	bne.n	8000dc2 <RS485_Transmit+0x2e>

    	return;
    }


	RS485_SetTransmitMode();
 8000daa:	f7ff ffad 	bl	8000d08 <RS485_SetTransmitMode>

    RS485_TxInProgress = true;
 8000dae:	4b07      	ldr	r3, [pc, #28]	@ (8000dcc <RS485_Transmit+0x38>)
 8000db0:	2201      	movs	r2, #1
 8000db2:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart2, data, len);
 8000db4:	887b      	ldrh	r3, [r7, #2]
 8000db6:	461a      	mov	r2, r3
 8000db8:	6879      	ldr	r1, [r7, #4]
 8000dba:	4805      	ldr	r0, [pc, #20]	@ (8000dd0 <RS485_Transmit+0x3c>)
 8000dbc:	f003 fc74 	bl	80046a8 <HAL_UART_Transmit_DMA>
 8000dc0:	e000      	b.n	8000dc4 <RS485_Transmit+0x30>
    	return;
 8000dc2:	bf00      	nop
}
 8000dc4:	3708      	adds	r7, #8
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	200004d6 	.word	0x200004d6
 8000dd0:	20000274 	.word	0x20000274

08000dd4 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	460b      	mov	r3, r1
 8000dde:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2) {
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a0f      	ldr	r2, [pc, #60]	@ (8000e24 <HAL_UARTEx_RxEventCallback+0x50>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d117      	bne.n	8000e1a <HAL_UARTEx_RxEventCallback+0x46>
		RS485_ReceivedLength = size;
 8000dea:	4a0f      	ldr	r2, [pc, #60]	@ (8000e28 <HAL_UARTEx_RxEventCallback+0x54>)
 8000dec:	887b      	ldrh	r3, [r7, #2]
 8000dee:	8013      	strh	r3, [r2, #0]

		// TODO: pass data to MODBUS stack for processing

		// DEBUG PRINT TO USB OVER SERIAL (remove in production)
		if (RS485_ReceivedLength < RS485_DMA_BUFFER_SIZE) {
 8000df0:	4b0d      	ldr	r3, [pc, #52]	@ (8000e28 <HAL_UARTEx_RxEventCallback+0x54>)
 8000df2:	881b      	ldrh	r3, [r3, #0]
 8000df4:	b29b      	uxth	r3, r3
 8000df6:	2bff      	cmp	r3, #255	@ 0xff
 8000df8:	d809      	bhi.n	8000e0e <HAL_UARTEx_RxEventCallback+0x3a>
			RS485_DMA_BUFFER[RS485_ReceivedLength] = '\0';
 8000dfa:	4b0b      	ldr	r3, [pc, #44]	@ (8000e28 <HAL_UARTEx_RxEventCallback+0x54>)
 8000dfc:	881b      	ldrh	r3, [r3, #0]
 8000dfe:	b29b      	uxth	r3, r3
 8000e00:	461a      	mov	r2, r3
 8000e02:	4b0a      	ldr	r3, [pc, #40]	@ (8000e2c <HAL_UARTEx_RxEventCallback+0x58>)
 8000e04:	2100      	movs	r1, #0
 8000e06:	5499      	strb	r1, [r3, r2]
			usb_serial_println((char*)RS485_DMA_BUFFER);
 8000e08:	4808      	ldr	r0, [pc, #32]	@ (8000e2c <HAL_UARTEx_RxEventCallback+0x58>)
 8000e0a:	f7ff ff67 	bl	8000cdc <usb_serial_println>
		}

		// Ready for next reception
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8000e0e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e12:	4906      	ldr	r1, [pc, #24]	@ (8000e2c <HAL_UARTEx_RxEventCallback+0x58>)
 8000e14:	4806      	ldr	r0, [pc, #24]	@ (8000e30 <HAL_UARTEx_RxEventCallback+0x5c>)
 8000e16:	f005 f894 	bl	8005f42 <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 8000e1a:	bf00      	nop
 8000e1c:	3708      	adds	r7, #8
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	40004400 	.word	0x40004400
 8000e28:	200004d4 	.word	0x200004d4
 8000e2c:	200003d4 	.word	0x200003d4
 8000e30:	20000274 	.word	0x20000274

08000e34 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a08      	ldr	r2, [pc, #32]	@ (8000e64 <HAL_UART_TxCpltCallback+0x30>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d10a      	bne.n	8000e5c <HAL_UART_TxCpltCallback+0x28>
    	RS485_TxInProgress = false;
 8000e46:	4b08      	ldr	r3, [pc, #32]	@ (8000e68 <HAL_UART_TxCpltCallback+0x34>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	701a      	strb	r2, [r3, #0]

        // NOTE: DO NOT PUT HAL_DELAYS IN THIS OR IT WILL LEAD TO ALL SORTS OF ISSUES!

        RS485_SetReceiveMode();
 8000e4c:	f7ff ff6c 	bl	8000d28 <RS485_SetReceiveMode>

        // Restart DMA receive if needed
        HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8000e50:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e54:	4905      	ldr	r1, [pc, #20]	@ (8000e6c <HAL_UART_TxCpltCallback+0x38>)
 8000e56:	4806      	ldr	r0, [pc, #24]	@ (8000e70 <HAL_UART_TxCpltCallback+0x3c>)
 8000e58:	f005 f873 	bl	8005f42 <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8000e5c:	bf00      	nop
 8000e5e:	3708      	adds	r7, #8
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	40004400 	.word	0x40004400
 8000e68:	200004d6 	.word	0x200004d6
 8000e6c:	200003d4 	.word	0x200003d4
 8000e70:	20000274 	.word	0x20000274

08000e74 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e74:	480d      	ldr	r0, [pc, #52]	@ (8000eac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e76:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e78:	f7ff ff0c 	bl	8000c94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e7c:	480c      	ldr	r0, [pc, #48]	@ (8000eb0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e7e:	490d      	ldr	r1, [pc, #52]	@ (8000eb4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e80:	4a0d      	ldr	r2, [pc, #52]	@ (8000eb8 <LoopForever+0xe>)
  movs r3, #0
 8000e82:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000e84:	e002      	b.n	8000e8c <LoopCopyDataInit>

08000e86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e8a:	3304      	adds	r3, #4

08000e8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e90:	d3f9      	bcc.n	8000e86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e92:	4a0a      	ldr	r2, [pc, #40]	@ (8000ebc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e94:	4c0a      	ldr	r4, [pc, #40]	@ (8000ec0 <LoopForever+0x16>)
  movs r3, #0
 8000e96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e98:	e001      	b.n	8000e9e <LoopFillZerobss>

08000e9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e9c:	3204      	adds	r2, #4

08000e9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ea0:	d3fb      	bcc.n	8000e9a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ea2:	f009 f91d 	bl	800a0e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ea6:	f7ff fc03 	bl	80006b0 <main>

08000eaa <LoopForever>:

LoopForever:
    b LoopForever
 8000eaa:	e7fe      	b.n	8000eaa <LoopForever>
  ldr   r0, =_estack
 8000eac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000eb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000eb4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8000eb8:	0800aac0 	.word	0x0800aac0
  ldr r2, =_sbss
 8000ebc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8000ec0:	20001ff4 	.word	0x20001ff4

08000ec4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ec4:	e7fe      	b.n	8000ec4 <ADC1_2_IRQHandler>

08000ec6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	b082      	sub	sp, #8
 8000eca:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ed0:	2003      	movs	r0, #3
 8000ed2:	f000 f95b 	bl	800118c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ed6:	200f      	movs	r0, #15
 8000ed8:	f000 f80e 	bl	8000ef8 <HAL_InitTick>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d002      	beq.n	8000ee8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	71fb      	strb	r3, [r7, #7]
 8000ee6:	e001      	b.n	8000eec <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ee8:	f7ff fd64 	bl	80009b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000eec:	79fb      	ldrb	r3, [r7, #7]

}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	3708      	adds	r7, #8
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
	...

08000ef8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b084      	sub	sp, #16
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f00:	2300      	movs	r3, #0
 8000f02:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000f04:	4b16      	ldr	r3, [pc, #88]	@ (8000f60 <HAL_InitTick+0x68>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d022      	beq.n	8000f52 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000f0c:	4b15      	ldr	r3, [pc, #84]	@ (8000f64 <HAL_InitTick+0x6c>)
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	4b13      	ldr	r3, [pc, #76]	@ (8000f60 <HAL_InitTick+0x68>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000f18:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f20:	4618      	mov	r0, r3
 8000f22:	f000 f966 	bl	80011f2 <HAL_SYSTICK_Config>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d10f      	bne.n	8000f4c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	2b0f      	cmp	r3, #15
 8000f30:	d809      	bhi.n	8000f46 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f32:	2200      	movs	r2, #0
 8000f34:	6879      	ldr	r1, [r7, #4]
 8000f36:	f04f 30ff 	mov.w	r0, #4294967295
 8000f3a:	f000 f932 	bl	80011a2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f3e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f68 <HAL_InitTick+0x70>)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6013      	str	r3, [r2, #0]
 8000f44:	e007      	b.n	8000f56 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000f46:	2301      	movs	r3, #1
 8000f48:	73fb      	strb	r3, [r7, #15]
 8000f4a:	e004      	b.n	8000f56 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	73fb      	strb	r3, [r7, #15]
 8000f50:	e001      	b.n	8000f56 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f52:	2301      	movs	r3, #1
 8000f54:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f56:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	3710      	adds	r7, #16
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	20000008 	.word	0x20000008
 8000f64:	20000000 	.word	0x20000000
 8000f68:	20000004 	.word	0x20000004

08000f6c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f70:	4b05      	ldr	r3, [pc, #20]	@ (8000f88 <HAL_IncTick+0x1c>)
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	4b05      	ldr	r3, [pc, #20]	@ (8000f8c <HAL_IncTick+0x20>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4413      	add	r3, r2
 8000f7a:	4a03      	ldr	r2, [pc, #12]	@ (8000f88 <HAL_IncTick+0x1c>)
 8000f7c:	6013      	str	r3, [r2, #0]
}
 8000f7e:	bf00      	nop
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr
 8000f88:	200004d8 	.word	0x200004d8
 8000f8c:	20000008 	.word	0x20000008

08000f90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  return uwTick;
 8000f94:	4b03      	ldr	r3, [pc, #12]	@ (8000fa4 <HAL_GetTick+0x14>)
 8000f96:	681b      	ldr	r3, [r3, #0]
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	200004d8 	.word	0x200004d8

08000fa8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fb0:	f7ff ffee 	bl	8000f90 <HAL_GetTick>
 8000fb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fc0:	d004      	beq.n	8000fcc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fc2:	4b09      	ldr	r3, [pc, #36]	@ (8000fe8 <HAL_Delay+0x40>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	68fa      	ldr	r2, [r7, #12]
 8000fc8:	4413      	add	r3, r2
 8000fca:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fcc:	bf00      	nop
 8000fce:	f7ff ffdf 	bl	8000f90 <HAL_GetTick>
 8000fd2:	4602      	mov	r2, r0
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	1ad3      	subs	r3, r2, r3
 8000fd8:	68fa      	ldr	r2, [r7, #12]
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	d8f7      	bhi.n	8000fce <HAL_Delay+0x26>
  {
  }
}
 8000fde:	bf00      	nop
 8000fe0:	bf00      	nop
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	20000008 	.word	0x20000008

08000fec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b085      	sub	sp, #20
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	f003 0307 	and.w	r3, r3, #7
 8000ffa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8001030 <__NVIC_SetPriorityGrouping+0x44>)
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001002:	68ba      	ldr	r2, [r7, #8]
 8001004:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001008:	4013      	ands	r3, r2
 800100a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001014:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001018:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800101c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800101e:	4a04      	ldr	r2, [pc, #16]	@ (8001030 <__NVIC_SetPriorityGrouping+0x44>)
 8001020:	68bb      	ldr	r3, [r7, #8]
 8001022:	60d3      	str	r3, [r2, #12]
}
 8001024:	bf00      	nop
 8001026:	3714      	adds	r7, #20
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr
 8001030:	e000ed00 	.word	0xe000ed00

08001034 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001038:	4b04      	ldr	r3, [pc, #16]	@ (800104c <__NVIC_GetPriorityGrouping+0x18>)
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	0a1b      	lsrs	r3, r3, #8
 800103e:	f003 0307 	and.w	r3, r3, #7
}
 8001042:	4618      	mov	r0, r3
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	e000ed00 	.word	0xe000ed00

08001050 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	4603      	mov	r3, r0
 8001058:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800105a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800105e:	2b00      	cmp	r3, #0
 8001060:	db0b      	blt.n	800107a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	f003 021f 	and.w	r2, r3, #31
 8001068:	4907      	ldr	r1, [pc, #28]	@ (8001088 <__NVIC_EnableIRQ+0x38>)
 800106a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800106e:	095b      	lsrs	r3, r3, #5
 8001070:	2001      	movs	r0, #1
 8001072:	fa00 f202 	lsl.w	r2, r0, r2
 8001076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800107a:	bf00      	nop
 800107c:	370c      	adds	r7, #12
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	e000e100 	.word	0xe000e100

0800108c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	6039      	str	r1, [r7, #0]
 8001096:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001098:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800109c:	2b00      	cmp	r3, #0
 800109e:	db0a      	blt.n	80010b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	b2da      	uxtb	r2, r3
 80010a4:	490c      	ldr	r1, [pc, #48]	@ (80010d8 <__NVIC_SetPriority+0x4c>)
 80010a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010aa:	0112      	lsls	r2, r2, #4
 80010ac:	b2d2      	uxtb	r2, r2
 80010ae:	440b      	add	r3, r1
 80010b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010b4:	e00a      	b.n	80010cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	b2da      	uxtb	r2, r3
 80010ba:	4908      	ldr	r1, [pc, #32]	@ (80010dc <__NVIC_SetPriority+0x50>)
 80010bc:	79fb      	ldrb	r3, [r7, #7]
 80010be:	f003 030f 	and.w	r3, r3, #15
 80010c2:	3b04      	subs	r3, #4
 80010c4:	0112      	lsls	r2, r2, #4
 80010c6:	b2d2      	uxtb	r2, r2
 80010c8:	440b      	add	r3, r1
 80010ca:	761a      	strb	r2, [r3, #24]
}
 80010cc:	bf00      	nop
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	e000e100 	.word	0xe000e100
 80010dc:	e000ed00 	.word	0xe000ed00

080010e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b089      	sub	sp, #36	@ 0x24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	60f8      	str	r0, [r7, #12]
 80010e8:	60b9      	str	r1, [r7, #8]
 80010ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	f003 0307 	and.w	r3, r3, #7
 80010f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	f1c3 0307 	rsb	r3, r3, #7
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	bf28      	it	cs
 80010fe:	2304      	movcs	r3, #4
 8001100:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	3304      	adds	r3, #4
 8001106:	2b06      	cmp	r3, #6
 8001108:	d902      	bls.n	8001110 <NVIC_EncodePriority+0x30>
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	3b03      	subs	r3, #3
 800110e:	e000      	b.n	8001112 <NVIC_EncodePriority+0x32>
 8001110:	2300      	movs	r3, #0
 8001112:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001114:	f04f 32ff 	mov.w	r2, #4294967295
 8001118:	69bb      	ldr	r3, [r7, #24]
 800111a:	fa02 f303 	lsl.w	r3, r2, r3
 800111e:	43da      	mvns	r2, r3
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	401a      	ands	r2, r3
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001128:	f04f 31ff 	mov.w	r1, #4294967295
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	fa01 f303 	lsl.w	r3, r1, r3
 8001132:	43d9      	mvns	r1, r3
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001138:	4313      	orrs	r3, r2
         );
}
 800113a:	4618      	mov	r0, r3
 800113c:	3724      	adds	r7, #36	@ 0x24
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
	...

08001148 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	3b01      	subs	r3, #1
 8001154:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001158:	d301      	bcc.n	800115e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800115a:	2301      	movs	r3, #1
 800115c:	e00f      	b.n	800117e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800115e:	4a0a      	ldr	r2, [pc, #40]	@ (8001188 <SysTick_Config+0x40>)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	3b01      	subs	r3, #1
 8001164:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001166:	210f      	movs	r1, #15
 8001168:	f04f 30ff 	mov.w	r0, #4294967295
 800116c:	f7ff ff8e 	bl	800108c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001170:	4b05      	ldr	r3, [pc, #20]	@ (8001188 <SysTick_Config+0x40>)
 8001172:	2200      	movs	r2, #0
 8001174:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001176:	4b04      	ldr	r3, [pc, #16]	@ (8001188 <SysTick_Config+0x40>)
 8001178:	2207      	movs	r2, #7
 800117a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800117c:	2300      	movs	r3, #0
}
 800117e:	4618      	mov	r0, r3
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	e000e010 	.word	0xe000e010

0800118c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001194:	6878      	ldr	r0, [r7, #4]
 8001196:	f7ff ff29 	bl	8000fec <__NVIC_SetPriorityGrouping>
}
 800119a:	bf00      	nop
 800119c:	3708      	adds	r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}

080011a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011a2:	b580      	push	{r7, lr}
 80011a4:	b086      	sub	sp, #24
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	4603      	mov	r3, r0
 80011aa:	60b9      	str	r1, [r7, #8]
 80011ac:	607a      	str	r2, [r7, #4]
 80011ae:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011b0:	f7ff ff40 	bl	8001034 <__NVIC_GetPriorityGrouping>
 80011b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011b6:	687a      	ldr	r2, [r7, #4]
 80011b8:	68b9      	ldr	r1, [r7, #8]
 80011ba:	6978      	ldr	r0, [r7, #20]
 80011bc:	f7ff ff90 	bl	80010e0 <NVIC_EncodePriority>
 80011c0:	4602      	mov	r2, r0
 80011c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011c6:	4611      	mov	r1, r2
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff ff5f 	bl	800108c <__NVIC_SetPriority>
}
 80011ce:	bf00      	nop
 80011d0:	3718      	adds	r7, #24
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b082      	sub	sp, #8
 80011da:	af00      	add	r7, sp, #0
 80011dc:	4603      	mov	r3, r0
 80011de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ff33 	bl	8001050 <__NVIC_EnableIRQ>
}
 80011ea:	bf00      	nop
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}

080011f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011f2:	b580      	push	{r7, lr}
 80011f4:	b082      	sub	sp, #8
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f7ff ffa4 	bl	8001148 <SysTick_Config>
 8001200:	4603      	mov	r3, r0
}
 8001202:	4618      	mov	r0, r3
 8001204:	3708      	adds	r7, #8
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
	...

0800120c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d101      	bne.n	800121e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800121a:	2301      	movs	r3, #1
 800121c:	e08d      	b.n	800133a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	461a      	mov	r2, r3
 8001224:	4b47      	ldr	r3, [pc, #284]	@ (8001344 <HAL_DMA_Init+0x138>)
 8001226:	429a      	cmp	r2, r3
 8001228:	d80f      	bhi.n	800124a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	461a      	mov	r2, r3
 8001230:	4b45      	ldr	r3, [pc, #276]	@ (8001348 <HAL_DMA_Init+0x13c>)
 8001232:	4413      	add	r3, r2
 8001234:	4a45      	ldr	r2, [pc, #276]	@ (800134c <HAL_DMA_Init+0x140>)
 8001236:	fba2 2303 	umull	r2, r3, r2, r3
 800123a:	091b      	lsrs	r3, r3, #4
 800123c:	009a      	lsls	r2, r3, #2
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4a42      	ldr	r2, [pc, #264]	@ (8001350 <HAL_DMA_Init+0x144>)
 8001246:	641a      	str	r2, [r3, #64]	@ 0x40
 8001248:	e00e      	b.n	8001268 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	461a      	mov	r2, r3
 8001250:	4b40      	ldr	r3, [pc, #256]	@ (8001354 <HAL_DMA_Init+0x148>)
 8001252:	4413      	add	r3, r2
 8001254:	4a3d      	ldr	r2, [pc, #244]	@ (800134c <HAL_DMA_Init+0x140>)
 8001256:	fba2 2303 	umull	r2, r3, r2, r3
 800125a:	091b      	lsrs	r3, r3, #4
 800125c:	009a      	lsls	r2, r3, #2
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4a3c      	ldr	r2, [pc, #240]	@ (8001358 <HAL_DMA_Init+0x14c>)
 8001266:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2202      	movs	r2, #2
 800126c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800127e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001282:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800128c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	691b      	ldr	r3, [r3, #16]
 8001292:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001298:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	699b      	ldr	r3, [r3, #24]
 800129e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6a1b      	ldr	r3, [r3, #32]
 80012aa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80012ac:	68fa      	ldr	r2, [r7, #12]
 80012ae:	4313      	orrs	r3, r2
 80012b0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	68fa      	ldr	r2, [r7, #12]
 80012b8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	f000 fa76 	bl	80017ac <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	689b      	ldr	r3, [r3, #8]
 80012c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80012c8:	d102      	bne.n	80012d0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2200      	movs	r2, #0
 80012ce:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	685a      	ldr	r2, [r3, #4]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012d8:	b2d2      	uxtb	r2, r2
 80012da:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012e0:	687a      	ldr	r2, [r7, #4]
 80012e2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80012e4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d010      	beq.n	8001310 <HAL_DMA_Init+0x104>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	2b04      	cmp	r3, #4
 80012f4:	d80c      	bhi.n	8001310 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f000 fa96 	bl	8001828 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001308:	687a      	ldr	r2, [r7, #4]
 800130a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800130c:	605a      	str	r2, [r3, #4]
 800130e:	e008      	b.n	8001322 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2200      	movs	r2, #0
 8001314:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2200      	movs	r2, #0
 800131a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2200      	movs	r2, #0
 8001320:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	2200      	movs	r2, #0
 8001326:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2201      	movs	r2, #1
 800132c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2200      	movs	r2, #0
 8001334:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001338:	2300      	movs	r3, #0
}
 800133a:	4618      	mov	r0, r3
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	40020407 	.word	0x40020407
 8001348:	bffdfff8 	.word	0xbffdfff8
 800134c:	cccccccd 	.word	0xcccccccd
 8001350:	40020000 	.word	0x40020000
 8001354:	bffdfbf8 	.word	0xbffdfbf8
 8001358:	40020400 	.word	0x40020400

0800135c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b086      	sub	sp, #24
 8001360:	af00      	add	r7, sp, #0
 8001362:	60f8      	str	r0, [r7, #12]
 8001364:	60b9      	str	r1, [r7, #8]
 8001366:	607a      	str	r2, [r7, #4]
 8001368:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800136a:	2300      	movs	r3, #0
 800136c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001374:	2b01      	cmp	r3, #1
 8001376:	d101      	bne.n	800137c <HAL_DMA_Start_IT+0x20>
 8001378:	2302      	movs	r3, #2
 800137a:	e066      	b.n	800144a <HAL_DMA_Start_IT+0xee>
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	2201      	movs	r2, #1
 8001380:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800138a:	b2db      	uxtb	r3, r3
 800138c:	2b01      	cmp	r3, #1
 800138e:	d155      	bne.n	800143c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	2202      	movs	r2, #2
 8001394:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	2200      	movs	r2, #0
 800139c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f022 0201 	bic.w	r2, r2, #1
 80013ac:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	68b9      	ldr	r1, [r7, #8]
 80013b4:	68f8      	ldr	r0, [r7, #12]
 80013b6:	f000 f9bb 	bl	8001730 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d008      	beq.n	80013d4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f042 020e 	orr.w	r2, r2, #14
 80013d0:	601a      	str	r2, [r3, #0]
 80013d2:	e00f      	b.n	80013f4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f022 0204 	bic.w	r2, r2, #4
 80013e2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f042 020a 	orr.w	r2, r2, #10
 80013f2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d007      	beq.n	8001412 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800140c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001410:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001416:	2b00      	cmp	r3, #0
 8001418:	d007      	beq.n	800142a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001424:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001428:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f042 0201 	orr.w	r2, r2, #1
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	e005      	b.n	8001448 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	2200      	movs	r2, #0
 8001440:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001444:	2302      	movs	r3, #2
 8001446:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001448:	7dfb      	ldrb	r3, [r7, #23]
}
 800144a:	4618      	mov	r0, r3
 800144c:	3718      	adds	r7, #24
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}

08001452 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001452:	b480      	push	{r7}
 8001454:	b085      	sub	sp, #20
 8001456:	af00      	add	r7, sp, #0
 8001458:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800145a:	2300      	movs	r3, #0
 800145c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001464:	b2db      	uxtb	r3, r3
 8001466:	2b02      	cmp	r3, #2
 8001468:	d005      	beq.n	8001476 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2204      	movs	r2, #4
 800146e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001470:	2301      	movs	r3, #1
 8001472:	73fb      	strb	r3, [r7, #15]
 8001474:	e037      	b.n	80014e6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f022 020e 	bic.w	r2, r2, #14
 8001484:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001490:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001494:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f022 0201 	bic.w	r2, r2, #1
 80014a4:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014aa:	f003 021f 	and.w	r2, r3, #31
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b2:	2101      	movs	r1, #1
 80014b4:	fa01 f202 	lsl.w	r2, r1, r2
 80014b8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014be:	687a      	ldr	r2, [r7, #4]
 80014c0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80014c2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d00c      	beq.n	80014e6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014d6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80014da:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014e0:	687a      	ldr	r2, [r7, #4]
 80014e2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80014e4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2201      	movs	r2, #1
 80014ea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2200      	movs	r2, #0
 80014f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80014f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3714      	adds	r7, #20
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr

08001504 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800150c:	2300      	movs	r3, #0
 800150e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001516:	b2db      	uxtb	r3, r3
 8001518:	2b02      	cmp	r3, #2
 800151a:	d00d      	beq.n	8001538 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2204      	movs	r2, #4
 8001520:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2201      	movs	r2, #1
 8001526:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2200      	movs	r2, #0
 800152e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8001532:	2301      	movs	r3, #1
 8001534:	73fb      	strb	r3, [r7, #15]
 8001536:	e047      	b.n	80015c8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f022 020e 	bic.w	r2, r2, #14
 8001546:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f022 0201 	bic.w	r2, r2, #1
 8001556:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001562:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001566:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800156c:	f003 021f 	and.w	r2, r3, #31
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001574:	2101      	movs	r1, #1
 8001576:	fa01 f202 	lsl.w	r2, r1, r2
 800157a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001580:	687a      	ldr	r2, [r7, #4]
 8001582:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001584:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800158a:	2b00      	cmp	r3, #0
 800158c:	d00c      	beq.n	80015a8 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001598:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800159c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015a2:	687a      	ldr	r2, [r7, #4]
 80015a4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80015a6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2201      	movs	r2, #1
 80015ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2200      	movs	r2, #0
 80015b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d003      	beq.n	80015c8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015c4:	6878      	ldr	r0, [r7, #4]
 80015c6:	4798      	blx	r3
    }
  }
  return status;
 80015c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3710      	adds	r7, #16
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b084      	sub	sp, #16
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ee:	f003 031f 	and.w	r3, r3, #31
 80015f2:	2204      	movs	r2, #4
 80015f4:	409a      	lsls	r2, r3
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	4013      	ands	r3, r2
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d026      	beq.n	800164c <HAL_DMA_IRQHandler+0x7a>
 80015fe:	68bb      	ldr	r3, [r7, #8]
 8001600:	f003 0304 	and.w	r3, r3, #4
 8001604:	2b00      	cmp	r3, #0
 8001606:	d021      	beq.n	800164c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f003 0320 	and.w	r3, r3, #32
 8001612:	2b00      	cmp	r3, #0
 8001614:	d107      	bne.n	8001626 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f022 0204 	bic.w	r2, r2, #4
 8001624:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800162a:	f003 021f 	and.w	r2, r3, #31
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001632:	2104      	movs	r1, #4
 8001634:	fa01 f202 	lsl.w	r2, r1, r2
 8001638:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163e:	2b00      	cmp	r3, #0
 8001640:	d071      	beq.n	8001726 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800164a:	e06c      	b.n	8001726 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001650:	f003 031f 	and.w	r3, r3, #31
 8001654:	2202      	movs	r2, #2
 8001656:	409a      	lsls	r2, r3
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	4013      	ands	r3, r2
 800165c:	2b00      	cmp	r3, #0
 800165e:	d02e      	beq.n	80016be <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	f003 0302 	and.w	r3, r3, #2
 8001666:	2b00      	cmp	r3, #0
 8001668:	d029      	beq.n	80016be <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f003 0320 	and.w	r3, r3, #32
 8001674:	2b00      	cmp	r3, #0
 8001676:	d10b      	bne.n	8001690 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f022 020a 	bic.w	r2, r2, #10
 8001686:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2201      	movs	r2, #1
 800168c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001694:	f003 021f 	and.w	r2, r3, #31
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800169c:	2102      	movs	r1, #2
 800169e:	fa01 f202 	lsl.w	r2, r1, r2
 80016a2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2200      	movs	r2, #0
 80016a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d038      	beq.n	8001726 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80016bc:	e033      	b.n	8001726 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016c2:	f003 031f 	and.w	r3, r3, #31
 80016c6:	2208      	movs	r2, #8
 80016c8:	409a      	lsls	r2, r3
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	4013      	ands	r3, r2
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d02a      	beq.n	8001728 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	f003 0308 	and.w	r3, r3, #8
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d025      	beq.n	8001728 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f022 020e 	bic.w	r2, r2, #14
 80016ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016f0:	f003 021f 	and.w	r2, r3, #31
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f8:	2101      	movs	r1, #1
 80016fa:	fa01 f202 	lsl.w	r2, r1, r2
 80016fe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2201      	movs	r2, #1
 8001704:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2201      	movs	r2, #1
 800170a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2200      	movs	r2, #0
 8001712:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800171a:	2b00      	cmp	r3, #0
 800171c:	d004      	beq.n	8001728 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001726:	bf00      	nop
 8001728:	bf00      	nop
}
 800172a:	3710      	adds	r7, #16
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}

08001730 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001730:	b480      	push	{r7}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	607a      	str	r2, [r7, #4]
 800173c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001742:	68fa      	ldr	r2, [r7, #12]
 8001744:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001746:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800174c:	2b00      	cmp	r3, #0
 800174e:	d004      	beq.n	800175a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001754:	68fa      	ldr	r2, [r7, #12]
 8001756:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001758:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800175e:	f003 021f 	and.w	r2, r3, #31
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001766:	2101      	movs	r1, #1
 8001768:	fa01 f202 	lsl.w	r2, r1, r2
 800176c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	683a      	ldr	r2, [r7, #0]
 8001774:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	2b10      	cmp	r3, #16
 800177c:	d108      	bne.n	8001790 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	687a      	ldr	r2, [r7, #4]
 8001784:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	68ba      	ldr	r2, [r7, #8]
 800178c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800178e:	e007      	b.n	80017a0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	68ba      	ldr	r2, [r7, #8]
 8001796:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	687a      	ldr	r2, [r7, #4]
 800179e:	60da      	str	r2, [r3, #12]
}
 80017a0:	bf00      	nop
 80017a2:	3714      	adds	r7, #20
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr

080017ac <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b087      	sub	sp, #28
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	461a      	mov	r2, r3
 80017ba:	4b16      	ldr	r3, [pc, #88]	@ (8001814 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80017bc:	429a      	cmp	r2, r3
 80017be:	d802      	bhi.n	80017c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80017c0:	4b15      	ldr	r3, [pc, #84]	@ (8001818 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80017c2:	617b      	str	r3, [r7, #20]
 80017c4:	e001      	b.n	80017ca <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80017c6:	4b15      	ldr	r3, [pc, #84]	@ (800181c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80017c8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	3b08      	subs	r3, #8
 80017d6:	4a12      	ldr	r2, [pc, #72]	@ (8001820 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80017d8:	fba2 2303 	umull	r2, r3, r2, r3
 80017dc:	091b      	lsrs	r3, r3, #4
 80017de:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017e4:	089b      	lsrs	r3, r3, #2
 80017e6:	009a      	lsls	r2, r3, #2
 80017e8:	693b      	ldr	r3, [r7, #16]
 80017ea:	4413      	add	r3, r2
 80017ec:	461a      	mov	r2, r3
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	4a0b      	ldr	r2, [pc, #44]	@ (8001824 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80017f6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	f003 031f 	and.w	r3, r3, #31
 80017fe:	2201      	movs	r2, #1
 8001800:	409a      	lsls	r2, r3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001806:	bf00      	nop
 8001808:	371c      	adds	r7, #28
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	40020407 	.word	0x40020407
 8001818:	40020800 	.word	0x40020800
 800181c:	40020820 	.word	0x40020820
 8001820:	cccccccd 	.word	0xcccccccd
 8001824:	40020880 	.word	0x40020880

08001828 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001828:	b480      	push	{r7}
 800182a:	b085      	sub	sp, #20
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	b2db      	uxtb	r3, r3
 8001836:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001838:	68fa      	ldr	r2, [r7, #12]
 800183a:	4b0b      	ldr	r3, [pc, #44]	@ (8001868 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800183c:	4413      	add	r3, r2
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	461a      	mov	r2, r3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4a08      	ldr	r2, [pc, #32]	@ (800186c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800184a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	3b01      	subs	r3, #1
 8001850:	f003 031f 	and.w	r3, r3, #31
 8001854:	2201      	movs	r2, #1
 8001856:	409a      	lsls	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800185c:	bf00      	nop
 800185e:	3714      	adds	r7, #20
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr
 8001868:	1000823f 	.word	0x1000823f
 800186c:	40020940 	.word	0x40020940

08001870 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001870:	b480      	push	{r7}
 8001872:	b087      	sub	sp, #28
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800187a:	2300      	movs	r3, #0
 800187c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800187e:	e15a      	b.n	8001b36 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	2101      	movs	r1, #1
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	fa01 f303 	lsl.w	r3, r1, r3
 800188c:	4013      	ands	r3, r2
 800188e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	2b00      	cmp	r3, #0
 8001894:	f000 814c 	beq.w	8001b30 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f003 0303 	and.w	r3, r3, #3
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d005      	beq.n	80018b0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d130      	bne.n	8001912 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	2203      	movs	r2, #3
 80018bc:	fa02 f303 	lsl.w	r3, r2, r3
 80018c0:	43db      	mvns	r3, r3
 80018c2:	693a      	ldr	r2, [r7, #16]
 80018c4:	4013      	ands	r3, r2
 80018c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	68da      	ldr	r2, [r3, #12]
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	005b      	lsls	r3, r3, #1
 80018d0:	fa02 f303 	lsl.w	r3, r2, r3
 80018d4:	693a      	ldr	r2, [r7, #16]
 80018d6:	4313      	orrs	r3, r2
 80018d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	693a      	ldr	r2, [r7, #16]
 80018de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80018e6:	2201      	movs	r2, #1
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	fa02 f303 	lsl.w	r3, r2, r3
 80018ee:	43db      	mvns	r3, r3
 80018f0:	693a      	ldr	r2, [r7, #16]
 80018f2:	4013      	ands	r3, r2
 80018f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	091b      	lsrs	r3, r3, #4
 80018fc:	f003 0201 	and.w	r2, r3, #1
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	fa02 f303 	lsl.w	r3, r2, r3
 8001906:	693a      	ldr	r2, [r7, #16]
 8001908:	4313      	orrs	r3, r2
 800190a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	693a      	ldr	r2, [r7, #16]
 8001910:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	f003 0303 	and.w	r3, r3, #3
 800191a:	2b03      	cmp	r3, #3
 800191c:	d017      	beq.n	800194e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	68db      	ldr	r3, [r3, #12]
 8001922:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	005b      	lsls	r3, r3, #1
 8001928:	2203      	movs	r2, #3
 800192a:	fa02 f303 	lsl.w	r3, r2, r3
 800192e:	43db      	mvns	r3, r3
 8001930:	693a      	ldr	r2, [r7, #16]
 8001932:	4013      	ands	r3, r2
 8001934:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	689a      	ldr	r2, [r3, #8]
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	005b      	lsls	r3, r3, #1
 800193e:	fa02 f303 	lsl.w	r3, r2, r3
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	4313      	orrs	r3, r2
 8001946:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	693a      	ldr	r2, [r7, #16]
 800194c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	f003 0303 	and.w	r3, r3, #3
 8001956:	2b02      	cmp	r3, #2
 8001958:	d123      	bne.n	80019a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	08da      	lsrs	r2, r3, #3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	3208      	adds	r2, #8
 8001962:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001966:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	f003 0307 	and.w	r3, r3, #7
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	220f      	movs	r2, #15
 8001972:	fa02 f303 	lsl.w	r3, r2, r3
 8001976:	43db      	mvns	r3, r3
 8001978:	693a      	ldr	r2, [r7, #16]
 800197a:	4013      	ands	r3, r2
 800197c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	691a      	ldr	r2, [r3, #16]
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	f003 0307 	and.w	r3, r3, #7
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	fa02 f303 	lsl.w	r3, r2, r3
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	4313      	orrs	r3, r2
 8001992:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	08da      	lsrs	r2, r3, #3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	3208      	adds	r2, #8
 800199c:	6939      	ldr	r1, [r7, #16]
 800199e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	005b      	lsls	r3, r3, #1
 80019ac:	2203      	movs	r2, #3
 80019ae:	fa02 f303 	lsl.w	r3, r2, r3
 80019b2:	43db      	mvns	r3, r3
 80019b4:	693a      	ldr	r2, [r7, #16]
 80019b6:	4013      	ands	r3, r2
 80019b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	f003 0203 	and.w	r2, r3, #3
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	005b      	lsls	r3, r3, #1
 80019c6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	4313      	orrs	r3, r2
 80019ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	693a      	ldr	r2, [r7, #16]
 80019d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	f000 80a6 	beq.w	8001b30 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019e4:	4b5b      	ldr	r3, [pc, #364]	@ (8001b54 <HAL_GPIO_Init+0x2e4>)
 80019e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019e8:	4a5a      	ldr	r2, [pc, #360]	@ (8001b54 <HAL_GPIO_Init+0x2e4>)
 80019ea:	f043 0301 	orr.w	r3, r3, #1
 80019ee:	6613      	str	r3, [r2, #96]	@ 0x60
 80019f0:	4b58      	ldr	r3, [pc, #352]	@ (8001b54 <HAL_GPIO_Init+0x2e4>)
 80019f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019f4:	f003 0301 	and.w	r3, r3, #1
 80019f8:	60bb      	str	r3, [r7, #8]
 80019fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019fc:	4a56      	ldr	r2, [pc, #344]	@ (8001b58 <HAL_GPIO_Init+0x2e8>)
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	089b      	lsrs	r3, r3, #2
 8001a02:	3302      	adds	r3, #2
 8001a04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a08:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	f003 0303 	and.w	r3, r3, #3
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	220f      	movs	r2, #15
 8001a14:	fa02 f303 	lsl.w	r3, r2, r3
 8001a18:	43db      	mvns	r3, r3
 8001a1a:	693a      	ldr	r2, [r7, #16]
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001a26:	d01f      	beq.n	8001a68 <HAL_GPIO_Init+0x1f8>
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	4a4c      	ldr	r2, [pc, #304]	@ (8001b5c <HAL_GPIO_Init+0x2ec>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d019      	beq.n	8001a64 <HAL_GPIO_Init+0x1f4>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	4a4b      	ldr	r2, [pc, #300]	@ (8001b60 <HAL_GPIO_Init+0x2f0>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d013      	beq.n	8001a60 <HAL_GPIO_Init+0x1f0>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	4a4a      	ldr	r2, [pc, #296]	@ (8001b64 <HAL_GPIO_Init+0x2f4>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d00d      	beq.n	8001a5c <HAL_GPIO_Init+0x1ec>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	4a49      	ldr	r2, [pc, #292]	@ (8001b68 <HAL_GPIO_Init+0x2f8>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d007      	beq.n	8001a58 <HAL_GPIO_Init+0x1e8>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	4a48      	ldr	r2, [pc, #288]	@ (8001b6c <HAL_GPIO_Init+0x2fc>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d101      	bne.n	8001a54 <HAL_GPIO_Init+0x1e4>
 8001a50:	2305      	movs	r3, #5
 8001a52:	e00a      	b.n	8001a6a <HAL_GPIO_Init+0x1fa>
 8001a54:	2306      	movs	r3, #6
 8001a56:	e008      	b.n	8001a6a <HAL_GPIO_Init+0x1fa>
 8001a58:	2304      	movs	r3, #4
 8001a5a:	e006      	b.n	8001a6a <HAL_GPIO_Init+0x1fa>
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	e004      	b.n	8001a6a <HAL_GPIO_Init+0x1fa>
 8001a60:	2302      	movs	r3, #2
 8001a62:	e002      	b.n	8001a6a <HAL_GPIO_Init+0x1fa>
 8001a64:	2301      	movs	r3, #1
 8001a66:	e000      	b.n	8001a6a <HAL_GPIO_Init+0x1fa>
 8001a68:	2300      	movs	r3, #0
 8001a6a:	697a      	ldr	r2, [r7, #20]
 8001a6c:	f002 0203 	and.w	r2, r2, #3
 8001a70:	0092      	lsls	r2, r2, #2
 8001a72:	4093      	lsls	r3, r2
 8001a74:	693a      	ldr	r2, [r7, #16]
 8001a76:	4313      	orrs	r3, r2
 8001a78:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a7a:	4937      	ldr	r1, [pc, #220]	@ (8001b58 <HAL_GPIO_Init+0x2e8>)
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	089b      	lsrs	r3, r3, #2
 8001a80:	3302      	adds	r3, #2
 8001a82:	693a      	ldr	r2, [r7, #16]
 8001a84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001a88:	4b39      	ldr	r3, [pc, #228]	@ (8001b70 <HAL_GPIO_Init+0x300>)
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	43db      	mvns	r3, r3
 8001a92:	693a      	ldr	r2, [r7, #16]
 8001a94:	4013      	ands	r3, r2
 8001a96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d003      	beq.n	8001aac <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001aa4:	693a      	ldr	r2, [r7, #16]
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001aac:	4a30      	ldr	r2, [pc, #192]	@ (8001b70 <HAL_GPIO_Init+0x300>)
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ab2:	4b2f      	ldr	r3, [pc, #188]	@ (8001b70 <HAL_GPIO_Init+0x300>)
 8001ab4:	68db      	ldr	r3, [r3, #12]
 8001ab6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	43db      	mvns	r3, r3
 8001abc:	693a      	ldr	r2, [r7, #16]
 8001abe:	4013      	ands	r3, r2
 8001ac0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d003      	beq.n	8001ad6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001ace:	693a      	ldr	r2, [r7, #16]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001ad6:	4a26      	ldr	r2, [pc, #152]	@ (8001b70 <HAL_GPIO_Init+0x300>)
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001adc:	4b24      	ldr	r3, [pc, #144]	@ (8001b70 <HAL_GPIO_Init+0x300>)
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	43db      	mvns	r3, r3
 8001ae6:	693a      	ldr	r2, [r7, #16]
 8001ae8:	4013      	ands	r3, r2
 8001aea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d003      	beq.n	8001b00 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001af8:	693a      	ldr	r2, [r7, #16]
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	4313      	orrs	r3, r2
 8001afe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b00:	4a1b      	ldr	r2, [pc, #108]	@ (8001b70 <HAL_GPIO_Init+0x300>)
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001b06:	4b1a      	ldr	r3, [pc, #104]	@ (8001b70 <HAL_GPIO_Init+0x300>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	43db      	mvns	r3, r3
 8001b10:	693a      	ldr	r2, [r7, #16]
 8001b12:	4013      	ands	r3, r2
 8001b14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d003      	beq.n	8001b2a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001b22:	693a      	ldr	r2, [r7, #16]
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	4313      	orrs	r3, r2
 8001b28:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b2a:	4a11      	ldr	r2, [pc, #68]	@ (8001b70 <HAL_GPIO_Init+0x300>)
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	3301      	adds	r3, #1
 8001b34:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	f47f ae9d 	bne.w	8001880 <HAL_GPIO_Init+0x10>
  }
}
 8001b46:	bf00      	nop
 8001b48:	bf00      	nop
 8001b4a:	371c      	adds	r7, #28
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr
 8001b54:	40021000 	.word	0x40021000
 8001b58:	40010000 	.word	0x40010000
 8001b5c:	48000400 	.word	0x48000400
 8001b60:	48000800 	.word	0x48000800
 8001b64:	48000c00 	.word	0x48000c00
 8001b68:	48001000 	.word	0x48001000
 8001b6c:	48001400 	.word	0x48001400
 8001b70:	40010400 	.word	0x40010400

08001b74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	807b      	strh	r3, [r7, #2]
 8001b80:	4613      	mov	r3, r2
 8001b82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b84:	787b      	ldrb	r3, [r7, #1]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d003      	beq.n	8001b92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b8a:	887a      	ldrh	r2, [r7, #2]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b90:	e002      	b.n	8001b98 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b92:	887a      	ldrh	r2, [r7, #2]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001b98:	bf00      	nop
 8001b9a:	370c      	adds	r7, #12
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr

08001ba4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d101      	bne.n	8001bb6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e0c0      	b.n	8001d38 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d106      	bne.n	8001bd0 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f007 ff40 	bl	8009a50 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2203      	movs	r2, #3
 8001bd4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f004 fa6a 	bl	80060b6 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001be2:	2300      	movs	r3, #0
 8001be4:	73fb      	strb	r3, [r7, #15]
 8001be6:	e03e      	b.n	8001c66 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001be8:	7bfa      	ldrb	r2, [r7, #15]
 8001bea:	6879      	ldr	r1, [r7, #4]
 8001bec:	4613      	mov	r3, r2
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	4413      	add	r3, r2
 8001bf2:	00db      	lsls	r3, r3, #3
 8001bf4:	440b      	add	r3, r1
 8001bf6:	3311      	adds	r3, #17
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001bfc:	7bfa      	ldrb	r2, [r7, #15]
 8001bfe:	6879      	ldr	r1, [r7, #4]
 8001c00:	4613      	mov	r3, r2
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	4413      	add	r3, r2
 8001c06:	00db      	lsls	r3, r3, #3
 8001c08:	440b      	add	r3, r1
 8001c0a:	3310      	adds	r3, #16
 8001c0c:	7bfa      	ldrb	r2, [r7, #15]
 8001c0e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001c10:	7bfa      	ldrb	r2, [r7, #15]
 8001c12:	6879      	ldr	r1, [r7, #4]
 8001c14:	4613      	mov	r3, r2
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	4413      	add	r3, r2
 8001c1a:	00db      	lsls	r3, r3, #3
 8001c1c:	440b      	add	r3, r1
 8001c1e:	3313      	adds	r3, #19
 8001c20:	2200      	movs	r2, #0
 8001c22:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001c24:	7bfa      	ldrb	r2, [r7, #15]
 8001c26:	6879      	ldr	r1, [r7, #4]
 8001c28:	4613      	mov	r3, r2
 8001c2a:	009b      	lsls	r3, r3, #2
 8001c2c:	4413      	add	r3, r2
 8001c2e:	00db      	lsls	r3, r3, #3
 8001c30:	440b      	add	r3, r1
 8001c32:	3320      	adds	r3, #32
 8001c34:	2200      	movs	r2, #0
 8001c36:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001c38:	7bfa      	ldrb	r2, [r7, #15]
 8001c3a:	6879      	ldr	r1, [r7, #4]
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	4413      	add	r3, r2
 8001c42:	00db      	lsls	r3, r3, #3
 8001c44:	440b      	add	r3, r1
 8001c46:	3324      	adds	r3, #36	@ 0x24
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001c4c:	7bfb      	ldrb	r3, [r7, #15]
 8001c4e:	6879      	ldr	r1, [r7, #4]
 8001c50:	1c5a      	adds	r2, r3, #1
 8001c52:	4613      	mov	r3, r2
 8001c54:	009b      	lsls	r3, r3, #2
 8001c56:	4413      	add	r3, r2
 8001c58:	00db      	lsls	r3, r3, #3
 8001c5a:	440b      	add	r3, r1
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c60:	7bfb      	ldrb	r3, [r7, #15]
 8001c62:	3301      	adds	r3, #1
 8001c64:	73fb      	strb	r3, [r7, #15]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	791b      	ldrb	r3, [r3, #4]
 8001c6a:	7bfa      	ldrb	r2, [r7, #15]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d3bb      	bcc.n	8001be8 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c70:	2300      	movs	r3, #0
 8001c72:	73fb      	strb	r3, [r7, #15]
 8001c74:	e044      	b.n	8001d00 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001c76:	7bfa      	ldrb	r2, [r7, #15]
 8001c78:	6879      	ldr	r1, [r7, #4]
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	009b      	lsls	r3, r3, #2
 8001c7e:	4413      	add	r3, r2
 8001c80:	00db      	lsls	r3, r3, #3
 8001c82:	440b      	add	r3, r1
 8001c84:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8001c88:	2200      	movs	r2, #0
 8001c8a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001c8c:	7bfa      	ldrb	r2, [r7, #15]
 8001c8e:	6879      	ldr	r1, [r7, #4]
 8001c90:	4613      	mov	r3, r2
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	4413      	add	r3, r2
 8001c96:	00db      	lsls	r3, r3, #3
 8001c98:	440b      	add	r3, r1
 8001c9a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001c9e:	7bfa      	ldrb	r2, [r7, #15]
 8001ca0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001ca2:	7bfa      	ldrb	r2, [r7, #15]
 8001ca4:	6879      	ldr	r1, [r7, #4]
 8001ca6:	4613      	mov	r3, r2
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	4413      	add	r3, r2
 8001cac:	00db      	lsls	r3, r3, #3
 8001cae:	440b      	add	r3, r1
 8001cb0:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001cb8:	7bfa      	ldrb	r2, [r7, #15]
 8001cba:	6879      	ldr	r1, [r7, #4]
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	4413      	add	r3, r2
 8001cc2:	00db      	lsls	r3, r3, #3
 8001cc4:	440b      	add	r3, r1
 8001cc6:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001cca:	2200      	movs	r2, #0
 8001ccc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001cce:	7bfa      	ldrb	r2, [r7, #15]
 8001cd0:	6879      	ldr	r1, [r7, #4]
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	4413      	add	r3, r2
 8001cd8:	00db      	lsls	r3, r3, #3
 8001cda:	440b      	add	r3, r1
 8001cdc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001ce4:	7bfa      	ldrb	r2, [r7, #15]
 8001ce6:	6879      	ldr	r1, [r7, #4]
 8001ce8:	4613      	mov	r3, r2
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	4413      	add	r3, r2
 8001cee:	00db      	lsls	r3, r3, #3
 8001cf0:	440b      	add	r3, r1
 8001cf2:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001cfa:	7bfb      	ldrb	r3, [r7, #15]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	73fb      	strb	r3, [r7, #15]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	791b      	ldrb	r3, [r3, #4]
 8001d04:	7bfa      	ldrb	r2, [r7, #15]
 8001d06:	429a      	cmp	r2, r3
 8001d08:	d3b5      	bcc.n	8001c76 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6818      	ldr	r0, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	3304      	adds	r3, #4
 8001d12:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001d16:	f004 f9e9 	bl	80060ec <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2201      	movs	r2, #1
 8001d24:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	7a9b      	ldrb	r3, [r3, #10]
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d102      	bne.n	8001d36 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f001 fc0e 	bl	8003552 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8001d36:	2300      	movs	r3, #0
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3710      	adds	r7, #16
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d101      	bne.n	8001d56 <HAL_PCD_Start+0x16>
 8001d52:	2302      	movs	r3, #2
 8001d54:	e012      	b.n	8001d7c <HAL_PCD_Start+0x3c>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2201      	movs	r2, #1
 8001d5a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f004 f990 	bl	8006088 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f005 ff6d 	bl	8007c4c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001d7a:	2300      	movs	r3, #0
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3708      	adds	r7, #8
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4618      	mov	r0, r3
 8001d92:	f005 ff72 	bl	8007c7a <USB_ReadInterrupts>
 8001d96:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d003      	beq.n	8001daa <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f000 fb06 	bl	80023b4 <PCD_EP_ISR_Handler>

    return;
 8001da8:	e110      	b.n	8001fcc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d013      	beq.n	8001ddc <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001dbc:	b29a      	uxth	r2, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001dc6:	b292      	uxth	r2, r2
 8001dc8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001dcc:	6878      	ldr	r0, [r7, #4]
 8001dce:	f007 fed0 	bl	8009b72 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001dd2:	2100      	movs	r1, #0
 8001dd4:	6878      	ldr	r0, [r7, #4]
 8001dd6:	f000 f8fc 	bl	8001fd2 <HAL_PCD_SetAddress>

    return;
 8001dda:	e0f7      	b.n	8001fcc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d00c      	beq.n	8001e00 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001dee:	b29a      	uxth	r2, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001df8:	b292      	uxth	r2, r2
 8001dfa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001dfe:	e0e5      	b.n	8001fcc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d00c      	beq.n	8001e24 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001e12:	b29a      	uxth	r2, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001e1c:	b292      	uxth	r2, r2
 8001e1e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001e22:	e0d3      	b.n	8001fcc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d034      	beq.n	8001e98 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001e36:	b29a      	uxth	r2, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f022 0204 	bic.w	r2, r2, #4
 8001e40:	b292      	uxth	r2, r2
 8001e42:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001e4e:	b29a      	uxth	r2, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f022 0208 	bic.w	r2, r2, #8
 8001e58:	b292      	uxth	r2, r2
 8001e5a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d107      	bne.n	8001e78 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001e70:	2100      	movs	r1, #0
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f008 f870 	bl	8009f58 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	f007 feb3 	bl	8009be4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001e86:	b29a      	uxth	r2, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001e90:	b292      	uxth	r2, r2
 8001e92:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001e96:	e099      	b.n	8001fcc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d027      	beq.n	8001ef2 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001eaa:	b29a      	uxth	r2, r3
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f042 0208 	orr.w	r2, r2, #8
 8001eb4:	b292      	uxth	r2, r2
 8001eb6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ecc:	b292      	uxth	r2, r2
 8001ece:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001eda:	b29a      	uxth	r2, r3
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f042 0204 	orr.w	r2, r2, #4
 8001ee4:	b292      	uxth	r2, r2
 8001ee6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f007 fe60 	bl	8009bb0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001ef0:	e06c      	b.n	8001fcc <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d040      	beq.n	8001f7e <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001f04:	b29a      	uxth	r2, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001f0e:	b292      	uxth	r2, r2
 8001f10:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d12b      	bne.n	8001f76 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001f26:	b29a      	uxth	r2, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f042 0204 	orr.w	r2, r2, #4
 8001f30:	b292      	uxth	r2, r2
 8001f32:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001f3e:	b29a      	uxth	r2, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f042 0208 	orr.w	r2, r2, #8
 8001f48:	b292      	uxth	r2, r2
 8001f4a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2201      	movs	r2, #1
 8001f52:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8001f5e:	b29b      	uxth	r3, r3
 8001f60:	089b      	lsrs	r3, r3, #2
 8001f62:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001f6c:	2101      	movs	r1, #1
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f007 fff2 	bl	8009f58 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8001f74:	e02a      	b.n	8001fcc <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f007 fe1a 	bl	8009bb0 <HAL_PCD_SuspendCallback>
    return;
 8001f7c:	e026      	b.n	8001fcc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d00f      	beq.n	8001fa8 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001f90:	b29a      	uxth	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001f9a:	b292      	uxth	r2, r2
 8001f9c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	f007 fdd8 	bl	8009b56 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001fa6:	e011      	b.n	8001fcc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d00c      	beq.n	8001fcc <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001fba:	b29a      	uxth	r2, r3
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001fc4:	b292      	uxth	r2, r2
 8001fc6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001fca:	bf00      	nop
  }
}
 8001fcc:	3710      	adds	r7, #16
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}

08001fd2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001fd2:	b580      	push	{r7, lr}
 8001fd4:	b082      	sub	sp, #8
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
 8001fda:	460b      	mov	r3, r1
 8001fdc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d101      	bne.n	8001fec <HAL_PCD_SetAddress+0x1a>
 8001fe8:	2302      	movs	r3, #2
 8001fea:	e012      	b.n	8002012 <HAL_PCD_SetAddress+0x40>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	78fa      	ldrb	r2, [r7, #3]
 8001ff8:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	78fa      	ldrb	r2, [r7, #3]
 8002000:	4611      	mov	r1, r2
 8002002:	4618      	mov	r0, r3
 8002004:	f005 fe0e 	bl	8007c24 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2200      	movs	r2, #0
 800200c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002010:	2300      	movs	r3, #0
}
 8002012:	4618      	mov	r0, r3
 8002014:	3708      	adds	r7, #8
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}

0800201a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800201a:	b580      	push	{r7, lr}
 800201c:	b084      	sub	sp, #16
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
 8002022:	4608      	mov	r0, r1
 8002024:	4611      	mov	r1, r2
 8002026:	461a      	mov	r2, r3
 8002028:	4603      	mov	r3, r0
 800202a:	70fb      	strb	r3, [r7, #3]
 800202c:	460b      	mov	r3, r1
 800202e:	803b      	strh	r3, [r7, #0]
 8002030:	4613      	mov	r3, r2
 8002032:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002034:	2300      	movs	r3, #0
 8002036:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002038:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800203c:	2b00      	cmp	r3, #0
 800203e:	da0e      	bge.n	800205e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002040:	78fb      	ldrb	r3, [r7, #3]
 8002042:	f003 0207 	and.w	r2, r3, #7
 8002046:	4613      	mov	r3, r2
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	4413      	add	r3, r2
 800204c:	00db      	lsls	r3, r3, #3
 800204e:	3310      	adds	r3, #16
 8002050:	687a      	ldr	r2, [r7, #4]
 8002052:	4413      	add	r3, r2
 8002054:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	2201      	movs	r2, #1
 800205a:	705a      	strb	r2, [r3, #1]
 800205c:	e00e      	b.n	800207c <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800205e:	78fb      	ldrb	r3, [r7, #3]
 8002060:	f003 0207 	and.w	r2, r3, #7
 8002064:	4613      	mov	r3, r2
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	4413      	add	r3, r2
 800206a:	00db      	lsls	r3, r3, #3
 800206c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002070:	687a      	ldr	r2, [r7, #4]
 8002072:	4413      	add	r3, r2
 8002074:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2200      	movs	r2, #0
 800207a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800207c:	78fb      	ldrb	r3, [r7, #3]
 800207e:	f003 0307 	and.w	r3, r3, #7
 8002082:	b2da      	uxtb	r2, r3
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002088:	883b      	ldrh	r3, [r7, #0]
 800208a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	78ba      	ldrb	r2, [r7, #2]
 8002096:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002098:	78bb      	ldrb	r3, [r7, #2]
 800209a:	2b02      	cmp	r3, #2
 800209c:	d102      	bne.n	80020a4 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	2200      	movs	r2, #0
 80020a2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d101      	bne.n	80020b2 <HAL_PCD_EP_Open+0x98>
 80020ae:	2302      	movs	r3, #2
 80020b0:	e00e      	b.n	80020d0 <HAL_PCD_EP_Open+0xb6>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2201      	movs	r2, #1
 80020b6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	68f9      	ldr	r1, [r7, #12]
 80020c0:	4618      	mov	r0, r3
 80020c2:	f004 f831 	bl	8006128 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80020ce:	7afb      	ldrb	r3, [r7, #11]
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3710      	adds	r7, #16
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}

080020d8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
 80020e0:	460b      	mov	r3, r1
 80020e2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80020e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	da0e      	bge.n	800210a <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020ec:	78fb      	ldrb	r3, [r7, #3]
 80020ee:	f003 0207 	and.w	r2, r3, #7
 80020f2:	4613      	mov	r3, r2
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	4413      	add	r3, r2
 80020f8:	00db      	lsls	r3, r3, #3
 80020fa:	3310      	adds	r3, #16
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	4413      	add	r3, r2
 8002100:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	2201      	movs	r2, #1
 8002106:	705a      	strb	r2, [r3, #1]
 8002108:	e00e      	b.n	8002128 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800210a:	78fb      	ldrb	r3, [r7, #3]
 800210c:	f003 0207 	and.w	r2, r3, #7
 8002110:	4613      	mov	r3, r2
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	4413      	add	r3, r2
 8002116:	00db      	lsls	r3, r3, #3
 8002118:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800211c:	687a      	ldr	r2, [r7, #4]
 800211e:	4413      	add	r3, r2
 8002120:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2200      	movs	r2, #0
 8002126:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002128:	78fb      	ldrb	r3, [r7, #3]
 800212a:	f003 0307 	and.w	r3, r3, #7
 800212e:	b2da      	uxtb	r2, r3
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800213a:	2b01      	cmp	r3, #1
 800213c:	d101      	bne.n	8002142 <HAL_PCD_EP_Close+0x6a>
 800213e:	2302      	movs	r3, #2
 8002140:	e00e      	b.n	8002160 <HAL_PCD_EP_Close+0x88>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2201      	movs	r2, #1
 8002146:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	68f9      	ldr	r1, [r7, #12]
 8002150:	4618      	mov	r0, r3
 8002152:	f004 fcd1 	bl	8006af8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2200      	movs	r2, #0
 800215a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	3710      	adds	r7, #16
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}

08002168 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b086      	sub	sp, #24
 800216c:	af00      	add	r7, sp, #0
 800216e:	60f8      	str	r0, [r7, #12]
 8002170:	607a      	str	r2, [r7, #4]
 8002172:	603b      	str	r3, [r7, #0]
 8002174:	460b      	mov	r3, r1
 8002176:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002178:	7afb      	ldrb	r3, [r7, #11]
 800217a:	f003 0207 	and.w	r2, r3, #7
 800217e:	4613      	mov	r3, r2
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	4413      	add	r3, r2
 8002184:	00db      	lsls	r3, r3, #3
 8002186:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800218a:	68fa      	ldr	r2, [r7, #12]
 800218c:	4413      	add	r3, r2
 800218e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	683a      	ldr	r2, [r7, #0]
 800219a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	2200      	movs	r2, #0
 80021a0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	2200      	movs	r2, #0
 80021a6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80021a8:	7afb      	ldrb	r3, [r7, #11]
 80021aa:	f003 0307 	and.w	r3, r3, #7
 80021ae:	b2da      	uxtb	r2, r3
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	6979      	ldr	r1, [r7, #20]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f004 fe89 	bl	8006ed2 <USB_EPStartXfer>

  return HAL_OK;
 80021c0:	2300      	movs	r3, #0
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3718      	adds	r7, #24
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}

080021ca <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80021ca:	b480      	push	{r7}
 80021cc:	b083      	sub	sp, #12
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	6078      	str	r0, [r7, #4]
 80021d2:	460b      	mov	r3, r1
 80021d4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80021d6:	78fb      	ldrb	r3, [r7, #3]
 80021d8:	f003 0207 	and.w	r2, r3, #7
 80021dc:	6879      	ldr	r1, [r7, #4]
 80021de:	4613      	mov	r3, r2
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	4413      	add	r3, r2
 80021e4:	00db      	lsls	r3, r3, #3
 80021e6:	440b      	add	r3, r1
 80021e8:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80021ec:	681b      	ldr	r3, [r3, #0]
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	370c      	adds	r7, #12
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b086      	sub	sp, #24
 80021fe:	af00      	add	r7, sp, #0
 8002200:	60f8      	str	r0, [r7, #12]
 8002202:	607a      	str	r2, [r7, #4]
 8002204:	603b      	str	r3, [r7, #0]
 8002206:	460b      	mov	r3, r1
 8002208:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800220a:	7afb      	ldrb	r3, [r7, #11]
 800220c:	f003 0207 	and.w	r2, r3, #7
 8002210:	4613      	mov	r3, r2
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	4413      	add	r3, r2
 8002216:	00db      	lsls	r3, r3, #3
 8002218:	3310      	adds	r3, #16
 800221a:	68fa      	ldr	r2, [r7, #12]
 800221c:	4413      	add	r3, r2
 800221e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	687a      	ldr	r2, [r7, #4]
 8002224:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	683a      	ldr	r2, [r7, #0]
 800222a:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	2201      	movs	r2, #1
 8002230:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	683a      	ldr	r2, [r7, #0]
 8002238:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	2200      	movs	r2, #0
 800223e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	2201      	movs	r2, #1
 8002244:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002246:	7afb      	ldrb	r3, [r7, #11]
 8002248:	f003 0307 	and.w	r3, r3, #7
 800224c:	b2da      	uxtb	r2, r3
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	6979      	ldr	r1, [r7, #20]
 8002258:	4618      	mov	r0, r3
 800225a:	f004 fe3a 	bl	8006ed2 <USB_EPStartXfer>

  return HAL_OK;
 800225e:	2300      	movs	r3, #0
}
 8002260:	4618      	mov	r0, r3
 8002262:	3718      	adds	r7, #24
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}

08002268 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	460b      	mov	r3, r1
 8002272:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002274:	78fb      	ldrb	r3, [r7, #3]
 8002276:	f003 0307 	and.w	r3, r3, #7
 800227a:	687a      	ldr	r2, [r7, #4]
 800227c:	7912      	ldrb	r2, [r2, #4]
 800227e:	4293      	cmp	r3, r2
 8002280:	d901      	bls.n	8002286 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e03e      	b.n	8002304 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002286:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800228a:	2b00      	cmp	r3, #0
 800228c:	da0e      	bge.n	80022ac <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800228e:	78fb      	ldrb	r3, [r7, #3]
 8002290:	f003 0207 	and.w	r2, r3, #7
 8002294:	4613      	mov	r3, r2
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	4413      	add	r3, r2
 800229a:	00db      	lsls	r3, r3, #3
 800229c:	3310      	adds	r3, #16
 800229e:	687a      	ldr	r2, [r7, #4]
 80022a0:	4413      	add	r3, r2
 80022a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2201      	movs	r2, #1
 80022a8:	705a      	strb	r2, [r3, #1]
 80022aa:	e00c      	b.n	80022c6 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80022ac:	78fa      	ldrb	r2, [r7, #3]
 80022ae:	4613      	mov	r3, r2
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	4413      	add	r3, r2
 80022b4:	00db      	lsls	r3, r3, #3
 80022b6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80022ba:	687a      	ldr	r2, [r7, #4]
 80022bc:	4413      	add	r3, r2
 80022be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2200      	movs	r2, #0
 80022c4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2201      	movs	r2, #1
 80022ca:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80022cc:	78fb      	ldrb	r3, [r7, #3]
 80022ce:	f003 0307 	and.w	r3, r3, #7
 80022d2:	b2da      	uxtb	r2, r3
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d101      	bne.n	80022e6 <HAL_PCD_EP_SetStall+0x7e>
 80022e2:	2302      	movs	r3, #2
 80022e4:	e00e      	b.n	8002304 <HAL_PCD_EP_SetStall+0x9c>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2201      	movs	r2, #1
 80022ea:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	68f9      	ldr	r1, [r7, #12]
 80022f4:	4618      	mov	r0, r3
 80022f6:	f005 fb9b 	bl	8007a30 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002302:	2300      	movs	r3, #0
}
 8002304:	4618      	mov	r0, r3
 8002306:	3710      	adds	r7, #16
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}

0800230c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	460b      	mov	r3, r1
 8002316:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002318:	78fb      	ldrb	r3, [r7, #3]
 800231a:	f003 030f 	and.w	r3, r3, #15
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	7912      	ldrb	r2, [r2, #4]
 8002322:	4293      	cmp	r3, r2
 8002324:	d901      	bls.n	800232a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e040      	b.n	80023ac <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800232a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800232e:	2b00      	cmp	r3, #0
 8002330:	da0e      	bge.n	8002350 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002332:	78fb      	ldrb	r3, [r7, #3]
 8002334:	f003 0207 	and.w	r2, r3, #7
 8002338:	4613      	mov	r3, r2
 800233a:	009b      	lsls	r3, r3, #2
 800233c:	4413      	add	r3, r2
 800233e:	00db      	lsls	r3, r3, #3
 8002340:	3310      	adds	r3, #16
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	4413      	add	r3, r2
 8002346:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2201      	movs	r2, #1
 800234c:	705a      	strb	r2, [r3, #1]
 800234e:	e00e      	b.n	800236e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002350:	78fb      	ldrb	r3, [r7, #3]
 8002352:	f003 0207 	and.w	r2, r3, #7
 8002356:	4613      	mov	r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	4413      	add	r3, r2
 800235c:	00db      	lsls	r3, r3, #3
 800235e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	4413      	add	r3, r2
 8002366:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2200      	movs	r2, #0
 800236c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2200      	movs	r2, #0
 8002372:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002374:	78fb      	ldrb	r3, [r7, #3]
 8002376:	f003 0307 	and.w	r3, r3, #7
 800237a:	b2da      	uxtb	r2, r3
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002386:	2b01      	cmp	r3, #1
 8002388:	d101      	bne.n	800238e <HAL_PCD_EP_ClrStall+0x82>
 800238a:	2302      	movs	r3, #2
 800238c:	e00e      	b.n	80023ac <HAL_PCD_EP_ClrStall+0xa0>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2201      	movs	r2, #1
 8002392:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	68f9      	ldr	r1, [r7, #12]
 800239c:	4618      	mov	r0, r3
 800239e:	f005 fb98 	bl	8007ad2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2200      	movs	r2, #0
 80023a6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80023aa:	2300      	movs	r3, #0
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3710      	adds	r7, #16
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b092      	sub	sp, #72	@ 0x48
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80023bc:	e333      	b.n	8002a26 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80023c6:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80023c8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	f003 030f 	and.w	r3, r3, #15
 80023d0:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 80023d4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80023d8:	2b00      	cmp	r3, #0
 80023da:	f040 8108 	bne.w	80025ee <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80023de:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80023e0:	f003 0310 	and.w	r3, r3, #16
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d14c      	bne.n	8002482 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	881b      	ldrh	r3, [r3, #0]
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80023f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023f8:	813b      	strh	r3, [r7, #8]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	893b      	ldrh	r3, [r7, #8]
 8002400:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002404:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002408:	b29b      	uxth	r3, r3
 800240a:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	3310      	adds	r3, #16
 8002410:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800241a:	b29b      	uxth	r3, r3
 800241c:	461a      	mov	r2, r3
 800241e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	00db      	lsls	r3, r3, #3
 8002424:	4413      	add	r3, r2
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	6812      	ldr	r2, [r2, #0]
 800242a:	4413      	add	r3, r2
 800242c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002430:	881b      	ldrh	r3, [r3, #0]
 8002432:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002436:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002438:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800243a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800243c:	695a      	ldr	r2, [r3, #20]
 800243e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002440:	69db      	ldr	r3, [r3, #28]
 8002442:	441a      	add	r2, r3
 8002444:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002446:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002448:	2100      	movs	r1, #0
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f007 fb69 	bl	8009b22 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	7b1b      	ldrb	r3, [r3, #12]
 8002454:	b2db      	uxtb	r3, r3
 8002456:	2b00      	cmp	r3, #0
 8002458:	f000 82e5 	beq.w	8002a26 <PCD_EP_ISR_Handler+0x672>
 800245c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800245e:	699b      	ldr	r3, [r3, #24]
 8002460:	2b00      	cmp	r3, #0
 8002462:	f040 82e0 	bne.w	8002a26 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	7b1b      	ldrb	r3, [r3, #12]
 800246a:	b2db      	uxtb	r3, r3
 800246c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002470:	b2da      	uxtb	r2, r3
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2200      	movs	r2, #0
 800247e:	731a      	strb	r2, [r3, #12]
 8002480:	e2d1      	b.n	8002a26 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002488:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	881b      	ldrh	r3, [r3, #0]
 8002490:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002492:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002494:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002498:	2b00      	cmp	r3, #0
 800249a:	d032      	beq.n	8002502 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80024a4:	b29b      	uxth	r3, r3
 80024a6:	461a      	mov	r2, r3
 80024a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	00db      	lsls	r3, r3, #3
 80024ae:	4413      	add	r3, r2
 80024b0:	687a      	ldr	r2, [r7, #4]
 80024b2:	6812      	ldr	r2, [r2, #0]
 80024b4:	4413      	add	r3, r2
 80024b6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80024ba:	881b      	ldrh	r3, [r3, #0]
 80024bc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80024c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024c2:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6818      	ldr	r0, [r3, #0]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80024ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024d0:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80024d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024d4:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	f005 fc22 	bl	8007d20 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	881b      	ldrh	r3, [r3, #0]
 80024e2:	b29a      	uxth	r2, r3
 80024e4:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80024e8:	4013      	ands	r3, r2
 80024ea:	817b      	strh	r3, [r7, #10]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	897a      	ldrh	r2, [r7, #10]
 80024f2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80024f6:	b292      	uxth	r2, r2
 80024f8:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f007 fae4 	bl	8009ac8 <HAL_PCD_SetupStageCallback>
 8002500:	e291      	b.n	8002a26 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002502:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8002506:	2b00      	cmp	r3, #0
 8002508:	f280 828d 	bge.w	8002a26 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	881b      	ldrh	r3, [r3, #0]
 8002512:	b29a      	uxth	r2, r3
 8002514:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002518:	4013      	ands	r3, r2
 800251a:	81fb      	strh	r3, [r7, #14]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	89fa      	ldrh	r2, [r7, #14]
 8002522:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002526:	b292      	uxth	r2, r2
 8002528:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002532:	b29b      	uxth	r3, r3
 8002534:	461a      	mov	r2, r3
 8002536:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002538:	781b      	ldrb	r3, [r3, #0]
 800253a:	00db      	lsls	r3, r3, #3
 800253c:	4413      	add	r3, r2
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	6812      	ldr	r2, [r2, #0]
 8002542:	4413      	add	r3, r2
 8002544:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002548:	881b      	ldrh	r3, [r3, #0]
 800254a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800254e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002550:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002552:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002554:	69db      	ldr	r3, [r3, #28]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d019      	beq.n	800258e <PCD_EP_ISR_Handler+0x1da>
 800255a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800255c:	695b      	ldr	r3, [r3, #20]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d015      	beq.n	800258e <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6818      	ldr	r0, [r3, #0]
 8002566:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002568:	6959      	ldr	r1, [r3, #20]
 800256a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800256c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800256e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002570:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002572:	b29b      	uxth	r3, r3
 8002574:	f005 fbd4 	bl	8007d20 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002578:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800257a:	695a      	ldr	r2, [r3, #20]
 800257c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800257e:	69db      	ldr	r3, [r3, #28]
 8002580:	441a      	add	r2, r3
 8002582:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002584:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002586:	2100      	movs	r1, #0
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	f007 faaf 	bl	8009aec <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	881b      	ldrh	r3, [r3, #0]
 8002594:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8002596:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002598:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800259c:	2b00      	cmp	r3, #0
 800259e:	f040 8242 	bne.w	8002a26 <PCD_EP_ISR_Handler+0x672>
 80025a2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80025a4:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80025a8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80025ac:	f000 823b 	beq.w	8002a26 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	881b      	ldrh	r3, [r3, #0]
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80025bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025c0:	81bb      	strh	r3, [r7, #12]
 80025c2:	89bb      	ldrh	r3, [r7, #12]
 80025c4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80025c8:	81bb      	strh	r3, [r7, #12]
 80025ca:	89bb      	ldrh	r3, [r7, #12]
 80025cc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80025d0:	81bb      	strh	r3, [r7, #12]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	89bb      	ldrh	r3, [r7, #12]
 80025d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80025dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80025e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025e8:	b29b      	uxth	r3, r3
 80025ea:	8013      	strh	r3, [r2, #0]
 80025ec:	e21b      	b.n	8002a26 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	461a      	mov	r2, r3
 80025f4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	4413      	add	r3, r2
 80025fc:	881b      	ldrh	r3, [r3, #0]
 80025fe:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002600:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8002604:	2b00      	cmp	r3, #0
 8002606:	f280 80f1 	bge.w	80027ec <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	461a      	mov	r2, r3
 8002610:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	4413      	add	r3, r2
 8002618:	881b      	ldrh	r3, [r3, #0]
 800261a:	b29a      	uxth	r2, r3
 800261c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002620:	4013      	ands	r3, r2
 8002622:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	461a      	mov	r2, r3
 800262a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	4413      	add	r3, r2
 8002632:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002634:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002638:	b292      	uxth	r2, r2
 800263a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800263c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8002640:	4613      	mov	r3, r2
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	4413      	add	r3, r2
 8002646:	00db      	lsls	r3, r3, #3
 8002648:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	4413      	add	r3, r2
 8002650:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002652:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002654:	7b1b      	ldrb	r3, [r3, #12]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d123      	bne.n	80026a2 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002662:	b29b      	uxth	r3, r3
 8002664:	461a      	mov	r2, r3
 8002666:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	00db      	lsls	r3, r3, #3
 800266c:	4413      	add	r3, r2
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	6812      	ldr	r2, [r2, #0]
 8002672:	4413      	add	r3, r2
 8002674:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002678:	881b      	ldrh	r3, [r3, #0]
 800267a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800267e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8002682:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002686:	2b00      	cmp	r3, #0
 8002688:	f000 808b 	beq.w	80027a2 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6818      	ldr	r0, [r3, #0]
 8002690:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002692:	6959      	ldr	r1, [r3, #20]
 8002694:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002696:	88da      	ldrh	r2, [r3, #6]
 8002698:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800269c:	f005 fb40 	bl	8007d20 <USB_ReadPMA>
 80026a0:	e07f      	b.n	80027a2 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80026a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80026a4:	78db      	ldrb	r3, [r3, #3]
 80026a6:	2b02      	cmp	r3, #2
 80026a8:	d109      	bne.n	80026be <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80026aa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80026ac:	461a      	mov	r2, r3
 80026ae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f000 f9c6 	bl	8002a42 <HAL_PCD_EP_DB_Receive>
 80026b6:	4603      	mov	r3, r0
 80026b8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80026bc:	e071      	b.n	80027a2 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	461a      	mov	r2, r3
 80026c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	4413      	add	r3, r2
 80026cc:	881b      	ldrh	r3, [r3, #0]
 80026ce:	b29b      	uxth	r3, r3
 80026d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80026d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026d8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	461a      	mov	r2, r3
 80026e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	441a      	add	r2, r3
 80026e8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80026ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80026ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80026f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026f6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80026fa:	b29b      	uxth	r3, r3
 80026fc:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	461a      	mov	r2, r3
 8002704:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	009b      	lsls	r3, r3, #2
 800270a:	4413      	add	r3, r2
 800270c:	881b      	ldrh	r3, [r3, #0]
 800270e:	b29b      	uxth	r3, r3
 8002710:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002714:	2b00      	cmp	r3, #0
 8002716:	d022      	beq.n	800275e <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002720:	b29b      	uxth	r3, r3
 8002722:	461a      	mov	r2, r3
 8002724:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	00db      	lsls	r3, r3, #3
 800272a:	4413      	add	r3, r2
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	6812      	ldr	r2, [r2, #0]
 8002730:	4413      	add	r3, r2
 8002732:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002736:	881b      	ldrh	r3, [r3, #0]
 8002738:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800273c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8002740:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002744:	2b00      	cmp	r3, #0
 8002746:	d02c      	beq.n	80027a2 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6818      	ldr	r0, [r3, #0]
 800274c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800274e:	6959      	ldr	r1, [r3, #20]
 8002750:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002752:	891a      	ldrh	r2, [r3, #8]
 8002754:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002758:	f005 fae2 	bl	8007d20 <USB_ReadPMA>
 800275c:	e021      	b.n	80027a2 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002766:	b29b      	uxth	r3, r3
 8002768:	461a      	mov	r2, r3
 800276a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800276c:	781b      	ldrb	r3, [r3, #0]
 800276e:	00db      	lsls	r3, r3, #3
 8002770:	4413      	add	r3, r2
 8002772:	687a      	ldr	r2, [r7, #4]
 8002774:	6812      	ldr	r2, [r2, #0]
 8002776:	4413      	add	r3, r2
 8002778:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800277c:	881b      	ldrh	r3, [r3, #0]
 800277e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002782:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8002786:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800278a:	2b00      	cmp	r3, #0
 800278c:	d009      	beq.n	80027a2 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6818      	ldr	r0, [r3, #0]
 8002792:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002794:	6959      	ldr	r1, [r3, #20]
 8002796:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002798:	895a      	ldrh	r2, [r3, #10]
 800279a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800279e:	f005 fabf 	bl	8007d20 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80027a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027a4:	69da      	ldr	r2, [r3, #28]
 80027a6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80027aa:	441a      	add	r2, r3
 80027ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027ae:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80027b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027b2:	695a      	ldr	r2, [r3, #20]
 80027b4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80027b8:	441a      	add	r2, r3
 80027ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027bc:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80027be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027c0:	699b      	ldr	r3, [r3, #24]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d005      	beq.n	80027d2 <PCD_EP_ISR_Handler+0x41e>
 80027c6:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80027ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027cc:	691b      	ldr	r3, [r3, #16]
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d206      	bcs.n	80027e0 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80027d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027d4:	781b      	ldrb	r3, [r3, #0]
 80027d6:	4619      	mov	r1, r3
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	f007 f987 	bl	8009aec <HAL_PCD_DataOutStageCallback>
 80027de:	e005      	b.n	80027ec <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80027e6:	4618      	mov	r0, r3
 80027e8:	f004 fb73 	bl	8006ed2 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80027ec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80027ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	f000 8117 	beq.w	8002a26 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 80027f8:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80027fc:	4613      	mov	r3, r2
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	4413      	add	r3, r2
 8002802:	00db      	lsls	r3, r3, #3
 8002804:	3310      	adds	r3, #16
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	4413      	add	r3, r2
 800280a:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	461a      	mov	r2, r3
 8002812:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	4413      	add	r3, r2
 800281a:	881b      	ldrh	r3, [r3, #0]
 800281c:	b29b      	uxth	r3, r3
 800281e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002822:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002826:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	461a      	mov	r2, r3
 800282e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	441a      	add	r2, r3
 8002836:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002838:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800283c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002840:	b29b      	uxth	r3, r3
 8002842:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002844:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002846:	78db      	ldrb	r3, [r3, #3]
 8002848:	2b01      	cmp	r3, #1
 800284a:	f040 80a1 	bne.w	8002990 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800284e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002850:	2200      	movs	r2, #0
 8002852:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002854:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002856:	7b1b      	ldrb	r3, [r3, #12]
 8002858:	2b00      	cmp	r3, #0
 800285a:	f000 8092 	beq.w	8002982 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800285e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002864:	2b00      	cmp	r3, #0
 8002866:	d046      	beq.n	80028f6 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002868:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800286a:	785b      	ldrb	r3, [r3, #1]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d126      	bne.n	80028be <PCD_EP_ISR_Handler+0x50a>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	617b      	str	r3, [r7, #20]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800287e:	b29b      	uxth	r3, r3
 8002880:	461a      	mov	r2, r3
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	4413      	add	r3, r2
 8002886:	617b      	str	r3, [r7, #20]
 8002888:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800288a:	781b      	ldrb	r3, [r3, #0]
 800288c:	00da      	lsls	r2, r3, #3
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	4413      	add	r3, r2
 8002892:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002896:	613b      	str	r3, [r7, #16]
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	881b      	ldrh	r3, [r3, #0]
 800289c:	b29b      	uxth	r3, r3
 800289e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028a2:	b29a      	uxth	r2, r3
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	801a      	strh	r2, [r3, #0]
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	881b      	ldrh	r3, [r3, #0]
 80028ac:	b29b      	uxth	r3, r3
 80028ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80028b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80028b6:	b29a      	uxth	r2, r3
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	801a      	strh	r2, [r3, #0]
 80028bc:	e061      	b.n	8002982 <PCD_EP_ISR_Handler+0x5ce>
 80028be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028c0:	785b      	ldrb	r3, [r3, #1]
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d15d      	bne.n	8002982 <PCD_EP_ISR_Handler+0x5ce>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	61fb      	str	r3, [r7, #28]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80028d4:	b29b      	uxth	r3, r3
 80028d6:	461a      	mov	r2, r3
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	4413      	add	r3, r2
 80028dc:	61fb      	str	r3, [r7, #28]
 80028de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	00da      	lsls	r2, r3, #3
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	4413      	add	r3, r2
 80028e8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80028ec:	61bb      	str	r3, [r7, #24]
 80028ee:	69bb      	ldr	r3, [r7, #24]
 80028f0:	2200      	movs	r2, #0
 80028f2:	801a      	strh	r2, [r3, #0]
 80028f4:	e045      	b.n	8002982 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028fe:	785b      	ldrb	r3, [r3, #1]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d126      	bne.n	8002952 <PCD_EP_ISR_Handler+0x59e>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	627b      	str	r3, [r7, #36]	@ 0x24
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002912:	b29b      	uxth	r3, r3
 8002914:	461a      	mov	r2, r3
 8002916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002918:	4413      	add	r3, r2
 800291a:	627b      	str	r3, [r7, #36]	@ 0x24
 800291c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	00da      	lsls	r2, r3, #3
 8002922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002924:	4413      	add	r3, r2
 8002926:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800292a:	623b      	str	r3, [r7, #32]
 800292c:	6a3b      	ldr	r3, [r7, #32]
 800292e:	881b      	ldrh	r3, [r3, #0]
 8002930:	b29b      	uxth	r3, r3
 8002932:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002936:	b29a      	uxth	r2, r3
 8002938:	6a3b      	ldr	r3, [r7, #32]
 800293a:	801a      	strh	r2, [r3, #0]
 800293c:	6a3b      	ldr	r3, [r7, #32]
 800293e:	881b      	ldrh	r3, [r3, #0]
 8002940:	b29b      	uxth	r3, r3
 8002942:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002946:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800294a:	b29a      	uxth	r2, r3
 800294c:	6a3b      	ldr	r3, [r7, #32]
 800294e:	801a      	strh	r2, [r3, #0]
 8002950:	e017      	b.n	8002982 <PCD_EP_ISR_Handler+0x5ce>
 8002952:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002954:	785b      	ldrb	r3, [r3, #1]
 8002956:	2b01      	cmp	r3, #1
 8002958:	d113      	bne.n	8002982 <PCD_EP_ISR_Handler+0x5ce>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002962:	b29b      	uxth	r3, r3
 8002964:	461a      	mov	r2, r3
 8002966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002968:	4413      	add	r3, r2
 800296a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800296c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	00da      	lsls	r2, r3, #3
 8002972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002974:	4413      	add	r3, r2
 8002976:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800297a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800297c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800297e:	2200      	movs	r2, #0
 8002980:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002982:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	4619      	mov	r1, r3
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f007 f8ca 	bl	8009b22 <HAL_PCD_DataInStageCallback>
 800298e:	e04a      	b.n	8002a26 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002990:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002992:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002996:	2b00      	cmp	r3, #0
 8002998:	d13f      	bne.n	8002a1a <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80029a2:	b29b      	uxth	r3, r3
 80029a4:	461a      	mov	r2, r3
 80029a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	00db      	lsls	r3, r3, #3
 80029ac:	4413      	add	r3, r2
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	6812      	ldr	r2, [r2, #0]
 80029b2:	4413      	add	r3, r2
 80029b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80029b8:	881b      	ldrh	r3, [r3, #0]
 80029ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029be:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 80029c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029c2:	699a      	ldr	r2, [r3, #24]
 80029c4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d906      	bls.n	80029d8 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 80029ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029cc:	699a      	ldr	r2, [r3, #24]
 80029ce:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80029d0:	1ad2      	subs	r2, r2, r3
 80029d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029d4:	619a      	str	r2, [r3, #24]
 80029d6:	e002      	b.n	80029de <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 80029d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029da:	2200      	movs	r2, #0
 80029dc:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80029de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029e0:	699b      	ldr	r3, [r3, #24]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d106      	bne.n	80029f4 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80029e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	4619      	mov	r1, r3
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f007 f898 	bl	8009b22 <HAL_PCD_DataInStageCallback>
 80029f2:	e018      	b.n	8002a26 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80029f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029f6:	695a      	ldr	r2, [r3, #20]
 80029f8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80029fa:	441a      	add	r2, r3
 80029fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029fe:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8002a00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a02:	69da      	ldr	r2, [r3, #28]
 8002a04:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002a06:	441a      	add	r2, r3
 8002a08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a0a:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002a12:	4618      	mov	r0, r3
 8002a14:	f004 fa5d 	bl	8006ed2 <USB_EPStartXfer>
 8002a18:	e005      	b.n	8002a26 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002a1a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f000 f917 	bl	8002c54 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002a2e:	b29b      	uxth	r3, r3
 8002a30:	b21b      	sxth	r3, r3
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	f6ff acc3 	blt.w	80023be <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3748      	adds	r7, #72	@ 0x48
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002a42:	b580      	push	{r7, lr}
 8002a44:	b088      	sub	sp, #32
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	60f8      	str	r0, [r7, #12]
 8002a4a:	60b9      	str	r1, [r7, #8]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002a50:	88fb      	ldrh	r3, [r7, #6]
 8002a52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d07c      	beq.n	8002b54 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a62:	b29b      	uxth	r3, r3
 8002a64:	461a      	mov	r2, r3
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	00db      	lsls	r3, r3, #3
 8002a6c:	4413      	add	r3, r2
 8002a6e:	68fa      	ldr	r2, [r7, #12]
 8002a70:	6812      	ldr	r2, [r2, #0]
 8002a72:	4413      	add	r3, r2
 8002a74:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002a78:	881b      	ldrh	r3, [r3, #0]
 8002a7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a7e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	699a      	ldr	r2, [r3, #24]
 8002a84:	8b7b      	ldrh	r3, [r7, #26]
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d306      	bcc.n	8002a98 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	699a      	ldr	r2, [r3, #24]
 8002a8e:	8b7b      	ldrh	r3, [r7, #26]
 8002a90:	1ad2      	subs	r2, r2, r3
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	619a      	str	r2, [r3, #24]
 8002a96:	e002      	b.n	8002a9e <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	699b      	ldr	r3, [r3, #24]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d123      	bne.n	8002aee <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	461a      	mov	r2, r3
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	781b      	ldrb	r3, [r3, #0]
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	4413      	add	r3, r2
 8002ab4:	881b      	ldrh	r3, [r3, #0]
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002abc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ac0:	833b      	strh	r3, [r7, #24]
 8002ac2:	8b3b      	ldrh	r3, [r7, #24]
 8002ac4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002ac8:	833b      	strh	r3, [r7, #24]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	461a      	mov	r2, r3
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	441a      	add	r2, r3
 8002ad8:	8b3b      	ldrh	r3, [r7, #24]
 8002ada:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002ade:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002ae2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ae6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002aee:	88fb      	ldrh	r3, [r7, #6]
 8002af0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d01f      	beq.n	8002b38 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	461a      	mov	r2, r3
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	781b      	ldrb	r3, [r3, #0]
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	4413      	add	r3, r2
 8002b06:	881b      	ldrh	r3, [r3, #0]
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002b0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b12:	82fb      	strh	r3, [r7, #22]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	461a      	mov	r2, r3
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	441a      	add	r2, r3
 8002b22:	8afb      	ldrh	r3, [r7, #22]
 8002b24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002b28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002b2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b30:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002b34:	b29b      	uxth	r3, r3
 8002b36:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002b38:	8b7b      	ldrh	r3, [r7, #26]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	f000 8085 	beq.w	8002c4a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	6818      	ldr	r0, [r3, #0]
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	6959      	ldr	r1, [r3, #20]
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	891a      	ldrh	r2, [r3, #8]
 8002b4c:	8b7b      	ldrh	r3, [r7, #26]
 8002b4e:	f005 f8e7 	bl	8007d20 <USB_ReadPMA>
 8002b52:	e07a      	b.n	8002c4a <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b5c:	b29b      	uxth	r3, r3
 8002b5e:	461a      	mov	r2, r3
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	00db      	lsls	r3, r3, #3
 8002b66:	4413      	add	r3, r2
 8002b68:	68fa      	ldr	r2, [r7, #12]
 8002b6a:	6812      	ldr	r2, [r2, #0]
 8002b6c:	4413      	add	r3, r2
 8002b6e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002b72:	881b      	ldrh	r3, [r3, #0]
 8002b74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b78:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	699a      	ldr	r2, [r3, #24]
 8002b7e:	8b7b      	ldrh	r3, [r7, #26]
 8002b80:	429a      	cmp	r2, r3
 8002b82:	d306      	bcc.n	8002b92 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	699a      	ldr	r2, [r3, #24]
 8002b88:	8b7b      	ldrh	r3, [r7, #26]
 8002b8a:	1ad2      	subs	r2, r2, r3
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	619a      	str	r2, [r3, #24]
 8002b90:	e002      	b.n	8002b98 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	2200      	movs	r2, #0
 8002b96:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	699b      	ldr	r3, [r3, #24]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d123      	bne.n	8002be8 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	781b      	ldrb	r3, [r3, #0]
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	4413      	add	r3, r2
 8002bae:	881b      	ldrh	r3, [r3, #0]
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002bb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002bba:	83fb      	strh	r3, [r7, #30]
 8002bbc:	8bfb      	ldrh	r3, [r7, #30]
 8002bbe:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002bc2:	83fb      	strh	r3, [r7, #30]
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	461a      	mov	r2, r3
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	781b      	ldrb	r3, [r3, #0]
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	441a      	add	r2, r3
 8002bd2:	8bfb      	ldrh	r3, [r7, #30]
 8002bd4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002bd8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002bdc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002be0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002be8:	88fb      	ldrh	r3, [r7, #6]
 8002bea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d11f      	bne.n	8002c32 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	009b      	lsls	r3, r3, #2
 8002bfe:	4413      	add	r3, r2
 8002c00:	881b      	ldrh	r3, [r3, #0]
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002c08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c0c:	83bb      	strh	r3, [r7, #28]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	461a      	mov	r2, r3
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	781b      	ldrb	r3, [r3, #0]
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	441a      	add	r2, r3
 8002c1c:	8bbb      	ldrh	r3, [r7, #28]
 8002c1e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002c22:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002c26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c2a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002c2e:	b29b      	uxth	r3, r3
 8002c30:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002c32:	8b7b      	ldrh	r3, [r7, #26]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d008      	beq.n	8002c4a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6818      	ldr	r0, [r3, #0]
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	6959      	ldr	r1, [r3, #20]
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	895a      	ldrh	r2, [r3, #10]
 8002c44:	8b7b      	ldrh	r3, [r7, #26]
 8002c46:	f005 f86b 	bl	8007d20 <USB_ReadPMA>
    }
  }

  return count;
 8002c4a:	8b7b      	ldrh	r3, [r7, #26]
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3720      	adds	r7, #32
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}

08002c54 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b0a6      	sub	sp, #152	@ 0x98
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	60f8      	str	r0, [r7, #12]
 8002c5c:	60b9      	str	r1, [r7, #8]
 8002c5e:	4613      	mov	r3, r2
 8002c60:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002c62:	88fb      	ldrh	r3, [r7, #6]
 8002c64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	f000 81f7 	beq.w	800305c <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c76:	b29b      	uxth	r3, r3
 8002c78:	461a      	mov	r2, r3
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	00db      	lsls	r3, r3, #3
 8002c80:	4413      	add	r3, r2
 8002c82:	68fa      	ldr	r2, [r7, #12]
 8002c84:	6812      	ldr	r2, [r2, #0]
 8002c86:	4413      	add	r3, r2
 8002c88:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002c8c:	881b      	ldrh	r3, [r3, #0]
 8002c8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c92:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	699a      	ldr	r2, [r3, #24]
 8002c9a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d907      	bls.n	8002cb2 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	699a      	ldr	r2, [r3, #24]
 8002ca6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002caa:	1ad2      	subs	r2, r2, r3
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	619a      	str	r2, [r3, #24]
 8002cb0:	e002      	b.n	8002cb8 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	699b      	ldr	r3, [r3, #24]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	f040 80e1 	bne.w	8002e84 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	785b      	ldrb	r3, [r3, #1]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d126      	bne.n	8002d18 <HAL_PCD_EP_DB_Transmit+0xc4>
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	633b      	str	r3, [r7, #48]	@ 0x30
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	461a      	mov	r2, r3
 8002cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cde:	4413      	add	r3, r2
 8002ce0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	00da      	lsls	r2, r3, #3
 8002ce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cea:	4413      	add	r3, r2
 8002cec:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002cf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cf4:	881b      	ldrh	r3, [r3, #0]
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002cfc:	b29a      	uxth	r2, r3
 8002cfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d00:	801a      	strh	r2, [r3, #0]
 8002d02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d04:	881b      	ldrh	r3, [r3, #0]
 8002d06:	b29b      	uxth	r3, r3
 8002d08:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d0c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d10:	b29a      	uxth	r2, r3
 8002d12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d14:	801a      	strh	r2, [r3, #0]
 8002d16:	e01a      	b.n	8002d4e <HAL_PCD_EP_DB_Transmit+0xfa>
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	785b      	ldrb	r3, [r3, #1]
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d116      	bne.n	8002d4e <HAL_PCD_EP_DB_Transmit+0xfa>
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d2e:	b29b      	uxth	r3, r3
 8002d30:	461a      	mov	r2, r3
 8002d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d34:	4413      	add	r3, r2
 8002d36:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	781b      	ldrb	r3, [r3, #0]
 8002d3c:	00da      	lsls	r2, r3, #3
 8002d3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d40:	4413      	add	r3, r2
 8002d42:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002d46:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	785b      	ldrb	r3, [r3, #1]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d126      	bne.n	8002daa <HAL_PCD_EP_DB_Transmit+0x156>
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	623b      	str	r3, [r7, #32]
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	6a3b      	ldr	r3, [r7, #32]
 8002d70:	4413      	add	r3, r2
 8002d72:	623b      	str	r3, [r7, #32]
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	00da      	lsls	r2, r3, #3
 8002d7a:	6a3b      	ldr	r3, [r7, #32]
 8002d7c:	4413      	add	r3, r2
 8002d7e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002d82:	61fb      	str	r3, [r7, #28]
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	881b      	ldrh	r3, [r3, #0]
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d8e:	b29a      	uxth	r2, r3
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	801a      	strh	r2, [r3, #0]
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	881b      	ldrh	r3, [r3, #0]
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002da2:	b29a      	uxth	r2, r3
 8002da4:	69fb      	ldr	r3, [r7, #28]
 8002da6:	801a      	strh	r2, [r3, #0]
 8002da8:	e017      	b.n	8002dda <HAL_PCD_EP_DB_Transmit+0x186>
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	785b      	ldrb	r3, [r3, #1]
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d113      	bne.n	8002dda <HAL_PCD_EP_DB_Transmit+0x186>
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dc0:	4413      	add	r3, r2
 8002dc2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	00da      	lsls	r2, r3, #3
 8002dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dcc:	4413      	add	r3, r2
 8002dce:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002dd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	78db      	ldrb	r3, [r3, #3]
 8002dde:	2b02      	cmp	r3, #2
 8002de0:	d123      	bne.n	8002e2a <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	461a      	mov	r2, r3
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	4413      	add	r3, r2
 8002df0:	881b      	ldrh	r3, [r3, #0]
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002df8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002dfc:	837b      	strh	r3, [r7, #26]
 8002dfe:	8b7b      	ldrh	r3, [r7, #26]
 8002e00:	f083 0320 	eor.w	r3, r3, #32
 8002e04:	837b      	strh	r3, [r7, #26]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	441a      	add	r2, r3
 8002e14:	8b7b      	ldrh	r3, [r7, #26]
 8002e16:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e1a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	4619      	mov	r1, r3
 8002e30:	68f8      	ldr	r0, [r7, #12]
 8002e32:	f006 fe76 	bl	8009b22 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002e36:	88fb      	ldrh	r3, [r7, #6]
 8002e38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d01f      	beq.n	8002e80 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	461a      	mov	r2, r3
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	4413      	add	r3, r2
 8002e4e:	881b      	ldrh	r3, [r3, #0]
 8002e50:	b29b      	uxth	r3, r3
 8002e52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e5a:	833b      	strh	r3, [r7, #24]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	461a      	mov	r2, r3
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	781b      	ldrb	r3, [r3, #0]
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	441a      	add	r2, r3
 8002e6a:	8b3b      	ldrh	r3, [r7, #24]
 8002e6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e74:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e7c:	b29b      	uxth	r3, r3
 8002e7e:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8002e80:	2300      	movs	r3, #0
 8002e82:	e31f      	b.n	80034c4 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002e84:	88fb      	ldrh	r3, [r7, #6]
 8002e86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d021      	beq.n	8002ed2 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	461a      	mov	r2, r3
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	781b      	ldrb	r3, [r3, #0]
 8002e98:	009b      	lsls	r3, r3, #2
 8002e9a:	4413      	add	r3, r2
 8002e9c:	881b      	ldrh	r3, [r3, #0]
 8002e9e:	b29b      	uxth	r3, r3
 8002ea0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002ea4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ea8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	781b      	ldrb	r3, [r3, #0]
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	441a      	add	r2, r3
 8002eba:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002ebe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002ec2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002ec6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002eca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ece:	b29b      	uxth	r3, r3
 8002ed0:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002ed2:	68bb      	ldr	r3, [r7, #8]
 8002ed4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	f040 82ca 	bne.w	8003472 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	695a      	ldr	r2, [r3, #20]
 8002ee2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002ee6:	441a      	add	r2, r3
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	69da      	ldr	r2, [r3, #28]
 8002ef0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002ef4:	441a      	add	r2, r3
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	6a1a      	ldr	r2, [r3, #32]
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	691b      	ldr	r3, [r3, #16]
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d309      	bcc.n	8002f1a <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	691b      	ldr	r3, [r3, #16]
 8002f0a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	6a1a      	ldr	r2, [r3, #32]
 8002f10:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f12:	1ad2      	subs	r2, r2, r3
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	621a      	str	r2, [r3, #32]
 8002f18:	e015      	b.n	8002f46 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	6a1b      	ldr	r3, [r3, #32]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d107      	bne.n	8002f32 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8002f22:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002f26:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002f30:	e009      	b.n	8002f46 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	2200      	movs	r2, #0
 8002f36:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	6a1b      	ldr	r3, [r3, #32]
 8002f3e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	2200      	movs	r2, #0
 8002f44:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	785b      	ldrb	r3, [r3, #1]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d15f      	bne.n	800300e <HAL_PCD_EP_DB_Transmit+0x3ba>
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	643b      	str	r3, [r7, #64]	@ 0x40
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f5c:	b29b      	uxth	r3, r3
 8002f5e:	461a      	mov	r2, r3
 8002f60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f62:	4413      	add	r3, r2
 8002f64:	643b      	str	r3, [r7, #64]	@ 0x40
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	781b      	ldrb	r3, [r3, #0]
 8002f6a:	00da      	lsls	r2, r3, #3
 8002f6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f6e:	4413      	add	r3, r2
 8002f70:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002f74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f78:	881b      	ldrh	r3, [r3, #0]
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f80:	b29a      	uxth	r2, r3
 8002f82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f84:	801a      	strh	r2, [r3, #0]
 8002f86:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d10a      	bne.n	8002fa2 <HAL_PCD_EP_DB_Transmit+0x34e>
 8002f8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f8e:	881b      	ldrh	r3, [r3, #0]
 8002f90:	b29b      	uxth	r3, r3
 8002f92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002f96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002f9a:	b29a      	uxth	r2, r3
 8002f9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f9e:	801a      	strh	r2, [r3, #0]
 8002fa0:	e051      	b.n	8003046 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002fa2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fa4:	2b3e      	cmp	r3, #62	@ 0x3e
 8002fa6:	d816      	bhi.n	8002fd6 <HAL_PCD_EP_DB_Transmit+0x382>
 8002fa8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002faa:	085b      	lsrs	r3, r3, #1
 8002fac:	653b      	str	r3, [r7, #80]	@ 0x50
 8002fae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fb0:	f003 0301 	and.w	r3, r3, #1
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d002      	beq.n	8002fbe <HAL_PCD_EP_DB_Transmit+0x36a>
 8002fb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002fba:	3301      	adds	r3, #1
 8002fbc:	653b      	str	r3, [r7, #80]	@ 0x50
 8002fbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fc0:	881b      	ldrh	r3, [r3, #0]
 8002fc2:	b29a      	uxth	r2, r3
 8002fc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002fc6:	b29b      	uxth	r3, r3
 8002fc8:	029b      	lsls	r3, r3, #10
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	b29a      	uxth	r2, r3
 8002fd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fd2:	801a      	strh	r2, [r3, #0]
 8002fd4:	e037      	b.n	8003046 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002fd6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fd8:	095b      	lsrs	r3, r3, #5
 8002fda:	653b      	str	r3, [r7, #80]	@ 0x50
 8002fdc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fde:	f003 031f 	and.w	r3, r3, #31
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d102      	bne.n	8002fec <HAL_PCD_EP_DB_Transmit+0x398>
 8002fe6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002fe8:	3b01      	subs	r3, #1
 8002fea:	653b      	str	r3, [r7, #80]	@ 0x50
 8002fec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fee:	881b      	ldrh	r3, [r3, #0]
 8002ff0:	b29a      	uxth	r2, r3
 8002ff2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ff4:	b29b      	uxth	r3, r3
 8002ff6:	029b      	lsls	r3, r3, #10
 8002ff8:	b29b      	uxth	r3, r3
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	b29b      	uxth	r3, r3
 8002ffe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003002:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003006:	b29a      	uxth	r2, r3
 8003008:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800300a:	801a      	strh	r2, [r3, #0]
 800300c:	e01b      	b.n	8003046 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	785b      	ldrb	r3, [r3, #1]
 8003012:	2b01      	cmp	r3, #1
 8003014:	d117      	bne.n	8003046 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003024:	b29b      	uxth	r3, r3
 8003026:	461a      	mov	r2, r3
 8003028:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800302a:	4413      	add	r3, r2
 800302c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	00da      	lsls	r2, r3, #3
 8003034:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003036:	4413      	add	r3, r2
 8003038:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800303c:	647b      	str	r3, [r7, #68]	@ 0x44
 800303e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003040:	b29a      	uxth	r2, r3
 8003042:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003044:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6818      	ldr	r0, [r3, #0]
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	6959      	ldr	r1, [r3, #20]
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	891a      	ldrh	r2, [r3, #8]
 8003052:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003054:	b29b      	uxth	r3, r3
 8003056:	f004 fe20 	bl	8007c9a <USB_WritePMA>
 800305a:	e20a      	b.n	8003472 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003064:	b29b      	uxth	r3, r3
 8003066:	461a      	mov	r2, r3
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	781b      	ldrb	r3, [r3, #0]
 800306c:	00db      	lsls	r3, r3, #3
 800306e:	4413      	add	r3, r2
 8003070:	68fa      	ldr	r2, [r7, #12]
 8003072:	6812      	ldr	r2, [r2, #0]
 8003074:	4413      	add	r3, r2
 8003076:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800307a:	881b      	ldrh	r3, [r3, #0]
 800307c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003080:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	699a      	ldr	r2, [r3, #24]
 8003088:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800308c:	429a      	cmp	r2, r3
 800308e:	d307      	bcc.n	80030a0 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	699a      	ldr	r2, [r3, #24]
 8003094:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003098:	1ad2      	subs	r2, r2, r3
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	619a      	str	r2, [r3, #24]
 800309e:	e002      	b.n	80030a6 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	2200      	movs	r2, #0
 80030a4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	699b      	ldr	r3, [r3, #24]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	f040 80f6 	bne.w	800329c <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	785b      	ldrb	r3, [r3, #1]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d126      	bne.n	8003106 <HAL_PCD_EP_DB_Transmit+0x4b2>
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	677b      	str	r3, [r7, #116]	@ 0x74
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	461a      	mov	r2, r3
 80030ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030cc:	4413      	add	r3, r2
 80030ce:	677b      	str	r3, [r7, #116]	@ 0x74
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	00da      	lsls	r2, r3, #3
 80030d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030d8:	4413      	add	r3, r2
 80030da:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80030de:	673b      	str	r3, [r7, #112]	@ 0x70
 80030e0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80030e2:	881b      	ldrh	r3, [r3, #0]
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80030ea:	b29a      	uxth	r2, r3
 80030ec:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80030ee:	801a      	strh	r2, [r3, #0]
 80030f0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80030f2:	881b      	ldrh	r3, [r3, #0]
 80030f4:	b29b      	uxth	r3, r3
 80030f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80030fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80030fe:	b29a      	uxth	r2, r3
 8003100:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003102:	801a      	strh	r2, [r3, #0]
 8003104:	e01a      	b.n	800313c <HAL_PCD_EP_DB_Transmit+0x4e8>
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	785b      	ldrb	r3, [r3, #1]
 800310a:	2b01      	cmp	r3, #1
 800310c:	d116      	bne.n	800313c <HAL_PCD_EP_DB_Transmit+0x4e8>
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800311c:	b29b      	uxth	r3, r3
 800311e:	461a      	mov	r2, r3
 8003120:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003122:	4413      	add	r3, r2
 8003124:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	00da      	lsls	r2, r3, #3
 800312c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800312e:	4413      	add	r3, r2
 8003130:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003134:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003136:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003138:	2200      	movs	r2, #0
 800313a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	785b      	ldrb	r3, [r3, #1]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d12f      	bne.n	80031ac <HAL_PCD_EP_DB_Transmit+0x558>
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800315c:	b29b      	uxth	r3, r3
 800315e:	461a      	mov	r2, r3
 8003160:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003164:	4413      	add	r3, r2
 8003166:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	781b      	ldrb	r3, [r3, #0]
 800316e:	00da      	lsls	r2, r3, #3
 8003170:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003174:	4413      	add	r3, r2
 8003176:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800317a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800317e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003182:	881b      	ldrh	r3, [r3, #0]
 8003184:	b29b      	uxth	r3, r3
 8003186:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800318a:	b29a      	uxth	r2, r3
 800318c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003190:	801a      	strh	r2, [r3, #0]
 8003192:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003196:	881b      	ldrh	r3, [r3, #0]
 8003198:	b29b      	uxth	r3, r3
 800319a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800319e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80031a2:	b29a      	uxth	r2, r3
 80031a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80031a8:	801a      	strh	r2, [r3, #0]
 80031aa:	e01c      	b.n	80031e6 <HAL_PCD_EP_DB_Transmit+0x592>
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	785b      	ldrb	r3, [r3, #1]
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d118      	bne.n	80031e6 <HAL_PCD_EP_DB_Transmit+0x592>
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80031bc:	b29b      	uxth	r3, r3
 80031be:	461a      	mov	r2, r3
 80031c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80031c4:	4413      	add	r3, r2
 80031c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	781b      	ldrb	r3, [r3, #0]
 80031ce:	00da      	lsls	r2, r3, #3
 80031d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80031d4:	4413      	add	r3, r2
 80031d6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80031da:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80031de:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80031e2:	2200      	movs	r2, #0
 80031e4:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	78db      	ldrb	r3, [r3, #3]
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d127      	bne.n	800323e <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	461a      	mov	r2, r3
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	4413      	add	r3, r2
 80031fc:	881b      	ldrh	r3, [r3, #0]
 80031fe:	b29b      	uxth	r3, r3
 8003200:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003204:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003208:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800320c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003210:	f083 0320 	eor.w	r3, r3, #32
 8003214:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	461a      	mov	r2, r3
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	441a      	add	r2, r3
 8003226:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800322a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800322e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003232:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003236:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800323a:	b29b      	uxth	r3, r3
 800323c:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	4619      	mov	r1, r3
 8003244:	68f8      	ldr	r0, [r7, #12]
 8003246:	f006 fc6c 	bl	8009b22 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800324a:	88fb      	ldrh	r3, [r7, #6]
 800324c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d121      	bne.n	8003298 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	461a      	mov	r2, r3
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	781b      	ldrb	r3, [r3, #0]
 800325e:	009b      	lsls	r3, r3, #2
 8003260:	4413      	add	r3, r2
 8003262:	881b      	ldrh	r3, [r3, #0]
 8003264:	b29b      	uxth	r3, r3
 8003266:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800326a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800326e:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	461a      	mov	r2, r3
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	441a      	add	r2, r3
 8003280:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8003284:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003288:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800328c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003290:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003294:	b29b      	uxth	r3, r3
 8003296:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8003298:	2300      	movs	r3, #0
 800329a:	e113      	b.n	80034c4 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800329c:	88fb      	ldrh	r3, [r7, #6]
 800329e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d121      	bne.n	80032ea <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	461a      	mov	r2, r3
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	781b      	ldrb	r3, [r3, #0]
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	4413      	add	r3, r2
 80032b4:	881b      	ldrh	r3, [r3, #0]
 80032b6:	b29b      	uxth	r3, r3
 80032b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80032bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032c0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	461a      	mov	r2, r3
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	781b      	ldrb	r3, [r3, #0]
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	441a      	add	r2, r3
 80032d2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80032d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80032da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80032de:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80032e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032e6:	b29b      	uxth	r3, r3
 80032e8:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	f040 80be 	bne.w	8003472 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	695a      	ldr	r2, [r3, #20]
 80032fa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80032fe:	441a      	add	r2, r3
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	69da      	ldr	r2, [r3, #28]
 8003308:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800330c:	441a      	add	r2, r3
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	6a1a      	ldr	r2, [r3, #32]
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	691b      	ldr	r3, [r3, #16]
 800331a:	429a      	cmp	r2, r3
 800331c:	d309      	bcc.n	8003332 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	691b      	ldr	r3, [r3, #16]
 8003322:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	6a1a      	ldr	r2, [r3, #32]
 8003328:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800332a:	1ad2      	subs	r2, r2, r3
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	621a      	str	r2, [r3, #32]
 8003330:	e015      	b.n	800335e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	6a1b      	ldr	r3, [r3, #32]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d107      	bne.n	800334a <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800333a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800333e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	2200      	movs	r2, #0
 8003344:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003348:	e009      	b.n	800335e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	6a1b      	ldr	r3, [r3, #32]
 800334e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	2200      	movs	r2, #0
 8003354:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	2200      	movs	r2, #0
 800335a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	785b      	ldrb	r3, [r3, #1]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d15f      	bne.n	800342c <HAL_PCD_EP_DB_Transmit+0x7d8>
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800337a:	b29b      	uxth	r3, r3
 800337c:	461a      	mov	r2, r3
 800337e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003380:	4413      	add	r3, r2
 8003382:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	781b      	ldrb	r3, [r3, #0]
 8003388:	00da      	lsls	r2, r3, #3
 800338a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800338c:	4413      	add	r3, r2
 800338e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003392:	667b      	str	r3, [r7, #100]	@ 0x64
 8003394:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003396:	881b      	ldrh	r3, [r3, #0]
 8003398:	b29b      	uxth	r3, r3
 800339a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800339e:	b29a      	uxth	r2, r3
 80033a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80033a2:	801a      	strh	r2, [r3, #0]
 80033a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d10a      	bne.n	80033c0 <HAL_PCD_EP_DB_Transmit+0x76c>
 80033aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80033ac:	881b      	ldrh	r3, [r3, #0]
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80033b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80033b8:	b29a      	uxth	r2, r3
 80033ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80033bc:	801a      	strh	r2, [r3, #0]
 80033be:	e04e      	b.n	800345e <HAL_PCD_EP_DB_Transmit+0x80a>
 80033c0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033c2:	2b3e      	cmp	r3, #62	@ 0x3e
 80033c4:	d816      	bhi.n	80033f4 <HAL_PCD_EP_DB_Transmit+0x7a0>
 80033c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033c8:	085b      	lsrs	r3, r3, #1
 80033ca:	663b      	str	r3, [r7, #96]	@ 0x60
 80033cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033ce:	f003 0301 	and.w	r3, r3, #1
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d002      	beq.n	80033dc <HAL_PCD_EP_DB_Transmit+0x788>
 80033d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80033d8:	3301      	adds	r3, #1
 80033da:	663b      	str	r3, [r7, #96]	@ 0x60
 80033dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80033de:	881b      	ldrh	r3, [r3, #0]
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80033e4:	b29b      	uxth	r3, r3
 80033e6:	029b      	lsls	r3, r3, #10
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	4313      	orrs	r3, r2
 80033ec:	b29a      	uxth	r2, r3
 80033ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80033f0:	801a      	strh	r2, [r3, #0]
 80033f2:	e034      	b.n	800345e <HAL_PCD_EP_DB_Transmit+0x80a>
 80033f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033f6:	095b      	lsrs	r3, r3, #5
 80033f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80033fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033fc:	f003 031f 	and.w	r3, r3, #31
 8003400:	2b00      	cmp	r3, #0
 8003402:	d102      	bne.n	800340a <HAL_PCD_EP_DB_Transmit+0x7b6>
 8003404:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003406:	3b01      	subs	r3, #1
 8003408:	663b      	str	r3, [r7, #96]	@ 0x60
 800340a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800340c:	881b      	ldrh	r3, [r3, #0]
 800340e:	b29a      	uxth	r2, r3
 8003410:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003412:	b29b      	uxth	r3, r3
 8003414:	029b      	lsls	r3, r3, #10
 8003416:	b29b      	uxth	r3, r3
 8003418:	4313      	orrs	r3, r2
 800341a:	b29b      	uxth	r3, r3
 800341c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003420:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003424:	b29a      	uxth	r2, r3
 8003426:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003428:	801a      	strh	r2, [r3, #0]
 800342a:	e018      	b.n	800345e <HAL_PCD_EP_DB_Transmit+0x80a>
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	785b      	ldrb	r3, [r3, #1]
 8003430:	2b01      	cmp	r3, #1
 8003432:	d114      	bne.n	800345e <HAL_PCD_EP_DB_Transmit+0x80a>
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800343c:	b29b      	uxth	r3, r3
 800343e:	461a      	mov	r2, r3
 8003440:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003442:	4413      	add	r3, r2
 8003444:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	781b      	ldrb	r3, [r3, #0]
 800344a:	00da      	lsls	r2, r3, #3
 800344c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800344e:	4413      	add	r3, r2
 8003450:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003454:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003456:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003458:	b29a      	uxth	r2, r3
 800345a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800345c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	6818      	ldr	r0, [r3, #0]
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	6959      	ldr	r1, [r3, #20]
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	895a      	ldrh	r2, [r3, #10]
 800346a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800346c:	b29b      	uxth	r3, r3
 800346e:	f004 fc14 	bl	8007c9a <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	461a      	mov	r2, r3
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	4413      	add	r3, r2
 8003480:	881b      	ldrh	r3, [r3, #0]
 8003482:	b29b      	uxth	r3, r3
 8003484:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003488:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800348c:	82fb      	strh	r3, [r7, #22]
 800348e:	8afb      	ldrh	r3, [r7, #22]
 8003490:	f083 0310 	eor.w	r3, r3, #16
 8003494:	82fb      	strh	r3, [r7, #22]
 8003496:	8afb      	ldrh	r3, [r7, #22]
 8003498:	f083 0320 	eor.w	r3, r3, #32
 800349c:	82fb      	strh	r3, [r7, #22]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	461a      	mov	r2, r3
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	781b      	ldrb	r3, [r3, #0]
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	441a      	add	r2, r3
 80034ac:	8afb      	ldrh	r3, [r7, #22]
 80034ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80034b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80034b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034be:	b29b      	uxth	r3, r3
 80034c0:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80034c2:	2300      	movs	r3, #0
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3798      	adds	r7, #152	@ 0x98
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}

080034cc <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b087      	sub	sp, #28
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	60f8      	str	r0, [r7, #12]
 80034d4:	607b      	str	r3, [r7, #4]
 80034d6:	460b      	mov	r3, r1
 80034d8:	817b      	strh	r3, [r7, #10]
 80034da:	4613      	mov	r3, r2
 80034dc:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80034de:	897b      	ldrh	r3, [r7, #10]
 80034e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d00b      	beq.n	8003502 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80034ea:	897b      	ldrh	r3, [r7, #10]
 80034ec:	f003 0207 	and.w	r2, r3, #7
 80034f0:	4613      	mov	r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	4413      	add	r3, r2
 80034f6:	00db      	lsls	r3, r3, #3
 80034f8:	3310      	adds	r3, #16
 80034fa:	68fa      	ldr	r2, [r7, #12]
 80034fc:	4413      	add	r3, r2
 80034fe:	617b      	str	r3, [r7, #20]
 8003500:	e009      	b.n	8003516 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003502:	897a      	ldrh	r2, [r7, #10]
 8003504:	4613      	mov	r3, r2
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	4413      	add	r3, r2
 800350a:	00db      	lsls	r3, r3, #3
 800350c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003510:	68fa      	ldr	r2, [r7, #12]
 8003512:	4413      	add	r3, r2
 8003514:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003516:	893b      	ldrh	r3, [r7, #8]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d107      	bne.n	800352c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	2200      	movs	r2, #0
 8003520:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	b29a      	uxth	r2, r3
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	80da      	strh	r2, [r3, #6]
 800352a:	e00b      	b.n	8003544 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	2201      	movs	r2, #1
 8003530:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	b29a      	uxth	r2, r3
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	0c1b      	lsrs	r3, r3, #16
 800353e:	b29a      	uxth	r2, r3
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	371c      	adds	r7, #28
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr

08003552 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003552:	b480      	push	{r7}
 8003554:	b085      	sub	sp, #20
 8003556:	af00      	add	r7, sp, #0
 8003558:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2200      	movs	r2, #0
 800356c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8003576:	b29b      	uxth	r3, r3
 8003578:	f043 0301 	orr.w	r3, r3, #1
 800357c:	b29a      	uxth	r2, r3
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800358a:	b29b      	uxth	r3, r3
 800358c:	f043 0302 	orr.w	r3, r3, #2
 8003590:	b29a      	uxth	r2, r3
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8003598:	2300      	movs	r3, #0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3714      	adds	r7, #20
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr
	...

080035a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b085      	sub	sp, #20
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d141      	bne.n	800363a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80035b6:	4b4b      	ldr	r3, [pc, #300]	@ (80036e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80035be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035c2:	d131      	bne.n	8003628 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80035c4:	4b47      	ldr	r3, [pc, #284]	@ (80036e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035ca:	4a46      	ldr	r2, [pc, #280]	@ (80036e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80035d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80035d4:	4b43      	ldr	r3, [pc, #268]	@ (80036e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80035dc:	4a41      	ldr	r2, [pc, #260]	@ (80036e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80035e2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80035e4:	4b40      	ldr	r3, [pc, #256]	@ (80036e8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	2232      	movs	r2, #50	@ 0x32
 80035ea:	fb02 f303 	mul.w	r3, r2, r3
 80035ee:	4a3f      	ldr	r2, [pc, #252]	@ (80036ec <HAL_PWREx_ControlVoltageScaling+0x144>)
 80035f0:	fba2 2303 	umull	r2, r3, r2, r3
 80035f4:	0c9b      	lsrs	r3, r3, #18
 80035f6:	3301      	adds	r3, #1
 80035f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035fa:	e002      	b.n	8003602 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	3b01      	subs	r3, #1
 8003600:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003602:	4b38      	ldr	r3, [pc, #224]	@ (80036e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003604:	695b      	ldr	r3, [r3, #20]
 8003606:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800360a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800360e:	d102      	bne.n	8003616 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d1f2      	bne.n	80035fc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003616:	4b33      	ldr	r3, [pc, #204]	@ (80036e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003618:	695b      	ldr	r3, [r3, #20]
 800361a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800361e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003622:	d158      	bne.n	80036d6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003624:	2303      	movs	r3, #3
 8003626:	e057      	b.n	80036d8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003628:	4b2e      	ldr	r3, [pc, #184]	@ (80036e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800362a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800362e:	4a2d      	ldr	r2, [pc, #180]	@ (80036e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003630:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003634:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003638:	e04d      	b.n	80036d6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003640:	d141      	bne.n	80036c6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003642:	4b28      	ldr	r3, [pc, #160]	@ (80036e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800364a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800364e:	d131      	bne.n	80036b4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003650:	4b24      	ldr	r3, [pc, #144]	@ (80036e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003652:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003656:	4a23      	ldr	r2, [pc, #140]	@ (80036e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003658:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800365c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003660:	4b20      	ldr	r3, [pc, #128]	@ (80036e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003668:	4a1e      	ldr	r2, [pc, #120]	@ (80036e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800366a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800366e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003670:	4b1d      	ldr	r3, [pc, #116]	@ (80036e8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	2232      	movs	r2, #50	@ 0x32
 8003676:	fb02 f303 	mul.w	r3, r2, r3
 800367a:	4a1c      	ldr	r2, [pc, #112]	@ (80036ec <HAL_PWREx_ControlVoltageScaling+0x144>)
 800367c:	fba2 2303 	umull	r2, r3, r2, r3
 8003680:	0c9b      	lsrs	r3, r3, #18
 8003682:	3301      	adds	r3, #1
 8003684:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003686:	e002      	b.n	800368e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	3b01      	subs	r3, #1
 800368c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800368e:	4b15      	ldr	r3, [pc, #84]	@ (80036e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003690:	695b      	ldr	r3, [r3, #20]
 8003692:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003696:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800369a:	d102      	bne.n	80036a2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d1f2      	bne.n	8003688 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036a2:	4b10      	ldr	r3, [pc, #64]	@ (80036e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036a4:	695b      	ldr	r3, [r3, #20]
 80036a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036ae:	d112      	bne.n	80036d6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80036b0:	2303      	movs	r3, #3
 80036b2:	e011      	b.n	80036d8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80036b4:	4b0b      	ldr	r3, [pc, #44]	@ (80036e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036ba:	4a0a      	ldr	r2, [pc, #40]	@ (80036e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036c0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80036c4:	e007      	b.n	80036d6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80036c6:	4b07      	ldr	r3, [pc, #28]	@ (80036e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80036ce:	4a05      	ldr	r2, [pc, #20]	@ (80036e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036d0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80036d4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80036d6:	2300      	movs	r3, #0
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3714      	adds	r7, #20
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr
 80036e4:	40007000 	.word	0x40007000
 80036e8:	20000000 	.word	0x20000000
 80036ec:	431bde83 	.word	0x431bde83

080036f0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80036f0:	b480      	push	{r7}
 80036f2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80036f4:	4b05      	ldr	r3, [pc, #20]	@ (800370c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	4a04      	ldr	r2, [pc, #16]	@ (800370c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80036fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80036fe:	6093      	str	r3, [r2, #8]
}
 8003700:	bf00      	nop
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr
 800370a:	bf00      	nop
 800370c:	40007000 	.word	0x40007000

08003710 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b088      	sub	sp, #32
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d101      	bne.n	8003722 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e2fe      	b.n	8003d20 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0301 	and.w	r3, r3, #1
 800372a:	2b00      	cmp	r3, #0
 800372c:	d075      	beq.n	800381a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800372e:	4b97      	ldr	r3, [pc, #604]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	f003 030c 	and.w	r3, r3, #12
 8003736:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003738:	4b94      	ldr	r3, [pc, #592]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	f003 0303 	and.w	r3, r3, #3
 8003740:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003742:	69bb      	ldr	r3, [r7, #24]
 8003744:	2b0c      	cmp	r3, #12
 8003746:	d102      	bne.n	800374e <HAL_RCC_OscConfig+0x3e>
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	2b03      	cmp	r3, #3
 800374c:	d002      	beq.n	8003754 <HAL_RCC_OscConfig+0x44>
 800374e:	69bb      	ldr	r3, [r7, #24]
 8003750:	2b08      	cmp	r3, #8
 8003752:	d10b      	bne.n	800376c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003754:	4b8d      	ldr	r3, [pc, #564]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800375c:	2b00      	cmp	r3, #0
 800375e:	d05b      	beq.n	8003818 <HAL_RCC_OscConfig+0x108>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d157      	bne.n	8003818 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003768:	2301      	movs	r3, #1
 800376a:	e2d9      	b.n	8003d20 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003774:	d106      	bne.n	8003784 <HAL_RCC_OscConfig+0x74>
 8003776:	4b85      	ldr	r3, [pc, #532]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a84      	ldr	r2, [pc, #528]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 800377c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003780:	6013      	str	r3, [r2, #0]
 8003782:	e01d      	b.n	80037c0 <HAL_RCC_OscConfig+0xb0>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800378c:	d10c      	bne.n	80037a8 <HAL_RCC_OscConfig+0x98>
 800378e:	4b7f      	ldr	r3, [pc, #508]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a7e      	ldr	r2, [pc, #504]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 8003794:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003798:	6013      	str	r3, [r2, #0]
 800379a:	4b7c      	ldr	r3, [pc, #496]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a7b      	ldr	r2, [pc, #492]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 80037a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037a4:	6013      	str	r3, [r2, #0]
 80037a6:	e00b      	b.n	80037c0 <HAL_RCC_OscConfig+0xb0>
 80037a8:	4b78      	ldr	r3, [pc, #480]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a77      	ldr	r2, [pc, #476]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 80037ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037b2:	6013      	str	r3, [r2, #0]
 80037b4:	4b75      	ldr	r3, [pc, #468]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a74      	ldr	r2, [pc, #464]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 80037ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d013      	beq.n	80037f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037c8:	f7fd fbe2 	bl	8000f90 <HAL_GetTick>
 80037cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037ce:	e008      	b.n	80037e2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037d0:	f7fd fbde 	bl	8000f90 <HAL_GetTick>
 80037d4:	4602      	mov	r2, r0
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	2b64      	cmp	r3, #100	@ 0x64
 80037dc:	d901      	bls.n	80037e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80037de:	2303      	movs	r3, #3
 80037e0:	e29e      	b.n	8003d20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037e2:	4b6a      	ldr	r3, [pc, #424]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d0f0      	beq.n	80037d0 <HAL_RCC_OscConfig+0xc0>
 80037ee:	e014      	b.n	800381a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037f0:	f7fd fbce 	bl	8000f90 <HAL_GetTick>
 80037f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80037f6:	e008      	b.n	800380a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037f8:	f7fd fbca 	bl	8000f90 <HAL_GetTick>
 80037fc:	4602      	mov	r2, r0
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	1ad3      	subs	r3, r2, r3
 8003802:	2b64      	cmp	r3, #100	@ 0x64
 8003804:	d901      	bls.n	800380a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003806:	2303      	movs	r3, #3
 8003808:	e28a      	b.n	8003d20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800380a:	4b60      	ldr	r3, [pc, #384]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003812:	2b00      	cmp	r3, #0
 8003814:	d1f0      	bne.n	80037f8 <HAL_RCC_OscConfig+0xe8>
 8003816:	e000      	b.n	800381a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003818:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	2b00      	cmp	r3, #0
 8003824:	d075      	beq.n	8003912 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003826:	4b59      	ldr	r3, [pc, #356]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	f003 030c 	and.w	r3, r3, #12
 800382e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003830:	4b56      	ldr	r3, [pc, #344]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	f003 0303 	and.w	r3, r3, #3
 8003838:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800383a:	69bb      	ldr	r3, [r7, #24]
 800383c:	2b0c      	cmp	r3, #12
 800383e:	d102      	bne.n	8003846 <HAL_RCC_OscConfig+0x136>
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	2b02      	cmp	r3, #2
 8003844:	d002      	beq.n	800384c <HAL_RCC_OscConfig+0x13c>
 8003846:	69bb      	ldr	r3, [r7, #24]
 8003848:	2b04      	cmp	r3, #4
 800384a:	d11f      	bne.n	800388c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800384c:	4b4f      	ldr	r3, [pc, #316]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003854:	2b00      	cmp	r3, #0
 8003856:	d005      	beq.n	8003864 <HAL_RCC_OscConfig+0x154>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d101      	bne.n	8003864 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e25d      	b.n	8003d20 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003864:	4b49      	ldr	r3, [pc, #292]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	691b      	ldr	r3, [r3, #16]
 8003870:	061b      	lsls	r3, r3, #24
 8003872:	4946      	ldr	r1, [pc, #280]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 8003874:	4313      	orrs	r3, r2
 8003876:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003878:	4b45      	ldr	r3, [pc, #276]	@ (8003990 <HAL_RCC_OscConfig+0x280>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4618      	mov	r0, r3
 800387e:	f7fd fb3b 	bl	8000ef8 <HAL_InitTick>
 8003882:	4603      	mov	r3, r0
 8003884:	2b00      	cmp	r3, #0
 8003886:	d043      	beq.n	8003910 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e249      	b.n	8003d20 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	68db      	ldr	r3, [r3, #12]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d023      	beq.n	80038dc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003894:	4b3d      	ldr	r3, [pc, #244]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a3c      	ldr	r2, [pc, #240]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 800389a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800389e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038a0:	f7fd fb76 	bl	8000f90 <HAL_GetTick>
 80038a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038a6:	e008      	b.n	80038ba <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038a8:	f7fd fb72 	bl	8000f90 <HAL_GetTick>
 80038ac:	4602      	mov	r2, r0
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	d901      	bls.n	80038ba <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80038b6:	2303      	movs	r3, #3
 80038b8:	e232      	b.n	8003d20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038ba:	4b34      	ldr	r3, [pc, #208]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d0f0      	beq.n	80038a8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038c6:	4b31      	ldr	r3, [pc, #196]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	691b      	ldr	r3, [r3, #16]
 80038d2:	061b      	lsls	r3, r3, #24
 80038d4:	492d      	ldr	r1, [pc, #180]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 80038d6:	4313      	orrs	r3, r2
 80038d8:	604b      	str	r3, [r1, #4]
 80038da:	e01a      	b.n	8003912 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038dc:	4b2b      	ldr	r3, [pc, #172]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a2a      	ldr	r2, [pc, #168]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 80038e2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80038e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e8:	f7fd fb52 	bl	8000f90 <HAL_GetTick>
 80038ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80038ee:	e008      	b.n	8003902 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038f0:	f7fd fb4e 	bl	8000f90 <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	2b02      	cmp	r3, #2
 80038fc:	d901      	bls.n	8003902 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e20e      	b.n	8003d20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003902:	4b22      	ldr	r3, [pc, #136]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800390a:	2b00      	cmp	r3, #0
 800390c:	d1f0      	bne.n	80038f0 <HAL_RCC_OscConfig+0x1e0>
 800390e:	e000      	b.n	8003912 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003910:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0308 	and.w	r3, r3, #8
 800391a:	2b00      	cmp	r3, #0
 800391c:	d041      	beq.n	80039a2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	695b      	ldr	r3, [r3, #20]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d01c      	beq.n	8003960 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003926:	4b19      	ldr	r3, [pc, #100]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 8003928:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800392c:	4a17      	ldr	r2, [pc, #92]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 800392e:	f043 0301 	orr.w	r3, r3, #1
 8003932:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003936:	f7fd fb2b 	bl	8000f90 <HAL_GetTick>
 800393a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800393c:	e008      	b.n	8003950 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800393e:	f7fd fb27 	bl	8000f90 <HAL_GetTick>
 8003942:	4602      	mov	r2, r0
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	1ad3      	subs	r3, r2, r3
 8003948:	2b02      	cmp	r3, #2
 800394a:	d901      	bls.n	8003950 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800394c:	2303      	movs	r3, #3
 800394e:	e1e7      	b.n	8003d20 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003950:	4b0e      	ldr	r3, [pc, #56]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 8003952:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d0ef      	beq.n	800393e <HAL_RCC_OscConfig+0x22e>
 800395e:	e020      	b.n	80039a2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003960:	4b0a      	ldr	r3, [pc, #40]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 8003962:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003966:	4a09      	ldr	r2, [pc, #36]	@ (800398c <HAL_RCC_OscConfig+0x27c>)
 8003968:	f023 0301 	bic.w	r3, r3, #1
 800396c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003970:	f7fd fb0e 	bl	8000f90 <HAL_GetTick>
 8003974:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003976:	e00d      	b.n	8003994 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003978:	f7fd fb0a 	bl	8000f90 <HAL_GetTick>
 800397c:	4602      	mov	r2, r0
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	2b02      	cmp	r3, #2
 8003984:	d906      	bls.n	8003994 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003986:	2303      	movs	r3, #3
 8003988:	e1ca      	b.n	8003d20 <HAL_RCC_OscConfig+0x610>
 800398a:	bf00      	nop
 800398c:	40021000 	.word	0x40021000
 8003990:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003994:	4b8c      	ldr	r3, [pc, #560]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003996:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800399a:	f003 0302 	and.w	r3, r3, #2
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d1ea      	bne.n	8003978 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0304 	and.w	r3, r3, #4
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	f000 80a6 	beq.w	8003afc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039b0:	2300      	movs	r3, #0
 80039b2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80039b4:	4b84      	ldr	r3, [pc, #528]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 80039b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d101      	bne.n	80039c4 <HAL_RCC_OscConfig+0x2b4>
 80039c0:	2301      	movs	r3, #1
 80039c2:	e000      	b.n	80039c6 <HAL_RCC_OscConfig+0x2b6>
 80039c4:	2300      	movs	r3, #0
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d00d      	beq.n	80039e6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039ca:	4b7f      	ldr	r3, [pc, #508]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 80039cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ce:	4a7e      	ldr	r2, [pc, #504]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 80039d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80039d6:	4b7c      	ldr	r3, [pc, #496]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 80039d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039de:	60fb      	str	r3, [r7, #12]
 80039e0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80039e2:	2301      	movs	r3, #1
 80039e4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039e6:	4b79      	ldr	r3, [pc, #484]	@ (8003bcc <HAL_RCC_OscConfig+0x4bc>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d118      	bne.n	8003a24 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80039f2:	4b76      	ldr	r3, [pc, #472]	@ (8003bcc <HAL_RCC_OscConfig+0x4bc>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a75      	ldr	r2, [pc, #468]	@ (8003bcc <HAL_RCC_OscConfig+0x4bc>)
 80039f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039fe:	f7fd fac7 	bl	8000f90 <HAL_GetTick>
 8003a02:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a04:	e008      	b.n	8003a18 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a06:	f7fd fac3 	bl	8000f90 <HAL_GetTick>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	1ad3      	subs	r3, r2, r3
 8003a10:	2b02      	cmp	r3, #2
 8003a12:	d901      	bls.n	8003a18 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003a14:	2303      	movs	r3, #3
 8003a16:	e183      	b.n	8003d20 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a18:	4b6c      	ldr	r3, [pc, #432]	@ (8003bcc <HAL_RCC_OscConfig+0x4bc>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d0f0      	beq.n	8003a06 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d108      	bne.n	8003a3e <HAL_RCC_OscConfig+0x32e>
 8003a2c:	4b66      	ldr	r3, [pc, #408]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a32:	4a65      	ldr	r2, [pc, #404]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003a34:	f043 0301 	orr.w	r3, r3, #1
 8003a38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a3c:	e024      	b.n	8003a88 <HAL_RCC_OscConfig+0x378>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	2b05      	cmp	r3, #5
 8003a44:	d110      	bne.n	8003a68 <HAL_RCC_OscConfig+0x358>
 8003a46:	4b60      	ldr	r3, [pc, #384]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003a48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a4c:	4a5e      	ldr	r2, [pc, #376]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003a4e:	f043 0304 	orr.w	r3, r3, #4
 8003a52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a56:	4b5c      	ldr	r3, [pc, #368]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a5c:	4a5a      	ldr	r2, [pc, #360]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003a5e:	f043 0301 	orr.w	r3, r3, #1
 8003a62:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a66:	e00f      	b.n	8003a88 <HAL_RCC_OscConfig+0x378>
 8003a68:	4b57      	ldr	r3, [pc, #348]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003a6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a6e:	4a56      	ldr	r2, [pc, #344]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003a70:	f023 0301 	bic.w	r3, r3, #1
 8003a74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a78:	4b53      	ldr	r3, [pc, #332]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a7e:	4a52      	ldr	r2, [pc, #328]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003a80:	f023 0304 	bic.w	r3, r3, #4
 8003a84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d016      	beq.n	8003abe <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a90:	f7fd fa7e 	bl	8000f90 <HAL_GetTick>
 8003a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a96:	e00a      	b.n	8003aae <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a98:	f7fd fa7a 	bl	8000f90 <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d901      	bls.n	8003aae <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e138      	b.n	8003d20 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003aae:	4b46      	ldr	r3, [pc, #280]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ab4:	f003 0302 	and.w	r3, r3, #2
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d0ed      	beq.n	8003a98 <HAL_RCC_OscConfig+0x388>
 8003abc:	e015      	b.n	8003aea <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003abe:	f7fd fa67 	bl	8000f90 <HAL_GetTick>
 8003ac2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ac4:	e00a      	b.n	8003adc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ac6:	f7fd fa63 	bl	8000f90 <HAL_GetTick>
 8003aca:	4602      	mov	r2, r0
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d901      	bls.n	8003adc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e121      	b.n	8003d20 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003adc:	4b3a      	ldr	r3, [pc, #232]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ae2:	f003 0302 	and.w	r3, r3, #2
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d1ed      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003aea:	7ffb      	ldrb	r3, [r7, #31]
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d105      	bne.n	8003afc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003af0:	4b35      	ldr	r3, [pc, #212]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003af2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003af4:	4a34      	ldr	r2, [pc, #208]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003af6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003afa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 0320 	and.w	r3, r3, #32
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d03c      	beq.n	8003b82 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	699b      	ldr	r3, [r3, #24]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d01c      	beq.n	8003b4a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003b10:	4b2d      	ldr	r3, [pc, #180]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003b12:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b16:	4a2c      	ldr	r2, [pc, #176]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003b18:	f043 0301 	orr.w	r3, r3, #1
 8003b1c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b20:	f7fd fa36 	bl	8000f90 <HAL_GetTick>
 8003b24:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003b26:	e008      	b.n	8003b3a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b28:	f7fd fa32 	bl	8000f90 <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d901      	bls.n	8003b3a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003b36:	2303      	movs	r3, #3
 8003b38:	e0f2      	b.n	8003d20 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003b3a:	4b23      	ldr	r3, [pc, #140]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003b3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b40:	f003 0302 	and.w	r3, r3, #2
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d0ef      	beq.n	8003b28 <HAL_RCC_OscConfig+0x418>
 8003b48:	e01b      	b.n	8003b82 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003b4a:	4b1f      	ldr	r3, [pc, #124]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003b4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b50:	4a1d      	ldr	r2, [pc, #116]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003b52:	f023 0301 	bic.w	r3, r3, #1
 8003b56:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b5a:	f7fd fa19 	bl	8000f90 <HAL_GetTick>
 8003b5e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003b60:	e008      	b.n	8003b74 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b62:	f7fd fa15 	bl	8000f90 <HAL_GetTick>
 8003b66:	4602      	mov	r2, r0
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	1ad3      	subs	r3, r2, r3
 8003b6c:	2b02      	cmp	r3, #2
 8003b6e:	d901      	bls.n	8003b74 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003b70:	2303      	movs	r3, #3
 8003b72:	e0d5      	b.n	8003d20 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003b74:	4b14      	ldr	r3, [pc, #80]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003b76:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b7a:	f003 0302 	and.w	r3, r3, #2
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d1ef      	bne.n	8003b62 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	69db      	ldr	r3, [r3, #28]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	f000 80c9 	beq.w	8003d1e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b8c:	4b0e      	ldr	r3, [pc, #56]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	f003 030c 	and.w	r3, r3, #12
 8003b94:	2b0c      	cmp	r3, #12
 8003b96:	f000 8083 	beq.w	8003ca0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	69db      	ldr	r3, [r3, #28]
 8003b9e:	2b02      	cmp	r3, #2
 8003ba0:	d15e      	bne.n	8003c60 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ba2:	4b09      	ldr	r3, [pc, #36]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a08      	ldr	r2, [pc, #32]	@ (8003bc8 <HAL_RCC_OscConfig+0x4b8>)
 8003ba8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003bac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bae:	f7fd f9ef 	bl	8000f90 <HAL_GetTick>
 8003bb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bb4:	e00c      	b.n	8003bd0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bb6:	f7fd f9eb 	bl	8000f90 <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d905      	bls.n	8003bd0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e0ab      	b.n	8003d20 <HAL_RCC_OscConfig+0x610>
 8003bc8:	40021000 	.word	0x40021000
 8003bcc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bd0:	4b55      	ldr	r3, [pc, #340]	@ (8003d28 <HAL_RCC_OscConfig+0x618>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d1ec      	bne.n	8003bb6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003bdc:	4b52      	ldr	r3, [pc, #328]	@ (8003d28 <HAL_RCC_OscConfig+0x618>)
 8003bde:	68da      	ldr	r2, [r3, #12]
 8003be0:	4b52      	ldr	r3, [pc, #328]	@ (8003d2c <HAL_RCC_OscConfig+0x61c>)
 8003be2:	4013      	ands	r3, r2
 8003be4:	687a      	ldr	r2, [r7, #4]
 8003be6:	6a11      	ldr	r1, [r2, #32]
 8003be8:	687a      	ldr	r2, [r7, #4]
 8003bea:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003bec:	3a01      	subs	r2, #1
 8003bee:	0112      	lsls	r2, r2, #4
 8003bf0:	4311      	orrs	r1, r2
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003bf6:	0212      	lsls	r2, r2, #8
 8003bf8:	4311      	orrs	r1, r2
 8003bfa:	687a      	ldr	r2, [r7, #4]
 8003bfc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003bfe:	0852      	lsrs	r2, r2, #1
 8003c00:	3a01      	subs	r2, #1
 8003c02:	0552      	lsls	r2, r2, #21
 8003c04:	4311      	orrs	r1, r2
 8003c06:	687a      	ldr	r2, [r7, #4]
 8003c08:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003c0a:	0852      	lsrs	r2, r2, #1
 8003c0c:	3a01      	subs	r2, #1
 8003c0e:	0652      	lsls	r2, r2, #25
 8003c10:	4311      	orrs	r1, r2
 8003c12:	687a      	ldr	r2, [r7, #4]
 8003c14:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003c16:	06d2      	lsls	r2, r2, #27
 8003c18:	430a      	orrs	r2, r1
 8003c1a:	4943      	ldr	r1, [pc, #268]	@ (8003d28 <HAL_RCC_OscConfig+0x618>)
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c20:	4b41      	ldr	r3, [pc, #260]	@ (8003d28 <HAL_RCC_OscConfig+0x618>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a40      	ldr	r2, [pc, #256]	@ (8003d28 <HAL_RCC_OscConfig+0x618>)
 8003c26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c2a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003c2c:	4b3e      	ldr	r3, [pc, #248]	@ (8003d28 <HAL_RCC_OscConfig+0x618>)
 8003c2e:	68db      	ldr	r3, [r3, #12]
 8003c30:	4a3d      	ldr	r2, [pc, #244]	@ (8003d28 <HAL_RCC_OscConfig+0x618>)
 8003c32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c36:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c38:	f7fd f9aa 	bl	8000f90 <HAL_GetTick>
 8003c3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c3e:	e008      	b.n	8003c52 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c40:	f7fd f9a6 	bl	8000f90 <HAL_GetTick>
 8003c44:	4602      	mov	r2, r0
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d901      	bls.n	8003c52 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e066      	b.n	8003d20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c52:	4b35      	ldr	r3, [pc, #212]	@ (8003d28 <HAL_RCC_OscConfig+0x618>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d0f0      	beq.n	8003c40 <HAL_RCC_OscConfig+0x530>
 8003c5e:	e05e      	b.n	8003d1e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c60:	4b31      	ldr	r3, [pc, #196]	@ (8003d28 <HAL_RCC_OscConfig+0x618>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a30      	ldr	r2, [pc, #192]	@ (8003d28 <HAL_RCC_OscConfig+0x618>)
 8003c66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c6c:	f7fd f990 	bl	8000f90 <HAL_GetTick>
 8003c70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c72:	e008      	b.n	8003c86 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c74:	f7fd f98c 	bl	8000f90 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	d901      	bls.n	8003c86 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e04c      	b.n	8003d20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c86:	4b28      	ldr	r3, [pc, #160]	@ (8003d28 <HAL_RCC_OscConfig+0x618>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d1f0      	bne.n	8003c74 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003c92:	4b25      	ldr	r3, [pc, #148]	@ (8003d28 <HAL_RCC_OscConfig+0x618>)
 8003c94:	68da      	ldr	r2, [r3, #12]
 8003c96:	4924      	ldr	r1, [pc, #144]	@ (8003d28 <HAL_RCC_OscConfig+0x618>)
 8003c98:	4b25      	ldr	r3, [pc, #148]	@ (8003d30 <HAL_RCC_OscConfig+0x620>)
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	60cb      	str	r3, [r1, #12]
 8003c9e:	e03e      	b.n	8003d1e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	69db      	ldr	r3, [r3, #28]
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d101      	bne.n	8003cac <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e039      	b.n	8003d20 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003cac:	4b1e      	ldr	r3, [pc, #120]	@ (8003d28 <HAL_RCC_OscConfig+0x618>)
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	f003 0203 	and.w	r2, r3, #3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a1b      	ldr	r3, [r3, #32]
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d12c      	bne.n	8003d1a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d123      	bne.n	8003d1a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cdc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	d11b      	bne.n	8003d1a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cec:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d113      	bne.n	8003d1a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cfc:	085b      	lsrs	r3, r3, #1
 8003cfe:	3b01      	subs	r3, #1
 8003d00:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003d02:	429a      	cmp	r2, r3
 8003d04:	d109      	bne.n	8003d1a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d10:	085b      	lsrs	r3, r3, #1
 8003d12:	3b01      	subs	r3, #1
 8003d14:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d16:	429a      	cmp	r2, r3
 8003d18:	d001      	beq.n	8003d1e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e000      	b.n	8003d20 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003d1e:	2300      	movs	r3, #0
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	3720      	adds	r7, #32
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	40021000 	.word	0x40021000
 8003d2c:	019f800c 	.word	0x019f800c
 8003d30:	feeefffc 	.word	0xfeeefffc

08003d34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b086      	sub	sp, #24
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
 8003d3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d101      	bne.n	8003d4c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e11e      	b.n	8003f8a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d4c:	4b91      	ldr	r3, [pc, #580]	@ (8003f94 <HAL_RCC_ClockConfig+0x260>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 030f 	and.w	r3, r3, #15
 8003d54:	683a      	ldr	r2, [r7, #0]
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d910      	bls.n	8003d7c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d5a:	4b8e      	ldr	r3, [pc, #568]	@ (8003f94 <HAL_RCC_ClockConfig+0x260>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f023 020f 	bic.w	r2, r3, #15
 8003d62:	498c      	ldr	r1, [pc, #560]	@ (8003f94 <HAL_RCC_ClockConfig+0x260>)
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d6a:	4b8a      	ldr	r3, [pc, #552]	@ (8003f94 <HAL_RCC_ClockConfig+0x260>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 030f 	and.w	r3, r3, #15
 8003d72:	683a      	ldr	r2, [r7, #0]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d001      	beq.n	8003d7c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e106      	b.n	8003f8a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 0301 	and.w	r3, r3, #1
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d073      	beq.n	8003e70 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	2b03      	cmp	r3, #3
 8003d8e:	d129      	bne.n	8003de4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d90:	4b81      	ldr	r3, [pc, #516]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d101      	bne.n	8003da0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e0f4      	b.n	8003f8a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003da0:	f000 f99e 	bl	80040e0 <RCC_GetSysClockFreqFromPLLSource>
 8003da4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	4a7c      	ldr	r2, [pc, #496]	@ (8003f9c <HAL_RCC_ClockConfig+0x268>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d93f      	bls.n	8003e2e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003dae:	4b7a      	ldr	r3, [pc, #488]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d009      	beq.n	8003dce <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d033      	beq.n	8003e2e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d12f      	bne.n	8003e2e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003dce:	4b72      	ldr	r3, [pc, #456]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003dd6:	4a70      	ldr	r2, [pc, #448]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003dd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ddc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003dde:	2380      	movs	r3, #128	@ 0x80
 8003de0:	617b      	str	r3, [r7, #20]
 8003de2:	e024      	b.n	8003e2e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	2b02      	cmp	r3, #2
 8003dea:	d107      	bne.n	8003dfc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003dec:	4b6a      	ldr	r3, [pc, #424]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d109      	bne.n	8003e0c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	e0c6      	b.n	8003f8a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003dfc:	4b66      	ldr	r3, [pc, #408]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d101      	bne.n	8003e0c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e0be      	b.n	8003f8a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003e0c:	f000 f8ce 	bl	8003fac <HAL_RCC_GetSysClockFreq>
 8003e10:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	4a61      	ldr	r2, [pc, #388]	@ (8003f9c <HAL_RCC_ClockConfig+0x268>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d909      	bls.n	8003e2e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003e1a:	4b5f      	ldr	r3, [pc, #380]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e22:	4a5d      	ldr	r2, [pc, #372]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003e24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e28:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003e2a:	2380      	movs	r3, #128	@ 0x80
 8003e2c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003e2e:	4b5a      	ldr	r3, [pc, #360]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	f023 0203 	bic.w	r2, r3, #3
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	4957      	ldr	r1, [pc, #348]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e40:	f7fd f8a6 	bl	8000f90 <HAL_GetTick>
 8003e44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e46:	e00a      	b.n	8003e5e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e48:	f7fd f8a2 	bl	8000f90 <HAL_GetTick>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d901      	bls.n	8003e5e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003e5a:	2303      	movs	r3, #3
 8003e5c:	e095      	b.n	8003f8a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e5e:	4b4e      	ldr	r3, [pc, #312]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	f003 020c 	and.w	r2, r3, #12
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d1eb      	bne.n	8003e48 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 0302 	and.w	r3, r3, #2
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d023      	beq.n	8003ec4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 0304 	and.w	r3, r3, #4
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d005      	beq.n	8003e94 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e88:	4b43      	ldr	r3, [pc, #268]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	4a42      	ldr	r2, [pc, #264]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003e8e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003e92:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f003 0308 	and.w	r3, r3, #8
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d007      	beq.n	8003eb0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003ea0:	4b3d      	ldr	r3, [pc, #244]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003ea8:	4a3b      	ldr	r2, [pc, #236]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003eaa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003eae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003eb0:	4b39      	ldr	r3, [pc, #228]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	4936      	ldr	r1, [pc, #216]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	608b      	str	r3, [r1, #8]
 8003ec2:	e008      	b.n	8003ed6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	2b80      	cmp	r3, #128	@ 0x80
 8003ec8:	d105      	bne.n	8003ed6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003eca:	4b33      	ldr	r3, [pc, #204]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	4a32      	ldr	r2, [pc, #200]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003ed0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003ed4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ed6:	4b2f      	ldr	r3, [pc, #188]	@ (8003f94 <HAL_RCC_ClockConfig+0x260>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 030f 	and.w	r3, r3, #15
 8003ede:	683a      	ldr	r2, [r7, #0]
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d21d      	bcs.n	8003f20 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ee4:	4b2b      	ldr	r3, [pc, #172]	@ (8003f94 <HAL_RCC_ClockConfig+0x260>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f023 020f 	bic.w	r2, r3, #15
 8003eec:	4929      	ldr	r1, [pc, #164]	@ (8003f94 <HAL_RCC_ClockConfig+0x260>)
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003ef4:	f7fd f84c 	bl	8000f90 <HAL_GetTick>
 8003ef8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003efa:	e00a      	b.n	8003f12 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003efc:	f7fd f848 	bl	8000f90 <HAL_GetTick>
 8003f00:	4602      	mov	r2, r0
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	1ad3      	subs	r3, r2, r3
 8003f06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d901      	bls.n	8003f12 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003f0e:	2303      	movs	r3, #3
 8003f10:	e03b      	b.n	8003f8a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f12:	4b20      	ldr	r3, [pc, #128]	@ (8003f94 <HAL_RCC_ClockConfig+0x260>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 030f 	and.w	r3, r3, #15
 8003f1a:	683a      	ldr	r2, [r7, #0]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d1ed      	bne.n	8003efc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0304 	and.w	r3, r3, #4
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d008      	beq.n	8003f3e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f2c:	4b1a      	ldr	r3, [pc, #104]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	68db      	ldr	r3, [r3, #12]
 8003f38:	4917      	ldr	r1, [pc, #92]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 0308 	and.w	r3, r3, #8
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d009      	beq.n	8003f5e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f4a:	4b13      	ldr	r3, [pc, #76]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	691b      	ldr	r3, [r3, #16]
 8003f56:	00db      	lsls	r3, r3, #3
 8003f58:	490f      	ldr	r1, [pc, #60]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f5e:	f000 f825 	bl	8003fac <HAL_RCC_GetSysClockFreq>
 8003f62:	4602      	mov	r2, r0
 8003f64:	4b0c      	ldr	r3, [pc, #48]	@ (8003f98 <HAL_RCC_ClockConfig+0x264>)
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	091b      	lsrs	r3, r3, #4
 8003f6a:	f003 030f 	and.w	r3, r3, #15
 8003f6e:	490c      	ldr	r1, [pc, #48]	@ (8003fa0 <HAL_RCC_ClockConfig+0x26c>)
 8003f70:	5ccb      	ldrb	r3, [r1, r3]
 8003f72:	f003 031f 	and.w	r3, r3, #31
 8003f76:	fa22 f303 	lsr.w	r3, r2, r3
 8003f7a:	4a0a      	ldr	r2, [pc, #40]	@ (8003fa4 <HAL_RCC_ClockConfig+0x270>)
 8003f7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003f7e:	4b0a      	ldr	r3, [pc, #40]	@ (8003fa8 <HAL_RCC_ClockConfig+0x274>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4618      	mov	r0, r3
 8003f84:	f7fc ffb8 	bl	8000ef8 <HAL_InitTick>
 8003f88:	4603      	mov	r3, r0
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3718      	adds	r7, #24
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	40022000 	.word	0x40022000
 8003f98:	40021000 	.word	0x40021000
 8003f9c:	04c4b400 	.word	0x04c4b400
 8003fa0:	0800aa3c 	.word	0x0800aa3c
 8003fa4:	20000000 	.word	0x20000000
 8003fa8:	20000004 	.word	0x20000004

08003fac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b087      	sub	sp, #28
 8003fb0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003fb2:	4b2c      	ldr	r3, [pc, #176]	@ (8004064 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	f003 030c 	and.w	r3, r3, #12
 8003fba:	2b04      	cmp	r3, #4
 8003fbc:	d102      	bne.n	8003fc4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003fbe:	4b2a      	ldr	r3, [pc, #168]	@ (8004068 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003fc0:	613b      	str	r3, [r7, #16]
 8003fc2:	e047      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003fc4:	4b27      	ldr	r3, [pc, #156]	@ (8004064 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	f003 030c 	and.w	r3, r3, #12
 8003fcc:	2b08      	cmp	r3, #8
 8003fce:	d102      	bne.n	8003fd6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003fd0:	4b26      	ldr	r3, [pc, #152]	@ (800406c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003fd2:	613b      	str	r3, [r7, #16]
 8003fd4:	e03e      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003fd6:	4b23      	ldr	r3, [pc, #140]	@ (8004064 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	f003 030c 	and.w	r3, r3, #12
 8003fde:	2b0c      	cmp	r3, #12
 8003fe0:	d136      	bne.n	8004050 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003fe2:	4b20      	ldr	r3, [pc, #128]	@ (8004064 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fe4:	68db      	ldr	r3, [r3, #12]
 8003fe6:	f003 0303 	and.w	r3, r3, #3
 8003fea:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003fec:	4b1d      	ldr	r3, [pc, #116]	@ (8004064 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	091b      	lsrs	r3, r3, #4
 8003ff2:	f003 030f 	and.w	r3, r3, #15
 8003ff6:	3301      	adds	r3, #1
 8003ff8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2b03      	cmp	r3, #3
 8003ffe:	d10c      	bne.n	800401a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004000:	4a1a      	ldr	r2, [pc, #104]	@ (800406c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	fbb2 f3f3 	udiv	r3, r2, r3
 8004008:	4a16      	ldr	r2, [pc, #88]	@ (8004064 <HAL_RCC_GetSysClockFreq+0xb8>)
 800400a:	68d2      	ldr	r2, [r2, #12]
 800400c:	0a12      	lsrs	r2, r2, #8
 800400e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004012:	fb02 f303 	mul.w	r3, r2, r3
 8004016:	617b      	str	r3, [r7, #20]
      break;
 8004018:	e00c      	b.n	8004034 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800401a:	4a13      	ldr	r2, [pc, #76]	@ (8004068 <HAL_RCC_GetSysClockFreq+0xbc>)
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004022:	4a10      	ldr	r2, [pc, #64]	@ (8004064 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004024:	68d2      	ldr	r2, [r2, #12]
 8004026:	0a12      	lsrs	r2, r2, #8
 8004028:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800402c:	fb02 f303 	mul.w	r3, r2, r3
 8004030:	617b      	str	r3, [r7, #20]
      break;
 8004032:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004034:	4b0b      	ldr	r3, [pc, #44]	@ (8004064 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004036:	68db      	ldr	r3, [r3, #12]
 8004038:	0e5b      	lsrs	r3, r3, #25
 800403a:	f003 0303 	and.w	r3, r3, #3
 800403e:	3301      	adds	r3, #1
 8004040:	005b      	lsls	r3, r3, #1
 8004042:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004044:	697a      	ldr	r2, [r7, #20]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	fbb2 f3f3 	udiv	r3, r2, r3
 800404c:	613b      	str	r3, [r7, #16]
 800404e:	e001      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004050:	2300      	movs	r3, #0
 8004052:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004054:	693b      	ldr	r3, [r7, #16]
}
 8004056:	4618      	mov	r0, r3
 8004058:	371c      	adds	r7, #28
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop
 8004064:	40021000 	.word	0x40021000
 8004068:	00f42400 	.word	0x00f42400
 800406c:	007a1200 	.word	0x007a1200

08004070 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004070:	b480      	push	{r7}
 8004072:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004074:	4b03      	ldr	r3, [pc, #12]	@ (8004084 <HAL_RCC_GetHCLKFreq+0x14>)
 8004076:	681b      	ldr	r3, [r3, #0]
}
 8004078:	4618      	mov	r0, r3
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr
 8004082:	bf00      	nop
 8004084:	20000000 	.word	0x20000000

08004088 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800408c:	f7ff fff0 	bl	8004070 <HAL_RCC_GetHCLKFreq>
 8004090:	4602      	mov	r2, r0
 8004092:	4b06      	ldr	r3, [pc, #24]	@ (80040ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	0a1b      	lsrs	r3, r3, #8
 8004098:	f003 0307 	and.w	r3, r3, #7
 800409c:	4904      	ldr	r1, [pc, #16]	@ (80040b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800409e:	5ccb      	ldrb	r3, [r1, r3]
 80040a0:	f003 031f 	and.w	r3, r3, #31
 80040a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	bd80      	pop	{r7, pc}
 80040ac:	40021000 	.word	0x40021000
 80040b0:	0800aa4c 	.word	0x0800aa4c

080040b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80040b8:	f7ff ffda 	bl	8004070 <HAL_RCC_GetHCLKFreq>
 80040bc:	4602      	mov	r2, r0
 80040be:	4b06      	ldr	r3, [pc, #24]	@ (80040d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	0adb      	lsrs	r3, r3, #11
 80040c4:	f003 0307 	and.w	r3, r3, #7
 80040c8:	4904      	ldr	r1, [pc, #16]	@ (80040dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80040ca:	5ccb      	ldrb	r3, [r1, r3]
 80040cc:	f003 031f 	and.w	r3, r3, #31
 80040d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	bd80      	pop	{r7, pc}
 80040d8:	40021000 	.word	0x40021000
 80040dc:	0800aa4c 	.word	0x0800aa4c

080040e0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b087      	sub	sp, #28
 80040e4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80040e6:	4b1e      	ldr	r3, [pc, #120]	@ (8004160 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80040e8:	68db      	ldr	r3, [r3, #12]
 80040ea:	f003 0303 	and.w	r3, r3, #3
 80040ee:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80040f0:	4b1b      	ldr	r3, [pc, #108]	@ (8004160 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80040f2:	68db      	ldr	r3, [r3, #12]
 80040f4:	091b      	lsrs	r3, r3, #4
 80040f6:	f003 030f 	and.w	r3, r3, #15
 80040fa:	3301      	adds	r3, #1
 80040fc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	2b03      	cmp	r3, #3
 8004102:	d10c      	bne.n	800411e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004104:	4a17      	ldr	r2, [pc, #92]	@ (8004164 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	fbb2 f3f3 	udiv	r3, r2, r3
 800410c:	4a14      	ldr	r2, [pc, #80]	@ (8004160 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800410e:	68d2      	ldr	r2, [r2, #12]
 8004110:	0a12      	lsrs	r2, r2, #8
 8004112:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004116:	fb02 f303 	mul.w	r3, r2, r3
 800411a:	617b      	str	r3, [r7, #20]
    break;
 800411c:	e00c      	b.n	8004138 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800411e:	4a12      	ldr	r2, [pc, #72]	@ (8004168 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	fbb2 f3f3 	udiv	r3, r2, r3
 8004126:	4a0e      	ldr	r2, [pc, #56]	@ (8004160 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004128:	68d2      	ldr	r2, [r2, #12]
 800412a:	0a12      	lsrs	r2, r2, #8
 800412c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004130:	fb02 f303 	mul.w	r3, r2, r3
 8004134:	617b      	str	r3, [r7, #20]
    break;
 8004136:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004138:	4b09      	ldr	r3, [pc, #36]	@ (8004160 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	0e5b      	lsrs	r3, r3, #25
 800413e:	f003 0303 	and.w	r3, r3, #3
 8004142:	3301      	adds	r3, #1
 8004144:	005b      	lsls	r3, r3, #1
 8004146:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004148:	697a      	ldr	r2, [r7, #20]
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004150:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004152:	687b      	ldr	r3, [r7, #4]
}
 8004154:	4618      	mov	r0, r3
 8004156:	371c      	adds	r7, #28
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr
 8004160:	40021000 	.word	0x40021000
 8004164:	007a1200 	.word	0x007a1200
 8004168:	00f42400 	.word	0x00f42400

0800416c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b086      	sub	sp, #24
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004174:	2300      	movs	r3, #0
 8004176:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004178:	2300      	movs	r3, #0
 800417a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004184:	2b00      	cmp	r3, #0
 8004186:	f000 8098 	beq.w	80042ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800418a:	2300      	movs	r3, #0
 800418c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800418e:	4b43      	ldr	r3, [pc, #268]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004190:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004192:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004196:	2b00      	cmp	r3, #0
 8004198:	d10d      	bne.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800419a:	4b40      	ldr	r3, [pc, #256]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800419c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800419e:	4a3f      	ldr	r2, [pc, #252]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80041a6:	4b3d      	ldr	r3, [pc, #244]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041ae:	60bb      	str	r3, [r7, #8]
 80041b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041b2:	2301      	movs	r3, #1
 80041b4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80041b6:	4b3a      	ldr	r3, [pc, #232]	@ (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a39      	ldr	r2, [pc, #228]	@ (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80041bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80041c2:	f7fc fee5 	bl	8000f90 <HAL_GetTick>
 80041c6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80041c8:	e009      	b.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041ca:	f7fc fee1 	bl	8000f90 <HAL_GetTick>
 80041ce:	4602      	mov	r2, r0
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	2b02      	cmp	r3, #2
 80041d6:	d902      	bls.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80041d8:	2303      	movs	r3, #3
 80041da:	74fb      	strb	r3, [r7, #19]
        break;
 80041dc:	e005      	b.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80041de:	4b30      	ldr	r3, [pc, #192]	@ (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d0ef      	beq.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80041ea:	7cfb      	ldrb	r3, [r7, #19]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d159      	bne.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80041f0:	4b2a      	ldr	r3, [pc, #168]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041fa:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d01e      	beq.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004206:	697a      	ldr	r2, [r7, #20]
 8004208:	429a      	cmp	r2, r3
 800420a:	d019      	beq.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800420c:	4b23      	ldr	r3, [pc, #140]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800420e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004212:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004216:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004218:	4b20      	ldr	r3, [pc, #128]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800421a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800421e:	4a1f      	ldr	r2, [pc, #124]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004220:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004224:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004228:	4b1c      	ldr	r3, [pc, #112]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800422a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800422e:	4a1b      	ldr	r2, [pc, #108]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004230:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004234:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004238:	4a18      	ldr	r2, [pc, #96]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	f003 0301 	and.w	r3, r3, #1
 8004246:	2b00      	cmp	r3, #0
 8004248:	d016      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800424a:	f7fc fea1 	bl	8000f90 <HAL_GetTick>
 800424e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004250:	e00b      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004252:	f7fc fe9d 	bl	8000f90 <HAL_GetTick>
 8004256:	4602      	mov	r2, r0
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004260:	4293      	cmp	r3, r2
 8004262:	d902      	bls.n	800426a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004264:	2303      	movs	r3, #3
 8004266:	74fb      	strb	r3, [r7, #19]
            break;
 8004268:	e006      	b.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800426a:	4b0c      	ldr	r3, [pc, #48]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800426c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004270:	f003 0302 	and.w	r3, r3, #2
 8004274:	2b00      	cmp	r3, #0
 8004276:	d0ec      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004278:	7cfb      	ldrb	r3, [r7, #19]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d10b      	bne.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800427e:	4b07      	ldr	r3, [pc, #28]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004280:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004284:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800428c:	4903      	ldr	r1, [pc, #12]	@ (800429c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800428e:	4313      	orrs	r3, r2
 8004290:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004294:	e008      	b.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004296:	7cfb      	ldrb	r3, [r7, #19]
 8004298:	74bb      	strb	r3, [r7, #18]
 800429a:	e005      	b.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800429c:	40021000 	.word	0x40021000
 80042a0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042a4:	7cfb      	ldrb	r3, [r7, #19]
 80042a6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80042a8:	7c7b      	ldrb	r3, [r7, #17]
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d105      	bne.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042ae:	4ba7      	ldr	r3, [pc, #668]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042b2:	4aa6      	ldr	r2, [pc, #664]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042b8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f003 0301 	and.w	r3, r3, #1
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d00a      	beq.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80042c6:	4ba1      	ldr	r3, [pc, #644]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042cc:	f023 0203 	bic.w	r2, r3, #3
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	499d      	ldr	r1, [pc, #628]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042d6:	4313      	orrs	r3, r2
 80042d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0302 	and.w	r3, r3, #2
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d00a      	beq.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80042e8:	4b98      	ldr	r3, [pc, #608]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ee:	f023 020c 	bic.w	r2, r3, #12
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	4995      	ldr	r1, [pc, #596]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042f8:	4313      	orrs	r3, r2
 80042fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 0304 	and.w	r3, r3, #4
 8004306:	2b00      	cmp	r3, #0
 8004308:	d00a      	beq.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800430a:	4b90      	ldr	r3, [pc, #576]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800430c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004310:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	498c      	ldr	r1, [pc, #560]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800431a:	4313      	orrs	r3, r2
 800431c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f003 0308 	and.w	r3, r3, #8
 8004328:	2b00      	cmp	r3, #0
 800432a:	d00a      	beq.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800432c:	4b87      	ldr	r3, [pc, #540]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800432e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004332:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	691b      	ldr	r3, [r3, #16]
 800433a:	4984      	ldr	r1, [pc, #528]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800433c:	4313      	orrs	r3, r2
 800433e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 0310 	and.w	r3, r3, #16
 800434a:	2b00      	cmp	r3, #0
 800434c:	d00a      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800434e:	4b7f      	ldr	r3, [pc, #508]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004350:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004354:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	695b      	ldr	r3, [r3, #20]
 800435c:	497b      	ldr	r1, [pc, #492]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800435e:	4313      	orrs	r3, r2
 8004360:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 0320 	and.w	r3, r3, #32
 800436c:	2b00      	cmp	r3, #0
 800436e:	d00a      	beq.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004370:	4b76      	ldr	r3, [pc, #472]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004372:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004376:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	699b      	ldr	r3, [r3, #24]
 800437e:	4973      	ldr	r1, [pc, #460]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004380:	4313      	orrs	r3, r2
 8004382:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800438e:	2b00      	cmp	r3, #0
 8004390:	d00a      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004392:	4b6e      	ldr	r3, [pc, #440]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004394:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004398:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	69db      	ldr	r3, [r3, #28]
 80043a0:	496a      	ldr	r1, [pc, #424]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043a2:	4313      	orrs	r3, r2
 80043a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d00a      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80043b4:	4b65      	ldr	r3, [pc, #404]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ba:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a1b      	ldr	r3, [r3, #32]
 80043c2:	4962      	ldr	r1, [pc, #392]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043c4:	4313      	orrs	r3, r2
 80043c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d00a      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80043d6:	4b5d      	ldr	r3, [pc, #372]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e4:	4959      	ldr	r1, [pc, #356]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043e6:	4313      	orrs	r3, r2
 80043e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d00a      	beq.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80043f8:	4b54      	ldr	r3, [pc, #336]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80043fe:	f023 0203 	bic.w	r2, r3, #3
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004406:	4951      	ldr	r1, [pc, #324]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004408:	4313      	orrs	r3, r2
 800440a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004416:	2b00      	cmp	r3, #0
 8004418:	d00a      	beq.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800441a:	4b4c      	ldr	r3, [pc, #304]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800441c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004420:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004428:	4948      	ldr	r1, [pc, #288]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800442a:	4313      	orrs	r3, r2
 800442c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004438:	2b00      	cmp	r3, #0
 800443a:	d015      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800443c:	4b43      	ldr	r3, [pc, #268]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800443e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004442:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800444a:	4940      	ldr	r1, [pc, #256]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800444c:	4313      	orrs	r3, r2
 800444e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004456:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800445a:	d105      	bne.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800445c:	4b3b      	ldr	r3, [pc, #236]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	4a3a      	ldr	r2, [pc, #232]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004462:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004466:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004470:	2b00      	cmp	r3, #0
 8004472:	d015      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004474:	4b35      	ldr	r3, [pc, #212]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004476:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800447a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004482:	4932      	ldr	r1, [pc, #200]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004484:	4313      	orrs	r3, r2
 8004486:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800448e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004492:	d105      	bne.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004494:	4b2d      	ldr	r3, [pc, #180]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004496:	68db      	ldr	r3, [r3, #12]
 8004498:	4a2c      	ldr	r2, [pc, #176]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800449a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800449e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d015      	beq.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80044ac:	4b27      	ldr	r3, [pc, #156]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044b2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ba:	4924      	ldr	r1, [pc, #144]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044bc:	4313      	orrs	r3, r2
 80044be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80044ca:	d105      	bne.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044cc:	4b1f      	ldr	r3, [pc, #124]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	4a1e      	ldr	r2, [pc, #120]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044d6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d015      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80044e4:	4b19      	ldr	r3, [pc, #100]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044f2:	4916      	ldr	r1, [pc, #88]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044f4:	4313      	orrs	r3, r2
 80044f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004502:	d105      	bne.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004504:	4b11      	ldr	r3, [pc, #68]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	4a10      	ldr	r2, [pc, #64]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800450a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800450e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004518:	2b00      	cmp	r3, #0
 800451a:	d019      	beq.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800451c:	4b0b      	ldr	r3, [pc, #44]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800451e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004522:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452a:	4908      	ldr	r1, [pc, #32]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800452c:	4313      	orrs	r3, r2
 800452e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004536:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800453a:	d109      	bne.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800453c:	4b03      	ldr	r3, [pc, #12]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800453e:	68db      	ldr	r3, [r3, #12]
 8004540:	4a02      	ldr	r2, [pc, #8]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004542:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004546:	60d3      	str	r3, [r2, #12]
 8004548:	e002      	b.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800454a:	bf00      	nop
 800454c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004558:	2b00      	cmp	r3, #0
 800455a:	d015      	beq.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800455c:	4b29      	ldr	r3, [pc, #164]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800455e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004562:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800456a:	4926      	ldr	r1, [pc, #152]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800456c:	4313      	orrs	r3, r2
 800456e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004576:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800457a:	d105      	bne.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800457c:	4b21      	ldr	r3, [pc, #132]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	4a20      	ldr	r2, [pc, #128]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004582:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004586:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004590:	2b00      	cmp	r3, #0
 8004592:	d015      	beq.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004594:	4b1b      	ldr	r3, [pc, #108]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800459a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045a2:	4918      	ldr	r1, [pc, #96]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80045a4:	4313      	orrs	r3, r2
 80045a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045b2:	d105      	bne.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80045b4:	4b13      	ldr	r3, [pc, #76]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	4a12      	ldr	r2, [pc, #72]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80045ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045be:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d015      	beq.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80045cc:	4b0d      	ldr	r3, [pc, #52]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80045ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80045d2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045da:	490a      	ldr	r1, [pc, #40]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80045dc:	4313      	orrs	r3, r2
 80045de:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80045ea:	d105      	bne.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045ec:	4b05      	ldr	r3, [pc, #20]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80045ee:	68db      	ldr	r3, [r3, #12]
 80045f0:	4a04      	ldr	r2, [pc, #16]	@ (8004604 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80045f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045f6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80045f8:	7cbb      	ldrb	r3, [r7, #18]
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	3718      	adds	r7, #24
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}
 8004602:	bf00      	nop
 8004604:	40021000 	.word	0x40021000

08004608 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b082      	sub	sp, #8
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d101      	bne.n	800461a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e042      	b.n	80046a0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004620:	2b00      	cmp	r3, #0
 8004622:	d106      	bne.n	8004632 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f7fc f9e5 	bl	80009fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2224      	movs	r2, #36	@ 0x24
 8004636:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f022 0201 	bic.w	r2, r2, #1
 8004648:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800464e:	2b00      	cmp	r3, #0
 8004650:	d002      	beq.n	8004658 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f000 ff0e 	bl	8005474 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004658:	6878      	ldr	r0, [r7, #4]
 800465a:	f000 fc0f 	bl	8004e7c <UART_SetConfig>
 800465e:	4603      	mov	r3, r0
 8004660:	2b01      	cmp	r3, #1
 8004662:	d101      	bne.n	8004668 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e01b      	b.n	80046a0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	685a      	ldr	r2, [r3, #4]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004676:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	689a      	ldr	r2, [r3, #8]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004686:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f042 0201 	orr.w	r2, r2, #1
 8004696:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004698:	6878      	ldr	r0, [r7, #4]
 800469a:	f000 ff8d 	bl	80055b8 <UART_CheckIdleState>
 800469e:	4603      	mov	r3, r0
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3708      	adds	r7, #8
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b08a      	sub	sp, #40	@ 0x28
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	60f8      	str	r0, [r7, #12]
 80046b0:	60b9      	str	r1, [r7, #8]
 80046b2:	4613      	mov	r3, r2
 80046b4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046bc:	2b20      	cmp	r3, #32
 80046be:	d167      	bne.n	8004790 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d002      	beq.n	80046cc <HAL_UART_Transmit_DMA+0x24>
 80046c6:	88fb      	ldrh	r3, [r7, #6]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d101      	bne.n	80046d0 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	e060      	b.n	8004792 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	68ba      	ldr	r2, [r7, #8]
 80046d4:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	88fa      	ldrh	r2, [r7, #6]
 80046da:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	88fa      	ldrh	r2, [r7, #6]
 80046e2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2200      	movs	r2, #0
 80046ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2221      	movs	r2, #33	@ 0x21
 80046f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d028      	beq.n	8004750 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004702:	4a26      	ldr	r2, [pc, #152]	@ (800479c <HAL_UART_Transmit_DMA+0xf4>)
 8004704:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800470a:	4a25      	ldr	r2, [pc, #148]	@ (80047a0 <HAL_UART_Transmit_DMA+0xf8>)
 800470c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004712:	4a24      	ldr	r2, [pc, #144]	@ (80047a4 <HAL_UART_Transmit_DMA+0xfc>)
 8004714:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800471a:	2200      	movs	r2, #0
 800471c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004726:	4619      	mov	r1, r3
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	3328      	adds	r3, #40	@ 0x28
 800472e:	461a      	mov	r2, r3
 8004730:	88fb      	ldrh	r3, [r7, #6]
 8004732:	f7fc fe13 	bl	800135c <HAL_DMA_Start_IT>
 8004736:	4603      	mov	r3, r0
 8004738:	2b00      	cmp	r3, #0
 800473a:	d009      	beq.n	8004750 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2210      	movs	r2, #16
 8004740:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2220      	movs	r2, #32
 8004748:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	e020      	b.n	8004792 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	2240      	movs	r2, #64	@ 0x40
 8004756:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	3308      	adds	r3, #8
 800475e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	e853 3f00 	ldrex	r3, [r3]
 8004766:	613b      	str	r3, [r7, #16]
   return(result);
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800476e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	3308      	adds	r3, #8
 8004776:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004778:	623a      	str	r2, [r7, #32]
 800477a:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800477c:	69f9      	ldr	r1, [r7, #28]
 800477e:	6a3a      	ldr	r2, [r7, #32]
 8004780:	e841 2300 	strex	r3, r2, [r1]
 8004784:	61bb      	str	r3, [r7, #24]
   return(result);
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d1e5      	bne.n	8004758 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800478c:	2300      	movs	r3, #0
 800478e:	e000      	b.n	8004792 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8004790:	2302      	movs	r3, #2
  }
}
 8004792:	4618      	mov	r0, r3
 8004794:	3728      	adds	r7, #40	@ 0x28
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	08005a83 	.word	0x08005a83
 80047a0:	08005b1d 	.word	0x08005b1d
 80047a4:	08005ca3 	.word	0x08005ca3

080047a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b0ba      	sub	sp, #232	@ 0xe8
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	69db      	ldr	r3, [r3, #28]
 80047b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80047ce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80047d2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80047d6:	4013      	ands	r3, r2
 80047d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80047dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d11b      	bne.n	800481c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80047e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047e8:	f003 0320 	and.w	r3, r3, #32
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d015      	beq.n	800481c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80047f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047f4:	f003 0320 	and.w	r3, r3, #32
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d105      	bne.n	8004808 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80047fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004800:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004804:	2b00      	cmp	r3, #0
 8004806:	d009      	beq.n	800481c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800480c:	2b00      	cmp	r3, #0
 800480e:	f000 8300 	beq.w	8004e12 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	4798      	blx	r3
      }
      return;
 800481a:	e2fa      	b.n	8004e12 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800481c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004820:	2b00      	cmp	r3, #0
 8004822:	f000 8123 	beq.w	8004a6c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004826:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800482a:	4b8d      	ldr	r3, [pc, #564]	@ (8004a60 <HAL_UART_IRQHandler+0x2b8>)
 800482c:	4013      	ands	r3, r2
 800482e:	2b00      	cmp	r3, #0
 8004830:	d106      	bne.n	8004840 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004832:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004836:	4b8b      	ldr	r3, [pc, #556]	@ (8004a64 <HAL_UART_IRQHandler+0x2bc>)
 8004838:	4013      	ands	r3, r2
 800483a:	2b00      	cmp	r3, #0
 800483c:	f000 8116 	beq.w	8004a6c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004844:	f003 0301 	and.w	r3, r3, #1
 8004848:	2b00      	cmp	r3, #0
 800484a:	d011      	beq.n	8004870 <HAL_UART_IRQHandler+0xc8>
 800484c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004850:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004854:	2b00      	cmp	r3, #0
 8004856:	d00b      	beq.n	8004870 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	2201      	movs	r2, #1
 800485e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004866:	f043 0201 	orr.w	r2, r3, #1
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004874:	f003 0302 	and.w	r3, r3, #2
 8004878:	2b00      	cmp	r3, #0
 800487a:	d011      	beq.n	80048a0 <HAL_UART_IRQHandler+0xf8>
 800487c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004880:	f003 0301 	and.w	r3, r3, #1
 8004884:	2b00      	cmp	r3, #0
 8004886:	d00b      	beq.n	80048a0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	2202      	movs	r2, #2
 800488e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004896:	f043 0204 	orr.w	r2, r3, #4
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80048a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048a4:	f003 0304 	and.w	r3, r3, #4
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d011      	beq.n	80048d0 <HAL_UART_IRQHandler+0x128>
 80048ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048b0:	f003 0301 	and.w	r3, r3, #1
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d00b      	beq.n	80048d0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	2204      	movs	r2, #4
 80048be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048c6:	f043 0202 	orr.w	r2, r3, #2
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80048d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048d4:	f003 0308 	and.w	r3, r3, #8
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d017      	beq.n	800490c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80048dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048e0:	f003 0320 	and.w	r3, r3, #32
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d105      	bne.n	80048f4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80048e8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80048ec:	4b5c      	ldr	r3, [pc, #368]	@ (8004a60 <HAL_UART_IRQHandler+0x2b8>)
 80048ee:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d00b      	beq.n	800490c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2208      	movs	r2, #8
 80048fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004902:	f043 0208 	orr.w	r2, r3, #8
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800490c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004910:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004914:	2b00      	cmp	r3, #0
 8004916:	d012      	beq.n	800493e <HAL_UART_IRQHandler+0x196>
 8004918:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800491c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004920:	2b00      	cmp	r3, #0
 8004922:	d00c      	beq.n	800493e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800492c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004934:	f043 0220 	orr.w	r2, r3, #32
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004944:	2b00      	cmp	r3, #0
 8004946:	f000 8266 	beq.w	8004e16 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800494a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800494e:	f003 0320 	and.w	r3, r3, #32
 8004952:	2b00      	cmp	r3, #0
 8004954:	d013      	beq.n	800497e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004956:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800495a:	f003 0320 	and.w	r3, r3, #32
 800495e:	2b00      	cmp	r3, #0
 8004960:	d105      	bne.n	800496e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004962:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004966:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d007      	beq.n	800497e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004972:	2b00      	cmp	r3, #0
 8004974:	d003      	beq.n	800497e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004984:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004992:	2b40      	cmp	r3, #64	@ 0x40
 8004994:	d005      	beq.n	80049a2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004996:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800499a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d054      	beq.n	8004a4c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	f001 f807 	bl	80059b6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	689b      	ldr	r3, [r3, #8]
 80049ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049b2:	2b40      	cmp	r3, #64	@ 0x40
 80049b4:	d146      	bne.n	8004a44 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	3308      	adds	r3, #8
 80049bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80049c4:	e853 3f00 	ldrex	r3, [r3]
 80049c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80049cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80049d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	3308      	adds	r3, #8
 80049de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80049e2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80049e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80049ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80049f2:	e841 2300 	strex	r3, r2, [r1]
 80049f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80049fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d1d9      	bne.n	80049b6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d017      	beq.n	8004a3c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a12:	4a15      	ldr	r2, [pc, #84]	@ (8004a68 <HAL_UART_IRQHandler+0x2c0>)
 8004a14:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	f7fc fd71 	bl	8001504 <HAL_DMA_Abort_IT>
 8004a22:	4603      	mov	r3, r0
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d019      	beq.n	8004a5c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8004a36:	4610      	mov	r0, r2
 8004a38:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a3a:	e00f      	b.n	8004a5c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a3c:	6878      	ldr	r0, [r7, #4]
 8004a3e:	f000 fa13 	bl	8004e68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a42:	e00b      	b.n	8004a5c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f000 fa0f 	bl	8004e68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a4a:	e007      	b.n	8004a5c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f000 fa0b 	bl	8004e68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8004a5a:	e1dc      	b.n	8004e16 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a5c:	bf00      	nop
    return;
 8004a5e:	e1da      	b.n	8004e16 <HAL_UART_IRQHandler+0x66e>
 8004a60:	10000001 	.word	0x10000001
 8004a64:	04000120 	.word	0x04000120
 8004a68:	08005d23 	.word	0x08005d23

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	f040 8170 	bne.w	8004d56 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004a76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a7a:	f003 0310 	and.w	r3, r3, #16
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	f000 8169 	beq.w	8004d56 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004a84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a88:	f003 0310 	and.w	r3, r3, #16
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	f000 8162 	beq.w	8004d56 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	2210      	movs	r2, #16
 8004a98:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aa4:	2b40      	cmp	r3, #64	@ 0x40
 8004aa6:	f040 80d8 	bne.w	8004c5a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004ab8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	f000 80af 	beq.w	8004c20 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004ac8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004acc:	429a      	cmp	r2, r3
 8004ace:	f080 80a7 	bcs.w	8004c20 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ad8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f003 0320 	and.w	r3, r3, #32
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	f040 8087 	bne.w	8004bfe <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004afc:	e853 3f00 	ldrex	r3, [r3]
 8004b00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004b04:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	461a      	mov	r2, r3
 8004b16:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004b1a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004b1e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b22:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004b26:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004b2a:	e841 2300 	strex	r3, r2, [r1]
 8004b2e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004b32:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d1da      	bne.n	8004af0 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	3308      	adds	r3, #8
 8004b40:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b44:	e853 3f00 	ldrex	r3, [r3]
 8004b48:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004b4a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b4c:	f023 0301 	bic.w	r3, r3, #1
 8004b50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	3308      	adds	r3, #8
 8004b5a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004b5e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004b62:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b64:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004b66:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004b6a:	e841 2300 	strex	r3, r2, [r1]
 8004b6e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004b70:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d1e1      	bne.n	8004b3a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	3308      	adds	r3, #8
 8004b7c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b7e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004b80:	e853 3f00 	ldrex	r3, [r3]
 8004b84:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004b86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	3308      	adds	r3, #8
 8004b96:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004b9a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004b9c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b9e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004ba0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004ba2:	e841 2300 	strex	r3, r2, [r1]
 8004ba6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004ba8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d1e3      	bne.n	8004b76 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2220      	movs	r2, #32
 8004bb2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bc4:	e853 3f00 	ldrex	r3, [r3]
 8004bc8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004bca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004bcc:	f023 0310 	bic.w	r3, r3, #16
 8004bd0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	461a      	mov	r2, r3
 8004bda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004bde:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004be0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004be2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004be4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004be6:	e841 2300 	strex	r3, r2, [r1]
 8004bea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004bec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d1e4      	bne.n	8004bbc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	f7fc fc2a 	bl	8001452 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2202      	movs	r2, #2
 8004c02:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	1ad3      	subs	r3, r2, r3
 8004c14:	b29b      	uxth	r3, r3
 8004c16:	4619      	mov	r1, r3
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f7fc f8db 	bl	8000dd4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004c1e:	e0fc      	b.n	8004e1a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004c26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	f040 80f5 	bne.w	8004e1a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 0320 	and.w	r3, r3, #32
 8004c3e:	2b20      	cmp	r3, #32
 8004c40:	f040 80eb 	bne.w	8004e1a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2202      	movs	r2, #2
 8004c48:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004c50:	4619      	mov	r1, r3
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f7fc f8be 	bl	8000dd4 <HAL_UARTEx_RxEventCallback>
      return;
 8004c58:	e0df      	b.n	8004e1a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004c74:	b29b      	uxth	r3, r3
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	f000 80d1 	beq.w	8004e1e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8004c7c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	f000 80cc 	beq.w	8004e1e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c8e:	e853 3f00 	ldrex	r3, [r3]
 8004c92:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004c94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c96:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c9a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	461a      	mov	r2, r3
 8004ca4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004ca8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004caa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004cae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cb0:	e841 2300 	strex	r3, r2, [r1]
 8004cb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004cb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d1e4      	bne.n	8004c86 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	3308      	adds	r3, #8
 8004cc2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc6:	e853 3f00 	ldrex	r3, [r3]
 8004cca:	623b      	str	r3, [r7, #32]
   return(result);
 8004ccc:	6a3b      	ldr	r3, [r7, #32]
 8004cce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cd2:	f023 0301 	bic.w	r3, r3, #1
 8004cd6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	3308      	adds	r3, #8
 8004ce0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004ce4:	633a      	str	r2, [r7, #48]	@ 0x30
 8004ce6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004cea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cec:	e841 2300 	strex	r3, r2, [r1]
 8004cf0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004cf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d1e1      	bne.n	8004cbc <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2220      	movs	r2, #32
 8004cfc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	e853 3f00 	ldrex	r3, [r3]
 8004d18:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f023 0310 	bic.w	r3, r3, #16
 8004d20:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	461a      	mov	r2, r3
 8004d2a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004d2e:	61fb      	str	r3, [r7, #28]
 8004d30:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d32:	69b9      	ldr	r1, [r7, #24]
 8004d34:	69fa      	ldr	r2, [r7, #28]
 8004d36:	e841 2300 	strex	r3, r2, [r1]
 8004d3a:	617b      	str	r3, [r7, #20]
   return(result);
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d1e4      	bne.n	8004d0c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2202      	movs	r2, #2
 8004d46:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004d48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d4c:	4619      	mov	r1, r3
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f7fc f840 	bl	8000dd4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004d54:	e063      	b.n	8004e1e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004d56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d00e      	beq.n	8004d80 <HAL_UART_IRQHandler+0x5d8>
 8004d62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d008      	beq.n	8004d80 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004d76:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	f001 f80f 	bl	8005d9c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004d7e:	e051      	b.n	8004e24 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004d80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d014      	beq.n	8004db6 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004d8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d105      	bne.n	8004da4 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004d98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d9c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d008      	beq.n	8004db6 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d03a      	beq.n	8004e22 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004db0:	6878      	ldr	r0, [r7, #4]
 8004db2:	4798      	blx	r3
    }
    return;
 8004db4:	e035      	b.n	8004e22 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d009      	beq.n	8004dd6 <HAL_UART_IRQHandler+0x62e>
 8004dc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004dc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d003      	beq.n	8004dd6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f000 ffb9 	bl	8005d46 <UART_EndTransmit_IT>
    return;
 8004dd4:	e026      	b.n	8004e24 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004dd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dda:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d009      	beq.n	8004df6 <HAL_UART_IRQHandler+0x64e>
 8004de2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004de6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d003      	beq.n	8004df6 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f000 ffe8 	bl	8005dc4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004df4:	e016      	b.n	8004e24 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004df6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dfa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d010      	beq.n	8004e24 <HAL_UART_IRQHandler+0x67c>
 8004e02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	da0c      	bge.n	8004e24 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f000 ffd0 	bl	8005db0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004e10:	e008      	b.n	8004e24 <HAL_UART_IRQHandler+0x67c>
      return;
 8004e12:	bf00      	nop
 8004e14:	e006      	b.n	8004e24 <HAL_UART_IRQHandler+0x67c>
    return;
 8004e16:	bf00      	nop
 8004e18:	e004      	b.n	8004e24 <HAL_UART_IRQHandler+0x67c>
      return;
 8004e1a:	bf00      	nop
 8004e1c:	e002      	b.n	8004e24 <HAL_UART_IRQHandler+0x67c>
      return;
 8004e1e:	bf00      	nop
 8004e20:	e000      	b.n	8004e24 <HAL_UART_IRQHandler+0x67c>
    return;
 8004e22:	bf00      	nop
  }
}
 8004e24:	37e8      	adds	r7, #232	@ 0xe8
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}
 8004e2a:	bf00      	nop

08004e2c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8004e34:	bf00      	nop
 8004e36:	370c      	adds	r7, #12
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3e:	4770      	bx	lr

08004e40 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8004e48:	bf00      	nop
 8004e4a:	370c      	adds	r7, #12
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr

08004e54 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b083      	sub	sp, #12
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004e5c:	bf00      	nop
 8004e5e:	370c      	adds	r7, #12
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr

08004e68 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b083      	sub	sp, #12
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004e70:	bf00      	nop
 8004e72:	370c      	adds	r7, #12
 8004e74:	46bd      	mov	sp, r7
 8004e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7a:	4770      	bx	lr

08004e7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e80:	b08c      	sub	sp, #48	@ 0x30
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e86:	2300      	movs	r3, #0
 8004e88:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	689a      	ldr	r2, [r3, #8]
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	691b      	ldr	r3, [r3, #16]
 8004e94:	431a      	orrs	r2, r3
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	695b      	ldr	r3, [r3, #20]
 8004e9a:	431a      	orrs	r2, r3
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	69db      	ldr	r3, [r3, #28]
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	4baa      	ldr	r3, [pc, #680]	@ (8005154 <UART_SetConfig+0x2d8>)
 8004eac:	4013      	ands	r3, r2
 8004eae:	697a      	ldr	r2, [r7, #20]
 8004eb0:	6812      	ldr	r2, [r2, #0]
 8004eb2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004eb4:	430b      	orrs	r3, r1
 8004eb6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	68da      	ldr	r2, [r3, #12]
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	430a      	orrs	r2, r1
 8004ecc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	699b      	ldr	r3, [r3, #24]
 8004ed2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a9f      	ldr	r2, [pc, #636]	@ (8005158 <UART_SetConfig+0x2dc>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d004      	beq.n	8004ee8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	6a1b      	ldr	r3, [r3, #32]
 8004ee2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004ef2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004ef6:	697a      	ldr	r2, [r7, #20]
 8004ef8:	6812      	ldr	r2, [r2, #0]
 8004efa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004efc:	430b      	orrs	r3, r1
 8004efe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f06:	f023 010f 	bic.w	r1, r3, #15
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	430a      	orrs	r2, r1
 8004f14:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a90      	ldr	r2, [pc, #576]	@ (800515c <UART_SetConfig+0x2e0>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d125      	bne.n	8004f6c <UART_SetConfig+0xf0>
 8004f20:	4b8f      	ldr	r3, [pc, #572]	@ (8005160 <UART_SetConfig+0x2e4>)
 8004f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f26:	f003 0303 	and.w	r3, r3, #3
 8004f2a:	2b03      	cmp	r3, #3
 8004f2c:	d81a      	bhi.n	8004f64 <UART_SetConfig+0xe8>
 8004f2e:	a201      	add	r2, pc, #4	@ (adr r2, 8004f34 <UART_SetConfig+0xb8>)
 8004f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f34:	08004f45 	.word	0x08004f45
 8004f38:	08004f55 	.word	0x08004f55
 8004f3c:	08004f4d 	.word	0x08004f4d
 8004f40:	08004f5d 	.word	0x08004f5d
 8004f44:	2301      	movs	r3, #1
 8004f46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f4a:	e116      	b.n	800517a <UART_SetConfig+0x2fe>
 8004f4c:	2302      	movs	r3, #2
 8004f4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f52:	e112      	b.n	800517a <UART_SetConfig+0x2fe>
 8004f54:	2304      	movs	r3, #4
 8004f56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f5a:	e10e      	b.n	800517a <UART_SetConfig+0x2fe>
 8004f5c:	2308      	movs	r3, #8
 8004f5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f62:	e10a      	b.n	800517a <UART_SetConfig+0x2fe>
 8004f64:	2310      	movs	r3, #16
 8004f66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f6a:	e106      	b.n	800517a <UART_SetConfig+0x2fe>
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a7c      	ldr	r2, [pc, #496]	@ (8005164 <UART_SetConfig+0x2e8>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d138      	bne.n	8004fe8 <UART_SetConfig+0x16c>
 8004f76:	4b7a      	ldr	r3, [pc, #488]	@ (8005160 <UART_SetConfig+0x2e4>)
 8004f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f7c:	f003 030c 	and.w	r3, r3, #12
 8004f80:	2b0c      	cmp	r3, #12
 8004f82:	d82d      	bhi.n	8004fe0 <UART_SetConfig+0x164>
 8004f84:	a201      	add	r2, pc, #4	@ (adr r2, 8004f8c <UART_SetConfig+0x110>)
 8004f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f8a:	bf00      	nop
 8004f8c:	08004fc1 	.word	0x08004fc1
 8004f90:	08004fe1 	.word	0x08004fe1
 8004f94:	08004fe1 	.word	0x08004fe1
 8004f98:	08004fe1 	.word	0x08004fe1
 8004f9c:	08004fd1 	.word	0x08004fd1
 8004fa0:	08004fe1 	.word	0x08004fe1
 8004fa4:	08004fe1 	.word	0x08004fe1
 8004fa8:	08004fe1 	.word	0x08004fe1
 8004fac:	08004fc9 	.word	0x08004fc9
 8004fb0:	08004fe1 	.word	0x08004fe1
 8004fb4:	08004fe1 	.word	0x08004fe1
 8004fb8:	08004fe1 	.word	0x08004fe1
 8004fbc:	08004fd9 	.word	0x08004fd9
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fc6:	e0d8      	b.n	800517a <UART_SetConfig+0x2fe>
 8004fc8:	2302      	movs	r3, #2
 8004fca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fce:	e0d4      	b.n	800517a <UART_SetConfig+0x2fe>
 8004fd0:	2304      	movs	r3, #4
 8004fd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fd6:	e0d0      	b.n	800517a <UART_SetConfig+0x2fe>
 8004fd8:	2308      	movs	r3, #8
 8004fda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fde:	e0cc      	b.n	800517a <UART_SetConfig+0x2fe>
 8004fe0:	2310      	movs	r3, #16
 8004fe2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fe6:	e0c8      	b.n	800517a <UART_SetConfig+0x2fe>
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a5e      	ldr	r2, [pc, #376]	@ (8005168 <UART_SetConfig+0x2ec>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d125      	bne.n	800503e <UART_SetConfig+0x1c2>
 8004ff2:	4b5b      	ldr	r3, [pc, #364]	@ (8005160 <UART_SetConfig+0x2e4>)
 8004ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ff8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004ffc:	2b30      	cmp	r3, #48	@ 0x30
 8004ffe:	d016      	beq.n	800502e <UART_SetConfig+0x1b2>
 8005000:	2b30      	cmp	r3, #48	@ 0x30
 8005002:	d818      	bhi.n	8005036 <UART_SetConfig+0x1ba>
 8005004:	2b20      	cmp	r3, #32
 8005006:	d00a      	beq.n	800501e <UART_SetConfig+0x1a2>
 8005008:	2b20      	cmp	r3, #32
 800500a:	d814      	bhi.n	8005036 <UART_SetConfig+0x1ba>
 800500c:	2b00      	cmp	r3, #0
 800500e:	d002      	beq.n	8005016 <UART_SetConfig+0x19a>
 8005010:	2b10      	cmp	r3, #16
 8005012:	d008      	beq.n	8005026 <UART_SetConfig+0x1aa>
 8005014:	e00f      	b.n	8005036 <UART_SetConfig+0x1ba>
 8005016:	2300      	movs	r3, #0
 8005018:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800501c:	e0ad      	b.n	800517a <UART_SetConfig+0x2fe>
 800501e:	2302      	movs	r3, #2
 8005020:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005024:	e0a9      	b.n	800517a <UART_SetConfig+0x2fe>
 8005026:	2304      	movs	r3, #4
 8005028:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800502c:	e0a5      	b.n	800517a <UART_SetConfig+0x2fe>
 800502e:	2308      	movs	r3, #8
 8005030:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005034:	e0a1      	b.n	800517a <UART_SetConfig+0x2fe>
 8005036:	2310      	movs	r3, #16
 8005038:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800503c:	e09d      	b.n	800517a <UART_SetConfig+0x2fe>
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a4a      	ldr	r2, [pc, #296]	@ (800516c <UART_SetConfig+0x2f0>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d125      	bne.n	8005094 <UART_SetConfig+0x218>
 8005048:	4b45      	ldr	r3, [pc, #276]	@ (8005160 <UART_SetConfig+0x2e4>)
 800504a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800504e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005052:	2bc0      	cmp	r3, #192	@ 0xc0
 8005054:	d016      	beq.n	8005084 <UART_SetConfig+0x208>
 8005056:	2bc0      	cmp	r3, #192	@ 0xc0
 8005058:	d818      	bhi.n	800508c <UART_SetConfig+0x210>
 800505a:	2b80      	cmp	r3, #128	@ 0x80
 800505c:	d00a      	beq.n	8005074 <UART_SetConfig+0x1f8>
 800505e:	2b80      	cmp	r3, #128	@ 0x80
 8005060:	d814      	bhi.n	800508c <UART_SetConfig+0x210>
 8005062:	2b00      	cmp	r3, #0
 8005064:	d002      	beq.n	800506c <UART_SetConfig+0x1f0>
 8005066:	2b40      	cmp	r3, #64	@ 0x40
 8005068:	d008      	beq.n	800507c <UART_SetConfig+0x200>
 800506a:	e00f      	b.n	800508c <UART_SetConfig+0x210>
 800506c:	2300      	movs	r3, #0
 800506e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005072:	e082      	b.n	800517a <UART_SetConfig+0x2fe>
 8005074:	2302      	movs	r3, #2
 8005076:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800507a:	e07e      	b.n	800517a <UART_SetConfig+0x2fe>
 800507c:	2304      	movs	r3, #4
 800507e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005082:	e07a      	b.n	800517a <UART_SetConfig+0x2fe>
 8005084:	2308      	movs	r3, #8
 8005086:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800508a:	e076      	b.n	800517a <UART_SetConfig+0x2fe>
 800508c:	2310      	movs	r3, #16
 800508e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005092:	e072      	b.n	800517a <UART_SetConfig+0x2fe>
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a35      	ldr	r2, [pc, #212]	@ (8005170 <UART_SetConfig+0x2f4>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d12a      	bne.n	80050f4 <UART_SetConfig+0x278>
 800509e:	4b30      	ldr	r3, [pc, #192]	@ (8005160 <UART_SetConfig+0x2e4>)
 80050a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050ac:	d01a      	beq.n	80050e4 <UART_SetConfig+0x268>
 80050ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050b2:	d81b      	bhi.n	80050ec <UART_SetConfig+0x270>
 80050b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050b8:	d00c      	beq.n	80050d4 <UART_SetConfig+0x258>
 80050ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050be:	d815      	bhi.n	80050ec <UART_SetConfig+0x270>
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d003      	beq.n	80050cc <UART_SetConfig+0x250>
 80050c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050c8:	d008      	beq.n	80050dc <UART_SetConfig+0x260>
 80050ca:	e00f      	b.n	80050ec <UART_SetConfig+0x270>
 80050cc:	2300      	movs	r3, #0
 80050ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050d2:	e052      	b.n	800517a <UART_SetConfig+0x2fe>
 80050d4:	2302      	movs	r3, #2
 80050d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050da:	e04e      	b.n	800517a <UART_SetConfig+0x2fe>
 80050dc:	2304      	movs	r3, #4
 80050de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050e2:	e04a      	b.n	800517a <UART_SetConfig+0x2fe>
 80050e4:	2308      	movs	r3, #8
 80050e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050ea:	e046      	b.n	800517a <UART_SetConfig+0x2fe>
 80050ec:	2310      	movs	r3, #16
 80050ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050f2:	e042      	b.n	800517a <UART_SetConfig+0x2fe>
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a17      	ldr	r2, [pc, #92]	@ (8005158 <UART_SetConfig+0x2dc>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d13a      	bne.n	8005174 <UART_SetConfig+0x2f8>
 80050fe:	4b18      	ldr	r3, [pc, #96]	@ (8005160 <UART_SetConfig+0x2e4>)
 8005100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005104:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005108:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800510c:	d01a      	beq.n	8005144 <UART_SetConfig+0x2c8>
 800510e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005112:	d81b      	bhi.n	800514c <UART_SetConfig+0x2d0>
 8005114:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005118:	d00c      	beq.n	8005134 <UART_SetConfig+0x2b8>
 800511a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800511e:	d815      	bhi.n	800514c <UART_SetConfig+0x2d0>
 8005120:	2b00      	cmp	r3, #0
 8005122:	d003      	beq.n	800512c <UART_SetConfig+0x2b0>
 8005124:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005128:	d008      	beq.n	800513c <UART_SetConfig+0x2c0>
 800512a:	e00f      	b.n	800514c <UART_SetConfig+0x2d0>
 800512c:	2300      	movs	r3, #0
 800512e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005132:	e022      	b.n	800517a <UART_SetConfig+0x2fe>
 8005134:	2302      	movs	r3, #2
 8005136:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800513a:	e01e      	b.n	800517a <UART_SetConfig+0x2fe>
 800513c:	2304      	movs	r3, #4
 800513e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005142:	e01a      	b.n	800517a <UART_SetConfig+0x2fe>
 8005144:	2308      	movs	r3, #8
 8005146:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800514a:	e016      	b.n	800517a <UART_SetConfig+0x2fe>
 800514c:	2310      	movs	r3, #16
 800514e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005152:	e012      	b.n	800517a <UART_SetConfig+0x2fe>
 8005154:	cfff69f3 	.word	0xcfff69f3
 8005158:	40008000 	.word	0x40008000
 800515c:	40013800 	.word	0x40013800
 8005160:	40021000 	.word	0x40021000
 8005164:	40004400 	.word	0x40004400
 8005168:	40004800 	.word	0x40004800
 800516c:	40004c00 	.word	0x40004c00
 8005170:	40005000 	.word	0x40005000
 8005174:	2310      	movs	r3, #16
 8005176:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4aae      	ldr	r2, [pc, #696]	@ (8005438 <UART_SetConfig+0x5bc>)
 8005180:	4293      	cmp	r3, r2
 8005182:	f040 8097 	bne.w	80052b4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005186:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800518a:	2b08      	cmp	r3, #8
 800518c:	d823      	bhi.n	80051d6 <UART_SetConfig+0x35a>
 800518e:	a201      	add	r2, pc, #4	@ (adr r2, 8005194 <UART_SetConfig+0x318>)
 8005190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005194:	080051b9 	.word	0x080051b9
 8005198:	080051d7 	.word	0x080051d7
 800519c:	080051c1 	.word	0x080051c1
 80051a0:	080051d7 	.word	0x080051d7
 80051a4:	080051c7 	.word	0x080051c7
 80051a8:	080051d7 	.word	0x080051d7
 80051ac:	080051d7 	.word	0x080051d7
 80051b0:	080051d7 	.word	0x080051d7
 80051b4:	080051cf 	.word	0x080051cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051b8:	f7fe ff66 	bl	8004088 <HAL_RCC_GetPCLK1Freq>
 80051bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051be:	e010      	b.n	80051e2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051c0:	4b9e      	ldr	r3, [pc, #632]	@ (800543c <UART_SetConfig+0x5c0>)
 80051c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80051c4:	e00d      	b.n	80051e2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051c6:	f7fe fef1 	bl	8003fac <HAL_RCC_GetSysClockFreq>
 80051ca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051cc:	e009      	b.n	80051e2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80051d4:	e005      	b.n	80051e2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80051d6:	2300      	movs	r3, #0
 80051d8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80051e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80051e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	f000 8130 	beq.w	800544a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ee:	4a94      	ldr	r2, [pc, #592]	@ (8005440 <UART_SetConfig+0x5c4>)
 80051f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80051f4:	461a      	mov	r2, r3
 80051f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80051fc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	685a      	ldr	r2, [r3, #4]
 8005202:	4613      	mov	r3, r2
 8005204:	005b      	lsls	r3, r3, #1
 8005206:	4413      	add	r3, r2
 8005208:	69ba      	ldr	r2, [r7, #24]
 800520a:	429a      	cmp	r2, r3
 800520c:	d305      	bcc.n	800521a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005214:	69ba      	ldr	r2, [r7, #24]
 8005216:	429a      	cmp	r2, r3
 8005218:	d903      	bls.n	8005222 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005220:	e113      	b.n	800544a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005224:	2200      	movs	r2, #0
 8005226:	60bb      	str	r3, [r7, #8]
 8005228:	60fa      	str	r2, [r7, #12]
 800522a:	697b      	ldr	r3, [r7, #20]
 800522c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800522e:	4a84      	ldr	r2, [pc, #528]	@ (8005440 <UART_SetConfig+0x5c4>)
 8005230:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005234:	b29b      	uxth	r3, r3
 8005236:	2200      	movs	r2, #0
 8005238:	603b      	str	r3, [r7, #0]
 800523a:	607a      	str	r2, [r7, #4]
 800523c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005240:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005244:	f7fb f844 	bl	80002d0 <__aeabi_uldivmod>
 8005248:	4602      	mov	r2, r0
 800524a:	460b      	mov	r3, r1
 800524c:	4610      	mov	r0, r2
 800524e:	4619      	mov	r1, r3
 8005250:	f04f 0200 	mov.w	r2, #0
 8005254:	f04f 0300 	mov.w	r3, #0
 8005258:	020b      	lsls	r3, r1, #8
 800525a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800525e:	0202      	lsls	r2, r0, #8
 8005260:	6979      	ldr	r1, [r7, #20]
 8005262:	6849      	ldr	r1, [r1, #4]
 8005264:	0849      	lsrs	r1, r1, #1
 8005266:	2000      	movs	r0, #0
 8005268:	460c      	mov	r4, r1
 800526a:	4605      	mov	r5, r0
 800526c:	eb12 0804 	adds.w	r8, r2, r4
 8005270:	eb43 0905 	adc.w	r9, r3, r5
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	469a      	mov	sl, r3
 800527c:	4693      	mov	fp, r2
 800527e:	4652      	mov	r2, sl
 8005280:	465b      	mov	r3, fp
 8005282:	4640      	mov	r0, r8
 8005284:	4649      	mov	r1, r9
 8005286:	f7fb f823 	bl	80002d0 <__aeabi_uldivmod>
 800528a:	4602      	mov	r2, r0
 800528c:	460b      	mov	r3, r1
 800528e:	4613      	mov	r3, r2
 8005290:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005292:	6a3b      	ldr	r3, [r7, #32]
 8005294:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005298:	d308      	bcc.n	80052ac <UART_SetConfig+0x430>
 800529a:	6a3b      	ldr	r3, [r7, #32]
 800529c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052a0:	d204      	bcs.n	80052ac <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80052a2:	697b      	ldr	r3, [r7, #20]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	6a3a      	ldr	r2, [r7, #32]
 80052a8:	60da      	str	r2, [r3, #12]
 80052aa:	e0ce      	b.n	800544a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80052b2:	e0ca      	b.n	800544a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	69db      	ldr	r3, [r3, #28]
 80052b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052bc:	d166      	bne.n	800538c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80052be:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80052c2:	2b08      	cmp	r3, #8
 80052c4:	d827      	bhi.n	8005316 <UART_SetConfig+0x49a>
 80052c6:	a201      	add	r2, pc, #4	@ (adr r2, 80052cc <UART_SetConfig+0x450>)
 80052c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052cc:	080052f1 	.word	0x080052f1
 80052d0:	080052f9 	.word	0x080052f9
 80052d4:	08005301 	.word	0x08005301
 80052d8:	08005317 	.word	0x08005317
 80052dc:	08005307 	.word	0x08005307
 80052e0:	08005317 	.word	0x08005317
 80052e4:	08005317 	.word	0x08005317
 80052e8:	08005317 	.word	0x08005317
 80052ec:	0800530f 	.word	0x0800530f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052f0:	f7fe feca 	bl	8004088 <HAL_RCC_GetPCLK1Freq>
 80052f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80052f6:	e014      	b.n	8005322 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052f8:	f7fe fedc 	bl	80040b4 <HAL_RCC_GetPCLK2Freq>
 80052fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80052fe:	e010      	b.n	8005322 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005300:	4b4e      	ldr	r3, [pc, #312]	@ (800543c <UART_SetConfig+0x5c0>)
 8005302:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005304:	e00d      	b.n	8005322 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005306:	f7fe fe51 	bl	8003fac <HAL_RCC_GetSysClockFreq>
 800530a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800530c:	e009      	b.n	8005322 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800530e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005312:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005314:	e005      	b.n	8005322 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005316:	2300      	movs	r3, #0
 8005318:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005320:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005324:	2b00      	cmp	r3, #0
 8005326:	f000 8090 	beq.w	800544a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800532e:	4a44      	ldr	r2, [pc, #272]	@ (8005440 <UART_SetConfig+0x5c4>)
 8005330:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005334:	461a      	mov	r2, r3
 8005336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005338:	fbb3 f3f2 	udiv	r3, r3, r2
 800533c:	005a      	lsls	r2, r3, #1
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	085b      	lsrs	r3, r3, #1
 8005344:	441a      	add	r2, r3
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	fbb2 f3f3 	udiv	r3, r2, r3
 800534e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005350:	6a3b      	ldr	r3, [r7, #32]
 8005352:	2b0f      	cmp	r3, #15
 8005354:	d916      	bls.n	8005384 <UART_SetConfig+0x508>
 8005356:	6a3b      	ldr	r3, [r7, #32]
 8005358:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800535c:	d212      	bcs.n	8005384 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800535e:	6a3b      	ldr	r3, [r7, #32]
 8005360:	b29b      	uxth	r3, r3
 8005362:	f023 030f 	bic.w	r3, r3, #15
 8005366:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005368:	6a3b      	ldr	r3, [r7, #32]
 800536a:	085b      	lsrs	r3, r3, #1
 800536c:	b29b      	uxth	r3, r3
 800536e:	f003 0307 	and.w	r3, r3, #7
 8005372:	b29a      	uxth	r2, r3
 8005374:	8bfb      	ldrh	r3, [r7, #30]
 8005376:	4313      	orrs	r3, r2
 8005378:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	8bfa      	ldrh	r2, [r7, #30]
 8005380:	60da      	str	r2, [r3, #12]
 8005382:	e062      	b.n	800544a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005384:	2301      	movs	r3, #1
 8005386:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800538a:	e05e      	b.n	800544a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800538c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005390:	2b08      	cmp	r3, #8
 8005392:	d828      	bhi.n	80053e6 <UART_SetConfig+0x56a>
 8005394:	a201      	add	r2, pc, #4	@ (adr r2, 800539c <UART_SetConfig+0x520>)
 8005396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800539a:	bf00      	nop
 800539c:	080053c1 	.word	0x080053c1
 80053a0:	080053c9 	.word	0x080053c9
 80053a4:	080053d1 	.word	0x080053d1
 80053a8:	080053e7 	.word	0x080053e7
 80053ac:	080053d7 	.word	0x080053d7
 80053b0:	080053e7 	.word	0x080053e7
 80053b4:	080053e7 	.word	0x080053e7
 80053b8:	080053e7 	.word	0x080053e7
 80053bc:	080053df 	.word	0x080053df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053c0:	f7fe fe62 	bl	8004088 <HAL_RCC_GetPCLK1Freq>
 80053c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80053c6:	e014      	b.n	80053f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053c8:	f7fe fe74 	bl	80040b4 <HAL_RCC_GetPCLK2Freq>
 80053cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80053ce:	e010      	b.n	80053f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053d0:	4b1a      	ldr	r3, [pc, #104]	@ (800543c <UART_SetConfig+0x5c0>)
 80053d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80053d4:	e00d      	b.n	80053f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053d6:	f7fe fde9 	bl	8003fac <HAL_RCC_GetSysClockFreq>
 80053da:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80053dc:	e009      	b.n	80053f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80053e4:	e005      	b.n	80053f2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80053e6:	2300      	movs	r3, #0
 80053e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80053f0:	bf00      	nop
    }

    if (pclk != 0U)
 80053f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d028      	beq.n	800544a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053fc:	4a10      	ldr	r2, [pc, #64]	@ (8005440 <UART_SetConfig+0x5c4>)
 80053fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005402:	461a      	mov	r2, r3
 8005404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005406:	fbb3 f2f2 	udiv	r2, r3, r2
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	085b      	lsrs	r3, r3, #1
 8005410:	441a      	add	r2, r3
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	fbb2 f3f3 	udiv	r3, r2, r3
 800541a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800541c:	6a3b      	ldr	r3, [r7, #32]
 800541e:	2b0f      	cmp	r3, #15
 8005420:	d910      	bls.n	8005444 <UART_SetConfig+0x5c8>
 8005422:	6a3b      	ldr	r3, [r7, #32]
 8005424:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005428:	d20c      	bcs.n	8005444 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800542a:	6a3b      	ldr	r3, [r7, #32]
 800542c:	b29a      	uxth	r2, r3
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	60da      	str	r2, [r3, #12]
 8005434:	e009      	b.n	800544a <UART_SetConfig+0x5ce>
 8005436:	bf00      	nop
 8005438:	40008000 	.word	0x40008000
 800543c:	00f42400 	.word	0x00f42400
 8005440:	0800aa54 	.word	0x0800aa54
      }
      else
      {
        ret = HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	2201      	movs	r2, #1
 800544e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	2201      	movs	r2, #1
 8005456:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	2200      	movs	r2, #0
 800545e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	2200      	movs	r2, #0
 8005464:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005466:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800546a:	4618      	mov	r0, r3
 800546c:	3730      	adds	r7, #48	@ 0x30
 800546e:	46bd      	mov	sp, r7
 8005470:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005474 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005474:	b480      	push	{r7}
 8005476:	b083      	sub	sp, #12
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005480:	f003 0308 	and.w	r3, r3, #8
 8005484:	2b00      	cmp	r3, #0
 8005486:	d00a      	beq.n	800549e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	430a      	orrs	r2, r1
 800549c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054a2:	f003 0301 	and.w	r3, r3, #1
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d00a      	beq.n	80054c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	430a      	orrs	r2, r1
 80054be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c4:	f003 0302 	and.w	r3, r3, #2
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d00a      	beq.n	80054e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	430a      	orrs	r2, r1
 80054e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054e6:	f003 0304 	and.w	r3, r3, #4
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d00a      	beq.n	8005504 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	430a      	orrs	r2, r1
 8005502:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005508:	f003 0310 	and.w	r3, r3, #16
 800550c:	2b00      	cmp	r3, #0
 800550e:	d00a      	beq.n	8005526 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	430a      	orrs	r2, r1
 8005524:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800552a:	f003 0320 	and.w	r3, r3, #32
 800552e:	2b00      	cmp	r3, #0
 8005530:	d00a      	beq.n	8005548 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	689b      	ldr	r3, [r3, #8]
 8005538:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	430a      	orrs	r2, r1
 8005546:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800554c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005550:	2b00      	cmp	r3, #0
 8005552:	d01a      	beq.n	800558a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	430a      	orrs	r2, r1
 8005568:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800556e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005572:	d10a      	bne.n	800558a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	430a      	orrs	r2, r1
 8005588:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800558e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005592:	2b00      	cmp	r3, #0
 8005594:	d00a      	beq.n	80055ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	430a      	orrs	r2, r1
 80055aa:	605a      	str	r2, [r3, #4]
  }
}
 80055ac:	bf00      	nop
 80055ae:	370c      	adds	r7, #12
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr

080055b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b098      	sub	sp, #96	@ 0x60
 80055bc:	af02      	add	r7, sp, #8
 80055be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2200      	movs	r2, #0
 80055c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80055c8:	f7fb fce2 	bl	8000f90 <HAL_GetTick>
 80055cc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 0308 	and.w	r3, r3, #8
 80055d8:	2b08      	cmp	r3, #8
 80055da:	d12f      	bne.n	800563c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055dc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80055e0:	9300      	str	r3, [sp, #0]
 80055e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055e4:	2200      	movs	r2, #0
 80055e6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f000 f88e 	bl	800570c <UART_WaitOnFlagUntilTimeout>
 80055f0:	4603      	mov	r3, r0
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d022      	beq.n	800563c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055fe:	e853 3f00 	ldrex	r3, [r3]
 8005602:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005604:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005606:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800560a:	653b      	str	r3, [r7, #80]	@ 0x50
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	461a      	mov	r2, r3
 8005612:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005614:	647b      	str	r3, [r7, #68]	@ 0x44
 8005616:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005618:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800561a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800561c:	e841 2300 	strex	r3, r2, [r1]
 8005620:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005622:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005624:	2b00      	cmp	r3, #0
 8005626:	d1e6      	bne.n	80055f6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2220      	movs	r2, #32
 800562c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2200      	movs	r2, #0
 8005634:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005638:	2303      	movs	r3, #3
 800563a:	e063      	b.n	8005704 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f003 0304 	and.w	r3, r3, #4
 8005646:	2b04      	cmp	r3, #4
 8005648:	d149      	bne.n	80056de <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800564a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800564e:	9300      	str	r3, [sp, #0]
 8005650:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005652:	2200      	movs	r2, #0
 8005654:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f000 f857 	bl	800570c <UART_WaitOnFlagUntilTimeout>
 800565e:	4603      	mov	r3, r0
 8005660:	2b00      	cmp	r3, #0
 8005662:	d03c      	beq.n	80056de <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800566a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800566c:	e853 3f00 	ldrex	r3, [r3]
 8005670:	623b      	str	r3, [r7, #32]
   return(result);
 8005672:	6a3b      	ldr	r3, [r7, #32]
 8005674:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005678:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	461a      	mov	r2, r3
 8005680:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005682:	633b      	str	r3, [r7, #48]	@ 0x30
 8005684:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005686:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005688:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800568a:	e841 2300 	strex	r3, r2, [r1]
 800568e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005692:	2b00      	cmp	r3, #0
 8005694:	d1e6      	bne.n	8005664 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	3308      	adds	r3, #8
 800569c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	e853 3f00 	ldrex	r3, [r3]
 80056a4:	60fb      	str	r3, [r7, #12]
   return(result);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	f023 0301 	bic.w	r3, r3, #1
 80056ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	3308      	adds	r3, #8
 80056b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80056b6:	61fa      	str	r2, [r7, #28]
 80056b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ba:	69b9      	ldr	r1, [r7, #24]
 80056bc:	69fa      	ldr	r2, [r7, #28]
 80056be:	e841 2300 	strex	r3, r2, [r1]
 80056c2:	617b      	str	r3, [r7, #20]
   return(result);
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d1e5      	bne.n	8005696 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2220      	movs	r2, #32
 80056ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056da:	2303      	movs	r3, #3
 80056dc:	e012      	b.n	8005704 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2220      	movs	r2, #32
 80056e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2220      	movs	r2, #32
 80056ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2200      	movs	r2, #0
 80056f2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2200      	movs	r2, #0
 80056fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005702:	2300      	movs	r3, #0
}
 8005704:	4618      	mov	r0, r3
 8005706:	3758      	adds	r7, #88	@ 0x58
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}

0800570c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b084      	sub	sp, #16
 8005710:	af00      	add	r7, sp, #0
 8005712:	60f8      	str	r0, [r7, #12]
 8005714:	60b9      	str	r1, [r7, #8]
 8005716:	603b      	str	r3, [r7, #0]
 8005718:	4613      	mov	r3, r2
 800571a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800571c:	e04f      	b.n	80057be <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800571e:	69bb      	ldr	r3, [r7, #24]
 8005720:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005724:	d04b      	beq.n	80057be <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005726:	f7fb fc33 	bl	8000f90 <HAL_GetTick>
 800572a:	4602      	mov	r2, r0
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	1ad3      	subs	r3, r2, r3
 8005730:	69ba      	ldr	r2, [r7, #24]
 8005732:	429a      	cmp	r2, r3
 8005734:	d302      	bcc.n	800573c <UART_WaitOnFlagUntilTimeout+0x30>
 8005736:	69bb      	ldr	r3, [r7, #24]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d101      	bne.n	8005740 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800573c:	2303      	movs	r3, #3
 800573e:	e04e      	b.n	80057de <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f003 0304 	and.w	r3, r3, #4
 800574a:	2b00      	cmp	r3, #0
 800574c:	d037      	beq.n	80057be <UART_WaitOnFlagUntilTimeout+0xb2>
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	2b80      	cmp	r3, #128	@ 0x80
 8005752:	d034      	beq.n	80057be <UART_WaitOnFlagUntilTimeout+0xb2>
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	2b40      	cmp	r3, #64	@ 0x40
 8005758:	d031      	beq.n	80057be <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	69db      	ldr	r3, [r3, #28]
 8005760:	f003 0308 	and.w	r3, r3, #8
 8005764:	2b08      	cmp	r3, #8
 8005766:	d110      	bne.n	800578a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	2208      	movs	r2, #8
 800576e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005770:	68f8      	ldr	r0, [r7, #12]
 8005772:	f000 f920 	bl	80059b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2208      	movs	r2, #8
 800577a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2200      	movs	r2, #0
 8005782:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	e029      	b.n	80057de <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	69db      	ldr	r3, [r3, #28]
 8005790:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005794:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005798:	d111      	bne.n	80057be <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80057a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80057a4:	68f8      	ldr	r0, [r7, #12]
 80057a6:	f000 f906 	bl	80059b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2220      	movs	r2, #32
 80057ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2200      	movs	r2, #0
 80057b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80057ba:	2303      	movs	r3, #3
 80057bc:	e00f      	b.n	80057de <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	69da      	ldr	r2, [r3, #28]
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	4013      	ands	r3, r2
 80057c8:	68ba      	ldr	r2, [r7, #8]
 80057ca:	429a      	cmp	r2, r3
 80057cc:	bf0c      	ite	eq
 80057ce:	2301      	moveq	r3, #1
 80057d0:	2300      	movne	r3, #0
 80057d2:	b2db      	uxtb	r3, r3
 80057d4:	461a      	mov	r2, r3
 80057d6:	79fb      	ldrb	r3, [r7, #7]
 80057d8:	429a      	cmp	r2, r3
 80057da:	d0a0      	beq.n	800571e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80057dc:	2300      	movs	r3, #0
}
 80057de:	4618      	mov	r0, r3
 80057e0:	3710      	adds	r7, #16
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bd80      	pop	{r7, pc}
	...

080057e8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b096      	sub	sp, #88	@ 0x58
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	60f8      	str	r0, [r7, #12]
 80057f0:	60b9      	str	r1, [r7, #8]
 80057f2:	4613      	mov	r3, r2
 80057f4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	68ba      	ldr	r2, [r7, #8]
 80057fa:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	88fa      	ldrh	r2, [r7, #6]
 8005800:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2200      	movs	r2, #0
 8005808:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2222      	movs	r2, #34	@ 0x22
 8005810:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800581a:	2b00      	cmp	r3, #0
 800581c:	d02d      	beq.n	800587a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005824:	4a40      	ldr	r2, [pc, #256]	@ (8005928 <UART_Start_Receive_DMA+0x140>)
 8005826:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800582e:	4a3f      	ldr	r2, [pc, #252]	@ (800592c <UART_Start_Receive_DMA+0x144>)
 8005830:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005838:	4a3d      	ldr	r2, [pc, #244]	@ (8005930 <UART_Start_Receive_DMA+0x148>)
 800583a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005842:	2200      	movs	r2, #0
 8005844:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	3324      	adds	r3, #36	@ 0x24
 8005852:	4619      	mov	r1, r3
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005858:	461a      	mov	r2, r3
 800585a:	88fb      	ldrh	r3, [r7, #6]
 800585c:	f7fb fd7e 	bl	800135c <HAL_DMA_Start_IT>
 8005860:	4603      	mov	r3, r0
 8005862:	2b00      	cmp	r3, #0
 8005864:	d009      	beq.n	800587a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2210      	movs	r2, #16
 800586a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2220      	movs	r2, #32
 8005872:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	e051      	b.n	800591e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d018      	beq.n	80058b4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005888:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800588a:	e853 3f00 	ldrex	r3, [r3]
 800588e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005892:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005896:	657b      	str	r3, [r7, #84]	@ 0x54
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	461a      	mov	r2, r3
 800589e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058a2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80058a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058a8:	e841 2300 	strex	r3, r2, [r1]
 80058ac:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80058ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d1e6      	bne.n	8005882 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	3308      	adds	r3, #8
 80058ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058be:	e853 3f00 	ldrex	r3, [r3]
 80058c2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80058c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c6:	f043 0301 	orr.w	r3, r3, #1
 80058ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	3308      	adds	r3, #8
 80058d2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80058d4:	637a      	str	r2, [r7, #52]	@ 0x34
 80058d6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80058da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80058dc:	e841 2300 	strex	r3, r2, [r1]
 80058e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80058e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d1e5      	bne.n	80058b4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	3308      	adds	r3, #8
 80058ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	e853 3f00 	ldrex	r3, [r3]
 80058f6:	613b      	str	r3, [r7, #16]
   return(result);
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80058fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	3308      	adds	r3, #8
 8005906:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005908:	623a      	str	r2, [r7, #32]
 800590a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800590c:	69f9      	ldr	r1, [r7, #28]
 800590e:	6a3a      	ldr	r2, [r7, #32]
 8005910:	e841 2300 	strex	r3, r2, [r1]
 8005914:	61bb      	str	r3, [r7, #24]
   return(result);
 8005916:	69bb      	ldr	r3, [r7, #24]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d1e5      	bne.n	80058e8 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800591c:	2300      	movs	r3, #0
}
 800591e:	4618      	mov	r0, r3
 8005920:	3758      	adds	r7, #88	@ 0x58
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop
 8005928:	08005b39 	.word	0x08005b39
 800592c:	08005c65 	.word	0x08005c65
 8005930:	08005ca3 	.word	0x08005ca3

08005934 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005934:	b480      	push	{r7}
 8005936:	b08f      	sub	sp, #60	@ 0x3c
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005942:	6a3b      	ldr	r3, [r7, #32]
 8005944:	e853 3f00 	ldrex	r3, [r3]
 8005948:	61fb      	str	r3, [r7, #28]
   return(result);
 800594a:	69fb      	ldr	r3, [r7, #28]
 800594c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005950:	637b      	str	r3, [r7, #52]	@ 0x34
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	461a      	mov	r2, r3
 8005958:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800595a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800595c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800595e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005960:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005962:	e841 2300 	strex	r3, r2, [r1]
 8005966:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800596a:	2b00      	cmp	r3, #0
 800596c:	d1e6      	bne.n	800593c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	3308      	adds	r3, #8
 8005974:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	e853 3f00 	ldrex	r3, [r3]
 800597c:	60bb      	str	r3, [r7, #8]
   return(result);
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005984:	633b      	str	r3, [r7, #48]	@ 0x30
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	3308      	adds	r3, #8
 800598c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800598e:	61ba      	str	r2, [r7, #24]
 8005990:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005992:	6979      	ldr	r1, [r7, #20]
 8005994:	69ba      	ldr	r2, [r7, #24]
 8005996:	e841 2300 	strex	r3, r2, [r1]
 800599a:	613b      	str	r3, [r7, #16]
   return(result);
 800599c:	693b      	ldr	r3, [r7, #16]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d1e5      	bne.n	800596e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2220      	movs	r2, #32
 80059a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80059aa:	bf00      	nop
 80059ac:	373c      	adds	r7, #60	@ 0x3c
 80059ae:	46bd      	mov	sp, r7
 80059b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b4:	4770      	bx	lr

080059b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059b6:	b480      	push	{r7}
 80059b8:	b095      	sub	sp, #84	@ 0x54
 80059ba:	af00      	add	r7, sp, #0
 80059bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059c6:	e853 3f00 	ldrex	r3, [r3]
 80059ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80059cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	461a      	mov	r2, r3
 80059da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80059de:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80059e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80059e4:	e841 2300 	strex	r3, r2, [r1]
 80059e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80059ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d1e6      	bne.n	80059be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	3308      	adds	r3, #8
 80059f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f8:	6a3b      	ldr	r3, [r7, #32]
 80059fa:	e853 3f00 	ldrex	r3, [r3]
 80059fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a00:	69fb      	ldr	r3, [r7, #28]
 8005a02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a06:	f023 0301 	bic.w	r3, r3, #1
 8005a0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	3308      	adds	r3, #8
 8005a12:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a14:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a16:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a18:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a1c:	e841 2300 	strex	r3, r2, [r1]
 8005a20:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d1e3      	bne.n	80059f0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a2c:	2b01      	cmp	r3, #1
 8005a2e:	d118      	bne.n	8005a62 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	e853 3f00 	ldrex	r3, [r3]
 8005a3c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	f023 0310 	bic.w	r3, r3, #16
 8005a44:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	461a      	mov	r2, r3
 8005a4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a4e:	61bb      	str	r3, [r7, #24]
 8005a50:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a52:	6979      	ldr	r1, [r7, #20]
 8005a54:	69ba      	ldr	r2, [r7, #24]
 8005a56:	e841 2300 	strex	r3, r2, [r1]
 8005a5a:	613b      	str	r3, [r7, #16]
   return(result);
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d1e6      	bne.n	8005a30 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2220      	movs	r2, #32
 8005a66:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2200      	movs	r2, #0
 8005a74:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005a76:	bf00      	nop
 8005a78:	3754      	adds	r7, #84	@ 0x54
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a80:	4770      	bx	lr

08005a82 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005a82:	b580      	push	{r7, lr}
 8005a84:	b090      	sub	sp, #64	@ 0x40
 8005a86:	af00      	add	r7, sp, #0
 8005a88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f003 0320 	and.w	r3, r3, #32
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d137      	bne.n	8005b0e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8005a9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005aa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	3308      	adds	r3, #8
 8005aac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ab0:	e853 3f00 	ldrex	r3, [r3]
 8005ab4:	623b      	str	r3, [r7, #32]
   return(result);
 8005ab6:	6a3b      	ldr	r3, [r7, #32]
 8005ab8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005abc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005abe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	3308      	adds	r3, #8
 8005ac4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005ac6:	633a      	str	r2, [r7, #48]	@ 0x30
 8005ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005acc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ace:	e841 2300 	strex	r3, r2, [r1]
 8005ad2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ad4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d1e5      	bne.n	8005aa6 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005ada:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	e853 3f00 	ldrex	r3, [r3]
 8005ae6:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005aee:	637b      	str	r3, [r7, #52]	@ 0x34
 8005af0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	461a      	mov	r2, r3
 8005af6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005af8:	61fb      	str	r3, [r7, #28]
 8005afa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005afc:	69b9      	ldr	r1, [r7, #24]
 8005afe:	69fa      	ldr	r2, [r7, #28]
 8005b00:	e841 2300 	strex	r3, r2, [r1]
 8005b04:	617b      	str	r3, [r7, #20]
   return(result);
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d1e6      	bne.n	8005ada <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005b0c:	e002      	b.n	8005b14 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005b0e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005b10:	f7fb f990 	bl	8000e34 <HAL_UART_TxCpltCallback>
}
 8005b14:	bf00      	nop
 8005b16:	3740      	adds	r7, #64	@ 0x40
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	bd80      	pop	{r7, pc}

08005b1c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b084      	sub	sp, #16
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b28:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005b2a:	68f8      	ldr	r0, [r7, #12]
 8005b2c:	f7ff f97e 	bl	8004e2c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b30:	bf00      	nop
 8005b32:	3710      	adds	r7, #16
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}

08005b38 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b09c      	sub	sp, #112	@ 0x70
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b44:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f003 0320 	and.w	r3, r3, #32
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d171      	bne.n	8005c38 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8005b54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b56:	2200      	movs	r2, #0
 8005b58:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b64:	e853 3f00 	ldrex	r3, [r3]
 8005b68:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005b6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b70:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005b72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	461a      	mov	r2, r3
 8005b78:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005b7a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b7c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b7e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005b80:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005b82:	e841 2300 	strex	r3, r2, [r1]
 8005b86:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005b88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d1e6      	bne.n	8005b5c <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	3308      	adds	r3, #8
 8005b94:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b98:	e853 3f00 	ldrex	r3, [r3]
 8005b9c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ba0:	f023 0301 	bic.w	r3, r3, #1
 8005ba4:	667b      	str	r3, [r7, #100]	@ 0x64
 8005ba6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	3308      	adds	r3, #8
 8005bac:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005bae:	647a      	str	r2, [r7, #68]	@ 0x44
 8005bb0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bb2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005bb4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005bb6:	e841 2300 	strex	r3, r2, [r1]
 8005bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005bbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d1e5      	bne.n	8005b8e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005bc2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	3308      	adds	r3, #8
 8005bc8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bcc:	e853 3f00 	ldrex	r3, [r3]
 8005bd0:	623b      	str	r3, [r7, #32]
   return(result);
 8005bd2:	6a3b      	ldr	r3, [r7, #32]
 8005bd4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005bd8:	663b      	str	r3, [r7, #96]	@ 0x60
 8005bda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	3308      	adds	r3, #8
 8005be0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005be2:	633a      	str	r2, [r7, #48]	@ 0x30
 8005be4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005be8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bea:	e841 2300 	strex	r3, r2, [r1]
 8005bee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d1e5      	bne.n	8005bc2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005bf6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005bf8:	2220      	movs	r2, #32
 8005bfa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bfe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c02:	2b01      	cmp	r3, #1
 8005c04:	d118      	bne.n	8005c38 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	e853 3f00 	ldrex	r3, [r3]
 8005c12:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f023 0310 	bic.w	r3, r3, #16
 8005c1a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	461a      	mov	r2, r3
 8005c22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c24:	61fb      	str	r3, [r7, #28]
 8005c26:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c28:	69b9      	ldr	r1, [r7, #24]
 8005c2a:	69fa      	ldr	r2, [r7, #28]
 8005c2c:	e841 2300 	strex	r3, r2, [r1]
 8005c30:	617b      	str	r3, [r7, #20]
   return(result);
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d1e6      	bne.n	8005c06 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c42:	2b01      	cmp	r3, #1
 8005c44:	d107      	bne.n	8005c56 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c48:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005c4c:	4619      	mov	r1, r3
 8005c4e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005c50:	f7fb f8c0 	bl	8000dd4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005c54:	e002      	b.n	8005c5c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005c56:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005c58:	f7ff f8f2 	bl	8004e40 <HAL_UART_RxCpltCallback>
}
 8005c5c:	bf00      	nop
 8005c5e:	3770      	adds	r7, #112	@ 0x70
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}

08005c64 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b084      	sub	sp, #16
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c70:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2201      	movs	r2, #1
 8005c76:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d109      	bne.n	8005c94 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005c86:	085b      	lsrs	r3, r3, #1
 8005c88:	b29b      	uxth	r3, r3
 8005c8a:	4619      	mov	r1, r3
 8005c8c:	68f8      	ldr	r0, [r7, #12]
 8005c8e:	f7fb f8a1 	bl	8000dd4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005c92:	e002      	b.n	8005c9a <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8005c94:	68f8      	ldr	r0, [r7, #12]
 8005c96:	f7ff f8dd 	bl	8004e54 <HAL_UART_RxHalfCpltCallback>
}
 8005c9a:	bf00      	nop
 8005c9c:	3710      	adds	r7, #16
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}

08005ca2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005ca2:	b580      	push	{r7, lr}
 8005ca4:	b086      	sub	sp, #24
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cae:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cb6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005cbe:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cca:	2b80      	cmp	r3, #128	@ 0x80
 8005ccc:	d109      	bne.n	8005ce2 <UART_DMAError+0x40>
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	2b21      	cmp	r3, #33	@ 0x21
 8005cd2:	d106      	bne.n	8005ce2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8005cdc:	6978      	ldr	r0, [r7, #20]
 8005cde:	f7ff fe29 	bl	8005934 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	689b      	ldr	r3, [r3, #8]
 8005ce8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cec:	2b40      	cmp	r3, #64	@ 0x40
 8005cee:	d109      	bne.n	8005d04 <UART_DMAError+0x62>
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2b22      	cmp	r3, #34	@ 0x22
 8005cf4:	d106      	bne.n	8005d04 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8005cfe:	6978      	ldr	r0, [r7, #20]
 8005d00:	f7ff fe59 	bl	80059b6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d0a:	f043 0210 	orr.w	r2, r3, #16
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005d14:	6978      	ldr	r0, [r7, #20]
 8005d16:	f7ff f8a7 	bl	8004e68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d1a:	bf00      	nop
 8005d1c:	3718      	adds	r7, #24
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}

08005d22 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005d22:	b580      	push	{r7, lr}
 8005d24:	b084      	sub	sp, #16
 8005d26:	af00      	add	r7, sp, #0
 8005d28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d2e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2200      	movs	r2, #0
 8005d34:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005d38:	68f8      	ldr	r0, [r7, #12]
 8005d3a:	f7ff f895 	bl	8004e68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d3e:	bf00      	nop
 8005d40:	3710      	adds	r7, #16
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}

08005d46 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005d46:	b580      	push	{r7, lr}
 8005d48:	b088      	sub	sp, #32
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	e853 3f00 	ldrex	r3, [r3]
 8005d5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d62:	61fb      	str	r3, [r7, #28]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	461a      	mov	r2, r3
 8005d6a:	69fb      	ldr	r3, [r7, #28]
 8005d6c:	61bb      	str	r3, [r7, #24]
 8005d6e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d70:	6979      	ldr	r1, [r7, #20]
 8005d72:	69ba      	ldr	r2, [r7, #24]
 8005d74:	e841 2300 	strex	r3, r2, [r1]
 8005d78:	613b      	str	r3, [r7, #16]
   return(result);
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d1e6      	bne.n	8005d4e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2220      	movs	r2, #32
 8005d84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f7fb f850 	bl	8000e34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d94:	bf00      	nop
 8005d96:	3720      	adds	r7, #32
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}

08005d9c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b083      	sub	sp, #12
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005da4:	bf00      	nop
 8005da6:	370c      	adds	r7, #12
 8005da8:	46bd      	mov	sp, r7
 8005daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dae:	4770      	bx	lr

08005db0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b083      	sub	sp, #12
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005db8:	bf00      	nop
 8005dba:	370c      	adds	r7, #12
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr

08005dc4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b083      	sub	sp, #12
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005dcc:	bf00      	nop
 8005dce:	370c      	adds	r7, #12
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr

08005dd8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b085      	sub	sp, #20
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005de6:	2b01      	cmp	r3, #1
 8005de8:	d101      	bne.n	8005dee <HAL_UARTEx_DisableFifoMode+0x16>
 8005dea:	2302      	movs	r3, #2
 8005dec:	e027      	b.n	8005e3e <HAL_UARTEx_DisableFifoMode+0x66>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2201      	movs	r2, #1
 8005df2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2224      	movs	r2, #36	@ 0x24
 8005dfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f022 0201 	bic.w	r2, r2, #1
 8005e14:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005e1c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2200      	movs	r2, #0
 8005e22:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	68fa      	ldr	r2, [r7, #12]
 8005e2a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2220      	movs	r2, #32
 8005e30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2200      	movs	r2, #0
 8005e38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005e3c:	2300      	movs	r3, #0
}
 8005e3e:	4618      	mov	r0, r3
 8005e40:	3714      	adds	r7, #20
 8005e42:	46bd      	mov	sp, r7
 8005e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e48:	4770      	bx	lr

08005e4a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005e4a:	b580      	push	{r7, lr}
 8005e4c:	b084      	sub	sp, #16
 8005e4e:	af00      	add	r7, sp, #0
 8005e50:	6078      	str	r0, [r7, #4]
 8005e52:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005e5a:	2b01      	cmp	r3, #1
 8005e5c:	d101      	bne.n	8005e62 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005e5e:	2302      	movs	r3, #2
 8005e60:	e02d      	b.n	8005ebe <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2201      	movs	r2, #1
 8005e66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2224      	movs	r2, #36	@ 0x24
 8005e6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	681a      	ldr	r2, [r3, #0]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f022 0201 	bic.w	r2, r2, #1
 8005e88:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	683a      	ldr	r2, [r7, #0]
 8005e9a:	430a      	orrs	r2, r1
 8005e9c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f000 f8a4 	bl	8005fec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	68fa      	ldr	r2, [r7, #12]
 8005eaa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2220      	movs	r2, #32
 8005eb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005ebc:	2300      	movs	r3, #0
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	3710      	adds	r7, #16
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}

08005ec6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005ec6:	b580      	push	{r7, lr}
 8005ec8:	b084      	sub	sp, #16
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	6078      	str	r0, [r7, #4]
 8005ece:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005ed6:	2b01      	cmp	r3, #1
 8005ed8:	d101      	bne.n	8005ede <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005eda:	2302      	movs	r3, #2
 8005edc:	e02d      	b.n	8005f3a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2224      	movs	r2, #36	@ 0x24
 8005eea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	681a      	ldr	r2, [r3, #0]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f022 0201 	bic.w	r2, r2, #1
 8005f04:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	683a      	ldr	r2, [r7, #0]
 8005f16:	430a      	orrs	r2, r1
 8005f18:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f000 f866 	bl	8005fec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	68fa      	ldr	r2, [r7, #12]
 8005f26:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2220      	movs	r2, #32
 8005f2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2200      	movs	r2, #0
 8005f34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005f38:	2300      	movs	r3, #0
}
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	3710      	adds	r7, #16
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bd80      	pop	{r7, pc}

08005f42 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f42:	b580      	push	{r7, lr}
 8005f44:	b08c      	sub	sp, #48	@ 0x30
 8005f46:	af00      	add	r7, sp, #0
 8005f48:	60f8      	str	r0, [r7, #12]
 8005f4a:	60b9      	str	r1, [r7, #8]
 8005f4c:	4613      	mov	r3, r2
 8005f4e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005f56:	2b20      	cmp	r3, #32
 8005f58:	d142      	bne.n	8005fe0 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d002      	beq.n	8005f66 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8005f60:	88fb      	ldrh	r3, [r7, #6]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d101      	bne.n	8005f6a <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e03b      	b.n	8005fe2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2201      	movs	r2, #1
 8005f6e:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2200      	movs	r2, #0
 8005f74:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005f76:	88fb      	ldrh	r3, [r7, #6]
 8005f78:	461a      	mov	r2, r3
 8005f7a:	68b9      	ldr	r1, [r7, #8]
 8005f7c:	68f8      	ldr	r0, [r7, #12]
 8005f7e:	f7ff fc33 	bl	80057e8 <UART_Start_Receive_DMA>
 8005f82:	4603      	mov	r3, r0
 8005f84:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005f88:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d124      	bne.n	8005fda <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d11d      	bne.n	8005fd4 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	2210      	movs	r2, #16
 8005f9e:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa6:	69bb      	ldr	r3, [r7, #24]
 8005fa8:	e853 3f00 	ldrex	r3, [r3]
 8005fac:	617b      	str	r3, [r7, #20]
   return(result);
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	f043 0310 	orr.w	r3, r3, #16
 8005fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	461a      	mov	r2, r3
 8005fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fc0:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fc2:	6a39      	ldr	r1, [r7, #32]
 8005fc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fc6:	e841 2300 	strex	r3, r2, [r1]
 8005fca:	61fb      	str	r3, [r7, #28]
   return(result);
 8005fcc:	69fb      	ldr	r3, [r7, #28]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d1e6      	bne.n	8005fa0 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8005fd2:	e002      	b.n	8005fda <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8005fda:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005fde:	e000      	b.n	8005fe2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005fe0:	2302      	movs	r3, #2
  }
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	3730      	adds	r7, #48	@ 0x30
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}
	...

08005fec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b085      	sub	sp, #20
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d108      	bne.n	800600e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2201      	movs	r2, #1
 8006008:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800600c:	e031      	b.n	8006072 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800600e:	2308      	movs	r3, #8
 8006010:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006012:	2308      	movs	r3, #8
 8006014:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	0e5b      	lsrs	r3, r3, #25
 800601e:	b2db      	uxtb	r3, r3
 8006020:	f003 0307 	and.w	r3, r3, #7
 8006024:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	0f5b      	lsrs	r3, r3, #29
 800602e:	b2db      	uxtb	r3, r3
 8006030:	f003 0307 	and.w	r3, r3, #7
 8006034:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006036:	7bbb      	ldrb	r3, [r7, #14]
 8006038:	7b3a      	ldrb	r2, [r7, #12]
 800603a:	4911      	ldr	r1, [pc, #68]	@ (8006080 <UARTEx_SetNbDataToProcess+0x94>)
 800603c:	5c8a      	ldrb	r2, [r1, r2]
 800603e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006042:	7b3a      	ldrb	r2, [r7, #12]
 8006044:	490f      	ldr	r1, [pc, #60]	@ (8006084 <UARTEx_SetNbDataToProcess+0x98>)
 8006046:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006048:	fb93 f3f2 	sdiv	r3, r3, r2
 800604c:	b29a      	uxth	r2, r3
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006054:	7bfb      	ldrb	r3, [r7, #15]
 8006056:	7b7a      	ldrb	r2, [r7, #13]
 8006058:	4909      	ldr	r1, [pc, #36]	@ (8006080 <UARTEx_SetNbDataToProcess+0x94>)
 800605a:	5c8a      	ldrb	r2, [r1, r2]
 800605c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006060:	7b7a      	ldrb	r2, [r7, #13]
 8006062:	4908      	ldr	r1, [pc, #32]	@ (8006084 <UARTEx_SetNbDataToProcess+0x98>)
 8006064:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006066:	fb93 f3f2 	sdiv	r3, r3, r2
 800606a:	b29a      	uxth	r2, r3
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006072:	bf00      	nop
 8006074:	3714      	adds	r7, #20
 8006076:	46bd      	mov	sp, r7
 8006078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607c:	4770      	bx	lr
 800607e:	bf00      	nop
 8006080:	0800aa6c 	.word	0x0800aa6c
 8006084:	0800aa74 	.word	0x0800aa74

08006088 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8006088:	b480      	push	{r7}
 800608a:	b085      	sub	sp, #20
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2200      	movs	r2, #0
 8006094:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006098:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800609c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	b29a      	uxth	r2, r3
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80060a8:	2300      	movs	r3, #0
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	3714      	adds	r7, #20
 80060ae:	46bd      	mov	sp, r7
 80060b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b4:	4770      	bx	lr

080060b6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80060b6:	b480      	push	{r7}
 80060b8:	b085      	sub	sp, #20
 80060ba:	af00      	add	r7, sp, #0
 80060bc:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80060be:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80060c2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80060ca:	b29a      	uxth	r2, r3
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	b29b      	uxth	r3, r3
 80060d0:	43db      	mvns	r3, r3
 80060d2:	b29b      	uxth	r3, r3
 80060d4:	4013      	ands	r3, r2
 80060d6:	b29a      	uxth	r2, r3
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80060de:	2300      	movs	r3, #0
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3714      	adds	r7, #20
 80060e4:	46bd      	mov	sp, r7
 80060e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ea:	4770      	bx	lr

080060ec <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b085      	sub	sp, #20
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	60f8      	str	r0, [r7, #12]
 80060f4:	1d3b      	adds	r3, r7, #4
 80060f6:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	2201      	movs	r2, #1
 80060fe:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2200      	movs	r2, #0
 8006106:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	2200      	movs	r2, #0
 800610e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2200      	movs	r2, #0
 8006116:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800611a:	2300      	movs	r3, #0
}
 800611c:	4618      	mov	r0, r3
 800611e:	3714      	adds	r7, #20
 8006120:	46bd      	mov	sp, r7
 8006122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006126:	4770      	bx	lr

08006128 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006128:	b480      	push	{r7}
 800612a:	b0a7      	sub	sp, #156	@ 0x9c
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
 8006130:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8006132:	2300      	movs	r3, #0
 8006134:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006138:	687a      	ldr	r2, [r7, #4]
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	781b      	ldrb	r3, [r3, #0]
 800613e:	009b      	lsls	r3, r3, #2
 8006140:	4413      	add	r3, r2
 8006142:	881b      	ldrh	r3, [r3, #0]
 8006144:	b29b      	uxth	r3, r3
 8006146:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800614a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800614e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	78db      	ldrb	r3, [r3, #3]
 8006156:	2b03      	cmp	r3, #3
 8006158:	d81f      	bhi.n	800619a <USB_ActivateEndpoint+0x72>
 800615a:	a201      	add	r2, pc, #4	@ (adr r2, 8006160 <USB_ActivateEndpoint+0x38>)
 800615c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006160:	08006171 	.word	0x08006171
 8006164:	0800618d 	.word	0x0800618d
 8006168:	080061a3 	.word	0x080061a3
 800616c:	0800617f 	.word	0x0800617f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8006170:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006174:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006178:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800617c:	e012      	b.n	80061a4 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800617e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006182:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8006186:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800618a:	e00b      	b.n	80061a4 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800618c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006190:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006194:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8006198:	e004      	b.n	80061a4 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 80061a0:	e000      	b.n	80061a4 <USB_ActivateEndpoint+0x7c>
      break;
 80061a2:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80061a4:	687a      	ldr	r2, [r7, #4]
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	781b      	ldrb	r3, [r3, #0]
 80061aa:	009b      	lsls	r3, r3, #2
 80061ac:	441a      	add	r2, r3
 80061ae:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80061b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80061b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80061ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80061be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80061c6:	687a      	ldr	r2, [r7, #4]
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	781b      	ldrb	r3, [r3, #0]
 80061cc:	009b      	lsls	r3, r3, #2
 80061ce:	4413      	add	r3, r2
 80061d0:	881b      	ldrh	r3, [r3, #0]
 80061d2:	b29b      	uxth	r3, r3
 80061d4:	b21b      	sxth	r3, r3
 80061d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061de:	b21a      	sxth	r2, r3
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	781b      	ldrb	r3, [r3, #0]
 80061e4:	b21b      	sxth	r3, r3
 80061e6:	4313      	orrs	r3, r2
 80061e8:	b21b      	sxth	r3, r3
 80061ea:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 80061ee:	687a      	ldr	r2, [r7, #4]
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	781b      	ldrb	r3, [r3, #0]
 80061f4:	009b      	lsls	r3, r3, #2
 80061f6:	441a      	add	r2, r3
 80061f8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80061fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006200:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006204:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006208:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800620c:	b29b      	uxth	r3, r3
 800620e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	7b1b      	ldrb	r3, [r3, #12]
 8006214:	2b00      	cmp	r3, #0
 8006216:	f040 8180 	bne.w	800651a <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	785b      	ldrb	r3, [r3, #1]
 800621e:	2b00      	cmp	r3, #0
 8006220:	f000 8084 	beq.w	800632c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	61bb      	str	r3, [r7, #24]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800622e:	b29b      	uxth	r3, r3
 8006230:	461a      	mov	r2, r3
 8006232:	69bb      	ldr	r3, [r7, #24]
 8006234:	4413      	add	r3, r2
 8006236:	61bb      	str	r3, [r7, #24]
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	781b      	ldrb	r3, [r3, #0]
 800623c:	00da      	lsls	r2, r3, #3
 800623e:	69bb      	ldr	r3, [r7, #24]
 8006240:	4413      	add	r3, r2
 8006242:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006246:	617b      	str	r3, [r7, #20]
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	88db      	ldrh	r3, [r3, #6]
 800624c:	085b      	lsrs	r3, r3, #1
 800624e:	b29b      	uxth	r3, r3
 8006250:	005b      	lsls	r3, r3, #1
 8006252:	b29a      	uxth	r2, r3
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006258:	687a      	ldr	r2, [r7, #4]
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	781b      	ldrb	r3, [r3, #0]
 800625e:	009b      	lsls	r3, r3, #2
 8006260:	4413      	add	r3, r2
 8006262:	881b      	ldrh	r3, [r3, #0]
 8006264:	827b      	strh	r3, [r7, #18]
 8006266:	8a7b      	ldrh	r3, [r7, #18]
 8006268:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800626c:	2b00      	cmp	r3, #0
 800626e:	d01b      	beq.n	80062a8 <USB_ActivateEndpoint+0x180>
 8006270:	687a      	ldr	r2, [r7, #4]
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	781b      	ldrb	r3, [r3, #0]
 8006276:	009b      	lsls	r3, r3, #2
 8006278:	4413      	add	r3, r2
 800627a:	881b      	ldrh	r3, [r3, #0]
 800627c:	b29b      	uxth	r3, r3
 800627e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006282:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006286:	823b      	strh	r3, [r7, #16]
 8006288:	687a      	ldr	r2, [r7, #4]
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	781b      	ldrb	r3, [r3, #0]
 800628e:	009b      	lsls	r3, r3, #2
 8006290:	441a      	add	r2, r3
 8006292:	8a3b      	ldrh	r3, [r7, #16]
 8006294:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006298:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800629c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80062a0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80062a4:	b29b      	uxth	r3, r3
 80062a6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	78db      	ldrb	r3, [r3, #3]
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	d020      	beq.n	80062f2 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80062b0:	687a      	ldr	r2, [r7, #4]
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	781b      	ldrb	r3, [r3, #0]
 80062b6:	009b      	lsls	r3, r3, #2
 80062b8:	4413      	add	r3, r2
 80062ba:	881b      	ldrh	r3, [r3, #0]
 80062bc:	b29b      	uxth	r3, r3
 80062be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80062c6:	81bb      	strh	r3, [r7, #12]
 80062c8:	89bb      	ldrh	r3, [r7, #12]
 80062ca:	f083 0320 	eor.w	r3, r3, #32
 80062ce:	81bb      	strh	r3, [r7, #12]
 80062d0:	687a      	ldr	r2, [r7, #4]
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	781b      	ldrb	r3, [r3, #0]
 80062d6:	009b      	lsls	r3, r3, #2
 80062d8:	441a      	add	r2, r3
 80062da:	89bb      	ldrh	r3, [r7, #12]
 80062dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80062e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80062e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80062e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062ec:	b29b      	uxth	r3, r3
 80062ee:	8013      	strh	r3, [r2, #0]
 80062f0:	e3f9      	b.n	8006ae6 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80062f2:	687a      	ldr	r2, [r7, #4]
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	781b      	ldrb	r3, [r3, #0]
 80062f8:	009b      	lsls	r3, r3, #2
 80062fa:	4413      	add	r3, r2
 80062fc:	881b      	ldrh	r3, [r3, #0]
 80062fe:	b29b      	uxth	r3, r3
 8006300:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006304:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006308:	81fb      	strh	r3, [r7, #14]
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	781b      	ldrb	r3, [r3, #0]
 8006310:	009b      	lsls	r3, r3, #2
 8006312:	441a      	add	r2, r3
 8006314:	89fb      	ldrh	r3, [r7, #14]
 8006316:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800631a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800631e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006322:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006326:	b29b      	uxth	r3, r3
 8006328:	8013      	strh	r3, [r2, #0]
 800632a:	e3dc      	b.n	8006ae6 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006336:	b29b      	uxth	r3, r3
 8006338:	461a      	mov	r2, r3
 800633a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800633c:	4413      	add	r3, r2
 800633e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	781b      	ldrb	r3, [r3, #0]
 8006344:	00da      	lsls	r2, r3, #3
 8006346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006348:	4413      	add	r3, r2
 800634a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800634e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	88db      	ldrh	r3, [r3, #6]
 8006354:	085b      	lsrs	r3, r3, #1
 8006356:	b29b      	uxth	r3, r3
 8006358:	005b      	lsls	r3, r3, #1
 800635a:	b29a      	uxth	r2, r3
 800635c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800635e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800636a:	b29b      	uxth	r3, r3
 800636c:	461a      	mov	r2, r3
 800636e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006370:	4413      	add	r3, r2
 8006372:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	781b      	ldrb	r3, [r3, #0]
 8006378:	00da      	lsls	r2, r3, #3
 800637a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800637c:	4413      	add	r3, r2
 800637e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006382:	627b      	str	r3, [r7, #36]	@ 0x24
 8006384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006386:	881b      	ldrh	r3, [r3, #0]
 8006388:	b29b      	uxth	r3, r3
 800638a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800638e:	b29a      	uxth	r2, r3
 8006390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006392:	801a      	strh	r2, [r3, #0]
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	691b      	ldr	r3, [r3, #16]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d10a      	bne.n	80063b2 <USB_ActivateEndpoint+0x28a>
 800639c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800639e:	881b      	ldrh	r3, [r3, #0]
 80063a0:	b29b      	uxth	r3, r3
 80063a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063aa:	b29a      	uxth	r2, r3
 80063ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ae:	801a      	strh	r2, [r3, #0]
 80063b0:	e041      	b.n	8006436 <USB_ActivateEndpoint+0x30e>
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	691b      	ldr	r3, [r3, #16]
 80063b6:	2b3e      	cmp	r3, #62	@ 0x3e
 80063b8:	d81c      	bhi.n	80063f4 <USB_ActivateEndpoint+0x2cc>
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	691b      	ldr	r3, [r3, #16]
 80063be:	085b      	lsrs	r3, r3, #1
 80063c0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	691b      	ldr	r3, [r3, #16]
 80063c8:	f003 0301 	and.w	r3, r3, #1
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d004      	beq.n	80063da <USB_ActivateEndpoint+0x2b2>
 80063d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80063d4:	3301      	adds	r3, #1
 80063d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80063da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063dc:	881b      	ldrh	r3, [r3, #0]
 80063de:	b29a      	uxth	r2, r3
 80063e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	029b      	lsls	r3, r3, #10
 80063e8:	b29b      	uxth	r3, r3
 80063ea:	4313      	orrs	r3, r2
 80063ec:	b29a      	uxth	r2, r3
 80063ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f0:	801a      	strh	r2, [r3, #0]
 80063f2:	e020      	b.n	8006436 <USB_ActivateEndpoint+0x30e>
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	691b      	ldr	r3, [r3, #16]
 80063f8:	095b      	lsrs	r3, r3, #5
 80063fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	691b      	ldr	r3, [r3, #16]
 8006402:	f003 031f 	and.w	r3, r3, #31
 8006406:	2b00      	cmp	r3, #0
 8006408:	d104      	bne.n	8006414 <USB_ActivateEndpoint+0x2ec>
 800640a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800640e:	3b01      	subs	r3, #1
 8006410:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006416:	881b      	ldrh	r3, [r3, #0]
 8006418:	b29a      	uxth	r2, r3
 800641a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800641e:	b29b      	uxth	r3, r3
 8006420:	029b      	lsls	r3, r3, #10
 8006422:	b29b      	uxth	r3, r3
 8006424:	4313      	orrs	r3, r2
 8006426:	b29b      	uxth	r3, r3
 8006428:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800642c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006430:	b29a      	uxth	r2, r3
 8006432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006434:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	781b      	ldrb	r3, [r3, #0]
 800643c:	009b      	lsls	r3, r3, #2
 800643e:	4413      	add	r3, r2
 8006440:	881b      	ldrh	r3, [r3, #0]
 8006442:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006444:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006446:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800644a:	2b00      	cmp	r3, #0
 800644c:	d01b      	beq.n	8006486 <USB_ActivateEndpoint+0x35e>
 800644e:	687a      	ldr	r2, [r7, #4]
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	781b      	ldrb	r3, [r3, #0]
 8006454:	009b      	lsls	r3, r3, #2
 8006456:	4413      	add	r3, r2
 8006458:	881b      	ldrh	r3, [r3, #0]
 800645a:	b29b      	uxth	r3, r3
 800645c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006460:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006464:	843b      	strh	r3, [r7, #32]
 8006466:	687a      	ldr	r2, [r7, #4]
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	781b      	ldrb	r3, [r3, #0]
 800646c:	009b      	lsls	r3, r3, #2
 800646e:	441a      	add	r2, r3
 8006470:	8c3b      	ldrh	r3, [r7, #32]
 8006472:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006476:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800647a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800647e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006482:	b29b      	uxth	r3, r3
 8006484:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	781b      	ldrb	r3, [r3, #0]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d124      	bne.n	80064d8 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800648e:	687a      	ldr	r2, [r7, #4]
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	781b      	ldrb	r3, [r3, #0]
 8006494:	009b      	lsls	r3, r3, #2
 8006496:	4413      	add	r3, r2
 8006498:	881b      	ldrh	r3, [r3, #0]
 800649a:	b29b      	uxth	r3, r3
 800649c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80064a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064a4:	83bb      	strh	r3, [r7, #28]
 80064a6:	8bbb      	ldrh	r3, [r7, #28]
 80064a8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80064ac:	83bb      	strh	r3, [r7, #28]
 80064ae:	8bbb      	ldrh	r3, [r7, #28]
 80064b0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80064b4:	83bb      	strh	r3, [r7, #28]
 80064b6:	687a      	ldr	r2, [r7, #4]
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	781b      	ldrb	r3, [r3, #0]
 80064bc:	009b      	lsls	r3, r3, #2
 80064be:	441a      	add	r2, r3
 80064c0:	8bbb      	ldrh	r3, [r7, #28]
 80064c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80064c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80064ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80064ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064d2:	b29b      	uxth	r3, r3
 80064d4:	8013      	strh	r3, [r2, #0]
 80064d6:	e306      	b.n	8006ae6 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80064d8:	687a      	ldr	r2, [r7, #4]
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	781b      	ldrb	r3, [r3, #0]
 80064de:	009b      	lsls	r3, r3, #2
 80064e0:	4413      	add	r3, r2
 80064e2:	881b      	ldrh	r3, [r3, #0]
 80064e4:	b29b      	uxth	r3, r3
 80064e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80064ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064ee:	83fb      	strh	r3, [r7, #30]
 80064f0:	8bfb      	ldrh	r3, [r7, #30]
 80064f2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80064f6:	83fb      	strh	r3, [r7, #30]
 80064f8:	687a      	ldr	r2, [r7, #4]
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	781b      	ldrb	r3, [r3, #0]
 80064fe:	009b      	lsls	r3, r3, #2
 8006500:	441a      	add	r2, r3
 8006502:	8bfb      	ldrh	r3, [r7, #30]
 8006504:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006508:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800650c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006510:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006514:	b29b      	uxth	r3, r3
 8006516:	8013      	strh	r3, [r2, #0]
 8006518:	e2e5      	b.n	8006ae6 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	78db      	ldrb	r3, [r3, #3]
 800651e:	2b02      	cmp	r3, #2
 8006520:	d11e      	bne.n	8006560 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006522:	687a      	ldr	r2, [r7, #4]
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	781b      	ldrb	r3, [r3, #0]
 8006528:	009b      	lsls	r3, r3, #2
 800652a:	4413      	add	r3, r2
 800652c:	881b      	ldrh	r3, [r3, #0]
 800652e:	b29b      	uxth	r3, r3
 8006530:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006534:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006538:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800653c:	687a      	ldr	r2, [r7, #4]
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	781b      	ldrb	r3, [r3, #0]
 8006542:	009b      	lsls	r3, r3, #2
 8006544:	441a      	add	r2, r3
 8006546:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800654a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800654e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006552:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006556:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800655a:	b29b      	uxth	r3, r3
 800655c:	8013      	strh	r3, [r2, #0]
 800655e:	e01d      	b.n	800659c <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8006560:	687a      	ldr	r2, [r7, #4]
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	781b      	ldrb	r3, [r3, #0]
 8006566:	009b      	lsls	r3, r3, #2
 8006568:	4413      	add	r3, r2
 800656a:	881b      	ldrh	r3, [r3, #0]
 800656c:	b29b      	uxth	r3, r3
 800656e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006572:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006576:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800657a:	687a      	ldr	r2, [r7, #4]
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	781b      	ldrb	r3, [r3, #0]
 8006580:	009b      	lsls	r3, r3, #2
 8006582:	441a      	add	r2, r3
 8006584:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8006588:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800658c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006590:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006594:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006598:	b29b      	uxth	r3, r3
 800659a:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80065a6:	b29b      	uxth	r3, r3
 80065a8:	461a      	mov	r2, r3
 80065aa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80065ac:	4413      	add	r3, r2
 80065ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	781b      	ldrb	r3, [r3, #0]
 80065b4:	00da      	lsls	r2, r3, #3
 80065b6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80065b8:	4413      	add	r3, r2
 80065ba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80065be:	67bb      	str	r3, [r7, #120]	@ 0x78
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	891b      	ldrh	r3, [r3, #8]
 80065c4:	085b      	lsrs	r3, r3, #1
 80065c6:	b29b      	uxth	r3, r3
 80065c8:	005b      	lsls	r3, r3, #1
 80065ca:	b29a      	uxth	r2, r3
 80065cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80065ce:	801a      	strh	r2, [r3, #0]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	677b      	str	r3, [r7, #116]	@ 0x74
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80065da:	b29b      	uxth	r3, r3
 80065dc:	461a      	mov	r2, r3
 80065de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80065e0:	4413      	add	r3, r2
 80065e2:	677b      	str	r3, [r7, #116]	@ 0x74
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	781b      	ldrb	r3, [r3, #0]
 80065e8:	00da      	lsls	r2, r3, #3
 80065ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80065ec:	4413      	add	r3, r2
 80065ee:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80065f2:	673b      	str	r3, [r7, #112]	@ 0x70
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	895b      	ldrh	r3, [r3, #10]
 80065f8:	085b      	lsrs	r3, r3, #1
 80065fa:	b29b      	uxth	r3, r3
 80065fc:	005b      	lsls	r3, r3, #1
 80065fe:	b29a      	uxth	r2, r3
 8006600:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006602:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	785b      	ldrb	r3, [r3, #1]
 8006608:	2b00      	cmp	r3, #0
 800660a:	f040 81af 	bne.w	800696c <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800660e:	687a      	ldr	r2, [r7, #4]
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	781b      	ldrb	r3, [r3, #0]
 8006614:	009b      	lsls	r3, r3, #2
 8006616:	4413      	add	r3, r2
 8006618:	881b      	ldrh	r3, [r3, #0]
 800661a:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800661e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8006622:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006626:	2b00      	cmp	r3, #0
 8006628:	d01d      	beq.n	8006666 <USB_ActivateEndpoint+0x53e>
 800662a:	687a      	ldr	r2, [r7, #4]
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	781b      	ldrb	r3, [r3, #0]
 8006630:	009b      	lsls	r3, r3, #2
 8006632:	4413      	add	r3, r2
 8006634:	881b      	ldrh	r3, [r3, #0]
 8006636:	b29b      	uxth	r3, r3
 8006638:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800663c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006640:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8006644:	687a      	ldr	r2, [r7, #4]
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	781b      	ldrb	r3, [r3, #0]
 800664a:	009b      	lsls	r3, r3, #2
 800664c:	441a      	add	r2, r3
 800664e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8006652:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006656:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800665a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800665e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006662:	b29b      	uxth	r3, r3
 8006664:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006666:	687a      	ldr	r2, [r7, #4]
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	781b      	ldrb	r3, [r3, #0]
 800666c:	009b      	lsls	r3, r3, #2
 800666e:	4413      	add	r3, r2
 8006670:	881b      	ldrh	r3, [r3, #0]
 8006672:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8006676:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800667a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800667e:	2b00      	cmp	r3, #0
 8006680:	d01d      	beq.n	80066be <USB_ActivateEndpoint+0x596>
 8006682:	687a      	ldr	r2, [r7, #4]
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	781b      	ldrb	r3, [r3, #0]
 8006688:	009b      	lsls	r3, r3, #2
 800668a:	4413      	add	r3, r2
 800668c:	881b      	ldrh	r3, [r3, #0]
 800668e:	b29b      	uxth	r3, r3
 8006690:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006694:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006698:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800669c:	687a      	ldr	r2, [r7, #4]
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	781b      	ldrb	r3, [r3, #0]
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	441a      	add	r2, r3
 80066a6:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80066aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80066ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80066b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80066b6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80066ba:	b29b      	uxth	r3, r3
 80066bc:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	785b      	ldrb	r3, [r3, #1]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d16b      	bne.n	800679e <USB_ActivateEndpoint+0x676>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80066d0:	b29b      	uxth	r3, r3
 80066d2:	461a      	mov	r2, r3
 80066d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066d6:	4413      	add	r3, r2
 80066d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	781b      	ldrb	r3, [r3, #0]
 80066de:	00da      	lsls	r2, r3, #3
 80066e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066e2:	4413      	add	r3, r2
 80066e4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80066e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066ec:	881b      	ldrh	r3, [r3, #0]
 80066ee:	b29b      	uxth	r3, r3
 80066f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80066f4:	b29a      	uxth	r2, r3
 80066f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066f8:	801a      	strh	r2, [r3, #0]
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	691b      	ldr	r3, [r3, #16]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d10a      	bne.n	8006718 <USB_ActivateEndpoint+0x5f0>
 8006702:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006704:	881b      	ldrh	r3, [r3, #0]
 8006706:	b29b      	uxth	r3, r3
 8006708:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800670c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006710:	b29a      	uxth	r2, r3
 8006712:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006714:	801a      	strh	r2, [r3, #0]
 8006716:	e05d      	b.n	80067d4 <USB_ActivateEndpoint+0x6ac>
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	691b      	ldr	r3, [r3, #16]
 800671c:	2b3e      	cmp	r3, #62	@ 0x3e
 800671e:	d81c      	bhi.n	800675a <USB_ActivateEndpoint+0x632>
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	691b      	ldr	r3, [r3, #16]
 8006724:	085b      	lsrs	r3, r3, #1
 8006726:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	691b      	ldr	r3, [r3, #16]
 800672e:	f003 0301 	and.w	r3, r3, #1
 8006732:	2b00      	cmp	r3, #0
 8006734:	d004      	beq.n	8006740 <USB_ActivateEndpoint+0x618>
 8006736:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800673a:	3301      	adds	r3, #1
 800673c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006740:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006742:	881b      	ldrh	r3, [r3, #0]
 8006744:	b29a      	uxth	r2, r3
 8006746:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800674a:	b29b      	uxth	r3, r3
 800674c:	029b      	lsls	r3, r3, #10
 800674e:	b29b      	uxth	r3, r3
 8006750:	4313      	orrs	r3, r2
 8006752:	b29a      	uxth	r2, r3
 8006754:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006756:	801a      	strh	r2, [r3, #0]
 8006758:	e03c      	b.n	80067d4 <USB_ActivateEndpoint+0x6ac>
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	691b      	ldr	r3, [r3, #16]
 800675e:	095b      	lsrs	r3, r3, #5
 8006760:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	691b      	ldr	r3, [r3, #16]
 8006768:	f003 031f 	and.w	r3, r3, #31
 800676c:	2b00      	cmp	r3, #0
 800676e:	d104      	bne.n	800677a <USB_ActivateEndpoint+0x652>
 8006770:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006774:	3b01      	subs	r3, #1
 8006776:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800677a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800677c:	881b      	ldrh	r3, [r3, #0]
 800677e:	b29a      	uxth	r2, r3
 8006780:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006784:	b29b      	uxth	r3, r3
 8006786:	029b      	lsls	r3, r3, #10
 8006788:	b29b      	uxth	r3, r3
 800678a:	4313      	orrs	r3, r2
 800678c:	b29b      	uxth	r3, r3
 800678e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006792:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006796:	b29a      	uxth	r2, r3
 8006798:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800679a:	801a      	strh	r2, [r3, #0]
 800679c:	e01a      	b.n	80067d4 <USB_ActivateEndpoint+0x6ac>
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	785b      	ldrb	r3, [r3, #1]
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	d116      	bne.n	80067d4 <USB_ActivateEndpoint+0x6ac>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	657b      	str	r3, [r7, #84]	@ 0x54
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	461a      	mov	r2, r3
 80067b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80067b6:	4413      	add	r3, r2
 80067b8:	657b      	str	r3, [r7, #84]	@ 0x54
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	781b      	ldrb	r3, [r3, #0]
 80067be:	00da      	lsls	r2, r3, #3
 80067c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80067c2:	4413      	add	r3, r2
 80067c4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80067c8:	653b      	str	r3, [r7, #80]	@ 0x50
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	691b      	ldr	r3, [r3, #16]
 80067ce:	b29a      	uxth	r2, r3
 80067d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067d2:	801a      	strh	r2, [r3, #0]
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	785b      	ldrb	r3, [r3, #1]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d16b      	bne.n	80068b8 <USB_ActivateEndpoint+0x790>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80067ea:	b29b      	uxth	r3, r3
 80067ec:	461a      	mov	r2, r3
 80067ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067f0:	4413      	add	r3, r2
 80067f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	781b      	ldrb	r3, [r3, #0]
 80067f8:	00da      	lsls	r2, r3, #3
 80067fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067fc:	4413      	add	r3, r2
 80067fe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006802:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006806:	881b      	ldrh	r3, [r3, #0]
 8006808:	b29b      	uxth	r3, r3
 800680a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800680e:	b29a      	uxth	r2, r3
 8006810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006812:	801a      	strh	r2, [r3, #0]
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	691b      	ldr	r3, [r3, #16]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d10a      	bne.n	8006832 <USB_ActivateEndpoint+0x70a>
 800681c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800681e:	881b      	ldrh	r3, [r3, #0]
 8006820:	b29b      	uxth	r3, r3
 8006822:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006826:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800682a:	b29a      	uxth	r2, r3
 800682c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800682e:	801a      	strh	r2, [r3, #0]
 8006830:	e05b      	b.n	80068ea <USB_ActivateEndpoint+0x7c2>
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	691b      	ldr	r3, [r3, #16]
 8006836:	2b3e      	cmp	r3, #62	@ 0x3e
 8006838:	d81c      	bhi.n	8006874 <USB_ActivateEndpoint+0x74c>
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	691b      	ldr	r3, [r3, #16]
 800683e:	085b      	lsrs	r3, r3, #1
 8006840:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	691b      	ldr	r3, [r3, #16]
 8006848:	f003 0301 	and.w	r3, r3, #1
 800684c:	2b00      	cmp	r3, #0
 800684e:	d004      	beq.n	800685a <USB_ActivateEndpoint+0x732>
 8006850:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006854:	3301      	adds	r3, #1
 8006856:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800685a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800685c:	881b      	ldrh	r3, [r3, #0]
 800685e:	b29a      	uxth	r2, r3
 8006860:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006864:	b29b      	uxth	r3, r3
 8006866:	029b      	lsls	r3, r3, #10
 8006868:	b29b      	uxth	r3, r3
 800686a:	4313      	orrs	r3, r2
 800686c:	b29a      	uxth	r2, r3
 800686e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006870:	801a      	strh	r2, [r3, #0]
 8006872:	e03a      	b.n	80068ea <USB_ActivateEndpoint+0x7c2>
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	691b      	ldr	r3, [r3, #16]
 8006878:	095b      	lsrs	r3, r3, #5
 800687a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	691b      	ldr	r3, [r3, #16]
 8006882:	f003 031f 	and.w	r3, r3, #31
 8006886:	2b00      	cmp	r3, #0
 8006888:	d104      	bne.n	8006894 <USB_ActivateEndpoint+0x76c>
 800688a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800688e:	3b01      	subs	r3, #1
 8006890:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006896:	881b      	ldrh	r3, [r3, #0]
 8006898:	b29a      	uxth	r2, r3
 800689a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800689e:	b29b      	uxth	r3, r3
 80068a0:	029b      	lsls	r3, r3, #10
 80068a2:	b29b      	uxth	r3, r3
 80068a4:	4313      	orrs	r3, r2
 80068a6:	b29b      	uxth	r3, r3
 80068a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068b0:	b29a      	uxth	r2, r3
 80068b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068b4:	801a      	strh	r2, [r3, #0]
 80068b6:	e018      	b.n	80068ea <USB_ActivateEndpoint+0x7c2>
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	785b      	ldrb	r3, [r3, #1]
 80068bc:	2b01      	cmp	r3, #1
 80068be:	d114      	bne.n	80068ea <USB_ActivateEndpoint+0x7c2>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068c6:	b29b      	uxth	r3, r3
 80068c8:	461a      	mov	r2, r3
 80068ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068cc:	4413      	add	r3, r2
 80068ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	781b      	ldrb	r3, [r3, #0]
 80068d4:	00da      	lsls	r2, r3, #3
 80068d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068d8:	4413      	add	r3, r2
 80068da:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80068de:	643b      	str	r3, [r7, #64]	@ 0x40
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	691b      	ldr	r3, [r3, #16]
 80068e4:	b29a      	uxth	r2, r3
 80068e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068e8:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80068ea:	687a      	ldr	r2, [r7, #4]
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	781b      	ldrb	r3, [r3, #0]
 80068f0:	009b      	lsls	r3, r3, #2
 80068f2:	4413      	add	r3, r2
 80068f4:	881b      	ldrh	r3, [r3, #0]
 80068f6:	b29b      	uxth	r3, r3
 80068f8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80068fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006900:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8006902:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006904:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006908:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800690a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800690c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006910:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8006912:	687a      	ldr	r2, [r7, #4]
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	781b      	ldrb	r3, [r3, #0]
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	441a      	add	r2, r3
 800691c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800691e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006922:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006926:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800692a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800692e:	b29b      	uxth	r3, r3
 8006930:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006932:	687a      	ldr	r2, [r7, #4]
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	781b      	ldrb	r3, [r3, #0]
 8006938:	009b      	lsls	r3, r3, #2
 800693a:	4413      	add	r3, r2
 800693c:	881b      	ldrh	r3, [r3, #0]
 800693e:	b29b      	uxth	r3, r3
 8006940:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006944:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006948:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800694a:	687a      	ldr	r2, [r7, #4]
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	781b      	ldrb	r3, [r3, #0]
 8006950:	009b      	lsls	r3, r3, #2
 8006952:	441a      	add	r2, r3
 8006954:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8006956:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800695a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800695e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006962:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006966:	b29b      	uxth	r3, r3
 8006968:	8013      	strh	r3, [r2, #0]
 800696a:	e0bc      	b.n	8006ae6 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800696c:	687a      	ldr	r2, [r7, #4]
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	781b      	ldrb	r3, [r3, #0]
 8006972:	009b      	lsls	r3, r3, #2
 8006974:	4413      	add	r3, r2
 8006976:	881b      	ldrh	r3, [r3, #0]
 8006978:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800697c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006980:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006984:	2b00      	cmp	r3, #0
 8006986:	d01d      	beq.n	80069c4 <USB_ActivateEndpoint+0x89c>
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	781b      	ldrb	r3, [r3, #0]
 800698e:	009b      	lsls	r3, r3, #2
 8006990:	4413      	add	r3, r2
 8006992:	881b      	ldrh	r3, [r3, #0]
 8006994:	b29b      	uxth	r3, r3
 8006996:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800699a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800699e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 80069a2:	687a      	ldr	r2, [r7, #4]
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	781b      	ldrb	r3, [r3, #0]
 80069a8:	009b      	lsls	r3, r3, #2
 80069aa:	441a      	add	r2, r3
 80069ac:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80069b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80069bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069c0:	b29b      	uxth	r3, r3
 80069c2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80069c4:	687a      	ldr	r2, [r7, #4]
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	781b      	ldrb	r3, [r3, #0]
 80069ca:	009b      	lsls	r3, r3, #2
 80069cc:	4413      	add	r3, r2
 80069ce:	881b      	ldrh	r3, [r3, #0]
 80069d0:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 80069d4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80069d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d01d      	beq.n	8006a1c <USB_ActivateEndpoint+0x8f4>
 80069e0:	687a      	ldr	r2, [r7, #4]
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	781b      	ldrb	r3, [r3, #0]
 80069e6:	009b      	lsls	r3, r3, #2
 80069e8:	4413      	add	r3, r2
 80069ea:	881b      	ldrh	r3, [r3, #0]
 80069ec:	b29b      	uxth	r3, r3
 80069ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069f6:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 80069fa:	687a      	ldr	r2, [r7, #4]
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	781b      	ldrb	r3, [r3, #0]
 8006a00:	009b      	lsls	r3, r3, #2
 8006a02:	441a      	add	r2, r3
 8006a04:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8006a08:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a0c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a10:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a14:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	78db      	ldrb	r3, [r3, #3]
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d024      	beq.n	8006a6e <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006a24:	687a      	ldr	r2, [r7, #4]
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	781b      	ldrb	r3, [r3, #0]
 8006a2a:	009b      	lsls	r3, r3, #2
 8006a2c:	4413      	add	r3, r2
 8006a2e:	881b      	ldrh	r3, [r3, #0]
 8006a30:	b29b      	uxth	r3, r3
 8006a32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a3a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8006a3e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8006a42:	f083 0320 	eor.w	r3, r3, #32
 8006a46:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8006a4a:	687a      	ldr	r2, [r7, #4]
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	781b      	ldrb	r3, [r3, #0]
 8006a50:	009b      	lsls	r3, r3, #2
 8006a52:	441a      	add	r2, r3
 8006a54:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8006a58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a68:	b29b      	uxth	r3, r3
 8006a6a:	8013      	strh	r3, [r2, #0]
 8006a6c:	e01d      	b.n	8006aaa <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006a6e:	687a      	ldr	r2, [r7, #4]
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	781b      	ldrb	r3, [r3, #0]
 8006a74:	009b      	lsls	r3, r3, #2
 8006a76:	4413      	add	r3, r2
 8006a78:	881b      	ldrh	r3, [r3, #0]
 8006a7a:	b29b      	uxth	r3, r3
 8006a7c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a84:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8006a88:	687a      	ldr	r2, [r7, #4]
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	781b      	ldrb	r3, [r3, #0]
 8006a8e:	009b      	lsls	r3, r3, #2
 8006a90:	441a      	add	r2, r3
 8006a92:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8006a96:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a9a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006aa2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006aa6:	b29b      	uxth	r3, r3
 8006aa8:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006aaa:	687a      	ldr	r2, [r7, #4]
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	781b      	ldrb	r3, [r3, #0]
 8006ab0:	009b      	lsls	r3, r3, #2
 8006ab2:	4413      	add	r3, r2
 8006ab4:	881b      	ldrh	r3, [r3, #0]
 8006ab6:	b29b      	uxth	r3, r3
 8006ab8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006abc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ac0:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8006ac4:	687a      	ldr	r2, [r7, #4]
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	781b      	ldrb	r3, [r3, #0]
 8006aca:	009b      	lsls	r3, r3, #2
 8006acc:	441a      	add	r2, r3
 8006ace:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8006ad2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ad6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ada:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ade:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ae2:	b29b      	uxth	r3, r3
 8006ae4:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8006ae6:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	379c      	adds	r7, #156	@ 0x9c
 8006aee:	46bd      	mov	sp, r7
 8006af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af4:	4770      	bx	lr
 8006af6:	bf00      	nop

08006af8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b08d      	sub	sp, #52	@ 0x34
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
 8006b00:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	7b1b      	ldrb	r3, [r3, #12]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	f040 808e 	bne.w	8006c28 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	785b      	ldrb	r3, [r3, #1]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d044      	beq.n	8006b9e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006b14:	687a      	ldr	r2, [r7, #4]
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	781b      	ldrb	r3, [r3, #0]
 8006b1a:	009b      	lsls	r3, r3, #2
 8006b1c:	4413      	add	r3, r2
 8006b1e:	881b      	ldrh	r3, [r3, #0]
 8006b20:	81bb      	strh	r3, [r7, #12]
 8006b22:	89bb      	ldrh	r3, [r7, #12]
 8006b24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d01b      	beq.n	8006b64 <USB_DeactivateEndpoint+0x6c>
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	781b      	ldrb	r3, [r3, #0]
 8006b32:	009b      	lsls	r3, r3, #2
 8006b34:	4413      	add	r3, r2
 8006b36:	881b      	ldrh	r3, [r3, #0]
 8006b38:	b29b      	uxth	r3, r3
 8006b3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b42:	817b      	strh	r3, [r7, #10]
 8006b44:	687a      	ldr	r2, [r7, #4]
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	781b      	ldrb	r3, [r3, #0]
 8006b4a:	009b      	lsls	r3, r3, #2
 8006b4c:	441a      	add	r2, r3
 8006b4e:	897b      	ldrh	r3, [r7, #10]
 8006b50:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b54:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b5c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006b60:	b29b      	uxth	r3, r3
 8006b62:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006b64:	687a      	ldr	r2, [r7, #4]
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	781b      	ldrb	r3, [r3, #0]
 8006b6a:	009b      	lsls	r3, r3, #2
 8006b6c:	4413      	add	r3, r2
 8006b6e:	881b      	ldrh	r3, [r3, #0]
 8006b70:	b29b      	uxth	r3, r3
 8006b72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b7a:	813b      	strh	r3, [r7, #8]
 8006b7c:	687a      	ldr	r2, [r7, #4]
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	781b      	ldrb	r3, [r3, #0]
 8006b82:	009b      	lsls	r3, r3, #2
 8006b84:	441a      	add	r2, r3
 8006b86:	893b      	ldrh	r3, [r7, #8]
 8006b88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b98:	b29b      	uxth	r3, r3
 8006b9a:	8013      	strh	r3, [r2, #0]
 8006b9c:	e192      	b.n	8006ec4 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006b9e:	687a      	ldr	r2, [r7, #4]
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	781b      	ldrb	r3, [r3, #0]
 8006ba4:	009b      	lsls	r3, r3, #2
 8006ba6:	4413      	add	r3, r2
 8006ba8:	881b      	ldrh	r3, [r3, #0]
 8006baa:	827b      	strh	r3, [r7, #18]
 8006bac:	8a7b      	ldrh	r3, [r7, #18]
 8006bae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d01b      	beq.n	8006bee <USB_DeactivateEndpoint+0xf6>
 8006bb6:	687a      	ldr	r2, [r7, #4]
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	781b      	ldrb	r3, [r3, #0]
 8006bbc:	009b      	lsls	r3, r3, #2
 8006bbe:	4413      	add	r3, r2
 8006bc0:	881b      	ldrh	r3, [r3, #0]
 8006bc2:	b29b      	uxth	r3, r3
 8006bc4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bcc:	823b      	strh	r3, [r7, #16]
 8006bce:	687a      	ldr	r2, [r7, #4]
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	781b      	ldrb	r3, [r3, #0]
 8006bd4:	009b      	lsls	r3, r3, #2
 8006bd6:	441a      	add	r2, r3
 8006bd8:	8a3b      	ldrh	r3, [r7, #16]
 8006bda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006bde:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006be2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006be6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006bee:	687a      	ldr	r2, [r7, #4]
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	781b      	ldrb	r3, [r3, #0]
 8006bf4:	009b      	lsls	r3, r3, #2
 8006bf6:	4413      	add	r3, r2
 8006bf8:	881b      	ldrh	r3, [r3, #0]
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c04:	81fb      	strh	r3, [r7, #14]
 8006c06:	687a      	ldr	r2, [r7, #4]
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	781b      	ldrb	r3, [r3, #0]
 8006c0c:	009b      	lsls	r3, r3, #2
 8006c0e:	441a      	add	r2, r3
 8006c10:	89fb      	ldrh	r3, [r7, #14]
 8006c12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	8013      	strh	r3, [r2, #0]
 8006c26:	e14d      	b.n	8006ec4 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	785b      	ldrb	r3, [r3, #1]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	f040 80a5 	bne.w	8006d7c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006c32:	687a      	ldr	r2, [r7, #4]
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	781b      	ldrb	r3, [r3, #0]
 8006c38:	009b      	lsls	r3, r3, #2
 8006c3a:	4413      	add	r3, r2
 8006c3c:	881b      	ldrh	r3, [r3, #0]
 8006c3e:	843b      	strh	r3, [r7, #32]
 8006c40:	8c3b      	ldrh	r3, [r7, #32]
 8006c42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d01b      	beq.n	8006c82 <USB_DeactivateEndpoint+0x18a>
 8006c4a:	687a      	ldr	r2, [r7, #4]
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	781b      	ldrb	r3, [r3, #0]
 8006c50:	009b      	lsls	r3, r3, #2
 8006c52:	4413      	add	r3, r2
 8006c54:	881b      	ldrh	r3, [r3, #0]
 8006c56:	b29b      	uxth	r3, r3
 8006c58:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c60:	83fb      	strh	r3, [r7, #30]
 8006c62:	687a      	ldr	r2, [r7, #4]
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	781b      	ldrb	r3, [r3, #0]
 8006c68:	009b      	lsls	r3, r3, #2
 8006c6a:	441a      	add	r2, r3
 8006c6c:	8bfb      	ldrh	r3, [r7, #30]
 8006c6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c76:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006c7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c7e:	b29b      	uxth	r3, r3
 8006c80:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006c82:	687a      	ldr	r2, [r7, #4]
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	781b      	ldrb	r3, [r3, #0]
 8006c88:	009b      	lsls	r3, r3, #2
 8006c8a:	4413      	add	r3, r2
 8006c8c:	881b      	ldrh	r3, [r3, #0]
 8006c8e:	83bb      	strh	r3, [r7, #28]
 8006c90:	8bbb      	ldrh	r3, [r7, #28]
 8006c92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d01b      	beq.n	8006cd2 <USB_DeactivateEndpoint+0x1da>
 8006c9a:	687a      	ldr	r2, [r7, #4]
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	781b      	ldrb	r3, [r3, #0]
 8006ca0:	009b      	lsls	r3, r3, #2
 8006ca2:	4413      	add	r3, r2
 8006ca4:	881b      	ldrh	r3, [r3, #0]
 8006ca6:	b29b      	uxth	r3, r3
 8006ca8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006cac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cb0:	837b      	strh	r3, [r7, #26]
 8006cb2:	687a      	ldr	r2, [r7, #4]
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	781b      	ldrb	r3, [r3, #0]
 8006cb8:	009b      	lsls	r3, r3, #2
 8006cba:	441a      	add	r2, r3
 8006cbc:	8b7b      	ldrh	r3, [r7, #26]
 8006cbe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006cc2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006cc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006cca:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006cce:	b29b      	uxth	r3, r3
 8006cd0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006cd2:	687a      	ldr	r2, [r7, #4]
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	781b      	ldrb	r3, [r3, #0]
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	4413      	add	r3, r2
 8006cdc:	881b      	ldrh	r3, [r3, #0]
 8006cde:	b29b      	uxth	r3, r3
 8006ce0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ce4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ce8:	833b      	strh	r3, [r7, #24]
 8006cea:	687a      	ldr	r2, [r7, #4]
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	781b      	ldrb	r3, [r3, #0]
 8006cf0:	009b      	lsls	r3, r3, #2
 8006cf2:	441a      	add	r2, r3
 8006cf4:	8b3b      	ldrh	r3, [r7, #24]
 8006cf6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006cfa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006cfe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d02:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006d06:	b29b      	uxth	r3, r3
 8006d08:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006d0a:	687a      	ldr	r2, [r7, #4]
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	781b      	ldrb	r3, [r3, #0]
 8006d10:	009b      	lsls	r3, r3, #2
 8006d12:	4413      	add	r3, r2
 8006d14:	881b      	ldrh	r3, [r3, #0]
 8006d16:	b29b      	uxth	r3, r3
 8006d18:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d20:	82fb      	strh	r3, [r7, #22]
 8006d22:	687a      	ldr	r2, [r7, #4]
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	781b      	ldrb	r3, [r3, #0]
 8006d28:	009b      	lsls	r3, r3, #2
 8006d2a:	441a      	add	r2, r3
 8006d2c:	8afb      	ldrh	r3, [r7, #22]
 8006d2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d3e:	b29b      	uxth	r3, r3
 8006d40:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006d42:	687a      	ldr	r2, [r7, #4]
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	781b      	ldrb	r3, [r3, #0]
 8006d48:	009b      	lsls	r3, r3, #2
 8006d4a:	4413      	add	r3, r2
 8006d4c:	881b      	ldrh	r3, [r3, #0]
 8006d4e:	b29b      	uxth	r3, r3
 8006d50:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d58:	82bb      	strh	r3, [r7, #20]
 8006d5a:	687a      	ldr	r2, [r7, #4]
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	781b      	ldrb	r3, [r3, #0]
 8006d60:	009b      	lsls	r3, r3, #2
 8006d62:	441a      	add	r2, r3
 8006d64:	8abb      	ldrh	r3, [r7, #20]
 8006d66:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d6a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d76:	b29b      	uxth	r3, r3
 8006d78:	8013      	strh	r3, [r2, #0]
 8006d7a:	e0a3      	b.n	8006ec4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006d7c:	687a      	ldr	r2, [r7, #4]
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	781b      	ldrb	r3, [r3, #0]
 8006d82:	009b      	lsls	r3, r3, #2
 8006d84:	4413      	add	r3, r2
 8006d86:	881b      	ldrh	r3, [r3, #0]
 8006d88:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8006d8a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006d8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d01b      	beq.n	8006dcc <USB_DeactivateEndpoint+0x2d4>
 8006d94:	687a      	ldr	r2, [r7, #4]
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	781b      	ldrb	r3, [r3, #0]
 8006d9a:	009b      	lsls	r3, r3, #2
 8006d9c:	4413      	add	r3, r2
 8006d9e:	881b      	ldrh	r3, [r3, #0]
 8006da0:	b29b      	uxth	r3, r3
 8006da2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006da6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006daa:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8006dac:	687a      	ldr	r2, [r7, #4]
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	781b      	ldrb	r3, [r3, #0]
 8006db2:	009b      	lsls	r3, r3, #2
 8006db4:	441a      	add	r2, r3
 8006db6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006db8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006dbc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006dc0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006dc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006dc8:	b29b      	uxth	r3, r3
 8006dca:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006dcc:	687a      	ldr	r2, [r7, #4]
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	781b      	ldrb	r3, [r3, #0]
 8006dd2:	009b      	lsls	r3, r3, #2
 8006dd4:	4413      	add	r3, r2
 8006dd6:	881b      	ldrh	r3, [r3, #0]
 8006dd8:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8006dda:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006ddc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d01b      	beq.n	8006e1c <USB_DeactivateEndpoint+0x324>
 8006de4:	687a      	ldr	r2, [r7, #4]
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	781b      	ldrb	r3, [r3, #0]
 8006dea:	009b      	lsls	r3, r3, #2
 8006dec:	4413      	add	r3, r2
 8006dee:	881b      	ldrh	r3, [r3, #0]
 8006df0:	b29b      	uxth	r3, r3
 8006df2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006df6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dfa:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006dfc:	687a      	ldr	r2, [r7, #4]
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	781b      	ldrb	r3, [r3, #0]
 8006e02:	009b      	lsls	r3, r3, #2
 8006e04:	441a      	add	r2, r3
 8006e06:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006e08:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e0c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e10:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e14:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006e18:	b29b      	uxth	r3, r3
 8006e1a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006e1c:	687a      	ldr	r2, [r7, #4]
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	781b      	ldrb	r3, [r3, #0]
 8006e22:	009b      	lsls	r3, r3, #2
 8006e24:	4413      	add	r3, r2
 8006e26:	881b      	ldrh	r3, [r3, #0]
 8006e28:	b29b      	uxth	r3, r3
 8006e2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e32:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8006e34:	687a      	ldr	r2, [r7, #4]
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	781b      	ldrb	r3, [r3, #0]
 8006e3a:	009b      	lsls	r3, r3, #2
 8006e3c:	441a      	add	r2, r3
 8006e3e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006e40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e48:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006e4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e50:	b29b      	uxth	r3, r3
 8006e52:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006e54:	687a      	ldr	r2, [r7, #4]
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	781b      	ldrb	r3, [r3, #0]
 8006e5a:	009b      	lsls	r3, r3, #2
 8006e5c:	4413      	add	r3, r2
 8006e5e:	881b      	ldrh	r3, [r3, #0]
 8006e60:	b29b      	uxth	r3, r3
 8006e62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e6a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006e6c:	687a      	ldr	r2, [r7, #4]
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	781b      	ldrb	r3, [r3, #0]
 8006e72:	009b      	lsls	r3, r3, #2
 8006e74:	441a      	add	r2, r3
 8006e76:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e88:	b29b      	uxth	r3, r3
 8006e8a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006e8c:	687a      	ldr	r2, [r7, #4]
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	781b      	ldrb	r3, [r3, #0]
 8006e92:	009b      	lsls	r3, r3, #2
 8006e94:	4413      	add	r3, r2
 8006e96:	881b      	ldrh	r3, [r3, #0]
 8006e98:	b29b      	uxth	r3, r3
 8006e9a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006e9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ea2:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006ea4:	687a      	ldr	r2, [r7, #4]
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	781b      	ldrb	r3, [r3, #0]
 8006eaa:	009b      	lsls	r3, r3, #2
 8006eac:	441a      	add	r2, r3
 8006eae:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006eb0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006eb4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006eb8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ebc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8006ec4:	2300      	movs	r3, #0
}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	3734      	adds	r7, #52	@ 0x34
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed0:	4770      	bx	lr

08006ed2 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006ed2:	b580      	push	{r7, lr}
 8006ed4:	b0ac      	sub	sp, #176	@ 0xb0
 8006ed6:	af00      	add	r7, sp, #0
 8006ed8:	6078      	str	r0, [r7, #4]
 8006eda:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	785b      	ldrb	r3, [r3, #1]
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	f040 84ca 	bne.w	800787a <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	699a      	ldr	r2, [r3, #24]
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	691b      	ldr	r3, [r3, #16]
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	d904      	bls.n	8006efc <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	691b      	ldr	r3, [r3, #16]
 8006ef6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006efa:	e003      	b.n	8006f04 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	699b      	ldr	r3, [r3, #24]
 8006f00:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	7b1b      	ldrb	r3, [r3, #12]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d122      	bne.n	8006f52 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	6959      	ldr	r1, [r3, #20]
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	88da      	ldrh	r2, [r3, #6]
 8006f14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006f18:	b29b      	uxth	r3, r3
 8006f1a:	6878      	ldr	r0, [r7, #4]
 8006f1c:	f000 febd 	bl	8007c9a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	613b      	str	r3, [r7, #16]
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	461a      	mov	r2, r3
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	4413      	add	r3, r2
 8006f32:	613b      	str	r3, [r7, #16]
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	781b      	ldrb	r3, [r3, #0]
 8006f38:	00da      	lsls	r2, r3, #3
 8006f3a:	693b      	ldr	r3, [r7, #16]
 8006f3c:	4413      	add	r3, r2
 8006f3e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006f42:	60fb      	str	r3, [r7, #12]
 8006f44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006f48:	b29a      	uxth	r2, r3
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	801a      	strh	r2, [r3, #0]
 8006f4e:	f000 bc6f 	b.w	8007830 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	78db      	ldrb	r3, [r3, #3]
 8006f56:	2b02      	cmp	r3, #2
 8006f58:	f040 831e 	bne.w	8007598 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	6a1a      	ldr	r2, [r3, #32]
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	691b      	ldr	r3, [r3, #16]
 8006f64:	429a      	cmp	r2, r3
 8006f66:	f240 82cf 	bls.w	8007508 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006f6a:	687a      	ldr	r2, [r7, #4]
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	781b      	ldrb	r3, [r3, #0]
 8006f70:	009b      	lsls	r3, r3, #2
 8006f72:	4413      	add	r3, r2
 8006f74:	881b      	ldrh	r3, [r3, #0]
 8006f76:	b29b      	uxth	r3, r3
 8006f78:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f80:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8006f84:	687a      	ldr	r2, [r7, #4]
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	781b      	ldrb	r3, [r3, #0]
 8006f8a:	009b      	lsls	r3, r3, #2
 8006f8c:	441a      	add	r2, r3
 8006f8e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8006f92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f9a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006f9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fa2:	b29b      	uxth	r3, r3
 8006fa4:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	6a1a      	ldr	r2, [r3, #32]
 8006faa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006fae:	1ad2      	subs	r2, r2, r3
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006fb4:	687a      	ldr	r2, [r7, #4]
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	781b      	ldrb	r3, [r3, #0]
 8006fba:	009b      	lsls	r3, r3, #2
 8006fbc:	4413      	add	r3, r2
 8006fbe:	881b      	ldrh	r3, [r3, #0]
 8006fc0:	b29b      	uxth	r3, r3
 8006fc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	f000 814f 	beq.w	800726a <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	633b      	str	r3, [r7, #48]	@ 0x30
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	785b      	ldrb	r3, [r3, #1]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d16b      	bne.n	80070b0 <USB_EPStartXfer+0x1de>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006fe2:	b29b      	uxth	r3, r3
 8006fe4:	461a      	mov	r2, r3
 8006fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fe8:	4413      	add	r3, r2
 8006fea:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	781b      	ldrb	r3, [r3, #0]
 8006ff0:	00da      	lsls	r2, r3, #3
 8006ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ff4:	4413      	add	r3, r2
 8006ff6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006ffa:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ffe:	881b      	ldrh	r3, [r3, #0]
 8007000:	b29b      	uxth	r3, r3
 8007002:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007006:	b29a      	uxth	r2, r3
 8007008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800700a:	801a      	strh	r2, [r3, #0]
 800700c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007010:	2b00      	cmp	r3, #0
 8007012:	d10a      	bne.n	800702a <USB_EPStartXfer+0x158>
 8007014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007016:	881b      	ldrh	r3, [r3, #0]
 8007018:	b29b      	uxth	r3, r3
 800701a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800701e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007022:	b29a      	uxth	r2, r3
 8007024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007026:	801a      	strh	r2, [r3, #0]
 8007028:	e05b      	b.n	80070e2 <USB_EPStartXfer+0x210>
 800702a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800702e:	2b3e      	cmp	r3, #62	@ 0x3e
 8007030:	d81c      	bhi.n	800706c <USB_EPStartXfer+0x19a>
 8007032:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007036:	085b      	lsrs	r3, r3, #1
 8007038:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800703c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007040:	f003 0301 	and.w	r3, r3, #1
 8007044:	2b00      	cmp	r3, #0
 8007046:	d004      	beq.n	8007052 <USB_EPStartXfer+0x180>
 8007048:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800704c:	3301      	adds	r3, #1
 800704e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007054:	881b      	ldrh	r3, [r3, #0]
 8007056:	b29a      	uxth	r2, r3
 8007058:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800705c:	b29b      	uxth	r3, r3
 800705e:	029b      	lsls	r3, r3, #10
 8007060:	b29b      	uxth	r3, r3
 8007062:	4313      	orrs	r3, r2
 8007064:	b29a      	uxth	r2, r3
 8007066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007068:	801a      	strh	r2, [r3, #0]
 800706a:	e03a      	b.n	80070e2 <USB_EPStartXfer+0x210>
 800706c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007070:	095b      	lsrs	r3, r3, #5
 8007072:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007076:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800707a:	f003 031f 	and.w	r3, r3, #31
 800707e:	2b00      	cmp	r3, #0
 8007080:	d104      	bne.n	800708c <USB_EPStartXfer+0x1ba>
 8007082:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007086:	3b01      	subs	r3, #1
 8007088:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800708c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800708e:	881b      	ldrh	r3, [r3, #0]
 8007090:	b29a      	uxth	r2, r3
 8007092:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007096:	b29b      	uxth	r3, r3
 8007098:	029b      	lsls	r3, r3, #10
 800709a:	b29b      	uxth	r3, r3
 800709c:	4313      	orrs	r3, r2
 800709e:	b29b      	uxth	r3, r3
 80070a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070a8:	b29a      	uxth	r2, r3
 80070aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ac:	801a      	strh	r2, [r3, #0]
 80070ae:	e018      	b.n	80070e2 <USB_EPStartXfer+0x210>
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	785b      	ldrb	r3, [r3, #1]
 80070b4:	2b01      	cmp	r3, #1
 80070b6:	d114      	bne.n	80070e2 <USB_EPStartXfer+0x210>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80070be:	b29b      	uxth	r3, r3
 80070c0:	461a      	mov	r2, r3
 80070c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c4:	4413      	add	r3, r2
 80070c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	781b      	ldrb	r3, [r3, #0]
 80070cc:	00da      	lsls	r2, r3, #3
 80070ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070d0:	4413      	add	r3, r2
 80070d2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80070d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80070d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80070dc:	b29a      	uxth	r2, r3
 80070de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070e0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	895b      	ldrh	r3, [r3, #10]
 80070e6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	6959      	ldr	r1, [r3, #20]
 80070ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80070f8:	6878      	ldr	r0, [r7, #4]
 80070fa:	f000 fdce 	bl	8007c9a <USB_WritePMA>
            ep->xfer_buff += len;
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	695a      	ldr	r2, [r3, #20]
 8007102:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007106:	441a      	add	r2, r3
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	6a1a      	ldr	r2, [r3, #32]
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	691b      	ldr	r3, [r3, #16]
 8007114:	429a      	cmp	r2, r3
 8007116:	d907      	bls.n	8007128 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	6a1a      	ldr	r2, [r3, #32]
 800711c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007120:	1ad2      	subs	r2, r2, r3
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	621a      	str	r2, [r3, #32]
 8007126:	e006      	b.n	8007136 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	6a1b      	ldr	r3, [r3, #32]
 800712c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	2200      	movs	r2, #0
 8007134:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	785b      	ldrb	r3, [r3, #1]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d16b      	bne.n	8007216 <USB_EPStartXfer+0x344>
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	61bb      	str	r3, [r7, #24]
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007148:	b29b      	uxth	r3, r3
 800714a:	461a      	mov	r2, r3
 800714c:	69bb      	ldr	r3, [r7, #24]
 800714e:	4413      	add	r3, r2
 8007150:	61bb      	str	r3, [r7, #24]
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	781b      	ldrb	r3, [r3, #0]
 8007156:	00da      	lsls	r2, r3, #3
 8007158:	69bb      	ldr	r3, [r7, #24]
 800715a:	4413      	add	r3, r2
 800715c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007160:	617b      	str	r3, [r7, #20]
 8007162:	697b      	ldr	r3, [r7, #20]
 8007164:	881b      	ldrh	r3, [r3, #0]
 8007166:	b29b      	uxth	r3, r3
 8007168:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800716c:	b29a      	uxth	r2, r3
 800716e:	697b      	ldr	r3, [r7, #20]
 8007170:	801a      	strh	r2, [r3, #0]
 8007172:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007176:	2b00      	cmp	r3, #0
 8007178:	d10a      	bne.n	8007190 <USB_EPStartXfer+0x2be>
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	881b      	ldrh	r3, [r3, #0]
 800717e:	b29b      	uxth	r3, r3
 8007180:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007184:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007188:	b29a      	uxth	r2, r3
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	801a      	strh	r2, [r3, #0]
 800718e:	e05d      	b.n	800724c <USB_EPStartXfer+0x37a>
 8007190:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007194:	2b3e      	cmp	r3, #62	@ 0x3e
 8007196:	d81c      	bhi.n	80071d2 <USB_EPStartXfer+0x300>
 8007198:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800719c:	085b      	lsrs	r3, r3, #1
 800719e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80071a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80071a6:	f003 0301 	and.w	r3, r3, #1
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d004      	beq.n	80071b8 <USB_EPStartXfer+0x2e6>
 80071ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80071b2:	3301      	adds	r3, #1
 80071b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80071b8:	697b      	ldr	r3, [r7, #20]
 80071ba:	881b      	ldrh	r3, [r3, #0]
 80071bc:	b29a      	uxth	r2, r3
 80071be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80071c2:	b29b      	uxth	r3, r3
 80071c4:	029b      	lsls	r3, r3, #10
 80071c6:	b29b      	uxth	r3, r3
 80071c8:	4313      	orrs	r3, r2
 80071ca:	b29a      	uxth	r2, r3
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	801a      	strh	r2, [r3, #0]
 80071d0:	e03c      	b.n	800724c <USB_EPStartXfer+0x37a>
 80071d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80071d6:	095b      	lsrs	r3, r3, #5
 80071d8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80071dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80071e0:	f003 031f 	and.w	r3, r3, #31
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d104      	bne.n	80071f2 <USB_EPStartXfer+0x320>
 80071e8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80071ec:	3b01      	subs	r3, #1
 80071ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	881b      	ldrh	r3, [r3, #0]
 80071f6:	b29a      	uxth	r2, r3
 80071f8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80071fc:	b29b      	uxth	r3, r3
 80071fe:	029b      	lsls	r3, r3, #10
 8007200:	b29b      	uxth	r3, r3
 8007202:	4313      	orrs	r3, r2
 8007204:	b29b      	uxth	r3, r3
 8007206:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800720a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800720e:	b29a      	uxth	r2, r3
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	801a      	strh	r2, [r3, #0]
 8007214:	e01a      	b.n	800724c <USB_EPStartXfer+0x37a>
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	785b      	ldrb	r3, [r3, #1]
 800721a:	2b01      	cmp	r3, #1
 800721c:	d116      	bne.n	800724c <USB_EPStartXfer+0x37a>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	623b      	str	r3, [r7, #32]
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007228:	b29b      	uxth	r3, r3
 800722a:	461a      	mov	r2, r3
 800722c:	6a3b      	ldr	r3, [r7, #32]
 800722e:	4413      	add	r3, r2
 8007230:	623b      	str	r3, [r7, #32]
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	781b      	ldrb	r3, [r3, #0]
 8007236:	00da      	lsls	r2, r3, #3
 8007238:	6a3b      	ldr	r3, [r7, #32]
 800723a:	4413      	add	r3, r2
 800723c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007240:	61fb      	str	r3, [r7, #28]
 8007242:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007246:	b29a      	uxth	r2, r3
 8007248:	69fb      	ldr	r3, [r7, #28]
 800724a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	891b      	ldrh	r3, [r3, #8]
 8007250:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	6959      	ldr	r1, [r3, #20]
 8007258:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800725c:	b29b      	uxth	r3, r3
 800725e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f000 fd19 	bl	8007c9a <USB_WritePMA>
 8007268:	e2e2      	b.n	8007830 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	785b      	ldrb	r3, [r3, #1]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d16b      	bne.n	800734a <USB_EPStartXfer+0x478>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800727c:	b29b      	uxth	r3, r3
 800727e:	461a      	mov	r2, r3
 8007280:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007282:	4413      	add	r3, r2
 8007284:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	781b      	ldrb	r3, [r3, #0]
 800728a:	00da      	lsls	r2, r3, #3
 800728c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800728e:	4413      	add	r3, r2
 8007290:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007294:	647b      	str	r3, [r7, #68]	@ 0x44
 8007296:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007298:	881b      	ldrh	r3, [r3, #0]
 800729a:	b29b      	uxth	r3, r3
 800729c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80072a0:	b29a      	uxth	r2, r3
 80072a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072a4:	801a      	strh	r2, [r3, #0]
 80072a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d10a      	bne.n	80072c4 <USB_EPStartXfer+0x3f2>
 80072ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072b0:	881b      	ldrh	r3, [r3, #0]
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072bc:	b29a      	uxth	r2, r3
 80072be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072c0:	801a      	strh	r2, [r3, #0]
 80072c2:	e05d      	b.n	8007380 <USB_EPStartXfer+0x4ae>
 80072c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072c8:	2b3e      	cmp	r3, #62	@ 0x3e
 80072ca:	d81c      	bhi.n	8007306 <USB_EPStartXfer+0x434>
 80072cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072d0:	085b      	lsrs	r3, r3, #1
 80072d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80072d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072da:	f003 0301 	and.w	r3, r3, #1
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d004      	beq.n	80072ec <USB_EPStartXfer+0x41a>
 80072e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80072e6:	3301      	adds	r3, #1
 80072e8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80072ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072ee:	881b      	ldrh	r3, [r3, #0]
 80072f0:	b29a      	uxth	r2, r3
 80072f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80072f6:	b29b      	uxth	r3, r3
 80072f8:	029b      	lsls	r3, r3, #10
 80072fa:	b29b      	uxth	r3, r3
 80072fc:	4313      	orrs	r3, r2
 80072fe:	b29a      	uxth	r2, r3
 8007300:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007302:	801a      	strh	r2, [r3, #0]
 8007304:	e03c      	b.n	8007380 <USB_EPStartXfer+0x4ae>
 8007306:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800730a:	095b      	lsrs	r3, r3, #5
 800730c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007310:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007314:	f003 031f 	and.w	r3, r3, #31
 8007318:	2b00      	cmp	r3, #0
 800731a:	d104      	bne.n	8007326 <USB_EPStartXfer+0x454>
 800731c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007320:	3b01      	subs	r3, #1
 8007322:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007326:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007328:	881b      	ldrh	r3, [r3, #0]
 800732a:	b29a      	uxth	r2, r3
 800732c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007330:	b29b      	uxth	r3, r3
 8007332:	029b      	lsls	r3, r3, #10
 8007334:	b29b      	uxth	r3, r3
 8007336:	4313      	orrs	r3, r2
 8007338:	b29b      	uxth	r3, r3
 800733a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800733e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007342:	b29a      	uxth	r2, r3
 8007344:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007346:	801a      	strh	r2, [r3, #0]
 8007348:	e01a      	b.n	8007380 <USB_EPStartXfer+0x4ae>
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	785b      	ldrb	r3, [r3, #1]
 800734e:	2b01      	cmp	r3, #1
 8007350:	d116      	bne.n	8007380 <USB_EPStartXfer+0x4ae>
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	653b      	str	r3, [r7, #80]	@ 0x50
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800735c:	b29b      	uxth	r3, r3
 800735e:	461a      	mov	r2, r3
 8007360:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007362:	4413      	add	r3, r2
 8007364:	653b      	str	r3, [r7, #80]	@ 0x50
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	781b      	ldrb	r3, [r3, #0]
 800736a:	00da      	lsls	r2, r3, #3
 800736c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800736e:	4413      	add	r3, r2
 8007370:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007374:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007376:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800737a:	b29a      	uxth	r2, r3
 800737c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800737e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	891b      	ldrh	r3, [r3, #8]
 8007384:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	6959      	ldr	r1, [r3, #20]
 800738c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007390:	b29b      	uxth	r3, r3
 8007392:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f000 fc7f 	bl	8007c9a <USB_WritePMA>
            ep->xfer_buff += len;
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	695a      	ldr	r2, [r3, #20]
 80073a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80073a4:	441a      	add	r2, r3
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	6a1a      	ldr	r2, [r3, #32]
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	691b      	ldr	r3, [r3, #16]
 80073b2:	429a      	cmp	r2, r3
 80073b4:	d907      	bls.n	80073c6 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	6a1a      	ldr	r2, [r3, #32]
 80073ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80073be:	1ad2      	subs	r2, r2, r3
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	621a      	str	r2, [r3, #32]
 80073c4:	e006      	b.n	80073d4 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	6a1b      	ldr	r3, [r3, #32]
 80073ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	2200      	movs	r2, #0
 80073d2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	643b      	str	r3, [r7, #64]	@ 0x40
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	785b      	ldrb	r3, [r3, #1]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d16b      	bne.n	80074b8 <USB_EPStartXfer+0x5e6>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80073ea:	b29b      	uxth	r3, r3
 80073ec:	461a      	mov	r2, r3
 80073ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073f0:	4413      	add	r3, r2
 80073f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	781b      	ldrb	r3, [r3, #0]
 80073f8:	00da      	lsls	r2, r3, #3
 80073fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073fc:	4413      	add	r3, r2
 80073fe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007402:	637b      	str	r3, [r7, #52]	@ 0x34
 8007404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007406:	881b      	ldrh	r3, [r3, #0]
 8007408:	b29b      	uxth	r3, r3
 800740a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800740e:	b29a      	uxth	r2, r3
 8007410:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007412:	801a      	strh	r2, [r3, #0]
 8007414:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007418:	2b00      	cmp	r3, #0
 800741a:	d10a      	bne.n	8007432 <USB_EPStartXfer+0x560>
 800741c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800741e:	881b      	ldrh	r3, [r3, #0]
 8007420:	b29b      	uxth	r3, r3
 8007422:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007426:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800742a:	b29a      	uxth	r2, r3
 800742c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800742e:	801a      	strh	r2, [r3, #0]
 8007430:	e05b      	b.n	80074ea <USB_EPStartXfer+0x618>
 8007432:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007436:	2b3e      	cmp	r3, #62	@ 0x3e
 8007438:	d81c      	bhi.n	8007474 <USB_EPStartXfer+0x5a2>
 800743a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800743e:	085b      	lsrs	r3, r3, #1
 8007440:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007444:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007448:	f003 0301 	and.w	r3, r3, #1
 800744c:	2b00      	cmp	r3, #0
 800744e:	d004      	beq.n	800745a <USB_EPStartXfer+0x588>
 8007450:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007454:	3301      	adds	r3, #1
 8007456:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800745a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800745c:	881b      	ldrh	r3, [r3, #0]
 800745e:	b29a      	uxth	r2, r3
 8007460:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007464:	b29b      	uxth	r3, r3
 8007466:	029b      	lsls	r3, r3, #10
 8007468:	b29b      	uxth	r3, r3
 800746a:	4313      	orrs	r3, r2
 800746c:	b29a      	uxth	r2, r3
 800746e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007470:	801a      	strh	r2, [r3, #0]
 8007472:	e03a      	b.n	80074ea <USB_EPStartXfer+0x618>
 8007474:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007478:	095b      	lsrs	r3, r3, #5
 800747a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800747e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007482:	f003 031f 	and.w	r3, r3, #31
 8007486:	2b00      	cmp	r3, #0
 8007488:	d104      	bne.n	8007494 <USB_EPStartXfer+0x5c2>
 800748a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800748e:	3b01      	subs	r3, #1
 8007490:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007494:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007496:	881b      	ldrh	r3, [r3, #0]
 8007498:	b29a      	uxth	r2, r3
 800749a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800749e:	b29b      	uxth	r3, r3
 80074a0:	029b      	lsls	r3, r3, #10
 80074a2:	b29b      	uxth	r3, r3
 80074a4:	4313      	orrs	r3, r2
 80074a6:	b29b      	uxth	r3, r3
 80074a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074b0:	b29a      	uxth	r2, r3
 80074b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074b4:	801a      	strh	r2, [r3, #0]
 80074b6:	e018      	b.n	80074ea <USB_EPStartXfer+0x618>
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	785b      	ldrb	r3, [r3, #1]
 80074bc:	2b01      	cmp	r3, #1
 80074be:	d114      	bne.n	80074ea <USB_EPStartXfer+0x618>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	461a      	mov	r2, r3
 80074ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074cc:	4413      	add	r3, r2
 80074ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	781b      	ldrb	r3, [r3, #0]
 80074d4:	00da      	lsls	r2, r3, #3
 80074d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074d8:	4413      	add	r3, r2
 80074da:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80074de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80074e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80074e4:	b29a      	uxth	r2, r3
 80074e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074e8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	895b      	ldrh	r3, [r3, #10]
 80074ee:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	6959      	ldr	r1, [r3, #20]
 80074f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80074fa:	b29b      	uxth	r3, r3
 80074fc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007500:	6878      	ldr	r0, [r7, #4]
 8007502:	f000 fbca 	bl	8007c9a <USB_WritePMA>
 8007506:	e193      	b.n	8007830 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	6a1b      	ldr	r3, [r3, #32]
 800750c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8007510:	687a      	ldr	r2, [r7, #4]
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	781b      	ldrb	r3, [r3, #0]
 8007516:	009b      	lsls	r3, r3, #2
 8007518:	4413      	add	r3, r2
 800751a:	881b      	ldrh	r3, [r3, #0]
 800751c:	b29b      	uxth	r3, r3
 800751e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007522:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007526:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800752a:	687a      	ldr	r2, [r7, #4]
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	781b      	ldrb	r3, [r3, #0]
 8007530:	009b      	lsls	r3, r3, #2
 8007532:	441a      	add	r2, r3
 8007534:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007538:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800753c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007540:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007544:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007548:	b29b      	uxth	r3, r3
 800754a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007556:	b29b      	uxth	r3, r3
 8007558:	461a      	mov	r2, r3
 800755a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800755c:	4413      	add	r3, r2
 800755e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	781b      	ldrb	r3, [r3, #0]
 8007564:	00da      	lsls	r2, r3, #3
 8007566:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007568:	4413      	add	r3, r2
 800756a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800756e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007570:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007574:	b29a      	uxth	r2, r3
 8007576:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007578:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	891b      	ldrh	r3, [r3, #8]
 800757e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	6959      	ldr	r1, [r3, #20]
 8007586:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800758a:	b29b      	uxth	r3, r3
 800758c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f000 fb82 	bl	8007c9a <USB_WritePMA>
 8007596:	e14b      	b.n	8007830 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	6a1a      	ldr	r2, [r3, #32]
 800759c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80075a0:	1ad2      	subs	r2, r2, r3
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80075a6:	687a      	ldr	r2, [r7, #4]
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	781b      	ldrb	r3, [r3, #0]
 80075ac:	009b      	lsls	r3, r3, #2
 80075ae:	4413      	add	r3, r2
 80075b0:	881b      	ldrh	r3, [r3, #0]
 80075b2:	b29b      	uxth	r3, r3
 80075b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	f000 809a 	beq.w	80076f2 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	673b      	str	r3, [r7, #112]	@ 0x70
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	785b      	ldrb	r3, [r3, #1]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d16b      	bne.n	80076a2 <USB_EPStartXfer+0x7d0>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80075d4:	b29b      	uxth	r3, r3
 80075d6:	461a      	mov	r2, r3
 80075d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80075da:	4413      	add	r3, r2
 80075dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	781b      	ldrb	r3, [r3, #0]
 80075e2:	00da      	lsls	r2, r3, #3
 80075e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80075e6:	4413      	add	r3, r2
 80075e8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80075ec:	667b      	str	r3, [r7, #100]	@ 0x64
 80075ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80075f0:	881b      	ldrh	r3, [r3, #0]
 80075f2:	b29b      	uxth	r3, r3
 80075f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80075f8:	b29a      	uxth	r2, r3
 80075fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80075fc:	801a      	strh	r2, [r3, #0]
 80075fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007602:	2b00      	cmp	r3, #0
 8007604:	d10a      	bne.n	800761c <USB_EPStartXfer+0x74a>
 8007606:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007608:	881b      	ldrh	r3, [r3, #0]
 800760a:	b29b      	uxth	r3, r3
 800760c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007610:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007614:	b29a      	uxth	r2, r3
 8007616:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007618:	801a      	strh	r2, [r3, #0]
 800761a:	e05b      	b.n	80076d4 <USB_EPStartXfer+0x802>
 800761c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007620:	2b3e      	cmp	r3, #62	@ 0x3e
 8007622:	d81c      	bhi.n	800765e <USB_EPStartXfer+0x78c>
 8007624:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007628:	085b      	lsrs	r3, r3, #1
 800762a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800762e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007632:	f003 0301 	and.w	r3, r3, #1
 8007636:	2b00      	cmp	r3, #0
 8007638:	d004      	beq.n	8007644 <USB_EPStartXfer+0x772>
 800763a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800763e:	3301      	adds	r3, #1
 8007640:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007644:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007646:	881b      	ldrh	r3, [r3, #0]
 8007648:	b29a      	uxth	r2, r3
 800764a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800764e:	b29b      	uxth	r3, r3
 8007650:	029b      	lsls	r3, r3, #10
 8007652:	b29b      	uxth	r3, r3
 8007654:	4313      	orrs	r3, r2
 8007656:	b29a      	uxth	r2, r3
 8007658:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800765a:	801a      	strh	r2, [r3, #0]
 800765c:	e03a      	b.n	80076d4 <USB_EPStartXfer+0x802>
 800765e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007662:	095b      	lsrs	r3, r3, #5
 8007664:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007668:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800766c:	f003 031f 	and.w	r3, r3, #31
 8007670:	2b00      	cmp	r3, #0
 8007672:	d104      	bne.n	800767e <USB_EPStartXfer+0x7ac>
 8007674:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007678:	3b01      	subs	r3, #1
 800767a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800767e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007680:	881b      	ldrh	r3, [r3, #0]
 8007682:	b29a      	uxth	r2, r3
 8007684:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007688:	b29b      	uxth	r3, r3
 800768a:	029b      	lsls	r3, r3, #10
 800768c:	b29b      	uxth	r3, r3
 800768e:	4313      	orrs	r3, r2
 8007690:	b29b      	uxth	r3, r3
 8007692:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007696:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800769a:	b29a      	uxth	r2, r3
 800769c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800769e:	801a      	strh	r2, [r3, #0]
 80076a0:	e018      	b.n	80076d4 <USB_EPStartXfer+0x802>
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	785b      	ldrb	r3, [r3, #1]
 80076a6:	2b01      	cmp	r3, #1
 80076a8:	d114      	bne.n	80076d4 <USB_EPStartXfer+0x802>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80076b0:	b29b      	uxth	r3, r3
 80076b2:	461a      	mov	r2, r3
 80076b4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80076b6:	4413      	add	r3, r2
 80076b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	781b      	ldrb	r3, [r3, #0]
 80076be:	00da      	lsls	r2, r3, #3
 80076c0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80076c2:	4413      	add	r3, r2
 80076c4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80076c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80076ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80076ce:	b29a      	uxth	r2, r3
 80076d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076d2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	895b      	ldrh	r3, [r3, #10]
 80076d8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	6959      	ldr	r1, [r3, #20]
 80076e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80076e4:	b29b      	uxth	r3, r3
 80076e6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f000 fad5 	bl	8007c9a <USB_WritePMA>
 80076f0:	e09e      	b.n	8007830 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	785b      	ldrb	r3, [r3, #1]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d16b      	bne.n	80077d2 <USB_EPStartXfer+0x900>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007704:	b29b      	uxth	r3, r3
 8007706:	461a      	mov	r2, r3
 8007708:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800770a:	4413      	add	r3, r2
 800770c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	781b      	ldrb	r3, [r3, #0]
 8007712:	00da      	lsls	r2, r3, #3
 8007714:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007716:	4413      	add	r3, r2
 8007718:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800771c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800771e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007720:	881b      	ldrh	r3, [r3, #0]
 8007722:	b29b      	uxth	r3, r3
 8007724:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007728:	b29a      	uxth	r2, r3
 800772a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800772c:	801a      	strh	r2, [r3, #0]
 800772e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007732:	2b00      	cmp	r3, #0
 8007734:	d10a      	bne.n	800774c <USB_EPStartXfer+0x87a>
 8007736:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007738:	881b      	ldrh	r3, [r3, #0]
 800773a:	b29b      	uxth	r3, r3
 800773c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007740:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007744:	b29a      	uxth	r2, r3
 8007746:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007748:	801a      	strh	r2, [r3, #0]
 800774a:	e063      	b.n	8007814 <USB_EPStartXfer+0x942>
 800774c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007750:	2b3e      	cmp	r3, #62	@ 0x3e
 8007752:	d81c      	bhi.n	800778e <USB_EPStartXfer+0x8bc>
 8007754:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007758:	085b      	lsrs	r3, r3, #1
 800775a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800775e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007762:	f003 0301 	and.w	r3, r3, #1
 8007766:	2b00      	cmp	r3, #0
 8007768:	d004      	beq.n	8007774 <USB_EPStartXfer+0x8a2>
 800776a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800776e:	3301      	adds	r3, #1
 8007770:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007774:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007776:	881b      	ldrh	r3, [r3, #0]
 8007778:	b29a      	uxth	r2, r3
 800777a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800777e:	b29b      	uxth	r3, r3
 8007780:	029b      	lsls	r3, r3, #10
 8007782:	b29b      	uxth	r3, r3
 8007784:	4313      	orrs	r3, r2
 8007786:	b29a      	uxth	r2, r3
 8007788:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800778a:	801a      	strh	r2, [r3, #0]
 800778c:	e042      	b.n	8007814 <USB_EPStartXfer+0x942>
 800778e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007792:	095b      	lsrs	r3, r3, #5
 8007794:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007798:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800779c:	f003 031f 	and.w	r3, r3, #31
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d104      	bne.n	80077ae <USB_EPStartXfer+0x8dc>
 80077a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80077a8:	3b01      	subs	r3, #1
 80077aa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80077ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80077b0:	881b      	ldrh	r3, [r3, #0]
 80077b2:	b29a      	uxth	r2, r3
 80077b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80077b8:	b29b      	uxth	r3, r3
 80077ba:	029b      	lsls	r3, r3, #10
 80077bc:	b29b      	uxth	r3, r3
 80077be:	4313      	orrs	r3, r2
 80077c0:	b29b      	uxth	r3, r3
 80077c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077ca:	b29a      	uxth	r2, r3
 80077cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80077ce:	801a      	strh	r2, [r3, #0]
 80077d0:	e020      	b.n	8007814 <USB_EPStartXfer+0x942>
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	785b      	ldrb	r3, [r3, #1]
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d11c      	bne.n	8007814 <USB_EPStartXfer+0x942>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80077e6:	b29b      	uxth	r3, r3
 80077e8:	461a      	mov	r2, r3
 80077ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80077ee:	4413      	add	r3, r2
 80077f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	781b      	ldrb	r3, [r3, #0]
 80077f8:	00da      	lsls	r2, r3, #3
 80077fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80077fe:	4413      	add	r3, r2
 8007800:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007804:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007808:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800780c:	b29a      	uxth	r2, r3
 800780e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007812:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	891b      	ldrh	r3, [r3, #8]
 8007818:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	6959      	ldr	r1, [r3, #20]
 8007820:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007824:	b29b      	uxth	r3, r3
 8007826:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f000 fa35 	bl	8007c9a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007830:	687a      	ldr	r2, [r7, #4]
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	781b      	ldrb	r3, [r3, #0]
 8007836:	009b      	lsls	r3, r3, #2
 8007838:	4413      	add	r3, r2
 800783a:	881b      	ldrh	r3, [r3, #0]
 800783c:	b29b      	uxth	r3, r3
 800783e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007842:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007846:	817b      	strh	r3, [r7, #10]
 8007848:	897b      	ldrh	r3, [r7, #10]
 800784a:	f083 0310 	eor.w	r3, r3, #16
 800784e:	817b      	strh	r3, [r7, #10]
 8007850:	897b      	ldrh	r3, [r7, #10]
 8007852:	f083 0320 	eor.w	r3, r3, #32
 8007856:	817b      	strh	r3, [r7, #10]
 8007858:	687a      	ldr	r2, [r7, #4]
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	781b      	ldrb	r3, [r3, #0]
 800785e:	009b      	lsls	r3, r3, #2
 8007860:	441a      	add	r2, r3
 8007862:	897b      	ldrh	r3, [r7, #10]
 8007864:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007868:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800786c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007870:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007874:	b29b      	uxth	r3, r3
 8007876:	8013      	strh	r3, [r2, #0]
 8007878:	e0d5      	b.n	8007a26 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	7b1b      	ldrb	r3, [r3, #12]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d156      	bne.n	8007930 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	699b      	ldr	r3, [r3, #24]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d122      	bne.n	80078d0 <USB_EPStartXfer+0x9fe>
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	78db      	ldrb	r3, [r3, #3]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d11e      	bne.n	80078d0 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8007892:	687a      	ldr	r2, [r7, #4]
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	781b      	ldrb	r3, [r3, #0]
 8007898:	009b      	lsls	r3, r3, #2
 800789a:	4413      	add	r3, r2
 800789c:	881b      	ldrh	r3, [r3, #0]
 800789e:	b29b      	uxth	r3, r3
 80078a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80078a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078a8:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 80078ac:	687a      	ldr	r2, [r7, #4]
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	781b      	ldrb	r3, [r3, #0]
 80078b2:	009b      	lsls	r3, r3, #2
 80078b4:	441a      	add	r2, r3
 80078b6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80078ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80078be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80078c2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80078c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078ca:	b29b      	uxth	r3, r3
 80078cc:	8013      	strh	r3, [r2, #0]
 80078ce:	e01d      	b.n	800790c <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 80078d0:	687a      	ldr	r2, [r7, #4]
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	781b      	ldrb	r3, [r3, #0]
 80078d6:	009b      	lsls	r3, r3, #2
 80078d8:	4413      	add	r3, r2
 80078da:	881b      	ldrh	r3, [r3, #0]
 80078dc:	b29b      	uxth	r3, r3
 80078de:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80078e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078e6:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 80078ea:	687a      	ldr	r2, [r7, #4]
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	781b      	ldrb	r3, [r3, #0]
 80078f0:	009b      	lsls	r3, r3, #2
 80078f2:	441a      	add	r2, r3
 80078f4:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 80078f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80078fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007900:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007904:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007908:	b29b      	uxth	r3, r3
 800790a:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	699a      	ldr	r2, [r3, #24]
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	691b      	ldr	r3, [r3, #16]
 8007914:	429a      	cmp	r2, r3
 8007916:	d907      	bls.n	8007928 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	699a      	ldr	r2, [r3, #24]
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	691b      	ldr	r3, [r3, #16]
 8007920:	1ad2      	subs	r2, r2, r3
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	619a      	str	r2, [r3, #24]
 8007926:	e054      	b.n	80079d2 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	2200      	movs	r2, #0
 800792c:	619a      	str	r2, [r3, #24]
 800792e:	e050      	b.n	80079d2 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	78db      	ldrb	r3, [r3, #3]
 8007934:	2b02      	cmp	r3, #2
 8007936:	d142      	bne.n	80079be <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	69db      	ldr	r3, [r3, #28]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d048      	beq.n	80079d2 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007940:	687a      	ldr	r2, [r7, #4]
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	781b      	ldrb	r3, [r3, #0]
 8007946:	009b      	lsls	r3, r3, #2
 8007948:	4413      	add	r3, r2
 800794a:	881b      	ldrh	r3, [r3, #0]
 800794c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007950:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007954:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007958:	2b00      	cmp	r3, #0
 800795a:	d005      	beq.n	8007968 <USB_EPStartXfer+0xa96>
 800795c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007960:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007964:	2b00      	cmp	r3, #0
 8007966:	d10b      	bne.n	8007980 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007968:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800796c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007970:	2b00      	cmp	r3, #0
 8007972:	d12e      	bne.n	80079d2 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007974:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007978:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800797c:	2b00      	cmp	r3, #0
 800797e:	d128      	bne.n	80079d2 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8007980:	687a      	ldr	r2, [r7, #4]
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	781b      	ldrb	r3, [r3, #0]
 8007986:	009b      	lsls	r3, r3, #2
 8007988:	4413      	add	r3, r2
 800798a:	881b      	ldrh	r3, [r3, #0]
 800798c:	b29b      	uxth	r3, r3
 800798e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007992:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007996:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800799a:	687a      	ldr	r2, [r7, #4]
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	781b      	ldrb	r3, [r3, #0]
 80079a0:	009b      	lsls	r3, r3, #2
 80079a2:	441a      	add	r2, r3
 80079a4:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80079a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80079ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80079b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80079b4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80079b8:	b29b      	uxth	r3, r3
 80079ba:	8013      	strh	r3, [r2, #0]
 80079bc:	e009      	b.n	80079d2 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	78db      	ldrb	r3, [r3, #3]
 80079c2:	2b01      	cmp	r3, #1
 80079c4:	d103      	bne.n	80079ce <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	2200      	movs	r2, #0
 80079ca:	619a      	str	r2, [r3, #24]
 80079cc:	e001      	b.n	80079d2 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 80079ce:	2301      	movs	r3, #1
 80079d0:	e02a      	b.n	8007a28 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80079d2:	687a      	ldr	r2, [r7, #4]
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	781b      	ldrb	r3, [r3, #0]
 80079d8:	009b      	lsls	r3, r3, #2
 80079da:	4413      	add	r3, r2
 80079dc:	881b      	ldrh	r3, [r3, #0]
 80079de:	b29b      	uxth	r3, r3
 80079e0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80079e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079e8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80079ec:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80079f0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80079f4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80079f8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80079fc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007a00:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8007a04:	687a      	ldr	r2, [r7, #4]
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	781b      	ldrb	r3, [r3, #0]
 8007a0a:	009b      	lsls	r3, r3, #2
 8007a0c:	441a      	add	r2, r3
 8007a0e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007a12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007a16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007a1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a22:	b29b      	uxth	r3, r3
 8007a24:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007a26:	2300      	movs	r3, #0
}
 8007a28:	4618      	mov	r0, r3
 8007a2a:	37b0      	adds	r7, #176	@ 0xb0
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	bd80      	pop	{r7, pc}

08007a30 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b085      	sub	sp, #20
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
 8007a38:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	785b      	ldrb	r3, [r3, #1]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d020      	beq.n	8007a84 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007a42:	687a      	ldr	r2, [r7, #4]
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	781b      	ldrb	r3, [r3, #0]
 8007a48:	009b      	lsls	r3, r3, #2
 8007a4a:	4413      	add	r3, r2
 8007a4c:	881b      	ldrh	r3, [r3, #0]
 8007a4e:	b29b      	uxth	r3, r3
 8007a50:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a58:	81bb      	strh	r3, [r7, #12]
 8007a5a:	89bb      	ldrh	r3, [r7, #12]
 8007a5c:	f083 0310 	eor.w	r3, r3, #16
 8007a60:	81bb      	strh	r3, [r7, #12]
 8007a62:	687a      	ldr	r2, [r7, #4]
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	781b      	ldrb	r3, [r3, #0]
 8007a68:	009b      	lsls	r3, r3, #2
 8007a6a:	441a      	add	r2, r3
 8007a6c:	89bb      	ldrh	r3, [r7, #12]
 8007a6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007a72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007a76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a7e:	b29b      	uxth	r3, r3
 8007a80:	8013      	strh	r3, [r2, #0]
 8007a82:	e01f      	b.n	8007ac4 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007a84:	687a      	ldr	r2, [r7, #4]
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	781b      	ldrb	r3, [r3, #0]
 8007a8a:	009b      	lsls	r3, r3, #2
 8007a8c:	4413      	add	r3, r2
 8007a8e:	881b      	ldrh	r3, [r3, #0]
 8007a90:	b29b      	uxth	r3, r3
 8007a92:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007a96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a9a:	81fb      	strh	r3, [r7, #14]
 8007a9c:	89fb      	ldrh	r3, [r7, #14]
 8007a9e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007aa2:	81fb      	strh	r3, [r7, #14]
 8007aa4:	687a      	ldr	r2, [r7, #4]
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	781b      	ldrb	r3, [r3, #0]
 8007aaa:	009b      	lsls	r3, r3, #2
 8007aac:	441a      	add	r2, r3
 8007aae:	89fb      	ldrh	r3, [r7, #14]
 8007ab0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ab4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ab8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007abc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ac0:	b29b      	uxth	r3, r3
 8007ac2:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007ac4:	2300      	movs	r3, #0
}
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	3714      	adds	r7, #20
 8007aca:	46bd      	mov	sp, r7
 8007acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad0:	4770      	bx	lr

08007ad2 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007ad2:	b480      	push	{r7}
 8007ad4:	b087      	sub	sp, #28
 8007ad6:	af00      	add	r7, sp, #0
 8007ad8:	6078      	str	r0, [r7, #4]
 8007ada:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	785b      	ldrb	r3, [r3, #1]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d04c      	beq.n	8007b7e <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007ae4:	687a      	ldr	r2, [r7, #4]
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	781b      	ldrb	r3, [r3, #0]
 8007aea:	009b      	lsls	r3, r3, #2
 8007aec:	4413      	add	r3, r2
 8007aee:	881b      	ldrh	r3, [r3, #0]
 8007af0:	823b      	strh	r3, [r7, #16]
 8007af2:	8a3b      	ldrh	r3, [r7, #16]
 8007af4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d01b      	beq.n	8007b34 <USB_EPClearStall+0x62>
 8007afc:	687a      	ldr	r2, [r7, #4]
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	781b      	ldrb	r3, [r3, #0]
 8007b02:	009b      	lsls	r3, r3, #2
 8007b04:	4413      	add	r3, r2
 8007b06:	881b      	ldrh	r3, [r3, #0]
 8007b08:	b29b      	uxth	r3, r3
 8007b0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b12:	81fb      	strh	r3, [r7, #14]
 8007b14:	687a      	ldr	r2, [r7, #4]
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	781b      	ldrb	r3, [r3, #0]
 8007b1a:	009b      	lsls	r3, r3, #2
 8007b1c:	441a      	add	r2, r3
 8007b1e:	89fb      	ldrh	r3, [r7, #14]
 8007b20:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b24:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b2c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007b30:	b29b      	uxth	r3, r3
 8007b32:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	78db      	ldrb	r3, [r3, #3]
 8007b38:	2b01      	cmp	r3, #1
 8007b3a:	d06c      	beq.n	8007c16 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007b3c:	687a      	ldr	r2, [r7, #4]
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	781b      	ldrb	r3, [r3, #0]
 8007b42:	009b      	lsls	r3, r3, #2
 8007b44:	4413      	add	r3, r2
 8007b46:	881b      	ldrh	r3, [r3, #0]
 8007b48:	b29b      	uxth	r3, r3
 8007b4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b52:	81bb      	strh	r3, [r7, #12]
 8007b54:	89bb      	ldrh	r3, [r7, #12]
 8007b56:	f083 0320 	eor.w	r3, r3, #32
 8007b5a:	81bb      	strh	r3, [r7, #12]
 8007b5c:	687a      	ldr	r2, [r7, #4]
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	781b      	ldrb	r3, [r3, #0]
 8007b62:	009b      	lsls	r3, r3, #2
 8007b64:	441a      	add	r2, r3
 8007b66:	89bb      	ldrh	r3, [r7, #12]
 8007b68:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b6c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b70:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b78:	b29b      	uxth	r3, r3
 8007b7a:	8013      	strh	r3, [r2, #0]
 8007b7c:	e04b      	b.n	8007c16 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007b7e:	687a      	ldr	r2, [r7, #4]
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	781b      	ldrb	r3, [r3, #0]
 8007b84:	009b      	lsls	r3, r3, #2
 8007b86:	4413      	add	r3, r2
 8007b88:	881b      	ldrh	r3, [r3, #0]
 8007b8a:	82fb      	strh	r3, [r7, #22]
 8007b8c:	8afb      	ldrh	r3, [r7, #22]
 8007b8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d01b      	beq.n	8007bce <USB_EPClearStall+0xfc>
 8007b96:	687a      	ldr	r2, [r7, #4]
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	781b      	ldrb	r3, [r3, #0]
 8007b9c:	009b      	lsls	r3, r3, #2
 8007b9e:	4413      	add	r3, r2
 8007ba0:	881b      	ldrh	r3, [r3, #0]
 8007ba2:	b29b      	uxth	r3, r3
 8007ba4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ba8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007bac:	82bb      	strh	r3, [r7, #20]
 8007bae:	687a      	ldr	r2, [r7, #4]
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	781b      	ldrb	r3, [r3, #0]
 8007bb4:	009b      	lsls	r3, r3, #2
 8007bb6:	441a      	add	r2, r3
 8007bb8:	8abb      	ldrh	r3, [r7, #20]
 8007bba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007bbe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007bc2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007bc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007bce:	687a      	ldr	r2, [r7, #4]
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	781b      	ldrb	r3, [r3, #0]
 8007bd4:	009b      	lsls	r3, r3, #2
 8007bd6:	4413      	add	r3, r2
 8007bd8:	881b      	ldrh	r3, [r3, #0]
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007be0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007be4:	827b      	strh	r3, [r7, #18]
 8007be6:	8a7b      	ldrh	r3, [r7, #18]
 8007be8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007bec:	827b      	strh	r3, [r7, #18]
 8007bee:	8a7b      	ldrh	r3, [r7, #18]
 8007bf0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007bf4:	827b      	strh	r3, [r7, #18]
 8007bf6:	687a      	ldr	r2, [r7, #4]
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	781b      	ldrb	r3, [r3, #0]
 8007bfc:	009b      	lsls	r3, r3, #2
 8007bfe:	441a      	add	r2, r3
 8007c00:	8a7b      	ldrh	r3, [r7, #18]
 8007c02:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c06:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c12:	b29b      	uxth	r3, r3
 8007c14:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007c16:	2300      	movs	r3, #0
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	371c      	adds	r7, #28
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr

08007c24 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8007c24:	b480      	push	{r7}
 8007c26:	b083      	sub	sp, #12
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
 8007c2c:	460b      	mov	r3, r1
 8007c2e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8007c30:	78fb      	ldrb	r3, [r7, #3]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d103      	bne.n	8007c3e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2280      	movs	r2, #128	@ 0x80
 8007c3a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8007c3e:	2300      	movs	r3, #0
}
 8007c40:	4618      	mov	r0, r3
 8007c42:	370c      	adds	r7, #12
 8007c44:	46bd      	mov	sp, r7
 8007c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4a:	4770      	bx	lr

08007c4c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b083      	sub	sp, #12
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007c5a:	b29b      	uxth	r3, r3
 8007c5c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c60:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c64:	b29a      	uxth	r2, r3
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8007c6c:	2300      	movs	r3, #0
}
 8007c6e:	4618      	mov	r0, r3
 8007c70:	370c      	adds	r7, #12
 8007c72:	46bd      	mov	sp, r7
 8007c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c78:	4770      	bx	lr

08007c7a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8007c7a:	b480      	push	{r7}
 8007c7c:	b085      	sub	sp, #20
 8007c7e:	af00      	add	r7, sp, #0
 8007c80:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007c88:	b29b      	uxth	r3, r3
 8007c8a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3714      	adds	r7, #20
 8007c92:	46bd      	mov	sp, r7
 8007c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c98:	4770      	bx	lr

08007c9a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007c9a:	b480      	push	{r7}
 8007c9c:	b08b      	sub	sp, #44	@ 0x2c
 8007c9e:	af00      	add	r7, sp, #0
 8007ca0:	60f8      	str	r0, [r7, #12]
 8007ca2:	60b9      	str	r1, [r7, #8]
 8007ca4:	4611      	mov	r1, r2
 8007ca6:	461a      	mov	r2, r3
 8007ca8:	460b      	mov	r3, r1
 8007caa:	80fb      	strh	r3, [r7, #6]
 8007cac:	4613      	mov	r3, r2
 8007cae:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007cb0:	88bb      	ldrh	r3, [r7, #4]
 8007cb2:	3301      	adds	r3, #1
 8007cb4:	085b      	lsrs	r3, r3, #1
 8007cb6:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007cc0:	88fa      	ldrh	r2, [r7, #6]
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	4413      	add	r3, r2
 8007cc6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007cca:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007ccc:	69bb      	ldr	r3, [r7, #24]
 8007cce:	627b      	str	r3, [r7, #36]	@ 0x24
 8007cd0:	e01c      	b.n	8007d0c <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8007cd2:	69fb      	ldr	r3, [r7, #28]
 8007cd4:	781b      	ldrb	r3, [r3, #0]
 8007cd6:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007cd8:	69fb      	ldr	r3, [r7, #28]
 8007cda:	3301      	adds	r3, #1
 8007cdc:	781b      	ldrb	r3, [r3, #0]
 8007cde:	b21b      	sxth	r3, r3
 8007ce0:	021b      	lsls	r3, r3, #8
 8007ce2:	b21a      	sxth	r2, r3
 8007ce4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007ce8:	4313      	orrs	r3, r2
 8007cea:	b21b      	sxth	r3, r3
 8007cec:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8007cee:	6a3b      	ldr	r3, [r7, #32]
 8007cf0:	8a7a      	ldrh	r2, [r7, #18]
 8007cf2:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8007cf4:	6a3b      	ldr	r3, [r7, #32]
 8007cf6:	3302      	adds	r3, #2
 8007cf8:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8007cfa:	69fb      	ldr	r3, [r7, #28]
 8007cfc:	3301      	adds	r3, #1
 8007cfe:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8007d00:	69fb      	ldr	r3, [r7, #28]
 8007d02:	3301      	adds	r3, #1
 8007d04:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8007d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d08:	3b01      	subs	r3, #1
 8007d0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d1df      	bne.n	8007cd2 <USB_WritePMA+0x38>
  }
}
 8007d12:	bf00      	nop
 8007d14:	bf00      	nop
 8007d16:	372c      	adds	r7, #44	@ 0x2c
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1e:	4770      	bx	lr

08007d20 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007d20:	b480      	push	{r7}
 8007d22:	b08b      	sub	sp, #44	@ 0x2c
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	60f8      	str	r0, [r7, #12]
 8007d28:	60b9      	str	r1, [r7, #8]
 8007d2a:	4611      	mov	r1, r2
 8007d2c:	461a      	mov	r2, r3
 8007d2e:	460b      	mov	r3, r1
 8007d30:	80fb      	strh	r3, [r7, #6]
 8007d32:	4613      	mov	r3, r2
 8007d34:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8007d36:	88bb      	ldrh	r3, [r7, #4]
 8007d38:	085b      	lsrs	r3, r3, #1
 8007d3a:	b29b      	uxth	r3, r3
 8007d3c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007d42:	68bb      	ldr	r3, [r7, #8]
 8007d44:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007d46:	88fa      	ldrh	r2, [r7, #6]
 8007d48:	697b      	ldr	r3, [r7, #20]
 8007d4a:	4413      	add	r3, r2
 8007d4c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007d50:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007d52:	69bb      	ldr	r3, [r7, #24]
 8007d54:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d56:	e018      	b.n	8007d8a <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8007d58:	6a3b      	ldr	r3, [r7, #32]
 8007d5a:	881b      	ldrh	r3, [r3, #0]
 8007d5c:	b29b      	uxth	r3, r3
 8007d5e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007d60:	6a3b      	ldr	r3, [r7, #32]
 8007d62:	3302      	adds	r3, #2
 8007d64:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007d66:	693b      	ldr	r3, [r7, #16]
 8007d68:	b2da      	uxtb	r2, r3
 8007d6a:	69fb      	ldr	r3, [r7, #28]
 8007d6c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007d6e:	69fb      	ldr	r3, [r7, #28]
 8007d70:	3301      	adds	r3, #1
 8007d72:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8007d74:	693b      	ldr	r3, [r7, #16]
 8007d76:	0a1b      	lsrs	r3, r3, #8
 8007d78:	b2da      	uxtb	r2, r3
 8007d7a:	69fb      	ldr	r3, [r7, #28]
 8007d7c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007d7e:	69fb      	ldr	r3, [r7, #28]
 8007d80:	3301      	adds	r3, #1
 8007d82:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8007d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d86:	3b01      	subs	r3, #1
 8007d88:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d1e3      	bne.n	8007d58 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8007d90:	88bb      	ldrh	r3, [r7, #4]
 8007d92:	f003 0301 	and.w	r3, r3, #1
 8007d96:	b29b      	uxth	r3, r3
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d007      	beq.n	8007dac <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8007d9c:	6a3b      	ldr	r3, [r7, #32]
 8007d9e:	881b      	ldrh	r3, [r3, #0]
 8007da0:	b29b      	uxth	r3, r3
 8007da2:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007da4:	693b      	ldr	r3, [r7, #16]
 8007da6:	b2da      	uxtb	r2, r3
 8007da8:	69fb      	ldr	r3, [r7, #28]
 8007daa:	701a      	strb	r2, [r3, #0]
  }
}
 8007dac:	bf00      	nop
 8007dae:	372c      	adds	r7, #44	@ 0x2c
 8007db0:	46bd      	mov	sp, r7
 8007db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db6:	4770      	bx	lr

08007db8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b084      	sub	sp, #16
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
 8007dc0:	460b      	mov	r3, r1
 8007dc2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007dc4:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007dc8:	f002 f8fc 	bl	8009fc4 <USBD_static_malloc>
 8007dcc:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d105      	bne.n	8007de0 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8007ddc:	2302      	movs	r3, #2
 8007dde:	e066      	b.n	8007eae <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	68fa      	ldr	r2, [r7, #12]
 8007de4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	7c1b      	ldrb	r3, [r3, #16]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d119      	bne.n	8007e24 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007df0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007df4:	2202      	movs	r2, #2
 8007df6:	2181      	movs	r1, #129	@ 0x81
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	f001 ff8a 	bl	8009d12 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2201      	movs	r2, #1
 8007e02:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007e04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007e08:	2202      	movs	r2, #2
 8007e0a:	2101      	movs	r1, #1
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f001 ff80 	bl	8009d12 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2201      	movs	r2, #1
 8007e16:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2210      	movs	r2, #16
 8007e1e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8007e22:	e016      	b.n	8007e52 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007e24:	2340      	movs	r3, #64	@ 0x40
 8007e26:	2202      	movs	r2, #2
 8007e28:	2181      	movs	r1, #129	@ 0x81
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f001 ff71 	bl	8009d12 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2201      	movs	r2, #1
 8007e34:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007e36:	2340      	movs	r3, #64	@ 0x40
 8007e38:	2202      	movs	r2, #2
 8007e3a:	2101      	movs	r1, #1
 8007e3c:	6878      	ldr	r0, [r7, #4]
 8007e3e:	f001 ff68 	bl	8009d12 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2201      	movs	r2, #1
 8007e46:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2210      	movs	r2, #16
 8007e4e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007e52:	2308      	movs	r3, #8
 8007e54:	2203      	movs	r2, #3
 8007e56:	2182      	movs	r1, #130	@ 0x82
 8007e58:	6878      	ldr	r0, [r7, #4]
 8007e5a:	f001 ff5a 	bl	8009d12 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2201      	movs	r2, #1
 8007e62:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	2200      	movs	r2, #0
 8007e74:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	7c1b      	ldrb	r3, [r3, #16]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d109      	bne.n	8007e9c <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007e8e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007e92:	2101      	movs	r1, #1
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f002 f82b 	bl	8009ef0 <USBD_LL_PrepareReceive>
 8007e9a:	e007      	b.n	8007eac <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007ea2:	2340      	movs	r3, #64	@ 0x40
 8007ea4:	2101      	movs	r1, #1
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f002 f822 	bl	8009ef0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007eac:	2300      	movs	r3, #0
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3710      	adds	r7, #16
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}

08007eb6 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007eb6:	b580      	push	{r7, lr}
 8007eb8:	b082      	sub	sp, #8
 8007eba:	af00      	add	r7, sp, #0
 8007ebc:	6078      	str	r0, [r7, #4]
 8007ebe:	460b      	mov	r3, r1
 8007ec0:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007ec2:	2181      	movs	r1, #129	@ 0x81
 8007ec4:	6878      	ldr	r0, [r7, #4]
 8007ec6:	f001 ff4a 	bl	8009d5e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007ed0:	2101      	movs	r1, #1
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f001 ff43 	bl	8009d5e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2200      	movs	r2, #0
 8007edc:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007ee0:	2182      	movs	r1, #130	@ 0x82
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	f001 ff3b 	bl	8009d5e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2200      	movs	r2, #0
 8007eec:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d00e      	beq.n	8007f20 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007f08:	685b      	ldr	r3, [r3, #4]
 8007f0a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007f12:	4618      	mov	r0, r3
 8007f14:	f002 f864 	bl	8009fe0 <USBD_static_free>
    pdev->pClassData = NULL;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007f20:	2300      	movs	r3, #0
}
 8007f22:	4618      	mov	r0, r3
 8007f24:	3708      	adds	r7, #8
 8007f26:	46bd      	mov	sp, r7
 8007f28:	bd80      	pop	{r7, pc}
	...

08007f2c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b086      	sub	sp, #24
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
 8007f34:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007f3c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007f3e:	2300      	movs	r3, #0
 8007f40:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007f42:	2300      	movs	r3, #0
 8007f44:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007f46:	2300      	movs	r3, #0
 8007f48:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007f4a:	693b      	ldr	r3, [r7, #16]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d101      	bne.n	8007f54 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8007f50:	2303      	movs	r3, #3
 8007f52:	e0af      	b.n	80080b4 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	781b      	ldrb	r3, [r3, #0]
 8007f58:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d03f      	beq.n	8007fe0 <USBD_CDC_Setup+0xb4>
 8007f60:	2b20      	cmp	r3, #32
 8007f62:	f040 809f 	bne.w	80080a4 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	88db      	ldrh	r3, [r3, #6]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d02e      	beq.n	8007fcc <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	781b      	ldrb	r3, [r3, #0]
 8007f72:	b25b      	sxtb	r3, r3
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	da16      	bge.n	8007fa6 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007f7e:	689b      	ldr	r3, [r3, #8]
 8007f80:	683a      	ldr	r2, [r7, #0]
 8007f82:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8007f84:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007f86:	683a      	ldr	r2, [r7, #0]
 8007f88:	88d2      	ldrh	r2, [r2, #6]
 8007f8a:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	88db      	ldrh	r3, [r3, #6]
 8007f90:	2b07      	cmp	r3, #7
 8007f92:	bf28      	it	cs
 8007f94:	2307      	movcs	r3, #7
 8007f96:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007f98:	693b      	ldr	r3, [r7, #16]
 8007f9a:	89fa      	ldrh	r2, [r7, #14]
 8007f9c:	4619      	mov	r1, r3
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f001 facf 	bl	8009542 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8007fa4:	e085      	b.n	80080b2 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	785a      	ldrb	r2, [r3, #1]
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007fb0:	683b      	ldr	r3, [r7, #0]
 8007fb2:	88db      	ldrh	r3, [r3, #6]
 8007fb4:	b2da      	uxtb	r2, r3
 8007fb6:	693b      	ldr	r3, [r7, #16]
 8007fb8:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8007fbc:	6939      	ldr	r1, [r7, #16]
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	88db      	ldrh	r3, [r3, #6]
 8007fc2:	461a      	mov	r2, r3
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f001 fae8 	bl	800959a <USBD_CtlPrepareRx>
      break;
 8007fca:	e072      	b.n	80080b2 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007fd2:	689b      	ldr	r3, [r3, #8]
 8007fd4:	683a      	ldr	r2, [r7, #0]
 8007fd6:	7850      	ldrb	r0, [r2, #1]
 8007fd8:	2200      	movs	r2, #0
 8007fda:	6839      	ldr	r1, [r7, #0]
 8007fdc:	4798      	blx	r3
      break;
 8007fde:	e068      	b.n	80080b2 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	785b      	ldrb	r3, [r3, #1]
 8007fe4:	2b0b      	cmp	r3, #11
 8007fe6:	d852      	bhi.n	800808e <USBD_CDC_Setup+0x162>
 8007fe8:	a201      	add	r2, pc, #4	@ (adr r2, 8007ff0 <USBD_CDC_Setup+0xc4>)
 8007fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fee:	bf00      	nop
 8007ff0:	08008021 	.word	0x08008021
 8007ff4:	0800809d 	.word	0x0800809d
 8007ff8:	0800808f 	.word	0x0800808f
 8007ffc:	0800808f 	.word	0x0800808f
 8008000:	0800808f 	.word	0x0800808f
 8008004:	0800808f 	.word	0x0800808f
 8008008:	0800808f 	.word	0x0800808f
 800800c:	0800808f 	.word	0x0800808f
 8008010:	0800808f 	.word	0x0800808f
 8008014:	0800808f 	.word	0x0800808f
 8008018:	0800804b 	.word	0x0800804b
 800801c:	08008075 	.word	0x08008075
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008026:	b2db      	uxtb	r3, r3
 8008028:	2b03      	cmp	r3, #3
 800802a:	d107      	bne.n	800803c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800802c:	f107 030a 	add.w	r3, r7, #10
 8008030:	2202      	movs	r2, #2
 8008032:	4619      	mov	r1, r3
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f001 fa84 	bl	8009542 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800803a:	e032      	b.n	80080a2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800803c:	6839      	ldr	r1, [r7, #0]
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	f001 fa0e 	bl	8009460 <USBD_CtlError>
            ret = USBD_FAIL;
 8008044:	2303      	movs	r3, #3
 8008046:	75fb      	strb	r3, [r7, #23]
          break;
 8008048:	e02b      	b.n	80080a2 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008050:	b2db      	uxtb	r3, r3
 8008052:	2b03      	cmp	r3, #3
 8008054:	d107      	bne.n	8008066 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008056:	f107 030d 	add.w	r3, r7, #13
 800805a:	2201      	movs	r2, #1
 800805c:	4619      	mov	r1, r3
 800805e:	6878      	ldr	r0, [r7, #4]
 8008060:	f001 fa6f 	bl	8009542 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008064:	e01d      	b.n	80080a2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8008066:	6839      	ldr	r1, [r7, #0]
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	f001 f9f9 	bl	8009460 <USBD_CtlError>
            ret = USBD_FAIL;
 800806e:	2303      	movs	r3, #3
 8008070:	75fb      	strb	r3, [r7, #23]
          break;
 8008072:	e016      	b.n	80080a2 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800807a:	b2db      	uxtb	r3, r3
 800807c:	2b03      	cmp	r3, #3
 800807e:	d00f      	beq.n	80080a0 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8008080:	6839      	ldr	r1, [r7, #0]
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	f001 f9ec 	bl	8009460 <USBD_CtlError>
            ret = USBD_FAIL;
 8008088:	2303      	movs	r3, #3
 800808a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800808c:	e008      	b.n	80080a0 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800808e:	6839      	ldr	r1, [r7, #0]
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f001 f9e5 	bl	8009460 <USBD_CtlError>
          ret = USBD_FAIL;
 8008096:	2303      	movs	r3, #3
 8008098:	75fb      	strb	r3, [r7, #23]
          break;
 800809a:	e002      	b.n	80080a2 <USBD_CDC_Setup+0x176>
          break;
 800809c:	bf00      	nop
 800809e:	e008      	b.n	80080b2 <USBD_CDC_Setup+0x186>
          break;
 80080a0:	bf00      	nop
      }
      break;
 80080a2:	e006      	b.n	80080b2 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 80080a4:	6839      	ldr	r1, [r7, #0]
 80080a6:	6878      	ldr	r0, [r7, #4]
 80080a8:	f001 f9da 	bl	8009460 <USBD_CtlError>
      ret = USBD_FAIL;
 80080ac:	2303      	movs	r3, #3
 80080ae:	75fb      	strb	r3, [r7, #23]
      break;
 80080b0:	bf00      	nop
  }

  return (uint8_t)ret;
 80080b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	3718      	adds	r7, #24
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd80      	pop	{r7, pc}

080080bc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b084      	sub	sp, #16
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
 80080c4:	460b      	mov	r3, r1
 80080c6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80080ce:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d101      	bne.n	80080de <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80080da:	2303      	movs	r3, #3
 80080dc:	e04f      	b.n	800817e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80080e4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80080e6:	78fa      	ldrb	r2, [r7, #3]
 80080e8:	6879      	ldr	r1, [r7, #4]
 80080ea:	4613      	mov	r3, r2
 80080ec:	009b      	lsls	r3, r3, #2
 80080ee:	4413      	add	r3, r2
 80080f0:	009b      	lsls	r3, r3, #2
 80080f2:	440b      	add	r3, r1
 80080f4:	3318      	adds	r3, #24
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d029      	beq.n	8008150 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80080fc:	78fa      	ldrb	r2, [r7, #3]
 80080fe:	6879      	ldr	r1, [r7, #4]
 8008100:	4613      	mov	r3, r2
 8008102:	009b      	lsls	r3, r3, #2
 8008104:	4413      	add	r3, r2
 8008106:	009b      	lsls	r3, r3, #2
 8008108:	440b      	add	r3, r1
 800810a:	3318      	adds	r3, #24
 800810c:	681a      	ldr	r2, [r3, #0]
 800810e:	78f9      	ldrb	r1, [r7, #3]
 8008110:	68f8      	ldr	r0, [r7, #12]
 8008112:	460b      	mov	r3, r1
 8008114:	009b      	lsls	r3, r3, #2
 8008116:	440b      	add	r3, r1
 8008118:	00db      	lsls	r3, r3, #3
 800811a:	4403      	add	r3, r0
 800811c:	3320      	adds	r3, #32
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	fbb2 f1f3 	udiv	r1, r2, r3
 8008124:	fb01 f303 	mul.w	r3, r1, r3
 8008128:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800812a:	2b00      	cmp	r3, #0
 800812c:	d110      	bne.n	8008150 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800812e:	78fa      	ldrb	r2, [r7, #3]
 8008130:	6879      	ldr	r1, [r7, #4]
 8008132:	4613      	mov	r3, r2
 8008134:	009b      	lsls	r3, r3, #2
 8008136:	4413      	add	r3, r2
 8008138:	009b      	lsls	r3, r3, #2
 800813a:	440b      	add	r3, r1
 800813c:	3318      	adds	r3, #24
 800813e:	2200      	movs	r2, #0
 8008140:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008142:	78f9      	ldrb	r1, [r7, #3]
 8008144:	2300      	movs	r3, #0
 8008146:	2200      	movs	r2, #0
 8008148:	6878      	ldr	r0, [r7, #4]
 800814a:	f001 feb0 	bl	8009eae <USBD_LL_Transmit>
 800814e:	e015      	b.n	800817c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	2200      	movs	r2, #0
 8008154:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800815e:	691b      	ldr	r3, [r3, #16]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d00b      	beq.n	800817c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800816a:	691b      	ldr	r3, [r3, #16]
 800816c:	68ba      	ldr	r2, [r7, #8]
 800816e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008172:	68ba      	ldr	r2, [r7, #8]
 8008174:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008178:	78fa      	ldrb	r2, [r7, #3]
 800817a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800817c:	2300      	movs	r3, #0
}
 800817e:	4618      	mov	r0, r3
 8008180:	3710      	adds	r7, #16
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}

08008186 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008186:	b580      	push	{r7, lr}
 8008188:	b084      	sub	sp, #16
 800818a:	af00      	add	r7, sp, #0
 800818c:	6078      	str	r0, [r7, #4]
 800818e:	460b      	mov	r3, r1
 8008190:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008198:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d101      	bne.n	80081a8 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80081a4:	2303      	movs	r3, #3
 80081a6:	e015      	b.n	80081d4 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80081a8:	78fb      	ldrb	r3, [r7, #3]
 80081aa:	4619      	mov	r1, r3
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f001 fec0 	bl	8009f32 <USBD_LL_GetRxDataSize>
 80081b2:	4602      	mov	r2, r0
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80081c0:	68db      	ldr	r3, [r3, #12]
 80081c2:	68fa      	ldr	r2, [r7, #12]
 80081c4:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80081c8:	68fa      	ldr	r2, [r7, #12]
 80081ca:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80081ce:	4611      	mov	r1, r2
 80081d0:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80081d2:	2300      	movs	r3, #0
}
 80081d4:	4618      	mov	r0, r3
 80081d6:	3710      	adds	r7, #16
 80081d8:	46bd      	mov	sp, r7
 80081da:	bd80      	pop	{r7, pc}

080081dc <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80081dc:	b580      	push	{r7, lr}
 80081de:	b084      	sub	sp, #16
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80081ea:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d101      	bne.n	80081f6 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 80081f2:	2303      	movs	r3, #3
 80081f4:	e01a      	b.n	800822c <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d014      	beq.n	800822a <USBD_CDC_EP0_RxReady+0x4e>
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008206:	2bff      	cmp	r3, #255	@ 0xff
 8008208:	d00f      	beq.n	800822a <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008210:	689b      	ldr	r3, [r3, #8]
 8008212:	68fa      	ldr	r2, [r7, #12]
 8008214:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8008218:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800821a:	68fa      	ldr	r2, [r7, #12]
 800821c:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008220:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	22ff      	movs	r2, #255	@ 0xff
 8008226:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800822a:	2300      	movs	r3, #0
}
 800822c:	4618      	mov	r0, r3
 800822e:	3710      	adds	r7, #16
 8008230:	46bd      	mov	sp, r7
 8008232:	bd80      	pop	{r7, pc}

08008234 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008234:	b480      	push	{r7}
 8008236:	b083      	sub	sp, #12
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2243      	movs	r2, #67	@ 0x43
 8008240:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8008242:	4b03      	ldr	r3, [pc, #12]	@ (8008250 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008244:	4618      	mov	r0, r3
 8008246:	370c      	adds	r7, #12
 8008248:	46bd      	mov	sp, r7
 800824a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824e:	4770      	bx	lr
 8008250:	20000094 	.word	0x20000094

08008254 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008254:	b480      	push	{r7}
 8008256:	b083      	sub	sp, #12
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2243      	movs	r2, #67	@ 0x43
 8008260:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8008262:	4b03      	ldr	r3, [pc, #12]	@ (8008270 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008264:	4618      	mov	r0, r3
 8008266:	370c      	adds	r7, #12
 8008268:	46bd      	mov	sp, r7
 800826a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826e:	4770      	bx	lr
 8008270:	20000050 	.word	0x20000050

08008274 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008274:	b480      	push	{r7}
 8008276:	b083      	sub	sp, #12
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2243      	movs	r2, #67	@ 0x43
 8008280:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8008282:	4b03      	ldr	r3, [pc, #12]	@ (8008290 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008284:	4618      	mov	r0, r3
 8008286:	370c      	adds	r7, #12
 8008288:	46bd      	mov	sp, r7
 800828a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828e:	4770      	bx	lr
 8008290:	200000d8 	.word	0x200000d8

08008294 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008294:	b480      	push	{r7}
 8008296:	b083      	sub	sp, #12
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	220a      	movs	r2, #10
 80082a0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80082a2:	4b03      	ldr	r3, [pc, #12]	@ (80082b0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80082a4:	4618      	mov	r0, r3
 80082a6:	370c      	adds	r7, #12
 80082a8:	46bd      	mov	sp, r7
 80082aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ae:	4770      	bx	lr
 80082b0:	2000000c 	.word	0x2000000c

080082b4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80082b4:	b480      	push	{r7}
 80082b6:	b083      	sub	sp, #12
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
 80082bc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d101      	bne.n	80082c8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80082c4:	2303      	movs	r3, #3
 80082c6:	e004      	b.n	80082d2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	683a      	ldr	r2, [r7, #0]
 80082cc:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 80082d0:	2300      	movs	r3, #0
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	370c      	adds	r7, #12
 80082d6:	46bd      	mov	sp, r7
 80082d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082dc:	4770      	bx	lr

080082de <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80082de:	b480      	push	{r7}
 80082e0:	b087      	sub	sp, #28
 80082e2:	af00      	add	r7, sp, #0
 80082e4:	60f8      	str	r0, [r7, #12]
 80082e6:	60b9      	str	r1, [r7, #8]
 80082e8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80082f0:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80082f2:	697b      	ldr	r3, [r7, #20]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d101      	bne.n	80082fc <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80082f8:	2303      	movs	r3, #3
 80082fa:	e008      	b.n	800830e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 80082fc:	697b      	ldr	r3, [r7, #20]
 80082fe:	68ba      	ldr	r2, [r7, #8]
 8008300:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008304:	697b      	ldr	r3, [r7, #20]
 8008306:	687a      	ldr	r2, [r7, #4]
 8008308:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800830c:	2300      	movs	r3, #0
}
 800830e:	4618      	mov	r0, r3
 8008310:	371c      	adds	r7, #28
 8008312:	46bd      	mov	sp, r7
 8008314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008318:	4770      	bx	lr

0800831a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800831a:	b480      	push	{r7}
 800831c:	b085      	sub	sp, #20
 800831e:	af00      	add	r7, sp, #0
 8008320:	6078      	str	r0, [r7, #4]
 8008322:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800832a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d101      	bne.n	8008336 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8008332:	2303      	movs	r3, #3
 8008334:	e004      	b.n	8008340 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	683a      	ldr	r2, [r7, #0]
 800833a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800833e:	2300      	movs	r3, #0
}
 8008340:	4618      	mov	r0, r3
 8008342:	3714      	adds	r7, #20
 8008344:	46bd      	mov	sp, r7
 8008346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834a:	4770      	bx	lr

0800834c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b084      	sub	sp, #16
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800835a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800835c:	2301      	movs	r3, #1
 800835e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008366:	2b00      	cmp	r3, #0
 8008368:	d101      	bne.n	800836e <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800836a:	2303      	movs	r3, #3
 800836c:	e01a      	b.n	80083a4 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008374:	2b00      	cmp	r3, #0
 8008376:	d114      	bne.n	80083a2 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	2201      	movs	r2, #1
 800837c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008390:	68bb      	ldr	r3, [r7, #8]
 8008392:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008396:	2181      	movs	r1, #129	@ 0x81
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f001 fd88 	bl	8009eae <USBD_LL_Transmit>

    ret = USBD_OK;
 800839e:	2300      	movs	r3, #0
 80083a0:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80083a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80083a4:	4618      	mov	r0, r3
 80083a6:	3710      	adds	r7, #16
 80083a8:	46bd      	mov	sp, r7
 80083aa:	bd80      	pop	{r7, pc}

080083ac <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b084      	sub	sp, #16
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80083ba:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d101      	bne.n	80083ca <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80083c6:	2303      	movs	r3, #3
 80083c8:	e016      	b.n	80083f8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	7c1b      	ldrb	r3, [r3, #16]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d109      	bne.n	80083e6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80083d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80083dc:	2101      	movs	r1, #1
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f001 fd86 	bl	8009ef0 <USBD_LL_PrepareReceive>
 80083e4:	e007      	b.n	80083f6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80083ec:	2340      	movs	r3, #64	@ 0x40
 80083ee:	2101      	movs	r1, #1
 80083f0:	6878      	ldr	r0, [r7, #4]
 80083f2:	f001 fd7d 	bl	8009ef0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80083f6:	2300      	movs	r3, #0
}
 80083f8:	4618      	mov	r0, r3
 80083fa:	3710      	adds	r7, #16
 80083fc:	46bd      	mov	sp, r7
 80083fe:	bd80      	pop	{r7, pc}

08008400 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b086      	sub	sp, #24
 8008404:	af00      	add	r7, sp, #0
 8008406:	60f8      	str	r0, [r7, #12]
 8008408:	60b9      	str	r1, [r7, #8]
 800840a:	4613      	mov	r3, r2
 800840c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d101      	bne.n	8008418 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008414:	2303      	movs	r3, #3
 8008416:	e01f      	b.n	8008458 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	2200      	movs	r2, #0
 800841c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	2200      	movs	r2, #0
 8008424:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	2200      	movs	r2, #0
 800842c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d003      	beq.n	800843e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	68ba      	ldr	r2, [r7, #8]
 800843a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	2201      	movs	r2, #1
 8008442:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	79fa      	ldrb	r2, [r7, #7]
 800844a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800844c:	68f8      	ldr	r0, [r7, #12]
 800844e:	f001 fbe5 	bl	8009c1c <USBD_LL_Init>
 8008452:	4603      	mov	r3, r0
 8008454:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008456:	7dfb      	ldrb	r3, [r7, #23]
}
 8008458:	4618      	mov	r0, r3
 800845a:	3718      	adds	r7, #24
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}

08008460 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b084      	sub	sp, #16
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
 8008468:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800846a:	2300      	movs	r3, #0
 800846c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d101      	bne.n	8008478 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8008474:	2303      	movs	r3, #3
 8008476:	e016      	b.n	80084a6 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	683a      	ldr	r2, [r7, #0]
 800847c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008488:	2b00      	cmp	r3, #0
 800848a:	d00b      	beq.n	80084a4 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008494:	f107 020e 	add.w	r2, r7, #14
 8008498:	4610      	mov	r0, r2
 800849a:	4798      	blx	r3
 800849c:	4602      	mov	r2, r0
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80084a4:	2300      	movs	r3, #0
}
 80084a6:	4618      	mov	r0, r3
 80084a8:	3710      	adds	r7, #16
 80084aa:	46bd      	mov	sp, r7
 80084ac:	bd80      	pop	{r7, pc}

080084ae <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80084ae:	b580      	push	{r7, lr}
 80084b0:	b082      	sub	sp, #8
 80084b2:	af00      	add	r7, sp, #0
 80084b4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80084b6:	6878      	ldr	r0, [r7, #4]
 80084b8:	f001 fc10 	bl	8009cdc <USBD_LL_Start>
 80084bc:	4603      	mov	r3, r0
}
 80084be:	4618      	mov	r0, r3
 80084c0:	3708      	adds	r7, #8
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bd80      	pop	{r7, pc}

080084c6 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80084c6:	b480      	push	{r7}
 80084c8:	b083      	sub	sp, #12
 80084ca:	af00      	add	r7, sp, #0
 80084cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80084ce:	2300      	movs	r3, #0
}
 80084d0:	4618      	mov	r0, r3
 80084d2:	370c      	adds	r7, #12
 80084d4:	46bd      	mov	sp, r7
 80084d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084da:	4770      	bx	lr

080084dc <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b084      	sub	sp, #16
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
 80084e4:	460b      	mov	r3, r1
 80084e6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80084e8:	2303      	movs	r3, #3
 80084ea:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d009      	beq.n	800850a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	78fa      	ldrb	r2, [r7, #3]
 8008500:	4611      	mov	r1, r2
 8008502:	6878      	ldr	r0, [r7, #4]
 8008504:	4798      	blx	r3
 8008506:	4603      	mov	r3, r0
 8008508:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800850a:	7bfb      	ldrb	r3, [r7, #15]
}
 800850c:	4618      	mov	r0, r3
 800850e:	3710      	adds	r7, #16
 8008510:	46bd      	mov	sp, r7
 8008512:	bd80      	pop	{r7, pc}

08008514 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b082      	sub	sp, #8
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
 800851c:	460b      	mov	r3, r1
 800851e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008526:	2b00      	cmp	r3, #0
 8008528:	d007      	beq.n	800853a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	78fa      	ldrb	r2, [r7, #3]
 8008534:	4611      	mov	r1, r2
 8008536:	6878      	ldr	r0, [r7, #4]
 8008538:	4798      	blx	r3
  }

  return USBD_OK;
 800853a:	2300      	movs	r3, #0
}
 800853c:	4618      	mov	r0, r3
 800853e:	3708      	adds	r7, #8
 8008540:	46bd      	mov	sp, r7
 8008542:	bd80      	pop	{r7, pc}

08008544 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b084      	sub	sp, #16
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
 800854c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008554:	6839      	ldr	r1, [r7, #0]
 8008556:	4618      	mov	r0, r3
 8008558:	f000 ff48 	bl	80093ec <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2201      	movs	r2, #1
 8008560:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800856a:	461a      	mov	r2, r3
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008578:	f003 031f 	and.w	r3, r3, #31
 800857c:	2b02      	cmp	r3, #2
 800857e:	d01a      	beq.n	80085b6 <USBD_LL_SetupStage+0x72>
 8008580:	2b02      	cmp	r3, #2
 8008582:	d822      	bhi.n	80085ca <USBD_LL_SetupStage+0x86>
 8008584:	2b00      	cmp	r3, #0
 8008586:	d002      	beq.n	800858e <USBD_LL_SetupStage+0x4a>
 8008588:	2b01      	cmp	r3, #1
 800858a:	d00a      	beq.n	80085a2 <USBD_LL_SetupStage+0x5e>
 800858c:	e01d      	b.n	80085ca <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008594:	4619      	mov	r1, r3
 8008596:	6878      	ldr	r0, [r7, #4]
 8008598:	f000 f9f0 	bl	800897c <USBD_StdDevReq>
 800859c:	4603      	mov	r3, r0
 800859e:	73fb      	strb	r3, [r7, #15]
      break;
 80085a0:	e020      	b.n	80085e4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80085a8:	4619      	mov	r1, r3
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f000 fa54 	bl	8008a58 <USBD_StdItfReq>
 80085b0:	4603      	mov	r3, r0
 80085b2:	73fb      	strb	r3, [r7, #15]
      break;
 80085b4:	e016      	b.n	80085e4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80085bc:	4619      	mov	r1, r3
 80085be:	6878      	ldr	r0, [r7, #4]
 80085c0:	f000 fa93 	bl	8008aea <USBD_StdEPReq>
 80085c4:	4603      	mov	r3, r0
 80085c6:	73fb      	strb	r3, [r7, #15]
      break;
 80085c8:	e00c      	b.n	80085e4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80085d0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80085d4:	b2db      	uxtb	r3, r3
 80085d6:	4619      	mov	r1, r3
 80085d8:	6878      	ldr	r0, [r7, #4]
 80085da:	f001 fbdf 	bl	8009d9c <USBD_LL_StallEP>
 80085de:	4603      	mov	r3, r0
 80085e0:	73fb      	strb	r3, [r7, #15]
      break;
 80085e2:	bf00      	nop
  }

  return ret;
 80085e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80085e6:	4618      	mov	r0, r3
 80085e8:	3710      	adds	r7, #16
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}

080085ee <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80085ee:	b580      	push	{r7, lr}
 80085f0:	b086      	sub	sp, #24
 80085f2:	af00      	add	r7, sp, #0
 80085f4:	60f8      	str	r0, [r7, #12]
 80085f6:	460b      	mov	r3, r1
 80085f8:	607a      	str	r2, [r7, #4]
 80085fa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80085fc:	7afb      	ldrb	r3, [r7, #11]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d138      	bne.n	8008674 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008608:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008610:	2b03      	cmp	r3, #3
 8008612:	d14a      	bne.n	80086aa <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	689a      	ldr	r2, [r3, #8]
 8008618:	693b      	ldr	r3, [r7, #16]
 800861a:	68db      	ldr	r3, [r3, #12]
 800861c:	429a      	cmp	r2, r3
 800861e:	d913      	bls.n	8008648 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008620:	693b      	ldr	r3, [r7, #16]
 8008622:	689a      	ldr	r2, [r3, #8]
 8008624:	693b      	ldr	r3, [r7, #16]
 8008626:	68db      	ldr	r3, [r3, #12]
 8008628:	1ad2      	subs	r2, r2, r3
 800862a:	693b      	ldr	r3, [r7, #16]
 800862c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800862e:	693b      	ldr	r3, [r7, #16]
 8008630:	68da      	ldr	r2, [r3, #12]
 8008632:	693b      	ldr	r3, [r7, #16]
 8008634:	689b      	ldr	r3, [r3, #8]
 8008636:	4293      	cmp	r3, r2
 8008638:	bf28      	it	cs
 800863a:	4613      	movcs	r3, r2
 800863c:	461a      	mov	r2, r3
 800863e:	6879      	ldr	r1, [r7, #4]
 8008640:	68f8      	ldr	r0, [r7, #12]
 8008642:	f000 ffc7 	bl	80095d4 <USBD_CtlContinueRx>
 8008646:	e030      	b.n	80086aa <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800864e:	b2db      	uxtb	r3, r3
 8008650:	2b03      	cmp	r3, #3
 8008652:	d10b      	bne.n	800866c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800865a:	691b      	ldr	r3, [r3, #16]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d005      	beq.n	800866c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008666:	691b      	ldr	r3, [r3, #16]
 8008668:	68f8      	ldr	r0, [r7, #12]
 800866a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800866c:	68f8      	ldr	r0, [r7, #12]
 800866e:	f000 ffc2 	bl	80095f6 <USBD_CtlSendStatus>
 8008672:	e01a      	b.n	80086aa <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800867a:	b2db      	uxtb	r3, r3
 800867c:	2b03      	cmp	r3, #3
 800867e:	d114      	bne.n	80086aa <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008686:	699b      	ldr	r3, [r3, #24]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d00e      	beq.n	80086aa <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008692:	699b      	ldr	r3, [r3, #24]
 8008694:	7afa      	ldrb	r2, [r7, #11]
 8008696:	4611      	mov	r1, r2
 8008698:	68f8      	ldr	r0, [r7, #12]
 800869a:	4798      	blx	r3
 800869c:	4603      	mov	r3, r0
 800869e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80086a0:	7dfb      	ldrb	r3, [r7, #23]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d001      	beq.n	80086aa <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80086a6:	7dfb      	ldrb	r3, [r7, #23]
 80086a8:	e000      	b.n	80086ac <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80086aa:	2300      	movs	r3, #0
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	3718      	adds	r7, #24
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bd80      	pop	{r7, pc}

080086b4 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b086      	sub	sp, #24
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	60f8      	str	r0, [r7, #12]
 80086bc:	460b      	mov	r3, r1
 80086be:	607a      	str	r2, [r7, #4]
 80086c0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80086c2:	7afb      	ldrb	r3, [r7, #11]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d16b      	bne.n	80087a0 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	3314      	adds	r3, #20
 80086cc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80086d4:	2b02      	cmp	r3, #2
 80086d6:	d156      	bne.n	8008786 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 80086d8:	693b      	ldr	r3, [r7, #16]
 80086da:	689a      	ldr	r2, [r3, #8]
 80086dc:	693b      	ldr	r3, [r7, #16]
 80086de:	68db      	ldr	r3, [r3, #12]
 80086e0:	429a      	cmp	r2, r3
 80086e2:	d914      	bls.n	800870e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80086e4:	693b      	ldr	r3, [r7, #16]
 80086e6:	689a      	ldr	r2, [r3, #8]
 80086e8:	693b      	ldr	r3, [r7, #16]
 80086ea:	68db      	ldr	r3, [r3, #12]
 80086ec:	1ad2      	subs	r2, r2, r3
 80086ee:	693b      	ldr	r3, [r7, #16]
 80086f0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80086f2:	693b      	ldr	r3, [r7, #16]
 80086f4:	689b      	ldr	r3, [r3, #8]
 80086f6:	461a      	mov	r2, r3
 80086f8:	6879      	ldr	r1, [r7, #4]
 80086fa:	68f8      	ldr	r0, [r7, #12]
 80086fc:	f000 ff3c 	bl	8009578 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008700:	2300      	movs	r3, #0
 8008702:	2200      	movs	r2, #0
 8008704:	2100      	movs	r1, #0
 8008706:	68f8      	ldr	r0, [r7, #12]
 8008708:	f001 fbf2 	bl	8009ef0 <USBD_LL_PrepareReceive>
 800870c:	e03b      	b.n	8008786 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800870e:	693b      	ldr	r3, [r7, #16]
 8008710:	68da      	ldr	r2, [r3, #12]
 8008712:	693b      	ldr	r3, [r7, #16]
 8008714:	689b      	ldr	r3, [r3, #8]
 8008716:	429a      	cmp	r2, r3
 8008718:	d11c      	bne.n	8008754 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800871a:	693b      	ldr	r3, [r7, #16]
 800871c:	685a      	ldr	r2, [r3, #4]
 800871e:	693b      	ldr	r3, [r7, #16]
 8008720:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008722:	429a      	cmp	r2, r3
 8008724:	d316      	bcc.n	8008754 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008726:	693b      	ldr	r3, [r7, #16]
 8008728:	685a      	ldr	r2, [r3, #4]
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008730:	429a      	cmp	r2, r3
 8008732:	d20f      	bcs.n	8008754 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008734:	2200      	movs	r2, #0
 8008736:	2100      	movs	r1, #0
 8008738:	68f8      	ldr	r0, [r7, #12]
 800873a:	f000 ff1d 	bl	8009578 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	2200      	movs	r2, #0
 8008742:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008746:	2300      	movs	r3, #0
 8008748:	2200      	movs	r2, #0
 800874a:	2100      	movs	r1, #0
 800874c:	68f8      	ldr	r0, [r7, #12]
 800874e:	f001 fbcf 	bl	8009ef0 <USBD_LL_PrepareReceive>
 8008752:	e018      	b.n	8008786 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800875a:	b2db      	uxtb	r3, r3
 800875c:	2b03      	cmp	r3, #3
 800875e:	d10b      	bne.n	8008778 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008766:	68db      	ldr	r3, [r3, #12]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d005      	beq.n	8008778 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008772:	68db      	ldr	r3, [r3, #12]
 8008774:	68f8      	ldr	r0, [r7, #12]
 8008776:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008778:	2180      	movs	r1, #128	@ 0x80
 800877a:	68f8      	ldr	r0, [r7, #12]
 800877c:	f001 fb0e 	bl	8009d9c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008780:	68f8      	ldr	r0, [r7, #12]
 8008782:	f000 ff4b 	bl	800961c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800878c:	2b01      	cmp	r3, #1
 800878e:	d122      	bne.n	80087d6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8008790:	68f8      	ldr	r0, [r7, #12]
 8008792:	f7ff fe98 	bl	80084c6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	2200      	movs	r2, #0
 800879a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800879e:	e01a      	b.n	80087d6 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80087a6:	b2db      	uxtb	r3, r3
 80087a8:	2b03      	cmp	r3, #3
 80087aa:	d114      	bne.n	80087d6 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087b2:	695b      	ldr	r3, [r3, #20]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d00e      	beq.n	80087d6 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087be:	695b      	ldr	r3, [r3, #20]
 80087c0:	7afa      	ldrb	r2, [r7, #11]
 80087c2:	4611      	mov	r1, r2
 80087c4:	68f8      	ldr	r0, [r7, #12]
 80087c6:	4798      	blx	r3
 80087c8:	4603      	mov	r3, r0
 80087ca:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80087cc:	7dfb      	ldrb	r3, [r7, #23]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d001      	beq.n	80087d6 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80087d2:	7dfb      	ldrb	r3, [r7, #23]
 80087d4:	e000      	b.n	80087d8 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 80087d6:	2300      	movs	r3, #0
}
 80087d8:	4618      	mov	r0, r3
 80087da:	3718      	adds	r7, #24
 80087dc:	46bd      	mov	sp, r7
 80087de:	bd80      	pop	{r7, pc}

080087e0 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b082      	sub	sp, #8
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2201      	movs	r2, #1
 80087ec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2200      	movs	r2, #0
 80087f4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2200      	movs	r2, #0
 80087fc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2200      	movs	r2, #0
 8008802:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800880c:	2b00      	cmp	r3, #0
 800880e:	d101      	bne.n	8008814 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8008810:	2303      	movs	r3, #3
 8008812:	e02f      	b.n	8008874 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800881a:	2b00      	cmp	r3, #0
 800881c:	d00f      	beq.n	800883e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008824:	685b      	ldr	r3, [r3, #4]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d009      	beq.n	800883e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008830:	685b      	ldr	r3, [r3, #4]
 8008832:	687a      	ldr	r2, [r7, #4]
 8008834:	6852      	ldr	r2, [r2, #4]
 8008836:	b2d2      	uxtb	r2, r2
 8008838:	4611      	mov	r1, r2
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800883e:	2340      	movs	r3, #64	@ 0x40
 8008840:	2200      	movs	r2, #0
 8008842:	2100      	movs	r1, #0
 8008844:	6878      	ldr	r0, [r7, #4]
 8008846:	f001 fa64 	bl	8009d12 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	2201      	movs	r2, #1
 800884e:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2240      	movs	r2, #64	@ 0x40
 8008856:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800885a:	2340      	movs	r3, #64	@ 0x40
 800885c:	2200      	movs	r2, #0
 800885e:	2180      	movs	r1, #128	@ 0x80
 8008860:	6878      	ldr	r0, [r7, #4]
 8008862:	f001 fa56 	bl	8009d12 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2201      	movs	r2, #1
 800886a:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2240      	movs	r2, #64	@ 0x40
 8008870:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8008872:	2300      	movs	r3, #0
}
 8008874:	4618      	mov	r0, r3
 8008876:	3708      	adds	r7, #8
 8008878:	46bd      	mov	sp, r7
 800887a:	bd80      	pop	{r7, pc}

0800887c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800887c:	b480      	push	{r7}
 800887e:	b083      	sub	sp, #12
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
 8008884:	460b      	mov	r3, r1
 8008886:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	78fa      	ldrb	r2, [r7, #3]
 800888c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800888e:	2300      	movs	r3, #0
}
 8008890:	4618      	mov	r0, r3
 8008892:	370c      	adds	r7, #12
 8008894:	46bd      	mov	sp, r7
 8008896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889a:	4770      	bx	lr

0800889c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800889c:	b480      	push	{r7}
 800889e:	b083      	sub	sp, #12
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088aa:	b2da      	uxtb	r2, r3
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2204      	movs	r2, #4
 80088b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80088ba:	2300      	movs	r3, #0
}
 80088bc:	4618      	mov	r0, r3
 80088be:	370c      	adds	r7, #12
 80088c0:	46bd      	mov	sp, r7
 80088c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c6:	4770      	bx	lr

080088c8 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80088c8:	b480      	push	{r7}
 80088ca:	b083      	sub	sp, #12
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088d6:	b2db      	uxtb	r3, r3
 80088d8:	2b04      	cmp	r3, #4
 80088da:	d106      	bne.n	80088ea <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80088e2:	b2da      	uxtb	r2, r3
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80088ea:	2300      	movs	r3, #0
}
 80088ec:	4618      	mov	r0, r3
 80088ee:	370c      	adds	r7, #12
 80088f0:	46bd      	mov	sp, r7
 80088f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f6:	4770      	bx	lr

080088f8 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b082      	sub	sp, #8
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008906:	2b00      	cmp	r3, #0
 8008908:	d101      	bne.n	800890e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800890a:	2303      	movs	r3, #3
 800890c:	e012      	b.n	8008934 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008914:	b2db      	uxtb	r3, r3
 8008916:	2b03      	cmp	r3, #3
 8008918:	d10b      	bne.n	8008932 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008920:	69db      	ldr	r3, [r3, #28]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d005      	beq.n	8008932 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800892c:	69db      	ldr	r3, [r3, #28]
 800892e:	6878      	ldr	r0, [r7, #4]
 8008930:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008932:	2300      	movs	r3, #0
}
 8008934:	4618      	mov	r0, r3
 8008936:	3708      	adds	r7, #8
 8008938:	46bd      	mov	sp, r7
 800893a:	bd80      	pop	{r7, pc}

0800893c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800893c:	b480      	push	{r7}
 800893e:	b087      	sub	sp, #28
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	781b      	ldrb	r3, [r3, #0]
 800894c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800894e:	697b      	ldr	r3, [r7, #20]
 8008950:	3301      	adds	r3, #1
 8008952:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008954:	697b      	ldr	r3, [r7, #20]
 8008956:	781b      	ldrb	r3, [r3, #0]
 8008958:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800895a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800895e:	021b      	lsls	r3, r3, #8
 8008960:	b21a      	sxth	r2, r3
 8008962:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008966:	4313      	orrs	r3, r2
 8008968:	b21b      	sxth	r3, r3
 800896a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800896c:	89fb      	ldrh	r3, [r7, #14]
}
 800896e:	4618      	mov	r0, r3
 8008970:	371c      	adds	r7, #28
 8008972:	46bd      	mov	sp, r7
 8008974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008978:	4770      	bx	lr
	...

0800897c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b084      	sub	sp, #16
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
 8008984:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008986:	2300      	movs	r3, #0
 8008988:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	781b      	ldrb	r3, [r3, #0]
 800898e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008992:	2b40      	cmp	r3, #64	@ 0x40
 8008994:	d005      	beq.n	80089a2 <USBD_StdDevReq+0x26>
 8008996:	2b40      	cmp	r3, #64	@ 0x40
 8008998:	d853      	bhi.n	8008a42 <USBD_StdDevReq+0xc6>
 800899a:	2b00      	cmp	r3, #0
 800899c:	d00b      	beq.n	80089b6 <USBD_StdDevReq+0x3a>
 800899e:	2b20      	cmp	r3, #32
 80089a0:	d14f      	bne.n	8008a42 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80089a8:	689b      	ldr	r3, [r3, #8]
 80089aa:	6839      	ldr	r1, [r7, #0]
 80089ac:	6878      	ldr	r0, [r7, #4]
 80089ae:	4798      	blx	r3
 80089b0:	4603      	mov	r3, r0
 80089b2:	73fb      	strb	r3, [r7, #15]
      break;
 80089b4:	e04a      	b.n	8008a4c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	785b      	ldrb	r3, [r3, #1]
 80089ba:	2b09      	cmp	r3, #9
 80089bc:	d83b      	bhi.n	8008a36 <USBD_StdDevReq+0xba>
 80089be:	a201      	add	r2, pc, #4	@ (adr r2, 80089c4 <USBD_StdDevReq+0x48>)
 80089c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089c4:	08008a19 	.word	0x08008a19
 80089c8:	08008a2d 	.word	0x08008a2d
 80089cc:	08008a37 	.word	0x08008a37
 80089d0:	08008a23 	.word	0x08008a23
 80089d4:	08008a37 	.word	0x08008a37
 80089d8:	080089f7 	.word	0x080089f7
 80089dc:	080089ed 	.word	0x080089ed
 80089e0:	08008a37 	.word	0x08008a37
 80089e4:	08008a0f 	.word	0x08008a0f
 80089e8:	08008a01 	.word	0x08008a01
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80089ec:	6839      	ldr	r1, [r7, #0]
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f000 f9de 	bl	8008db0 <USBD_GetDescriptor>
          break;
 80089f4:	e024      	b.n	8008a40 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80089f6:	6839      	ldr	r1, [r7, #0]
 80089f8:	6878      	ldr	r0, [r7, #4]
 80089fa:	f000 fb6d 	bl	80090d8 <USBD_SetAddress>
          break;
 80089fe:	e01f      	b.n	8008a40 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008a00:	6839      	ldr	r1, [r7, #0]
 8008a02:	6878      	ldr	r0, [r7, #4]
 8008a04:	f000 fbac 	bl	8009160 <USBD_SetConfig>
 8008a08:	4603      	mov	r3, r0
 8008a0a:	73fb      	strb	r3, [r7, #15]
          break;
 8008a0c:	e018      	b.n	8008a40 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008a0e:	6839      	ldr	r1, [r7, #0]
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f000 fc4b 	bl	80092ac <USBD_GetConfig>
          break;
 8008a16:	e013      	b.n	8008a40 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008a18:	6839      	ldr	r1, [r7, #0]
 8008a1a:	6878      	ldr	r0, [r7, #4]
 8008a1c:	f000 fc7c 	bl	8009318 <USBD_GetStatus>
          break;
 8008a20:	e00e      	b.n	8008a40 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008a22:	6839      	ldr	r1, [r7, #0]
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f000 fcab 	bl	8009380 <USBD_SetFeature>
          break;
 8008a2a:	e009      	b.n	8008a40 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008a2c:	6839      	ldr	r1, [r7, #0]
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	f000 fcba 	bl	80093a8 <USBD_ClrFeature>
          break;
 8008a34:	e004      	b.n	8008a40 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8008a36:	6839      	ldr	r1, [r7, #0]
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f000 fd11 	bl	8009460 <USBD_CtlError>
          break;
 8008a3e:	bf00      	nop
      }
      break;
 8008a40:	e004      	b.n	8008a4c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8008a42:	6839      	ldr	r1, [r7, #0]
 8008a44:	6878      	ldr	r0, [r7, #4]
 8008a46:	f000 fd0b 	bl	8009460 <USBD_CtlError>
      break;
 8008a4a:	bf00      	nop
  }

  return ret;
 8008a4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3710      	adds	r7, #16
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}
 8008a56:	bf00      	nop

08008a58 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b084      	sub	sp, #16
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
 8008a60:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a62:	2300      	movs	r3, #0
 8008a64:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	781b      	ldrb	r3, [r3, #0]
 8008a6a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008a6e:	2b40      	cmp	r3, #64	@ 0x40
 8008a70:	d005      	beq.n	8008a7e <USBD_StdItfReq+0x26>
 8008a72:	2b40      	cmp	r3, #64	@ 0x40
 8008a74:	d82f      	bhi.n	8008ad6 <USBD_StdItfReq+0x7e>
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d001      	beq.n	8008a7e <USBD_StdItfReq+0x26>
 8008a7a:	2b20      	cmp	r3, #32
 8008a7c:	d12b      	bne.n	8008ad6 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a84:	b2db      	uxtb	r3, r3
 8008a86:	3b01      	subs	r3, #1
 8008a88:	2b02      	cmp	r3, #2
 8008a8a:	d81d      	bhi.n	8008ac8 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	889b      	ldrh	r3, [r3, #4]
 8008a90:	b2db      	uxtb	r3, r3
 8008a92:	2b01      	cmp	r3, #1
 8008a94:	d813      	bhi.n	8008abe <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a9c:	689b      	ldr	r3, [r3, #8]
 8008a9e:	6839      	ldr	r1, [r7, #0]
 8008aa0:	6878      	ldr	r0, [r7, #4]
 8008aa2:	4798      	blx	r3
 8008aa4:	4603      	mov	r3, r0
 8008aa6:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	88db      	ldrh	r3, [r3, #6]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d110      	bne.n	8008ad2 <USBD_StdItfReq+0x7a>
 8008ab0:	7bfb      	ldrb	r3, [r7, #15]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d10d      	bne.n	8008ad2 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f000 fd9d 	bl	80095f6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008abc:	e009      	b.n	8008ad2 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8008abe:	6839      	ldr	r1, [r7, #0]
 8008ac0:	6878      	ldr	r0, [r7, #4]
 8008ac2:	f000 fccd 	bl	8009460 <USBD_CtlError>
          break;
 8008ac6:	e004      	b.n	8008ad2 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8008ac8:	6839      	ldr	r1, [r7, #0]
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f000 fcc8 	bl	8009460 <USBD_CtlError>
          break;
 8008ad0:	e000      	b.n	8008ad4 <USBD_StdItfReq+0x7c>
          break;
 8008ad2:	bf00      	nop
      }
      break;
 8008ad4:	e004      	b.n	8008ae0 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8008ad6:	6839      	ldr	r1, [r7, #0]
 8008ad8:	6878      	ldr	r0, [r7, #4]
 8008ada:	f000 fcc1 	bl	8009460 <USBD_CtlError>
      break;
 8008ade:	bf00      	nop
  }

  return ret;
 8008ae0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	3710      	adds	r7, #16
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}

08008aea <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008aea:	b580      	push	{r7, lr}
 8008aec:	b084      	sub	sp, #16
 8008aee:	af00      	add	r7, sp, #0
 8008af0:	6078      	str	r0, [r7, #4]
 8008af2:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008af4:	2300      	movs	r3, #0
 8008af6:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	889b      	ldrh	r3, [r3, #4]
 8008afc:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	781b      	ldrb	r3, [r3, #0]
 8008b02:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008b06:	2b40      	cmp	r3, #64	@ 0x40
 8008b08:	d007      	beq.n	8008b1a <USBD_StdEPReq+0x30>
 8008b0a:	2b40      	cmp	r3, #64	@ 0x40
 8008b0c:	f200 8145 	bhi.w	8008d9a <USBD_StdEPReq+0x2b0>
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d00c      	beq.n	8008b2e <USBD_StdEPReq+0x44>
 8008b14:	2b20      	cmp	r3, #32
 8008b16:	f040 8140 	bne.w	8008d9a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b20:	689b      	ldr	r3, [r3, #8]
 8008b22:	6839      	ldr	r1, [r7, #0]
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	4798      	blx	r3
 8008b28:	4603      	mov	r3, r0
 8008b2a:	73fb      	strb	r3, [r7, #15]
      break;
 8008b2c:	e13a      	b.n	8008da4 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	785b      	ldrb	r3, [r3, #1]
 8008b32:	2b03      	cmp	r3, #3
 8008b34:	d007      	beq.n	8008b46 <USBD_StdEPReq+0x5c>
 8008b36:	2b03      	cmp	r3, #3
 8008b38:	f300 8129 	bgt.w	8008d8e <USBD_StdEPReq+0x2a4>
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d07f      	beq.n	8008c40 <USBD_StdEPReq+0x156>
 8008b40:	2b01      	cmp	r3, #1
 8008b42:	d03c      	beq.n	8008bbe <USBD_StdEPReq+0xd4>
 8008b44:	e123      	b.n	8008d8e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b4c:	b2db      	uxtb	r3, r3
 8008b4e:	2b02      	cmp	r3, #2
 8008b50:	d002      	beq.n	8008b58 <USBD_StdEPReq+0x6e>
 8008b52:	2b03      	cmp	r3, #3
 8008b54:	d016      	beq.n	8008b84 <USBD_StdEPReq+0x9a>
 8008b56:	e02c      	b.n	8008bb2 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008b58:	7bbb      	ldrb	r3, [r7, #14]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d00d      	beq.n	8008b7a <USBD_StdEPReq+0x90>
 8008b5e:	7bbb      	ldrb	r3, [r7, #14]
 8008b60:	2b80      	cmp	r3, #128	@ 0x80
 8008b62:	d00a      	beq.n	8008b7a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008b64:	7bbb      	ldrb	r3, [r7, #14]
 8008b66:	4619      	mov	r1, r3
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f001 f917 	bl	8009d9c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008b6e:	2180      	movs	r1, #128	@ 0x80
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f001 f913 	bl	8009d9c <USBD_LL_StallEP>
 8008b76:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008b78:	e020      	b.n	8008bbc <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8008b7a:	6839      	ldr	r1, [r7, #0]
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f000 fc6f 	bl	8009460 <USBD_CtlError>
              break;
 8008b82:	e01b      	b.n	8008bbc <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	885b      	ldrh	r3, [r3, #2]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d10e      	bne.n	8008baa <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008b8c:	7bbb      	ldrb	r3, [r7, #14]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d00b      	beq.n	8008baa <USBD_StdEPReq+0xc0>
 8008b92:	7bbb      	ldrb	r3, [r7, #14]
 8008b94:	2b80      	cmp	r3, #128	@ 0x80
 8008b96:	d008      	beq.n	8008baa <USBD_StdEPReq+0xc0>
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	88db      	ldrh	r3, [r3, #6]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d104      	bne.n	8008baa <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008ba0:	7bbb      	ldrb	r3, [r7, #14]
 8008ba2:	4619      	mov	r1, r3
 8008ba4:	6878      	ldr	r0, [r7, #4]
 8008ba6:	f001 f8f9 	bl	8009d9c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008baa:	6878      	ldr	r0, [r7, #4]
 8008bac:	f000 fd23 	bl	80095f6 <USBD_CtlSendStatus>

              break;
 8008bb0:	e004      	b.n	8008bbc <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8008bb2:	6839      	ldr	r1, [r7, #0]
 8008bb4:	6878      	ldr	r0, [r7, #4]
 8008bb6:	f000 fc53 	bl	8009460 <USBD_CtlError>
              break;
 8008bba:	bf00      	nop
          }
          break;
 8008bbc:	e0ec      	b.n	8008d98 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008bc4:	b2db      	uxtb	r3, r3
 8008bc6:	2b02      	cmp	r3, #2
 8008bc8:	d002      	beq.n	8008bd0 <USBD_StdEPReq+0xe6>
 8008bca:	2b03      	cmp	r3, #3
 8008bcc:	d016      	beq.n	8008bfc <USBD_StdEPReq+0x112>
 8008bce:	e030      	b.n	8008c32 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008bd0:	7bbb      	ldrb	r3, [r7, #14]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d00d      	beq.n	8008bf2 <USBD_StdEPReq+0x108>
 8008bd6:	7bbb      	ldrb	r3, [r7, #14]
 8008bd8:	2b80      	cmp	r3, #128	@ 0x80
 8008bda:	d00a      	beq.n	8008bf2 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008bdc:	7bbb      	ldrb	r3, [r7, #14]
 8008bde:	4619      	mov	r1, r3
 8008be0:	6878      	ldr	r0, [r7, #4]
 8008be2:	f001 f8db 	bl	8009d9c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008be6:	2180      	movs	r1, #128	@ 0x80
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f001 f8d7 	bl	8009d9c <USBD_LL_StallEP>
 8008bee:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008bf0:	e025      	b.n	8008c3e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8008bf2:	6839      	ldr	r1, [r7, #0]
 8008bf4:	6878      	ldr	r0, [r7, #4]
 8008bf6:	f000 fc33 	bl	8009460 <USBD_CtlError>
              break;
 8008bfa:	e020      	b.n	8008c3e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	885b      	ldrh	r3, [r3, #2]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d11b      	bne.n	8008c3c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008c04:	7bbb      	ldrb	r3, [r7, #14]
 8008c06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d004      	beq.n	8008c18 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008c0e:	7bbb      	ldrb	r3, [r7, #14]
 8008c10:	4619      	mov	r1, r3
 8008c12:	6878      	ldr	r0, [r7, #4]
 8008c14:	f001 f8e1 	bl	8009dda <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008c18:	6878      	ldr	r0, [r7, #4]
 8008c1a:	f000 fcec 	bl	80095f6 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c24:	689b      	ldr	r3, [r3, #8]
 8008c26:	6839      	ldr	r1, [r7, #0]
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	4798      	blx	r3
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8008c30:	e004      	b.n	8008c3c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8008c32:	6839      	ldr	r1, [r7, #0]
 8008c34:	6878      	ldr	r0, [r7, #4]
 8008c36:	f000 fc13 	bl	8009460 <USBD_CtlError>
              break;
 8008c3a:	e000      	b.n	8008c3e <USBD_StdEPReq+0x154>
              break;
 8008c3c:	bf00      	nop
          }
          break;
 8008c3e:	e0ab      	b.n	8008d98 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c46:	b2db      	uxtb	r3, r3
 8008c48:	2b02      	cmp	r3, #2
 8008c4a:	d002      	beq.n	8008c52 <USBD_StdEPReq+0x168>
 8008c4c:	2b03      	cmp	r3, #3
 8008c4e:	d032      	beq.n	8008cb6 <USBD_StdEPReq+0x1cc>
 8008c50:	e097      	b.n	8008d82 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c52:	7bbb      	ldrb	r3, [r7, #14]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d007      	beq.n	8008c68 <USBD_StdEPReq+0x17e>
 8008c58:	7bbb      	ldrb	r3, [r7, #14]
 8008c5a:	2b80      	cmp	r3, #128	@ 0x80
 8008c5c:	d004      	beq.n	8008c68 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8008c5e:	6839      	ldr	r1, [r7, #0]
 8008c60:	6878      	ldr	r0, [r7, #4]
 8008c62:	f000 fbfd 	bl	8009460 <USBD_CtlError>
                break;
 8008c66:	e091      	b.n	8008d8c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c68:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	da0b      	bge.n	8008c88 <USBD_StdEPReq+0x19e>
 8008c70:	7bbb      	ldrb	r3, [r7, #14]
 8008c72:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008c76:	4613      	mov	r3, r2
 8008c78:	009b      	lsls	r3, r3, #2
 8008c7a:	4413      	add	r3, r2
 8008c7c:	009b      	lsls	r3, r3, #2
 8008c7e:	3310      	adds	r3, #16
 8008c80:	687a      	ldr	r2, [r7, #4]
 8008c82:	4413      	add	r3, r2
 8008c84:	3304      	adds	r3, #4
 8008c86:	e00b      	b.n	8008ca0 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008c88:	7bbb      	ldrb	r3, [r7, #14]
 8008c8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c8e:	4613      	mov	r3, r2
 8008c90:	009b      	lsls	r3, r3, #2
 8008c92:	4413      	add	r3, r2
 8008c94:	009b      	lsls	r3, r3, #2
 8008c96:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008c9a:	687a      	ldr	r2, [r7, #4]
 8008c9c:	4413      	add	r3, r2
 8008c9e:	3304      	adds	r3, #4
 8008ca0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008ca2:	68bb      	ldr	r3, [r7, #8]
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	2202      	movs	r2, #2
 8008cac:	4619      	mov	r1, r3
 8008cae:	6878      	ldr	r0, [r7, #4]
 8008cb0:	f000 fc47 	bl	8009542 <USBD_CtlSendData>
              break;
 8008cb4:	e06a      	b.n	8008d8c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008cb6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	da11      	bge.n	8008ce2 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008cbe:	7bbb      	ldrb	r3, [r7, #14]
 8008cc0:	f003 020f 	and.w	r2, r3, #15
 8008cc4:	6879      	ldr	r1, [r7, #4]
 8008cc6:	4613      	mov	r3, r2
 8008cc8:	009b      	lsls	r3, r3, #2
 8008cca:	4413      	add	r3, r2
 8008ccc:	009b      	lsls	r3, r3, #2
 8008cce:	440b      	add	r3, r1
 8008cd0:	3324      	adds	r3, #36	@ 0x24
 8008cd2:	881b      	ldrh	r3, [r3, #0]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d117      	bne.n	8008d08 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8008cd8:	6839      	ldr	r1, [r7, #0]
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f000 fbc0 	bl	8009460 <USBD_CtlError>
                  break;
 8008ce0:	e054      	b.n	8008d8c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008ce2:	7bbb      	ldrb	r3, [r7, #14]
 8008ce4:	f003 020f 	and.w	r2, r3, #15
 8008ce8:	6879      	ldr	r1, [r7, #4]
 8008cea:	4613      	mov	r3, r2
 8008cec:	009b      	lsls	r3, r3, #2
 8008cee:	4413      	add	r3, r2
 8008cf0:	009b      	lsls	r3, r3, #2
 8008cf2:	440b      	add	r3, r1
 8008cf4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008cf8:	881b      	ldrh	r3, [r3, #0]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d104      	bne.n	8008d08 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8008cfe:	6839      	ldr	r1, [r7, #0]
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f000 fbad 	bl	8009460 <USBD_CtlError>
                  break;
 8008d06:	e041      	b.n	8008d8c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d08:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	da0b      	bge.n	8008d28 <USBD_StdEPReq+0x23e>
 8008d10:	7bbb      	ldrb	r3, [r7, #14]
 8008d12:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008d16:	4613      	mov	r3, r2
 8008d18:	009b      	lsls	r3, r3, #2
 8008d1a:	4413      	add	r3, r2
 8008d1c:	009b      	lsls	r3, r3, #2
 8008d1e:	3310      	adds	r3, #16
 8008d20:	687a      	ldr	r2, [r7, #4]
 8008d22:	4413      	add	r3, r2
 8008d24:	3304      	adds	r3, #4
 8008d26:	e00b      	b.n	8008d40 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008d28:	7bbb      	ldrb	r3, [r7, #14]
 8008d2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d2e:	4613      	mov	r3, r2
 8008d30:	009b      	lsls	r3, r3, #2
 8008d32:	4413      	add	r3, r2
 8008d34:	009b      	lsls	r3, r3, #2
 8008d36:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008d3a:	687a      	ldr	r2, [r7, #4]
 8008d3c:	4413      	add	r3, r2
 8008d3e:	3304      	adds	r3, #4
 8008d40:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008d42:	7bbb      	ldrb	r3, [r7, #14]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d002      	beq.n	8008d4e <USBD_StdEPReq+0x264>
 8008d48:	7bbb      	ldrb	r3, [r7, #14]
 8008d4a:	2b80      	cmp	r3, #128	@ 0x80
 8008d4c:	d103      	bne.n	8008d56 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8008d4e:	68bb      	ldr	r3, [r7, #8]
 8008d50:	2200      	movs	r2, #0
 8008d52:	601a      	str	r2, [r3, #0]
 8008d54:	e00e      	b.n	8008d74 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008d56:	7bbb      	ldrb	r3, [r7, #14]
 8008d58:	4619      	mov	r1, r3
 8008d5a:	6878      	ldr	r0, [r7, #4]
 8008d5c:	f001 f85c 	bl	8009e18 <USBD_LL_IsStallEP>
 8008d60:	4603      	mov	r3, r0
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d003      	beq.n	8008d6e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8008d66:	68bb      	ldr	r3, [r7, #8]
 8008d68:	2201      	movs	r2, #1
 8008d6a:	601a      	str	r2, [r3, #0]
 8008d6c:	e002      	b.n	8008d74 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8008d6e:	68bb      	ldr	r3, [r7, #8]
 8008d70:	2200      	movs	r2, #0
 8008d72:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008d74:	68bb      	ldr	r3, [r7, #8]
 8008d76:	2202      	movs	r2, #2
 8008d78:	4619      	mov	r1, r3
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	f000 fbe1 	bl	8009542 <USBD_CtlSendData>
              break;
 8008d80:	e004      	b.n	8008d8c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8008d82:	6839      	ldr	r1, [r7, #0]
 8008d84:	6878      	ldr	r0, [r7, #4]
 8008d86:	f000 fb6b 	bl	8009460 <USBD_CtlError>
              break;
 8008d8a:	bf00      	nop
          }
          break;
 8008d8c:	e004      	b.n	8008d98 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8008d8e:	6839      	ldr	r1, [r7, #0]
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f000 fb65 	bl	8009460 <USBD_CtlError>
          break;
 8008d96:	bf00      	nop
      }
      break;
 8008d98:	e004      	b.n	8008da4 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8008d9a:	6839      	ldr	r1, [r7, #0]
 8008d9c:	6878      	ldr	r0, [r7, #4]
 8008d9e:	f000 fb5f 	bl	8009460 <USBD_CtlError>
      break;
 8008da2:	bf00      	nop
  }

  return ret;
 8008da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008da6:	4618      	mov	r0, r3
 8008da8:	3710      	adds	r7, #16
 8008daa:	46bd      	mov	sp, r7
 8008dac:	bd80      	pop	{r7, pc}
	...

08008db0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b084      	sub	sp, #16
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
 8008db8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008dba:	2300      	movs	r3, #0
 8008dbc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	885b      	ldrh	r3, [r3, #2]
 8008dca:	0a1b      	lsrs	r3, r3, #8
 8008dcc:	b29b      	uxth	r3, r3
 8008dce:	3b01      	subs	r3, #1
 8008dd0:	2b0e      	cmp	r3, #14
 8008dd2:	f200 8152 	bhi.w	800907a <USBD_GetDescriptor+0x2ca>
 8008dd6:	a201      	add	r2, pc, #4	@ (adr r2, 8008ddc <USBD_GetDescriptor+0x2c>)
 8008dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ddc:	08008e4d 	.word	0x08008e4d
 8008de0:	08008e65 	.word	0x08008e65
 8008de4:	08008ea5 	.word	0x08008ea5
 8008de8:	0800907b 	.word	0x0800907b
 8008dec:	0800907b 	.word	0x0800907b
 8008df0:	0800901b 	.word	0x0800901b
 8008df4:	08009047 	.word	0x08009047
 8008df8:	0800907b 	.word	0x0800907b
 8008dfc:	0800907b 	.word	0x0800907b
 8008e00:	0800907b 	.word	0x0800907b
 8008e04:	0800907b 	.word	0x0800907b
 8008e08:	0800907b 	.word	0x0800907b
 8008e0c:	0800907b 	.word	0x0800907b
 8008e10:	0800907b 	.word	0x0800907b
 8008e14:	08008e19 	.word	0x08008e19
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e1e:	69db      	ldr	r3, [r3, #28]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d00b      	beq.n	8008e3c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e2a:	69db      	ldr	r3, [r3, #28]
 8008e2c:	687a      	ldr	r2, [r7, #4]
 8008e2e:	7c12      	ldrb	r2, [r2, #16]
 8008e30:	f107 0108 	add.w	r1, r7, #8
 8008e34:	4610      	mov	r0, r2
 8008e36:	4798      	blx	r3
 8008e38:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008e3a:	e126      	b.n	800908a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008e3c:	6839      	ldr	r1, [r7, #0]
 8008e3e:	6878      	ldr	r0, [r7, #4]
 8008e40:	f000 fb0e 	bl	8009460 <USBD_CtlError>
        err++;
 8008e44:	7afb      	ldrb	r3, [r7, #11]
 8008e46:	3301      	adds	r3, #1
 8008e48:	72fb      	strb	r3, [r7, #11]
      break;
 8008e4a:	e11e      	b.n	800908a <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	687a      	ldr	r2, [r7, #4]
 8008e56:	7c12      	ldrb	r2, [r2, #16]
 8008e58:	f107 0108 	add.w	r1, r7, #8
 8008e5c:	4610      	mov	r0, r2
 8008e5e:	4798      	blx	r3
 8008e60:	60f8      	str	r0, [r7, #12]
      break;
 8008e62:	e112      	b.n	800908a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	7c1b      	ldrb	r3, [r3, #16]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d10d      	bne.n	8008e88 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e74:	f107 0208 	add.w	r2, r7, #8
 8008e78:	4610      	mov	r0, r2
 8008e7a:	4798      	blx	r3
 8008e7c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	3301      	adds	r3, #1
 8008e82:	2202      	movs	r2, #2
 8008e84:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008e86:	e100      	b.n	800908a <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e90:	f107 0208 	add.w	r2, r7, #8
 8008e94:	4610      	mov	r0, r2
 8008e96:	4798      	blx	r3
 8008e98:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	3301      	adds	r3, #1
 8008e9e:	2202      	movs	r2, #2
 8008ea0:	701a      	strb	r2, [r3, #0]
      break;
 8008ea2:	e0f2      	b.n	800908a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	885b      	ldrh	r3, [r3, #2]
 8008ea8:	b2db      	uxtb	r3, r3
 8008eaa:	2b05      	cmp	r3, #5
 8008eac:	f200 80ac 	bhi.w	8009008 <USBD_GetDescriptor+0x258>
 8008eb0:	a201      	add	r2, pc, #4	@ (adr r2, 8008eb8 <USBD_GetDescriptor+0x108>)
 8008eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eb6:	bf00      	nop
 8008eb8:	08008ed1 	.word	0x08008ed1
 8008ebc:	08008f05 	.word	0x08008f05
 8008ec0:	08008f39 	.word	0x08008f39
 8008ec4:	08008f6d 	.word	0x08008f6d
 8008ec8:	08008fa1 	.word	0x08008fa1
 8008ecc:	08008fd5 	.word	0x08008fd5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ed6:	685b      	ldr	r3, [r3, #4]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d00b      	beq.n	8008ef4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ee2:	685b      	ldr	r3, [r3, #4]
 8008ee4:	687a      	ldr	r2, [r7, #4]
 8008ee6:	7c12      	ldrb	r2, [r2, #16]
 8008ee8:	f107 0108 	add.w	r1, r7, #8
 8008eec:	4610      	mov	r0, r2
 8008eee:	4798      	blx	r3
 8008ef0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ef2:	e091      	b.n	8009018 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008ef4:	6839      	ldr	r1, [r7, #0]
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	f000 fab2 	bl	8009460 <USBD_CtlError>
            err++;
 8008efc:	7afb      	ldrb	r3, [r7, #11]
 8008efe:	3301      	adds	r3, #1
 8008f00:	72fb      	strb	r3, [r7, #11]
          break;
 8008f02:	e089      	b.n	8009018 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f0a:	689b      	ldr	r3, [r3, #8]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d00b      	beq.n	8008f28 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f16:	689b      	ldr	r3, [r3, #8]
 8008f18:	687a      	ldr	r2, [r7, #4]
 8008f1a:	7c12      	ldrb	r2, [r2, #16]
 8008f1c:	f107 0108 	add.w	r1, r7, #8
 8008f20:	4610      	mov	r0, r2
 8008f22:	4798      	blx	r3
 8008f24:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f26:	e077      	b.n	8009018 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008f28:	6839      	ldr	r1, [r7, #0]
 8008f2a:	6878      	ldr	r0, [r7, #4]
 8008f2c:	f000 fa98 	bl	8009460 <USBD_CtlError>
            err++;
 8008f30:	7afb      	ldrb	r3, [r7, #11]
 8008f32:	3301      	adds	r3, #1
 8008f34:	72fb      	strb	r3, [r7, #11]
          break;
 8008f36:	e06f      	b.n	8009018 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f3e:	68db      	ldr	r3, [r3, #12]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d00b      	beq.n	8008f5c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f4a:	68db      	ldr	r3, [r3, #12]
 8008f4c:	687a      	ldr	r2, [r7, #4]
 8008f4e:	7c12      	ldrb	r2, [r2, #16]
 8008f50:	f107 0108 	add.w	r1, r7, #8
 8008f54:	4610      	mov	r0, r2
 8008f56:	4798      	blx	r3
 8008f58:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f5a:	e05d      	b.n	8009018 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008f5c:	6839      	ldr	r1, [r7, #0]
 8008f5e:	6878      	ldr	r0, [r7, #4]
 8008f60:	f000 fa7e 	bl	8009460 <USBD_CtlError>
            err++;
 8008f64:	7afb      	ldrb	r3, [r7, #11]
 8008f66:	3301      	adds	r3, #1
 8008f68:	72fb      	strb	r3, [r7, #11]
          break;
 8008f6a:	e055      	b.n	8009018 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f72:	691b      	ldr	r3, [r3, #16]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d00b      	beq.n	8008f90 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f7e:	691b      	ldr	r3, [r3, #16]
 8008f80:	687a      	ldr	r2, [r7, #4]
 8008f82:	7c12      	ldrb	r2, [r2, #16]
 8008f84:	f107 0108 	add.w	r1, r7, #8
 8008f88:	4610      	mov	r0, r2
 8008f8a:	4798      	blx	r3
 8008f8c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f8e:	e043      	b.n	8009018 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008f90:	6839      	ldr	r1, [r7, #0]
 8008f92:	6878      	ldr	r0, [r7, #4]
 8008f94:	f000 fa64 	bl	8009460 <USBD_CtlError>
            err++;
 8008f98:	7afb      	ldrb	r3, [r7, #11]
 8008f9a:	3301      	adds	r3, #1
 8008f9c:	72fb      	strb	r3, [r7, #11]
          break;
 8008f9e:	e03b      	b.n	8009018 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fa6:	695b      	ldr	r3, [r3, #20]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d00b      	beq.n	8008fc4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fb2:	695b      	ldr	r3, [r3, #20]
 8008fb4:	687a      	ldr	r2, [r7, #4]
 8008fb6:	7c12      	ldrb	r2, [r2, #16]
 8008fb8:	f107 0108 	add.w	r1, r7, #8
 8008fbc:	4610      	mov	r0, r2
 8008fbe:	4798      	blx	r3
 8008fc0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008fc2:	e029      	b.n	8009018 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008fc4:	6839      	ldr	r1, [r7, #0]
 8008fc6:	6878      	ldr	r0, [r7, #4]
 8008fc8:	f000 fa4a 	bl	8009460 <USBD_CtlError>
            err++;
 8008fcc:	7afb      	ldrb	r3, [r7, #11]
 8008fce:	3301      	adds	r3, #1
 8008fd0:	72fb      	strb	r3, [r7, #11]
          break;
 8008fd2:	e021      	b.n	8009018 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fda:	699b      	ldr	r3, [r3, #24]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d00b      	beq.n	8008ff8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fe6:	699b      	ldr	r3, [r3, #24]
 8008fe8:	687a      	ldr	r2, [r7, #4]
 8008fea:	7c12      	ldrb	r2, [r2, #16]
 8008fec:	f107 0108 	add.w	r1, r7, #8
 8008ff0:	4610      	mov	r0, r2
 8008ff2:	4798      	blx	r3
 8008ff4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ff6:	e00f      	b.n	8009018 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008ff8:	6839      	ldr	r1, [r7, #0]
 8008ffa:	6878      	ldr	r0, [r7, #4]
 8008ffc:	f000 fa30 	bl	8009460 <USBD_CtlError>
            err++;
 8009000:	7afb      	ldrb	r3, [r7, #11]
 8009002:	3301      	adds	r3, #1
 8009004:	72fb      	strb	r3, [r7, #11]
          break;
 8009006:	e007      	b.n	8009018 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009008:	6839      	ldr	r1, [r7, #0]
 800900a:	6878      	ldr	r0, [r7, #4]
 800900c:	f000 fa28 	bl	8009460 <USBD_CtlError>
          err++;
 8009010:	7afb      	ldrb	r3, [r7, #11]
 8009012:	3301      	adds	r3, #1
 8009014:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8009016:	bf00      	nop
      }
      break;
 8009018:	e037      	b.n	800908a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	7c1b      	ldrb	r3, [r3, #16]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d109      	bne.n	8009036 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009028:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800902a:	f107 0208 	add.w	r2, r7, #8
 800902e:	4610      	mov	r0, r2
 8009030:	4798      	blx	r3
 8009032:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009034:	e029      	b.n	800908a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009036:	6839      	ldr	r1, [r7, #0]
 8009038:	6878      	ldr	r0, [r7, #4]
 800903a:	f000 fa11 	bl	8009460 <USBD_CtlError>
        err++;
 800903e:	7afb      	ldrb	r3, [r7, #11]
 8009040:	3301      	adds	r3, #1
 8009042:	72fb      	strb	r3, [r7, #11]
      break;
 8009044:	e021      	b.n	800908a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	7c1b      	ldrb	r3, [r3, #16]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d10d      	bne.n	800906a <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009056:	f107 0208 	add.w	r2, r7, #8
 800905a:	4610      	mov	r0, r2
 800905c:	4798      	blx	r3
 800905e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	3301      	adds	r3, #1
 8009064:	2207      	movs	r2, #7
 8009066:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009068:	e00f      	b.n	800908a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800906a:	6839      	ldr	r1, [r7, #0]
 800906c:	6878      	ldr	r0, [r7, #4]
 800906e:	f000 f9f7 	bl	8009460 <USBD_CtlError>
        err++;
 8009072:	7afb      	ldrb	r3, [r7, #11]
 8009074:	3301      	adds	r3, #1
 8009076:	72fb      	strb	r3, [r7, #11]
      break;
 8009078:	e007      	b.n	800908a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800907a:	6839      	ldr	r1, [r7, #0]
 800907c:	6878      	ldr	r0, [r7, #4]
 800907e:	f000 f9ef 	bl	8009460 <USBD_CtlError>
      err++;
 8009082:	7afb      	ldrb	r3, [r7, #11]
 8009084:	3301      	adds	r3, #1
 8009086:	72fb      	strb	r3, [r7, #11]
      break;
 8009088:	bf00      	nop
  }

  if (err != 0U)
 800908a:	7afb      	ldrb	r3, [r7, #11]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d11e      	bne.n	80090ce <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	88db      	ldrh	r3, [r3, #6]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d016      	beq.n	80090c6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8009098:	893b      	ldrh	r3, [r7, #8]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d00e      	beq.n	80090bc <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	88da      	ldrh	r2, [r3, #6]
 80090a2:	893b      	ldrh	r3, [r7, #8]
 80090a4:	4293      	cmp	r3, r2
 80090a6:	bf28      	it	cs
 80090a8:	4613      	movcs	r3, r2
 80090aa:	b29b      	uxth	r3, r3
 80090ac:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80090ae:	893b      	ldrh	r3, [r7, #8]
 80090b0:	461a      	mov	r2, r3
 80090b2:	68f9      	ldr	r1, [r7, #12]
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	f000 fa44 	bl	8009542 <USBD_CtlSendData>
 80090ba:	e009      	b.n	80090d0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80090bc:	6839      	ldr	r1, [r7, #0]
 80090be:	6878      	ldr	r0, [r7, #4]
 80090c0:	f000 f9ce 	bl	8009460 <USBD_CtlError>
 80090c4:	e004      	b.n	80090d0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80090c6:	6878      	ldr	r0, [r7, #4]
 80090c8:	f000 fa95 	bl	80095f6 <USBD_CtlSendStatus>
 80090cc:	e000      	b.n	80090d0 <USBD_GetDescriptor+0x320>
    return;
 80090ce:	bf00      	nop
  }
}
 80090d0:	3710      	adds	r7, #16
 80090d2:	46bd      	mov	sp, r7
 80090d4:	bd80      	pop	{r7, pc}
 80090d6:	bf00      	nop

080090d8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b084      	sub	sp, #16
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
 80090e0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	889b      	ldrh	r3, [r3, #4]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d131      	bne.n	800914e <USBD_SetAddress+0x76>
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	88db      	ldrh	r3, [r3, #6]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d12d      	bne.n	800914e <USBD_SetAddress+0x76>
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	885b      	ldrh	r3, [r3, #2]
 80090f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80090f8:	d829      	bhi.n	800914e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	885b      	ldrh	r3, [r3, #2]
 80090fe:	b2db      	uxtb	r3, r3
 8009100:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009104:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800910c:	b2db      	uxtb	r3, r3
 800910e:	2b03      	cmp	r3, #3
 8009110:	d104      	bne.n	800911c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009112:	6839      	ldr	r1, [r7, #0]
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f000 f9a3 	bl	8009460 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800911a:	e01d      	b.n	8009158 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	7bfa      	ldrb	r2, [r7, #15]
 8009120:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009124:	7bfb      	ldrb	r3, [r7, #15]
 8009126:	4619      	mov	r1, r3
 8009128:	6878      	ldr	r0, [r7, #4]
 800912a:	f000 fea1 	bl	8009e70 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	f000 fa61 	bl	80095f6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009134:	7bfb      	ldrb	r3, [r7, #15]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d004      	beq.n	8009144 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	2202      	movs	r2, #2
 800913e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009142:	e009      	b.n	8009158 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2201      	movs	r2, #1
 8009148:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800914c:	e004      	b.n	8009158 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800914e:	6839      	ldr	r1, [r7, #0]
 8009150:	6878      	ldr	r0, [r7, #4]
 8009152:	f000 f985 	bl	8009460 <USBD_CtlError>
  }
}
 8009156:	bf00      	nop
 8009158:	bf00      	nop
 800915a:	3710      	adds	r7, #16
 800915c:	46bd      	mov	sp, r7
 800915e:	bd80      	pop	{r7, pc}

08009160 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b084      	sub	sp, #16
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
 8009168:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800916a:	2300      	movs	r3, #0
 800916c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800916e:	683b      	ldr	r3, [r7, #0]
 8009170:	885b      	ldrh	r3, [r3, #2]
 8009172:	b2da      	uxtb	r2, r3
 8009174:	4b4c      	ldr	r3, [pc, #304]	@ (80092a8 <USBD_SetConfig+0x148>)
 8009176:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009178:	4b4b      	ldr	r3, [pc, #300]	@ (80092a8 <USBD_SetConfig+0x148>)
 800917a:	781b      	ldrb	r3, [r3, #0]
 800917c:	2b01      	cmp	r3, #1
 800917e:	d905      	bls.n	800918c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009180:	6839      	ldr	r1, [r7, #0]
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	f000 f96c 	bl	8009460 <USBD_CtlError>
    return USBD_FAIL;
 8009188:	2303      	movs	r3, #3
 800918a:	e088      	b.n	800929e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009192:	b2db      	uxtb	r3, r3
 8009194:	2b02      	cmp	r3, #2
 8009196:	d002      	beq.n	800919e <USBD_SetConfig+0x3e>
 8009198:	2b03      	cmp	r3, #3
 800919a:	d025      	beq.n	80091e8 <USBD_SetConfig+0x88>
 800919c:	e071      	b.n	8009282 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800919e:	4b42      	ldr	r3, [pc, #264]	@ (80092a8 <USBD_SetConfig+0x148>)
 80091a0:	781b      	ldrb	r3, [r3, #0]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d01c      	beq.n	80091e0 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80091a6:	4b40      	ldr	r3, [pc, #256]	@ (80092a8 <USBD_SetConfig+0x148>)
 80091a8:	781b      	ldrb	r3, [r3, #0]
 80091aa:	461a      	mov	r2, r3
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80091b0:	4b3d      	ldr	r3, [pc, #244]	@ (80092a8 <USBD_SetConfig+0x148>)
 80091b2:	781b      	ldrb	r3, [r3, #0]
 80091b4:	4619      	mov	r1, r3
 80091b6:	6878      	ldr	r0, [r7, #4]
 80091b8:	f7ff f990 	bl	80084dc <USBD_SetClassConfig>
 80091bc:	4603      	mov	r3, r0
 80091be:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80091c0:	7bfb      	ldrb	r3, [r7, #15]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d004      	beq.n	80091d0 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 80091c6:	6839      	ldr	r1, [r7, #0]
 80091c8:	6878      	ldr	r0, [r7, #4]
 80091ca:	f000 f949 	bl	8009460 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80091ce:	e065      	b.n	800929c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f000 fa10 	bl	80095f6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	2203      	movs	r2, #3
 80091da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80091de:	e05d      	b.n	800929c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80091e0:	6878      	ldr	r0, [r7, #4]
 80091e2:	f000 fa08 	bl	80095f6 <USBD_CtlSendStatus>
      break;
 80091e6:	e059      	b.n	800929c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80091e8:	4b2f      	ldr	r3, [pc, #188]	@ (80092a8 <USBD_SetConfig+0x148>)
 80091ea:	781b      	ldrb	r3, [r3, #0]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d112      	bne.n	8009216 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	2202      	movs	r2, #2
 80091f4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80091f8:	4b2b      	ldr	r3, [pc, #172]	@ (80092a8 <USBD_SetConfig+0x148>)
 80091fa:	781b      	ldrb	r3, [r3, #0]
 80091fc:	461a      	mov	r2, r3
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009202:	4b29      	ldr	r3, [pc, #164]	@ (80092a8 <USBD_SetConfig+0x148>)
 8009204:	781b      	ldrb	r3, [r3, #0]
 8009206:	4619      	mov	r1, r3
 8009208:	6878      	ldr	r0, [r7, #4]
 800920a:	f7ff f983 	bl	8008514 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800920e:	6878      	ldr	r0, [r7, #4]
 8009210:	f000 f9f1 	bl	80095f6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009214:	e042      	b.n	800929c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8009216:	4b24      	ldr	r3, [pc, #144]	@ (80092a8 <USBD_SetConfig+0x148>)
 8009218:	781b      	ldrb	r3, [r3, #0]
 800921a:	461a      	mov	r2, r3
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	685b      	ldr	r3, [r3, #4]
 8009220:	429a      	cmp	r2, r3
 8009222:	d02a      	beq.n	800927a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	685b      	ldr	r3, [r3, #4]
 8009228:	b2db      	uxtb	r3, r3
 800922a:	4619      	mov	r1, r3
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	f7ff f971 	bl	8008514 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009232:	4b1d      	ldr	r3, [pc, #116]	@ (80092a8 <USBD_SetConfig+0x148>)
 8009234:	781b      	ldrb	r3, [r3, #0]
 8009236:	461a      	mov	r2, r3
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800923c:	4b1a      	ldr	r3, [pc, #104]	@ (80092a8 <USBD_SetConfig+0x148>)
 800923e:	781b      	ldrb	r3, [r3, #0]
 8009240:	4619      	mov	r1, r3
 8009242:	6878      	ldr	r0, [r7, #4]
 8009244:	f7ff f94a 	bl	80084dc <USBD_SetClassConfig>
 8009248:	4603      	mov	r3, r0
 800924a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800924c:	7bfb      	ldrb	r3, [r7, #15]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d00f      	beq.n	8009272 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8009252:	6839      	ldr	r1, [r7, #0]
 8009254:	6878      	ldr	r0, [r7, #4]
 8009256:	f000 f903 	bl	8009460 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	685b      	ldr	r3, [r3, #4]
 800925e:	b2db      	uxtb	r3, r3
 8009260:	4619      	mov	r1, r3
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f7ff f956 	bl	8008514 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2202      	movs	r2, #2
 800926c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009270:	e014      	b.n	800929c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8009272:	6878      	ldr	r0, [r7, #4]
 8009274:	f000 f9bf 	bl	80095f6 <USBD_CtlSendStatus>
      break;
 8009278:	e010      	b.n	800929c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800927a:	6878      	ldr	r0, [r7, #4]
 800927c:	f000 f9bb 	bl	80095f6 <USBD_CtlSendStatus>
      break;
 8009280:	e00c      	b.n	800929c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8009282:	6839      	ldr	r1, [r7, #0]
 8009284:	6878      	ldr	r0, [r7, #4]
 8009286:	f000 f8eb 	bl	8009460 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800928a:	4b07      	ldr	r3, [pc, #28]	@ (80092a8 <USBD_SetConfig+0x148>)
 800928c:	781b      	ldrb	r3, [r3, #0]
 800928e:	4619      	mov	r1, r3
 8009290:	6878      	ldr	r0, [r7, #4]
 8009292:	f7ff f93f 	bl	8008514 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009296:	2303      	movs	r3, #3
 8009298:	73fb      	strb	r3, [r7, #15]
      break;
 800929a:	bf00      	nop
  }

  return ret;
 800929c:	7bfb      	ldrb	r3, [r7, #15]
}
 800929e:	4618      	mov	r0, r3
 80092a0:	3710      	adds	r7, #16
 80092a2:	46bd      	mov	sp, r7
 80092a4:	bd80      	pop	{r7, pc}
 80092a6:	bf00      	nop
 80092a8:	200004dc 	.word	0x200004dc

080092ac <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b082      	sub	sp, #8
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
 80092b4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	88db      	ldrh	r3, [r3, #6]
 80092ba:	2b01      	cmp	r3, #1
 80092bc:	d004      	beq.n	80092c8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80092be:	6839      	ldr	r1, [r7, #0]
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f000 f8cd 	bl	8009460 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80092c6:	e023      	b.n	8009310 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092ce:	b2db      	uxtb	r3, r3
 80092d0:	2b02      	cmp	r3, #2
 80092d2:	dc02      	bgt.n	80092da <USBD_GetConfig+0x2e>
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	dc03      	bgt.n	80092e0 <USBD_GetConfig+0x34>
 80092d8:	e015      	b.n	8009306 <USBD_GetConfig+0x5a>
 80092da:	2b03      	cmp	r3, #3
 80092dc:	d00b      	beq.n	80092f6 <USBD_GetConfig+0x4a>
 80092de:	e012      	b.n	8009306 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2200      	movs	r2, #0
 80092e4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	3308      	adds	r3, #8
 80092ea:	2201      	movs	r2, #1
 80092ec:	4619      	mov	r1, r3
 80092ee:	6878      	ldr	r0, [r7, #4]
 80092f0:	f000 f927 	bl	8009542 <USBD_CtlSendData>
        break;
 80092f4:	e00c      	b.n	8009310 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	3304      	adds	r3, #4
 80092fa:	2201      	movs	r2, #1
 80092fc:	4619      	mov	r1, r3
 80092fe:	6878      	ldr	r0, [r7, #4]
 8009300:	f000 f91f 	bl	8009542 <USBD_CtlSendData>
        break;
 8009304:	e004      	b.n	8009310 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009306:	6839      	ldr	r1, [r7, #0]
 8009308:	6878      	ldr	r0, [r7, #4]
 800930a:	f000 f8a9 	bl	8009460 <USBD_CtlError>
        break;
 800930e:	bf00      	nop
}
 8009310:	bf00      	nop
 8009312:	3708      	adds	r7, #8
 8009314:	46bd      	mov	sp, r7
 8009316:	bd80      	pop	{r7, pc}

08009318 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b082      	sub	sp, #8
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
 8009320:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009328:	b2db      	uxtb	r3, r3
 800932a:	3b01      	subs	r3, #1
 800932c:	2b02      	cmp	r3, #2
 800932e:	d81e      	bhi.n	800936e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	88db      	ldrh	r3, [r3, #6]
 8009334:	2b02      	cmp	r3, #2
 8009336:	d004      	beq.n	8009342 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009338:	6839      	ldr	r1, [r7, #0]
 800933a:	6878      	ldr	r0, [r7, #4]
 800933c:	f000 f890 	bl	8009460 <USBD_CtlError>
        break;
 8009340:	e01a      	b.n	8009378 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	2201      	movs	r2, #1
 8009346:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800934e:	2b00      	cmp	r3, #0
 8009350:	d005      	beq.n	800935e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	68db      	ldr	r3, [r3, #12]
 8009356:	f043 0202 	orr.w	r2, r3, #2
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	330c      	adds	r3, #12
 8009362:	2202      	movs	r2, #2
 8009364:	4619      	mov	r1, r3
 8009366:	6878      	ldr	r0, [r7, #4]
 8009368:	f000 f8eb 	bl	8009542 <USBD_CtlSendData>
      break;
 800936c:	e004      	b.n	8009378 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800936e:	6839      	ldr	r1, [r7, #0]
 8009370:	6878      	ldr	r0, [r7, #4]
 8009372:	f000 f875 	bl	8009460 <USBD_CtlError>
      break;
 8009376:	bf00      	nop
  }
}
 8009378:	bf00      	nop
 800937a:	3708      	adds	r7, #8
 800937c:	46bd      	mov	sp, r7
 800937e:	bd80      	pop	{r7, pc}

08009380 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b082      	sub	sp, #8
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
 8009388:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	885b      	ldrh	r3, [r3, #2]
 800938e:	2b01      	cmp	r3, #1
 8009390:	d106      	bne.n	80093a0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2201      	movs	r2, #1
 8009396:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800939a:	6878      	ldr	r0, [r7, #4]
 800939c:	f000 f92b 	bl	80095f6 <USBD_CtlSendStatus>
  }
}
 80093a0:	bf00      	nop
 80093a2:	3708      	adds	r7, #8
 80093a4:	46bd      	mov	sp, r7
 80093a6:	bd80      	pop	{r7, pc}

080093a8 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b082      	sub	sp, #8
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
 80093b0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80093b8:	b2db      	uxtb	r3, r3
 80093ba:	3b01      	subs	r3, #1
 80093bc:	2b02      	cmp	r3, #2
 80093be:	d80b      	bhi.n	80093d8 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	885b      	ldrh	r3, [r3, #2]
 80093c4:	2b01      	cmp	r3, #1
 80093c6:	d10c      	bne.n	80093e2 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	2200      	movs	r2, #0
 80093cc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f000 f910 	bl	80095f6 <USBD_CtlSendStatus>
      }
      break;
 80093d6:	e004      	b.n	80093e2 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80093d8:	6839      	ldr	r1, [r7, #0]
 80093da:	6878      	ldr	r0, [r7, #4]
 80093dc:	f000 f840 	bl	8009460 <USBD_CtlError>
      break;
 80093e0:	e000      	b.n	80093e4 <USBD_ClrFeature+0x3c>
      break;
 80093e2:	bf00      	nop
  }
}
 80093e4:	bf00      	nop
 80093e6:	3708      	adds	r7, #8
 80093e8:	46bd      	mov	sp, r7
 80093ea:	bd80      	pop	{r7, pc}

080093ec <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b084      	sub	sp, #16
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
 80093f4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	781a      	ldrb	r2, [r3, #0]
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	3301      	adds	r3, #1
 8009406:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	781a      	ldrb	r2, [r3, #0]
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	3301      	adds	r3, #1
 8009414:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009416:	68f8      	ldr	r0, [r7, #12]
 8009418:	f7ff fa90 	bl	800893c <SWAPBYTE>
 800941c:	4603      	mov	r3, r0
 800941e:	461a      	mov	r2, r3
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	3301      	adds	r3, #1
 8009428:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	3301      	adds	r3, #1
 800942e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009430:	68f8      	ldr	r0, [r7, #12]
 8009432:	f7ff fa83 	bl	800893c <SWAPBYTE>
 8009436:	4603      	mov	r3, r0
 8009438:	461a      	mov	r2, r3
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	3301      	adds	r3, #1
 8009442:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	3301      	adds	r3, #1
 8009448:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800944a:	68f8      	ldr	r0, [r7, #12]
 800944c:	f7ff fa76 	bl	800893c <SWAPBYTE>
 8009450:	4603      	mov	r3, r0
 8009452:	461a      	mov	r2, r3
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	80da      	strh	r2, [r3, #6]
}
 8009458:	bf00      	nop
 800945a:	3710      	adds	r7, #16
 800945c:	46bd      	mov	sp, r7
 800945e:	bd80      	pop	{r7, pc}

08009460 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b082      	sub	sp, #8
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
 8009468:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800946a:	2180      	movs	r1, #128	@ 0x80
 800946c:	6878      	ldr	r0, [r7, #4]
 800946e:	f000 fc95 	bl	8009d9c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009472:	2100      	movs	r1, #0
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f000 fc91 	bl	8009d9c <USBD_LL_StallEP>
}
 800947a:	bf00      	nop
 800947c:	3708      	adds	r7, #8
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}

08009482 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009482:	b580      	push	{r7, lr}
 8009484:	b086      	sub	sp, #24
 8009486:	af00      	add	r7, sp, #0
 8009488:	60f8      	str	r0, [r7, #12]
 800948a:	60b9      	str	r1, [r7, #8]
 800948c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800948e:	2300      	movs	r3, #0
 8009490:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d036      	beq.n	8009506 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800949c:	6938      	ldr	r0, [r7, #16]
 800949e:	f000 f836 	bl	800950e <USBD_GetLen>
 80094a2:	4603      	mov	r3, r0
 80094a4:	3301      	adds	r3, #1
 80094a6:	b29b      	uxth	r3, r3
 80094a8:	005b      	lsls	r3, r3, #1
 80094aa:	b29a      	uxth	r2, r3
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80094b0:	7dfb      	ldrb	r3, [r7, #23]
 80094b2:	68ba      	ldr	r2, [r7, #8]
 80094b4:	4413      	add	r3, r2
 80094b6:	687a      	ldr	r2, [r7, #4]
 80094b8:	7812      	ldrb	r2, [r2, #0]
 80094ba:	701a      	strb	r2, [r3, #0]
  idx++;
 80094bc:	7dfb      	ldrb	r3, [r7, #23]
 80094be:	3301      	adds	r3, #1
 80094c0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80094c2:	7dfb      	ldrb	r3, [r7, #23]
 80094c4:	68ba      	ldr	r2, [r7, #8]
 80094c6:	4413      	add	r3, r2
 80094c8:	2203      	movs	r2, #3
 80094ca:	701a      	strb	r2, [r3, #0]
  idx++;
 80094cc:	7dfb      	ldrb	r3, [r7, #23]
 80094ce:	3301      	adds	r3, #1
 80094d0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80094d2:	e013      	b.n	80094fc <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80094d4:	7dfb      	ldrb	r3, [r7, #23]
 80094d6:	68ba      	ldr	r2, [r7, #8]
 80094d8:	4413      	add	r3, r2
 80094da:	693a      	ldr	r2, [r7, #16]
 80094dc:	7812      	ldrb	r2, [r2, #0]
 80094de:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80094e0:	693b      	ldr	r3, [r7, #16]
 80094e2:	3301      	adds	r3, #1
 80094e4:	613b      	str	r3, [r7, #16]
    idx++;
 80094e6:	7dfb      	ldrb	r3, [r7, #23]
 80094e8:	3301      	adds	r3, #1
 80094ea:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80094ec:	7dfb      	ldrb	r3, [r7, #23]
 80094ee:	68ba      	ldr	r2, [r7, #8]
 80094f0:	4413      	add	r3, r2
 80094f2:	2200      	movs	r2, #0
 80094f4:	701a      	strb	r2, [r3, #0]
    idx++;
 80094f6:	7dfb      	ldrb	r3, [r7, #23]
 80094f8:	3301      	adds	r3, #1
 80094fa:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80094fc:	693b      	ldr	r3, [r7, #16]
 80094fe:	781b      	ldrb	r3, [r3, #0]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d1e7      	bne.n	80094d4 <USBD_GetString+0x52>
 8009504:	e000      	b.n	8009508 <USBD_GetString+0x86>
    return;
 8009506:	bf00      	nop
  }
}
 8009508:	3718      	adds	r7, #24
 800950a:	46bd      	mov	sp, r7
 800950c:	bd80      	pop	{r7, pc}

0800950e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800950e:	b480      	push	{r7}
 8009510:	b085      	sub	sp, #20
 8009512:	af00      	add	r7, sp, #0
 8009514:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009516:	2300      	movs	r3, #0
 8009518:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800951e:	e005      	b.n	800952c <USBD_GetLen+0x1e>
  {
    len++;
 8009520:	7bfb      	ldrb	r3, [r7, #15]
 8009522:	3301      	adds	r3, #1
 8009524:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009526:	68bb      	ldr	r3, [r7, #8]
 8009528:	3301      	adds	r3, #1
 800952a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800952c:	68bb      	ldr	r3, [r7, #8]
 800952e:	781b      	ldrb	r3, [r3, #0]
 8009530:	2b00      	cmp	r3, #0
 8009532:	d1f5      	bne.n	8009520 <USBD_GetLen+0x12>
  }

  return len;
 8009534:	7bfb      	ldrb	r3, [r7, #15]
}
 8009536:	4618      	mov	r0, r3
 8009538:	3714      	adds	r7, #20
 800953a:	46bd      	mov	sp, r7
 800953c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009540:	4770      	bx	lr

08009542 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009542:	b580      	push	{r7, lr}
 8009544:	b084      	sub	sp, #16
 8009546:	af00      	add	r7, sp, #0
 8009548:	60f8      	str	r0, [r7, #12]
 800954a:	60b9      	str	r1, [r7, #8]
 800954c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	2202      	movs	r2, #2
 8009552:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	687a      	ldr	r2, [r7, #4]
 800955a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	687a      	ldr	r2, [r7, #4]
 8009560:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	68ba      	ldr	r2, [r7, #8]
 8009566:	2100      	movs	r1, #0
 8009568:	68f8      	ldr	r0, [r7, #12]
 800956a:	f000 fca0 	bl	8009eae <USBD_LL_Transmit>

  return USBD_OK;
 800956e:	2300      	movs	r3, #0
}
 8009570:	4618      	mov	r0, r3
 8009572:	3710      	adds	r7, #16
 8009574:	46bd      	mov	sp, r7
 8009576:	bd80      	pop	{r7, pc}

08009578 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b084      	sub	sp, #16
 800957c:	af00      	add	r7, sp, #0
 800957e:	60f8      	str	r0, [r7, #12]
 8009580:	60b9      	str	r1, [r7, #8]
 8009582:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	68ba      	ldr	r2, [r7, #8]
 8009588:	2100      	movs	r1, #0
 800958a:	68f8      	ldr	r0, [r7, #12]
 800958c:	f000 fc8f 	bl	8009eae <USBD_LL_Transmit>

  return USBD_OK;
 8009590:	2300      	movs	r3, #0
}
 8009592:	4618      	mov	r0, r3
 8009594:	3710      	adds	r7, #16
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}

0800959a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800959a:	b580      	push	{r7, lr}
 800959c:	b084      	sub	sp, #16
 800959e:	af00      	add	r7, sp, #0
 80095a0:	60f8      	str	r0, [r7, #12]
 80095a2:	60b9      	str	r1, [r7, #8]
 80095a4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	2203      	movs	r2, #3
 80095aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	687a      	ldr	r2, [r7, #4]
 80095b2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	687a      	ldr	r2, [r7, #4]
 80095ba:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	68ba      	ldr	r2, [r7, #8]
 80095c2:	2100      	movs	r1, #0
 80095c4:	68f8      	ldr	r0, [r7, #12]
 80095c6:	f000 fc93 	bl	8009ef0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80095ca:	2300      	movs	r3, #0
}
 80095cc:	4618      	mov	r0, r3
 80095ce:	3710      	adds	r7, #16
 80095d0:	46bd      	mov	sp, r7
 80095d2:	bd80      	pop	{r7, pc}

080095d4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b084      	sub	sp, #16
 80095d8:	af00      	add	r7, sp, #0
 80095da:	60f8      	str	r0, [r7, #12]
 80095dc:	60b9      	str	r1, [r7, #8]
 80095de:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	68ba      	ldr	r2, [r7, #8]
 80095e4:	2100      	movs	r1, #0
 80095e6:	68f8      	ldr	r0, [r7, #12]
 80095e8:	f000 fc82 	bl	8009ef0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80095ec:	2300      	movs	r3, #0
}
 80095ee:	4618      	mov	r0, r3
 80095f0:	3710      	adds	r7, #16
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}

080095f6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80095f6:	b580      	push	{r7, lr}
 80095f8:	b082      	sub	sp, #8
 80095fa:	af00      	add	r7, sp, #0
 80095fc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	2204      	movs	r2, #4
 8009602:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009606:	2300      	movs	r3, #0
 8009608:	2200      	movs	r2, #0
 800960a:	2100      	movs	r1, #0
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	f000 fc4e 	bl	8009eae <USBD_LL_Transmit>

  return USBD_OK;
 8009612:	2300      	movs	r3, #0
}
 8009614:	4618      	mov	r0, r3
 8009616:	3708      	adds	r7, #8
 8009618:	46bd      	mov	sp, r7
 800961a:	bd80      	pop	{r7, pc}

0800961c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800961c:	b580      	push	{r7, lr}
 800961e:	b082      	sub	sp, #8
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	2205      	movs	r2, #5
 8009628:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800962c:	2300      	movs	r3, #0
 800962e:	2200      	movs	r2, #0
 8009630:	2100      	movs	r1, #0
 8009632:	6878      	ldr	r0, [r7, #4]
 8009634:	f000 fc5c 	bl	8009ef0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009638:	2300      	movs	r3, #0
}
 800963a:	4618      	mov	r0, r3
 800963c:	3708      	adds	r7, #8
 800963e:	46bd      	mov	sp, r7
 8009640:	bd80      	pop	{r7, pc}
	...

08009644 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8009644:	b580      	push	{r7, lr}
 8009646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8009648:	2200      	movs	r2, #0
 800964a:	4912      	ldr	r1, [pc, #72]	@ (8009694 <MX_USB_Device_Init+0x50>)
 800964c:	4812      	ldr	r0, [pc, #72]	@ (8009698 <MX_USB_Device_Init+0x54>)
 800964e:	f7fe fed7 	bl	8008400 <USBD_Init>
 8009652:	4603      	mov	r3, r0
 8009654:	2b00      	cmp	r3, #0
 8009656:	d001      	beq.n	800965c <MX_USB_Device_Init+0x18>
    Error_Handler();
 8009658:	f7f7 f9a4 	bl	80009a4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800965c:	490f      	ldr	r1, [pc, #60]	@ (800969c <MX_USB_Device_Init+0x58>)
 800965e:	480e      	ldr	r0, [pc, #56]	@ (8009698 <MX_USB_Device_Init+0x54>)
 8009660:	f7fe fefe 	bl	8008460 <USBD_RegisterClass>
 8009664:	4603      	mov	r3, r0
 8009666:	2b00      	cmp	r3, #0
 8009668:	d001      	beq.n	800966e <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800966a:	f7f7 f99b 	bl	80009a4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800966e:	490c      	ldr	r1, [pc, #48]	@ (80096a0 <MX_USB_Device_Init+0x5c>)
 8009670:	4809      	ldr	r0, [pc, #36]	@ (8009698 <MX_USB_Device_Init+0x54>)
 8009672:	f7fe fe1f 	bl	80082b4 <USBD_CDC_RegisterInterface>
 8009676:	4603      	mov	r3, r0
 8009678:	2b00      	cmp	r3, #0
 800967a:	d001      	beq.n	8009680 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800967c:	f7f7 f992 	bl	80009a4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8009680:	4805      	ldr	r0, [pc, #20]	@ (8009698 <MX_USB_Device_Init+0x54>)
 8009682:	f7fe ff14 	bl	80084ae <USBD_Start>
 8009686:	4603      	mov	r3, r0
 8009688:	2b00      	cmp	r3, #0
 800968a:	d001      	beq.n	8009690 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800968c:	f7f7 f98a 	bl	80009a4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8009690:	bf00      	nop
 8009692:	bd80      	pop	{r7, pc}
 8009694:	20000130 	.word	0x20000130
 8009698:	200004e0 	.word	0x200004e0
 800969c:	20000018 	.word	0x20000018
 80096a0:	2000011c 	.word	0x2000011c

080096a4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80096a8:	2200      	movs	r2, #0
 80096aa:	4905      	ldr	r1, [pc, #20]	@ (80096c0 <CDC_Init_FS+0x1c>)
 80096ac:	4805      	ldr	r0, [pc, #20]	@ (80096c4 <CDC_Init_FS+0x20>)
 80096ae:	f7fe fe16 	bl	80082de <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80096b2:	4905      	ldr	r1, [pc, #20]	@ (80096c8 <CDC_Init_FS+0x24>)
 80096b4:	4803      	ldr	r0, [pc, #12]	@ (80096c4 <CDC_Init_FS+0x20>)
 80096b6:	f7fe fe30 	bl	800831a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80096ba:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80096bc:	4618      	mov	r0, r3
 80096be:	bd80      	pop	{r7, pc}
 80096c0:	20000fb0 	.word	0x20000fb0
 80096c4:	200004e0 	.word	0x200004e0
 80096c8:	200007b0 	.word	0x200007b0

080096cc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80096cc:	b480      	push	{r7}
 80096ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80096d0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80096d2:	4618      	mov	r0, r3
 80096d4:	46bd      	mov	sp, r7
 80096d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096da:	4770      	bx	lr

080096dc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80096dc:	b480      	push	{r7}
 80096de:	b083      	sub	sp, #12
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	4603      	mov	r3, r0
 80096e4:	6039      	str	r1, [r7, #0]
 80096e6:	71fb      	strb	r3, [r7, #7]
 80096e8:	4613      	mov	r3, r2
 80096ea:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80096ec:	79fb      	ldrb	r3, [r7, #7]
 80096ee:	2b23      	cmp	r3, #35	@ 0x23
 80096f0:	d84a      	bhi.n	8009788 <CDC_Control_FS+0xac>
 80096f2:	a201      	add	r2, pc, #4	@ (adr r2, 80096f8 <CDC_Control_FS+0x1c>)
 80096f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096f8:	08009789 	.word	0x08009789
 80096fc:	08009789 	.word	0x08009789
 8009700:	08009789 	.word	0x08009789
 8009704:	08009789 	.word	0x08009789
 8009708:	08009789 	.word	0x08009789
 800970c:	08009789 	.word	0x08009789
 8009710:	08009789 	.word	0x08009789
 8009714:	08009789 	.word	0x08009789
 8009718:	08009789 	.word	0x08009789
 800971c:	08009789 	.word	0x08009789
 8009720:	08009789 	.word	0x08009789
 8009724:	08009789 	.word	0x08009789
 8009728:	08009789 	.word	0x08009789
 800972c:	08009789 	.word	0x08009789
 8009730:	08009789 	.word	0x08009789
 8009734:	08009789 	.word	0x08009789
 8009738:	08009789 	.word	0x08009789
 800973c:	08009789 	.word	0x08009789
 8009740:	08009789 	.word	0x08009789
 8009744:	08009789 	.word	0x08009789
 8009748:	08009789 	.word	0x08009789
 800974c:	08009789 	.word	0x08009789
 8009750:	08009789 	.word	0x08009789
 8009754:	08009789 	.word	0x08009789
 8009758:	08009789 	.word	0x08009789
 800975c:	08009789 	.word	0x08009789
 8009760:	08009789 	.word	0x08009789
 8009764:	08009789 	.word	0x08009789
 8009768:	08009789 	.word	0x08009789
 800976c:	08009789 	.word	0x08009789
 8009770:	08009789 	.word	0x08009789
 8009774:	08009789 	.word	0x08009789
 8009778:	08009789 	.word	0x08009789
 800977c:	08009789 	.word	0x08009789
 8009780:	08009789 	.word	0x08009789
 8009784:	08009789 	.word	0x08009789
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009788:	bf00      	nop
  }

  return (USBD_OK);
 800978a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800978c:	4618      	mov	r0, r3
 800978e:	370c      	adds	r7, #12
 8009790:	46bd      	mov	sp, r7
 8009792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009796:	4770      	bx	lr

08009798 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b082      	sub	sp, #8
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
 80097a0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80097a2:	6879      	ldr	r1, [r7, #4]
 80097a4:	4805      	ldr	r0, [pc, #20]	@ (80097bc <CDC_Receive_FS+0x24>)
 80097a6:	f7fe fdb8 	bl	800831a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80097aa:	4804      	ldr	r0, [pc, #16]	@ (80097bc <CDC_Receive_FS+0x24>)
 80097ac:	f7fe fdfe 	bl	80083ac <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80097b0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80097b2:	4618      	mov	r0, r3
 80097b4:	3708      	adds	r7, #8
 80097b6:	46bd      	mov	sp, r7
 80097b8:	bd80      	pop	{r7, pc}
 80097ba:	bf00      	nop
 80097bc:	200004e0 	.word	0x200004e0

080097c0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b084      	sub	sp, #16
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	6078      	str	r0, [r7, #4]
 80097c8:	460b      	mov	r3, r1
 80097ca:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80097cc:	2300      	movs	r3, #0
 80097ce:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80097d0:	4b0d      	ldr	r3, [pc, #52]	@ (8009808 <CDC_Transmit_FS+0x48>)
 80097d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80097d6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80097d8:	68bb      	ldr	r3, [r7, #8]
 80097da:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d001      	beq.n	80097e6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80097e2:	2301      	movs	r3, #1
 80097e4:	e00b      	b.n	80097fe <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80097e6:	887b      	ldrh	r3, [r7, #2]
 80097e8:	461a      	mov	r2, r3
 80097ea:	6879      	ldr	r1, [r7, #4]
 80097ec:	4806      	ldr	r0, [pc, #24]	@ (8009808 <CDC_Transmit_FS+0x48>)
 80097ee:	f7fe fd76 	bl	80082de <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80097f2:	4805      	ldr	r0, [pc, #20]	@ (8009808 <CDC_Transmit_FS+0x48>)
 80097f4:	f7fe fdaa 	bl	800834c <USBD_CDC_TransmitPacket>
 80097f8:	4603      	mov	r3, r0
 80097fa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80097fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80097fe:	4618      	mov	r0, r3
 8009800:	3710      	adds	r7, #16
 8009802:	46bd      	mov	sp, r7
 8009804:	bd80      	pop	{r7, pc}
 8009806:	bf00      	nop
 8009808:	200004e0 	.word	0x200004e0

0800980c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800980c:	b480      	push	{r7}
 800980e:	b087      	sub	sp, #28
 8009810:	af00      	add	r7, sp, #0
 8009812:	60f8      	str	r0, [r7, #12]
 8009814:	60b9      	str	r1, [r7, #8]
 8009816:	4613      	mov	r3, r2
 8009818:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800981a:	2300      	movs	r3, #0
 800981c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800981e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009822:	4618      	mov	r0, r3
 8009824:	371c      	adds	r7, #28
 8009826:	46bd      	mov	sp, r7
 8009828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982c:	4770      	bx	lr
	...

08009830 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009830:	b480      	push	{r7}
 8009832:	b083      	sub	sp, #12
 8009834:	af00      	add	r7, sp, #0
 8009836:	4603      	mov	r3, r0
 8009838:	6039      	str	r1, [r7, #0]
 800983a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800983c:	683b      	ldr	r3, [r7, #0]
 800983e:	2212      	movs	r2, #18
 8009840:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8009842:	4b03      	ldr	r3, [pc, #12]	@ (8009850 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8009844:	4618      	mov	r0, r3
 8009846:	370c      	adds	r7, #12
 8009848:	46bd      	mov	sp, r7
 800984a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984e:	4770      	bx	lr
 8009850:	20000150 	.word	0x20000150

08009854 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009854:	b480      	push	{r7}
 8009856:	b083      	sub	sp, #12
 8009858:	af00      	add	r7, sp, #0
 800985a:	4603      	mov	r3, r0
 800985c:	6039      	str	r1, [r7, #0]
 800985e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	2204      	movs	r2, #4
 8009864:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009866:	4b03      	ldr	r3, [pc, #12]	@ (8009874 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8009868:	4618      	mov	r0, r3
 800986a:	370c      	adds	r7, #12
 800986c:	46bd      	mov	sp, r7
 800986e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009872:	4770      	bx	lr
 8009874:	20000164 	.word	0x20000164

08009878 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b082      	sub	sp, #8
 800987c:	af00      	add	r7, sp, #0
 800987e:	4603      	mov	r3, r0
 8009880:	6039      	str	r1, [r7, #0]
 8009882:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009884:	79fb      	ldrb	r3, [r7, #7]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d105      	bne.n	8009896 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800988a:	683a      	ldr	r2, [r7, #0]
 800988c:	4907      	ldr	r1, [pc, #28]	@ (80098ac <USBD_CDC_ProductStrDescriptor+0x34>)
 800988e:	4808      	ldr	r0, [pc, #32]	@ (80098b0 <USBD_CDC_ProductStrDescriptor+0x38>)
 8009890:	f7ff fdf7 	bl	8009482 <USBD_GetString>
 8009894:	e004      	b.n	80098a0 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8009896:	683a      	ldr	r2, [r7, #0]
 8009898:	4904      	ldr	r1, [pc, #16]	@ (80098ac <USBD_CDC_ProductStrDescriptor+0x34>)
 800989a:	4805      	ldr	r0, [pc, #20]	@ (80098b0 <USBD_CDC_ProductStrDescriptor+0x38>)
 800989c:	f7ff fdf1 	bl	8009482 <USBD_GetString>
  }
  return USBD_StrDesc;
 80098a0:	4b02      	ldr	r3, [pc, #8]	@ (80098ac <USBD_CDC_ProductStrDescriptor+0x34>)
}
 80098a2:	4618      	mov	r0, r3
 80098a4:	3708      	adds	r7, #8
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bd80      	pop	{r7, pc}
 80098aa:	bf00      	nop
 80098ac:	200017b0 	.word	0x200017b0
 80098b0:	0800a9f4 	.word	0x0800a9f4

080098b4 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80098b4:	b580      	push	{r7, lr}
 80098b6:	b082      	sub	sp, #8
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	4603      	mov	r3, r0
 80098bc:	6039      	str	r1, [r7, #0]
 80098be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80098c0:	683a      	ldr	r2, [r7, #0]
 80098c2:	4904      	ldr	r1, [pc, #16]	@ (80098d4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 80098c4:	4804      	ldr	r0, [pc, #16]	@ (80098d8 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 80098c6:	f7ff fddc 	bl	8009482 <USBD_GetString>
  return USBD_StrDesc;
 80098ca:	4b02      	ldr	r3, [pc, #8]	@ (80098d4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 80098cc:	4618      	mov	r0, r3
 80098ce:	3708      	adds	r7, #8
 80098d0:	46bd      	mov	sp, r7
 80098d2:	bd80      	pop	{r7, pc}
 80098d4:	200017b0 	.word	0x200017b0
 80098d8:	0800aa0c 	.word	0x0800aa0c

080098dc <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b082      	sub	sp, #8
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	4603      	mov	r3, r0
 80098e4:	6039      	str	r1, [r7, #0]
 80098e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	221a      	movs	r2, #26
 80098ec:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80098ee:	f000 f843 	bl	8009978 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80098f2:	4b02      	ldr	r3, [pc, #8]	@ (80098fc <USBD_CDC_SerialStrDescriptor+0x20>)
}
 80098f4:	4618      	mov	r0, r3
 80098f6:	3708      	adds	r7, #8
 80098f8:	46bd      	mov	sp, r7
 80098fa:	bd80      	pop	{r7, pc}
 80098fc:	20000168 	.word	0x20000168

08009900 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009900:	b580      	push	{r7, lr}
 8009902:	b082      	sub	sp, #8
 8009904:	af00      	add	r7, sp, #0
 8009906:	4603      	mov	r3, r0
 8009908:	6039      	str	r1, [r7, #0]
 800990a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800990c:	79fb      	ldrb	r3, [r7, #7]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d105      	bne.n	800991e <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8009912:	683a      	ldr	r2, [r7, #0]
 8009914:	4907      	ldr	r1, [pc, #28]	@ (8009934 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8009916:	4808      	ldr	r0, [pc, #32]	@ (8009938 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8009918:	f7ff fdb3 	bl	8009482 <USBD_GetString>
 800991c:	e004      	b.n	8009928 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800991e:	683a      	ldr	r2, [r7, #0]
 8009920:	4904      	ldr	r1, [pc, #16]	@ (8009934 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8009922:	4805      	ldr	r0, [pc, #20]	@ (8009938 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8009924:	f7ff fdad 	bl	8009482 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009928:	4b02      	ldr	r3, [pc, #8]	@ (8009934 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800992a:	4618      	mov	r0, r3
 800992c:	3708      	adds	r7, #8
 800992e:	46bd      	mov	sp, r7
 8009930:	bd80      	pop	{r7, pc}
 8009932:	bf00      	nop
 8009934:	200017b0 	.word	0x200017b0
 8009938:	0800aa20 	.word	0x0800aa20

0800993c <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b082      	sub	sp, #8
 8009940:	af00      	add	r7, sp, #0
 8009942:	4603      	mov	r3, r0
 8009944:	6039      	str	r1, [r7, #0]
 8009946:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009948:	79fb      	ldrb	r3, [r7, #7]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d105      	bne.n	800995a <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800994e:	683a      	ldr	r2, [r7, #0]
 8009950:	4907      	ldr	r1, [pc, #28]	@ (8009970 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8009952:	4808      	ldr	r0, [pc, #32]	@ (8009974 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8009954:	f7ff fd95 	bl	8009482 <USBD_GetString>
 8009958:	e004      	b.n	8009964 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800995a:	683a      	ldr	r2, [r7, #0]
 800995c:	4904      	ldr	r1, [pc, #16]	@ (8009970 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800995e:	4805      	ldr	r0, [pc, #20]	@ (8009974 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8009960:	f7ff fd8f 	bl	8009482 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009964:	4b02      	ldr	r3, [pc, #8]	@ (8009970 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8009966:	4618      	mov	r0, r3
 8009968:	3708      	adds	r7, #8
 800996a:	46bd      	mov	sp, r7
 800996c:	bd80      	pop	{r7, pc}
 800996e:	bf00      	nop
 8009970:	200017b0 	.word	0x200017b0
 8009974:	0800aa2c 	.word	0x0800aa2c

08009978 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b084      	sub	sp, #16
 800997c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800997e:	4b0f      	ldr	r3, [pc, #60]	@ (80099bc <Get_SerialNum+0x44>)
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009984:	4b0e      	ldr	r3, [pc, #56]	@ (80099c0 <Get_SerialNum+0x48>)
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800998a:	4b0e      	ldr	r3, [pc, #56]	@ (80099c4 <Get_SerialNum+0x4c>)
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009990:	68fa      	ldr	r2, [r7, #12]
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	4413      	add	r3, r2
 8009996:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d009      	beq.n	80099b2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800999e:	2208      	movs	r2, #8
 80099a0:	4909      	ldr	r1, [pc, #36]	@ (80099c8 <Get_SerialNum+0x50>)
 80099a2:	68f8      	ldr	r0, [r7, #12]
 80099a4:	f000 f814 	bl	80099d0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80099a8:	2204      	movs	r2, #4
 80099aa:	4908      	ldr	r1, [pc, #32]	@ (80099cc <Get_SerialNum+0x54>)
 80099ac:	68b8      	ldr	r0, [r7, #8]
 80099ae:	f000 f80f 	bl	80099d0 <IntToUnicode>
  }
}
 80099b2:	bf00      	nop
 80099b4:	3710      	adds	r7, #16
 80099b6:	46bd      	mov	sp, r7
 80099b8:	bd80      	pop	{r7, pc}
 80099ba:	bf00      	nop
 80099bc:	1fff7590 	.word	0x1fff7590
 80099c0:	1fff7594 	.word	0x1fff7594
 80099c4:	1fff7598 	.word	0x1fff7598
 80099c8:	2000016a 	.word	0x2000016a
 80099cc:	2000017a 	.word	0x2000017a

080099d0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80099d0:	b480      	push	{r7}
 80099d2:	b087      	sub	sp, #28
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	60f8      	str	r0, [r7, #12]
 80099d8:	60b9      	str	r1, [r7, #8]
 80099da:	4613      	mov	r3, r2
 80099dc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80099de:	2300      	movs	r3, #0
 80099e0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80099e2:	2300      	movs	r3, #0
 80099e4:	75fb      	strb	r3, [r7, #23]
 80099e6:	e027      	b.n	8009a38 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	0f1b      	lsrs	r3, r3, #28
 80099ec:	2b09      	cmp	r3, #9
 80099ee:	d80b      	bhi.n	8009a08 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	0f1b      	lsrs	r3, r3, #28
 80099f4:	b2da      	uxtb	r2, r3
 80099f6:	7dfb      	ldrb	r3, [r7, #23]
 80099f8:	005b      	lsls	r3, r3, #1
 80099fa:	4619      	mov	r1, r3
 80099fc:	68bb      	ldr	r3, [r7, #8]
 80099fe:	440b      	add	r3, r1
 8009a00:	3230      	adds	r2, #48	@ 0x30
 8009a02:	b2d2      	uxtb	r2, r2
 8009a04:	701a      	strb	r2, [r3, #0]
 8009a06:	e00a      	b.n	8009a1e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	0f1b      	lsrs	r3, r3, #28
 8009a0c:	b2da      	uxtb	r2, r3
 8009a0e:	7dfb      	ldrb	r3, [r7, #23]
 8009a10:	005b      	lsls	r3, r3, #1
 8009a12:	4619      	mov	r1, r3
 8009a14:	68bb      	ldr	r3, [r7, #8]
 8009a16:	440b      	add	r3, r1
 8009a18:	3237      	adds	r2, #55	@ 0x37
 8009a1a:	b2d2      	uxtb	r2, r2
 8009a1c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	011b      	lsls	r3, r3, #4
 8009a22:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009a24:	7dfb      	ldrb	r3, [r7, #23]
 8009a26:	005b      	lsls	r3, r3, #1
 8009a28:	3301      	adds	r3, #1
 8009a2a:	68ba      	ldr	r2, [r7, #8]
 8009a2c:	4413      	add	r3, r2
 8009a2e:	2200      	movs	r2, #0
 8009a30:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009a32:	7dfb      	ldrb	r3, [r7, #23]
 8009a34:	3301      	adds	r3, #1
 8009a36:	75fb      	strb	r3, [r7, #23]
 8009a38:	7dfa      	ldrb	r2, [r7, #23]
 8009a3a:	79fb      	ldrb	r3, [r7, #7]
 8009a3c:	429a      	cmp	r2, r3
 8009a3e:	d3d3      	bcc.n	80099e8 <IntToUnicode+0x18>
  }
}
 8009a40:	bf00      	nop
 8009a42:	bf00      	nop
 8009a44:	371c      	adds	r7, #28
 8009a46:	46bd      	mov	sp, r7
 8009a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4c:	4770      	bx	lr
	...

08009a50 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b098      	sub	sp, #96	@ 0x60
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8009a58:	f107 030c 	add.w	r3, r7, #12
 8009a5c:	2254      	movs	r2, #84	@ 0x54
 8009a5e:	2100      	movs	r1, #0
 8009a60:	4618      	mov	r0, r3
 8009a62:	f000 fb2f 	bl	800a0c4 <memset>
  if(pcdHandle->Instance==USB)
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	4a15      	ldr	r2, [pc, #84]	@ (8009ac0 <HAL_PCD_MspInit+0x70>)
 8009a6c:	4293      	cmp	r3, r2
 8009a6e:	d123      	bne.n	8009ab8 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8009a70:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009a74:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8009a76:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009a7a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009a7c:	f107 030c 	add.w	r3, r7, #12
 8009a80:	4618      	mov	r0, r3
 8009a82:	f7fa fb73 	bl	800416c <HAL_RCCEx_PeriphCLKConfig>
 8009a86:	4603      	mov	r3, r0
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d001      	beq.n	8009a90 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8009a8c:	f7f6 ff8a 	bl	80009a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8009a90:	4b0c      	ldr	r3, [pc, #48]	@ (8009ac4 <HAL_PCD_MspInit+0x74>)
 8009a92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a94:	4a0b      	ldr	r2, [pc, #44]	@ (8009ac4 <HAL_PCD_MspInit+0x74>)
 8009a96:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009a9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8009a9c:	4b09      	ldr	r3, [pc, #36]	@ (8009ac4 <HAL_PCD_MspInit+0x74>)
 8009a9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009aa0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009aa4:	60bb      	str	r3, [r7, #8]
 8009aa6:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	2100      	movs	r1, #0
 8009aac:	2014      	movs	r0, #20
 8009aae:	f7f7 fb78 	bl	80011a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8009ab2:	2014      	movs	r0, #20
 8009ab4:	f7f7 fb8f 	bl	80011d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8009ab8:	bf00      	nop
 8009aba:	3760      	adds	r7, #96	@ 0x60
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}
 8009ac0:	40005c00 	.word	0x40005c00
 8009ac4:	40021000 	.word	0x40021000

08009ac8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ac8:	b580      	push	{r7, lr}
 8009aca:	b082      	sub	sp, #8
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8009adc:	4619      	mov	r1, r3
 8009ade:	4610      	mov	r0, r2
 8009ae0:	f7fe fd30 	bl	8008544 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8009ae4:	bf00      	nop
 8009ae6:	3708      	adds	r7, #8
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	bd80      	pop	{r7, pc}

08009aec <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	b082      	sub	sp, #8
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	6078      	str	r0, [r7, #4]
 8009af4:	460b      	mov	r3, r1
 8009af6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8009afe:	78fa      	ldrb	r2, [r7, #3]
 8009b00:	6879      	ldr	r1, [r7, #4]
 8009b02:	4613      	mov	r3, r2
 8009b04:	009b      	lsls	r3, r3, #2
 8009b06:	4413      	add	r3, r2
 8009b08:	00db      	lsls	r3, r3, #3
 8009b0a:	440b      	add	r3, r1
 8009b0c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009b10:	681a      	ldr	r2, [r3, #0]
 8009b12:	78fb      	ldrb	r3, [r7, #3]
 8009b14:	4619      	mov	r1, r3
 8009b16:	f7fe fd6a 	bl	80085ee <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8009b1a:	bf00      	nop
 8009b1c:	3708      	adds	r7, #8
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	bd80      	pop	{r7, pc}

08009b22 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b22:	b580      	push	{r7, lr}
 8009b24:	b082      	sub	sp, #8
 8009b26:	af00      	add	r7, sp, #0
 8009b28:	6078      	str	r0, [r7, #4]
 8009b2a:	460b      	mov	r3, r1
 8009b2c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8009b34:	78fa      	ldrb	r2, [r7, #3]
 8009b36:	6879      	ldr	r1, [r7, #4]
 8009b38:	4613      	mov	r3, r2
 8009b3a:	009b      	lsls	r3, r3, #2
 8009b3c:	4413      	add	r3, r2
 8009b3e:	00db      	lsls	r3, r3, #3
 8009b40:	440b      	add	r3, r1
 8009b42:	3324      	adds	r3, #36	@ 0x24
 8009b44:	681a      	ldr	r2, [r3, #0]
 8009b46:	78fb      	ldrb	r3, [r7, #3]
 8009b48:	4619      	mov	r1, r3
 8009b4a:	f7fe fdb3 	bl	80086b4 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8009b4e:	bf00      	nop
 8009b50:	3708      	adds	r7, #8
 8009b52:	46bd      	mov	sp, r7
 8009b54:	bd80      	pop	{r7, pc}

08009b56 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b56:	b580      	push	{r7, lr}
 8009b58:	b082      	sub	sp, #8
 8009b5a:	af00      	add	r7, sp, #0
 8009b5c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009b64:	4618      	mov	r0, r3
 8009b66:	f7fe fec7 	bl	80088f8 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8009b6a:	bf00      	nop
 8009b6c:	3708      	adds	r7, #8
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	bd80      	pop	{r7, pc}

08009b72 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b72:	b580      	push	{r7, lr}
 8009b74:	b084      	sub	sp, #16
 8009b76:	af00      	add	r7, sp, #0
 8009b78:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	795b      	ldrb	r3, [r3, #5]
 8009b82:	2b02      	cmp	r3, #2
 8009b84:	d001      	beq.n	8009b8a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009b86:	f7f6 ff0d 	bl	80009a4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009b90:	7bfa      	ldrb	r2, [r7, #15]
 8009b92:	4611      	mov	r1, r2
 8009b94:	4618      	mov	r0, r3
 8009b96:	f7fe fe71 	bl	800887c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	f7fe fe1d 	bl	80087e0 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8009ba6:	bf00      	nop
 8009ba8:	3710      	adds	r7, #16
 8009baa:	46bd      	mov	sp, r7
 8009bac:	bd80      	pop	{r7, pc}
	...

08009bb0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b082      	sub	sp, #8
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	f7fe fe6c 	bl	800889c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	7a5b      	ldrb	r3, [r3, #9]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d005      	beq.n	8009bd8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009bcc:	4b04      	ldr	r3, [pc, #16]	@ (8009be0 <HAL_PCD_SuspendCallback+0x30>)
 8009bce:	691b      	ldr	r3, [r3, #16]
 8009bd0:	4a03      	ldr	r2, [pc, #12]	@ (8009be0 <HAL_PCD_SuspendCallback+0x30>)
 8009bd2:	f043 0306 	orr.w	r3, r3, #6
 8009bd6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8009bd8:	bf00      	nop
 8009bda:	3708      	adds	r7, #8
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bd80      	pop	{r7, pc}
 8009be0:	e000ed00 	.word	0xe000ed00

08009be4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b082      	sub	sp, #8
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	7a5b      	ldrb	r3, [r3, #9]
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d007      	beq.n	8009c04 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009bf4:	4b08      	ldr	r3, [pc, #32]	@ (8009c18 <HAL_PCD_ResumeCallback+0x34>)
 8009bf6:	691b      	ldr	r3, [r3, #16]
 8009bf8:	4a07      	ldr	r2, [pc, #28]	@ (8009c18 <HAL_PCD_ResumeCallback+0x34>)
 8009bfa:	f023 0306 	bic.w	r3, r3, #6
 8009bfe:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8009c00:	f000 f9f8 	bl	8009ff4 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	f7fe fe5c 	bl	80088c8 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8009c10:	bf00      	nop
 8009c12:	3708      	adds	r7, #8
 8009c14:	46bd      	mov	sp, r7
 8009c16:	bd80      	pop	{r7, pc}
 8009c18:	e000ed00 	.word	0xe000ed00

08009c1c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b082      	sub	sp, #8
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8009c24:	4a2b      	ldr	r2, [pc, #172]	@ (8009cd4 <USBD_LL_Init+0xb8>)
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	4a29      	ldr	r2, [pc, #164]	@ (8009cd4 <USBD_LL_Init+0xb8>)
 8009c30:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8009c34:	4b27      	ldr	r3, [pc, #156]	@ (8009cd4 <USBD_LL_Init+0xb8>)
 8009c36:	4a28      	ldr	r2, [pc, #160]	@ (8009cd8 <USBD_LL_Init+0xbc>)
 8009c38:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8009c3a:	4b26      	ldr	r3, [pc, #152]	@ (8009cd4 <USBD_LL_Init+0xb8>)
 8009c3c:	2208      	movs	r2, #8
 8009c3e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8009c40:	4b24      	ldr	r3, [pc, #144]	@ (8009cd4 <USBD_LL_Init+0xb8>)
 8009c42:	2202      	movs	r2, #2
 8009c44:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009c46:	4b23      	ldr	r3, [pc, #140]	@ (8009cd4 <USBD_LL_Init+0xb8>)
 8009c48:	2202      	movs	r2, #2
 8009c4a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8009c4c:	4b21      	ldr	r3, [pc, #132]	@ (8009cd4 <USBD_LL_Init+0xb8>)
 8009c4e:	2200      	movs	r2, #0
 8009c50:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8009c52:	4b20      	ldr	r3, [pc, #128]	@ (8009cd4 <USBD_LL_Init+0xb8>)
 8009c54:	2200      	movs	r2, #0
 8009c56:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8009c58:	4b1e      	ldr	r3, [pc, #120]	@ (8009cd4 <USBD_LL_Init+0xb8>)
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8009c5e:	4b1d      	ldr	r3, [pc, #116]	@ (8009cd4 <USBD_LL_Init+0xb8>)
 8009c60:	2200      	movs	r2, #0
 8009c62:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8009c64:	481b      	ldr	r0, [pc, #108]	@ (8009cd4 <USBD_LL_Init+0xb8>)
 8009c66:	f7f7 ff9d 	bl	8001ba4 <HAL_PCD_Init>
 8009c6a:	4603      	mov	r3, r0
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d001      	beq.n	8009c74 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8009c70:	f7f6 fe98 	bl	80009a4 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009c7a:	2318      	movs	r3, #24
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	2100      	movs	r1, #0
 8009c80:	f7f9 fc24 	bl	80034cc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009c8a:	2358      	movs	r3, #88	@ 0x58
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	2180      	movs	r1, #128	@ 0x80
 8009c90:	f7f9 fc1c 	bl	80034cc <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009c9a:	23c0      	movs	r3, #192	@ 0xc0
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	2181      	movs	r1, #129	@ 0x81
 8009ca0:	f7f9 fc14 	bl	80034cc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009caa:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8009cae:	2200      	movs	r2, #0
 8009cb0:	2101      	movs	r1, #1
 8009cb2:	f7f9 fc0b 	bl	80034cc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009cbc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009cc0:	2200      	movs	r2, #0
 8009cc2:	2182      	movs	r1, #130	@ 0x82
 8009cc4:	f7f9 fc02 	bl	80034cc <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8009cc8:	2300      	movs	r3, #0
}
 8009cca:	4618      	mov	r0, r3
 8009ccc:	3708      	adds	r7, #8
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	bd80      	pop	{r7, pc}
 8009cd2:	bf00      	nop
 8009cd4:	200019b0 	.word	0x200019b0
 8009cd8:	40005c00 	.word	0x40005c00

08009cdc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b084      	sub	sp, #16
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ce8:	2300      	movs	r3, #0
 8009cea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	f7f8 f824 	bl	8001d40 <HAL_PCD_Start>
 8009cf8:	4603      	mov	r3, r0
 8009cfa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009cfc:	7bfb      	ldrb	r3, [r7, #15]
 8009cfe:	4618      	mov	r0, r3
 8009d00:	f000 f97e 	bl	800a000 <USBD_Get_USB_Status>
 8009d04:	4603      	mov	r3, r0
 8009d06:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009d08:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	3710      	adds	r7, #16
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	bd80      	pop	{r7, pc}

08009d12 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009d12:	b580      	push	{r7, lr}
 8009d14:	b084      	sub	sp, #16
 8009d16:	af00      	add	r7, sp, #0
 8009d18:	6078      	str	r0, [r7, #4]
 8009d1a:	4608      	mov	r0, r1
 8009d1c:	4611      	mov	r1, r2
 8009d1e:	461a      	mov	r2, r3
 8009d20:	4603      	mov	r3, r0
 8009d22:	70fb      	strb	r3, [r7, #3]
 8009d24:	460b      	mov	r3, r1
 8009d26:	70bb      	strb	r3, [r7, #2]
 8009d28:	4613      	mov	r3, r2
 8009d2a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d30:	2300      	movs	r3, #0
 8009d32:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009d3a:	78bb      	ldrb	r3, [r7, #2]
 8009d3c:	883a      	ldrh	r2, [r7, #0]
 8009d3e:	78f9      	ldrb	r1, [r7, #3]
 8009d40:	f7f8 f96b 	bl	800201a <HAL_PCD_EP_Open>
 8009d44:	4603      	mov	r3, r0
 8009d46:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d48:	7bfb      	ldrb	r3, [r7, #15]
 8009d4a:	4618      	mov	r0, r3
 8009d4c:	f000 f958 	bl	800a000 <USBD_Get_USB_Status>
 8009d50:	4603      	mov	r3, r0
 8009d52:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009d54:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d56:	4618      	mov	r0, r3
 8009d58:	3710      	adds	r7, #16
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	bd80      	pop	{r7, pc}

08009d5e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009d5e:	b580      	push	{r7, lr}
 8009d60:	b084      	sub	sp, #16
 8009d62:	af00      	add	r7, sp, #0
 8009d64:	6078      	str	r0, [r7, #4]
 8009d66:	460b      	mov	r3, r1
 8009d68:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d6e:	2300      	movs	r3, #0
 8009d70:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009d78:	78fa      	ldrb	r2, [r7, #3]
 8009d7a:	4611      	mov	r1, r2
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	f7f8 f9ab 	bl	80020d8 <HAL_PCD_EP_Close>
 8009d82:	4603      	mov	r3, r0
 8009d84:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d86:	7bfb      	ldrb	r3, [r7, #15]
 8009d88:	4618      	mov	r0, r3
 8009d8a:	f000 f939 	bl	800a000 <USBD_Get_USB_Status>
 8009d8e:	4603      	mov	r3, r0
 8009d90:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009d92:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	3710      	adds	r7, #16
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bd80      	pop	{r7, pc}

08009d9c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b084      	sub	sp, #16
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
 8009da4:	460b      	mov	r3, r1
 8009da6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009da8:	2300      	movs	r3, #0
 8009daa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009dac:	2300      	movs	r3, #0
 8009dae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009db6:	78fa      	ldrb	r2, [r7, #3]
 8009db8:	4611      	mov	r1, r2
 8009dba:	4618      	mov	r0, r3
 8009dbc:	f7f8 fa54 	bl	8002268 <HAL_PCD_EP_SetStall>
 8009dc0:	4603      	mov	r3, r0
 8009dc2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009dc4:	7bfb      	ldrb	r3, [r7, #15]
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	f000 f91a 	bl	800a000 <USBD_Get_USB_Status>
 8009dcc:	4603      	mov	r3, r0
 8009dce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009dd0:	7bbb      	ldrb	r3, [r7, #14]
}
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	3710      	adds	r7, #16
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	bd80      	pop	{r7, pc}

08009dda <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009dda:	b580      	push	{r7, lr}
 8009ddc:	b084      	sub	sp, #16
 8009dde:	af00      	add	r7, sp, #0
 8009de0:	6078      	str	r0, [r7, #4]
 8009de2:	460b      	mov	r3, r1
 8009de4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009de6:	2300      	movs	r3, #0
 8009de8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009dea:	2300      	movs	r3, #0
 8009dec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009df4:	78fa      	ldrb	r2, [r7, #3]
 8009df6:	4611      	mov	r1, r2
 8009df8:	4618      	mov	r0, r3
 8009dfa:	f7f8 fa87 	bl	800230c <HAL_PCD_EP_ClrStall>
 8009dfe:	4603      	mov	r3, r0
 8009e00:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e02:	7bfb      	ldrb	r3, [r7, #15]
 8009e04:	4618      	mov	r0, r3
 8009e06:	f000 f8fb 	bl	800a000 <USBD_Get_USB_Status>
 8009e0a:	4603      	mov	r3, r0
 8009e0c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009e0e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009e10:	4618      	mov	r0, r3
 8009e12:	3710      	adds	r7, #16
 8009e14:	46bd      	mov	sp, r7
 8009e16:	bd80      	pop	{r7, pc}

08009e18 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009e18:	b480      	push	{r7}
 8009e1a:	b085      	sub	sp, #20
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
 8009e20:	460b      	mov	r3, r1
 8009e22:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009e2a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009e2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	da0b      	bge.n	8009e4c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009e34:	78fb      	ldrb	r3, [r7, #3]
 8009e36:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009e3a:	68f9      	ldr	r1, [r7, #12]
 8009e3c:	4613      	mov	r3, r2
 8009e3e:	009b      	lsls	r3, r3, #2
 8009e40:	4413      	add	r3, r2
 8009e42:	00db      	lsls	r3, r3, #3
 8009e44:	440b      	add	r3, r1
 8009e46:	3312      	adds	r3, #18
 8009e48:	781b      	ldrb	r3, [r3, #0]
 8009e4a:	e00b      	b.n	8009e64 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009e4c:	78fb      	ldrb	r3, [r7, #3]
 8009e4e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009e52:	68f9      	ldr	r1, [r7, #12]
 8009e54:	4613      	mov	r3, r2
 8009e56:	009b      	lsls	r3, r3, #2
 8009e58:	4413      	add	r3, r2
 8009e5a:	00db      	lsls	r3, r3, #3
 8009e5c:	440b      	add	r3, r1
 8009e5e:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8009e62:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009e64:	4618      	mov	r0, r3
 8009e66:	3714      	adds	r7, #20
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6e:	4770      	bx	lr

08009e70 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b084      	sub	sp, #16
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
 8009e78:	460b      	mov	r3, r1
 8009e7a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e80:	2300      	movs	r3, #0
 8009e82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009e8a:	78fa      	ldrb	r2, [r7, #3]
 8009e8c:	4611      	mov	r1, r2
 8009e8e:	4618      	mov	r0, r3
 8009e90:	f7f8 f89f 	bl	8001fd2 <HAL_PCD_SetAddress>
 8009e94:	4603      	mov	r3, r0
 8009e96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e98:	7bfb      	ldrb	r3, [r7, #15]
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	f000 f8b0 	bl	800a000 <USBD_Get_USB_Status>
 8009ea0:	4603      	mov	r3, r0
 8009ea2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009ea4:	7bbb      	ldrb	r3, [r7, #14]
}
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	3710      	adds	r7, #16
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	bd80      	pop	{r7, pc}

08009eae <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009eae:	b580      	push	{r7, lr}
 8009eb0:	b086      	sub	sp, #24
 8009eb2:	af00      	add	r7, sp, #0
 8009eb4:	60f8      	str	r0, [r7, #12]
 8009eb6:	607a      	str	r2, [r7, #4]
 8009eb8:	603b      	str	r3, [r7, #0]
 8009eba:	460b      	mov	r3, r1
 8009ebc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009ecc:	7af9      	ldrb	r1, [r7, #11]
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	687a      	ldr	r2, [r7, #4]
 8009ed2:	f7f8 f992 	bl	80021fa <HAL_PCD_EP_Transmit>
 8009ed6:	4603      	mov	r3, r0
 8009ed8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009eda:	7dfb      	ldrb	r3, [r7, #23]
 8009edc:	4618      	mov	r0, r3
 8009ede:	f000 f88f 	bl	800a000 <USBD_Get_USB_Status>
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009ee6:	7dbb      	ldrb	r3, [r7, #22]
}
 8009ee8:	4618      	mov	r0, r3
 8009eea:	3718      	adds	r7, #24
 8009eec:	46bd      	mov	sp, r7
 8009eee:	bd80      	pop	{r7, pc}

08009ef0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009ef0:	b580      	push	{r7, lr}
 8009ef2:	b086      	sub	sp, #24
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	60f8      	str	r0, [r7, #12]
 8009ef8:	607a      	str	r2, [r7, #4]
 8009efa:	603b      	str	r3, [r7, #0]
 8009efc:	460b      	mov	r3, r1
 8009efe:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f00:	2300      	movs	r3, #0
 8009f02:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f04:	2300      	movs	r3, #0
 8009f06:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009f0e:	7af9      	ldrb	r1, [r7, #11]
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	687a      	ldr	r2, [r7, #4]
 8009f14:	f7f8 f928 	bl	8002168 <HAL_PCD_EP_Receive>
 8009f18:	4603      	mov	r3, r0
 8009f1a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f1c:	7dfb      	ldrb	r3, [r7, #23]
 8009f1e:	4618      	mov	r0, r3
 8009f20:	f000 f86e 	bl	800a000 <USBD_Get_USB_Status>
 8009f24:	4603      	mov	r3, r0
 8009f26:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009f28:	7dbb      	ldrb	r3, [r7, #22]
}
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	3718      	adds	r7, #24
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	bd80      	pop	{r7, pc}

08009f32 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009f32:	b580      	push	{r7, lr}
 8009f34:	b082      	sub	sp, #8
 8009f36:	af00      	add	r7, sp, #0
 8009f38:	6078      	str	r0, [r7, #4]
 8009f3a:	460b      	mov	r3, r1
 8009f3c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009f44:	78fa      	ldrb	r2, [r7, #3]
 8009f46:	4611      	mov	r1, r2
 8009f48:	4618      	mov	r0, r3
 8009f4a:	f7f8 f93e 	bl	80021ca <HAL_PCD_EP_GetRxCount>
 8009f4e:	4603      	mov	r3, r0
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	3708      	adds	r7, #8
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd80      	pop	{r7, pc}

08009f58 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b082      	sub	sp, #8
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
 8009f60:	460b      	mov	r3, r1
 8009f62:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8009f64:	78fb      	ldrb	r3, [r7, #3]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d002      	beq.n	8009f70 <HAL_PCDEx_LPM_Callback+0x18>
 8009f6a:	2b01      	cmp	r3, #1
 8009f6c:	d013      	beq.n	8009f96 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8009f6e:	e023      	b.n	8009fb8 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	7a5b      	ldrb	r3, [r3, #9]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d007      	beq.n	8009f88 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8009f78:	f000 f83c 	bl	8009ff4 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009f7c:	4b10      	ldr	r3, [pc, #64]	@ (8009fc0 <HAL_PCDEx_LPM_Callback+0x68>)
 8009f7e:	691b      	ldr	r3, [r3, #16]
 8009f80:	4a0f      	ldr	r2, [pc, #60]	@ (8009fc0 <HAL_PCDEx_LPM_Callback+0x68>)
 8009f82:	f023 0306 	bic.w	r3, r3, #6
 8009f86:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009f8e:	4618      	mov	r0, r3
 8009f90:	f7fe fc9a 	bl	80088c8 <USBD_LL_Resume>
    break;
 8009f94:	e010      	b.n	8009fb8 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	f7fe fc7d 	bl	800889c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	7a5b      	ldrb	r3, [r3, #9]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d005      	beq.n	8009fb6 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009faa:	4b05      	ldr	r3, [pc, #20]	@ (8009fc0 <HAL_PCDEx_LPM_Callback+0x68>)
 8009fac:	691b      	ldr	r3, [r3, #16]
 8009fae:	4a04      	ldr	r2, [pc, #16]	@ (8009fc0 <HAL_PCDEx_LPM_Callback+0x68>)
 8009fb0:	f043 0306 	orr.w	r3, r3, #6
 8009fb4:	6113      	str	r3, [r2, #16]
    break;
 8009fb6:	bf00      	nop
}
 8009fb8:	bf00      	nop
 8009fba:	3708      	adds	r7, #8
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	bd80      	pop	{r7, pc}
 8009fc0:	e000ed00 	.word	0xe000ed00

08009fc4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009fc4:	b480      	push	{r7}
 8009fc6:	b083      	sub	sp, #12
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009fcc:	4b03      	ldr	r3, [pc, #12]	@ (8009fdc <USBD_static_malloc+0x18>)
}
 8009fce:	4618      	mov	r0, r3
 8009fd0:	370c      	adds	r7, #12
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd8:	4770      	bx	lr
 8009fda:	bf00      	nop
 8009fdc:	20001c8c 	.word	0x20001c8c

08009fe0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009fe0:	b480      	push	{r7}
 8009fe2:	b083      	sub	sp, #12
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]

}
 8009fe8:	bf00      	nop
 8009fea:	370c      	adds	r7, #12
 8009fec:	46bd      	mov	sp, r7
 8009fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff2:	4770      	bx	lr

08009ff4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8009ff8:	f7f6 fbaa 	bl	8000750 <SystemClock_Config>
}
 8009ffc:	bf00      	nop
 8009ffe:	bd80      	pop	{r7, pc}

0800a000 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a000:	b480      	push	{r7}
 800a002:	b085      	sub	sp, #20
 800a004:	af00      	add	r7, sp, #0
 800a006:	4603      	mov	r3, r0
 800a008:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a00a:	2300      	movs	r3, #0
 800a00c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a00e:	79fb      	ldrb	r3, [r7, #7]
 800a010:	2b03      	cmp	r3, #3
 800a012:	d817      	bhi.n	800a044 <USBD_Get_USB_Status+0x44>
 800a014:	a201      	add	r2, pc, #4	@ (adr r2, 800a01c <USBD_Get_USB_Status+0x1c>)
 800a016:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a01a:	bf00      	nop
 800a01c:	0800a02d 	.word	0x0800a02d
 800a020:	0800a033 	.word	0x0800a033
 800a024:	0800a039 	.word	0x0800a039
 800a028:	0800a03f 	.word	0x0800a03f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a02c:	2300      	movs	r3, #0
 800a02e:	73fb      	strb	r3, [r7, #15]
    break;
 800a030:	e00b      	b.n	800a04a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a032:	2303      	movs	r3, #3
 800a034:	73fb      	strb	r3, [r7, #15]
    break;
 800a036:	e008      	b.n	800a04a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a038:	2301      	movs	r3, #1
 800a03a:	73fb      	strb	r3, [r7, #15]
    break;
 800a03c:	e005      	b.n	800a04a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a03e:	2303      	movs	r3, #3
 800a040:	73fb      	strb	r3, [r7, #15]
    break;
 800a042:	e002      	b.n	800a04a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a044:	2303      	movs	r3, #3
 800a046:	73fb      	strb	r3, [r7, #15]
    break;
 800a048:	bf00      	nop
  }
  return usb_status;
 800a04a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a04c:	4618      	mov	r0, r3
 800a04e:	3714      	adds	r7, #20
 800a050:	46bd      	mov	sp, r7
 800a052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a056:	4770      	bx	lr

0800a058 <sniprintf>:
 800a058:	b40c      	push	{r2, r3}
 800a05a:	b530      	push	{r4, r5, lr}
 800a05c:	4b18      	ldr	r3, [pc, #96]	@ (800a0c0 <sniprintf+0x68>)
 800a05e:	1e0c      	subs	r4, r1, #0
 800a060:	681d      	ldr	r5, [r3, #0]
 800a062:	b09d      	sub	sp, #116	@ 0x74
 800a064:	da08      	bge.n	800a078 <sniprintf+0x20>
 800a066:	238b      	movs	r3, #139	@ 0x8b
 800a068:	602b      	str	r3, [r5, #0]
 800a06a:	f04f 30ff 	mov.w	r0, #4294967295
 800a06e:	b01d      	add	sp, #116	@ 0x74
 800a070:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a074:	b002      	add	sp, #8
 800a076:	4770      	bx	lr
 800a078:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a07c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a080:	f04f 0300 	mov.w	r3, #0
 800a084:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a086:	bf14      	ite	ne
 800a088:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a08c:	4623      	moveq	r3, r4
 800a08e:	9304      	str	r3, [sp, #16]
 800a090:	9307      	str	r3, [sp, #28]
 800a092:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a096:	9002      	str	r0, [sp, #8]
 800a098:	9006      	str	r0, [sp, #24]
 800a09a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a09e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a0a0:	ab21      	add	r3, sp, #132	@ 0x84
 800a0a2:	a902      	add	r1, sp, #8
 800a0a4:	4628      	mov	r0, r5
 800a0a6:	9301      	str	r3, [sp, #4]
 800a0a8:	f000 f994 	bl	800a3d4 <_svfiprintf_r>
 800a0ac:	1c43      	adds	r3, r0, #1
 800a0ae:	bfbc      	itt	lt
 800a0b0:	238b      	movlt	r3, #139	@ 0x8b
 800a0b2:	602b      	strlt	r3, [r5, #0]
 800a0b4:	2c00      	cmp	r4, #0
 800a0b6:	d0da      	beq.n	800a06e <sniprintf+0x16>
 800a0b8:	9b02      	ldr	r3, [sp, #8]
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	701a      	strb	r2, [r3, #0]
 800a0be:	e7d6      	b.n	800a06e <sniprintf+0x16>
 800a0c0:	20000184 	.word	0x20000184

0800a0c4 <memset>:
 800a0c4:	4402      	add	r2, r0
 800a0c6:	4603      	mov	r3, r0
 800a0c8:	4293      	cmp	r3, r2
 800a0ca:	d100      	bne.n	800a0ce <memset+0xa>
 800a0cc:	4770      	bx	lr
 800a0ce:	f803 1b01 	strb.w	r1, [r3], #1
 800a0d2:	e7f9      	b.n	800a0c8 <memset+0x4>

0800a0d4 <__errno>:
 800a0d4:	4b01      	ldr	r3, [pc, #4]	@ (800a0dc <__errno+0x8>)
 800a0d6:	6818      	ldr	r0, [r3, #0]
 800a0d8:	4770      	bx	lr
 800a0da:	bf00      	nop
 800a0dc:	20000184 	.word	0x20000184

0800a0e0 <__libc_init_array>:
 800a0e0:	b570      	push	{r4, r5, r6, lr}
 800a0e2:	4d0d      	ldr	r5, [pc, #52]	@ (800a118 <__libc_init_array+0x38>)
 800a0e4:	4c0d      	ldr	r4, [pc, #52]	@ (800a11c <__libc_init_array+0x3c>)
 800a0e6:	1b64      	subs	r4, r4, r5
 800a0e8:	10a4      	asrs	r4, r4, #2
 800a0ea:	2600      	movs	r6, #0
 800a0ec:	42a6      	cmp	r6, r4
 800a0ee:	d109      	bne.n	800a104 <__libc_init_array+0x24>
 800a0f0:	4d0b      	ldr	r5, [pc, #44]	@ (800a120 <__libc_init_array+0x40>)
 800a0f2:	4c0c      	ldr	r4, [pc, #48]	@ (800a124 <__libc_init_array+0x44>)
 800a0f4:	f000 fc64 	bl	800a9c0 <_init>
 800a0f8:	1b64      	subs	r4, r4, r5
 800a0fa:	10a4      	asrs	r4, r4, #2
 800a0fc:	2600      	movs	r6, #0
 800a0fe:	42a6      	cmp	r6, r4
 800a100:	d105      	bne.n	800a10e <__libc_init_array+0x2e>
 800a102:	bd70      	pop	{r4, r5, r6, pc}
 800a104:	f855 3b04 	ldr.w	r3, [r5], #4
 800a108:	4798      	blx	r3
 800a10a:	3601      	adds	r6, #1
 800a10c:	e7ee      	b.n	800a0ec <__libc_init_array+0xc>
 800a10e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a112:	4798      	blx	r3
 800a114:	3601      	adds	r6, #1
 800a116:	e7f2      	b.n	800a0fe <__libc_init_array+0x1e>
 800a118:	0800aab8 	.word	0x0800aab8
 800a11c:	0800aab8 	.word	0x0800aab8
 800a120:	0800aab8 	.word	0x0800aab8
 800a124:	0800aabc 	.word	0x0800aabc

0800a128 <__retarget_lock_acquire_recursive>:
 800a128:	4770      	bx	lr

0800a12a <__retarget_lock_release_recursive>:
 800a12a:	4770      	bx	lr

0800a12c <_free_r>:
 800a12c:	b538      	push	{r3, r4, r5, lr}
 800a12e:	4605      	mov	r5, r0
 800a130:	2900      	cmp	r1, #0
 800a132:	d041      	beq.n	800a1b8 <_free_r+0x8c>
 800a134:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a138:	1f0c      	subs	r4, r1, #4
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	bfb8      	it	lt
 800a13e:	18e4      	addlt	r4, r4, r3
 800a140:	f000 f8e0 	bl	800a304 <__malloc_lock>
 800a144:	4a1d      	ldr	r2, [pc, #116]	@ (800a1bc <_free_r+0x90>)
 800a146:	6813      	ldr	r3, [r2, #0]
 800a148:	b933      	cbnz	r3, 800a158 <_free_r+0x2c>
 800a14a:	6063      	str	r3, [r4, #4]
 800a14c:	6014      	str	r4, [r2, #0]
 800a14e:	4628      	mov	r0, r5
 800a150:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a154:	f000 b8dc 	b.w	800a310 <__malloc_unlock>
 800a158:	42a3      	cmp	r3, r4
 800a15a:	d908      	bls.n	800a16e <_free_r+0x42>
 800a15c:	6820      	ldr	r0, [r4, #0]
 800a15e:	1821      	adds	r1, r4, r0
 800a160:	428b      	cmp	r3, r1
 800a162:	bf01      	itttt	eq
 800a164:	6819      	ldreq	r1, [r3, #0]
 800a166:	685b      	ldreq	r3, [r3, #4]
 800a168:	1809      	addeq	r1, r1, r0
 800a16a:	6021      	streq	r1, [r4, #0]
 800a16c:	e7ed      	b.n	800a14a <_free_r+0x1e>
 800a16e:	461a      	mov	r2, r3
 800a170:	685b      	ldr	r3, [r3, #4]
 800a172:	b10b      	cbz	r3, 800a178 <_free_r+0x4c>
 800a174:	42a3      	cmp	r3, r4
 800a176:	d9fa      	bls.n	800a16e <_free_r+0x42>
 800a178:	6811      	ldr	r1, [r2, #0]
 800a17a:	1850      	adds	r0, r2, r1
 800a17c:	42a0      	cmp	r0, r4
 800a17e:	d10b      	bne.n	800a198 <_free_r+0x6c>
 800a180:	6820      	ldr	r0, [r4, #0]
 800a182:	4401      	add	r1, r0
 800a184:	1850      	adds	r0, r2, r1
 800a186:	4283      	cmp	r3, r0
 800a188:	6011      	str	r1, [r2, #0]
 800a18a:	d1e0      	bne.n	800a14e <_free_r+0x22>
 800a18c:	6818      	ldr	r0, [r3, #0]
 800a18e:	685b      	ldr	r3, [r3, #4]
 800a190:	6053      	str	r3, [r2, #4]
 800a192:	4408      	add	r0, r1
 800a194:	6010      	str	r0, [r2, #0]
 800a196:	e7da      	b.n	800a14e <_free_r+0x22>
 800a198:	d902      	bls.n	800a1a0 <_free_r+0x74>
 800a19a:	230c      	movs	r3, #12
 800a19c:	602b      	str	r3, [r5, #0]
 800a19e:	e7d6      	b.n	800a14e <_free_r+0x22>
 800a1a0:	6820      	ldr	r0, [r4, #0]
 800a1a2:	1821      	adds	r1, r4, r0
 800a1a4:	428b      	cmp	r3, r1
 800a1a6:	bf04      	itt	eq
 800a1a8:	6819      	ldreq	r1, [r3, #0]
 800a1aa:	685b      	ldreq	r3, [r3, #4]
 800a1ac:	6063      	str	r3, [r4, #4]
 800a1ae:	bf04      	itt	eq
 800a1b0:	1809      	addeq	r1, r1, r0
 800a1b2:	6021      	streq	r1, [r4, #0]
 800a1b4:	6054      	str	r4, [r2, #4]
 800a1b6:	e7ca      	b.n	800a14e <_free_r+0x22>
 800a1b8:	bd38      	pop	{r3, r4, r5, pc}
 800a1ba:	bf00      	nop
 800a1bc:	20001ff0 	.word	0x20001ff0

0800a1c0 <sbrk_aligned>:
 800a1c0:	b570      	push	{r4, r5, r6, lr}
 800a1c2:	4e0f      	ldr	r6, [pc, #60]	@ (800a200 <sbrk_aligned+0x40>)
 800a1c4:	460c      	mov	r4, r1
 800a1c6:	6831      	ldr	r1, [r6, #0]
 800a1c8:	4605      	mov	r5, r0
 800a1ca:	b911      	cbnz	r1, 800a1d2 <sbrk_aligned+0x12>
 800a1cc:	f000 fba4 	bl	800a918 <_sbrk_r>
 800a1d0:	6030      	str	r0, [r6, #0]
 800a1d2:	4621      	mov	r1, r4
 800a1d4:	4628      	mov	r0, r5
 800a1d6:	f000 fb9f 	bl	800a918 <_sbrk_r>
 800a1da:	1c43      	adds	r3, r0, #1
 800a1dc:	d103      	bne.n	800a1e6 <sbrk_aligned+0x26>
 800a1de:	f04f 34ff 	mov.w	r4, #4294967295
 800a1e2:	4620      	mov	r0, r4
 800a1e4:	bd70      	pop	{r4, r5, r6, pc}
 800a1e6:	1cc4      	adds	r4, r0, #3
 800a1e8:	f024 0403 	bic.w	r4, r4, #3
 800a1ec:	42a0      	cmp	r0, r4
 800a1ee:	d0f8      	beq.n	800a1e2 <sbrk_aligned+0x22>
 800a1f0:	1a21      	subs	r1, r4, r0
 800a1f2:	4628      	mov	r0, r5
 800a1f4:	f000 fb90 	bl	800a918 <_sbrk_r>
 800a1f8:	3001      	adds	r0, #1
 800a1fa:	d1f2      	bne.n	800a1e2 <sbrk_aligned+0x22>
 800a1fc:	e7ef      	b.n	800a1de <sbrk_aligned+0x1e>
 800a1fe:	bf00      	nop
 800a200:	20001fec 	.word	0x20001fec

0800a204 <_malloc_r>:
 800a204:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a208:	1ccd      	adds	r5, r1, #3
 800a20a:	f025 0503 	bic.w	r5, r5, #3
 800a20e:	3508      	adds	r5, #8
 800a210:	2d0c      	cmp	r5, #12
 800a212:	bf38      	it	cc
 800a214:	250c      	movcc	r5, #12
 800a216:	2d00      	cmp	r5, #0
 800a218:	4606      	mov	r6, r0
 800a21a:	db01      	blt.n	800a220 <_malloc_r+0x1c>
 800a21c:	42a9      	cmp	r1, r5
 800a21e:	d904      	bls.n	800a22a <_malloc_r+0x26>
 800a220:	230c      	movs	r3, #12
 800a222:	6033      	str	r3, [r6, #0]
 800a224:	2000      	movs	r0, #0
 800a226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a22a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a300 <_malloc_r+0xfc>
 800a22e:	f000 f869 	bl	800a304 <__malloc_lock>
 800a232:	f8d8 3000 	ldr.w	r3, [r8]
 800a236:	461c      	mov	r4, r3
 800a238:	bb44      	cbnz	r4, 800a28c <_malloc_r+0x88>
 800a23a:	4629      	mov	r1, r5
 800a23c:	4630      	mov	r0, r6
 800a23e:	f7ff ffbf 	bl	800a1c0 <sbrk_aligned>
 800a242:	1c43      	adds	r3, r0, #1
 800a244:	4604      	mov	r4, r0
 800a246:	d158      	bne.n	800a2fa <_malloc_r+0xf6>
 800a248:	f8d8 4000 	ldr.w	r4, [r8]
 800a24c:	4627      	mov	r7, r4
 800a24e:	2f00      	cmp	r7, #0
 800a250:	d143      	bne.n	800a2da <_malloc_r+0xd6>
 800a252:	2c00      	cmp	r4, #0
 800a254:	d04b      	beq.n	800a2ee <_malloc_r+0xea>
 800a256:	6823      	ldr	r3, [r4, #0]
 800a258:	4639      	mov	r1, r7
 800a25a:	4630      	mov	r0, r6
 800a25c:	eb04 0903 	add.w	r9, r4, r3
 800a260:	f000 fb5a 	bl	800a918 <_sbrk_r>
 800a264:	4581      	cmp	r9, r0
 800a266:	d142      	bne.n	800a2ee <_malloc_r+0xea>
 800a268:	6821      	ldr	r1, [r4, #0]
 800a26a:	1a6d      	subs	r5, r5, r1
 800a26c:	4629      	mov	r1, r5
 800a26e:	4630      	mov	r0, r6
 800a270:	f7ff ffa6 	bl	800a1c0 <sbrk_aligned>
 800a274:	3001      	adds	r0, #1
 800a276:	d03a      	beq.n	800a2ee <_malloc_r+0xea>
 800a278:	6823      	ldr	r3, [r4, #0]
 800a27a:	442b      	add	r3, r5
 800a27c:	6023      	str	r3, [r4, #0]
 800a27e:	f8d8 3000 	ldr.w	r3, [r8]
 800a282:	685a      	ldr	r2, [r3, #4]
 800a284:	bb62      	cbnz	r2, 800a2e0 <_malloc_r+0xdc>
 800a286:	f8c8 7000 	str.w	r7, [r8]
 800a28a:	e00f      	b.n	800a2ac <_malloc_r+0xa8>
 800a28c:	6822      	ldr	r2, [r4, #0]
 800a28e:	1b52      	subs	r2, r2, r5
 800a290:	d420      	bmi.n	800a2d4 <_malloc_r+0xd0>
 800a292:	2a0b      	cmp	r2, #11
 800a294:	d917      	bls.n	800a2c6 <_malloc_r+0xc2>
 800a296:	1961      	adds	r1, r4, r5
 800a298:	42a3      	cmp	r3, r4
 800a29a:	6025      	str	r5, [r4, #0]
 800a29c:	bf18      	it	ne
 800a29e:	6059      	strne	r1, [r3, #4]
 800a2a0:	6863      	ldr	r3, [r4, #4]
 800a2a2:	bf08      	it	eq
 800a2a4:	f8c8 1000 	streq.w	r1, [r8]
 800a2a8:	5162      	str	r2, [r4, r5]
 800a2aa:	604b      	str	r3, [r1, #4]
 800a2ac:	4630      	mov	r0, r6
 800a2ae:	f000 f82f 	bl	800a310 <__malloc_unlock>
 800a2b2:	f104 000b 	add.w	r0, r4, #11
 800a2b6:	1d23      	adds	r3, r4, #4
 800a2b8:	f020 0007 	bic.w	r0, r0, #7
 800a2bc:	1ac2      	subs	r2, r0, r3
 800a2be:	bf1c      	itt	ne
 800a2c0:	1a1b      	subne	r3, r3, r0
 800a2c2:	50a3      	strne	r3, [r4, r2]
 800a2c4:	e7af      	b.n	800a226 <_malloc_r+0x22>
 800a2c6:	6862      	ldr	r2, [r4, #4]
 800a2c8:	42a3      	cmp	r3, r4
 800a2ca:	bf0c      	ite	eq
 800a2cc:	f8c8 2000 	streq.w	r2, [r8]
 800a2d0:	605a      	strne	r2, [r3, #4]
 800a2d2:	e7eb      	b.n	800a2ac <_malloc_r+0xa8>
 800a2d4:	4623      	mov	r3, r4
 800a2d6:	6864      	ldr	r4, [r4, #4]
 800a2d8:	e7ae      	b.n	800a238 <_malloc_r+0x34>
 800a2da:	463c      	mov	r4, r7
 800a2dc:	687f      	ldr	r7, [r7, #4]
 800a2de:	e7b6      	b.n	800a24e <_malloc_r+0x4a>
 800a2e0:	461a      	mov	r2, r3
 800a2e2:	685b      	ldr	r3, [r3, #4]
 800a2e4:	42a3      	cmp	r3, r4
 800a2e6:	d1fb      	bne.n	800a2e0 <_malloc_r+0xdc>
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	6053      	str	r3, [r2, #4]
 800a2ec:	e7de      	b.n	800a2ac <_malloc_r+0xa8>
 800a2ee:	230c      	movs	r3, #12
 800a2f0:	6033      	str	r3, [r6, #0]
 800a2f2:	4630      	mov	r0, r6
 800a2f4:	f000 f80c 	bl	800a310 <__malloc_unlock>
 800a2f8:	e794      	b.n	800a224 <_malloc_r+0x20>
 800a2fa:	6005      	str	r5, [r0, #0]
 800a2fc:	e7d6      	b.n	800a2ac <_malloc_r+0xa8>
 800a2fe:	bf00      	nop
 800a300:	20001ff0 	.word	0x20001ff0

0800a304 <__malloc_lock>:
 800a304:	4801      	ldr	r0, [pc, #4]	@ (800a30c <__malloc_lock+0x8>)
 800a306:	f7ff bf0f 	b.w	800a128 <__retarget_lock_acquire_recursive>
 800a30a:	bf00      	nop
 800a30c:	20001fe8 	.word	0x20001fe8

0800a310 <__malloc_unlock>:
 800a310:	4801      	ldr	r0, [pc, #4]	@ (800a318 <__malloc_unlock+0x8>)
 800a312:	f7ff bf0a 	b.w	800a12a <__retarget_lock_release_recursive>
 800a316:	bf00      	nop
 800a318:	20001fe8 	.word	0x20001fe8

0800a31c <__ssputs_r>:
 800a31c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a320:	688e      	ldr	r6, [r1, #8]
 800a322:	461f      	mov	r7, r3
 800a324:	42be      	cmp	r6, r7
 800a326:	680b      	ldr	r3, [r1, #0]
 800a328:	4682      	mov	sl, r0
 800a32a:	460c      	mov	r4, r1
 800a32c:	4690      	mov	r8, r2
 800a32e:	d82d      	bhi.n	800a38c <__ssputs_r+0x70>
 800a330:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a334:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a338:	d026      	beq.n	800a388 <__ssputs_r+0x6c>
 800a33a:	6965      	ldr	r5, [r4, #20]
 800a33c:	6909      	ldr	r1, [r1, #16]
 800a33e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a342:	eba3 0901 	sub.w	r9, r3, r1
 800a346:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a34a:	1c7b      	adds	r3, r7, #1
 800a34c:	444b      	add	r3, r9
 800a34e:	106d      	asrs	r5, r5, #1
 800a350:	429d      	cmp	r5, r3
 800a352:	bf38      	it	cc
 800a354:	461d      	movcc	r5, r3
 800a356:	0553      	lsls	r3, r2, #21
 800a358:	d527      	bpl.n	800a3aa <__ssputs_r+0x8e>
 800a35a:	4629      	mov	r1, r5
 800a35c:	f7ff ff52 	bl	800a204 <_malloc_r>
 800a360:	4606      	mov	r6, r0
 800a362:	b360      	cbz	r0, 800a3be <__ssputs_r+0xa2>
 800a364:	6921      	ldr	r1, [r4, #16]
 800a366:	464a      	mov	r2, r9
 800a368:	f000 fae6 	bl	800a938 <memcpy>
 800a36c:	89a3      	ldrh	r3, [r4, #12]
 800a36e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a372:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a376:	81a3      	strh	r3, [r4, #12]
 800a378:	6126      	str	r6, [r4, #16]
 800a37a:	6165      	str	r5, [r4, #20]
 800a37c:	444e      	add	r6, r9
 800a37e:	eba5 0509 	sub.w	r5, r5, r9
 800a382:	6026      	str	r6, [r4, #0]
 800a384:	60a5      	str	r5, [r4, #8]
 800a386:	463e      	mov	r6, r7
 800a388:	42be      	cmp	r6, r7
 800a38a:	d900      	bls.n	800a38e <__ssputs_r+0x72>
 800a38c:	463e      	mov	r6, r7
 800a38e:	6820      	ldr	r0, [r4, #0]
 800a390:	4632      	mov	r2, r6
 800a392:	4641      	mov	r1, r8
 800a394:	f000 faa6 	bl	800a8e4 <memmove>
 800a398:	68a3      	ldr	r3, [r4, #8]
 800a39a:	1b9b      	subs	r3, r3, r6
 800a39c:	60a3      	str	r3, [r4, #8]
 800a39e:	6823      	ldr	r3, [r4, #0]
 800a3a0:	4433      	add	r3, r6
 800a3a2:	6023      	str	r3, [r4, #0]
 800a3a4:	2000      	movs	r0, #0
 800a3a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3aa:	462a      	mov	r2, r5
 800a3ac:	f000 fad2 	bl	800a954 <_realloc_r>
 800a3b0:	4606      	mov	r6, r0
 800a3b2:	2800      	cmp	r0, #0
 800a3b4:	d1e0      	bne.n	800a378 <__ssputs_r+0x5c>
 800a3b6:	6921      	ldr	r1, [r4, #16]
 800a3b8:	4650      	mov	r0, sl
 800a3ba:	f7ff feb7 	bl	800a12c <_free_r>
 800a3be:	230c      	movs	r3, #12
 800a3c0:	f8ca 3000 	str.w	r3, [sl]
 800a3c4:	89a3      	ldrh	r3, [r4, #12]
 800a3c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3ca:	81a3      	strh	r3, [r4, #12]
 800a3cc:	f04f 30ff 	mov.w	r0, #4294967295
 800a3d0:	e7e9      	b.n	800a3a6 <__ssputs_r+0x8a>
	...

0800a3d4 <_svfiprintf_r>:
 800a3d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3d8:	4698      	mov	r8, r3
 800a3da:	898b      	ldrh	r3, [r1, #12]
 800a3dc:	061b      	lsls	r3, r3, #24
 800a3de:	b09d      	sub	sp, #116	@ 0x74
 800a3e0:	4607      	mov	r7, r0
 800a3e2:	460d      	mov	r5, r1
 800a3e4:	4614      	mov	r4, r2
 800a3e6:	d510      	bpl.n	800a40a <_svfiprintf_r+0x36>
 800a3e8:	690b      	ldr	r3, [r1, #16]
 800a3ea:	b973      	cbnz	r3, 800a40a <_svfiprintf_r+0x36>
 800a3ec:	2140      	movs	r1, #64	@ 0x40
 800a3ee:	f7ff ff09 	bl	800a204 <_malloc_r>
 800a3f2:	6028      	str	r0, [r5, #0]
 800a3f4:	6128      	str	r0, [r5, #16]
 800a3f6:	b930      	cbnz	r0, 800a406 <_svfiprintf_r+0x32>
 800a3f8:	230c      	movs	r3, #12
 800a3fa:	603b      	str	r3, [r7, #0]
 800a3fc:	f04f 30ff 	mov.w	r0, #4294967295
 800a400:	b01d      	add	sp, #116	@ 0x74
 800a402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a406:	2340      	movs	r3, #64	@ 0x40
 800a408:	616b      	str	r3, [r5, #20]
 800a40a:	2300      	movs	r3, #0
 800a40c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a40e:	2320      	movs	r3, #32
 800a410:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a414:	f8cd 800c 	str.w	r8, [sp, #12]
 800a418:	2330      	movs	r3, #48	@ 0x30
 800a41a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a5b8 <_svfiprintf_r+0x1e4>
 800a41e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a422:	f04f 0901 	mov.w	r9, #1
 800a426:	4623      	mov	r3, r4
 800a428:	469a      	mov	sl, r3
 800a42a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a42e:	b10a      	cbz	r2, 800a434 <_svfiprintf_r+0x60>
 800a430:	2a25      	cmp	r2, #37	@ 0x25
 800a432:	d1f9      	bne.n	800a428 <_svfiprintf_r+0x54>
 800a434:	ebba 0b04 	subs.w	fp, sl, r4
 800a438:	d00b      	beq.n	800a452 <_svfiprintf_r+0x7e>
 800a43a:	465b      	mov	r3, fp
 800a43c:	4622      	mov	r2, r4
 800a43e:	4629      	mov	r1, r5
 800a440:	4638      	mov	r0, r7
 800a442:	f7ff ff6b 	bl	800a31c <__ssputs_r>
 800a446:	3001      	adds	r0, #1
 800a448:	f000 80a7 	beq.w	800a59a <_svfiprintf_r+0x1c6>
 800a44c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a44e:	445a      	add	r2, fp
 800a450:	9209      	str	r2, [sp, #36]	@ 0x24
 800a452:	f89a 3000 	ldrb.w	r3, [sl]
 800a456:	2b00      	cmp	r3, #0
 800a458:	f000 809f 	beq.w	800a59a <_svfiprintf_r+0x1c6>
 800a45c:	2300      	movs	r3, #0
 800a45e:	f04f 32ff 	mov.w	r2, #4294967295
 800a462:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a466:	f10a 0a01 	add.w	sl, sl, #1
 800a46a:	9304      	str	r3, [sp, #16]
 800a46c:	9307      	str	r3, [sp, #28]
 800a46e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a472:	931a      	str	r3, [sp, #104]	@ 0x68
 800a474:	4654      	mov	r4, sl
 800a476:	2205      	movs	r2, #5
 800a478:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a47c:	484e      	ldr	r0, [pc, #312]	@ (800a5b8 <_svfiprintf_r+0x1e4>)
 800a47e:	f7f5 fed7 	bl	8000230 <memchr>
 800a482:	9a04      	ldr	r2, [sp, #16]
 800a484:	b9d8      	cbnz	r0, 800a4be <_svfiprintf_r+0xea>
 800a486:	06d0      	lsls	r0, r2, #27
 800a488:	bf44      	itt	mi
 800a48a:	2320      	movmi	r3, #32
 800a48c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a490:	0711      	lsls	r1, r2, #28
 800a492:	bf44      	itt	mi
 800a494:	232b      	movmi	r3, #43	@ 0x2b
 800a496:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a49a:	f89a 3000 	ldrb.w	r3, [sl]
 800a49e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a4a0:	d015      	beq.n	800a4ce <_svfiprintf_r+0xfa>
 800a4a2:	9a07      	ldr	r2, [sp, #28]
 800a4a4:	4654      	mov	r4, sl
 800a4a6:	2000      	movs	r0, #0
 800a4a8:	f04f 0c0a 	mov.w	ip, #10
 800a4ac:	4621      	mov	r1, r4
 800a4ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a4b2:	3b30      	subs	r3, #48	@ 0x30
 800a4b4:	2b09      	cmp	r3, #9
 800a4b6:	d94b      	bls.n	800a550 <_svfiprintf_r+0x17c>
 800a4b8:	b1b0      	cbz	r0, 800a4e8 <_svfiprintf_r+0x114>
 800a4ba:	9207      	str	r2, [sp, #28]
 800a4bc:	e014      	b.n	800a4e8 <_svfiprintf_r+0x114>
 800a4be:	eba0 0308 	sub.w	r3, r0, r8
 800a4c2:	fa09 f303 	lsl.w	r3, r9, r3
 800a4c6:	4313      	orrs	r3, r2
 800a4c8:	9304      	str	r3, [sp, #16]
 800a4ca:	46a2      	mov	sl, r4
 800a4cc:	e7d2      	b.n	800a474 <_svfiprintf_r+0xa0>
 800a4ce:	9b03      	ldr	r3, [sp, #12]
 800a4d0:	1d19      	adds	r1, r3, #4
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	9103      	str	r1, [sp, #12]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	bfbb      	ittet	lt
 800a4da:	425b      	neglt	r3, r3
 800a4dc:	f042 0202 	orrlt.w	r2, r2, #2
 800a4e0:	9307      	strge	r3, [sp, #28]
 800a4e2:	9307      	strlt	r3, [sp, #28]
 800a4e4:	bfb8      	it	lt
 800a4e6:	9204      	strlt	r2, [sp, #16]
 800a4e8:	7823      	ldrb	r3, [r4, #0]
 800a4ea:	2b2e      	cmp	r3, #46	@ 0x2e
 800a4ec:	d10a      	bne.n	800a504 <_svfiprintf_r+0x130>
 800a4ee:	7863      	ldrb	r3, [r4, #1]
 800a4f0:	2b2a      	cmp	r3, #42	@ 0x2a
 800a4f2:	d132      	bne.n	800a55a <_svfiprintf_r+0x186>
 800a4f4:	9b03      	ldr	r3, [sp, #12]
 800a4f6:	1d1a      	adds	r2, r3, #4
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	9203      	str	r2, [sp, #12]
 800a4fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a500:	3402      	adds	r4, #2
 800a502:	9305      	str	r3, [sp, #20]
 800a504:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a5c8 <_svfiprintf_r+0x1f4>
 800a508:	7821      	ldrb	r1, [r4, #0]
 800a50a:	2203      	movs	r2, #3
 800a50c:	4650      	mov	r0, sl
 800a50e:	f7f5 fe8f 	bl	8000230 <memchr>
 800a512:	b138      	cbz	r0, 800a524 <_svfiprintf_r+0x150>
 800a514:	9b04      	ldr	r3, [sp, #16]
 800a516:	eba0 000a 	sub.w	r0, r0, sl
 800a51a:	2240      	movs	r2, #64	@ 0x40
 800a51c:	4082      	lsls	r2, r0
 800a51e:	4313      	orrs	r3, r2
 800a520:	3401      	adds	r4, #1
 800a522:	9304      	str	r3, [sp, #16]
 800a524:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a528:	4824      	ldr	r0, [pc, #144]	@ (800a5bc <_svfiprintf_r+0x1e8>)
 800a52a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a52e:	2206      	movs	r2, #6
 800a530:	f7f5 fe7e 	bl	8000230 <memchr>
 800a534:	2800      	cmp	r0, #0
 800a536:	d036      	beq.n	800a5a6 <_svfiprintf_r+0x1d2>
 800a538:	4b21      	ldr	r3, [pc, #132]	@ (800a5c0 <_svfiprintf_r+0x1ec>)
 800a53a:	bb1b      	cbnz	r3, 800a584 <_svfiprintf_r+0x1b0>
 800a53c:	9b03      	ldr	r3, [sp, #12]
 800a53e:	3307      	adds	r3, #7
 800a540:	f023 0307 	bic.w	r3, r3, #7
 800a544:	3308      	adds	r3, #8
 800a546:	9303      	str	r3, [sp, #12]
 800a548:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a54a:	4433      	add	r3, r6
 800a54c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a54e:	e76a      	b.n	800a426 <_svfiprintf_r+0x52>
 800a550:	fb0c 3202 	mla	r2, ip, r2, r3
 800a554:	460c      	mov	r4, r1
 800a556:	2001      	movs	r0, #1
 800a558:	e7a8      	b.n	800a4ac <_svfiprintf_r+0xd8>
 800a55a:	2300      	movs	r3, #0
 800a55c:	3401      	adds	r4, #1
 800a55e:	9305      	str	r3, [sp, #20]
 800a560:	4619      	mov	r1, r3
 800a562:	f04f 0c0a 	mov.w	ip, #10
 800a566:	4620      	mov	r0, r4
 800a568:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a56c:	3a30      	subs	r2, #48	@ 0x30
 800a56e:	2a09      	cmp	r2, #9
 800a570:	d903      	bls.n	800a57a <_svfiprintf_r+0x1a6>
 800a572:	2b00      	cmp	r3, #0
 800a574:	d0c6      	beq.n	800a504 <_svfiprintf_r+0x130>
 800a576:	9105      	str	r1, [sp, #20]
 800a578:	e7c4      	b.n	800a504 <_svfiprintf_r+0x130>
 800a57a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a57e:	4604      	mov	r4, r0
 800a580:	2301      	movs	r3, #1
 800a582:	e7f0      	b.n	800a566 <_svfiprintf_r+0x192>
 800a584:	ab03      	add	r3, sp, #12
 800a586:	9300      	str	r3, [sp, #0]
 800a588:	462a      	mov	r2, r5
 800a58a:	4b0e      	ldr	r3, [pc, #56]	@ (800a5c4 <_svfiprintf_r+0x1f0>)
 800a58c:	a904      	add	r1, sp, #16
 800a58e:	4638      	mov	r0, r7
 800a590:	f3af 8000 	nop.w
 800a594:	1c42      	adds	r2, r0, #1
 800a596:	4606      	mov	r6, r0
 800a598:	d1d6      	bne.n	800a548 <_svfiprintf_r+0x174>
 800a59a:	89ab      	ldrh	r3, [r5, #12]
 800a59c:	065b      	lsls	r3, r3, #25
 800a59e:	f53f af2d 	bmi.w	800a3fc <_svfiprintf_r+0x28>
 800a5a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a5a4:	e72c      	b.n	800a400 <_svfiprintf_r+0x2c>
 800a5a6:	ab03      	add	r3, sp, #12
 800a5a8:	9300      	str	r3, [sp, #0]
 800a5aa:	462a      	mov	r2, r5
 800a5ac:	4b05      	ldr	r3, [pc, #20]	@ (800a5c4 <_svfiprintf_r+0x1f0>)
 800a5ae:	a904      	add	r1, sp, #16
 800a5b0:	4638      	mov	r0, r7
 800a5b2:	f000 f879 	bl	800a6a8 <_printf_i>
 800a5b6:	e7ed      	b.n	800a594 <_svfiprintf_r+0x1c0>
 800a5b8:	0800aa7c 	.word	0x0800aa7c
 800a5bc:	0800aa86 	.word	0x0800aa86
 800a5c0:	00000000 	.word	0x00000000
 800a5c4:	0800a31d 	.word	0x0800a31d
 800a5c8:	0800aa82 	.word	0x0800aa82

0800a5cc <_printf_common>:
 800a5cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5d0:	4616      	mov	r6, r2
 800a5d2:	4698      	mov	r8, r3
 800a5d4:	688a      	ldr	r2, [r1, #8]
 800a5d6:	690b      	ldr	r3, [r1, #16]
 800a5d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a5dc:	4293      	cmp	r3, r2
 800a5de:	bfb8      	it	lt
 800a5e0:	4613      	movlt	r3, r2
 800a5e2:	6033      	str	r3, [r6, #0]
 800a5e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a5e8:	4607      	mov	r7, r0
 800a5ea:	460c      	mov	r4, r1
 800a5ec:	b10a      	cbz	r2, 800a5f2 <_printf_common+0x26>
 800a5ee:	3301      	adds	r3, #1
 800a5f0:	6033      	str	r3, [r6, #0]
 800a5f2:	6823      	ldr	r3, [r4, #0]
 800a5f4:	0699      	lsls	r1, r3, #26
 800a5f6:	bf42      	ittt	mi
 800a5f8:	6833      	ldrmi	r3, [r6, #0]
 800a5fa:	3302      	addmi	r3, #2
 800a5fc:	6033      	strmi	r3, [r6, #0]
 800a5fe:	6825      	ldr	r5, [r4, #0]
 800a600:	f015 0506 	ands.w	r5, r5, #6
 800a604:	d106      	bne.n	800a614 <_printf_common+0x48>
 800a606:	f104 0a19 	add.w	sl, r4, #25
 800a60a:	68e3      	ldr	r3, [r4, #12]
 800a60c:	6832      	ldr	r2, [r6, #0]
 800a60e:	1a9b      	subs	r3, r3, r2
 800a610:	42ab      	cmp	r3, r5
 800a612:	dc26      	bgt.n	800a662 <_printf_common+0x96>
 800a614:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a618:	6822      	ldr	r2, [r4, #0]
 800a61a:	3b00      	subs	r3, #0
 800a61c:	bf18      	it	ne
 800a61e:	2301      	movne	r3, #1
 800a620:	0692      	lsls	r2, r2, #26
 800a622:	d42b      	bmi.n	800a67c <_printf_common+0xb0>
 800a624:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a628:	4641      	mov	r1, r8
 800a62a:	4638      	mov	r0, r7
 800a62c:	47c8      	blx	r9
 800a62e:	3001      	adds	r0, #1
 800a630:	d01e      	beq.n	800a670 <_printf_common+0xa4>
 800a632:	6823      	ldr	r3, [r4, #0]
 800a634:	6922      	ldr	r2, [r4, #16]
 800a636:	f003 0306 	and.w	r3, r3, #6
 800a63a:	2b04      	cmp	r3, #4
 800a63c:	bf02      	ittt	eq
 800a63e:	68e5      	ldreq	r5, [r4, #12]
 800a640:	6833      	ldreq	r3, [r6, #0]
 800a642:	1aed      	subeq	r5, r5, r3
 800a644:	68a3      	ldr	r3, [r4, #8]
 800a646:	bf0c      	ite	eq
 800a648:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a64c:	2500      	movne	r5, #0
 800a64e:	4293      	cmp	r3, r2
 800a650:	bfc4      	itt	gt
 800a652:	1a9b      	subgt	r3, r3, r2
 800a654:	18ed      	addgt	r5, r5, r3
 800a656:	2600      	movs	r6, #0
 800a658:	341a      	adds	r4, #26
 800a65a:	42b5      	cmp	r5, r6
 800a65c:	d11a      	bne.n	800a694 <_printf_common+0xc8>
 800a65e:	2000      	movs	r0, #0
 800a660:	e008      	b.n	800a674 <_printf_common+0xa8>
 800a662:	2301      	movs	r3, #1
 800a664:	4652      	mov	r2, sl
 800a666:	4641      	mov	r1, r8
 800a668:	4638      	mov	r0, r7
 800a66a:	47c8      	blx	r9
 800a66c:	3001      	adds	r0, #1
 800a66e:	d103      	bne.n	800a678 <_printf_common+0xac>
 800a670:	f04f 30ff 	mov.w	r0, #4294967295
 800a674:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a678:	3501      	adds	r5, #1
 800a67a:	e7c6      	b.n	800a60a <_printf_common+0x3e>
 800a67c:	18e1      	adds	r1, r4, r3
 800a67e:	1c5a      	adds	r2, r3, #1
 800a680:	2030      	movs	r0, #48	@ 0x30
 800a682:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a686:	4422      	add	r2, r4
 800a688:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a68c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a690:	3302      	adds	r3, #2
 800a692:	e7c7      	b.n	800a624 <_printf_common+0x58>
 800a694:	2301      	movs	r3, #1
 800a696:	4622      	mov	r2, r4
 800a698:	4641      	mov	r1, r8
 800a69a:	4638      	mov	r0, r7
 800a69c:	47c8      	blx	r9
 800a69e:	3001      	adds	r0, #1
 800a6a0:	d0e6      	beq.n	800a670 <_printf_common+0xa4>
 800a6a2:	3601      	adds	r6, #1
 800a6a4:	e7d9      	b.n	800a65a <_printf_common+0x8e>
	...

0800a6a8 <_printf_i>:
 800a6a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a6ac:	7e0f      	ldrb	r7, [r1, #24]
 800a6ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a6b0:	2f78      	cmp	r7, #120	@ 0x78
 800a6b2:	4691      	mov	r9, r2
 800a6b4:	4680      	mov	r8, r0
 800a6b6:	460c      	mov	r4, r1
 800a6b8:	469a      	mov	sl, r3
 800a6ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a6be:	d807      	bhi.n	800a6d0 <_printf_i+0x28>
 800a6c0:	2f62      	cmp	r7, #98	@ 0x62
 800a6c2:	d80a      	bhi.n	800a6da <_printf_i+0x32>
 800a6c4:	2f00      	cmp	r7, #0
 800a6c6:	f000 80d1 	beq.w	800a86c <_printf_i+0x1c4>
 800a6ca:	2f58      	cmp	r7, #88	@ 0x58
 800a6cc:	f000 80b8 	beq.w	800a840 <_printf_i+0x198>
 800a6d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a6d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a6d8:	e03a      	b.n	800a750 <_printf_i+0xa8>
 800a6da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a6de:	2b15      	cmp	r3, #21
 800a6e0:	d8f6      	bhi.n	800a6d0 <_printf_i+0x28>
 800a6e2:	a101      	add	r1, pc, #4	@ (adr r1, 800a6e8 <_printf_i+0x40>)
 800a6e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a6e8:	0800a741 	.word	0x0800a741
 800a6ec:	0800a755 	.word	0x0800a755
 800a6f0:	0800a6d1 	.word	0x0800a6d1
 800a6f4:	0800a6d1 	.word	0x0800a6d1
 800a6f8:	0800a6d1 	.word	0x0800a6d1
 800a6fc:	0800a6d1 	.word	0x0800a6d1
 800a700:	0800a755 	.word	0x0800a755
 800a704:	0800a6d1 	.word	0x0800a6d1
 800a708:	0800a6d1 	.word	0x0800a6d1
 800a70c:	0800a6d1 	.word	0x0800a6d1
 800a710:	0800a6d1 	.word	0x0800a6d1
 800a714:	0800a853 	.word	0x0800a853
 800a718:	0800a77f 	.word	0x0800a77f
 800a71c:	0800a80d 	.word	0x0800a80d
 800a720:	0800a6d1 	.word	0x0800a6d1
 800a724:	0800a6d1 	.word	0x0800a6d1
 800a728:	0800a875 	.word	0x0800a875
 800a72c:	0800a6d1 	.word	0x0800a6d1
 800a730:	0800a77f 	.word	0x0800a77f
 800a734:	0800a6d1 	.word	0x0800a6d1
 800a738:	0800a6d1 	.word	0x0800a6d1
 800a73c:	0800a815 	.word	0x0800a815
 800a740:	6833      	ldr	r3, [r6, #0]
 800a742:	1d1a      	adds	r2, r3, #4
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	6032      	str	r2, [r6, #0]
 800a748:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a74c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a750:	2301      	movs	r3, #1
 800a752:	e09c      	b.n	800a88e <_printf_i+0x1e6>
 800a754:	6833      	ldr	r3, [r6, #0]
 800a756:	6820      	ldr	r0, [r4, #0]
 800a758:	1d19      	adds	r1, r3, #4
 800a75a:	6031      	str	r1, [r6, #0]
 800a75c:	0606      	lsls	r6, r0, #24
 800a75e:	d501      	bpl.n	800a764 <_printf_i+0xbc>
 800a760:	681d      	ldr	r5, [r3, #0]
 800a762:	e003      	b.n	800a76c <_printf_i+0xc4>
 800a764:	0645      	lsls	r5, r0, #25
 800a766:	d5fb      	bpl.n	800a760 <_printf_i+0xb8>
 800a768:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a76c:	2d00      	cmp	r5, #0
 800a76e:	da03      	bge.n	800a778 <_printf_i+0xd0>
 800a770:	232d      	movs	r3, #45	@ 0x2d
 800a772:	426d      	negs	r5, r5
 800a774:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a778:	4858      	ldr	r0, [pc, #352]	@ (800a8dc <_printf_i+0x234>)
 800a77a:	230a      	movs	r3, #10
 800a77c:	e011      	b.n	800a7a2 <_printf_i+0xfa>
 800a77e:	6821      	ldr	r1, [r4, #0]
 800a780:	6833      	ldr	r3, [r6, #0]
 800a782:	0608      	lsls	r0, r1, #24
 800a784:	f853 5b04 	ldr.w	r5, [r3], #4
 800a788:	d402      	bmi.n	800a790 <_printf_i+0xe8>
 800a78a:	0649      	lsls	r1, r1, #25
 800a78c:	bf48      	it	mi
 800a78e:	b2ad      	uxthmi	r5, r5
 800a790:	2f6f      	cmp	r7, #111	@ 0x6f
 800a792:	4852      	ldr	r0, [pc, #328]	@ (800a8dc <_printf_i+0x234>)
 800a794:	6033      	str	r3, [r6, #0]
 800a796:	bf14      	ite	ne
 800a798:	230a      	movne	r3, #10
 800a79a:	2308      	moveq	r3, #8
 800a79c:	2100      	movs	r1, #0
 800a79e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a7a2:	6866      	ldr	r6, [r4, #4]
 800a7a4:	60a6      	str	r6, [r4, #8]
 800a7a6:	2e00      	cmp	r6, #0
 800a7a8:	db05      	blt.n	800a7b6 <_printf_i+0x10e>
 800a7aa:	6821      	ldr	r1, [r4, #0]
 800a7ac:	432e      	orrs	r6, r5
 800a7ae:	f021 0104 	bic.w	r1, r1, #4
 800a7b2:	6021      	str	r1, [r4, #0]
 800a7b4:	d04b      	beq.n	800a84e <_printf_i+0x1a6>
 800a7b6:	4616      	mov	r6, r2
 800a7b8:	fbb5 f1f3 	udiv	r1, r5, r3
 800a7bc:	fb03 5711 	mls	r7, r3, r1, r5
 800a7c0:	5dc7      	ldrb	r7, [r0, r7]
 800a7c2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a7c6:	462f      	mov	r7, r5
 800a7c8:	42bb      	cmp	r3, r7
 800a7ca:	460d      	mov	r5, r1
 800a7cc:	d9f4      	bls.n	800a7b8 <_printf_i+0x110>
 800a7ce:	2b08      	cmp	r3, #8
 800a7d0:	d10b      	bne.n	800a7ea <_printf_i+0x142>
 800a7d2:	6823      	ldr	r3, [r4, #0]
 800a7d4:	07df      	lsls	r7, r3, #31
 800a7d6:	d508      	bpl.n	800a7ea <_printf_i+0x142>
 800a7d8:	6923      	ldr	r3, [r4, #16]
 800a7da:	6861      	ldr	r1, [r4, #4]
 800a7dc:	4299      	cmp	r1, r3
 800a7de:	bfde      	ittt	le
 800a7e0:	2330      	movle	r3, #48	@ 0x30
 800a7e2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a7e6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a7ea:	1b92      	subs	r2, r2, r6
 800a7ec:	6122      	str	r2, [r4, #16]
 800a7ee:	f8cd a000 	str.w	sl, [sp]
 800a7f2:	464b      	mov	r3, r9
 800a7f4:	aa03      	add	r2, sp, #12
 800a7f6:	4621      	mov	r1, r4
 800a7f8:	4640      	mov	r0, r8
 800a7fa:	f7ff fee7 	bl	800a5cc <_printf_common>
 800a7fe:	3001      	adds	r0, #1
 800a800:	d14a      	bne.n	800a898 <_printf_i+0x1f0>
 800a802:	f04f 30ff 	mov.w	r0, #4294967295
 800a806:	b004      	add	sp, #16
 800a808:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a80c:	6823      	ldr	r3, [r4, #0]
 800a80e:	f043 0320 	orr.w	r3, r3, #32
 800a812:	6023      	str	r3, [r4, #0]
 800a814:	4832      	ldr	r0, [pc, #200]	@ (800a8e0 <_printf_i+0x238>)
 800a816:	2778      	movs	r7, #120	@ 0x78
 800a818:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a81c:	6823      	ldr	r3, [r4, #0]
 800a81e:	6831      	ldr	r1, [r6, #0]
 800a820:	061f      	lsls	r7, r3, #24
 800a822:	f851 5b04 	ldr.w	r5, [r1], #4
 800a826:	d402      	bmi.n	800a82e <_printf_i+0x186>
 800a828:	065f      	lsls	r7, r3, #25
 800a82a:	bf48      	it	mi
 800a82c:	b2ad      	uxthmi	r5, r5
 800a82e:	6031      	str	r1, [r6, #0]
 800a830:	07d9      	lsls	r1, r3, #31
 800a832:	bf44      	itt	mi
 800a834:	f043 0320 	orrmi.w	r3, r3, #32
 800a838:	6023      	strmi	r3, [r4, #0]
 800a83a:	b11d      	cbz	r5, 800a844 <_printf_i+0x19c>
 800a83c:	2310      	movs	r3, #16
 800a83e:	e7ad      	b.n	800a79c <_printf_i+0xf4>
 800a840:	4826      	ldr	r0, [pc, #152]	@ (800a8dc <_printf_i+0x234>)
 800a842:	e7e9      	b.n	800a818 <_printf_i+0x170>
 800a844:	6823      	ldr	r3, [r4, #0]
 800a846:	f023 0320 	bic.w	r3, r3, #32
 800a84a:	6023      	str	r3, [r4, #0]
 800a84c:	e7f6      	b.n	800a83c <_printf_i+0x194>
 800a84e:	4616      	mov	r6, r2
 800a850:	e7bd      	b.n	800a7ce <_printf_i+0x126>
 800a852:	6833      	ldr	r3, [r6, #0]
 800a854:	6825      	ldr	r5, [r4, #0]
 800a856:	6961      	ldr	r1, [r4, #20]
 800a858:	1d18      	adds	r0, r3, #4
 800a85a:	6030      	str	r0, [r6, #0]
 800a85c:	062e      	lsls	r6, r5, #24
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	d501      	bpl.n	800a866 <_printf_i+0x1be>
 800a862:	6019      	str	r1, [r3, #0]
 800a864:	e002      	b.n	800a86c <_printf_i+0x1c4>
 800a866:	0668      	lsls	r0, r5, #25
 800a868:	d5fb      	bpl.n	800a862 <_printf_i+0x1ba>
 800a86a:	8019      	strh	r1, [r3, #0]
 800a86c:	2300      	movs	r3, #0
 800a86e:	6123      	str	r3, [r4, #16]
 800a870:	4616      	mov	r6, r2
 800a872:	e7bc      	b.n	800a7ee <_printf_i+0x146>
 800a874:	6833      	ldr	r3, [r6, #0]
 800a876:	1d1a      	adds	r2, r3, #4
 800a878:	6032      	str	r2, [r6, #0]
 800a87a:	681e      	ldr	r6, [r3, #0]
 800a87c:	6862      	ldr	r2, [r4, #4]
 800a87e:	2100      	movs	r1, #0
 800a880:	4630      	mov	r0, r6
 800a882:	f7f5 fcd5 	bl	8000230 <memchr>
 800a886:	b108      	cbz	r0, 800a88c <_printf_i+0x1e4>
 800a888:	1b80      	subs	r0, r0, r6
 800a88a:	6060      	str	r0, [r4, #4]
 800a88c:	6863      	ldr	r3, [r4, #4]
 800a88e:	6123      	str	r3, [r4, #16]
 800a890:	2300      	movs	r3, #0
 800a892:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a896:	e7aa      	b.n	800a7ee <_printf_i+0x146>
 800a898:	6923      	ldr	r3, [r4, #16]
 800a89a:	4632      	mov	r2, r6
 800a89c:	4649      	mov	r1, r9
 800a89e:	4640      	mov	r0, r8
 800a8a0:	47d0      	blx	sl
 800a8a2:	3001      	adds	r0, #1
 800a8a4:	d0ad      	beq.n	800a802 <_printf_i+0x15a>
 800a8a6:	6823      	ldr	r3, [r4, #0]
 800a8a8:	079b      	lsls	r3, r3, #30
 800a8aa:	d413      	bmi.n	800a8d4 <_printf_i+0x22c>
 800a8ac:	68e0      	ldr	r0, [r4, #12]
 800a8ae:	9b03      	ldr	r3, [sp, #12]
 800a8b0:	4298      	cmp	r0, r3
 800a8b2:	bfb8      	it	lt
 800a8b4:	4618      	movlt	r0, r3
 800a8b6:	e7a6      	b.n	800a806 <_printf_i+0x15e>
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	4632      	mov	r2, r6
 800a8bc:	4649      	mov	r1, r9
 800a8be:	4640      	mov	r0, r8
 800a8c0:	47d0      	blx	sl
 800a8c2:	3001      	adds	r0, #1
 800a8c4:	d09d      	beq.n	800a802 <_printf_i+0x15a>
 800a8c6:	3501      	adds	r5, #1
 800a8c8:	68e3      	ldr	r3, [r4, #12]
 800a8ca:	9903      	ldr	r1, [sp, #12]
 800a8cc:	1a5b      	subs	r3, r3, r1
 800a8ce:	42ab      	cmp	r3, r5
 800a8d0:	dcf2      	bgt.n	800a8b8 <_printf_i+0x210>
 800a8d2:	e7eb      	b.n	800a8ac <_printf_i+0x204>
 800a8d4:	2500      	movs	r5, #0
 800a8d6:	f104 0619 	add.w	r6, r4, #25
 800a8da:	e7f5      	b.n	800a8c8 <_printf_i+0x220>
 800a8dc:	0800aa8d 	.word	0x0800aa8d
 800a8e0:	0800aa9e 	.word	0x0800aa9e

0800a8e4 <memmove>:
 800a8e4:	4288      	cmp	r0, r1
 800a8e6:	b510      	push	{r4, lr}
 800a8e8:	eb01 0402 	add.w	r4, r1, r2
 800a8ec:	d902      	bls.n	800a8f4 <memmove+0x10>
 800a8ee:	4284      	cmp	r4, r0
 800a8f0:	4623      	mov	r3, r4
 800a8f2:	d807      	bhi.n	800a904 <memmove+0x20>
 800a8f4:	1e43      	subs	r3, r0, #1
 800a8f6:	42a1      	cmp	r1, r4
 800a8f8:	d008      	beq.n	800a90c <memmove+0x28>
 800a8fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a8fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a902:	e7f8      	b.n	800a8f6 <memmove+0x12>
 800a904:	4402      	add	r2, r0
 800a906:	4601      	mov	r1, r0
 800a908:	428a      	cmp	r2, r1
 800a90a:	d100      	bne.n	800a90e <memmove+0x2a>
 800a90c:	bd10      	pop	{r4, pc}
 800a90e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a912:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a916:	e7f7      	b.n	800a908 <memmove+0x24>

0800a918 <_sbrk_r>:
 800a918:	b538      	push	{r3, r4, r5, lr}
 800a91a:	4d06      	ldr	r5, [pc, #24]	@ (800a934 <_sbrk_r+0x1c>)
 800a91c:	2300      	movs	r3, #0
 800a91e:	4604      	mov	r4, r0
 800a920:	4608      	mov	r0, r1
 800a922:	602b      	str	r3, [r5, #0]
 800a924:	f7f6 f980 	bl	8000c28 <_sbrk>
 800a928:	1c43      	adds	r3, r0, #1
 800a92a:	d102      	bne.n	800a932 <_sbrk_r+0x1a>
 800a92c:	682b      	ldr	r3, [r5, #0]
 800a92e:	b103      	cbz	r3, 800a932 <_sbrk_r+0x1a>
 800a930:	6023      	str	r3, [r4, #0]
 800a932:	bd38      	pop	{r3, r4, r5, pc}
 800a934:	20001fe4 	.word	0x20001fe4

0800a938 <memcpy>:
 800a938:	440a      	add	r2, r1
 800a93a:	4291      	cmp	r1, r2
 800a93c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a940:	d100      	bne.n	800a944 <memcpy+0xc>
 800a942:	4770      	bx	lr
 800a944:	b510      	push	{r4, lr}
 800a946:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a94a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a94e:	4291      	cmp	r1, r2
 800a950:	d1f9      	bne.n	800a946 <memcpy+0xe>
 800a952:	bd10      	pop	{r4, pc}

0800a954 <_realloc_r>:
 800a954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a958:	4607      	mov	r7, r0
 800a95a:	4614      	mov	r4, r2
 800a95c:	460d      	mov	r5, r1
 800a95e:	b921      	cbnz	r1, 800a96a <_realloc_r+0x16>
 800a960:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a964:	4611      	mov	r1, r2
 800a966:	f7ff bc4d 	b.w	800a204 <_malloc_r>
 800a96a:	b92a      	cbnz	r2, 800a978 <_realloc_r+0x24>
 800a96c:	f7ff fbde 	bl	800a12c <_free_r>
 800a970:	4625      	mov	r5, r4
 800a972:	4628      	mov	r0, r5
 800a974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a978:	f000 f81a 	bl	800a9b0 <_malloc_usable_size_r>
 800a97c:	4284      	cmp	r4, r0
 800a97e:	4606      	mov	r6, r0
 800a980:	d802      	bhi.n	800a988 <_realloc_r+0x34>
 800a982:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a986:	d8f4      	bhi.n	800a972 <_realloc_r+0x1e>
 800a988:	4621      	mov	r1, r4
 800a98a:	4638      	mov	r0, r7
 800a98c:	f7ff fc3a 	bl	800a204 <_malloc_r>
 800a990:	4680      	mov	r8, r0
 800a992:	b908      	cbnz	r0, 800a998 <_realloc_r+0x44>
 800a994:	4645      	mov	r5, r8
 800a996:	e7ec      	b.n	800a972 <_realloc_r+0x1e>
 800a998:	42b4      	cmp	r4, r6
 800a99a:	4622      	mov	r2, r4
 800a99c:	4629      	mov	r1, r5
 800a99e:	bf28      	it	cs
 800a9a0:	4632      	movcs	r2, r6
 800a9a2:	f7ff ffc9 	bl	800a938 <memcpy>
 800a9a6:	4629      	mov	r1, r5
 800a9a8:	4638      	mov	r0, r7
 800a9aa:	f7ff fbbf 	bl	800a12c <_free_r>
 800a9ae:	e7f1      	b.n	800a994 <_realloc_r+0x40>

0800a9b0 <_malloc_usable_size_r>:
 800a9b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9b4:	1f18      	subs	r0, r3, #4
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	bfbc      	itt	lt
 800a9ba:	580b      	ldrlt	r3, [r1, r0]
 800a9bc:	18c0      	addlt	r0, r0, r3
 800a9be:	4770      	bx	lr

0800a9c0 <_init>:
 800a9c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9c2:	bf00      	nop
 800a9c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9c6:	bc08      	pop	{r3}
 800a9c8:	469e      	mov	lr, r3
 800a9ca:	4770      	bx	lr

0800a9cc <_fini>:
 800a9cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9ce:	bf00      	nop
 800a9d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9d2:	bc08      	pop	{r3}
 800a9d4:	469e      	mov	lr, r3
 800a9d6:	4770      	bx	lr
