multiline_comment|/*&n; *  linux/arch/alpha/kernel/sys_wildfire.c&n; *&n; *  Wildfire support.&n; *&n; *  Copyright (C) 2000 Andrea Arcangeli &lt;andrea@suse.de&gt; SuSE&n; */
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/mm.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;asm/ptrace.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/dma.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/bitops.h&gt;
macro_line|#include &lt;asm/mmu_context.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/core_wildfire.h&gt;
macro_line|#include &lt;asm/hwrpb.h&gt;
macro_line|#include &quot;proto.h&quot;
macro_line|#include &quot;irq_impl.h&quot;
macro_line|#include &quot;pci_impl.h&quot;
macro_line|#include &quot;machvec_impl.h&quot;
DECL|variable|cached_irq_mask
r_static
r_int
r_int
id|cached_irq_mask
(braket
id|WILDFIRE_NR_IRQS
op_div
(paren
r_sizeof
(paren
r_int
)paren
op_star
l_int|8
)paren
)braket
suffix:semicolon
DECL|variable|wildfire_irq_lock
id|spinlock_t
id|wildfire_irq_lock
op_assign
id|SPIN_LOCK_UNLOCKED
suffix:semicolon
DECL|variable|doing_init_irq_hw
r_static
r_int
id|doing_init_irq_hw
op_assign
l_int|0
suffix:semicolon
r_static
r_void
DECL|function|wildfire_update_irq_hw
id|wildfire_update_irq_hw
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
id|qbbno
op_assign
(paren
id|irq
op_rshift
l_int|8
)paren
op_amp
(paren
id|WILDFIRE_MAX_QBB
op_minus
l_int|1
)paren
suffix:semicolon
r_int
id|pcano
op_assign
(paren
id|irq
op_rshift
l_int|6
)paren
op_amp
(paren
id|WILDFIRE_PCA_PER_QBB
op_minus
l_int|1
)paren
suffix:semicolon
id|wildfire_pca
op_star
id|pca
suffix:semicolon
r_volatile
r_int
r_int
op_star
id|enable0
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|WILDFIRE_PCA_EXISTS
c_func
(paren
id|qbbno
comma
id|pcano
)paren
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|doing_init_irq_hw
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;wildfire_update_irq_hw:&quot;
l_string|&quot; got irq %d for non-existent PCA %d&quot;
l_string|&quot; on QBB %d.&bslash;n&quot;
comma
id|irq
comma
id|pcano
comma
id|qbbno
)paren
suffix:semicolon
)brace
r_return
suffix:semicolon
)brace
id|pca
op_assign
id|WILDFIRE_pca
c_func
(paren
id|qbbno
comma
id|pcano
)paren
suffix:semicolon
id|enable0
op_assign
(paren
r_int
r_int
op_star
)paren
op_amp
id|pca-&gt;pca_int
(braket
l_int|0
)braket
dot
id|enable
suffix:semicolon
multiline_comment|/* ??? */
op_star
id|enable0
op_assign
id|cached_irq_mask
(braket
id|qbbno
op_star
id|WILDFIRE_PCA_PER_QBB
op_plus
id|pcano
)braket
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
op_star
id|enable0
suffix:semicolon
)brace
r_static
r_void
id|__init
DECL|function|wildfire_init_irq_hw
id|wildfire_init_irq_hw
c_func
(paren
r_void
)paren
(brace
macro_line|#if 0
r_register
id|wildfire_pca
op_star
id|pca
op_assign
id|WILDFIRE_pca
c_func
(paren
l_int|0
comma
l_int|0
)paren
suffix:semicolon
r_volatile
r_int
r_int
op_star
id|enable0
comma
op_star
id|enable1
comma
op_star
id|enable2
comma
op_star
id|enable3
suffix:semicolon
r_volatile
r_int
r_int
op_star
id|target0
comma
op_star
id|target1
comma
op_star
id|target2
comma
op_star
id|target3
suffix:semicolon
id|enable0
op_assign
(paren
r_int
r_int
op_star
)paren
op_amp
id|pca-&gt;pca_int
(braket
l_int|0
)braket
dot
id|enable
suffix:semicolon
id|enable1
op_assign
(paren
r_int
r_int
op_star
)paren
op_amp
id|pca-&gt;pca_int
(braket
l_int|1
)braket
dot
id|enable
suffix:semicolon
id|enable2
op_assign
(paren
r_int
r_int
op_star
)paren
op_amp
id|pca-&gt;pca_int
(braket
l_int|2
)braket
dot
id|enable
suffix:semicolon
id|enable3
op_assign
(paren
r_int
r_int
op_star
)paren
op_amp
id|pca-&gt;pca_int
(braket
l_int|3
)braket
dot
id|enable
suffix:semicolon
id|target0
op_assign
(paren
r_int
r_int
op_star
)paren
op_amp
id|pca-&gt;pca_int
(braket
l_int|0
)braket
dot
id|target
suffix:semicolon
id|target1
op_assign
(paren
r_int
r_int
op_star
)paren
op_amp
id|pca-&gt;pca_int
(braket
l_int|1
)braket
dot
id|target
suffix:semicolon
id|target2
op_assign
(paren
r_int
r_int
op_star
)paren
op_amp
id|pca-&gt;pca_int
(braket
l_int|2
)braket
dot
id|target
suffix:semicolon
id|target3
op_assign
(paren
r_int
r_int
op_star
)paren
op_amp
id|pca-&gt;pca_int
(braket
l_int|3
)braket
dot
id|target
suffix:semicolon
op_star
id|enable0
op_assign
op_star
id|enable1
op_assign
op_star
id|enable2
op_assign
op_star
id|enable3
op_assign
l_int|0
suffix:semicolon
op_star
id|target0
op_assign
(paren
l_int|1UL
op_lshift
l_int|8
)paren
op_or
id|WILDFIRE_QBB
c_func
(paren
l_int|0
)paren
suffix:semicolon
op_star
id|target1
op_assign
op_star
id|target2
op_assign
op_star
id|target3
op_assign
l_int|0
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
op_star
id|enable0
suffix:semicolon
op_star
id|enable1
suffix:semicolon
op_star
id|enable2
suffix:semicolon
op_star
id|enable3
suffix:semicolon
op_star
id|target0
suffix:semicolon
op_star
id|target1
suffix:semicolon
op_star
id|target2
suffix:semicolon
op_star
id|target3
suffix:semicolon
macro_line|#else
r_int
id|i
suffix:semicolon
id|doing_init_irq_hw
op_assign
l_int|1
suffix:semicolon
multiline_comment|/* Need to update only once for every possible PCA. */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|WILDFIRE_NR_IRQS
suffix:semicolon
id|i
op_add_assign
id|WILDFIRE_IRQ_PER_PCA
)paren
id|wildfire_update_irq_hw
c_func
(paren
id|i
)paren
suffix:semicolon
id|doing_init_irq_hw
op_assign
l_int|0
suffix:semicolon
macro_line|#endif
)brace
r_static
r_void
DECL|function|wildfire_enable_irq
id|wildfire_enable_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_if
c_cond
(paren
id|irq
OL
l_int|16
)paren
id|i8259a_enable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|wildfire_irq_lock
)paren
suffix:semicolon
id|set_bit
c_func
(paren
id|irq
comma
op_amp
id|cached_irq_mask
)paren
suffix:semicolon
id|wildfire_update_irq_hw
c_func
(paren
id|irq
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|wildfire_irq_lock
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|wildfire_disable_irq
id|wildfire_disable_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_if
c_cond
(paren
id|irq
OL
l_int|16
)paren
id|i8259a_disable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|wildfire_irq_lock
)paren
suffix:semicolon
id|clear_bit
c_func
(paren
id|irq
comma
op_amp
id|cached_irq_mask
)paren
suffix:semicolon
id|wildfire_update_irq_hw
c_func
(paren
id|irq
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|wildfire_irq_lock
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|wildfire_mask_and_ack_irq
id|wildfire_mask_and_ack_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_if
c_cond
(paren
id|irq
OL
l_int|16
)paren
id|i8259a_mask_and_ack_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|wildfire_irq_lock
)paren
suffix:semicolon
id|clear_bit
c_func
(paren
id|irq
comma
op_amp
id|cached_irq_mask
)paren
suffix:semicolon
id|wildfire_update_irq_hw
c_func
(paren
id|irq
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|wildfire_irq_lock
)paren
suffix:semicolon
)brace
r_static
r_int
r_int
DECL|function|wildfire_startup_irq
id|wildfire_startup_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|wildfire_enable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
multiline_comment|/* never anything pending */
)brace
r_static
r_void
DECL|function|wildfire_end_irq
id|wildfire_end_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
macro_line|#if 0
r_if
c_cond
(paren
op_logical_neg
id|irq_desc
(braket
id|irq
)braket
dot
id|action
)paren
id|printk
c_func
(paren
l_string|&quot;got irq %d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
macro_line|#endif
r_if
c_cond
(paren
op_logical_neg
(paren
id|irq_desc
(braket
id|irq
)braket
dot
id|status
op_amp
(paren
id|IRQ_DISABLED
op_or
id|IRQ_INPROGRESS
)paren
)paren
)paren
id|wildfire_enable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
DECL|variable|wildfire_irq_type
r_static
r_struct
id|hw_interrupt_type
id|wildfire_irq_type
op_assign
(brace
r_typename
suffix:colon
l_string|&quot;WILDFIRE&quot;
comma
id|startup
suffix:colon
id|wildfire_startup_irq
comma
id|shutdown
suffix:colon
id|wildfire_disable_irq
comma
id|enable
suffix:colon
id|wildfire_enable_irq
comma
id|disable
suffix:colon
id|wildfire_disable_irq
comma
id|ack
suffix:colon
id|wildfire_mask_and_ack_irq
comma
id|end
suffix:colon
id|wildfire_end_irq
comma
)brace
suffix:semicolon
r_static
r_void
id|__init
DECL|function|wildfire_init_irq_per_pca
id|wildfire_init_irq_per_pca
c_func
(paren
r_int
id|qbbno
comma
r_int
id|pcano
)paren
(brace
r_int
id|i
comma
id|irq_bias
suffix:semicolon
r_int
r_int
id|io_bias
suffix:semicolon
r_static
r_struct
id|irqaction
id|isa_enable
op_assign
(brace
id|handler
suffix:colon
id|no_action
comma
id|name
suffix:colon
l_string|&quot;isa_enable&quot;
comma
)brace
suffix:semicolon
id|irq_bias
op_assign
id|qbbno
op_star
(paren
id|WILDFIRE_PCA_PER_QBB
op_star
id|WILDFIRE_IRQ_PER_PCA
)paren
op_plus
id|pcano
op_star
id|WILDFIRE_IRQ_PER_PCA
suffix:semicolon
multiline_comment|/* Only need the following for first PCI bus per PCA. */
id|io_bias
op_assign
id|WILDFIRE_IO
c_func
(paren
id|qbbno
comma
id|pcano
op_lshift
l_int|1
)paren
op_minus
id|WILDFIRE_IO_BIAS
suffix:semicolon
macro_line|#if 0
id|outb
c_func
(paren
l_int|0
comma
id|DMA1_RESET_REG
op_plus
id|io_bias
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0
comma
id|DMA2_RESET_REG
op_plus
id|io_bias
)paren
suffix:semicolon
id|outb
c_func
(paren
id|DMA_MODE_CASCADE
comma
id|DMA2_MODE_REG
op_plus
id|io_bias
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0
comma
id|DMA2_MASK_REG
op_plus
id|io_bias
)paren
suffix:semicolon
macro_line|#endif
macro_line|#if 0
multiline_comment|/* ??? Not sure how to do this, yet... */
id|init_i8259a_irqs
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* ??? */
macro_line|#endif
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|16
suffix:semicolon
op_increment
id|i
)paren
(brace
r_if
c_cond
(paren
id|i
op_eq
l_int|2
)paren
r_continue
suffix:semicolon
id|irq_desc
(braket
id|i
op_plus
id|irq_bias
)braket
dot
id|status
op_assign
id|IRQ_DISABLED
op_or
id|IRQ_LEVEL
suffix:semicolon
id|irq_desc
(braket
id|i
op_plus
id|irq_bias
)braket
dot
id|handler
op_assign
op_amp
id|wildfire_irq_type
suffix:semicolon
)brace
id|irq_desc
(braket
l_int|36
op_plus
id|irq_bias
)braket
dot
id|status
op_assign
id|IRQ_DISABLED
op_or
id|IRQ_LEVEL
suffix:semicolon
id|irq_desc
(braket
l_int|36
op_plus
id|irq_bias
)braket
dot
id|handler
op_assign
op_amp
id|wildfire_irq_type
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|40
suffix:semicolon
id|i
OL
l_int|64
suffix:semicolon
op_increment
id|i
)paren
(brace
id|irq_desc
(braket
id|i
op_plus
id|irq_bias
)braket
dot
id|status
op_assign
id|IRQ_DISABLED
op_or
id|IRQ_LEVEL
suffix:semicolon
id|irq_desc
(braket
id|i
op_plus
id|irq_bias
)braket
dot
id|handler
op_assign
op_amp
id|wildfire_irq_type
suffix:semicolon
)brace
id|setup_irq
c_func
(paren
l_int|32
op_plus
id|irq_bias
comma
op_amp
id|isa_enable
)paren
suffix:semicolon
)brace
r_static
r_void
id|__init
DECL|function|wildfire_init_irq
id|wildfire_init_irq
c_func
(paren
r_void
)paren
(brace
r_int
id|qbbno
comma
id|pcano
suffix:semicolon
macro_line|#if 1
id|wildfire_init_irq_hw
c_func
(paren
)paren
suffix:semicolon
id|init_i8259a_irqs
c_func
(paren
)paren
suffix:semicolon
macro_line|#endif
r_for
c_loop
(paren
id|qbbno
op_assign
l_int|0
suffix:semicolon
id|qbbno
OL
id|WILDFIRE_MAX_QBB
suffix:semicolon
id|qbbno
op_increment
)paren
(brace
r_if
c_cond
(paren
id|WILDFIRE_QBB_EXISTS
c_func
(paren
id|qbbno
)paren
)paren
(brace
r_for
c_loop
(paren
id|pcano
op_assign
l_int|0
suffix:semicolon
id|pcano
OL
id|WILDFIRE_PCA_PER_QBB
suffix:semicolon
id|pcano
op_increment
)paren
(brace
r_if
c_cond
(paren
id|WILDFIRE_PCA_EXISTS
c_func
(paren
id|qbbno
comma
id|pcano
)paren
)paren
(brace
id|wildfire_init_irq_per_pca
c_func
(paren
id|qbbno
comma
id|pcano
)paren
suffix:semicolon
)brace
)brace
)brace
)brace
)brace
r_static
r_void
DECL|function|wildfire_device_interrupt
id|wildfire_device_interrupt
c_func
(paren
r_int
r_int
id|vector
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
id|irq
suffix:semicolon
id|irq
op_assign
(paren
id|vector
op_minus
l_int|0x800
)paren
op_rshift
l_int|4
suffix:semicolon
multiline_comment|/*&n;&t; * bits 10-8:&t;source QBB ID&n;&t; * bits 7-6:&t;PCA&n;&t; * bits 5-0:&t;irq in PCA&n;&t; */
id|handle_irq
c_func
(paren
id|irq
comma
id|regs
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
multiline_comment|/*&n; * PCI Fixup configuration.&n; *&n; * Summary per PCA (2 PCI or HIPPI buses):&n; *&n; * Bit      Meaning&n; * 0-15     ISA&n; *&n; *32        ISA summary&n; *33        SMI&n; *34        NMI&n; *36        builtin QLogic SCSI (or slot 0 if no IO module)&n; *40        Interrupt Line A from slot 2 PCI0&n; *41        Interrupt Line B from slot 2 PCI0&n; *42        Interrupt Line C from slot 2 PCI0&n; *43        Interrupt Line D from slot 2 PCI0&n; *44        Interrupt Line A from slot 3 PCI0&n; *45        Interrupt Line B from slot 3 PCI0&n; *46        Interrupt Line C from slot 3 PCI0&n; *47        Interrupt Line D from slot 3 PCI0&n; *&n; *48        Interrupt Line A from slot 4 PCI1&n; *49        Interrupt Line B from slot 4 PCI1&n; *50        Interrupt Line C from slot 4 PCI1&n; *51        Interrupt Line D from slot 4 PCI1&n; *52        Interrupt Line A from slot 5 PCI1&n; *53        Interrupt Line B from slot 5 PCI1&n; *54        Interrupt Line C from slot 5 PCI1&n; *55        Interrupt Line D from slot 5 PCI1&n; *56        Interrupt Line A from slot 6 PCI1&n; *57        Interrupt Line B from slot 6 PCI1&n; *58        Interrupt Line C from slot 6 PCI1&n; *50        Interrupt Line D from slot 6 PCI1&n; *60        Interrupt Line A from slot 7 PCI1&n; *61        Interrupt Line B from slot 7 PCI1&n; *62        Interrupt Line C from slot 7 PCI1&n; *63        Interrupt Line D from slot 7 PCI1&n; * &n; *&n; * IdSel&t;&n; *   0&t; Cypress Bridge I/O (ISA summary interrupt)&n; *   1&t; 64 bit PCI 0 option slot 1 (SCSI QLogic builtin)&n; *   2&t; 64 bit PCI 0 option slot 2&n; *   3&t; 64 bit PCI 0 option slot 3&n; *   4&t; 64 bit PCI 1 option slot 4&n; *   5&t; 64 bit PCI 1 option slot 5&n; *   6&t; 64 bit PCI 1 option slot 6&n; *   7&t; 64 bit PCI 1 option slot 7&n; */
r_static
r_int
id|__init
DECL|function|wildfire_map_irq
id|wildfire_map_irq
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
id|u8
id|slot
comma
id|u8
id|pin
)paren
(brace
r_static
r_char
id|irq_tab
(braket
l_int|8
)braket
(braket
l_int|5
)braket
id|__initdata
op_assign
(brace
multiline_comment|/*INT    INTA   INTB   INTC   INTD */
(brace
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* IdSel 0 ISA Bridge */
(brace
l_int|36
comma
l_int|36
comma
l_int|36
op_plus
l_int|1
comma
l_int|36
op_plus
l_int|2
comma
l_int|36
op_plus
l_int|3
)brace
comma
multiline_comment|/* IdSel 1 SCSI builtin */
(brace
l_int|40
comma
l_int|40
comma
l_int|40
op_plus
l_int|1
comma
l_int|40
op_plus
l_int|2
comma
l_int|40
op_plus
l_int|3
)brace
comma
multiline_comment|/* IdSel 2 PCI 0 slot 2 */
(brace
l_int|44
comma
l_int|44
comma
l_int|44
op_plus
l_int|1
comma
l_int|44
op_plus
l_int|2
comma
l_int|44
op_plus
l_int|3
)brace
comma
multiline_comment|/* IdSel 3 PCI 0 slot 3 */
(brace
l_int|48
comma
l_int|48
comma
l_int|48
op_plus
l_int|1
comma
l_int|48
op_plus
l_int|2
comma
l_int|48
op_plus
l_int|3
)brace
comma
multiline_comment|/* IdSel 4 PCI 1 slot 4 */
(brace
l_int|52
comma
l_int|52
comma
l_int|52
op_plus
l_int|1
comma
l_int|52
op_plus
l_int|2
comma
l_int|52
op_plus
l_int|3
)brace
comma
multiline_comment|/* IdSel 5 PCI 1 slot 5 */
(brace
l_int|56
comma
l_int|56
comma
l_int|56
op_plus
l_int|1
comma
l_int|56
op_plus
l_int|2
comma
l_int|56
op_plus
l_int|3
)brace
comma
multiline_comment|/* IdSel 6 PCI 1 slot 6 */
(brace
l_int|60
comma
l_int|60
comma
l_int|60
op_plus
l_int|1
comma
l_int|60
op_plus
l_int|2
comma
l_int|60
op_plus
l_int|3
)brace
comma
multiline_comment|/* IdSel 7 PCI 1 slot 7 */
)brace
suffix:semicolon
r_const
r_int
id|min_idsel
op_assign
l_int|0
comma
id|max_idsel
op_assign
l_int|7
comma
id|irqs_per_slot
op_assign
l_int|5
suffix:semicolon
r_struct
id|pci_controler
op_star
id|hose
op_assign
id|dev-&gt;sysdata
suffix:semicolon
r_int
id|irq
op_assign
id|COMMON_TABLE_LOOKUP
suffix:semicolon
r_if
c_cond
(paren
id|irq
OG
l_int|0
)paren
(brace
r_int
id|qbbno
op_assign
id|hose-&gt;index
op_rshift
l_int|3
suffix:semicolon
r_int
id|pcano
op_assign
(paren
id|hose-&gt;index
op_rshift
l_int|1
)paren
op_amp
l_int|3
suffix:semicolon
id|irq
op_add_assign
(paren
id|qbbno
op_lshift
l_int|8
)paren
op_plus
(paren
id|pcano
op_lshift
l_int|6
)paren
suffix:semicolon
)brace
r_return
id|irq
suffix:semicolon
)brace
multiline_comment|/*&n; * The System Vectors&n; */
DECL|variable|__initmv
r_struct
id|alpha_machine_vector
id|wildfire_mv
id|__initmv
op_assign
(brace
id|vector_name
suffix:colon
l_string|&quot;WILDFIRE&quot;
comma
id|DO_EV6_MMU
comma
id|DO_DEFAULT_RTC
comma
id|DO_WILDFIRE_IO
comma
id|DO_WILDFIRE_BUS
comma
id|machine_check
suffix:colon
id|wildfire_machine_check
comma
id|max_dma_address
suffix:colon
id|ALPHA_MAX_DMA_ADDRESS
comma
id|min_io_address
suffix:colon
id|DEFAULT_IO_BASE
comma
id|min_mem_address
suffix:colon
id|DEFAULT_MEM_BASE
comma
id|nr_irqs
suffix:colon
id|WILDFIRE_NR_IRQS
comma
id|device_interrupt
suffix:colon
id|wildfire_device_interrupt
comma
id|init_arch
suffix:colon
id|wildfire_init_arch
comma
id|init_irq
suffix:colon
id|wildfire_init_irq
comma
id|init_rtc
suffix:colon
id|common_init_rtc
comma
id|init_pci
suffix:colon
id|common_init_pci
comma
id|kill_arch
suffix:colon
id|wildfire_kill_arch
comma
id|pci_map_irq
suffix:colon
id|wildfire_map_irq
comma
id|pci_swizzle
suffix:colon
id|common_swizzle
comma
)brace
suffix:semicolon
id|ALIAS_MV
c_func
(paren
id|wildfire
)paren
eof
