// Seed: 4146516619
module module_0 (
    input id_1,
    inout id_2,
    output logic id_3,
    input logic id_4,
    input id_5,
    output logic id_6
);
  logic id_7;
  reg   id_8;
  logic id_9;
  assign id_6[""]   = id_2;
  assign id_1[1'b0] = 1 - id_2;
  task id_10(input id_11, input id_12);
    logic id_13;
    begin
      @(posedge id_4);
    end
  endtask
  reg id_14 = id_5[1];
  logic id_15, id_16;
  assign id_13[1] = 1;
  always @(posedge 1)
    if (1) begin
      id_11 = id_6;
      if (id_2) begin
        if (id_8) begin
          id_8 <= id_14;
        end else id_8 <= (1'b0);
      end
    end
endmodule
