

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-192e696560217fbde0ca32c0b7f1cb04a8d61fd3_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                         2.73MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          1 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            1 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
91828a2a8324c61259b71a7739448c03  /home/gpuser/Desktop/gpgpu-sim_UVM/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVM/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVM/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_0O8xNh
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_DPS9FU"
Running: cat _ptx_DPS9FU | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_10HMyx
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_10HMyx --output-file  /dev/null 2> _ptx_DPS9FUinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_DPS9FU _ptx2_10HMyx _ptx_DPS9FUinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 134088
gpu_sim_insn = 103760320
gpu_ipc =     773.8226
gpu_tot_sim_cycle = 356238
gpu_tot_sim_insn = 103760320
gpu_tot_ipc =     291.2668
gpu_tot_issued_cta = 1849
max_total_param_size = 0
gpu_stall_dramfull = 68360
gpu_stall_icnt2sh    = 204902
partiton_reqs_in_parallel = 2881576
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.4902
partiton_level_parallism_total  =       8.0889
partiton_reqs_in_parallel_util = 2881576
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 132519
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.7446
partiton_level_parallism_util_total  =      21.7446
partiton_replys_in_parallel = 113236
partiton_replys_in_parallel_total    = 0
L2_BW  =      80.0442 GB/Sec
L2_BW_total  =      30.1286 GB/Sec
gpu_total_sim_rate=187971

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1933624
	L1I_total_cache_misses = 9170
	L1I_total_cache_miss_rate = 0.0047
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192296
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1924454
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9170
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1933624
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
2434, 3138, 3149, 3142, 3150, 3138, 3150, 2521, 2511, 3139, 3147, 3138, 3149, 3137, 3146, 2517, 2511, 3141, 3149, 3136, 3146, 3137, 3144, 2520, 2513, 3140, 3147, 3133, 3149, 2995, 3003, 2437, 2265, 2828, 2837, 2824, 2835, 2828, 2833, 2270, 2514, 3142, 3149, 3137, 3149, 2997, 3003, 2440, 2265, 2823, 2834, 2827, 2837, 2823, 2837, 2268, 
gpgpu_n_tot_thrd_icount = 121236608
gpgpu_n_tot_w_icount = 3788644
gpgpu_n_stall_shd_mem = 113499
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85680
gpgpu_n_mem_write_global = 27136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 74217
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34396
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:148142	W0_Idle:405333	W0_Scoreboard:3763205	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4200	W10:0	W11:0	W12:0	W13:4200	W14:172200	W15:0	W16:14080	W17:0	W18:12800	W19:0	W20:6460	W21:0	W22:0	W23:0	W24:872408	W25:0	W26:12800	W27:0	W28:812308	W29:0	W30:0	W31:0	W32:1877188
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685440 {8:85680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1970176 {40:10752,72:10752,136:5632,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7126400 {40:27200,72:29920,136:28560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217088 {8:27136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 483 
maxdqlatency = 0 
maxmflatency = 17245 
averagemflatency = 2649 
max_icnt2mem_latency = 16917 
max_icnt2sh_latency = 356237 
mrq_lat_table:18807 	1662 	1395 	3681 	5140 	5945 	3291 	4345 	2858 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41754 	19389 	2767 	11143 	15987 	10727 	9542 	1563 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25539 	3690 	429 	111 	31001 	1276 	1239 	3242 	12577 	12563 	12089 	7917 	1563 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24974 	36200 	22987 	1559 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3180 	23956 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	51 	29 	22 	28 	38 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        53        51        66        70        56        55        68        68        67        69        51        56        68        70        55        53 
dram[1]:        53        54        68        70        56        53        65        70        68        69        54        56        68        70        55        53 
dram[2]:        52        51        68        70        50        53        67        68        68        68        50        51        68        70        55        53 
dram[3]:        53        52        68        70        68        70        66        68        68        69        50        57        68        70        55        53 
dram[4]:        53        53        68        70        68        70        66        70        67        69        57        60        68        70        55        57 
dram[5]:        55        53        67        70        68        70        68        69        67        69        59        60        68        70        60        57 
dram[6]:        54        56        67        70        68        70        66        69        67        69        58        61        68        70        59        58 
dram[7]:        55        54        68        70        68        70        67        70        67        68        59        60        68        70        59        57 
dram[8]:        55        53        66        70        56        55        68        69        67        69        58        57        68        70        55        53 
dram[9]:        55        59        68        69        56        54        66        70        67        67        57        54        68        70        55        53 
dram[10]:        56        56        67        70        54        57        67        69        67        68        52        56        68        70        55        53 
maximum service time to same row:
dram[0]:     24363     24572     34130     34131     35706     35701     36014     35797     26198     26060     35405     35511     34144     38488     33729     33336 
dram[1]:     24697     24694     34131     29549     35706     35701     36108     35825     29689     29641     35390     35485     38502     35016     34484     34893 
dram[2]:     24802     24842     30308     29043     35702     35708     36092     35778     31630     28317     35345     35449     34748     34615     34348     35376 
dram[3]:     24559     24738     34130     34131     35720     35700     36067     35834     26197     26197     35509     31681     34489     38848     33729     33735 
dram[4]:     24698     24865     31068     29296     35706     35717     35784     35787     32258     26450     31511     35487     38731     35015     34670     35171 
dram[5]:     24800     24843     29803     28791     35704     35704     36098     35777     31635     28059     35342     35455     34785     34615     35380     35010 
dram[6]:     24562     24679     34134     31320     35713     35707     36086     36199     31631     31636     35521     35411     34489     34402     35810     35781 
dram[7]:     24657     24664     30814     34131     35708     35718     35779     35783     37695     31635     35412     35507     34363     34354     35859     35578 
dram[8]:     24734     24736     34131     34132     35707     35703     36038     35798     31632     26286     35392     35513     34157     34342     34008     33343 
dram[9]:     24718     24692     34131     34132     35711     35705     36080     35826     31016     30494     35480     35490     34127     34405     34486     34742 
dram[10]:     24753     24755     34132     34131     35706     35716     36095     35818     31629     31633     35412     35510     34212     34362     34026     35228 
average row accesses per activate:
dram[0]: 14.555555 16.312500 27.500000 27.900000 16.058823 16.176470 24.909090 25.818182 22.083334 22.666666 19.000000 19.307692 13.842105 14.052631 11.956522 13.238095 
dram[1]: 14.666667 14.611111 27.600000 28.200001 15.823529 16.294117 24.636364 25.636364 22.250000 22.500000 18.692308 17.066668 17.933332 16.562500 13.550000 13.095238 
dram[2]: 13.100000 13.150000 26.900000 27.799999 15.705882 15.882353 24.727272 25.454546 22.083334 22.000000 16.400000 19.153847 18.000000 19.142857 12.904762 14.473684 
dram[3]: 14.222222 19.923077 26.799999 28.000000 17.866667 18.066668 24.909090 25.727272 23.909090 24.363636 18.846153 19.538462 20.384615 20.538462 11.956522 12.086957 
dram[4]: 17.333334 17.600000 27.600000 27.799999 17.799999 18.466667 20.769230 21.153847 23.909090 24.181818 19.000000 19.615385 22.500000 24.272728 12.272727 14.000000 
dram[5]: 16.000000 15.937500 27.000000 27.700001 17.866667 20.692308 24.818182 25.636364 23.818182 24.000000 19.076923 19.230770 22.666666 24.363636 11.666667 12.818182 
dram[6]: 15.750000 17.066668 26.900000 28.600000 17.799999 18.266666 24.636364 25.545454 23.818182 24.272728 18.769230 19.461538 22.416666 24.454546 13.047619 16.470589 
dram[7]: 17.000000 17.466667 27.900000 28.200001 20.692308 17.933332 20.538462 21.153847 24.000000 29.333334 18.846153 19.076923 21.076923 22.166666 13.750000 13.333333 
dram[8]: 14.388889 16.062500 27.799999 28.000000 15.941176 16.000000 24.909090 25.636364 21.833334 22.166666 18.769230 18.846153 17.799999 13.842105 11.240000 11.160000 
dram[9]: 16.250000 16.500000 27.700001 28.600000 15.764706 16.176470 20.769230 25.818182 21.833334 22.000000 18.769230 17.000000 18.200001 16.750000 12.500000 13.238095 
dram[10]: 15.647058 15.941176 27.299999 28.100000 15.588235 15.764706 24.727272 25.272728 22.083334 22.083334 16.333334 19.307692 15.055555 17.866667 11.913043 14.473684 
average row locality = 47124/2521 = 18.692583
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[1]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[2]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[3]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[4]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       145       145 
dram[5]:       144       144       144       144       144       144       143       143       128       128       128       128       143       143       145       145 
dram[6]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[7]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[8]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[9]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[10]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       144 
total reads: 24590
bank skew: 145/128 = 1.13
chip skew: 2238/2234 = 1.00
number of total write accesses:
dram[0]:       117       117       131       135       129       131       131       141       137       144       119       123       121       125       131       134 
dram[1]:       120       119       132       138       125       133       128       139       139       142       115       128       127       123       127       131 
dram[2]:       118       119       125       134       123       126       129       137       137       136       118       121       128       126       127       131 
dram[3]:       112       115       124       136       124       127       131       140       135       140       117       126       123       125       131       134 
dram[4]:       116       120       132       134       123       133       127       132       135       138       119       127       128       125       125       135 
dram[5]:       112       111       126       133       124       125       130       139       134       136       120       122       129       125       135       137 
dram[6]:       108       112       125       142       123       130       129       139       134       139       116       125       126       126       129       135 
dram[7]:       111       118       135       138       125       125       125       133       136       136       117       120       131       123       130       135 
dram[8]:       115       113       134       136       127       128       132       140       134       138       116       117       124       120       136       134 
dram[9]:       116       120       133       142       124       131       128       142       134       136       116       127       130       125       130       133 
dram[10]:       122       127       129       137       121       124       130       136       137       137       117       123       128       125       129       131 
total reads: 22534
bank skew: 144/108 = 1.33
chip skew: 2067/2035 = 1.02
average mf latency per bank:
dram[0]:       6088      6002      5998      6008      9297      9516      6973      6838      5563      5423      4796      4780      5750      5762      6209      6226
dram[1]:       5978      6080      5876      5891      9537      9447      6866      6720      5487      5464      4780      4589      5504      5723      6088      6145
dram[2]:       5995      5912      6100      6009      9506      9774      6913      6872      5619      5759      4675      4852      5501      5779      6173      6317
dram[3]:       5915      5762      6051      6033      9635      9748      6949      6823      5632      5499      4858      4760      5637      5697      6180      6199
dram[4]:       5860      5942      5903      6041      9661      9523      6804      6808      5534      5547      4673      4562      5515      5742      5986      6075
dram[5]:       5967      5895      6147      6057      9495      9778      6841      6745      5718      5682      4681      4768      5661      5930      6071      6209
dram[6]:       5995      5934      6168      6105      9661      9650      6999      6842      5563      5446      4864      4735      5627      5740      6244      6211
dram[7]:       5926      5931      6134      6258      9336      9596      6972      6953      5420      5556      4797      4818      5343      5740      6058      6241
dram[8]:       5951      5879      6199      6254      9249      9518      6774      6674      5731      5661      4718      4734      5802      6045      6159      6329
dram[9]:       5814      5796      6155      6145      9505      9492      6922      6713      5505      5478      4800      4709      5527      5716      6267      6300
dram[10]:       5805      5846      6260      6231      9410      9627      6872      6887      5394      5534      4731      4769      5544      5907      6034      6308
maximum mf latency per bank:
dram[0]:      17148     17205     15050     15060     15191     15244     14856     14737     12419     12527      8655      8590     14606     14658     17003     17098
dram[1]:      17165     17153     15023     14973     15164     15092     14652     14721     12492     12458      8627      8724     14559     14605     17092     17106
dram[2]:      17177     17149     14970     14900     15159     15314     14974     14671     12494     12539      8626      8908     14547     14695     17094     17089
dram[3]:      17205     17144     15054     15199     15171     15281     14884     15069     12511     12445      8788      8816     14575     14641     17053     17077
dram[4]:      17136     17133     15177     15183     15119     15294     15085     14792     12480     12531      8601      8789     14534     14615     17104     17098
dram[5]:      17151     17165     14996     15170     15137     15283     14958     14684     12550     12565      8789      8901     14603     14686     17082     17082
dram[6]:      17245     17206     15079     15206     15182     15279     14845     15092     12480     12455      8804      8826     14651     14701     17069     17067
dram[7]:      17150     17156     15176     15191     15108     15264     15033     14788     12500     12629      8624      8819     14614     14646     17067     17024
dram[8]:      17183     17200     15056     15176     15227     15188     14909     14792     12525     12549      8770      8719     14612     14729     16953     17067
dram[9]:      17186     17190     15074     15091     15178     15063     14697     14730     12517     12439      8651      8763     14655     14686     17070     17089
dram[10]:      17223     17180     15102     14975     15142     15258     14843     14677     12553     12587      8570      8731     14633     14680     17083     16931
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248980 n_nop=235374 n_act=243 n_pre=227 n_req=4301 n_rd=8940 n_write=4196 bw_util=0.1055
n_activity=44069 dram_eff=0.5962
bk0: 580a 244800i bk1: 576a 244320i bk2: 576a 244270i bk3: 576a 243755i bk4: 576a 244426i bk5: 576a 243861i bk6: 572a 244855i bk7: 572a 244039i bk8: 512a 244358i bk9: 512a 243969i bk10: 512a 244729i bk11: 512a 244319i bk12: 568a 244748i bk13: 568a 244074i bk14: 576a 244490i bk15: 576a 244318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69159
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248980 n_nop=235372 n_act=236 n_pre=220 n_req=4300 n_rd=8936 n_write=4216 bw_util=0.1056
n_activity=43894 dram_eff=0.5993
bk0: 576a 244862i bk1: 576a 244529i bk2: 576a 244290i bk3: 576a 243530i bk4: 576a 244473i bk5: 576a 244038i bk6: 572a 244781i bk7: 572a 244368i bk8: 512a 244540i bk9: 512a 243939i bk10: 512a 244722i bk11: 512a 244213i bk12: 568a 244787i bk13: 568a 244223i bk14: 576a 244670i bk15: 576a 244221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68322
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248980 n_nop=235444 n_act=237 n_pre=221 n_req=4269 n_rd=8936 n_write=4142 bw_util=0.1051
n_activity=43540 dram_eff=0.6007
bk0: 576a 244766i bk1: 576a 244175i bk2: 576a 244321i bk3: 576a 243738i bk4: 576a 244491i bk5: 576a 243814i bk6: 572a 244773i bk7: 572a 244140i bk8: 512a 244625i bk9: 512a 244135i bk10: 512a 244668i bk11: 512a 244288i bk12: 568a 244869i bk13: 568a 244341i bk14: 576a 244699i bk15: 576a 244498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67856
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248980 n_nop=235469 n_act=223 n_pre=207 n_req=4274 n_rd=8936 n_write=4145 bw_util=0.1051
n_activity=43192 dram_eff=0.6057
bk0: 576a 245054i bk1: 576a 244600i bk2: 576a 244304i bk3: 576a 243671i bk4: 576a 244456i bk5: 576a 244102i bk6: 572a 244666i bk7: 572a 244066i bk8: 512a 244555i bk9: 512a 244090i bk10: 512a 244518i bk11: 512a 244160i bk12: 568a 244881i bk13: 568a 244320i bk14: 576a 244594i bk15: 576a 244269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70551
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248980 n_nop=235410 n_act=219 n_pre=203 n_req=4285 n_rd=8944 n_write=4204 bw_util=0.1056
n_activity=44096 dram_eff=0.5963
bk0: 576a 245062i bk1: 576a 244564i bk2: 576a 244294i bk3: 576a 243562i bk4: 576a 244802i bk5: 576a 244100i bk6: 572a 244622i bk7: 572a 244187i bk8: 512a 244723i bk9: 512a 244343i bk10: 512a 244662i bk11: 512a 244230i bk12: 568a 244951i bk13: 568a 244623i bk14: 580a 244818i bk15: 580a 244424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67538
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248980 n_nop=235450 n_act=219 n_pre=203 n_req=4276 n_rd=8952 n_write=4156 bw_util=0.1053
n_activity=43695 dram_eff=0.6
bk0: 576a 245122i bk1: 576a 244622i bk2: 576a 244157i bk3: 576a 243778i bk4: 576a 244667i bk5: 576a 243926i bk6: 572a 244745i bk7: 572a 243980i bk8: 512a 244804i bk9: 512a 244303i bk10: 512a 244468i bk11: 512a 244334i bk12: 572a 244963i bk13: 572a 244476i bk14: 580a 244405i bk15: 580a 244154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65881
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248980 n_nop=235483 n_act=212 n_pre=196 n_req=4274 n_rd=8944 n_write=4145 bw_util=0.1051
n_activity=43481 dram_eff=0.6021
bk0: 576a 245364i bk1: 576a 244982i bk2: 576a 244267i bk3: 576a 243670i bk4: 576a 244525i bk5: 576a 244260i bk6: 568a 244796i bk7: 568a 244318i bk8: 512a 244704i bk9: 512a 244227i bk10: 512a 244651i bk11: 512a 244204i bk12: 572a 245003i bk13: 572a 244353i bk14: 580a 244686i bk15: 580a 244281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68052
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248980 n_nop=235441 n_act=216 n_pre=200 n_req=4274 n_rd=8944 n_write=4179 bw_util=0.1054
n_activity=43761 dram_eff=0.5998
bk0: 576a 245139i bk1: 576a 244729i bk2: 576a 244139i bk3: 576a 243705i bk4: 576a 244757i bk5: 576a 244146i bk6: 568a 244640i bk7: 568a 244105i bk8: 512a 244748i bk9: 512a 244390i bk10: 512a 244481i bk11: 512a 244213i bk12: 572a 244935i bk13: 572a 244603i bk14: 580a 244624i bk15: 580a 244218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66273
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248980 n_nop=235414 n_act=244 n_pre=228 n_req=4280 n_rd=8944 n_write=4150 bw_util=0.1052
n_activity=43852 dram_eff=0.5972
bk0: 576a 245040i bk1: 576a 244689i bk2: 576a 244025i bk3: 576a 243859i bk4: 576a 244544i bk5: 576a 244179i bk6: 568a 244727i bk7: 568a 244107i bk8: 512a 244505i bk9: 512a 244025i bk10: 512a 244705i bk11: 512a 244352i bk12: 572a 244876i bk13: 572a 244159i bk14: 580a 244490i bk15: 580a 244210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62047
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248980 n_nop=235376 n_act=236 n_pre=220 n_req=4303 n_rd=8944 n_write=4204 bw_util=0.1056
n_activity=43739 dram_eff=0.6012
bk0: 576a 244855i bk1: 576a 244561i bk2: 576a 244179i bk3: 576a 243656i bk4: 576a 244745i bk5: 576a 244315i bk6: 568a 244570i bk7: 568a 244296i bk8: 512a 244610i bk9: 512a 244059i bk10: 512a 244788i bk11: 512a 244127i bk12: 572a 244712i bk13: 572a 244148i bk14: 580a 244772i bk15: 580a 244080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65966
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248980 n_nop=235395 n_act=237 n_pre=221 n_req=4288 n_rd=8940 n_write=4187 bw_util=0.1054
n_activity=43816 dram_eff=0.5992
bk0: 576a 244854i bk1: 576a 244366i bk2: 576a 244453i bk3: 576a 243805i bk4: 576a 244521i bk5: 576a 244028i bk6: 568a 244705i bk7: 568a 244226i bk8: 512a 244465i bk9: 512a 244005i bk10: 512a 244578i bk11: 512a 244115i bk12: 572a 244731i bk13: 572a 244307i bk14: 580a 244766i bk15: 576a 244403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67344

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5100, Miss = 1118, Miss_rate = 0.219, Pending_hits = 2171, Reservation_fails = 1
L2_cache_bank[1]: Access = 5212, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2280, Reservation_fails = 2
L2_cache_bank[2]: Access = 5037, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2165, Reservation_fails = 1
L2_cache_bank[3]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2257, Reservation_fails = 2
L2_cache_bank[4]: Access = 5047, Miss = 1117, Miss_rate = 0.221, Pending_hits = 2167, Reservation_fails = 0
L2_cache_bank[5]: Access = 5214, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2253, Reservation_fails = 0
L2_cache_bank[6]: Access = 5042, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2101, Reservation_fails = 1
L2_cache_bank[7]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2301, Reservation_fails = 0
L2_cache_bank[8]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2198, Reservation_fails = 1
L2_cache_bank[9]: Access = 5239, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2297, Reservation_fails = 2
L2_cache_bank[10]: Access = 5077, Miss = 1119, Miss_rate = 0.220, Pending_hits = 2192, Reservation_fails = 1
L2_cache_bank[11]: Access = 5243, Miss = 1119, Miss_rate = 0.213, Pending_hits = 2273, Reservation_fails = 2
L2_cache_bank[12]: Access = 5068, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2157, Reservation_fails = 1
L2_cache_bank[13]: Access = 5241, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2298, Reservation_fails = 1
L2_cache_bank[14]: Access = 5071, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2225, Reservation_fails = 2
L2_cache_bank[15]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2285, Reservation_fails = 1
L2_cache_bank[16]: Access = 5074, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2235, Reservation_fails = 1
L2_cache_bank[17]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2297, Reservation_fails = 2
L2_cache_bank[18]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2196, Reservation_fails = 2
L2_cache_bank[19]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2288, Reservation_fails = 0
L2_cache_bank[20]: Access = 5076, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2203, Reservation_fails = 0
L2_cache_bank[21]: Access = 5217, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2285, Reservation_fails = 2
L2_total_cache_accesses = 113236
L2_total_cache_misses = 24590
L2_total_cache_miss_rate = 0.2172
L2_total_cache_pending_hits = 49124
L2_total_cache_reservation_fails = 25
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34456
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4650
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14294
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 347
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=316084
icnt_total_pkts_simt_to_mem=168020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.2777
	minimum = 6
	maximum = 736
Network latency average = 15.0431
	minimum = 6
	maximum = 736
Slowest packet = 61054
Flit latency average = 13.8873
	minimum = 6
	maximum = 736
Slowest flit = 127132
Fragmentation average = 0.00276855
	minimum = 0
	maximum = 263
Injected packet rate average = 0.0168899
	minimum = 0.0139723 (at node 11)
	maximum = 0.0195507 (at node 39)
Accepted packet rate average = 0.0168899
	minimum = 0.0139723 (at node 11)
	maximum = 0.0195507 (at node 39)
Injected flit rate average = 0.0361037
	minimum = 0.0212213 (at node 27)
	maximum = 0.0545989 (at node 43)
Accepted flit rate average= 0.0361037
	minimum = 0.0281645 (at node 34)
	maximum = 0.0440721 (at node 4)
Injected packet length average = 2.13759
Accepted packet length average = 2.13759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2777 (1 samples)
	minimum = 6 (1 samples)
	maximum = 736 (1 samples)
Network latency average = 15.0431 (1 samples)
	minimum = 6 (1 samples)
	maximum = 736 (1 samples)
Flit latency average = 13.8873 (1 samples)
	minimum = 6 (1 samples)
	maximum = 736 (1 samples)
Fragmentation average = 0.00276855 (1 samples)
	minimum = 0 (1 samples)
	maximum = 263 (1 samples)
Injected packet rate average = 0.0168899 (1 samples)
	minimum = 0.0139723 (1 samples)
	maximum = 0.0195507 (1 samples)
Accepted packet rate average = 0.0168899 (1 samples)
	minimum = 0.0139723 (1 samples)
	maximum = 0.0195507 (1 samples)
Injected flit rate average = 0.0361037 (1 samples)
	minimum = 0.0212213 (1 samples)
	maximum = 0.0545989 (1 samples)
Accepted flit rate average = 0.0361037 (1 samples)
	minimum = 0.0281645 (1 samples)
	maximum = 0.0440721 (1 samples)
Injected packet size average = 2.13759 (1 samples)
Accepted packet size average = 2.13759 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 12 sec (552 sec)
gpgpu_simulation_rate = 187971 (inst/sec)
gpgpu_simulation_rate = 645 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 4488 Tlb_hit: 1266 Tlb_miss: 3222 Tlb_hit_rate: 0.282086
Shader1: Tlb_access: 4064 Tlb_hit: 918 Tlb_miss: 3146 Tlb_hit_rate: 0.225886
Shader2: Tlb_access: 3956 Tlb_hit: 980 Tlb_miss: 2976 Tlb_hit_rate: 0.247725
Shader3: Tlb_access: 3828 Tlb_hit: 1196 Tlb_miss: 2632 Tlb_hit_rate: 0.312435
Shader4: Tlb_access: 4212 Tlb_hit: 1128 Tlb_miss: 3084 Tlb_hit_rate: 0.267806
Shader5: Tlb_access: 3956 Tlb_hit: 1052 Tlb_miss: 2904 Tlb_hit_rate: 0.265925
Shader6: Tlb_access: 3948 Tlb_hit: 996 Tlb_miss: 2952 Tlb_hit_rate: 0.252280
Shader7: Tlb_access: 3876 Tlb_hit: 980 Tlb_miss: 2896 Tlb_hit_rate: 0.252838
Shader8: Tlb_access: 3880 Tlb_hit: 778 Tlb_miss: 3102 Tlb_hit_rate: 0.200515
Shader9: Tlb_access: 3888 Tlb_hit: 896 Tlb_miss: 2992 Tlb_hit_rate: 0.230453
Shader10: Tlb_access: 4180 Tlb_hit: 1052 Tlb_miss: 3128 Tlb_hit_rate: 0.251675
Shader11: Tlb_access: 3732 Tlb_hit: 938 Tlb_miss: 2794 Tlb_hit_rate: 0.251340
Shader12: Tlb_access: 3976 Tlb_hit: 1048 Tlb_miss: 2928 Tlb_hit_rate: 0.263581
Shader13: Tlb_access: 4112 Tlb_hit: 900 Tlb_miss: 3212 Tlb_hit_rate: 0.218872
Shader14: Tlb_access: 4180 Tlb_hit: 1146 Tlb_miss: 3034 Tlb_hit_rate: 0.274163
Shader15: Tlb_access: 4200 Tlb_hit: 1074 Tlb_miss: 3126 Tlb_hit_rate: 0.255714
Shader16: Tlb_access: 4080 Tlb_hit: 1030 Tlb_miss: 3050 Tlb_hit_rate: 0.252451
Shader17: Tlb_access: 3972 Tlb_hit: 1110 Tlb_miss: 2862 Tlb_hit_rate: 0.279456
Shader18: Tlb_access: 3948 Tlb_hit: 1064 Tlb_miss: 2884 Tlb_hit_rate: 0.269504
Shader19: Tlb_access: 3920 Tlb_hit: 1108 Tlb_miss: 2812 Tlb_hit_rate: 0.282653
Shader20: Tlb_access: 4208 Tlb_hit: 1218 Tlb_miss: 2990 Tlb_hit_rate: 0.289449
Shader21: Tlb_access: 4100 Tlb_hit: 1284 Tlb_miss: 2816 Tlb_hit_rate: 0.313171
Shader22: Tlb_access: 4000 Tlb_hit: 1254 Tlb_miss: 2746 Tlb_hit_rate: 0.313500
Shader23: Tlb_access: 3796 Tlb_hit: 1162 Tlb_miss: 2634 Tlb_hit_rate: 0.306112
Shader24: Tlb_access: 4068 Tlb_hit: 1026 Tlb_miss: 3042 Tlb_hit_rate: 0.252212
Shader25: Tlb_access: 4076 Tlb_hit: 976 Tlb_miss: 3100 Tlb_hit_rate: 0.239450
Shader26: Tlb_access: 4280 Tlb_hit: 1000 Tlb_miss: 3280 Tlb_hit_rate: 0.233645
Shader27: Tlb_access: 3892 Tlb_hit: 932 Tlb_miss: 2960 Tlb_hit_rate: 0.239466
Tlb_tot_access: 112816 Tlb_tot_hit: 29512, Tlb_tot_miss: 83304, Tlb_tot_hit_rate: 0.261594
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 712 Tlb_invalidate: 281 Tlb_evict: 0 Tlb_page_evict: 281
Shader1: Tlb_validate: 670 Tlb_invalidate: 263 Tlb_evict: 0 Tlb_page_evict: 263
Shader2: Tlb_validate: 684 Tlb_invalidate: 267 Tlb_evict: 0 Tlb_page_evict: 267
Shader3: Tlb_validate: 624 Tlb_invalidate: 245 Tlb_evict: 0 Tlb_page_evict: 245
Shader4: Tlb_validate: 698 Tlb_invalidate: 275 Tlb_evict: 0 Tlb_page_evict: 275
Shader5: Tlb_validate: 726 Tlb_invalidate: 287 Tlb_evict: 0 Tlb_page_evict: 287
Shader6: Tlb_validate: 726 Tlb_invalidate: 287 Tlb_evict: 0 Tlb_page_evict: 287
Shader7: Tlb_validate: 684 Tlb_invalidate: 269 Tlb_evict: 0 Tlb_page_evict: 269
Shader8: Tlb_validate: 614 Tlb_invalidate: 239 Tlb_evict: 0 Tlb_page_evict: 239
Shader9: Tlb_validate: 712 Tlb_invalidate: 281 Tlb_evict: 0 Tlb_page_evict: 281
Shader10: Tlb_validate: 684 Tlb_invalidate: 269 Tlb_evict: 0 Tlb_page_evict: 269
Shader11: Tlb_validate: 712 Tlb_invalidate: 281 Tlb_evict: 0 Tlb_page_evict: 281
Shader12: Tlb_validate: 712 Tlb_invalidate: 281 Tlb_evict: 0 Tlb_page_evict: 281
Shader13: Tlb_validate: 666 Tlb_invalidate: 263 Tlb_evict: 0 Tlb_page_evict: 263
Shader14: Tlb_validate: 592 Tlb_invalidate: 233 Tlb_evict: 0 Tlb_page_evict: 233
Shader15: Tlb_validate: 684 Tlb_invalidate: 269 Tlb_evict: 0 Tlb_page_evict: 269
Shader16: Tlb_validate: 674 Tlb_invalidate: 265 Tlb_evict: 0 Tlb_page_evict: 265
Shader17: Tlb_validate: 716 Tlb_invalidate: 283 Tlb_evict: 0 Tlb_page_evict: 283
Shader18: Tlb_validate: 596 Tlb_invalidate: 233 Tlb_evict: 0 Tlb_page_evict: 233
Shader19: Tlb_validate: 638 Tlb_invalidate: 251 Tlb_evict: 0 Tlb_page_evict: 251
Shader20: Tlb_validate: 606 Tlb_invalidate: 239 Tlb_evict: 0 Tlb_page_evict: 239
Shader21: Tlb_validate: 684 Tlb_invalidate: 269 Tlb_evict: 0 Tlb_page_evict: 269
Shader22: Tlb_validate: 606 Tlb_invalidate: 241 Tlb_evict: 0 Tlb_page_evict: 241
Shader23: Tlb_validate: 698 Tlb_invalidate: 277 Tlb_evict: 0 Tlb_page_evict: 277
Shader24: Tlb_validate: 716 Tlb_invalidate: 283 Tlb_evict: 0 Tlb_page_evict: 283
Shader25: Tlb_validate: 712 Tlb_invalidate: 281 Tlb_evict: 0 Tlb_page_evict: 281
Shader26: Tlb_validate: 712 Tlb_invalidate: 281 Tlb_evict: 0 Tlb_page_evict: 281
Shader27: Tlb_validate: 670 Tlb_invalidate: 263 Tlb_evict: 0 Tlb_page_evict: 263
Tlb_tot_valiate: 18928 Tlb_invalidate: 7456, Tlb_tot_evict: 0, Tlb_tot_evict page: 7456
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:3222 Page_hit: 1114 Page_miss: 2108 Page_hit_rate: 0.345748 Page_fault: 12 Page_pending: 2067
Shader1: Page_table_access:3146 Page_hit: 1082 Page_miss: 2064 Page_hit_rate: 0.343929 Page_fault: 6 Page_pending: 2050
Shader2: Page_table_access:2976 Page_hit: 1290 Page_miss: 1686 Page_hit_rate: 0.433468 Page_fault: 13 Page_pending: 1668
Shader3: Page_table_access:2633 Page_hit: 978 Page_miss: 1655 Page_hit_rate: 0.371439 Page_fault: 4 Page_pending: 1642
Shader4: Page_table_access:3084 Page_hit: 1154 Page_miss: 1930 Page_hit_rate: 0.374189 Page_fault: 13 Page_pending: 1910
Shader5: Page_table_access:2904 Page_hit: 1056 Page_miss: 1848 Page_hit_rate: 0.363636 Page_fault: 0 Page_pending: 1846
Shader6: Page_table_access:2952 Page_hit: 1110 Page_miss: 1842 Page_hit_rate: 0.376016 Page_fault: 0 Page_pending: 1842
Shader7: Page_table_access:2896 Page_hit: 1120 Page_miss: 1776 Page_hit_rate: 0.386740 Page_fault: 1 Page_pending: 1775
Shader8: Page_table_access:3102 Page_hit: 1128 Page_miss: 1974 Page_hit_rate: 0.363636 Page_fault: 12 Page_pending: 1954
Shader9: Page_table_access:2992 Page_hit: 1208 Page_miss: 1784 Page_hit_rate: 0.403743 Page_fault: 1 Page_pending: 1765
Shader10: Page_table_access:3128 Page_hit: 1232 Page_miss: 1896 Page_hit_rate: 0.393862 Page_fault: 22 Page_pending: 1874
Shader11: Page_table_access:2794 Page_hit: 1056 Page_miss: 1738 Page_hit_rate: 0.377953 Page_fault: 1 Page_pending: 1738
Shader12: Page_table_access:2928 Page_hit: 1164 Page_miss: 1764 Page_hit_rate: 0.397541 Page_fault: 0 Page_pending: 1763
Shader13: Page_table_access:3212 Page_hit: 1138 Page_miss: 2074 Page_hit_rate: 0.354296 Page_fault: 1 Page_pending: 2071
Shader14: Page_table_access:3034 Page_hit: 1102 Page_miss: 1932 Page_hit_rate: 0.363217 Page_fault: 0 Page_pending: 1926
Shader15: Page_table_access:3126 Page_hit: 1260 Page_miss: 1866 Page_hit_rate: 0.403071 Page_fault: 18 Page_pending: 1846
Shader16: Page_table_access:3050 Page_hit: 1318 Page_miss: 1732 Page_hit_rate: 0.432131 Page_fault: 0 Page_pending: 1732
Shader17: Page_table_access:2862 Page_hit: 1080 Page_miss: 1782 Page_hit_rate: 0.377358 Page_fault: 6 Page_pending: 1776
Shader18: Page_table_access:2884 Page_hit: 1020 Page_miss: 1864 Page_hit_rate: 0.353675 Page_fault: 0 Page_pending: 1844
Shader19: Page_table_access:2812 Page_hit: 1172 Page_miss: 1640 Page_hit_rate: 0.416785 Page_fault: 7 Page_pending: 1634
Shader20: Page_table_access:2990 Page_hit: 1060 Page_miss: 1930 Page_hit_rate: 0.354515 Page_fault: 9 Page_pending: 1921
Shader21: Page_table_access:2816 Page_hit: 1142 Page_miss: 1674 Page_hit_rate: 0.405540 Page_fault: 0 Page_pending: 1674
Shader22: Page_table_access:2746 Page_hit: 970 Page_miss: 1776 Page_hit_rate: 0.353241 Page_fault: 0 Page_pending: 1768
Shader23: Page_table_access:2634 Page_hit: 1028 Page_miss: 1606 Page_hit_rate: 0.390281 Page_fault: 1 Page_pending: 1604
Shader24: Page_table_access:3042 Page_hit: 1222 Page_miss: 1820 Page_hit_rate: 0.401709 Page_fault: 6 Page_pending: 1814
Shader25: Page_table_access:3100 Page_hit: 1192 Page_miss: 1908 Page_hit_rate: 0.384516 Page_fault: 0 Page_pending: 1908
Shader26: Page_table_access:3280 Page_hit: 1246 Page_miss: 2034 Page_hit_rate: 0.379878 Page_fault: 1 Page_pending: 2034
Shader27: Page_table_access:2960 Page_hit: 950 Page_miss: 2010 Page_hit_rate: 0.320946 Page_fault: 8 Page_pending: 1987
Page_talbe_tot_access: 83305 Page_tot_hit: 31592, Page_tot_miss 51713, Page_tot_hit_rate: 0.379233 Page_tot_fault: 142 Page_tot_pending: 51433
Total_memory_access_page_fault: 142, Average_latency: 331941.500000
========================================Page threshing statistics==============================
Page_validate: 768 Page_evict_diry: 20 Page_evict_not_diry: 49
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 137
Rdma_migration_read 12
Rdma_migration_write 133
========================================PCI-e statistics==============================
Pcie_read_utilization: 4.012012
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
Pcie_write_utilization: 1.355020
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
F:   222150----T:   356238 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(90.538826)
F:   223850----T:   224103 	 St: 802c6560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   224103----T:   224356 	 St: 802c6580 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   224356----T:   224609 	 St: 802cc1c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   224609----T:   224862 	 St: 802c6d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   224862----T:   225115 	 St: 802cc200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   225115----T:   225368 	 St: 802cc000 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   225368----T:   225621 	 St: 802c6d80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   225621----T:   225874 	 St: 802cc9c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   225874----T:   226127 	 St: 802cc800 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   226127----T:   226380 	 St: 802cca00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   226380----T:   226633 	 St: 802c6500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   226633----T:   226886 	 St: 802ce1c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   226886----T:   227139 	 St: 802c6d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   227139----T:   227392 	 St: 802ce200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   227392----T:   227645 	 St: 802c64c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   227645----T:   227898 	 St: 802ce9c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   227898----T:   228151 	 St: 802c6500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   228151----T:   228404 	 St: 802cea00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   228404----T:   228657 	 St: 802c6cc0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   228657----T:   228910 	 St: 802bc000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   228910----T:   229163 	 St: 802cc700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   229163----T:   229416 	 St: 802bc800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   229416----T:   229669 	 St: 802ccf00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   229669----T:   229922 	 St: 802ce700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   229922----T:   230175 	 St: 802cef00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   230175----T:   230428 	 St: 802d0700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   230428----T:   230681 	 St: 802d0f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   230681----T:   230934 	 St: 802cc200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   230934----T:   231187 	 St: 802d01c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   231187----T:   231440 	 St: 804c6560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   231440----T:   231693 	 St: 804c6580 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   231693----T:   231946 	 St: 804c6d60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   231946----T:   232199 	 St: 804c6d80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   232199----T:   232452 	 St: 804cc000 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   232452----T:   232705 	 St: 804cc800 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   232705----T:   232958 	 St: 804cc1c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   232958----T:   233211 	 St: 804cc200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   233211----T:   233464 	 St: 804cc9c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   233464----T:   233717 	 St: 804cca00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   233717----T:   233970 	 St: 804c6500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   233970----T:   234223 	 St: 804c6d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   234223----T:   234476 	 St: 804ce1c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   234476----T:   234729 	 St: 804ce200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   234729----T:   234982 	 St: 804ce9c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   234982----T:   235235 	 St: 804cea00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   235235----T:   235488 	 St: 804bc000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   235488----T:   235741 	 St: 804bc800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   235741----T:   235994 	 St: 804cc700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   235994----T:   236247 	 St: 804ccf00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   236247----T:   236500 	 St: 804ce700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   236500----T:   236753 	 St: 804cef00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   236753----T:   237006 	 St: 804d0700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   237006----T:   237259 	 St: 804d0f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   237259----T:   237945 	 St: 802bb000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:   237945----T:   238288 	 St: 802c7000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.231600)
F:   238288----T:   238541 	 St: 804bc000 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   238541----T:   238794 	 St: 804bc800 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   238794----T:   239047 	 St: 804c6500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   239047----T:   239300 	 St: 804c6d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   239300----T:   239553 	 St: 804c6480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   239553----T:   239833 	 St: 802cb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   239833----T:   240611 	 St: 802cd000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(0.525321)
F:   240611----T:   240864 	 St: 804cc200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   240864----T:   241550 	 St: 804bb000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:   241550----T:   241893 	 St: 804c7000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.231600)
F:   241893----T:   242173 	 St: 804cb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   242173----T:   242951 	 St: 804cd000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(0.525321)
F:   248318----T:   248578 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   248578----T:   249402 	 St: 803bc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   249402----T:   249682 	 St: 803cb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   249682----T:   250460 	 St: 803cd000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(0.525321)
F:   250460----T:   250713 	 St: 802dc080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   250713----T:   250966 	 St: 802dc880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   250966----T:   251219 	 St: 802de080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   251219----T:   251472 	 St: 802de880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   251472----T:   251725 	 St: 802dc040 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   251725----T:   251978 	 St: 802dc080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   251978----T:   252231 	 St: 802dc840 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   252231----T:   252484 	 St: 802dc880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   252484----T:   252737 	 St: 802dc200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   252737----T:   252990 	 St: 802dca00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   252990----T:   253243 	 St: 802dc1c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   253243----T:   253496 	 St: 804dc080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   253496----T:   253749 	 St: 804dc880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   253749----T:   254002 	 St: 804de080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   254002----T:   254255 	 St: 804de880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   254255----T:   254508 	 St: 804dc040 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   254508----T:   254761 	 St: 804dc080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   254761----T:   255014 	 St: 804dc840 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   255014----T:   255267 	 St: 804dc880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   255267----T:   255520 	 St: 804dc200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   255520----T:   255773 	 St: 804dca00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   255773----T:   256053 	 St: 802db000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   256053----T:   257575 	 St: 802dd000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(1.027684)
F:   257575----T:   257828 	 St: 804dc000 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   257828----T:   258108 	 St: 804db000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   258108----T:   259630 	 St: 804dd000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(1.027684)
F:   264686----T:   264946 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   264946----T:   266515 	 St: 803dc000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(1.059419)
F:   267333----T:   267586 	 St: 802fc080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   267586----T:   267839 	 St: 802fc880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   267839----T:   268092 	 St: 802fb080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   268092----T:   268345 	 St: 802fb880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   268345----T:   268598 	 St: 802fc180 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   268598----T:   268851 	 St: 802fc980 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   268851----T:   269104 	 St: 802fc100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   269104----T:   269357 	 St: 802fc900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   269357----T:   269610 	 St: 802fd080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   269610----T:   269863 	 St: 802fd880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   269863----T:   270116 	 St: 802fc140 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   270116----T:   270369 	 St: 802fc180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   270369----T:   270622 	 St: 802fc940 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   270622----T:   270875 	 St: 804fc340 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   270875----T:   271128 	 St: 804fc380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   271128----T:   271381 	 St: 804fcb40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   271381----T:   271634 	 St: 804fcb80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   271634----T:   271887 	 St: 804fc080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   271887----T:   272140 	 St: 804fc880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   272140----T:   272393 	 St: 804fc460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   272393----T:   272646 	 St: 804fc480 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   272646----T:   272899 	 St: 804fcc60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   272899----T:   273179 	 St: 802fb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   273179----T:   276204 	 St: 802fd000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(2.042539)
F:   276204----T:   276484 	 St: 804fb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   276484----T:   279509 	 St: 804fd000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(2.042539)
F:   284541----T:   284821 	 St: 803fb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   284821----T:   287846 	 St: 803fd000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(2.042539)
F:   296446----T:   296699 	 St: 8033c040 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   296699----T:   296952 	 St: 8033c080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   296952----T:   297205 	 St: 8033c840 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   297205----T:   297458 	 St: 8033c880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   297458----T:   297711 	 St: 8033e040 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   297711----T:   297964 	 St: 8033e080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   297964----T:   298217 	 St: 8033e840 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   298217----T:   298470 	 St: 8033e880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   298470----T:   298723 	 St: 8033c160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   298723----T:   298976 	 St: 8033c180 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   298976----T:   299229 	 St: 8033c960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   299229----T:   299482 	 St: 8033c980 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   299482----T:   299735 	 St: 8033e160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   299735----T:   299988 	 St: 8033e180 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   299988----T:   300241 	 St: 8033e960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   300241----T:   300494 	 St: 8033e980 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   300494----T:   300747 	 St: 8033b160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   300747----T:   301000 	 St: 8033b180 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   301000----T:   301253 	 St: 8033b960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   301253----T:   301506 	 St: 8033b980 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   301506----T:   301759 	 St: 8033c080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   301759----T:   302012 	 St: 8053c4c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   302012----T:   302265 	 St: 8053c500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   302265----T:   302518 	 St: 8053ccc0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   302518----T:   302771 	 St: 8053cd00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   302771----T:   303024 	 St: 8053c040 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   303024----T:   303277 	 St: 8053c080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   303277----T:   303530 	 St: 8053c840 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   303530----T:   303783 	 St: 8053c880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   303783----T:   304036 	 St: 8053e040 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   304036----T:   304289 	 St: 8053e080 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   304289----T:   304542 	 St: 8053e840 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   304542----T:   304795 	 St: 8053e880 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   304795----T:   305048 	 St: 8053c160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   305048----T:   305328 	 St: 8033b000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   305328----T:   311364 	 St: 8033d000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(4.075624)
F:   311364----T:   311644 	 St: 8053b000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   311644----T:   317680 	 St: 8053d000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(4.075624)
F:   322647----T:   322907 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   322907----T:   323167 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   323167----T:   323427 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   323427----T:   323687 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   323687----T:   323947 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   323947----T:   324207 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   324207----T:   324467 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   324467----T:   324727 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   324727----T:   324987 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   324987----T:   325247 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   325247----T:   325507 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   325507----T:   325767 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   325767----T:   326027 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   326027----T:   326287 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   326287----T:   326547 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   326547----T:   326807 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   326807----T:   327067 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   327067----T:   327327 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   327327----T:   327587 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   327587----T:   327847 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   327847----T:   328107 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   328107----T:   328367 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   328367----T:   328627 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   328627----T:   328887 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   328887----T:   329147 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   329147----T:   329407 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   329407----T:   329667 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   329667----T:   329927 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   329927----T:   330187 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   330187----T:   330447 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   330447----T:   330707 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   330707----T:   330967 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   330967----T:   331227 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   331227----T:   331487 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   331487----T:   331747 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   331747----T:   332007 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   332007----T:   332267 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   332267----T:   332527 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   332527----T:   332787 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   332787----T:   333047 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   333047----T:   333307 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   333307----T:   333567 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   333567----T:   333827 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   333827----T:   334087 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   334087----T:   334347 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   334347----T:   334607 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   334607----T:   334867 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   334867----T:   335127 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   335127----T:   335387 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   335387----T:   335647 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   335647----T:   335907 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   335907----T:   336167 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   336167----T:   336427 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   336427----T:   336687 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   336687----T:   336947 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   336947----T:   337207 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   337207----T:   337467 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   337467----T:   337727 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   337727----T:   337987 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   337987----T:   338247 	 St: 80476000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   338247----T:   338507 	 St: 80478000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   338507----T:   338767 	 St: 80479000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   338767----T:   339027 	 St: 80477000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   339027----T:   339287 	 St: 8047a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   339287----T:   339547 	 St: 8047b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   339547----T:   339807 	 St: 8047c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   339807----T:   340067 	 St: 8047d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   340067----T:   340327 	 St: 8047e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   340327----T:   340587 	 St: 8047f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   340587----T:   340847 	 St: 80480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   340847----T:   341107 	 St: 80481000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   341107----T:   341367 	 St: 80482000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   341367----T:   341627 	 St: 80483000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   341627----T:   341887 	 St: 80484000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   341887----T:   342147 	 St: 80485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   342147----T:   342407 	 St: 80486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   342407----T:   342667 	 St: 80487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   342667----T:   342927 	 St: 80488000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   342927----T:   343187 	 St: 80489000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   343187----T:   343447 	 St: 8048a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   343447----T:   343707 	 St: 8048b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   343707----T:   343967 	 St: 8048c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   343967----T:   344227 	 St: 8048d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   344227----T:   344487 	 St: 8048f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   344487----T:   344747 	 St: 80491000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   344747----T:   345007 	 St: 8048e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   345007----T:   345267 	 St: 80490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   345267----T:   345527 	 St: 80492000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   345527----T:   345787 	 St: 80494000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   345787----T:   346047 	 St: 80495000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   346047----T:   346307 	 St: 80493000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   346307----T:   346567 	 St: 80496000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   346567----T:   346827 	 St: 80497000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   346827----T:   347087 	 St: 80498000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   347087----T:   347347 	 St: 8049a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   347347----T:   347607 	 St: 8049c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   347607----T:   347867 	 St: 80499000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   347867----T:   348127 	 St: 8049e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   348005----T:   348265 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   348127----T:   348387 	 St: 8049b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   348387----T:   348647 	 St: 8049d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   348647----T:   348907 	 St: 8049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   348907----T:   349167 	 St: 804a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   349167----T:   349427 	 St: 804a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   349427----T:   349687 	 St: 804a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   349687----T:   349947 	 St: 804a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   349777----T:   350037 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   349947----T:   350207 	 St: 804a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   350037----T:   350297 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   350207----T:   350467 	 St: 804a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   350297----T:   350557 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   350467----T:   350727 	 St: 804a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   350557----T:   350817 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   350727----T:   350987 	 St: 804a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   350817----T:   351077 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   350987----T:   351247 	 St: 804aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   351077----T:   351337 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   351247----T:   351507 	 St: 804a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   351337----T:   351597 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   351507----T:   351767 	 St: 804a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   351597----T:   351857 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   351767----T:   352027 	 St: 804ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   351857----T:   352117 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   352027----T:   352287 	 St: 804ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   352117----T:   352377 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   352287----T:   352547 	 St: 804ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   352377----T:   352637 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   352547----T:   352807 	 St: 804b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   352637----T:   352897 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   352807----T:   353067 	 St: 804ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   352897----T:   353157 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   353067----T:   353327 	 St: 804af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   353157----T:   353417 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   353327----T:   353587 	 St: 804b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   353417----T:   353677 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   353587----T:   353847 	 St: 804b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   353677----T:   353937 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   353847----T:   354107 	 St: 804b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   353937----T:   354197 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   354107----T:   354367 	 St: 804b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   354197----T:   354457 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   354367----T:   354627 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   354457----T:   354717 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   354627----T:   354887 	 St: 804b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   354887----T:   355147 	 St: 804b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   355147----T:   355407 	 St: 804b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   355407----T:   355667 	 St: 804ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   355667----T:   355927 	 St: 804b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   356238----T:   356498 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   356238----T:   357062 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   357322----T:   357582 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   357322----T:   358146 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   358406----T:   358666 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   358406----T:   359975 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(1.059419)
F:   360235----T:   360495 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   360235----T:   363307 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(2.074274)
F:   363567----T:   363827 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   363567----T:   368709 	 St: 0 Sz: 438272 	 Sm: 0 	 T: device_sync(3.471978)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 134088(cycle), 90.538826(us)
Tot_kernel_exec_time_and_fault_time: 9597678(cycle), 6480.539062(us)
Tot_memcpy_h2d_time: 67576(cycle), 45.628628(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 67576(cycle), 45.628628(us)
Tot_devicesync_time: 12731(cycle), 8.596219(us)
Tot_writeback_time: 5200(cycle), 3.511141(us)
Tot_rdma_time: 34661(cycle), 23.403782(us)
Tot_memcpy_d2h_sync_wb_time: 17931(cycle), 12.107360(us)
GPGPU-Sim: *** exit detected ***
