//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-27506705
// Cuda compilation tools, release 10.2, V10.2.89
// Based on LLVM 3.4svn
//

.version 6.5
.target sm_30
.address_size 64

	// .globl	_Z4testPiS_

.visible .entry _Z4testPiS_(
	.param .u64 _Z4testPiS__param_0,
	.param .u64 _Z4testPiS__param_1
)
{
	.local .align 16 .b8 	__local_depot0[4000];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<2>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<10>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd2, [_Z4testPiS__param_0];
	ld.param.u64 	%rd1, [_Z4testPiS__param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.global.u32 	%r1, [%rd3];
	setp.gt.s32	%p1, %r1, -1;
	@%p1 bra 	BB0_2;

	add.u64 	%rd5, %SPL, 0;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r2, 0;
	st.local.u32 	[%rd5], %r2;
	mov.u32 	%r3, %tid.x;
	mul.wide.u32 	%rd7, %r3, 4;
	add.s64 	%rd8, %rd5, %rd7;
	ld.local.u32 	%r4, [%rd8];
	add.s64 	%rd9, %rd6, %rd7;
	st.global.u32 	[%rd9], %r4;

BB0_2:
	ret;
}


