; ModuleID = '/llk/IR_all_yes/drivers/gpu/drm/radeon/si.c_pt.bc'
source_filename = "../drivers/gpu/drm/radeon/si.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.arm_delay_ops = type { ptr, ptr, ptr, i32 }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.cs_section_def = type { ptr, i32 }
%struct.cs_extent_def = type { ptr, i32, i32 }
%struct.radeon_device = type { ptr, ptr, ptr, ptr, %struct.rw_semaphore, %union.radeon_asic_config, i32, i32, i32, i32, i32, i32, i32, ptr, i8, i16, ptr, i32, i32, %struct.spinlock, %struct.spinlock, %struct.spinlock, %struct.spinlock, %struct.spinlock, %struct.spinlock, %struct.spinlock, %struct.spinlock, %struct.spinlock, %struct.spinlock, %struct.spinlock, %struct.spinlock, ptr, ptr, ptr, ptr, ptr, i32, ptr, ptr, ptr, i32, %struct.radeon_clock, %struct.radeon_mc, %struct.radeon_gart, %struct.radeon_mode_info, %struct.radeon_scratch, %struct.radeon_doorbell, %struct.radeon_mman, [8 x %struct.radeon_fence_driver], %struct.wait_queue_head, i64, %struct.mutex, [8 x %struct.radeon_ring], i8, %struct.radeon_sa_manager, %struct.radeon_irq, ptr, %struct.radeon_gem, %struct.radeon_pm, %struct.radeon_uvd, %struct.radeon_vce, [8 x i32], %struct.radeon_wb, %struct.radeon_dummy_page, i8, i8, i8, i8, i8, i8, [8 x %struct.radeon_surface_reg], ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i8, %struct.r600_vram_scratch, i32, %struct.r600_ih, %struct.radeon_rlc, %struct.radeon_mec, %struct.delayed_work, %struct.work_struct, %struct.work_struct, i32, %struct.mutex, i8, i8, %struct.r600_audio, %struct.notifier_block, ptr, ptr, [16 x ptr], %struct.radeon_vm_manager, %struct.mutex, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic_t, %struct.radeon_atif, %struct.radeon_atcs, %struct.mutex, i32, i32, %struct.dev_pm_domain, i8, i32, i64, i64 }
%struct.rw_semaphore = type { %struct.atomic_t, %struct.atomic_t, %struct.optimistic_spin_queue, %struct.raw_spinlock, %struct.list_head, ptr, %struct.lockdep_map }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon.1 }
%union.anon.1 = type { i32 }
%struct.list_head = type { ptr, ptr }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%union.radeon_asic_config = type { %struct.cik_asic }
%struct.cik_asic = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [32 x i32], [16 x i32], i32 }
%struct.spinlock = type { %union.anon.0 }
%union.anon.0 = type { %struct.raw_spinlock }
%struct.radeon_clock = type { %struct.radeon_pll, %struct.radeon_pll, %struct.radeon_pll, %struct.radeon_pll, %struct.radeon_pll, i32, i32, i32, i32, i32, i32, i32 }
%struct.radeon_pll = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.radeon_mc = type { i32, i32, i32, i64, i64, i64, i64, i64, i64, i64, i32, i64, i32, i8, i8, i64, i64 }
%struct.radeon_gart = type { i32, ptr, ptr, i32, i32, i32, ptr, ptr, i8 }
%struct.radeon_mode_info = type { ptr, ptr, i32, i8, [6 x ptr], [7 x ptr], ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, ptr, i16, ptr, i32 }
%struct.radeon_scratch = type { i32, i32, [32 x i8], [32 x i32] }
%struct.radeon_doorbell = type { i32, i32, ptr, i32, [32 x i32] }
%struct.radeon_mman = type { %struct.ttm_device, i8 }
%struct.ttm_device = type { %struct.list_head, ptr, %struct.ttm_resource_manager, [8 x ptr], ptr, %struct.ttm_pool, %struct.spinlock, %struct.list_head, %struct.list_head, ptr, %struct.delayed_work }
%struct.ttm_resource_manager = type { i8, i8, i64, ptr, %struct.spinlock, [4 x %struct.list_head], ptr }
%struct.ttm_pool = type { ptr, i8, i8, [3 x %struct.anon.90] }
%struct.anon.90 = type { [12 x %struct.ttm_pool_type] }
%struct.ttm_pool_type = type { ptr, i32, i32, %struct.list_head, %struct.spinlock, %struct.list_head }
%struct.radeon_fence_driver = type { ptr, i32, i64, ptr, [8 x i64], %struct.atomic64_t, i8, i8, %struct.delayed_work }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.radeon_ring = type { ptr, ptr, ptr, i32, i32, i64, ptr, i32, i32, i32, i32, i32, %struct.atomic_t, %struct.atomic64_t, i64, i32, i32, i8, i32, i32, i64, i64, i32, i32, i32, ptr, i32, i32 }
%struct.radeon_sa_manager = type { %struct.wait_queue_head, ptr, ptr, [8 x %struct.list_head], %struct.list_head, i32, i64, ptr, i32, i32 }
%struct.radeon_irq = type { i8, %struct.spinlock, [8 x %struct.atomic_t], [6 x i8], [6 x %struct.atomic_t], %struct.wait_queue_head, [7 x i8], [7 x i8], %union.radeon_irq_stat_regs, i8 }
%union.radeon_irq_stat_regs = type { %struct.evergreen_irq_stat_regs }
%struct.evergreen_irq_stat_regs = type { [6 x i32], [6 x i32], [6 x i32] }
%struct.radeon_gem = type { %struct.mutex, %struct.list_head }
%struct.radeon_pm = type { %struct.mutex, %struct.rw_semaphore, i32, i32, i32, i8, %union.dfixed, %union.dfixed, %union.dfixed, %union.dfixed, %union.dfixed, %union.dfixed, %union.dfixed, %union.dfixed, %union.dfixed, %union.dfixed, %union.dfixed, %union.dfixed, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i16, i16, i32, i32, i16, i16, ptr, i32, %struct.delayed_work, i32, i32, i32, i8, i8, i32, i32, [7 x %struct.radeon_pm_profile], i32, ptr, i8, i8, i8, i8, i8, i8, %struct.radeon_dpm }
%union.dfixed = type { i32 }
%struct.radeon_pm_profile = type { i32, i32, i32, i32 }
%struct.radeon_dpm = type { ptr, i32, ptr, ptr, ptr, ptr, [6 x %struct.radeon_vce_state], i32, i32, i32, i32, i32, i32, ptr, i32, i32, i32, i32, i32, i8, %struct.radeon_dpm_dynamic_state, %struct.radeon_dpm_fan, i32, i32, i32, i32, i32, i16, i32, i16, i8, i8, i8, i8, i8, %struct.radeon_dpm_thermal, i32, i32, i32 }
%struct.radeon_vce_state = type { i32, i32, i32, i32, i8, i8 }
%struct.radeon_dpm_dynamic_state = type { %struct.radeon_clock_voltage_dependency_table, %struct.radeon_clock_voltage_dependency_table, %struct.radeon_clock_voltage_dependency_table, %struct.radeon_clock_voltage_dependency_table, %struct.radeon_clock_voltage_dependency_table, %struct.radeon_uvd_clock_voltage_dependency_table, %struct.radeon_vce_clock_voltage_dependency_table, %struct.radeon_clock_voltage_dependency_table, %struct.radeon_clock_voltage_dependency_table, %struct.radeon_clock_array, %struct.radeon_clock_array, %struct.radeon_clock_and_voltage_limits, %struct.radeon_clock_and_voltage_limits, i32, i32, i16, i16, %struct.radeon_cac_leakage_table, %struct.radeon_phase_shedding_limits_table, ptr, ptr }
%struct.radeon_uvd_clock_voltage_dependency_table = type { i8, ptr }
%struct.radeon_vce_clock_voltage_dependency_table = type { i8, ptr }
%struct.radeon_clock_voltage_dependency_table = type { i32, ptr }
%struct.radeon_clock_array = type { i32, ptr }
%struct.radeon_clock_and_voltage_limits = type { i32, i32, i16, i16 }
%struct.radeon_cac_leakage_table = type { i32, ptr }
%struct.radeon_phase_shedding_limits_table = type { i32, ptr }
%struct.radeon_dpm_fan = type { i16, i16, i16, i16, i16, i16, i8, i32, i16, i8, i16, i16, i16, i8 }
%struct.radeon_dpm_thermal = type { %struct.work_struct, i32, i32, i8 }
%struct.radeon_uvd = type { i8, ptr, ptr, i64, i32, [30 x %struct.atomic_t], [30 x ptr], [30 x i32], %struct.delayed_work }
%struct.radeon_vce = type { ptr, i64, i32, i32, [16 x %struct.atomic_t], [16 x ptr], [16 x i32], %struct.delayed_work, i32 }
%struct.radeon_wb = type { ptr, ptr, i64, i8, i8 }
%struct.radeon_dummy_page = type { i64, ptr, i32 }
%struct.radeon_surface_reg = type { ptr }
%struct.r600_vram_scratch = type { ptr, ptr, i64 }
%struct.r600_ih = type { ptr, ptr, i32, i32, i64, i32, %struct.atomic_t, i8 }
%struct.radeon_rlc = type { ptr, i64, ptr, ptr, i32, ptr, i64, ptr, ptr, i32, ptr, i64, ptr, i32 }
%struct.radeon_mec = type { ptr, i64, i32, i32, i32 }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.hlist_node = type { ptr, ptr }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.r600_audio = type { i8, [7 x %struct.r600_audio_pin], i32, ptr, ptr, ptr }
%struct.r600_audio_pin = type { i32, i32, i32, i8, i8, i32, i8, i32 }
%struct.notifier_block = type { ptr, ptr, i32 }
%struct.radeon_vm_manager = type { [16 x ptr], i32, i32, i64, i8, [16 x i32] }
%struct.atomic64_t = type { i64 }
%struct.atomic_t = type { i32 }
%struct.radeon_atif = type { %struct.radeon_atif_notifications, %struct.radeon_atif_functions, %struct.radeon_atif_notification_cfg, ptr }
%struct.radeon_atif_notifications = type { i8, i8, i8, i8, i8, i8, i8, i8, i8 }
%struct.radeon_atif_functions = type { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 }
%struct.radeon_atif_notification_cfg = type { i8, i32 }
%struct.radeon_atcs = type { %struct.radeon_atcs_functions }
%struct.radeon_atcs_functions = type { i8, i8, i8, i8 }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.dev_pm_domain = type { %struct.dev_pm_ops, ptr, ptr, ptr, ptr, ptr }
%struct.dev_pm_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.firmware = type { i32, ptr, ptr }
%struct.mc_firmware_header_v1_0 = type { %struct.common_firmware_header, i32, i32 }
%struct.common_firmware_header = type { i32, i32, i16, i16, i16, i16, i32, i32, i32, i32 }
%struct.drm_crtc = type { ptr, ptr, %struct.list_head, ptr, %struct.drm_modeset_lock, %struct.drm_mode_object, ptr, ptr, i32, i32, i32, i8, %struct.drm_display_mode, %struct.drm_display_mode, i32, i32, ptr, i32, ptr, ptr, %struct.drm_object_properties, ptr, ptr, %struct.list_head, %struct.spinlock, ptr, %struct.drm_crtc_crc, i32, %struct.spinlock, i32, [32 x i8], ptr }
%struct.drm_modeset_lock = type { %struct.ww_mutex, %struct.list_head }
%struct.ww_mutex = type { %struct.mutex, ptr, ptr }
%struct.drm_mode_object = type { i32, i32, ptr, %struct.kref, ptr }
%struct.kref = type { %struct.refcount_struct }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.drm_display_mode = type { i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i32, i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i8, i8, %struct.list_head, [32 x i8], i32, i32 }
%struct.drm_object_properties = type { i32, [24 x ptr], [24 x i64] }
%struct.drm_crtc_crc = type { %struct.spinlock, ptr, i8, i8, ptr, i32, i32, i32, %struct.wait_queue_head }
%struct.radeon_crtc = type { %struct.drm_crtc, i32, i8, i8, i8, i32, ptr, i64, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, %union.dfixed, %union.dfixed, %struct.drm_display_mode, i32, ptr, ptr, i32, %struct.radeon_atom_ss, i8, i32, i32, i32, i32, i32, ptr, ptr, i32, i32, i32, i32, %struct.drm_display_mode, i32 }
%struct.radeon_atom_ss = type { i16, i16, i8, i16, i8, i8, i8, i16, i16 }
%struct.dce6_wm_params = type { i32, i32, i32, i32, i32, i32, i32, i8, %union.dfixed, i32, i32, i32, i32 }
%struct.radeon_asic = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.anon.96, %struct.anon.97, [8 x ptr], %struct.anon.98, %struct.anon.99, %struct.anon.100, %struct.anon.101, %struct.anon.102, %struct.anon.103, %struct.anon.104, %struct.anon.105 }
%struct.anon.96 = type { ptr, ptr, ptr }
%struct.anon.97 = type { ptr, ptr, ptr, ptr, ptr, ptr }
%struct.anon.98 = type { ptr, ptr }
%struct.anon.99 = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.anon.100 = type { ptr, i32, ptr, i32, ptr, i32 }
%struct.anon.101 = type { ptr, ptr }
%struct.anon.102 = type { ptr, ptr, ptr, ptr }
%struct.anon.103 = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.anon.104 = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.anon.105 = type { ptr, ptr }
%struct.radeon_fence = type { %struct.dma_fence, ptr, i64, i32, i8, %struct.wait_queue_entry }
%struct.dma_fence = type { ptr, ptr, %union.anon.84, i64, i64, i32, %struct.kref, i32 }
%union.anon.84 = type { i64 }
%struct.wait_queue_entry = type { i32, ptr, ptr, %struct.list_head }
%struct.radeon_ib = type { ptr, i32, i64, ptr, i32, ptr, ptr, i8, %struct.radeon_sync }
%struct.radeon_sync = type { [4 x ptr], [8 x ptr], ptr }
%struct.radeon_vm = type { %struct.mutex, %struct.rb_root_cached, %struct.spinlock, %struct.list_head, %struct.list_head, %struct.list_head, ptr, i32, ptr, ptr, [8 x %struct.radeon_vm_id] }
%struct.rb_root_cached = type { %struct.rb_root, ptr }
%struct.rb_root = type { ptr }
%struct.radeon_vm_id = type { i32, i64, ptr, ptr }
%struct.evergreen_mc_save = type { i32, i32, [6 x i8] }
%struct.pci_dev = type <{ %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i16, i16, i16, i16, i32, i8, i8, i16, ptr, ptr, ptr, i32, i8, i8, i8, i8, i8, i8, i16, ptr, ptr, i64, %struct.device_dma_parameters, i32, i8, i8, i24, [2 x i8], i32, i32, ptr, i8, i8, i16, i8, [3 x i8], i32, %struct.device, i32, i32, [17 x %struct.resource], i8, [5 x i8], i16, %struct.atomic_t, [16 x i32], %struct.hlist_head, i32, [17 x ptr], [17 x ptr], i8, i8, [2 x i8], ptr, %struct.raw_spinlock, %struct.pci_vpd, i16, i8, i8, %union.anon.88, i16, i8, i8, i16, [2 x i8], i32, i8, i8, i16, i16, i16, i32, i32, ptr, i32, [7 x i8], i8 }>
%struct.device_dma_parameters = type { i32, i32, i32 }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.resource = type { i32, i32, ptr, i32, i32, ptr, ptr, ptr }
%struct.hlist_head = type { ptr }
%struct.pci_vpd = type { %struct.mutex, i32, i8 }
%union.anon.88 = type { ptr }
%struct.pci_bus = type { %struct.list_head, ptr, %struct.list_head, %struct.list_head, ptr, %struct.list_head, [4 x ptr], %struct.list_head, %struct.resource, ptr, ptr, ptr, i8, i8, i8, i8, i32, [48 x i8], i16, i16, ptr, %struct.device, ptr, ptr, i8 }
%struct.radeon_asic_ring = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }

@__UNIQUE_ID_firmware324 = internal constant [38 x i8] c"radeon.firmware=radeon/TAHITI_pfp.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware325 = internal constant [37 x i8] c"radeon.firmware=radeon/TAHITI_me.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware326 = internal constant [37 x i8] c"radeon.firmware=radeon/TAHITI_ce.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware327 = internal constant [37 x i8] c"radeon.firmware=radeon/TAHITI_mc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware328 = internal constant [38 x i8] c"radeon.firmware=radeon/TAHITI_mc2.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware329 = internal constant [38 x i8] c"radeon.firmware=radeon/TAHITI_rlc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware330 = internal constant [38 x i8] c"radeon.firmware=radeon/TAHITI_smc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware331 = internal constant [38 x i8] c"radeon.firmware=radeon/tahiti_pfp.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware332 = internal constant [37 x i8] c"radeon.firmware=radeon/tahiti_me.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware333 = internal constant [37 x i8] c"radeon.firmware=radeon/tahiti_ce.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware334 = internal constant [37 x i8] c"radeon.firmware=radeon/tahiti_mc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware335 = internal constant [38 x i8] c"radeon.firmware=radeon/tahiti_rlc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware336 = internal constant [38 x i8] c"radeon.firmware=radeon/tahiti_smc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware337 = internal constant [40 x i8] c"radeon.firmware=radeon/PITCAIRN_pfp.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware338 = internal constant [39 x i8] c"radeon.firmware=radeon/PITCAIRN_me.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware339 = internal constant [39 x i8] c"radeon.firmware=radeon/PITCAIRN_ce.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware340 = internal constant [39 x i8] c"radeon.firmware=radeon/PITCAIRN_mc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware341 = internal constant [40 x i8] c"radeon.firmware=radeon/PITCAIRN_mc2.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware342 = internal constant [40 x i8] c"radeon.firmware=radeon/PITCAIRN_rlc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware343 = internal constant [40 x i8] c"radeon.firmware=radeon/PITCAIRN_smc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware344 = internal constant [40 x i8] c"radeon.firmware=radeon/pitcairn_pfp.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware345 = internal constant [39 x i8] c"radeon.firmware=radeon/pitcairn_me.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware346 = internal constant [39 x i8] c"radeon.firmware=radeon/pitcairn_ce.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware347 = internal constant [39 x i8] c"radeon.firmware=radeon/pitcairn_mc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware348 = internal constant [40 x i8] c"radeon.firmware=radeon/pitcairn_rlc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware349 = internal constant [40 x i8] c"radeon.firmware=radeon/pitcairn_smc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware350 = internal constant [42 x i8] c"radeon.firmware=radeon/pitcairn_k_smc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware351 = internal constant [37 x i8] c"radeon.firmware=radeon/VERDE_pfp.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware352 = internal constant [36 x i8] c"radeon.firmware=radeon/VERDE_me.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware353 = internal constant [36 x i8] c"radeon.firmware=radeon/VERDE_ce.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware354 = internal constant [36 x i8] c"radeon.firmware=radeon/VERDE_mc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware355 = internal constant [37 x i8] c"radeon.firmware=radeon/VERDE_mc2.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware356 = internal constant [37 x i8] c"radeon.firmware=radeon/VERDE_rlc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware357 = internal constant [37 x i8] c"radeon.firmware=radeon/VERDE_smc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware358 = internal constant [37 x i8] c"radeon.firmware=radeon/verde_pfp.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware359 = internal constant [36 x i8] c"radeon.firmware=radeon/verde_me.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware360 = internal constant [36 x i8] c"radeon.firmware=radeon/verde_ce.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware361 = internal constant [36 x i8] c"radeon.firmware=radeon/verde_mc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware362 = internal constant [37 x i8] c"radeon.firmware=radeon/verde_rlc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware363 = internal constant [37 x i8] c"radeon.firmware=radeon/verde_smc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware364 = internal constant [39 x i8] c"radeon.firmware=radeon/verde_k_smc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware365 = internal constant [37 x i8] c"radeon.firmware=radeon/OLAND_pfp.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware366 = internal constant [36 x i8] c"radeon.firmware=radeon/OLAND_me.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware367 = internal constant [36 x i8] c"radeon.firmware=radeon/OLAND_ce.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware368 = internal constant [36 x i8] c"radeon.firmware=radeon/OLAND_mc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware369 = internal constant [37 x i8] c"radeon.firmware=radeon/OLAND_mc2.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware370 = internal constant [37 x i8] c"radeon.firmware=radeon/OLAND_rlc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware371 = internal constant [37 x i8] c"radeon.firmware=radeon/OLAND_smc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware372 = internal constant [37 x i8] c"radeon.firmware=radeon/oland_pfp.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware373 = internal constant [36 x i8] c"radeon.firmware=radeon/oland_me.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware374 = internal constant [36 x i8] c"radeon.firmware=radeon/oland_ce.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware375 = internal constant [36 x i8] c"radeon.firmware=radeon/oland_mc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware376 = internal constant [37 x i8] c"radeon.firmware=radeon/oland_rlc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware377 = internal constant [37 x i8] c"radeon.firmware=radeon/oland_smc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware378 = internal constant [39 x i8] c"radeon.firmware=radeon/oland_k_smc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware379 = internal constant [38 x i8] c"radeon.firmware=radeon/HAINAN_pfp.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware380 = internal constant [37 x i8] c"radeon.firmware=radeon/HAINAN_me.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware381 = internal constant [37 x i8] c"radeon.firmware=radeon/HAINAN_ce.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware382 = internal constant [37 x i8] c"radeon.firmware=radeon/HAINAN_mc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware383 = internal constant [38 x i8] c"radeon.firmware=radeon/HAINAN_mc2.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware384 = internal constant [38 x i8] c"radeon.firmware=radeon/HAINAN_rlc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware385 = internal constant [38 x i8] c"radeon.firmware=radeon/HAINAN_smc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware386 = internal constant [38 x i8] c"radeon.firmware=radeon/hainan_pfp.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware387 = internal constant [37 x i8] c"radeon.firmware=radeon/hainan_me.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware388 = internal constant [37 x i8] c"radeon.firmware=radeon/hainan_ce.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware389 = internal constant [37 x i8] c"radeon.firmware=radeon/hainan_mc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware390 = internal constant [38 x i8] c"radeon.firmware=radeon/hainan_rlc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware391 = internal constant [38 x i8] c"radeon.firmware=radeon/hainan_smc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware392 = internal constant [40 x i8] c"radeon.firmware=radeon/hainan_k_smc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware393 = internal constant [41 x i8] c"radeon.firmware=radeon/banks_k_2_smc.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware394 = internal constant [35 x i8] c"radeon.firmware=radeon/si58_mc.bin\00", section ".modinfo", align 1
@tahiti_io_mc_regs = internal constant { [36 x [2 x i32]], [64 x i8] } { [36 x [2 x i32]] [[2 x i32] [i32 111, i32 50610176], [2 x i32] [i32 112, i32 75546648], [2 x i32] [i32 113, i32 64], [2 x i32] [i32 114, i32 16777216], [2 x i32] [i32 116, i32 255], [2 x i32] [i32 117, i32 1324032], [2 x i32] [i32 118, i32 149686272], [2 x i32] [i32 119, i32 67109068], [2 x i32] [i32 121, i32 0], [2 x i32] [i32 122, i32 553649161], [2 x i32] [i32 124, i32 0], [2 x i32] [i32 125, i32 -402653184], [2 x i32] [i32 126, i32 71567528], [2 x i32] [i32 127, i32 3], [2 x i32] [i32 128, i32 0], [2 x i32] [i32 129, i32 16777216], [2 x i32] [i32 130, i32 33554432], [2 x i32] [i32 131, i32 0], [2 x i32] [i32 132, i32 -470555404], [2 x i32] [i32 133, i32 335908], [2 x i32] [i32 135, i32 0], [2 x i32] [i32 136, i32 1711498755], [2 x i32] [i32 137, i32 16777216], [2 x i32] [i32 139, i32 470417408], [2 x i32] [i32 140, i32 -16711680], [2 x i32] [i32 142, i32 -4097], [2 x i32] [i32 143, i32 -790529], [2 x i32] [i32 144, i32 -790593], [2 x i32] [i32 148, i32 1052929], [2 x i32] [i32 149, i32 4095], [2 x i32] [i32 150, i32 1142783], [2 x i32] [i32 151, i32 1610678272], [2 x i32] [i32 152, i32 268500992], [2 x i32] [i32 153, i32 24576], [2 x i32] [i32 154, i32 4096], [2 x i32] [i32 159, i32 10974208]], [64 x i8] zeroinitializer }, align 32
@pitcairn_io_mc_regs = internal constant { [36 x [2 x i32]], [64 x i8] } { [36 x [2 x i32]] [[2 x i32] [i32 111, i32 50610176], [2 x i32] [i32 112, i32 75546648], [2 x i32] [i32 113, i32 64], [2 x i32] [i32 114, i32 16777216], [2 x i32] [i32 116, i32 255], [2 x i32] [i32 117, i32 1324032], [2 x i32] [i32 118, i32 149686272], [2 x i32] [i32 119, i32 67109068], [2 x i32] [i32 121, i32 0], [2 x i32] [i32 122, i32 553649161], [2 x i32] [i32 124, i32 0], [2 x i32] [i32 125, i32 -402653184], [2 x i32] [i32 126, i32 71567528], [2 x i32] [i32 127, i32 3], [2 x i32] [i32 128, i32 0], [2 x i32] [i32 129, i32 16777216], [2 x i32] [i32 130, i32 33554432], [2 x i32] [i32 131, i32 0], [2 x i32] [i32 132, i32 -470555404], [2 x i32] [i32 133, i32 335908], [2 x i32] [i32 135, i32 0], [2 x i32] [i32 136, i32 1711498755], [2 x i32] [i32 137, i32 16777216], [2 x i32] [i32 139, i32 470417408], [2 x i32] [i32 140, i32 -16711680], [2 x i32] [i32 142, i32 -4097], [2 x i32] [i32 143, i32 -790529], [2 x i32] [i32 144, i32 -790593], [2 x i32] [i32 148, i32 1052929], [2 x i32] [i32 149, i32 4095], [2 x i32] [i32 150, i32 1142783], [2 x i32] [i32 151, i32 1610678272], [2 x i32] [i32 152, i32 268500992], [2 x i32] [i32 153, i32 24576], [2 x i32] [i32 154, i32 4096], [2 x i32] [i32 159, i32 10777600]], [64 x i8] zeroinitializer }, align 32
@verde_io_mc_regs = internal constant { [36 x [2 x i32]], [64 x i8] } { [36 x [2 x i32]] [[2 x i32] [i32 111, i32 50610176], [2 x i32] [i32 112, i32 75546648], [2 x i32] [i32 113, i32 64], [2 x i32] [i32 114, i32 16777216], [2 x i32] [i32 116, i32 255], [2 x i32] [i32 117, i32 1324032], [2 x i32] [i32 118, i32 149686272], [2 x i32] [i32 119, i32 67109068], [2 x i32] [i32 121, i32 0], [2 x i32] [i32 122, i32 553649161], [2 x i32] [i32 124, i32 0], [2 x i32] [i32 125, i32 -402653184], [2 x i32] [i32 126, i32 71567528], [2 x i32] [i32 127, i32 3], [2 x i32] [i32 128, i32 0], [2 x i32] [i32 129, i32 16777216], [2 x i32] [i32 130, i32 33554432], [2 x i32] [i32 131, i32 0], [2 x i32] [i32 132, i32 -470555404], [2 x i32] [i32 133, i32 335908], [2 x i32] [i32 135, i32 0], [2 x i32] [i32 136, i32 1711498755], [2 x i32] [i32 137, i32 16777216], [2 x i32] [i32 139, i32 470417408], [2 x i32] [i32 140, i32 -16711680], [2 x i32] [i32 142, i32 -4097], [2 x i32] [i32 143, i32 -790529], [2 x i32] [i32 144, i32 -790593], [2 x i32] [i32 148, i32 1052929], [2 x i32] [i32 149, i32 4095], [2 x i32] [i32 150, i32 1142783], [2 x i32] [i32 151, i32 1610678272], [2 x i32] [i32 152, i32 268500992], [2 x i32] [i32 153, i32 24576], [2 x i32] [i32 154, i32 4096], [2 x i32] [i32 159, i32 10712064]], [64 x i8] zeroinitializer }, align 32
@oland_io_mc_regs = internal constant { [36 x [2 x i32]], [64 x i8] } { [36 x [2 x i32]] [[2 x i32] [i32 111, i32 50610176], [2 x i32] [i32 112, i32 75546648], [2 x i32] [i32 113, i32 64], [2 x i32] [i32 114, i32 16777216], [2 x i32] [i32 116, i32 255], [2 x i32] [i32 117, i32 1324032], [2 x i32] [i32 118, i32 149686272], [2 x i32] [i32 119, i32 67109068], [2 x i32] [i32 121, i32 0], [2 x i32] [i32 122, i32 553649161], [2 x i32] [i32 124, i32 0], [2 x i32] [i32 125, i32 -402653184], [2 x i32] [i32 126, i32 71567528], [2 x i32] [i32 127, i32 3], [2 x i32] [i32 128, i32 0], [2 x i32] [i32 129, i32 16777216], [2 x i32] [i32 130, i32 33554432], [2 x i32] [i32 131, i32 0], [2 x i32] [i32 132, i32 -470555404], [2 x i32] [i32 133, i32 335908], [2 x i32] [i32 135, i32 0], [2 x i32] [i32 136, i32 1711498755], [2 x i32] [i32 137, i32 16777216], [2 x i32] [i32 139, i32 470417408], [2 x i32] [i32 140, i32 -16711680], [2 x i32] [i32 142, i32 -4097], [2 x i32] [i32 143, i32 -790529], [2 x i32] [i32 144, i32 -790593], [2 x i32] [i32 148, i32 1052929], [2 x i32] [i32 149, i32 4095], [2 x i32] [i32 150, i32 1142783], [2 x i32] [i32 151, i32 1610678272], [2 x i32] [i32 152, i32 268500992], [2 x i32] [i32 153, i32 24576], [2 x i32] [i32 154, i32 4096], [2 x i32] [i32 159, i32 10581808]], [64 x i8] zeroinitializer }, align 32
@hainan_io_mc_regs = internal constant { [36 x [2 x i32]], [64 x i8] } { [36 x [2 x i32]] [[2 x i32] [i32 111, i32 50610176], [2 x i32] [i32 112, i32 75546648], [2 x i32] [i32 113, i32 64], [2 x i32] [i32 114, i32 16777216], [2 x i32] [i32 116, i32 255], [2 x i32] [i32 117, i32 1324032], [2 x i32] [i32 118, i32 149686272], [2 x i32] [i32 119, i32 67109068], [2 x i32] [i32 121, i32 0], [2 x i32] [i32 122, i32 553649161], [2 x i32] [i32 124, i32 0], [2 x i32] [i32 125, i32 -402653184], [2 x i32] [i32 126, i32 71567528], [2 x i32] [i32 127, i32 3], [2 x i32] [i32 128, i32 0], [2 x i32] [i32 129, i32 16777216], [2 x i32] [i32 130, i32 33554432], [2 x i32] [i32 131, i32 0], [2 x i32] [i32 132, i32 -470555404], [2 x i32] [i32 133, i32 335908], [2 x i32] [i32 135, i32 0], [2 x i32] [i32 136, i32 1711498755], [2 x i32] [i32 137, i32 16777216], [2 x i32] [i32 139, i32 470417408], [2 x i32] [i32 140, i32 -16711680], [2 x i32] [i32 142, i32 -4097], [2 x i32] [i32 143, i32 -790529], [2 x i32] [i32 144, i32 -790593], [2 x i32] [i32 148, i32 1052929], [2 x i32] [i32 149, i32 4095], [2 x i32] [i32 150, i32 1142783], [2 x i32] [i32 151, i32 1610678272], [2 x i32] [i32 152, i32 268500992], [2 x i32] [i32 153, i32 24576], [2 x i32] [i32 154, i32 4096], [2 x i32] [i32 159, i32 10516272]], [64 x i8] zeroinitializer }, align 32
@arm_delay_ops = external dso_local local_unnamed_addr global %struct.arm_delay_ops, align 4
@.str = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"MC busy: 0x%08X, clearing.\0A\00", [36 x i8] zeroinitializer }, align 32
@radeon_hard_reset = external dso_local local_unnamed_addr global i32, align 4
@si_vram_gtt_location._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.2, ptr @.str.3, i32 4192, ptr @.str.4, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"limiting VRAM\0A\00", [17 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"si_vram_gtt_location\00", [43 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"drivers/gpu/drm/radeon/si.c\00", [36 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\014\00", [29 x i8] zeroinitializer }, align 32
@.str.5 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"%s %s: \00", [24 x i8] zeroinitializer }, align 32
@si_vram_gtt_location._entry_ptr = internal global ptr @si_vram_gtt_location._entry, section ".printk_index", align 4
@si_ib_parse._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.6, ptr @.str.7, ptr @.str.3, i32 4744, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.6 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"Packet0 not allowed!\0A\00", [42 x i8] zeroinitializer }, align 32
@.str.7 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"si_ib_parse\00", [20 x i8] zeroinitializer }, align 32
@.str.8 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\013\00", [29 x i8] zeroinitializer }, align 32
@si_ib_parse._entry_ptr = internal global ptr @si_ib_parse._entry, section ".printk_index", align 4
@si_ib_parse._entry.9 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.10, ptr @.str.7, ptr @.str.3, i32 4764, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.10 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"Non-PM4 ring %d !\0A\00", [45 x i8] zeroinitializer }, align 32
@si_ib_parse._entry_ptr.11 = internal global ptr @si_ib_parse._entry.9, section ".printk_index", align 4
@si_ib_parse._entry.12 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.13, ptr @.str.7, ptr @.str.3, i32 4772, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.13 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"Unknown packet type %d !\0A\00", [38 x i8] zeroinitializer }, align 32
@si_ib_parse._entry_ptr.14 = internal global ptr @si_ib_parse._entry.12, section ".printk_index", align 4
@si_ib_parse._entry.15 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.16, ptr @.str.7, ptr @.str.3, i32 4779, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.16 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"\090x%08x <---\0A\00", [18 x i8] zeroinitializer }, align 32
@si_ib_parse._entry_ptr.17 = internal global ptr @si_ib_parse._entry.15, section ".printk_index", align 4
@si_ib_parse._entry.18 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.19, ptr @.str.7, ptr @.str.3, i32 4781, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.19 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"\090x%08x\0A\00", [23 x i8] zeroinitializer }, align 32
@si_ib_parse._entry_ptr.20 = internal global ptr @si_ib_parse._entry.18, section ".printk_index", align 4
@.str.21 = internal constant { [54 x i8], [42 x i8] } { [54 x i8] c"Can't enable IRQ/MSI because no handler is installed\0A\00", [42 x i8] zeroinitializer }, align 32
@.str.22 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"si_irq_set: sw int gfx\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.23 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"si_irq_set: sw int cp1\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.24 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"si_irq_set: sw int cp2\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.25 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"si_irq_set: sw int dma\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.26 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"si_irq_set: sw int dma1\0A\00", [39 x i8] zeroinitializer }, align 32
@.str.27 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"dpm thermal\0A\00", [19 x i8] zeroinitializer }, align 32
@crtc_offsets = internal constant { [6 x i32], [40 x i8] } { [6 x i32] [i32 0, i32 3072, i32 38912, i32 41984, i32 45056, i32 48128], [40 x i8] zeroinitializer }, align 32
@.str.28 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"vblank\00", [25 x i8] zeroinitializer }, align 32
@.str.29 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"HPD\00", [28 x i8] zeroinitializer }, align 32
@.str.30 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"si_irq_process start: rptr %d, wptr %d\0A\00", [56 x i8] zeroinitializer }, align 32
@.str.31 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"vline\00", [26 x i8] zeroinitializer }, align 32
@.str.32 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"Unhandled interrupt: %d %d\0A\00", [36 x i8] zeroinitializer }, align 32
@.str.33 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"IH: D%d %s - IH event w/o asserted irq bit?\0A\00", [51 x i8] zeroinitializer }, align 32
@.str.34 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"IH: D%d %s\0A\00", [20 x i8] zeroinitializer }, align 32
@.str.35 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"IH: D%d flip\0A\00", [18 x i8] zeroinitializer }, align 32
@radeon_use_pflipirq = external dso_local local_unnamed_addr global i32, align 4
@.str.36 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"HPD_RX\00", [25 x i8] zeroinitializer }, align 32
@.str.37 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"IH: IH event w/o asserted irq bit?\0A\00", [60 x i8] zeroinitializer }, align 32
@.str.38 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"IH: %s%d\0A\00", [22 x i8] zeroinitializer }, align 32
@.str.39 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"SRBM_READ_ERROR: 0x%x\0A\00", [41 x i8] zeroinitializer }, align 32
@.str.40 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"IH: UVD int: 0x%08x\0A\00", [43 x i8] zeroinitializer }, align 32
@si_irq_process._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.41, ptr @.str.42, ptr @.str.3, i32 6373, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.41 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"GPU fault detected: %d 0x%08x\0A\00", [33 x i8] zeroinitializer }, align 32
@.str.42 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"si_irq_process\00", [17 x i8] zeroinitializer }, align 32
@si_irq_process._entry_ptr = internal global ptr @si_irq_process._entry, section ".printk_index", align 4
@si_irq_process._entry.43 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.44, ptr @.str.42, ptr @.str.3, i32 6375, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.44 = internal constant { [46 x i8], [50 x i8] } { [46 x i8] c"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\0A\00", [50 x i8] zeroinitializer }, align 32
@si_irq_process._entry_ptr.45 = internal global ptr @si_irq_process._entry.43, section ".printk_index", align 4
@si_irq_process._entry.46 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.47, ptr @.str.42, ptr @.str.3, i32 6377, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.47 = internal constant { [46 x i8], [50 x i8] } { [46 x i8] c"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\0A\00", [50 x i8] zeroinitializer }, align 32
@si_irq_process._entry_ptr.48 = internal global ptr @si_irq_process._entry.46, section ".printk_index", align 4
@.str.49 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"IH: CP EOP\0A\00", [20 x i8] zeroinitializer }, align 32
@.str.50 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"IH: DMA trap\0A\00", [18 x i8] zeroinitializer }, align 32
@.str.51 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"IH: thermal low to high\0A\00", [39 x i8] zeroinitializer }, align 32
@.str.52 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"IH: thermal high to low\0A\00", [39 x i8] zeroinitializer }, align 32
@.str.53 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"IH: GUI idle\0A\00", [18 x i8] zeroinitializer }, align 32
@.str.54 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"IH: DMA1 trap\0A\00", [17 x i8] zeroinitializer }, align 32
@.str.55 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"si startup failed on resume\0A\00", [35 x i8] zeroinitializer }, align 32
@si_init._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.56, ptr @.str.57, ptr @.str.3, i32 6834, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.56 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"Expecting atombios for cayman GPU\0A\00", [61 x i8] zeroinitializer }, align 32
@.str.57 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"si_init\00", [24 x i8] zeroinitializer }, align 32
@si_init._entry_ptr = internal global ptr @si_init._entry, section ".printk_index", align 4
@si_init._entry.58 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.59, ptr @.str.57, ptr @.str.3, i32 6844, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.59 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"Card not posted and no BIOS - ignoring\0A\00", [56 x i8] zeroinitializer }, align 32
@si_init._entry_ptr.60 = internal global ptr @si_init._entry.58, section ".printk_index", align 4
@si_init._entry.61 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.62, ptr @.str.57, ptr @.str.3, i32 6847, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.62 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"\016[drm] GPU not posted. posting now...\0A\00", [56 x i8] zeroinitializer }, align 32
@si_init._entry_ptr.63 = internal global ptr @si_init._entry.61, section ".printk_index", align 4
@.str.64 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"Failed to load firmware!\0A\00", [38 x i8] zeroinitializer }, align 32
@si_init._entry.65 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.66, ptr @.str.57, ptr @.str.3, i32 6916, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.66 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"disabling GPU acceleration\0A\00", [36 x i8] zeroinitializer }, align 32
@si_init._entry_ptr.67 = internal global ptr @si_init._entry.65, section ".printk_index", align 4
@.str.68 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"radeon: MC ucode required for NI+.\0A\00", [60 x i8] zeroinitializer }, align 32
@.str.69 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"force priority to high\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.70 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"radeon: writing more dwords to the ring than expected!\0A\00", [40 x i8] zeroinitializer }, align 32
@si_gpu_pci_config_reset._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.71, ptr @.str.72, ptr @.str.3, i32 4035, ptr @.str.73, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.71 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"GPU pci config reset\0A\00", [42 x i8] zeroinitializer }, align 32
@.str.72 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"si_gpu_pci_config_reset\00", [40 x i8] zeroinitializer }, align 32
@.str.73 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\016\00", [29 x i8] zeroinitializer }, align 32
@si_gpu_pci_config_reset._entry_ptr = internal global ptr @si_gpu_pci_config_reset._entry, section ".printk_index", align 4
@si_gpu_pci_config_reset._entry.74 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.75, ptr @.str.72, ptr @.str.3, i32 4063, ptr @.str.4, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.75 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"Wait for MC idle timed out !\0A\00", [34 x i8] zeroinitializer }, align 32
@si_gpu_pci_config_reset._entry_ptr.76 = internal global ptr @si_gpu_pci_config_reset._entry.74, section ".printk_index", align 4
@si_gpu_soft_reset._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.77, ptr @.str.78, ptr @.str.3, i32 3859, ptr @.str.73, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.77 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"GPU softreset: 0x%08X\0A\00", [41 x i8] zeroinitializer }, align 32
@.str.78 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"si_gpu_soft_reset\00", [46 x i8] zeroinitializer }, align 32
@si_gpu_soft_reset._entry_ptr = internal global ptr @si_gpu_soft_reset._entry, section ".printk_index", align 4
@si_gpu_soft_reset._entry.79 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.44, ptr @.str.78, ptr @.str.3, i32 3863, ptr @.str.73, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@si_gpu_soft_reset._entry_ptr.80 = internal global ptr @si_gpu_soft_reset._entry.79, section ".printk_index", align 4
@si_gpu_soft_reset._entry.81 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.47, ptr @.str.78, ptr @.str.3, i32 3865, ptr @.str.73, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@si_gpu_soft_reset._entry_ptr.82 = internal global ptr @si_gpu_soft_reset._entry.81, section ".printk_index", align 4
@si_gpu_soft_reset._entry.83 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.84, ptr @.str.78, ptr @.str.3, i32 3894, ptr @.str.4, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.84 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"Wait for MC idle timedout !\0A\00", [35 x i8] zeroinitializer }, align 32
@si_gpu_soft_reset._entry_ptr.85 = internal global ptr @si_gpu_soft_reset._entry.83, section ".printk_index", align 4
@si_gpu_soft_reset._entry.86 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.87, ptr @.str.78, ptr @.str.3, i32 3948, ptr @.str.73, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.87 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"GRBM_SOFT_RESET=0x%08X\0A\00", [40 x i8] zeroinitializer }, align 32
@si_gpu_soft_reset._entry_ptr.88 = internal global ptr @si_gpu_soft_reset._entry.86, section ".printk_index", align 4
@si_gpu_soft_reset._entry.89 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.90, ptr @.str.78, ptr @.str.3, i32 3962, ptr @.str.73, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.90 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"SRBM_SOFT_RESET=0x%08X\0A\00", [40 x i8] zeroinitializer }, align 32
@si_gpu_soft_reset._entry_ptr.91 = internal global ptr @si_gpu_soft_reset._entry.89, section ".printk_index", align 4
@.str.92 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"Invalid CE packet3: 0x%x\0A\00", [38 x i8] zeroinitializer }, align 32
@.str.93 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"bad PACKET3_SET_CONFIG_REG\0A\00", [36 x i8] zeroinitializer }, align 32
@.str.94 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"Invalid GFX packet3: 0x%x\0A\00", [37 x i8] zeroinitializer }, align 32
@.str.95 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"Invalid register 0x%x in CS\0A\00", [35 x i8] zeroinitializer }, align 32
@.str.96 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"CP DMA Bad SRC register\0A\00", [39 x i8] zeroinitializer }, align 32
@.str.97 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"CP DMA Bad DST register\0A\00", [39 x i8] zeroinitializer }, align 32
@.str.98 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"Invalid Compute packet3: 0x%x\0A\00", [33 x i8] zeroinitializer }, align 32
@si_get_ih_wptr._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.99, ptr @.str.100, ptr @.str.3, i32 6221, ptr @.str.4, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.99 = internal constant { [50 x i8], [46 x i8] } { [50 x i8] c"IH ring buffer overflow (0x%08X, 0x%08X, 0x%08X)\0A\00", [46 x i8] zeroinitializer }, align 32
@.str.100 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"si_get_ih_wptr\00", [17 x i8] zeroinitializer }, align 32
@si_get_ih_wptr._entry_ptr = internal global ptr @si_get_ih_wptr._entry, section ".printk_index", align 4
@si_disp_int_status = internal constant { [6 x i32], [40 x i8] } { [6 x i32] [i32 24820, i32 24824, i32 24828, i32 24832, i32 24908, i32 24912], [40 x i8] zeroinitializer }, align 32
@.str.101 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"CB\00", [29 x i8] zeroinitializer }, align 32
@.str.102 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"CB_FMASK\00", [23 x i8] zeroinitializer }, align 32
@.str.103 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"CB_CMASK\00", [23 x i8] zeroinitializer }, align 32
@.str.104 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"CB_IMMED\00", [23 x i8] zeroinitializer }, align 32
@.str.105 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"DB\00", [29 x i8] zeroinitializer }, align 32
@.str.106 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"DB_HTILE\00", [23 x i8] zeroinitializer }, align 32
@.str.107 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"DB_STEN\00", [24 x i8] zeroinitializer }, align 32
@.str.108 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"TC\00", [29 x i8] zeroinitializer }, align 32
@.str.109 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"CP\00", [29 x i8] zeroinitializer }, align 32
@.str.110 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"SH\00", [29 x i8] zeroinitializer }, align 32
@.str.111 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"VGT\00", [28 x i8] zeroinitializer }, align 32
@.str.112 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"IH\00", [29 x i8] zeroinitializer }, align 32
@.str.113 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"RLC\00", [28 x i8] zeroinitializer }, align 32
@.str.114 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"DMA0\00", [27 x i8] zeroinitializer }, align 32
@.str.115 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"DMA1\00", [27 x i8] zeroinitializer }, align 32
@.str.116 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"HDP\00", [28 x i8] zeroinitializer }, align 32
@.str.117 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"unknown\00", [24 x i8] zeroinitializer }, align 32
@si_vm_decode_fault._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.118, ptr @.str.119, ptr @.str.3, i32 5068, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.118 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"VM fault (0x%02x, vmid %d) at page %u, %s from %s (%d)\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.119 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"si_vm_decode_fault\00", [45 x i8] zeroinitializer }, align 32
@si_vm_decode_fault._entry_ptr = internal global ptr @si_vm_decode_fault._entry, section ".printk_index", align 4
@.str.120 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"write\00", [26 x i8] zeroinitializer }, align 32
@.str.121 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"read\00", [27 x i8] zeroinitializer }, align 32
@system_wq = external dso_local local_unnamed_addr global ptr, align 4
@tahiti_golden_registers = internal constant { [93 x i32], [76 x i8] } { [93 x i32] [i32 39440, i32 65536, i32 98824, i32 38960, i32 -1, i32 0, i32 38964, i32 -267386881, i32 1024, i32 38968, i32 131612, i32 131584, i32 3192, i32 128, i32 0, i32 53296, i32 196800, i32 8388672, i32 55344, i32 196800, i32 8388672, i32 23472, i32 240, i32 112, i32 23488, i32 2097152, i32 1343225856, i32 28720, i32 822084369, i32 17, i32 10108, i32 3, i32 2047, i32 9228, i32 2047, i32 0, i32 35348, i32 -268435425, i32 7, i32 35620, i32 -1, i32 16777215, i32 35600, i32 65295, i32 0, i32 166476, i32 134217727, i32 1308622848, i32 164688, i32 1061109759, i32 704647786, i32 48, i32 255, i32 64, i32 52, i32 64, i32 16448, i32 37120, i32 134217727, i32 50331648, i32 36488, i32 33496895, i32 0, i32 36484, i32 33496895, i32 0, i32 36960, i32 127, i32 32, i32 38152, i32 65536, i32 65536, i32 44052, i32 512, i32 763, i32 44048, i32 -1, i32 21563, i32 44044, i32 -1, i32 -1457452938, i32 35024, i32 -1, i32 1048384, i32 35028, i32 31, i32 16, i32 5136, i32 536870912, i32 553647832, i32 5568, i32 790464, i32 787456], [76 x i8] zeroinitializer }, align 32
@tahiti_golden_rlc_registers = internal constant { [18 x i32], [56 x i8] } { [18 x i32] [i32 50212, i32 -1, i32 6295557, i32 50300, i32 -1, i32 269500480, i32 50312, i32 -1, i32 16777226, i32 49940, i32 -1, i32 2048, i32 49932, i32 -1, i32 -2147483404, i32 62632, i32 -1, i32 0], [56 x i8] zeroinitializer }, align 32
@tahiti_mgcg_cgcg_init = internal constant { [378 x i32], [376 x i8] } { [378 x i32] [i32 50176, i32 -1, i32 -4, i32 32812, i32 -1, i32 -536870912, i32 39520, i32 -1, i32 256, i32 37540, i32 -1, i32 256, i32 49508, i32 -1, i32 256, i32 38772, i32 -1, i32 256, i32 35204, i32 -1, i32 100663552, i32 35352, i32 -1, i32 256, i32 37536, i32 -1, i32 256, i32 50048, i32 -1, i32 256, i32 35624, i32 -1, i32 256, i32 37188, i32 -1, i32 256, i32 36232, i32 -1, i32 256, i32 36236, i32 -1, i32 256, i32 36912, i32 -1, i32 256, i32 36916, i32 -1, i32 256, i32 36920, i32 -1, i32 256, i32 36924, i32 -1, i32 256, i32 44416, i32 -1, i32 256, i32 44116, i32 -1, i32 256, i32 35196, i32 -1, i32 100663552, i32 39016, i32 -1, i32 256, i32 38160, i32 -1, i32 256, i32 44804, i32 -1, i32 256, i32 44548, i32 -1, i32 256, i32 38044, i32 -1, i32 256, i32 32812, i32 -1, i32 -536870912, i32 37216, i32 -1, i32 65536, i32 37220, i32 -1, i32 196610, i32 37224, i32 -1, i32 262151, i32 37228, i32 -1, i32 393221, i32 37232, i32 -1, i32 589832, i32 37236, i32 -1, i32 131073, i32 37240, i32 -1, i32 262147, i32 37244, i32 -1, i32 7, i32 37248, i32 -1, i32 393221, i32 37252, i32 -1, i32 589832, i32 37256, i32 -1, i32 196610, i32 37260, i32 -1, i32 327684, i32 37264, i32 -1, i32 8, i32 37268, i32 -1, i32 458758, i32 37272, i32 -1, i32 655369, i32 37276, i32 -1, i32 262147, i32 37280, i32 -1, i32 393221, i32 37284, i32 -1, i32 9, i32 37288, i32 -1, i32 524295, i32 37292, i32 -1, i32 720906, i32 37296, i32 -1, i32 327684, i32 37300, i32 -1, i32 458758, i32 37304, i32 -1, i32 524299, i32 37308, i32 -1, i32 655369, i32 37312, i32 -1, i32 851980, i32 37316, i32 -1, i32 393221, i32 37320, i32 -1, i32 524295, i32 37324, i32 -1, i32 11, i32 37328, i32 -1, i32 655369, i32 37332, i32 -1, i32 851980, i32 37336, i32 -1, i32 458758, i32 37340, i32 -1, i32 589832, i32 37344, i32 -1, i32 12, i32 37348, i32 -1, i32 720906, i32 37352, i32 -1, i32 917517, i32 37356, i32 -1, i32 524295, i32 37360, i32 -1, i32 655369, i32 37364, i32 -1, i32 13, i32 37368, i32 -1, i32 786443, i32 37372, i32 -1, i32 983054, i32 37376, i32 -1, i32 589832, i32 37380, i32 -1, i32 720906, i32 37384, i32 -1, i32 786447, i32 37388, i32 -1, i32 917517, i32 37392, i32 -1, i32 1114128, i32 37396, i32 -1, i32 655369, i32 37400, i32 -1, i32 786443, i32 37404, i32 -1, i32 15, i32 37408, i32 -1, i32 917517, i32 37412, i32 -1, i32 1114128, i32 37416, i32 -1, i32 720906, i32 37420, i32 -1, i32 851980, i32 37424, i32 -1, i32 16, i32 37428, i32 -1, i32 983054, i32 37432, i32 -1, i32 1179665, i32 37436, i32 -1, i32 786443, i32 37440, i32 -1, i32 917517, i32 37444, i32 -1, i32 17, i32 37448, i32 -1, i32 1048591, i32 37452, i32 -1, i32 1245202, i32 37456, i32 -1, i32 851980, i32 37460, i32 -1, i32 983054, i32 37464, i32 -1, i32 1048595, i32 37468, i32 -1, i32 1179665, i32 37472, i32 -1, i32 1376276, i32 37476, i32 -1, i32 917517, i32 37480, i32 -1, i32 1048591, i32 37484, i32 -1, i32 19, i32 37488, i32 -1, i32 1179665, i32 37492, i32 -1, i32 1376276, i32 37496, i32 -1, i32 983054, i32 37500, i32 -1, i32 1114128, i32 37504, i32 -1, i32 20, i32 37508, i32 -1, i32 1245202, i32 37512, i32 -1, i32 1441813, i32 37516, i32 -1, i32 1048591, i32 37520, i32 -1, i32 1179665, i32 37524, i32 -1, i32 21, i32 37528, i32 -1, i32 1310739, i32 37532, i32 -1, i32 1507350, i32 37200, i32 -1, i32 -1768685056, i32 34568, i32 -1, i32 9437440, i32 50296, i32 -1, i32 128, i32 50180, i32 -1, i32 2097215, i32 48, i32 -1, i32 28, i32 52, i32 983040, i32 983040, i32 5644, i32 -1, i32 256, i32 4132, i32 -1, i32 256, i32 4140, i32 257, i32 0, i32 8360, i32 -1, i32 260, i32 9804, i32 786432, i32 786432, i32 9800, i32 786432, i32 786432, i32 21988, i32 -16773121, i32 256, i32 21992, i32 1, i32 1, i32 12112, i32 1, i32 1, i32 12492, i32 -1073737729, i32 260, i32 49636, i32 1, i32 1, i32 53440, i32 -16, i32 256, i32 55488, i32 -16, i32 256], [376 x i8] zeroinitializer }, align 32
@tahiti_golden_registers2 = internal constant { [3 x i32], [20 x i8] } { [3 x i32] [i32 3172, i32 1, i32 1], [20 x i8] zeroinitializer }, align 32
@pitcairn_golden_registers = internal constant { [81 x i32], [92 x i8] } { [81 x i32] [i32 39440, i32 65536, i32 98824, i32 38960, i32 -1, i32 0, i32 38964, i32 -267386881, i32 1024, i32 38968, i32 131612, i32 131584, i32 3192, i32 128, i32 0, i32 53296, i32 196800, i32 8388672, i32 55344, i32 196800, i32 8388672, i32 23472, i32 240, i32 112, i32 23488, i32 2097152, i32 1343225856, i32 28720, i32 822084369, i32 17, i32 10980, i32 475134, i32 8866, i32 9228, i32 2047, i32 0, i32 35348, i32 -268435425, i32 7, i32 35620, i32 -1, i32 16777215, i32 35600, i32 65295, i32 0, i32 166476, i32 134217727, i32 1308622848, i32 164688, i32 1061109759, i32 704647786, i32 48, i32 255, i32 64, i32 52, i32 64, i32 16448, i32 37120, i32 134217727, i32 50331648, i32 36960, i32 127, i32 32, i32 38152, i32 65536, i32 65536, i32 44052, i32 1023, i32 247, i32 44048, i32 -1, i32 0, i32 44044, i32 -1, i32 846598228, i32 35028, i32 31, i32 16, i32 5568, i32 790464, i32 787456], [92 x i8] zeroinitializer }, align 32
@pitcairn_golden_rlc_registers = internal constant { [15 x i32], [36 x i8] } { [15 x i32] [i32 50212, i32 -1, i32 6295556, i32 50300, i32 -1, i32 269492256, i32 50312, i32 -1, i32 16777248, i32 49940, i32 -1, i32 2048, i32 49932, i32 -1, i32 -2147483484], [36 x i8] zeroinitializer }, align 32
@pitcairn_mgcg_cgcg_init = internal constant { [282 x i32], [280 x i8] } { [282 x i32] [i32 50176, i32 -1, i32 -4, i32 32812, i32 -1, i32 -536870912, i32 39520, i32 -1, i32 256, i32 37540, i32 -1, i32 256, i32 49508, i32 -1, i32 256, i32 38772, i32 -1, i32 256, i32 35204, i32 -1, i32 100663552, i32 35352, i32 -1, i32 256, i32 37536, i32 -1, i32 256, i32 50048, i32 -1, i32 256, i32 35624, i32 -1, i32 256, i32 37188, i32 -1, i32 256, i32 36232, i32 -1, i32 256, i32 36236, i32 -1, i32 256, i32 36912, i32 -1, i32 256, i32 36916, i32 -1, i32 256, i32 36920, i32 -1, i32 256, i32 36924, i32 -1, i32 256, i32 44416, i32 -1, i32 256, i32 44116, i32 -1, i32 256, i32 35196, i32 -1, i32 100663552, i32 39016, i32 -1, i32 256, i32 38160, i32 -1, i32 256, i32 44804, i32 -1, i32 256, i32 44548, i32 -1, i32 256, i32 38044, i32 -1, i32 256, i32 32812, i32 -1, i32 -536870912, i32 37216, i32 -1, i32 65536, i32 37220, i32 -1, i32 196610, i32 37224, i32 -1, i32 262151, i32 37228, i32 -1, i32 393221, i32 37232, i32 -1, i32 589832, i32 37236, i32 -1, i32 131073, i32 37240, i32 -1, i32 262147, i32 37244, i32 -1, i32 7, i32 37248, i32 -1, i32 393221, i32 37252, i32 -1, i32 589832, i32 37256, i32 -1, i32 196610, i32 37260, i32 -1, i32 327684, i32 37264, i32 -1, i32 8, i32 37268, i32 -1, i32 458758, i32 37272, i32 -1, i32 655369, i32 37276, i32 -1, i32 262147, i32 37280, i32 -1, i32 393221, i32 37284, i32 -1, i32 9, i32 37288, i32 -1, i32 524295, i32 37292, i32 -1, i32 720906, i32 37296, i32 -1, i32 327684, i32 37300, i32 -1, i32 458758, i32 37304, i32 -1, i32 524299, i32 37308, i32 -1, i32 655369, i32 37312, i32 -1, i32 851980, i32 37376, i32 -1, i32 589832, i32 37380, i32 -1, i32 720906, i32 37384, i32 -1, i32 786447, i32 37388, i32 -1, i32 917517, i32 37392, i32 -1, i32 1114128, i32 37396, i32 -1, i32 655369, i32 37400, i32 -1, i32 786443, i32 37404, i32 -1, i32 15, i32 37408, i32 -1, i32 917517, i32 37412, i32 -1, i32 1114128, i32 37416, i32 -1, i32 720906, i32 37420, i32 -1, i32 851980, i32 37424, i32 -1, i32 16, i32 37428, i32 -1, i32 983054, i32 37432, i32 -1, i32 1179665, i32 37436, i32 -1, i32 786443, i32 37440, i32 -1, i32 917517, i32 37444, i32 -1, i32 17, i32 37448, i32 -1, i32 1048591, i32 37452, i32 -1, i32 1245202, i32 37456, i32 -1, i32 851980, i32 37460, i32 -1, i32 983054, i32 37464, i32 -1, i32 1048595, i32 37468, i32 -1, i32 1179665, i32 37472, i32 -1, i32 1376276, i32 37200, i32 -1, i32 -1768685056, i32 34568, i32 -1, i32 9437440, i32 50296, i32 -1, i32 128, i32 50180, i32 -1, i32 2097215, i32 48, i32 -1, i32 28, i32 52, i32 983040, i32 983040, i32 5644, i32 -1, i32 256, i32 4132, i32 -1, i32 256, i32 4140, i32 257, i32 0, i32 8360, i32 -1, i32 260, i32 21988, i32 -16773121, i32 256, i32 21992, i32 1, i32 1, i32 12112, i32 1, i32 1, i32 12492, i32 -1073737729, i32 260, i32 49636, i32 1, i32 1, i32 53440, i32 -16, i32 256, i32 55488, i32 -16, i32 256], [280 x i8] zeroinitializer }, align 32
@verde_golden_registers = internal constant { [156 x i32], [144 x i8] } { [156 x i32] [i32 39440, i32 65536, i32 98824, i32 38960, i32 -1, i32 0, i32 38964, i32 -267386881, i32 1024, i32 38968, i32 131612, i32 131584, i32 3192, i32 128, i32 0, i32 53296, i32 196800, i32 8388672, i32 53296, i32 196800, i32 8388672, i32 55344, i32 196800, i32 8388672, i32 55344, i32 196800, i32 8388672, i32 23472, i32 240, i32 112, i32 23488, i32 2097152, i32 1343225856, i32 28720, i32 822084369, i32 17, i32 10980, i32 475134, i32 8866, i32 10980, i32 475134, i32 8866, i32 10980, i32 475134, i32 8866, i32 9228, i32 2047, i32 0, i32 9228, i32 2047, i32 0, i32 9228, i32 2047, i32 0, i32 35348, i32 -268435425, i32 7, i32 35348, i32 -268435425, i32 7, i32 35348, i32 -268435425, i32 7, i32 35620, i32 -1, i32 16777215, i32 35600, i32 65295, i32 0, i32 166476, i32 134217727, i32 1308622848, i32 164688, i32 1061109759, i32 4682, i32 164688, i32 1061109759, i32 4682, i32 164688, i32 1061109759, i32 4682, i32 48, i32 255, i32 64, i32 52, i32 64, i32 16448, i32 37120, i32 134217727, i32 50331648, i32 37120, i32 134217727, i32 50331648, i32 36488, i32 33496895, i32 0, i32 36488, i32 33496895, i32 0, i32 36488, i32 33496895, i32 0, i32 36484, i32 33496895, i32 0, i32 36484, i32 33496895, i32 0, i32 36484, i32 33496895, i32 0, i32 36960, i32 127, i32 32, i32 38152, i32 65536, i32 65536, i32 44052, i32 1023, i32 3, i32 44052, i32 1023, i32 3, i32 44052, i32 1023, i32 3, i32 44048, i32 -1, i32 0, i32 44048, i32 -1, i32 0, i32 44048, i32 -1, i32 0, i32 44044, i32 -1, i32 4146, i32 44044, i32 -1, i32 4146, i32 44044, i32 -1, i32 4146, i32 35028, i32 31, i32 16, i32 35028, i32 31, i32 16, i32 35028, i32 31, i32 16, i32 5568, i32 790464, i32 787456], [144 x i8] zeroinitializer }, align 32
@verde_golden_rlc_registers = internal constant { [15 x i32], [36 x i8] } { [15 x i32] [i32 50212, i32 -1, i32 54464517, i32 50300, i32 -1, i32 276856864, i32 50312, i32 -1, i32 8388616, i32 49940, i32 -1, i32 4096, i32 49932, i32 -1, i32 -2147418092], [36 x i8] zeroinitializer }, align 32
@verde_mgcg_cgcg_init = internal constant { [288 x i32], [288 x i8] } { [288 x i32] [i32 50176, i32 -1, i32 -4, i32 32812, i32 -1, i32 -536870912, i32 39520, i32 -1, i32 256, i32 37540, i32 -1, i32 256, i32 49508, i32 -1, i32 256, i32 38772, i32 -1, i32 256, i32 35204, i32 -1, i32 100663552, i32 35352, i32 -1, i32 256, i32 37536, i32 -1, i32 256, i32 50048, i32 -1, i32 256, i32 35624, i32 -1, i32 256, i32 37188, i32 -1, i32 256, i32 36232, i32 -1, i32 256, i32 36236, i32 -1, i32 256, i32 36912, i32 -1, i32 256, i32 36916, i32 -1, i32 256, i32 36920, i32 -1, i32 256, i32 36924, i32 -1, i32 256, i32 44416, i32 -1, i32 256, i32 44116, i32 -1, i32 256, i32 35196, i32 -1, i32 100663552, i32 39016, i32 -1, i32 256, i32 38160, i32 -1, i32 256, i32 44804, i32 -1, i32 256, i32 44548, i32 -1, i32 256, i32 38044, i32 -1, i32 256, i32 32812, i32 -1, i32 -536870912, i32 37216, i32 -1, i32 65536, i32 37220, i32 -1, i32 196610, i32 37224, i32 -1, i32 262151, i32 37228, i32 -1, i32 393221, i32 37232, i32 -1, i32 589832, i32 37236, i32 -1, i32 131073, i32 37240, i32 -1, i32 262147, i32 37244, i32 -1, i32 7, i32 37248, i32 -1, i32 393221, i32 37252, i32 -1, i32 589832, i32 37256, i32 -1, i32 196610, i32 37260, i32 -1, i32 327684, i32 37264, i32 -1, i32 8, i32 37268, i32 -1, i32 458758, i32 37272, i32 -1, i32 655369, i32 37276, i32 -1, i32 262147, i32 37280, i32 -1, i32 393221, i32 37284, i32 -1, i32 9, i32 37288, i32 -1, i32 524295, i32 37292, i32 -1, i32 720906, i32 37296, i32 -1, i32 327684, i32 37300, i32 -1, i32 458758, i32 37304, i32 -1, i32 524299, i32 37308, i32 -1, i32 655369, i32 37312, i32 -1, i32 851980, i32 37376, i32 -1, i32 589832, i32 37380, i32 -1, i32 720906, i32 37384, i32 -1, i32 786447, i32 37388, i32 -1, i32 917517, i32 37392, i32 -1, i32 1114128, i32 37396, i32 -1, i32 655369, i32 37400, i32 -1, i32 786443, i32 37404, i32 -1, i32 15, i32 37408, i32 -1, i32 917517, i32 37412, i32 -1, i32 1114128, i32 37416, i32 -1, i32 720906, i32 37420, i32 -1, i32 851980, i32 37424, i32 -1, i32 16, i32 37428, i32 -1, i32 983054, i32 37432, i32 -1, i32 1179665, i32 37436, i32 -1, i32 786443, i32 37440, i32 -1, i32 917517, i32 37444, i32 -1, i32 17, i32 37448, i32 -1, i32 1048591, i32 37452, i32 -1, i32 1245202, i32 37456, i32 -1, i32 851980, i32 37460, i32 -1, i32 983054, i32 37464, i32 -1, i32 1048595, i32 37468, i32 -1, i32 1179665, i32 37472, i32 -1, i32 1376276, i32 37200, i32 -1, i32 -1768685056, i32 34568, i32 -1, i32 9437440, i32 50296, i32 -1, i32 128, i32 50180, i32 -1, i32 2097215, i32 48, i32 -1, i32 28, i32 52, i32 983040, i32 983040, i32 5644, i32 -1, i32 256, i32 4132, i32 -1, i32 256, i32 4140, i32 257, i32 0, i32 8360, i32 -1, i32 260, i32 9804, i32 786432, i32 786432, i32 9800, i32 786432, i32 786432, i32 21988, i32 -16773121, i32 256, i32 21992, i32 1, i32 1, i32 12112, i32 1, i32 1, i32 12492, i32 -1073737729, i32 260, i32 49636, i32 1, i32 1, i32 53440, i32 -16, i32 256, i32 55488, i32 -16, i32 256], [288 x i8] zeroinitializer }, align 32
@verde_pg_init = internal global { [369 x i32], [380 x i8] } { [369 x i32] [i32 13628, i32 -1, i32 262144, i32 13624, i32 -1, i32 536875263, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 28679, i32 13624, i32 -1, i32 805310719, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 4194304, i32 13624, i32 -1, i32 268439807, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 1180160, i32 13624, i32 -1, i32 1342181631, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 1973782, i32 13624, i32 -1, i32 1610617087, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 1515294, i32 13624, i32 -1, i32 1879052543, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13628, i32 -1, i32 0, i32 13624, i32 -1, i32 2559, i32 13568, i32 -1, i32 0, i32 13572, i32 -1, i32 268437504, i32 13572, i32 -1, i32 15, i32 13572, i32 -1, i32 15, i32 13568, i32 -1, i32 4, i32 13572, i32 -1, i32 268436766, i32 13572, i32 -1, i32 65535, i32 13572, i32 -1, i32 65535, i32 13568, i32 -1, i32 8, i32 13572, i32 -1, i32 525568, i32 13568, i32 -1, i32 18, i32 13572, i32 -1, i32 591116, i32 13568, i32 -1, i32 29, i32 13572, i32 -1, i32 722220, i32 13568, i32 -1, i32 42, i32 13572, i32 -1, i32 66878, i32 13568, i32 -1, i32 45, i32 13572, i32 -1, i32 66886, i32 13568, i32 -1, i32 48, i32 13572, i32 -1, i32 656718, i32 13568, i32 -1, i32 60, i32 13572, i32 -1, i32 66911, i32 13568, i32 -1, i32 63, i32 13572, i32 -1, i32 66919, i32 13568, i32 -1, i32 66, i32 13572, i32 -1, i32 66927, i32 13568, i32 -1, i32 69, i32 13572, i32 -1, i32 66930, i32 13568, i32 -1, i32 72, i32 13572, i32 -1, i32 132469, i32 13568, i32 -1, i32 76, i32 13572, i32 -1, i32 1640449, i32 13568, i32 -1, i32 103, i32 13572, i32 -1, i32 67626, i32 13568, i32 -1, i32 106, i32 13572, i32 -1, i32 1771565, i32 13568, i32 -1, i32 135, i32 13572, i32 -1, i32 3213393, i32 13568, i32 -1, i32 186, i32 13572, i32 -1, i32 2193, i32 13568, i32 -1, i32 188, i32 13572, i32 -1, i32 2195, i32 13568, i32 -1, i32 190, i32 13572, i32 -1, i32 133269, i32 13568, i32 -1, i32 194, i32 13572, i32 -1, i32 133273, i32 13568, i32 -1, i32 198, i32 13572, i32 -1, i32 133277, i32 13568, i32 -1, i32 202, i32 13572, i32 -1, i32 2209, i32 13568, i32 -1, i32 204, i32 13572, i32 -1, i32 2211, i32 13568, i32 -1, i32 206, i32 13572, i32 -1, i32 198821, i32 13568, i32 -1, i32 211, i32 13572, i32 -1, i32 7145677, i32 13568, i32 -1, i32 322, i32 13572, i32 -1, i32 536873306, i32 13572, i32 -1, i32 1, i32 13568, i32 -1, i32 324, i32 13572, i32 -1, i32 807340379, i32 13568, i32 -1, i32 357, i32 13572, i32 -1, i32 788813, i32 13568, i32 -1, i32 371, i32 13572, i32 -1, i32 985453, i32 13568, i32 -1, i32 388, i32 13572, i32 -1, i32 1378687, i32 13568, i32 -1, i32 411, i32 13572, i32 -1, i32 788888, i32 13568, i32 -1, i32 425, i32 13572, i32 -1, i32 264615, i32 13568, i32 -1, i32 431, i32 13572, i32 -1, i32 3292, i32 13568, i32 -1, i32 433, i32 13572, i32 -1, i32 2048, i32 13576, i32 -1, i32 1822105600, i32 13584, i32 64512, i32 8192, i32 13636, i32 -1, i32 4032, i32 10452, i32 256, i32 256], [380 x i8] zeroinitializer }, align 32
@oland_golden_registers = internal constant { [81 x i32], [92 x i8] } { [81 x i32] [i32 39440, i32 65536, i32 98824, i32 38960, i32 -1, i32 0, i32 38964, i32 -267386881, i32 1024, i32 38968, i32 131612, i32 131584, i32 3192, i32 128, i32 0, i32 53296, i32 196800, i32 8388672, i32 55344, i32 196800, i32 8388672, i32 23472, i32 240, i32 112, i32 23488, i32 2097152, i32 1343225856, i32 28720, i32 822084369, i32 17, i32 10980, i32 475134, i32 8866, i32 9228, i32 2047, i32 0, i32 35348, i32 -268435425, i32 7, i32 35620, i32 -1, i32 16777215, i32 35600, i32 65295, i32 0, i32 166476, i32 134217727, i32 1308622848, i32 164688, i32 1061109759, i32 130, i32 48, i32 255, i32 64, i32 52, i32 64, i32 16448, i32 37120, i32 134217727, i32 50331648, i32 36960, i32 127, i32 32, i32 38152, i32 65536, i32 65536, i32 44052, i32 1023, i32 243, i32 44048, i32 -1, i32 0, i32 44044, i32 -1, i32 12816, i32 35028, i32 31, i32 16, i32 5568, i32 790464, i32 787456], [92 x i8] zeroinitializer }, align 32
@oland_golden_rlc_registers = internal constant { [15 x i32], [36 x i8] } { [15 x i32] [i32 50212, i32 -1, i32 6295557, i32 50300, i32 -1, i32 269500480, i32 50312, i32 -1, i32 16777226, i32 49940, i32 -1, i32 2048, i32 49932, i32 -1, i32 -2147483404], [36 x i8] zeroinitializer }, align 32
@oland_mgcg_cgcg_init = internal constant { [228 x i32], [240 x i8] } { [228 x i32] [i32 50176, i32 -1, i32 -4, i32 32812, i32 -1, i32 -536870912, i32 39520, i32 -1, i32 256, i32 37540, i32 -1, i32 256, i32 49508, i32 -1, i32 256, i32 38772, i32 -1, i32 256, i32 35204, i32 -1, i32 100663552, i32 35352, i32 -1, i32 256, i32 37536, i32 -1, i32 256, i32 50048, i32 -1, i32 256, i32 35624, i32 -1, i32 256, i32 37188, i32 -1, i32 256, i32 36232, i32 -1, i32 256, i32 36236, i32 -1, i32 256, i32 36912, i32 -1, i32 256, i32 36916, i32 -1, i32 256, i32 36920, i32 -1, i32 256, i32 36924, i32 -1, i32 256, i32 44416, i32 -1, i32 256, i32 44116, i32 -1, i32 256, i32 35196, i32 -1, i32 100663552, i32 39016, i32 -1, i32 256, i32 38160, i32 -1, i32 256, i32 44804, i32 -1, i32 256, i32 44548, i32 -1, i32 256, i32 38044, i32 -1, i32 256, i32 32812, i32 -1, i32 -536870912, i32 37216, i32 -1, i32 65536, i32 37220, i32 -1, i32 196610, i32 37224, i32 -1, i32 262151, i32 37228, i32 -1, i32 393221, i32 37232, i32 -1, i32 589832, i32 37236, i32 -1, i32 131073, i32 37240, i32 -1, i32 262147, i32 37244, i32 -1, i32 7, i32 37248, i32 -1, i32 393221, i32 37252, i32 -1, i32 589832, i32 37256, i32 -1, i32 196610, i32 37260, i32 -1, i32 327684, i32 37264, i32 -1, i32 8, i32 37268, i32 -1, i32 458758, i32 37272, i32 -1, i32 655369, i32 37276, i32 -1, i32 262147, i32 37280, i32 -1, i32 393221, i32 37284, i32 -1, i32 9, i32 37288, i32 -1, i32 524295, i32 37292, i32 -1, i32 720906, i32 37296, i32 -1, i32 327684, i32 37300, i32 -1, i32 458758, i32 37304, i32 -1, i32 524299, i32 37308, i32 -1, i32 655369, i32 37312, i32 -1, i32 851980, i32 37316, i32 -1, i32 393221, i32 37320, i32 -1, i32 524295, i32 37324, i32 -1, i32 11, i32 37328, i32 -1, i32 655369, i32 37332, i32 -1, i32 851980, i32 37200, i32 -1, i32 -1768685056, i32 34568, i32 -1, i32 9437440, i32 50296, i32 -1, i32 128, i32 50180, i32 -1, i32 2097215, i32 48, i32 -1, i32 28, i32 52, i32 983040, i32 983040, i32 5644, i32 -1, i32 256, i32 4132, i32 -1, i32 256, i32 4140, i32 257, i32 0, i32 8360, i32 -1, i32 260, i32 9804, i32 786432, i32 786432, i32 9800, i32 786432, i32 786432, i32 21988, i32 -16773121, i32 256, i32 21992, i32 1, i32 1, i32 12112, i32 1, i32 1, i32 12492, i32 -1073737729, i32 260, i32 49636, i32 1, i32 1, i32 53440, i32 -16, i32 256, i32 55488, i32 -16, i32 256], [240 x i8] zeroinitializer }, align 32
@hainan_golden_registers = internal constant { [75 x i32], [84 x i8] } { [75 x i32] [i32 39440, i32 65536, i32 98824, i32 38960, i32 -1, i32 0, i32 38964, i32 -267386881, i32 1024, i32 38968, i32 131612, i32 131584, i32 53440, i32 -16773121, i32 256, i32 53296, i32 196800, i32 8388672, i32 55488, i32 -16773121, i32 256, i32 55344, i32 196800, i32 8388672, i32 10980, i32 475134, i32 8866, i32 9228, i32 2047, i32 0, i32 35348, i32 -268435425, i32 7, i32 35620, i32 -1, i32 16777215, i32 35600, i32 65295, i32 0, i32 166476, i32 134217727, i32 1308622848, i32 164688, i32 1061109759, i32 0, i32 48, i32 255, i32 64, i32 52, i32 64, i32 16448, i32 37120, i32 65011712, i32 56623104, i32 36960, i32 127, i32 32, i32 38152, i32 65536, i32 65536, i32 44052, i32 1023, i32 241, i32 44048, i32 -1, i32 0, i32 44044, i32 -1, i32 12816, i32 35028, i32 31, i32 16, i32 5568, i32 790464, i32 787456], [84 x i8] zeroinitializer }, align 32
@hainan_golden_registers2 = internal constant { [3 x i32], [20 x i8] } { [3 x i32] [i32 39160, i32 -1, i32 33619969], [20 x i8] zeroinitializer }, align 32
@hainan_mgcg_cgcg_init = internal constant { [219 x i32], [212 x i8] } { [219 x i32] [i32 50176, i32 -1, i32 -4, i32 32812, i32 -1, i32 -536870912, i32 39520, i32 -1, i32 256, i32 37540, i32 -1, i32 256, i32 49508, i32 -1, i32 256, i32 38772, i32 -1, i32 256, i32 35204, i32 -1, i32 100663552, i32 35352, i32 -1, i32 256, i32 37536, i32 -1, i32 256, i32 50048, i32 -1, i32 256, i32 35624, i32 -1, i32 256, i32 37188, i32 -1, i32 256, i32 36232, i32 -1, i32 256, i32 36236, i32 -1, i32 256, i32 36912, i32 -1, i32 256, i32 36916, i32 -1, i32 256, i32 36920, i32 -1, i32 256, i32 36924, i32 -1, i32 256, i32 44416, i32 -1, i32 256, i32 44116, i32 -1, i32 256, i32 35196, i32 -1, i32 100663552, i32 39016, i32 -1, i32 256, i32 38160, i32 -1, i32 256, i32 44804, i32 -1, i32 256, i32 44548, i32 -1, i32 256, i32 38044, i32 -1, i32 256, i32 32812, i32 -1, i32 -536870912, i32 37216, i32 -1, i32 65536, i32 37220, i32 -1, i32 196610, i32 37224, i32 -1, i32 262151, i32 37228, i32 -1, i32 393221, i32 37232, i32 -1, i32 589832, i32 37236, i32 -1, i32 131073, i32 37240, i32 -1, i32 262147, i32 37244, i32 -1, i32 7, i32 37248, i32 -1, i32 393221, i32 37252, i32 -1, i32 589832, i32 37256, i32 -1, i32 196610, i32 37260, i32 -1, i32 327684, i32 37264, i32 -1, i32 8, i32 37268, i32 -1, i32 458758, i32 37272, i32 -1, i32 655369, i32 37276, i32 -1, i32 262147, i32 37280, i32 -1, i32 393221, i32 37284, i32 -1, i32 9, i32 37288, i32 -1, i32 524295, i32 37292, i32 -1, i32 720906, i32 37296, i32 -1, i32 327684, i32 37300, i32 -1, i32 458758, i32 37304, i32 -1, i32 524299, i32 37308, i32 -1, i32 655369, i32 37312, i32 -1, i32 851980, i32 37316, i32 -1, i32 393221, i32 37320, i32 -1, i32 524295, i32 37324, i32 -1, i32 11, i32 37328, i32 -1, i32 655369, i32 37332, i32 -1, i32 851980, i32 37200, i32 -1, i32 -1768685056, i32 34568, i32 -1, i32 9437440, i32 50296, i32 -1, i32 128, i32 50180, i32 -1, i32 2097215, i32 48, i32 -1, i32 28, i32 52, i32 983040, i32 983040, i32 5644, i32 -1, i32 256, i32 4132, i32 -1, i32 256, i32 8360, i32 -1, i32 260, i32 9804, i32 786432, i32 786432, i32 9800, i32 786432, i32 786432, i32 12112, i32 1, i32 1, i32 12492, i32 -1073737729, i32 260, i32 49636, i32 1, i32 1, i32 53440, i32 -16, i32 256, i32 55488, i32 -16, i32 256], [212 x i8] zeroinitializer }, align 32
@.str.122 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"Failed to load MC firmware!\0A\00", [35 x i8] zeroinitializer }, align 32
@verde_rlc_save_restore_register_list = internal constant { [218 x i32], [216 x i8] } { [218 x i32] [i32 -2147473859, i32 0, i32 -2143279555, i32 0, i32 -2147482720, i32 0, i32 -2143288416, i32 0, i32 -2147474833, i32 0, i32 -2143280529, i32 0, i32 -2147474681, i32 0, i32 -2143280377, i32 0, i32 -1677711812, i32 0, i32 -1677720673, i32 0, i32 -2147474350, i32 0, i32 -2143280046, i32 0, i32 -1677712300, i32 0, i32 -1677712801, i32 0, i32 -1677712541, i32 0, i32 -1677710571, i32 0, i32 3, i32 -1677711810, i32 0, i32 -1677711804, i32 0, i32 -1677711803, i32 0, i32 -1677711802, i32 0, i32 -1677711801, i32 0, i32 -1677711800, i32 0, i32 -1677711799, i32 0, i32 -1677711798, i32 0, i32 -1677711797, i32 0, i32 -1677711796, i32 0, i32 -1677711795, i32 0, i32 -1677711794, i32 0, i32 -1677711793, i32 0, i32 -1677711792, i32 0, i32 -1677711791, i32 0, i32 -1677711790, i32 0, i32 -1677711789, i32 0, i32 -1677711788, i32 0, i32 -1677711787, i32 0, i32 -1677711786, i32 0, i32 -1677711785, i32 0, i32 -1677711784, i32 0, i32 -1677711783, i32 0, i32 -1677711782, i32 0, i32 -1677711781, i32 0, i32 -1677711780, i32 0, i32 -1677711779, i32 0, i32 -1677711778, i32 0, i32 -1677711777, i32 0, i32 -1677711776, i32 0, i32 -1677711775, i32 0, i32 -1677711774, i32 0, i32 -1677711773, i32 0, i32 -1677712640, i32 0, i32 -1677712635, i32 0, i32 -1677712639, i32 0, i32 -1677712638, i32 0, i32 -2147473697, i32 0, i32 -2143279393, i32 0, i32 -2147482719, i32 0, i32 -2143288415, i32 0, i32 -2147474832, i32 0, i32 -2143280528, i32 0, i32 -2147474349, i32 0, i32 -2143280045, i32 0, i32 -2147474680, i32 0, i32 -2143280376, i32 0, i32 -2147474219, i32 0, i32 -2143279915, i32 0, i32 -1677712360, i32 0, i32 -1677712167, i32 0, i32 -1677712320, i32 0, i32 -1677712305, i32 0, i32 -2147474376, i32 0, i32 -2147474375, i32 0, i32 -2147474374, i32 0, i32 -2143280072, i32 0, i32 -2143280071, i32 0, i32 -2143280070, i32 0, i32 -1677712653, i32 0, i32 -1677712695, i32 0, i32 -1677712847, i32 0, i32 -1677712492, i32 0, i32 -1677712637, i32 0, i32 -1677712490, i32 0, i32 -1677712489, i32 0, i32 -1677712062, i32 0, i32 -1677712061, i32 0, i32 -1677712091, i32 0, i32 -1677710589, i32 0, i32 -1677710588, i32 0, i32 -1677710587, i32 0, i32 -1677710464, i32 0, i32 -1677710590, i32 0, i32 -1677712843, i32 0, i32 -1677712846, i32 0, i32 -1677712845, i32 0, i32 -1677712788, i32 0, i32 -1677712700, i32 0, i32 -1677712763, i32 0, i32 -1677711860, i32 0, i32 -1677711859, i32 0, i32 -1677711858, i32 0, i32 -1677711740, i32 0, i32 -2147473892, i32 0, i32 -2147473891, i32 0, i32 -2147408356, i32 0, i32 -2147408355, i32 0, i32 -2143279588, i32 0, i32 -2143279587, i32 0, i32 -2143214052, i32 0, i32 -2143214051, i32 0, i32 0], [216 x i8] zeroinitializer }, align 32
@si_cs_data = internal constant { [2 x %struct.cs_section_def], [16 x i8] } { [2 x %struct.cs_section_def] [%struct.cs_section_def { ptr @si_SECT_CONTEXT_defs, i32 1 }, %struct.cs_section_def zeroinitializer], [16 x i8] zeroinitializer }, align 32
@.str.123 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"Failed to init rlc BOs!\0A\00", [39 x i8] zeroinitializer }, align 32
@si_startup._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.124, ptr @.str.125, ptr @.str.3, i32 6657, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.124 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"failed initializing CP fences (%d).\0A\00", [59 x i8] zeroinitializer }, align 32
@.str.125 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"si_startup\00", [21 x i8] zeroinitializer }, align 32
@si_startup._entry_ptr = internal global ptr @si_startup._entry, section ".printk_index", align 4
@si_startup._entry.126 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.124, ptr @.str.125, ptr @.str.3, i32 6663, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@si_startup._entry_ptr.127 = internal global ptr @si_startup._entry.126, section ".printk_index", align 4
@si_startup._entry.128 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.124, ptr @.str.125, ptr @.str.3, i32 6669, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@si_startup._entry_ptr.129 = internal global ptr @si_startup._entry.128, section ".printk_index", align 4
@si_startup._entry.130 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.131, ptr @.str.125, ptr @.str.3, i32 6675, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.131 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"failed initializing DMA fences (%d).\0A\00", [58 x i8] zeroinitializer }, align 32
@si_startup._entry_ptr.132 = internal global ptr @si_startup._entry.130, section ".printk_index", align 4
@si_startup._entry.133 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.131, ptr @.str.125, ptr @.str.3, i32 6681, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@si_startup._entry_ptr.134 = internal global ptr @si_startup._entry.133, section ".printk_index", align 4
@.str.135 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"radeon: IH init failed (%d).\0A\00", [34 x i8] zeroinitializer }, align 32
@si_startup._entry.136 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.137, ptr @.str.125, ptr @.str.3, i32 6749, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.137 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"IB initialization failed (%d).\0A\00", [32 x i8] zeroinitializer }, align 32
@si_startup._entry_ptr.138 = internal global ptr @si_startup._entry.136, section ".printk_index", align 4
@si_startup._entry.139 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.140, ptr @.str.125, ptr @.str.3, i32 6755, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.140 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"vm manager initialization failed (%d).\0A\00", [56 x i8] zeroinitializer }, align 32
@si_startup._entry_ptr.141 = internal global ptr @si_startup._entry.139, section ".printk_index", align 4
@radeon_pcie_gen2 = external dso_local local_unnamed_addr global i32, align 4
@si_pcie_gen3_enable._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.142, ptr @.str.143, ptr @.str.3, i32 7112, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.142 = internal constant { [48 x i8], [48 x i8] } { [48 x i8] c"\016[drm] PCIE gen 3 link speeds already enabled\0A\00", [48 x i8] zeroinitializer }, align 32
@.str.143 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"si_pcie_gen3_enable\00", [44 x i8] zeroinitializer }, align 32
@si_pcie_gen3_enable._entry_ptr = internal global ptr @si_pcie_gen3_enable._entry, section ".printk_index", align 4
@si_pcie_gen3_enable._entry.144 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.145, ptr @.str.143, ptr @.str.3, i32 7115, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.145 = internal constant { [74 x i8], [54 x i8] } { [74 x i8] c"\016[drm] enabling PCIE gen 3 link speeds, disable with radeon.pcie_gen2=0\0A\00", [54 x i8] zeroinitializer }, align 32
@si_pcie_gen3_enable._entry_ptr.146 = internal global ptr @si_pcie_gen3_enable._entry.144, section ".printk_index", align 4
@si_pcie_gen3_enable._entry.147 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.148, ptr @.str.143, ptr @.str.3, i32 7118, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.148 = internal constant { [48 x i8], [48 x i8] } { [48 x i8] c"\016[drm] PCIE gen 2 link speeds already enabled\0A\00", [48 x i8] zeroinitializer }, align 32
@si_pcie_gen3_enable._entry_ptr.149 = internal global ptr @si_pcie_gen3_enable._entry.147, section ".printk_index", align 4
@si_pcie_gen3_enable._entry.150 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.151, ptr @.str.143, ptr @.str.3, i32 7121, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.151 = internal constant { [74 x i8], [54 x i8] } { [74 x i8] c"\016[drm] enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\0A\00", [54 x i8] zeroinitializer }, align 32
@si_pcie_gen3_enable._entry_ptr.152 = internal global ptr @si_pcie_gen3_enable._entry.150, section ".printk_index", align 4
@radeon_aspm = external dso_local local_unnamed_addr global i32, align 4
@si_mc_program._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.84, ptr @.str.153, ptr @.str.3, i32 4154, ptr @.str.4, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.153 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"si_mc_program\00", [18 x i8] zeroinitializer }, align 32
@si_mc_program._entry_ptr = internal global ptr @si_mc_program._entry, section ".printk_index", align 4
@si_mc_program._entry.154 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.84, ptr @.str.153, ptr @.str.3, i32 4177, ptr @.str.4, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@si_mc_program._entry_ptr.155 = internal global ptr @si_mc_program._entry.154, section ".printk_index", align 4
@si_pcie_gart_enable._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.156, ptr @.str.157, ptr @.str.3, i32 4285, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.156 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"No VRAM object for PCIE GART.\0A\00", [33 x i8] zeroinitializer }, align 32
@.str.157 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"si_pcie_gart_enable\00", [44 x i8] zeroinitializer }, align 32
@si_pcie_gart_enable._entry_ptr = internal global ptr @si_pcie_gart_enable._entry, section ".printk_index", align 4
@radeon_vm_block_size = external dso_local local_unnamed_addr global i32, align 4
@si_pcie_gart_enable._entry.158 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.159, ptr @.str.157, ptr @.str.3, i32 4363, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.159 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"\016[drm] PCIE GART of %uM enabled (table at 0x%016llX).\0A\00", [40 x i8] zeroinitializer }, align 32
@si_pcie_gart_enable._entry_ptr.160 = internal global ptr @si_pcie_gart_enable._entry.158, section ".printk_index", align 4
@.str.161 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"unknown asic: 0x%x\0A\00", [44 x i8] zeroinitializer }, align 32
@si_SECT_CONTEXT_defs = internal constant { [8 x %struct.cs_extent_def], [32 x i8] } { [8 x %struct.cs_extent_def] [%struct.cs_extent_def { ptr @si_SECT_CONTEXT_def_1, i32 40960, i32 212 }, %struct.cs_extent_def { ptr @si_SECT_CONTEXT_def_2, i32 41176, i32 272 }, %struct.cs_extent_def { ptr @si_SECT_CONTEXT_def_3, i32 41461, i32 6 }, %struct.cs_extent_def { ptr @si_SECT_CONTEXT_def_4, i32 41472, i32 157 }, %struct.cs_extent_def { ptr @si_SECT_CONTEXT_def_5, i32 41633, i32 1 }, %struct.cs_extent_def { ptr @si_SECT_CONTEXT_def_6, i32 41635, i32 1 }, %struct.cs_extent_def { ptr @si_SECT_CONTEXT_def_7, i32 41637, i32 233 }, %struct.cs_extent_def zeroinitializer], [32 x i8] zeroinitializer }, align 32
@si_SECT_CONTEXT_def_1 = internal constant { [212 x i32], [208 x i8] } { [212 x i32] [i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 1073758208, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 -2147483648, i32 1073758208, i32 65535, i32 0, i32 1073758208, i32 0, i32 1073758208, i32 0, i32 1073758208, i32 0, i32 1073758208, i32 -1432769878, i32 0, i32 -1, i32 -1, i32 -2147483648, i32 1073758208, i32 0, i32 0, i32 -2147483648, i32 1073758208, i32 -2147483648, i32 1073758208, i32 -2147483648, i32 1073758208, i32 -2147483648, i32 1073758208, i32 -2147483648, i32 1073758208, i32 -2147483648, i32 1073758208, i32 -2147483648, i32 1073758208, i32 -2147483648, i32 1073758208, i32 -2147483648, i32 1073758208, i32 -2147483648, i32 1073758208, i32 -2147483648, i32 1073758208, i32 -2147483648, i32 1073758208, i32 -2147483648, i32 1073758208, i32 -2147483648, i32 1073758208, i32 -2147483648, i32 1073758208, i32 -2147483648, i32 1073758208, i32 0, i32 1065353216, i32 0, i32 1065353216, i32 0, i32 1065353216, i32 0, i32 1065353216, i32 0, i32 1065353216, i32 0, i32 1065353216, i32 0, i32 1065353216, i32 0, i32 1065353216, i32 0, i32 1065353216, i32 0, i32 1065353216, i32 0, i32 1065353216, i32 0, i32 1065353216, i32 0, i32 1065353216, i32 0, i32 1065353216, i32 0, i32 1065353216, i32 0, i32 1065353216], [208 x i8] zeroinitializer }, align 32
@si_SECT_CONTEXT_def_3 = internal constant { [6 x i32], [40 x i8] } zeroinitializer, align 32
@si_SECT_CONTEXT_def_4 = internal constant { [157 x i32], [140 x i8] } { [157 x i32] [i32 0, i32 0, i32 0, i32 0, i32 589824, i32 4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 256, i32 128, i32 2, i32 0, i32 0, i32 0, i32 0, i32 0], [140 x i8] zeroinitializer }, align 32
@si_SECT_CONTEXT_def_5 = internal constant { [1 x i32], [28 x i8] } zeroinitializer, align 32
@si_SECT_CONTEXT_def_6 = internal constant { [1 x i32], [28 x i8] } zeroinitializer, align 32
@si_SECT_CONTEXT_def_2 = internal constant { <{ [223 x i32], [49 x i32] }>, [256 x i8] } { <{ [223 x i32], [49 x i32] }> <{ [223 x i32] [i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 -1, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 2], [49 x i32] zeroinitializer }>, [256 x i8] zeroinitializer }, align 32
@si_SECT_CONTEXT_def_7 = internal constant { <{ [115 x i32], [118 x i32] }>, [252 x i8] } { <{ [115 x i32], [118 x i32] }> <{ [115 x i32] [i32 0, i32 0, i32 0, i32 0, i32 0, i32 255, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 4096, i32 0, i32 5, i32 1065353216, i32 1065353216, i32 1065353216, i32 1065353216, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 -1, i32 -1, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 14, i32 16], [118 x i32] zeroinitializer }>, [252 x i8] zeroinitializer }, align 32
@si_uvd_start._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.164, ptr @.str.165, ptr @.str.3, i32 6486, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.164 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"failed UVD resume (%d).\0A\00", [39 x i8] zeroinitializer }, align 32
@.str.165 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"si_uvd_start\00", [19 x i8] zeroinitializer }, align 32
@si_uvd_start._entry_ptr = internal global ptr @si_uvd_start._entry, section ".printk_index", align 4
@si_uvd_start._entry.166 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.167, ptr @.str.165, ptr @.str.3, i32 6491, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.167 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"failed initializing UVD fences (%d).\0A\00", [58 x i8] zeroinitializer }, align 32
@si_uvd_start._entry_ptr.168 = internal global ptr @si_uvd_start._entry.166, section ".printk_index", align 4
@si_vce_start._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.169, ptr @.str.170, ptr @.str.3, i32 6555, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.169 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"failed VCE resume (%d).\0A\00", [39 x i8] zeroinitializer }, align 32
@.str.170 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"si_vce_start\00", [19 x i8] zeroinitializer }, align 32
@si_vce_start._entry_ptr = internal global ptr @si_vce_start._entry, section ".printk_index", align 4
@si_vce_start._entry.171 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.169, ptr @.str.170, ptr @.str.3, i32 6560, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@si_vce_start._entry_ptr.172 = internal global ptr @si_vce_start._entry.171, section ".printk_index", align 4
@si_vce_start._entry.173 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.174, ptr @.str.170, ptr @.str.3, i32 6565, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.174 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"failed initializing VCE1 fences (%d).\0A\00", [57 x i8] zeroinitializer }, align 32
@si_vce_start._entry_ptr.175 = internal global ptr @si_vce_start._entry.173, section ".printk_index", align 4
@si_vce_start._entry.176 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.177, ptr @.str.170, ptr @.str.3, i32 6570, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.177 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"failed initializing VCE2 fences (%d).\0A\00", [57 x i8] zeroinitializer }, align 32
@si_vce_start._entry_ptr.178 = internal global ptr @si_vce_start._entry.176, section ".printk_index", align 4
@mc_cg_registers = internal constant { [9 x i32], [60 x i8] } { [9 x i32] [i32 8376, i32 8384, i32 8380, i32 9336, i32 13136, i32 9804, i32 9800, i32 9808, i32 5568], [60 x i8] zeroinitializer }, align 32
@.str.179 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"radeon: cp failed to lock ring (%d).\0A\00", [58 x i8] zeroinitializer }, align 32
@si_default_size = external dso_local local_unnamed_addr constant i32, align 4
@si_default_state = external dso_local local_unnamed_addr constant [0 x i32], align 4
@si_uvd_resume._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.180, ptr @.str.181, ptr @.str.3, i32 6511, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.180 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"failed initializing UVD ring (%d).\0A\00", [60 x i8] zeroinitializer }, align 32
@.str.181 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"si_uvd_resume\00", [18 x i8] zeroinitializer }, align 32
@si_uvd_resume._entry_ptr = internal global ptr @si_uvd_resume._entry, section ".printk_index", align 4
@si_uvd_resume._entry.182 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.183, ptr @.str.181, ptr @.str.3, i32 6516, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.183 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"failed initializing UVD (%d).\0A\00", [33 x i8] zeroinitializer }, align 32
@si_uvd_resume._entry_ptr.184 = internal global ptr @si_uvd_resume._entry.182, section ".printk_index", align 4
@si_vce_resume._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.185, ptr @.str.186, ptr @.str.3, i32 6591, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.185 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"failed initializing VCE1 ring (%d).\0A\00", [59 x i8] zeroinitializer }, align 32
@.str.186 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"si_vce_resume\00", [18 x i8] zeroinitializer }, align 32
@si_vce_resume._entry_ptr = internal global ptr @si_vce_resume._entry, section ".printk_index", align 4
@si_vce_resume._entry.187 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.185, ptr @.str.186, ptr @.str.3, i32 6597, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@si_vce_resume._entry_ptr.188 = internal global ptr @si_vce_resume._entry.187, section ".printk_index", align 4
@si_vce_resume._entry.189 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.190, ptr @.str.186, ptr @.str.3, i32 6602, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.190 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"failed initializing VCE (%d).\0A\00", [33 x i8] zeroinitializer }, align 32
@si_vce_resume._entry_ptr.191 = internal global ptr @si_vce_resume._entry.189, section ".printk_index", align 4
@si_mc_init._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.192, ptr @.str.193, ptr @.str.3, i32 4255, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.192 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"\016[drm] Probable bad vram size: 0x%08x\0A\00", [56 x i8] zeroinitializer }, align 32
@.str.193 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"si_mc_init\00", [21 x i8] zeroinitializer }, align 32
@si_mc_init._entry_ptr = internal global ptr @si_mc_init._entry, section ".printk_index", align 4
@.str.194 = internal constant { [2 x i8], [30 x i8] } { [2 x i8] c"\0A\00", [30 x i8] zeroinitializer }, align 32
@.str.195 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"TAHITI\00", [25 x i8] zeroinitializer }, align 32
@.str.196 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"tahiti\00", [25 x i8] zeroinitializer }, align 32
@.str.197 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"PITCAIRN\00", [23 x i8] zeroinitializer }, align 32
@.str.198 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"pitcairn\00", [23 x i8] zeroinitializer }, align 32
@.str.199 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"VERDE\00", [26 x i8] zeroinitializer }, align 32
@.str.200 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"verde\00", [26 x i8] zeroinitializer }, align 32
@.str.201 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"OLAND\00", [26 x i8] zeroinitializer }, align 32
@.str.202 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"oland\00", [26 x i8] zeroinitializer }, align 32
@.str.203 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"HAINAN\00", [25 x i8] zeroinitializer }, align 32
@.str.204 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"hainan\00", [25 x i8] zeroinitializer }, align 32
@si_init_microcode._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.205, ptr @.str.206, ptr @.str.3, i32 1778, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.205 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"\016[drm] Loading %s Microcode\0A\00", [34 x i8] zeroinitializer }, align 32
@.str.206 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"si_init_microcode\00", [46 x i8] zeroinitializer }, align 32
@si_init_microcode._entry_ptr = internal global ptr @si_init_microcode._entry, section ".printk_index", align 4
@.str.207 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"radeon/%s_pfp.bin\00", [46 x i8] zeroinitializer }, align 32
@si_init_microcode._entry.208 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.209, ptr @.str.206, ptr @.str.3, i32 1789, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.209 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"\013si_cp: Bogus length %zu in firmware \22%s\22\0A\00", [52 x i8] zeroinitializer }, align 32
@si_init_microcode._entry_ptr.210 = internal global ptr @si_init_microcode._entry.208, section ".printk_index", align 4
@si_init_microcode._entry.211 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.212, ptr @.str.206, ptr @.str.3, i32 1797, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.212 = internal constant { [46 x i8], [50 x i8] } { [46 x i8] c"\013si_cp: validation failed for firmware \22%s\22\0A\00", [50 x i8] zeroinitializer }, align 32
@si_init_microcode._entry_ptr.213 = internal global ptr @si_init_microcode._entry.211, section ".printk_index", align 4
@.str.214 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"radeon/%s_me.bin\00", [47 x i8] zeroinitializer }, align 32
@si_init_microcode._entry.215 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.209, ptr @.str.206, ptr @.str.3, i32 1813, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@si_init_microcode._entry_ptr.216 = internal global ptr @si_init_microcode._entry.215, section ".printk_index", align 4
@si_init_microcode._entry.217 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.212, ptr @.str.206, ptr @.str.3, i32 1820, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@si_init_microcode._entry_ptr.218 = internal global ptr @si_init_microcode._entry.217, section ".printk_index", align 4
@.str.219 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"radeon/%s_ce.bin\00", [47 x i8] zeroinitializer }, align 32
@si_init_microcode._entry.220 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.209, ptr @.str.206, ptr @.str.3, i32 1836, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@si_init_microcode._entry_ptr.221 = internal global ptr @si_init_microcode._entry.220, section ".printk_index", align 4
@si_init_microcode._entry.222 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.212, ptr @.str.206, ptr @.str.3, i32 1843, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@si_init_microcode._entry_ptr.223 = internal global ptr @si_init_microcode._entry.222, section ".printk_index", align 4
@.str.224 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"radeon/%s_rlc.bin\00", [46 x i8] zeroinitializer }, align 32
@si_init_microcode._entry.225 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.226, ptr @.str.206, ptr @.str.3, i32 1859, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.226 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"\013si_rlc: Bogus length %zu in firmware \22%s\22\0A\00", [51 x i8] zeroinitializer }, align 32
@si_init_microcode._entry_ptr.227 = internal global ptr @si_init_microcode._entry.225, section ".printk_index", align 4
@si_init_microcode._entry.228 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.212, ptr @.str.206, ptr @.str.3, i32 1866, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@si_init_microcode._entry_ptr.229 = internal global ptr @si_init_microcode._entry.228, section ".printk_index", align 4
@.str.230 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"radeon/si58_mc.bin\00", [45 x i8] zeroinitializer }, align 32
@.str.231 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"radeon/%s_mc.bin\00", [47 x i8] zeroinitializer }, align 32
@.str.232 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"radeon/%s_mc2.bin\00", [46 x i8] zeroinitializer }, align 32
@si_init_microcode._entry.233 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.234, ptr @.str.206, ptr @.str.3, i32 1890, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.234 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"\013si_mc: Bogus length %zu in firmware \22%s\22\0A\00", [52 x i8] zeroinitializer }, align 32
@si_init_microcode._entry_ptr.235 = internal global ptr @si_init_microcode._entry.233, section ".printk_index", align 4
@si_init_microcode._entry.236 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.237, ptr @.str.206, ptr @.str.3, i32 1893, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.237 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"\016[drm] %s: %zu bytes\0A\00", [41 x i8] zeroinitializer }, align 32
@si_init_microcode._entry_ptr.238 = internal global ptr @si_init_microcode._entry.236, section ".printk_index", align 4
@si_init_microcode._entry.239 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.212, ptr @.str.206, ptr @.str.3, i32 1898, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@si_init_microcode._entry_ptr.240 = internal global ptr @si_init_microcode._entry.239, section ".printk_index", align 4
@.str.241 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"radeon/banks_k_2_smc.bin\00", [39 x i8] zeroinitializer }, align 32
@.str.242 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"radeon/%s_k_smc.bin\00", [44 x i8] zeroinitializer }, align 32
@.str.243 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"radeon/%s_smc.bin\00", [46 x i8] zeroinitializer }, align 32
@si_init_microcode._entry.244 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.245, ptr @.str.206, ptr @.str.3, i32 1916, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.245 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"\013smc: error loading firmware \22%s\22\0A\00", [60 x i8] zeroinitializer }, align 32
@si_init_microcode._entry_ptr.246 = internal global ptr @si_init_microcode._entry.244, section ".printk_index", align 4
@si_init_microcode._entry.247 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.248, ptr @.str.206, ptr @.str.3, i32 1922, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.248 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"\013si_smc: Bogus length %zu in firmware \22%s\22\0A\00", [51 x i8] zeroinitializer }, align 32
@si_init_microcode._entry_ptr.249 = internal global ptr @si_init_microcode._entry.247, section ".printk_index", align 4
@si_init_microcode._entry.250 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.212, ptr @.str.206, ptr @.str.3, i32 1929, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@si_init_microcode._entry_ptr.251 = internal global ptr @si_init_microcode._entry.250, section ".printk_index", align 4
@si_init_microcode._entry.252 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.253, ptr @.str.206, ptr @.str.3, i32 1939, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.253 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"\013si_fw: mixing new and old firmware!\0A\00", [57 x i8] zeroinitializer }, align 32
@si_init_microcode._entry_ptr.254 = internal global ptr @si_init_microcode._entry.252, section ".printk_index", align 4
@si_init_microcode._entry.255 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.256, ptr @.str.206, ptr @.str.3, i32 1948, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.256 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"\013si_cp: Failed to load firmware \22%s\22\0A\00", [57 x i8] zeroinitializer }, align 32
@si_init_microcode._entry_ptr.257 = internal global ptr @si_init_microcode._entry.255, section ".printk_index", align 4
@si_uvd_init._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.258, ptr @.str.259, ptr @.str.3, i32 6463, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.258 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"failed UVD (%d) init.\0A\00", [41 x i8] zeroinitializer }, align 32
@.str.259 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"si_uvd_init\00", [20 x i8] zeroinitializer }, align 32
@si_uvd_init._entry_ptr = internal global ptr @si_uvd_init._entry, section ".printk_index", align 4
@si_vce_init._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.260, ptr @.str.261, ptr @.str.3, i32 6530, ptr @.str.8, ptr @.str.5 }, [40 x i8] zeroinitializer }, align 32
@.str.260 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"failed VCE (%d) init.\0A\00", [41 x i8] zeroinitializer }, align 32
@.str.261 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"si_vce_init\00", [20 x i8] zeroinitializer }, align 32
@si_vce_init._entry_ptr = internal global ptr @si_vce_init._entry, section ".printk_index", align 4
@.str.262 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"Timeout setting UVD clocks!\0A\00", [35 x i8] zeroinitializer }, align 32
@switch.table.si_mc_load_microcode = internal constant { [5 x ptr], [44 x i8] } { [5 x ptr] [ptr @tahiti_io_mc_regs, ptr @pitcairn_io_mc_regs, ptr @verde_io_mc_regs, ptr @oland_io_mc_regs, ptr @hainan_io_mc_regs], [44 x i8] zeroinitializer }, align 32
@switch.table.dce6_program_watermarks = internal constant { [8 x i32], [32 x i8] } { [8 x i32] [i32 2, i32 4, i32 8, i32 3, i32 6, i32 10, i32 12, i32 16], [32 x i8] zeroinitializer }, align 32
@switch.table.si_get_csb_buffer = internal constant { [5 x i32], [44 x i8] } { [5 x i32] [i32 1779564586, i32 1779564586, i32 1242693632, i32 -2113929216, i32 0], [44 x i8] zeroinitializer }, align 32
@switch.table.si_startup = internal constant { [5 x i32], [44 x i8] } { [5 x i32] [i32 2, i32 2, i32 1, i32 1, i32 1], [44 x i8] zeroinitializer }, align 32
@switch.table.si_startup.263 = internal constant { [5 x i32], [44 x i8] } { [5 x i32] [i32 12, i32 8, i32 4, i32 4, i32 4], [44 x i8] zeroinitializer }, align 32
@switch.table.si_startup.264 = internal constant { [5 x i32], [44 x i8] } { [5 x i32] [i32 8, i32 5, i32 5, i32 6, i32 5], [44 x i8] zeroinitializer }, align 32
@switch.table.si_startup.265 = internal constant { [5 x i32], [44 x i8] } { [5 x i32] [i32 2, i32 2, i32 2, i32 1, i32 1], [44 x i8] zeroinitializer }, align 32
@switch.table.si_startup.266 = internal constant { [5 x i32], [44 x i8] } { [5 x i32] [i32 4, i32 4, i32 4, i32 2, i32 1], [44 x i8] zeroinitializer }, align 32
@switch.table.si_startup.267 = internal constant { [5 x i32], [44 x i8] } { [5 x i32] [i32 12, i32 8, i32 4, i32 4, i32 2], [44 x i8] zeroinitializer }, align 32
@switch.table.si_startup.268 = internal constant { [5 x i32], [44 x i8] } { [5 x i32] [i32 32, i32 32, i32 32, i32 16, i32 16], [44 x i8] zeroinitializer }, align 32
@switch.table.si_startup.269 = internal constant { [5 x i32], [44 x i8] } { [5 x i32] [i32 256, i32 256, i32 64, i32 64, i32 64], [44 x i8] zeroinitializer }, align 32
@switch.table.si_startup.270 = internal constant { [5 x i32], [44 x i8] } { [5 x i32] [i32 33624067, i32 33624067, i32 33619970, i32 33619970, i32 33619969], [44 x i8] zeroinitializer }, align 32
@switch.table.si_startup.271 = internal constant { [4 x i32], [16 x i8] } { [4 x i32] [i32 0, i32 1, i32 3, i32 2], [16 x i8] zeroinitializer }, align 32
@switch.table.si_init = internal constant { [8 x i32], [32 x i8] } { [8 x i32] [i32 2, i32 4, i32 8, i32 3, i32 6, i32 10, i32 12, i32 16], [32 x i8] zeroinitializer }, align 32
@__sancov_gen_cov_switch_values = internal global [11 x i64] [i64 9, i64 32, i64 3664, i64 3780, i64 32776, i64 32784, i64 32788, i64 32792, i64 53300, i64 55348, i64 63164]
@__sancov_gen_cov_switch_values.272 = internal global [5 x i64] [i64 3, i64 32, i64 0, i64 2, i64 3]
@__sancov_gen_cov_switch_values.273 = internal global [12 x i64] [i64 10, i64 8, i64 16, i64 17, i64 127, i64 128, i64 129, i64 130, i64 131, i64 132, i64 135, i64 137]
@__sancov_gen_cov_switch_values.274 = internal global [5 x i64] [i64 3, i64 32, i64 0, i64 1, i64 2]
@__sancov_gen_cov_switch_values.275 = internal global [53 x i64] [i64 51, i64 8, i64 16, i64 17, i64 18, i64 19, i64 21, i64 22, i64 27, i64 28, i64 29, i64 30, i64 31, i64 32, i64 34, i64 35, i64 36, i64 37, i64 38, i64 39, i64 40, i64 42, i64 44, i64 45, i64 46, i64 47, i64 48, i64 52, i64 53, i64 54, i64 55, i64 56, i64 58, i64 59, i64 60, i64 61, i64 64, i64 65, i64 66, i64 67, i64 69, i64 70, i64 71, i64 72, i64 104, i64 105, i64 115, i64 118, i64 119, i64 122, i64 133, i64 134, i64 138]
@__sancov_gen_cov_switch_values.276 = internal global [37 x i64] [i64 35, i64 8, i64 16, i64 17, i64 18, i64 21, i64 22, i64 27, i64 28, i64 29, i64 30, i64 31, i64 32, i64 34, i64 35, i64 40, i64 52, i64 55, i64 59, i64 60, i64 61, i64 64, i64 65, i64 66, i64 67, i64 69, i64 70, i64 71, i64 72, i64 105, i64 115, i64 118, i64 119, i64 122, i64 133, i64 134, i64 138]
@__sancov_gen_cov_switch_values.277 = internal global [28 x i64] [i64 26, i64 8, i64 1, i64 2, i64 3, i64 4, i64 5, i64 6, i64 8, i64 10, i64 12, i64 14, i64 16, i64 18, i64 42, i64 96, i64 124, i64 146, i64 147, i64 176, i64 177, i64 178, i64 181, i64 224, i64 230, i64 231, i64 233, i64 244]
@__sancov_gen_cov_switch_values.278 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 16777216]
@__sancov_gen_cov_switch_values.279 = internal global [86 x i64] [i64 84, i64 8, i64 0, i64 4, i64 8, i64 16, i64 17, i64 18, i64 19, i64 20, i64 21, i64 23, i64 32, i64 33, i64 34, i64 35, i64 36, i64 37, i64 39, i64 48, i64 49, i64 50, i64 51, i64 53, i64 61, i64 64, i64 68, i64 72, i64 80, i64 81, i64 82, i64 83, i64 84, i64 85, i64 87, i64 96, i64 97, i64 98, i64 99, i64 100, i64 101, i64 103, i64 112, i64 115, i64 117, i64 119, i64 120, i64 128, i64 132, i64 136, i64 144, i64 145, i64 146, i64 147, i64 148, i64 149, i64 151, i64 160, i64 161, i64 162, i64 163, i64 164, i64 165, i64 167, i64 177, i64 178, i64 183, i64 190, i64 192, i64 196, i64 200, i64 208, i64 209, i64 210, i64 211, i64 212, i64 213, i64 215, i64 224, i64 225, i64 226, i64 227, i64 228, i64 229, i64 231, i64 248]
@__sancov_gen_cov_switch_values.280 = internal global [81 x i64] [i64 79, i64 8, i64 4, i64 8, i64 16, i64 17, i64 18, i64 19, i64 20, i64 21, i64 23, i64 32, i64 33, i64 34, i64 35, i64 36, i64 37, i64 39, i64 48, i64 49, i64 50, i64 51, i64 53, i64 61, i64 68, i64 72, i64 80, i64 81, i64 82, i64 83, i64 84, i64 85, i64 87, i64 96, i64 97, i64 98, i64 99, i64 100, i64 101, i64 103, i64 112, i64 115, i64 117, i64 119, i64 120, i64 132, i64 136, i64 144, i64 145, i64 146, i64 147, i64 148, i64 149, i64 151, i64 160, i64 161, i64 162, i64 163, i64 164, i64 165, i64 167, i64 177, i64 178, i64 183, i64 196, i64 200, i64 208, i64 209, i64 210, i64 211, i64 212, i64 213, i64 215, i64 224, i64 225, i64 226, i64 227, i64 228, i64 229, i64 231, i64 248]
@__sancov_gen_cov_switch_values.281 = internal global [5 x i64] [i64 3, i64 8, i64 0, i64 1, i64 2]
@__sancov_gen_cov_switch_values.282 = internal global [7 x i64] [i64 5, i64 32, i64 52, i64 53, i64 54, i64 55, i64 56]
@__sancov_gen_cov_switch_values.283 = internal global [4 x i64] [i64 2, i64 32, i64 2, i64 4]
@__sancov_gen_cov_switch_values.284 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.285 = internal global [7 x i64] [i64 5, i64 32, i64 52, i64 53, i64 54, i64 55, i64 56]
@__sancov_gen_cov_switch_values.286 = internal global [4 x i64] [i64 2, i64 32, i64 1, i64 2]
@__sancov_gen_cov_switch_values.287 = internal global [7 x i64] [i64 5, i64 32, i64 52, i64 53, i64 54, i64 55, i64 56]
@__sancov_gen_cov_switch_values.288 = internal global [4 x i64] [i64 2, i64 16, i64 26656, i64 26657]
@__sancov_gen_cov_switch_values.289 = internal global [4 x i64] [i64 2, i64 8, i64 129, i64 131]
@__sancov_gen_cov_switch_values.290 = internal global [4 x i64] [i64 2, i64 8, i64 131, i64 135]
@__sancov_gen_cov_switch_values.291 = internal global [4 x i64] [i64 2, i64 16, i64 26659, i64 26667]
@__sancov_gen_cov_switch_values.292 = internal global [4 x i64] [i64 2, i64 8, i64 129, i64 131]
@__sancov_gen_cov_switch_values.293 = internal global [6 x i64] [i64 4, i64 16, i64 26112, i64 26116, i64 26117, i64 26128]
@__sancov_gen_cov_switch_values.294 = internal global [5 x i64] [i64 3, i64 8, i64 129, i64 131, i64 195]
@__sancov_gen_cov_switch_values.295 = internal global [6 x i64] [i64 4, i64 16, i64 26208, i64 26211, i64 26213, i64 26215]
@__sancov_gen_cov_switch_values.296 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 4294967274]
@__sancov_gen_cov_switch_values.297 = internal global [29 x i64] [i64 27, i64 32, i64 32812, i64 34044, i64 34992, i64 35012, i64 35016, i64 35020, i64 35028, i64 35160, i64 35164, i64 35184, i64 35188, i64 35208, i64 35248, i64 35256, i64 35348, i64 35424, i64 35600, i64 35824, i64 35848, i64 37088, i64 37092, i64 37096, i64 37100, i64 37120, i64 37180, i64 38152, i64 38156]
@___asan_gen_.298 = private unnamed_addr constant [18 x i8] c"tahiti_io_mc_regs\00", align 1
@___asan_gen_.300 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1375, i32 18 }
@___asan_gen_.301 = private unnamed_addr constant [20 x i8] c"pitcairn_io_mc_regs\00", align 1
@___asan_gen_.303 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1414, i32 18 }
@___asan_gen_.304 = private unnamed_addr constant [17 x i8] c"verde_io_mc_regs\00", align 1
@___asan_gen_.306 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1453, i32 18 }
@___asan_gen_.307 = private unnamed_addr constant [17 x i8] c"oland_io_mc_regs\00", align 1
@___asan_gen_.309 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1492, i32 18 }
@___asan_gen_.310 = private unnamed_addr constant [18 x i8] c"hainan_io_mc_regs\00", align 1
@___asan_gen_.312 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1531, i32 18 }
@___asan_gen_.315 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 3843, i32 3 }
@___asan_gen_.333 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4192, i32 3 }
@___asan_gen_.345 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4744, i32 4 }
@___asan_gen_.351 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4764, i32 6 }
@___asan_gen_.357 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4772, i32 4 }
@___asan_gen_.363 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4779, i32 6 }
@___asan_gen_.369 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4781, i32 6 }
@___asan_gen_.372 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6055, i32 3 }
@___asan_gen_.375 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6077, i32 3 }
@___asan_gen_.378 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6081, i32 3 }
@___asan_gen_.381 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6085, i32 3 }
@___asan_gen_.384 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6089, i32 3 }
@___asan_gen_.387 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6094, i32 3 }
@___asan_gen_.390 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6108, i32 3 }
@___asan_gen_.391 = private unnamed_addr constant [13 x i8] c"crtc_offsets\00", align 1
@___asan_gen_.393 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 141, i32 18 }
@___asan_gen_.396 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6116, i32 41 }
@___asan_gen_.399 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6127, i32 26 }
@___asan_gen_.402 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6266, i32 2 }
@___asan_gen_.405 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6306, i32 18 }
@___asan_gen_.408 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6308, i32 5 }
@___asan_gen_.411 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6314, i32 5 }
@___asan_gen_.414 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6319, i32 4 }
@___asan_gen_.417 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6328, i32 4 }
@___asan_gen_.420 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6343, i32 18 }
@___asan_gen_.423 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6352, i32 5 }
@___asan_gen_.426 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6355, i32 4 }
@___asan_gen_.429 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6358, i32 4 }
@___asan_gen_.432 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6362, i32 4 }
@___asan_gen_.441 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6373, i32 4 }
@___asan_gen_.447 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6374, i32 4 }
@___asan_gen_.453 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6376, i32 4 }
@___asan_gen_.456 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6390, i32 4 }
@___asan_gen_.459 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6404, i32 4 }
@___asan_gen_.462 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6408, i32 4 }
@___asan_gen_.465 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6413, i32 4 }
@___asan_gen_.468 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6418, i32 4 }
@___asan_gen_.471 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6421, i32 4 }
@___asan_gen_.474 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6786, i32 3 }
@___asan_gen_.483 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6834, i32 3 }
@___asan_gen_.489 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6844, i32 4 }
@___asan_gen_.495 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6847, i32 3 }
@___asan_gen_.498 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6875, i32 4 }
@___asan_gen_.504 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6916, i32 3 }
@___asan_gen_.507 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6934, i32 3 }
@___asan_gen_.510 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 2388, i32 4 }
@___asan_gen_.512 = private unnamed_addr constant [35 x i8] c"../drivers/gpu/drm/radeon/radeon.h\00", align 1
@___asan_gen_.513 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.512, i32 2721, i32 3 }
@___asan_gen_.525 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4035, i32 2 }
@___asan_gen_.531 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4063, i32 3 }
@___asan_gen_.540 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 3859, i32 2 }
@___asan_gen_.543 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 3862, i32 2 }
@___asan_gen_.546 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 3864, i32 2 }
@___asan_gen_.552 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 3894, i32 3 }
@___asan_gen_.558 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 3948, i32 3 }
@___asan_gen_.564 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 3962, i32 3 }
@___asan_gen_.567 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4468, i32 3 }
@___asan_gen_.570 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4622, i32 4 }
@___asan_gen_.573 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4637, i32 3 }
@___asan_gen_.576 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4447, i32 3 }
@___asan_gen_.579 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4487, i32 6 }
@___asan_gen_.582 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4508, i32 6 }
@___asan_gen_.585 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4725, i32 3 }
@___asan_gen_.594 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6220, i32 3 }
@___asan_gen_.595 = private unnamed_addr constant [19 x i8] c"si_disp_int_status\00", align 1
@___asan_gen_.597 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 151, i32 18 }
@___asan_gen_.600 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4834, i32 12 }
@___asan_gen_.603 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4844, i32 12 }
@___asan_gen_.606 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4854, i32 12 }
@___asan_gen_.609 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4864, i32 12 }
@___asan_gen_.612 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4874, i32 12 }
@___asan_gen_.615 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4884, i32 12 }
@___asan_gen_.618 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4894, i32 12 }
@___asan_gen_.621 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4908, i32 12 }
@___asan_gen_.624 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4912, i32 12 }
@___asan_gen_.627 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4918, i32 12 }
@___asan_gen_.630 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4922, i32 12 }
@___asan_gen_.633 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4925, i32 12 }
@___asan_gen_.636 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4929, i32 12 }
@___asan_gen_.639 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4933, i32 12 }
@___asan_gen_.642 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4936, i32 12 }
@___asan_gen_.645 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4940, i32 12 }
@___asan_gen_.648 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4943, i32 12 }
@___asan_gen_.663 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 5065, i32 2 }
@___asan_gen_.664 = private unnamed_addr constant [24 x i8] c"tahiti_golden_registers\00", align 1
@___asan_gen_.666 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 397, i32 18 }
@___asan_gen_.667 = private unnamed_addr constant [28 x i8] c"tahiti_golden_rlc_registers\00", align 1
@___asan_gen_.669 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 387, i32 18 }
@___asan_gen_.670 = private unnamed_addr constant [22 x i8] c"tahiti_mgcg_cgcg_init\00", align 1
@___asan_gen_.672 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 616, i32 18 }
@___asan_gen_.673 = private unnamed_addr constant [25 x i8] c"tahiti_golden_registers2\00", align 1
@___asan_gen_.675 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 432, i32 18 }
@___asan_gen_.676 = private unnamed_addr constant [26 x i8] c"pitcairn_golden_registers\00", align 1
@___asan_gen_.678 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 446, i32 18 }
@___asan_gen_.679 = private unnamed_addr constant [30 x i8] c"pitcairn_golden_rlc_registers\00", align 1
@___asan_gen_.681 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 437, i32 18 }
@___asan_gen_.682 = private unnamed_addr constant [24 x i8] c"pitcairn_mgcg_cgcg_init\00", align 1
@___asan_gen_.684 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 746, i32 18 }
@___asan_gen_.685 = private unnamed_addr constant [23 x i8] c"verde_golden_registers\00", align 1
@___asan_gen_.687 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 486, i32 18 }
@___asan_gen_.688 = private unnamed_addr constant [27 x i8] c"verde_golden_rlc_registers\00", align 1
@___asan_gen_.690 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 477, i32 18 }
@___asan_gen_.691 = private unnamed_addr constant [21 x i8] c"verde_mgcg_cgcg_init\00", align 1
@___asan_gen_.693 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 844, i32 18 }
@___asan_gen_.694 = private unnamed_addr constant [14 x i8] c"verde_pg_init\00", align 1
@___asan_gen_.696 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1101, i32 12 }
@___asan_gen_.697 = private unnamed_addr constant [23 x i8] c"oland_golden_registers\00", align 1
@___asan_gen_.699 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 551, i32 18 }
@___asan_gen_.700 = private unnamed_addr constant [27 x i8] c"oland_golden_rlc_registers\00", align 1
@___asan_gen_.702 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 542, i32 18 }
@___asan_gen_.703 = private unnamed_addr constant [21 x i8] c"oland_mgcg_cgcg_init\00", align 1
@___asan_gen_.705 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 944, i32 18 }
@___asan_gen_.706 = private unnamed_addr constant [24 x i8] c"hainan_golden_registers\00", align 1
@___asan_gen_.708 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 582, i32 18 }
@___asan_gen_.709 = private unnamed_addr constant [25 x i8] c"hainan_golden_registers2\00", align 1
@___asan_gen_.711 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 611, i32 18 }
@___asan_gen_.712 = private unnamed_addr constant [22 x i8] c"hainan_mgcg_cgcg_init\00", align 1
@___asan_gen_.714 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1024, i32 18 }
@___asan_gen_.717 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6627, i32 4 }
@___asan_gen_.718 = private unnamed_addr constant [37 x i8] c"verde_rlc_save_restore_register_list\00", align 1
@___asan_gen_.720 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 165, i32 18 }
@___asan_gen_.721 = private unnamed_addr constant [11 x i8] c"si_cs_data\00", align 1
@___asan_gen_.723 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.842, i32 940, i32 36 }
@___asan_gen_.726 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6646, i32 3 }
@___asan_gen_.735 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6657, i32 3 }
@___asan_gen_.738 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6663, i32 3 }
@___asan_gen_.741 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6669, i32 3 }
@___asan_gen_.747 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6675, i32 3 }
@___asan_gen_.750 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6681, i32 3 }
@___asan_gen_.753 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6697, i32 3 }
@___asan_gen_.759 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6749, i32 3 }
@___asan_gen_.765 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6755, i32 3 }
@___asan_gen_.774 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 7112, i32 4 }
@___asan_gen_.780 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 7115, i32 3 }
@___asan_gen_.786 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 7118, i32 4 }
@___asan_gen_.792 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 7121, i32 3 }
@___asan_gen_.798 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4154, i32 3 }
@___asan_gen_.801 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4177, i32 3 }
@___asan_gen_.810 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4285, i32 3 }
@___asan_gen_.816 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4361, i32 2 }
@___asan_gen_.819 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 2942, i32 3 }
@___asan_gen_.820 = private unnamed_addr constant [21 x i8] c"si_SECT_CONTEXT_defs\00", align 1
@___asan_gen_.822 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.842, i32 929, i32 35 }
@___asan_gen_.823 = private unnamed_addr constant [22 x i8] c"si_SECT_CONTEXT_def_1\00", align 1
@___asan_gen_.825 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.842, i32 26, i32 18 }
@___asan_gen_.826 = private unnamed_addr constant [22 x i8] c"si_SECT_CONTEXT_def_3\00", align 1
@___asan_gen_.828 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.842, i32 516, i32 18 }
@___asan_gen_.829 = private unnamed_addr constant [22 x i8] c"si_SECT_CONTEXT_def_4\00", align 1
@___asan_gen_.831 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.842, i32 525, i32 18 }
@___asan_gen_.832 = private unnamed_addr constant [22 x i8] c"si_SECT_CONTEXT_def_5\00", align 1
@___asan_gen_.834 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.842, i32 685, i32 18 }
@___asan_gen_.835 = private unnamed_addr constant [22 x i8] c"si_SECT_CONTEXT_def_6\00", align 1
@___asan_gen_.837 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.842, i32 689, i32 18 }
@___asan_gen_.838 = private unnamed_addr constant [22 x i8] c"si_SECT_CONTEXT_def_2\00", align 1
@___asan_gen_.840 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.842, i32 241, i32 18 }
@___asan_gen_.841 = private unnamed_addr constant [22 x i8] c"si_SECT_CONTEXT_def_7\00", align 1
@___asan_gen_.842 = private unnamed_addr constant [42 x i8] c"../drivers/gpu/drm/radeon/clearstate_si.h\00", align 1
@___asan_gen_.843 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.842, i32 693, i32 18 }
@___asan_gen_.852 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6486, i32 3 }
@___asan_gen_.858 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6491, i32 3 }
@___asan_gen_.867 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6555, i32 3 }
@___asan_gen_.870 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6560, i32 3 }
@___asan_gen_.876 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6565, i32 3 }
@___asan_gen_.882 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6570, i32 3 }
@___asan_gen_.883 = private unnamed_addr constant [16 x i8] c"mc_cg_registers\00", align 1
@___asan_gen_.885 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 5478, i32 18 }
@___asan_gen_.888 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 3563, i32 3 }
@___asan_gen_.897 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6511, i32 3 }
@___asan_gen_.903 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6516, i32 3 }
@___asan_gen_.912 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6591, i32 3 }
@___asan_gen_.915 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6597, i32 3 }
@___asan_gen_.921 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6602, i32 3 }
@___asan_gen_.930 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 4255, i32 3 }
@___asan_gen_.933 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1682, i32 2 }
@___asan_gen_.936 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1686, i32 15 }
@___asan_gen_.939 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1687, i32 19 }
@___asan_gen_.942 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1697, i32 15 }
@___asan_gen_.945 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1702, i32 19 }
@___asan_gen_.948 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1712, i32 15 }
@___asan_gen_.951 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1723, i32 19 }
@___asan_gen_.954 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1733, i32 15 }
@___asan_gen_.957 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1742, i32 19 }
@___asan_gen_.960 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1751, i32 15 }
@___asan_gen_.963 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1763, i32 19 }
@___asan_gen_.972 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1778, i32 2 }
@___asan_gen_.975 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1780, i32 37 }
@___asan_gen_.981 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1788, i32 4 }
@___asan_gen_.987 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1796, i32 4 }
@___asan_gen_.990 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1804, i32 37 }
@___asan_gen_.993 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1812, i32 4 }
@___asan_gen_.996 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1819, i32 4 }
@___asan_gen_.999 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1827, i32 37 }
@___asan_gen_.1002 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1835, i32 4 }
@___asan_gen_.1005 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1842, i32 4 }
@___asan_gen_.1008 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1850, i32 37 }
@___asan_gen_.1014 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1858, i32 4 }
@___asan_gen_.1017 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1865, i32 4 }
@___asan_gen_.1020 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1874, i32 38 }
@___asan_gen_.1023 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1876, i32 38 }
@___asan_gen_.1026 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1879, i32 38 }
@___asan_gen_.1032 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1889, i32 4 }
@___asan_gen_.1038 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1893, i32 3 }
@___asan_gen_.1041 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1897, i32 4 }
@___asan_gen_.1044 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1906, i32 38 }
@___asan_gen_.1047 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1908, i32 38 }
@___asan_gen_.1050 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1910, i32 38 }
@___asan_gen_.1056 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1916, i32 4 }
@___asan_gen_.1062 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1921, i32 4 }
@___asan_gen_.1065 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1928, i32 4 }
@___asan_gen_.1071 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1939, i32 3 }
@___asan_gen_.1077 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 1947, i32 4 }
@___asan_gen_.1086 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6463, i32 3 }
@___asan_gen_.1087 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.1095 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 6530, i32 3 }
@___asan_gen_.1096 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.1097 = private constant [31 x i8] c"../drivers/gpu/drm/radeon/si.c\00", align 1
@___asan_gen_.1098 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1097, i32 7495, i32 3 }
@___asan_gen_.1099 = private unnamed_addr constant [34 x i8] c"switch.table.si_mc_load_microcode\00", align 1
@___asan_gen_.1100 = private unnamed_addr constant [37 x i8] c"switch.table.dce6_program_watermarks\00", align 1
@___asan_gen_.1101 = private unnamed_addr constant [31 x i8] c"switch.table.si_get_csb_buffer\00", align 1
@___asan_gen_.1102 = private unnamed_addr constant [24 x i8] c"switch.table.si_startup\00", align 1
@___asan_gen_.1103 = private unnamed_addr constant [28 x i8] c"switch.table.si_startup.263\00", align 1
@___asan_gen_.1104 = private unnamed_addr constant [28 x i8] c"switch.table.si_startup.264\00", align 1
@___asan_gen_.1105 = private unnamed_addr constant [28 x i8] c"switch.table.si_startup.265\00", align 1
@___asan_gen_.1106 = private unnamed_addr constant [28 x i8] c"switch.table.si_startup.266\00", align 1
@___asan_gen_.1107 = private unnamed_addr constant [28 x i8] c"switch.table.si_startup.267\00", align 1
@___asan_gen_.1108 = private unnamed_addr constant [28 x i8] c"switch.table.si_startup.268\00", align 1
@___asan_gen_.1109 = private unnamed_addr constant [28 x i8] c"switch.table.si_startup.269\00", align 1
@___asan_gen_.1110 = private unnamed_addr constant [28 x i8] c"switch.table.si_startup.270\00", align 1
@___asan_gen_.1111 = private unnamed_addr constant [28 x i8] c"switch.table.si_startup.271\00", align 1
@___asan_gen_.1112 = private unnamed_addr constant [21 x i8] c"switch.table.si_init\00", align 1
@llvm.compiler.used = appending global [421 x ptr] [ptr @__UNIQUE_ID_firmware324, ptr @__UNIQUE_ID_firmware325, ptr @__UNIQUE_ID_firmware326, ptr @__UNIQUE_ID_firmware327, ptr @__UNIQUE_ID_firmware328, ptr @__UNIQUE_ID_firmware329, ptr @__UNIQUE_ID_firmware330, ptr @__UNIQUE_ID_firmware331, ptr @__UNIQUE_ID_firmware332, ptr @__UNIQUE_ID_firmware333, ptr @__UNIQUE_ID_firmware334, ptr @__UNIQUE_ID_firmware335, ptr @__UNIQUE_ID_firmware336, ptr @__UNIQUE_ID_firmware337, ptr @__UNIQUE_ID_firmware338, ptr @__UNIQUE_ID_firmware339, ptr @__UNIQUE_ID_firmware340, ptr @__UNIQUE_ID_firmware341, ptr @__UNIQUE_ID_firmware342, ptr @__UNIQUE_ID_firmware343, ptr @__UNIQUE_ID_firmware344, ptr @__UNIQUE_ID_firmware345, ptr @__UNIQUE_ID_firmware346, ptr @__UNIQUE_ID_firmware347, ptr @__UNIQUE_ID_firmware348, ptr @__UNIQUE_ID_firmware349, ptr @__UNIQUE_ID_firmware350, ptr @__UNIQUE_ID_firmware351, ptr @__UNIQUE_ID_firmware352, ptr @__UNIQUE_ID_firmware353, ptr @__UNIQUE_ID_firmware354, ptr @__UNIQUE_ID_firmware355, ptr @__UNIQUE_ID_firmware356, ptr @__UNIQUE_ID_firmware357, ptr @__UNIQUE_ID_firmware358, ptr @__UNIQUE_ID_firmware359, ptr @__UNIQUE_ID_firmware360, ptr @__UNIQUE_ID_firmware361, ptr @__UNIQUE_ID_firmware362, ptr @__UNIQUE_ID_firmware363, ptr @__UNIQUE_ID_firmware364, ptr @__UNIQUE_ID_firmware365, ptr @__UNIQUE_ID_firmware366, ptr @__UNIQUE_ID_firmware367, ptr @__UNIQUE_ID_firmware368, ptr @__UNIQUE_ID_firmware369, ptr @__UNIQUE_ID_firmware370, ptr @__UNIQUE_ID_firmware371, ptr @__UNIQUE_ID_firmware372, ptr @__UNIQUE_ID_firmware373, ptr @__UNIQUE_ID_firmware374, ptr @__UNIQUE_ID_firmware375, ptr @__UNIQUE_ID_firmware376, ptr @__UNIQUE_ID_firmware377, ptr @__UNIQUE_ID_firmware378, ptr @__UNIQUE_ID_firmware379, ptr @__UNIQUE_ID_firmware380, ptr @__UNIQUE_ID_firmware381, ptr @__UNIQUE_ID_firmware382, ptr @__UNIQUE_ID_firmware383, ptr @__UNIQUE_ID_firmware384, ptr @__UNIQUE_ID_firmware385, ptr @__UNIQUE_ID_firmware386, ptr @__UNIQUE_ID_firmware387, ptr @__UNIQUE_ID_firmware388, ptr @__UNIQUE_ID_firmware389, ptr @__UNIQUE_ID_firmware390, ptr @__UNIQUE_ID_firmware391, ptr @__UNIQUE_ID_firmware392, ptr @__UNIQUE_ID_firmware393, ptr @__UNIQUE_ID_firmware394, ptr @si_get_ih_wptr._entry, ptr @si_get_ih_wptr._entry_ptr, ptr @si_gpu_pci_config_reset._entry, ptr @si_gpu_pci_config_reset._entry.74, ptr @si_gpu_pci_config_reset._entry_ptr, ptr @si_gpu_pci_config_reset._entry_ptr.76, ptr @si_gpu_soft_reset._entry, ptr @si_gpu_soft_reset._entry.79, ptr @si_gpu_soft_reset._entry.81, ptr @si_gpu_soft_reset._entry.83, ptr @si_gpu_soft_reset._entry.86, ptr @si_gpu_soft_reset._entry.89, ptr @si_gpu_soft_reset._entry_ptr, ptr @si_gpu_soft_reset._entry_ptr.80, ptr @si_gpu_soft_reset._entry_ptr.82, ptr @si_gpu_soft_reset._entry_ptr.85, ptr @si_gpu_soft_reset._entry_ptr.88, ptr @si_gpu_soft_reset._entry_ptr.91, ptr @si_ib_parse._entry, ptr @si_ib_parse._entry.12, ptr @si_ib_parse._entry.15, ptr @si_ib_parse._entry.18, ptr @si_ib_parse._entry.9, ptr @si_ib_parse._entry_ptr, ptr @si_ib_parse._entry_ptr.11, ptr @si_ib_parse._entry_ptr.14, ptr @si_ib_parse._entry_ptr.17, ptr @si_ib_parse._entry_ptr.20, ptr @si_init._entry, ptr @si_init._entry.58, ptr @si_init._entry.61, ptr @si_init._entry.65, ptr @si_init._entry_ptr, ptr @si_init._entry_ptr.60, ptr @si_init._entry_ptr.63, ptr @si_init._entry_ptr.67, ptr @si_init_microcode._entry, ptr @si_init_microcode._entry.208, ptr @si_init_microcode._entry.211, ptr @si_init_microcode._entry.215, ptr @si_init_microcode._entry.217, ptr @si_init_microcode._entry.220, ptr @si_init_microcode._entry.222, ptr @si_init_microcode._entry.225, ptr @si_init_microcode._entry.228, ptr @si_init_microcode._entry.233, ptr @si_init_microcode._entry.236, ptr @si_init_microcode._entry.239, ptr @si_init_microcode._entry.244, ptr @si_init_microcode._entry.247, ptr @si_init_microcode._entry.250, ptr @si_init_microcode._entry.252, ptr @si_init_microcode._entry.255, ptr @si_init_microcode._entry_ptr, ptr @si_init_microcode._entry_ptr.210, ptr @si_init_microcode._entry_ptr.213, ptr @si_init_microcode._entry_ptr.216, ptr @si_init_microcode._entry_ptr.218, ptr @si_init_microcode._entry_ptr.221, ptr @si_init_microcode._entry_ptr.223, ptr @si_init_microcode._entry_ptr.227, ptr @si_init_microcode._entry_ptr.229, ptr @si_init_microcode._entry_ptr.235, ptr @si_init_microcode._entry_ptr.238, ptr @si_init_microcode._entry_ptr.240, ptr @si_init_microcode._entry_ptr.246, ptr @si_init_microcode._entry_ptr.249, ptr @si_init_microcode._entry_ptr.251, ptr @si_init_microcode._entry_ptr.254, ptr @si_init_microcode._entry_ptr.257, ptr @si_irq_process._entry, ptr @si_irq_process._entry.43, ptr @si_irq_process._entry.46, ptr @si_irq_process._entry_ptr, ptr @si_irq_process._entry_ptr.45, ptr @si_irq_process._entry_ptr.48, ptr @si_mc_init._entry, ptr @si_mc_init._entry_ptr, ptr @si_mc_program._entry, ptr @si_mc_program._entry.154, ptr @si_mc_program._entry_ptr, ptr @si_mc_program._entry_ptr.155, ptr @si_pcie_gart_enable._entry, ptr @si_pcie_gart_enable._entry.158, ptr @si_pcie_gart_enable._entry_ptr, ptr @si_pcie_gart_enable._entry_ptr.160, ptr @si_pcie_gen3_enable._entry, ptr @si_pcie_gen3_enable._entry.144, ptr @si_pcie_gen3_enable._entry.147, ptr @si_pcie_gen3_enable._entry.150, ptr @si_pcie_gen3_enable._entry_ptr, ptr @si_pcie_gen3_enable._entry_ptr.146, ptr @si_pcie_gen3_enable._entry_ptr.149, ptr @si_pcie_gen3_enable._entry_ptr.152, ptr @si_startup._entry, ptr @si_startup._entry.126, ptr @si_startup._entry.128, ptr @si_startup._entry.130, ptr @si_startup._entry.133, ptr @si_startup._entry.136, ptr @si_startup._entry.139, ptr @si_startup._entry_ptr, ptr @si_startup._entry_ptr.127, ptr @si_startup._entry_ptr.129, ptr @si_startup._entry_ptr.132, ptr @si_startup._entry_ptr.134, ptr @si_startup._entry_ptr.138, ptr @si_startup._entry_ptr.141, ptr @si_uvd_init._entry, ptr @si_uvd_init._entry_ptr, ptr @si_uvd_resume._entry, ptr @si_uvd_resume._entry.182, ptr @si_uvd_resume._entry_ptr, ptr @si_uvd_resume._entry_ptr.184, ptr @si_uvd_start._entry, ptr @si_uvd_start._entry.166, ptr @si_uvd_start._entry_ptr, ptr @si_uvd_start._entry_ptr.168, ptr @si_vce_init._entry, ptr @si_vce_init._entry_ptr, ptr @si_vce_resume._entry, ptr @si_vce_resume._entry.187, ptr @si_vce_resume._entry.189, ptr @si_vce_resume._entry_ptr, ptr @si_vce_resume._entry_ptr.188, ptr @si_vce_resume._entry_ptr.191, ptr @si_vce_start._entry, ptr @si_vce_start._entry.171, ptr @si_vce_start._entry.173, ptr @si_vce_start._entry.176, ptr @si_vce_start._entry_ptr, ptr @si_vce_start._entry_ptr.172, ptr @si_vce_start._entry_ptr.175, ptr @si_vce_start._entry_ptr.178, ptr @si_vm_decode_fault._entry, ptr @si_vm_decode_fault._entry_ptr, ptr @si_vram_gtt_location._entry, ptr @si_vram_gtt_location._entry_ptr, ptr @tahiti_io_mc_regs, ptr @pitcairn_io_mc_regs, ptr @verde_io_mc_regs, ptr @oland_io_mc_regs, ptr @hainan_io_mc_regs, ptr @.str, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @.str.5, ptr @.str.6, ptr @.str.7, ptr @.str.8, ptr @.str.10, ptr @.str.13, ptr @.str.16, ptr @.str.19, ptr @.str.21, ptr @.str.22, ptr @.str.23, ptr @.str.24, ptr @.str.25, ptr @.str.26, ptr @.str.27, ptr @crtc_offsets, ptr @.str.28, ptr @.str.29, ptr @.str.30, ptr @.str.31, ptr @.str.32, ptr @.str.33, ptr @.str.34, ptr @.str.35, ptr @.str.36, ptr @.str.37, ptr @.str.38, ptr @.str.39, ptr @.str.40, ptr @.str.41, ptr @.str.42, ptr @.str.44, ptr @.str.47, ptr @.str.49, ptr @.str.50, ptr @.str.51, ptr @.str.52, ptr @.str.53, ptr @.str.54, ptr @.str.55, ptr @.str.56, ptr @.str.57, ptr @.str.59, ptr @.str.62, ptr @.str.64, ptr @.str.66, ptr @.str.68, ptr @.str.69, ptr @.str.70, ptr @.str.71, ptr @.str.72, ptr @.str.73, ptr @.str.75, ptr @.str.77, ptr @.str.78, ptr @.str.84, ptr @.str.87, ptr @.str.90, ptr @.str.92, ptr @.str.93, ptr @.str.94, ptr @.str.95, ptr @.str.96, ptr @.str.97, ptr @.str.98, ptr @.str.99, ptr @.str.100, ptr @si_disp_int_status, ptr @.str.101, ptr @.str.102, ptr @.str.103, ptr @.str.104, ptr @.str.105, ptr @.str.106, ptr @.str.107, ptr @.str.108, ptr @.str.109, ptr @.str.110, ptr @.str.111, ptr @.str.112, ptr @.str.113, ptr @.str.114, ptr @.str.115, ptr @.str.116, ptr @.str.117, ptr @.str.118, ptr @.str.119, ptr @.str.120, ptr @.str.121, ptr @tahiti_golden_registers, ptr @tahiti_golden_rlc_registers, ptr @tahiti_mgcg_cgcg_init, ptr @tahiti_golden_registers2, ptr @pitcairn_golden_registers, ptr @pitcairn_golden_rlc_registers, ptr @pitcairn_mgcg_cgcg_init, ptr @verde_golden_registers, ptr @verde_golden_rlc_registers, ptr @verde_mgcg_cgcg_init, ptr @verde_pg_init, ptr @oland_golden_registers, ptr @oland_golden_rlc_registers, ptr @oland_mgcg_cgcg_init, ptr @hainan_golden_registers, ptr @hainan_golden_registers2, ptr @hainan_mgcg_cgcg_init, ptr @.str.122, ptr @verde_rlc_save_restore_register_list, ptr @si_cs_data, ptr @.str.123, ptr @.str.124, ptr @.str.125, ptr @.str.131, ptr @.str.135, ptr @.str.137, ptr @.str.140, ptr @.str.142, ptr @.str.143, ptr @.str.145, ptr @.str.148, ptr @.str.151, ptr @.str.153, ptr @.str.156, ptr @.str.157, ptr @.str.159, ptr @.str.161, ptr @si_SECT_CONTEXT_defs, ptr @si_SECT_CONTEXT_def_1, ptr @si_SECT_CONTEXT_def_3, ptr @si_SECT_CONTEXT_def_4, ptr @si_SECT_CONTEXT_def_5, ptr @si_SECT_CONTEXT_def_6, ptr @si_SECT_CONTEXT_def_2, ptr @si_SECT_CONTEXT_def_7, ptr @.str.164, ptr @.str.165, ptr @.str.167, ptr @.str.169, ptr @.str.170, ptr @.str.174, ptr @.str.177, ptr @mc_cg_registers, ptr @.str.179, ptr @.str.180, ptr @.str.181, ptr @.str.183, ptr @.str.185, ptr @.str.186, ptr @.str.190, ptr @.str.192, ptr @.str.193, ptr @.str.194, ptr @.str.195, ptr @.str.196, ptr @.str.197, ptr @.str.198, ptr @.str.199, ptr @.str.200, ptr @.str.201, ptr @.str.202, ptr @.str.203, ptr @.str.204, ptr @.str.205, ptr @.str.206, ptr @.str.207, ptr @.str.209, ptr @.str.212, ptr @.str.214, ptr @.str.219, ptr @.str.224, ptr @.str.226, ptr @.str.230, ptr @.str.231, ptr @.str.232, ptr @.str.234, ptr @.str.237, ptr @.str.241, ptr @.str.242, ptr @.str.243, ptr @.str.245, ptr @.str.248, ptr @.str.253, ptr @.str.256, ptr @.str.258, ptr @.str.259, ptr @.str.260, ptr @.str.261, ptr @.str.262, ptr @switch.table.si_mc_load_microcode, ptr @switch.table.dce6_program_watermarks, ptr @switch.table.si_get_csb_buffer, ptr @switch.table.si_startup, ptr @switch.table.si_startup.263, ptr @switch.table.si_startup.264, ptr @switch.table.si_startup.265, ptr @switch.table.si_startup.266, ptr @switch.table.si_startup.267, ptr @switch.table.si_startup.268, ptr @switch.table.si_startup.269, ptr @switch.table.si_startup.270, ptr @switch.table.si_startup.271, ptr @switch.table.si_init], section "llvm.metadata"
@0 = internal global [281 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tahiti_io_mc_regs to i32), i32 288, i32 352, i32 ptrtoint (ptr @___asan_gen_.298 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.300 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @pitcairn_io_mc_regs to i32), i32 288, i32 352, i32 ptrtoint (ptr @___asan_gen_.301 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.303 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @verde_io_mc_regs to i32), i32 288, i32 352, i32 ptrtoint (ptr @___asan_gen_.304 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.306 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @oland_io_mc_regs to i32), i32 288, i32 352, i32 ptrtoint (ptr @___asan_gen_.307 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.309 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @hainan_io_mc_regs to i32), i32 288, i32 352, i32 ptrtoint (ptr @___asan_gen_.310 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.312 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.315 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_vram_gtt_location._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.333 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.333 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.333 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.333 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.333 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.333 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_ib_parse._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.345 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.345 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.345 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.345 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_ib_parse._entry.9 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.351 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.351 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_ib_parse._entry.12 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.357 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.13 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.357 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_ib_parse._entry.15 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.363 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.16 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.363 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_ib_parse._entry.18 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.369 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.19 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.369 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.21 to i32), i32 54, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.372 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.22 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.375 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.23 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.378 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.24 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.381 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.25 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.384 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.26 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.387 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.27 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.390 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @crtc_offsets to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.393 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.28 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.396 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.29 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.399 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.30 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.402 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.31 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.405 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.32 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.408 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.33 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.411 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.34 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.414 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.35 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.417 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.36 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.420 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.37 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.423 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.38 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.426 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.39 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.429 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.40 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.432 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_irq_process._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.441 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.41 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.441 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.42 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.441 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_irq_process._entry.43 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.447 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.44 to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.447 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_irq_process._entry.46 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.453 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.47 to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.453 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.49 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.456 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.50 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.459 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.51 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.462 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.52 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.465 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.53 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.468 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.54 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.471 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.55 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.474 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_init._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.483 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.56 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.483 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.57 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.483 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_init._entry.58 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.489 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.59 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.489 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_init._entry.61 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.495 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.62 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.495 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.64 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.498 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_init._entry.65 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.504 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.66 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.504 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.68 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.507 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.69 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.510 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.70 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.513 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_gpu_pci_config_reset._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.525 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.71 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.525 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.72 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.525 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.73 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.525 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_gpu_pci_config_reset._entry.74 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.531 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.75 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.531 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_gpu_soft_reset._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.540 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.77 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.540 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.78 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.540 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_gpu_soft_reset._entry.79 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.543 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_gpu_soft_reset._entry.81 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.546 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_gpu_soft_reset._entry.83 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.552 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.84 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.552 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_gpu_soft_reset._entry.86 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.558 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.87 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.558 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_gpu_soft_reset._entry.89 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.564 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.90 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.564 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.92 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.567 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.93 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.570 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.94 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.573 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.95 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.576 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.96 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.579 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.97 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.582 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.98 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.585 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_get_ih_wptr._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.594 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.99 to i32), i32 50, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.594 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.100 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.594 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_disp_int_status to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.595 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.597 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.101 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.600 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.102 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.603 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.103 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.606 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.104 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.609 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.105 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.612 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.106 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.615 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.107 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.618 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.108 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.621 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.109 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.624 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.110 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.627 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.111 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.630 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.112 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.633 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.113 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.636 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.114 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.639 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.115 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.642 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.116 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.645 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.117 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.648 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_vm_decode_fault._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.663 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.118 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.663 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.119 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.663 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.120 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.663 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.121 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.663 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tahiti_golden_registers to i32), i32 372, i32 448, i32 ptrtoint (ptr @___asan_gen_.664 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.666 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tahiti_golden_rlc_registers to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.667 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.669 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tahiti_mgcg_cgcg_init to i32), i32 1512, i32 1888, i32 ptrtoint (ptr @___asan_gen_.670 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.672 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tahiti_golden_registers2 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.673 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.675 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @pitcairn_golden_registers to i32), i32 324, i32 416, i32 ptrtoint (ptr @___asan_gen_.676 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.678 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @pitcairn_golden_rlc_registers to i32), i32 60, i32 96, i32 ptrtoint (ptr @___asan_gen_.679 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.681 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @pitcairn_mgcg_cgcg_init to i32), i32 1128, i32 1408, i32 ptrtoint (ptr @___asan_gen_.682 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.684 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @verde_golden_registers to i32), i32 624, i32 768, i32 ptrtoint (ptr @___asan_gen_.685 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.687 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @verde_golden_rlc_registers to i32), i32 60, i32 96, i32 ptrtoint (ptr @___asan_gen_.688 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.690 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @verde_mgcg_cgcg_init to i32), i32 1152, i32 1440, i32 ptrtoint (ptr @___asan_gen_.691 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.693 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @verde_pg_init to i32), i32 1476, i32 1856, i32 ptrtoint (ptr @___asan_gen_.694 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.696 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @oland_golden_registers to i32), i32 324, i32 416, i32 ptrtoint (ptr @___asan_gen_.697 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.699 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @oland_golden_rlc_registers to i32), i32 60, i32 96, i32 ptrtoint (ptr @___asan_gen_.700 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.702 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @oland_mgcg_cgcg_init to i32), i32 912, i32 1152, i32 ptrtoint (ptr @___asan_gen_.703 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.705 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @hainan_golden_registers to i32), i32 300, i32 384, i32 ptrtoint (ptr @___asan_gen_.706 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.708 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @hainan_golden_registers2 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.709 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.711 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @hainan_mgcg_cgcg_init to i32), i32 876, i32 1088, i32 ptrtoint (ptr @___asan_gen_.712 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.714 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.122 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.717 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @verde_rlc_save_restore_register_list to i32), i32 872, i32 1088, i32 ptrtoint (ptr @___asan_gen_.718 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.720 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_cs_data to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.721 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.723 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.123 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.726 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_startup._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.735 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.124 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.735 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.125 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.735 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_startup._entry.126 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.738 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_startup._entry.128 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.741 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_startup._entry.130 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.747 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.131 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.747 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_startup._entry.133 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.750 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.135 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.753 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_startup._entry.136 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.759 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.137 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.759 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_startup._entry.139 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.765 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.140 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.765 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_pcie_gen3_enable._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.774 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.142 to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.774 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.143 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.774 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_pcie_gen3_enable._entry.144 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.780 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.145 to i32), i32 74, i32 128, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.780 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_pcie_gen3_enable._entry.147 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.786 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.148 to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.786 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_pcie_gen3_enable._entry.150 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.792 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.151 to i32), i32 74, i32 128, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.792 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_mc_program._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.798 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.153 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.798 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_mc_program._entry.154 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.801 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_pcie_gart_enable._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.810 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.156 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.810 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.157 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.810 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_pcie_gart_enable._entry.158 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.816 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.159 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.816 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.161 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.819 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_SECT_CONTEXT_defs to i32), i32 96, i32 128, i32 ptrtoint (ptr @___asan_gen_.820 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.822 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_SECT_CONTEXT_def_1 to i32), i32 848, i32 1056, i32 ptrtoint (ptr @___asan_gen_.823 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.825 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_SECT_CONTEXT_def_3 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.826 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.828 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_SECT_CONTEXT_def_4 to i32), i32 628, i32 768, i32 ptrtoint (ptr @___asan_gen_.829 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.831 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_SECT_CONTEXT_def_5 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.832 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.834 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_SECT_CONTEXT_def_6 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.835 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.837 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_SECT_CONTEXT_def_2 to i32), i32 1088, i32 1344, i32 ptrtoint (ptr @___asan_gen_.838 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.840 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_SECT_CONTEXT_def_7 to i32), i32 932, i32 1184, i32 ptrtoint (ptr @___asan_gen_.841 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.843 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_uvd_start._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.852 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.164 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.852 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.165 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.852 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_uvd_start._entry.166 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.858 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.167 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.858 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_vce_start._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.867 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.169 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.867 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.170 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.867 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_vce_start._entry.171 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.870 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_vce_start._entry.173 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.876 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.174 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.876 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_vce_start._entry.176 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.882 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.177 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.882 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mc_cg_registers to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.883 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.885 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.179 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.888 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_uvd_resume._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.897 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.180 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.897 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.181 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.897 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_uvd_resume._entry.182 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.903 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.183 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.903 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_vce_resume._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.912 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.185 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.912 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.186 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.912 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_vce_resume._entry.187 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.915 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_vce_resume._entry.189 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.921 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.190 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.921 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_mc_init._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.930 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.192 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.930 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.193 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.930 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.194 to i32), i32 2, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.933 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.195 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.936 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.196 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.939 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.197 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.942 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.198 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.945 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.199 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.948 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.200 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.951 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.201 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.954 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.202 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.957 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.203 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.960 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.204 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.963 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_init_microcode._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.972 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.205 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.972 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.206 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.972 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.207 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.975 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_init_microcode._entry.208 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.981 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.209 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.981 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_init_microcode._entry.211 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.987 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.212 to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.987 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.214 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.990 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_init_microcode._entry.215 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.993 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_init_microcode._entry.217 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.996 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.219 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.999 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_init_microcode._entry.220 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1002 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_init_microcode._entry.222 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1005 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.224 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1008 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_init_microcode._entry.225 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1014 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.226 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1014 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_init_microcode._entry.228 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1017 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.230 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1020 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.231 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1023 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.232 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1026 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_init_microcode._entry.233 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1032 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.234 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1032 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_init_microcode._entry.236 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1038 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.237 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1038 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_init_microcode._entry.239 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1041 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.241 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1044 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.242 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1047 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.243 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1050 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_init_microcode._entry.244 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1056 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.245 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1056 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_init_microcode._entry.247 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1062 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.248 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1062 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_init_microcode._entry.250 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1065 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_init_microcode._entry.252 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1071 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.253 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1071 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_init_microcode._entry.255 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1077 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.256 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1077 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_uvd_init._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1086 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.258 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1086 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.259 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1086 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @si_vce_init._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1087 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1095 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.260 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1095 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.261 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1095 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.262 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.1096 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1098 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.si_mc_load_microcode to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1099 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.dce6_program_watermarks to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1100 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.si_get_csb_buffer to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1101 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.si_startup to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1102 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.si_startup.263 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1103 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.si_startup.264 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1104 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.si_startup.265 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1105 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.si_startup.266 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1106 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.si_startup.267 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1107 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.si_startup.268 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1108 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.si_startup.269 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1109 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.si_startup.270 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1110 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.si_startup.271 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.1111 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.si_init to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1112 to i32), i32 ptrtoint (ptr @___asan_gen_.1097 to i32), i32 0, i32 0, i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @si_get_allowed_info_register(ptr noundef %rdev, i32 noundef %reg, ptr nocapture noundef writeonly %val) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = zext i32 %reg to i64
  call void @__sanitizer_cov_trace_switch(i64 %0, ptr @__sancov_gen_cov_switch_values)
  switch i32 %reg, label %entry.return_crit_edge [
    i32 32784, label %entry.r100_mm_rreg.exit_crit_edge
    i32 32776, label %entry.r100_mm_rreg.exit_crit_edge6
    i32 32788, label %entry.r100_mm_rreg.exit_crit_edge7
    i32 32792, label %entry.r100_mm_rreg.exit_crit_edge8
    i32 3664, label %entry.r100_mm_rreg.exit_crit_edge9
    i32 3780, label %entry.r100_mm_rreg.exit_crit_edge10
    i32 53300, label %entry.r100_mm_rreg.exit_crit_edge11
    i32 55348, label %entry.r100_mm_rreg.exit_crit_edge12
    i32 63164, label %entry.r100_mm_rreg.exit_crit_edge13
  ]

entry.r100_mm_rreg.exit_crit_edge13:              ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %r100_mm_rreg.exit

entry.r100_mm_rreg.exit_crit_edge12:              ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %r100_mm_rreg.exit

entry.r100_mm_rreg.exit_crit_edge11:              ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %r100_mm_rreg.exit

entry.r100_mm_rreg.exit_crit_edge10:              ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %r100_mm_rreg.exit

entry.r100_mm_rreg.exit_crit_edge9:               ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %r100_mm_rreg.exit

entry.r100_mm_rreg.exit_crit_edge8:               ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %r100_mm_rreg.exit

entry.r100_mm_rreg.exit_crit_edge7:               ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %r100_mm_rreg.exit

entry.r100_mm_rreg.exit_crit_edge6:               ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %r100_mm_rreg.exit

entry.r100_mm_rreg.exit_crit_edge:                ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %r100_mm_rreg.exit

entry.return_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

r100_mm_rreg.exit:                                ; preds = %entry.r100_mm_rreg.exit_crit_edge, %entry.r100_mm_rreg.exit_crit_edge6, %entry.r100_mm_rreg.exit_crit_edge7, %entry.r100_mm_rreg.exit_crit_edge8, %entry.r100_mm_rreg.exit_crit_edge9, %entry.r100_mm_rreg.exit_crit_edge10, %entry.r100_mm_rreg.exit_crit_edge11, %entry.r100_mm_rreg.exit_crit_edge12, %entry.r100_mm_rreg.exit_crit_edge13
  %rmmio.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %1 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i = getelementptr i8, ptr %2, i32 %reg
  %3 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #14, !srcloc !674
  %4 = tail call i32 @llvm.bswap.i32(i32 %3) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %5 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %4, ptr %val, align 4
  br label %return

return:                                           ; preds = %r100_mm_rreg.exit, %entry.return_crit_edge
  %retval.0 = phi i32 [ 0, %r100_mm_rreg.exit ], [ -22, %entry.return_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @si_get_xclk(ptr nocapture noundef readonly %rdev) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %spll = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 41, i32 3
  %0 = ptrtoint ptr %spll to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %spll, align 4
  %rmmio.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %2 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i = getelementptr i8, ptr %3, i32 1636
  %4 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %5 = and i32 %4, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %5)
  %tobool.not = icmp eq i32 %5, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %6 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i15 = getelementptr i8, ptr %7, i32 1632
  %8 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i15) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %9 = and i32 %8, 33554432
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %9)
  %tobool3.not = icmp eq i32 %9, 0
  %div11 = lshr i32 %1, 2
  %spec.select = select i1 %tobool3.not, i32 %1, i32 %div11
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 1000, %entry.cleanup_crit_edge ], [ %spec.select, %if.end ]
  ret i32 %retval.0
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @si_get_temp(ptr nocapture noundef readonly %rdev) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %rmmio.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %0 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i = getelementptr i8, ptr %1, i32 1812
  %2 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #14, !srcloc !674
  %3 = tail call i32 @llvm.bswap.i32(i32 %2) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and = lshr i32 %3, 9
  %shr = and i32 %and, 511
  %phi.bo = mul nuw nsw i32 %shr, 1000
  ret i32 %phi.bo
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @si_mc_load_microcode(ptr noundef readonly %rdev) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %mc_fw = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 74
  %0 = ptrtoint ptr %mc_fw to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %mc_fw, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end:                                           ; preds = %entry
  %new_fw = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 82
  %2 = ptrtoint ptr %new_fw to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %new_fw, align 4, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool1.not = icmp eq i8 %3, 0
  br i1 %tobool1.not, label %if.else, label %if.then2

if.then2:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  %data = getelementptr inbounds %struct.firmware, ptr %1, i32 0, i32 1
  %4 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %data, align 4
  tail call void @radeon_ucode_print_mc_hdr(ptr noundef %5) #14
  %io_debug_size_bytes = getelementptr inbounds %struct.mc_firmware_header_v1_0, ptr %5, i32 0, i32 1
  %6 = ptrtoint ptr %io_debug_size_bytes to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %io_debug_size_bytes, align 4
  %8 = tail call i32 @llvm.bswap.i32(i32 %7)
  %div120 = lshr i32 %8, 3
  %9 = ptrtoint ptr %mc_fw to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %mc_fw, align 4
  %data5 = getelementptr inbounds %struct.firmware, ptr %10, i32 0, i32 1
  %11 = ptrtoint ptr %data5 to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %data5, align 4
  %io_debug_array_offset_bytes = getelementptr inbounds %struct.mc_firmware_header_v1_0, ptr %5, i32 0, i32 2
  %13 = ptrtoint ptr %io_debug_array_offset_bytes to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %io_debug_array_offset_bytes, align 4
  %15 = tail call i32 @llvm.bswap.i32(i32 %14)
  %add.ptr = getelementptr i8, ptr %12, i32 %15
  %ucode_size_bytes = getelementptr inbounds %struct.common_firmware_header, ptr %5, i32 0, i32 7
  %16 = ptrtoint ptr %ucode_size_bytes to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %ucode_size_bytes, align 4
  %18 = tail call i32 @llvm.bswap.i32(i32 %17)
  %ucode_array_offset_bytes = getelementptr inbounds %struct.common_firmware_header, ptr %5, i32 0, i32 8
  %19 = ptrtoint ptr %ucode_array_offset_bytes to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %ucode_array_offset_bytes, align 4
  %21 = tail call i32 @llvm.bswap.i32(i32 %20)
  %add.ptr11 = getelementptr i8, ptr %12, i32 %21
  br label %if.end20

if.else:                                          ; preds = %if.end
  %22 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %1, align 4
  %family = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 6
  %24 = ptrtoint ptr %family to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %family, align 4
  %switch.tableidx = add i32 %25, -52
  call void @__sanitizer_cov_trace_const_cmp4(i32 5, i32 %switch.tableidx)
  %26 = icmp ult i32 %switch.tableidx, 5
  br i1 %26, label %switch.lookup, label %if.else.sw.epilog_crit_edge

if.else.sw.epilog_crit_edge:                      ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog

switch.lookup:                                    ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #16
  %switch.gep = getelementptr inbounds [5 x ptr], ptr @switch.table.si_mc_load_microcode, i32 0, i32 %switch.tableidx
  %27 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %27)
  %switch.load = load ptr, ptr %switch.gep, align 4
  br label %sw.epilog

sw.epilog:                                        ; preds = %switch.lookup, %if.else.sw.epilog_crit_edge
  %io_mc_regs.0 = phi ptr [ %switch.load, %switch.lookup ], [ @verde_io_mc_regs, %if.else.sw.epilog_crit_edge ]
  %data19 = getelementptr inbounds %struct.firmware, ptr %1, i32 0, i32 1
  %28 = ptrtoint ptr %data19 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %data19, align 4
  br label %if.end20

if.end20:                                         ; preds = %sw.epilog, %if.then2
  %fw_data.0 = phi ptr [ null, %if.then2 ], [ %29, %sw.epilog ]
  %new_fw_data.0 = phi ptr [ %add.ptr11, %if.then2 ], [ null, %sw.epilog ]
  %io_mc_regs.1 = phi ptr [ null, %if.then2 ], [ %io_mc_regs.0, %sw.epilog ]
  %new_io_mc_regs.0 = phi ptr [ %add.ptr, %if.then2 ], [ null, %sw.epilog ]
  %regs_size.1 = phi i32 [ %div120, %if.then2 ], [ 36, %sw.epilog ]
  %ucode_size.0.in = phi i32 [ %18, %if.then2 ], [ %23, %sw.epilog ]
  %ucode_size.0 = lshr i32 %ucode_size.0.in, 2
  %rmmio.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %30 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i = getelementptr i8, ptr %31, i32 10440
  %32 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %33 = and i32 %32, 16777216
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %33)
  %cmp = icmp eq i32 %33, 0
  br i1 %cmp, label %if.then21, label %if.end20.cleanup_crit_edge

if.end20.cleanup_crit_edge:                       ; preds = %if.end20
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then21:                                        ; preds = %if.end20
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %34 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i125 = getelementptr i8, ptr %35, i32 10440
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i125, i32 134217728) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %36 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i129 = getelementptr i8, ptr %37, i32 10440
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i129, i32 268435456) #14, !srcloc !678
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %regs_size.1)
  %cmp22174.not = icmp eq i32 %regs_size.1, 0
  br i1 %cmp22174.not, label %if.then21.for.cond33.preheader_crit_edge, label %if.then21.for.body_crit_edge

if.then21.for.body_crit_edge:                     ; preds = %if.then21
  br label %for.body

if.then21.for.cond33.preheader_crit_edge:         ; preds = %if.then21
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.cond33.preheader

for.cond33.preheader:                             ; preds = %for.inc.for.cond33.preheader_crit_edge, %if.then21.for.cond33.preheader_crit_edge
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %ucode_size.0.in)
  %cmp34177.not = icmp ult i32 %ucode_size.0.in, 4
  br i1 %cmp34177.not, label %for.cond33.preheader.for.end47_crit_edge, label %for.body35.preheader

for.cond33.preheader.for.end47_crit_edge:         ; preds = %for.cond33.preheader
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end47

for.body35.preheader:                             ; preds = %for.cond33.preheader
  %umax = call i32 @llvm.umax.i32(i32 %ucode_size.0, i32 1)
  br label %for.body35

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %if.then21.for.body_crit_edge
  %i.0176 = phi i32 [ %inc, %for.inc.for.body_crit_edge ], [ 0, %if.then21.for.body_crit_edge ]
  %new_io_mc_regs.1175 = phi ptr [ %new_io_mc_regs.2, %for.inc.for.body_crit_edge ], [ %new_io_mc_regs.0, %if.then21.for.body_crit_edge ]
  %38 = ptrtoint ptr %new_fw to i32
  call void @__asan_load1_noabort(i32 %38)
  %39 = load i8, ptr %new_fw, align 4, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %39)
  %tobool24.not = icmp eq i8 %39, 0
  br i1 %tobool24.not, label %if.else29, label %if.then25

if.then25:                                        ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  %incdec.ptr = getelementptr i32, ptr %new_io_mc_regs.1175, i32 1
  %40 = ptrtoint ptr %new_io_mc_regs.1175 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %new_io_mc_regs.1175, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %42 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i133 = getelementptr i8, ptr %43, i32 10820
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i133, i32 %41) #14, !srcloc !678
  %incdec.ptr27 = getelementptr i32, ptr %new_io_mc_regs.1175, i32 2
  %44 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %incdec.ptr, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %46 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i137 = getelementptr i8, ptr %47, i32 10824
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i137, i32 %45) #14, !srcloc !678
  br label %for.inc

if.else29:                                        ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  %shl = shl nuw i32 %i.0176, 1
  %arrayidx = getelementptr i32, ptr %io_mc_regs.1, i32 %shl
  %48 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %arrayidx, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %50 = tail call i32 @llvm.bswap.i32(i32 %49) #14
  %51 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i141 = getelementptr i8, ptr %52, i32 10820
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i141, i32 %50) #14, !srcloc !678
  %add = or i32 %shl, 1
  %arrayidx31 = getelementptr i32, ptr %io_mc_regs.1, i32 %add
  %53 = ptrtoint ptr %arrayidx31 to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %arrayidx31, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %55 = tail call i32 @llvm.bswap.i32(i32 %54) #14
  %56 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i145 = getelementptr i8, ptr %57, i32 10824
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i145, i32 %55) #14, !srcloc !678
  br label %for.inc

for.inc:                                          ; preds = %if.else29, %if.then25
  %new_io_mc_regs.2 = phi ptr [ %incdec.ptr27, %if.then25 ], [ %new_io_mc_regs.1175, %if.else29 ]
  %inc = add nuw nsw i32 %i.0176, 1
  %exitcond.not = icmp eq i32 %inc, %regs_size.1
  br i1 %exitcond.not, label %for.inc.for.cond33.preheader_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body

for.inc.for.cond33.preheader_crit_edge:           ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.cond33.preheader

for.body35:                                       ; preds = %for.inc45.for.body35_crit_edge, %for.body35.preheader
  %i.1180 = phi i32 [ %inc46, %for.inc45.for.body35_crit_edge ], [ 0, %for.body35.preheader ]
  %new_fw_data.1179 = phi ptr [ %new_fw_data.2, %for.inc45.for.body35_crit_edge ], [ %new_fw_data.0, %for.body35.preheader ]
  %fw_data.1178 = phi ptr [ %fw_data.2, %for.inc45.for.body35_crit_edge ], [ %fw_data.0, %for.body35.preheader ]
  %58 = ptrtoint ptr %new_fw to i32
  call void @__asan_load1_noabort(i32 %58)
  %59 = load i8, ptr %new_fw, align 4, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %59)
  %tobool37.not = icmp eq i8 %59, 0
  br i1 %tobool37.not, label %if.else41, label %if.then38

if.then38:                                        ; preds = %for.body35
  call void @__sanitizer_cov_trace_pc() #16
  %incdec.ptr39 = getelementptr i32, ptr %new_fw_data.1179, i32 1
  %60 = ptrtoint ptr %new_fw_data.1179 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %new_fw_data.1179, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %62 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i149 = getelementptr i8, ptr %63, i32 10444
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i149, i32 %61) #14, !srcloc !678
  br label %for.inc45

if.else41:                                        ; preds = %for.body35
  call void @__sanitizer_cov_trace_pc() #16
  %incdec.ptr42 = getelementptr i32, ptr %fw_data.1178, i32 1
  %64 = ptrtoint ptr %fw_data.1178 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %fw_data.1178, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %66 = tail call i32 @llvm.bswap.i32(i32 %65) #14
  %67 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i153 = getelementptr i8, ptr %68, i32 10444
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i153, i32 %66) #14, !srcloc !678
  br label %for.inc45

for.inc45:                                        ; preds = %if.else41, %if.then38
  %fw_data.2 = phi ptr [ %fw_data.1178, %if.then38 ], [ %incdec.ptr42, %if.else41 ]
  %new_fw_data.2 = phi ptr [ %incdec.ptr39, %if.then38 ], [ %new_fw_data.1179, %if.else41 ]
  %inc46 = add nuw nsw i32 %i.1180, 1
  %exitcond185.not = icmp eq i32 %inc46, %umax
  br i1 %exitcond185.not, label %for.inc45.for.end47_crit_edge, label %for.inc45.for.body35_crit_edge

for.inc45.for.body35_crit_edge:                   ; preds = %for.inc45
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body35

for.inc45.for.end47_crit_edge:                    ; preds = %for.inc45
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end47

for.end47:                                        ; preds = %for.inc45.for.end47_crit_edge, %for.cond33.preheader.for.end47_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %69 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i157 = getelementptr i8, ptr %70, i32 10440
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i157, i32 134217728) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %71 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i161 = getelementptr i8, ptr %72, i32 10440
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i161, i32 67108864) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %73 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i165 = getelementptr i8, ptr %74, i32 10440
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i165, i32 16777216) #14, !srcloc !678
  %usec_timeout = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 8
  %75 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %usec_timeout, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %76)
  %cmp49181 = icmp sgt i32 %76, 0
  br i1 %cmp49181, label %for.end47.for.body50_crit_edge, label %for.end47.cleanup_crit_edge

for.end47.cleanup_crit_edge:                      ; preds = %for.end47
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.end47.for.body50_crit_edge:                   ; preds = %for.end47
  br label %for.body50

for.body50:                                       ; preds = %if.end55.for.body50_crit_edge, %for.end47.for.body50_crit_edge
  %i.2182 = phi i32 [ %inc57, %if.end55.for.body50_crit_edge ], [ 0, %for.end47.for.body50_crit_edge ]
  %77 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i169 = getelementptr i8, ptr %78, i32 10472
  %79 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i169) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %80 = and i32 %79, 64
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %80)
  %tobool53.not = icmp eq i32 %80, 0
  br i1 %tobool53.not, label %if.end55, label %for.end58thread-pre-split

if.end55:                                         ; preds = %for.body50
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %81 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %81(i32 noundef 214748) #14
  %inc57 = add nuw nsw i32 %i.2182, 1
  %82 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load i32, ptr %usec_timeout, align 4
  %cmp49 = icmp slt i32 %inc57, %83
  br i1 %cmp49, label %if.end55.for.body50_crit_edge, label %if.end55.for.end58_crit_edge

if.end55.for.end58_crit_edge:                     ; preds = %if.end55
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end58

if.end55.for.body50_crit_edge:                    ; preds = %if.end55
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body50

for.end58thread-pre-split:                        ; preds = %for.body50
  call void @__sanitizer_cov_trace_pc() #16
  %84 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %84)
  %.pr = load i32, ptr %usec_timeout, align 4
  br label %for.end58

for.end58:                                        ; preds = %for.end58thread-pre-split, %if.end55.for.end58_crit_edge
  %85 = phi i32 [ %.pr, %for.end58thread-pre-split ], [ %83, %if.end55.for.end58_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %85)
  %cmp61183 = icmp sgt i32 %85, 0
  br i1 %cmp61183, label %for.end58.for.body62_crit_edge, label %for.end58.cleanup_crit_edge

for.end58.cleanup_crit_edge:                      ; preds = %for.end58
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.end58.for.body62_crit_edge:                   ; preds = %for.end58
  br label %for.body62

for.body62:                                       ; preds = %if.end67.for.body62_crit_edge, %for.end58.for.body62_crit_edge
  %i.3184 = phi i32 [ %inc69, %if.end67.for.body62_crit_edge ], [ 0, %for.end58.for.body62_crit_edge ]
  %86 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i173 = getelementptr i8, ptr %87, i32 10472
  %88 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i173) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %.mask = and i32 %88, 128
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %.mask)
  %tobool65.not = icmp eq i32 %.mask, 0
  br i1 %tobool65.not, label %if.end67, label %for.body62.cleanup_crit_edge

for.body62.cleanup_crit_edge:                     ; preds = %for.body62
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end67:                                         ; preds = %for.body62
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %89 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %89(i32 noundef 214748) #14
  %inc69 = add nuw nsw i32 %i.3184, 1
  %90 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %usec_timeout, align 4
  %cmp61 = icmp slt i32 %inc69, %91
  br i1 %cmp61, label %if.end67.for.body62_crit_edge, label %if.end67.cleanup_crit_edge

if.end67.cleanup_crit_edge:                       ; preds = %if.end67
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end67.for.body62_crit_edge:                    ; preds = %if.end67
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body62

cleanup:                                          ; preds = %if.end67.cleanup_crit_edge, %for.body62.cleanup_crit_edge, %for.end58.cleanup_crit_edge, %for.end47.cleanup_crit_edge, %if.end20.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %entry.cleanup_crit_edge ], [ 0, %if.end20.cleanup_crit_edge ], [ 0, %for.end58.cleanup_crit_edge ], [ 0, %for.end47.cleanup_crit_edge ], [ 0, %for.body62.cleanup_crit_edge ], [ 0, %if.end67.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_ucode_print_mc_hdr(ptr noundef) local_unnamed_addr #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.bswap.i32(i32) #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @dce6_bandwidth_update(ptr noundef %rdev) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %mode_config_initialized = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 44, i32 3
  %0 = ptrtoint ptr %mode_config_initialized to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %mode_config_initialized, align 4, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %tobool.not = icmp eq i8 %1, 0
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end:                                           ; preds = %entry
  tail call void @radeon_update_display_priority(ptr noundef %rdev) #14
  %num_crtc = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 91
  %2 = ptrtoint ptr %num_crtc to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %num_crtc, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp70 = icmp sgt i32 %3, 0
  br i1 %cmp70, label %if.end.for.body_crit_edge, label %if.end.cleanup_crit_edge

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end.for.body_crit_edge:                        ; preds = %if.end
  br label %for.body

for.cond6.preheader:                              ; preds = %for.body
  %4 = ptrtoint ptr %num_crtc to i32
  call void @__asan_load4_noabort(i32 %4)
  %.pr = load i32, ptr %num_crtc, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %.pr)
  %cmp874 = icmp sgt i32 %.pr, 0
  br i1 %cmp874, label %for.cond6.preheader.for.body9_crit_edge, label %for.cond6.preheader.cleanup_crit_edge

for.cond6.preheader.cleanup_crit_edge:            ; preds = %for.cond6.preheader
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.cond6.preheader.for.body9_crit_edge:          ; preds = %for.cond6.preheader
  br label %for.body9

for.body:                                         ; preds = %for.body.for.body_crit_edge, %if.end.for.body_crit_edge
  %i.072 = phi i32 [ %inc5, %for.body.for.body_crit_edge ], [ 0, %if.end.for.body_crit_edge ]
  %num_heads.071 = phi i32 [ %spec.select, %for.body.for.body_crit_edge ], [ 0, %if.end.for.body_crit_edge ]
  %arrayidx = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 44, i32 4, i32 %i.072
  %5 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %arrayidx, align 4
  %enabled = getelementptr inbounds %struct.drm_crtc, ptr %6, i32 0, i32 11
  %7 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %enabled, align 8, !range !676
  %9 = zext i8 %8 to i32
  %spec.select = add i32 %num_heads.071, %9
  %inc5 = add nuw nsw i32 %i.072, 1
  %exitcond.not = icmp eq i32 %inc5, %3
  br i1 %exitcond.not, label %for.cond6.preheader, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body

for.body9:                                        ; preds = %for.body9.for.body9_crit_edge, %for.cond6.preheader.for.body9_crit_edge
  %i.175 = phi i32 [ %add35, %for.body9.for.body9_crit_edge ], [ 0, %for.cond6.preheader.for.body9_crit_edge ]
  %arrayidx12 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 44, i32 4, i32 %i.175
  %10 = ptrtoint ptr %arrayidx12 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx12, align 4
  %mode = getelementptr inbounds %struct.drm_crtc, ptr %11, i32 0, i32 12
  %add = or i32 %i.175, 1
  %arrayidx16 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 44, i32 4, i32 %add
  %12 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %arrayidx16, align 4
  %mode18 = getelementptr inbounds %struct.drm_crtc, ptr %13, i32 0, i32 12
  %call = tail call fastcc i32 @dce6_line_buffer_adjust(ptr noundef %rdev, ptr noundef %11, ptr noundef %mode, ptr noundef %mode18), !range !679
  %14 = ptrtoint ptr %arrayidx12 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %arrayidx12, align 4
  tail call fastcc void @dce6_program_watermarks(ptr noundef %rdev, ptr noundef %15, i32 noundef %call, i32 noundef %spec.select)
  %16 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %arrayidx16, align 4
  %call29 = tail call fastcc i32 @dce6_line_buffer_adjust(ptr noundef %rdev, ptr noundef %17, ptr noundef %mode18, ptr noundef %mode), !range !679
  %18 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %arrayidx16, align 4
  tail call fastcc void @dce6_program_watermarks(ptr noundef %rdev, ptr noundef %19, i32 noundef %call29, i32 noundef %spec.select)
  %add35 = add i32 %i.175, 2
  %20 = ptrtoint ptr %num_crtc to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %num_crtc, align 4
  %cmp8 = icmp slt i32 %add35, %21
  br i1 %cmp8, label %for.body9.for.body9_crit_edge, label %for.body9.cleanup_crit_edge

for.body9.cleanup_crit_edge:                      ; preds = %for.body9
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.body9.for.body9_crit_edge:                    ; preds = %for.body9
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body9

cleanup:                                          ; preds = %for.body9.cleanup_crit_edge, %for.cond6.preheader.cleanup_crit_edge, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_update_display_priority(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @dce6_line_buffer_adjust(ptr noundef %rdev, ptr nocapture noundef readonly %radeon_crtc, ptr noundef readnone %mode, ptr noundef readnone %other_mode) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %crtc_id = getelementptr inbounds %struct.radeon_crtc, ptr %radeon_crtc, i32 0, i32 1
  %0 = ptrtoint ptr %crtc_id to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %crtc_id, align 8
  %mul = shl i32 %1, 5
  %enabled = getelementptr inbounds %struct.drm_crtc, ptr %radeon_crtc, i32 0, i32 11
  %2 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %enabled, align 8, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  %tobool1.not = icmp eq ptr %mode, null
  %or.cond = or i1 %tobool1.not, %tobool.not
  %tobool2.not = icmp eq ptr %other_mode, null
  %.33 = select i1 %tobool2.not, i32 2097152, i32 0
  %.34 = select i1 %tobool2.not, i32 2, i32 1
  %tmp.0 = select i1 %or.cond, i32 0, i32 %.33
  %buffer_alloc.0 = select i1 %or.cond, i32 0, i32 %.34
  %crtc_offset = getelementptr inbounds %struct.radeon_crtc, ptr %radeon_crtc, i32 0, i32 5
  %4 = ptrtoint ptr %crtc_offset to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %crtc_offset, align 8
  %add = add i32 %5, 27404
  %rmmio_size.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 18
  %6 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %7, i32 %add)
  %cmp.i = icmp ugt i32 %7, %add
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %add)
  %cmp1.i = icmp ult i32 %add, 65536
  %or.cond.i = or i1 %cmp1.i, %cmp.i
  br i1 %or.cond.i, label %do.body.i, label %if.else.i

do.body.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %8 = lshr exact i32 %tmp.0, 8
  %rmmio.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %9 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i = getelementptr i8, ptr %10, i32 %add
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i, i32 %8) #14, !srcloc !678
  br label %r100_mm_wreg.exit

if.else.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @r100_mm_wreg_slow(ptr noundef %rdev, i32 noundef %add, i32 noundef %tmp.0) #14
  br label %r100_mm_wreg.exit

r100_mm_wreg.exit:                                ; preds = %if.else.i, %do.body.i
  %add6 = add i32 %mul, 3232
  %11 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %12, i32 %add6)
  %cmp.i38 = icmp ugt i32 %12, %add6
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %add6)
  %cmp1.i39 = icmp ult i32 %add6, 65536
  %or.cond.i40 = or i1 %cmp1.i39, %cmp.i38
  br i1 %or.cond.i40, label %do.body.i43, label %if.else.i44

do.body.i43:                                      ; preds = %r100_mm_wreg.exit
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %13 = shl nuw nsw i32 %buffer_alloc.0, 24
  %rmmio.i41 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %14 = ptrtoint ptr %rmmio.i41 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %rmmio.i41, align 4
  %add.ptr.i42 = getelementptr i8, ptr %15, i32 %add6
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i42, i32 %13) #14, !srcloc !678
  br label %r100_mm_wreg.exit45

if.else.i44:                                      ; preds = %r100_mm_wreg.exit
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @r100_mm_wreg_slow(ptr noundef %rdev, i32 noundef %add6, i32 noundef %buffer_alloc.0) #14
  br label %r100_mm_wreg.exit45

r100_mm_wreg.exit45:                              ; preds = %if.else.i44, %do.body.i43
  %usec_timeout = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 8
  %16 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %usec_timeout, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %17)
  %cmp53.not = icmp eq i32 %17, 0
  br i1 %cmp53.not, label %r100_mm_wreg.exit45.for.end_crit_edge, label %for.body.lr.ph

r100_mm_wreg.exit45.for.end_crit_edge:            ; preds = %r100_mm_wreg.exit45
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end

for.body.lr.ph:                                   ; preds = %r100_mm_wreg.exit45
  %rmmio.i50 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  br label %for.body

for.body:                                         ; preds = %if.end11.for.body_crit_edge, %for.body.lr.ph
  %i.054 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %if.end11.for.body_crit_edge ]
  %18 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %19, i32 %add6)
  %cmp.i47 = icmp ugt i32 %19, %add6
  %or.cond.i49 = or i1 %cmp1.i39, %cmp.i47
  br i1 %or.cond.i49, label %if.then.i, label %if.else.i52

if.then.i:                                        ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  %20 = ptrtoint ptr %rmmio.i50 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %rmmio.i50, align 4
  %add.ptr.i51 = getelementptr i8, ptr %21, i32 %add6
  %22 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i51) #14, !srcloc !674
  %23 = tail call i32 @llvm.bswap.i32(i32 %22) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  br label %r100_mm_rreg.exit

if.else.i52:                                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  %call3.i = tail call i32 @r100_mm_rreg_slow(ptr noundef %rdev, i32 noundef %add6) #14
  br label %r100_mm_rreg.exit

r100_mm_rreg.exit:                                ; preds = %if.else.i52, %if.then.i
  %retval.0.i = phi i32 [ %call3.i, %if.else.i52 ], [ %23, %if.then.i ]
  %and = and i32 %retval.0.i, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool9.not = icmp eq i32 %and, 0
  br i1 %tobool9.not, label %if.end11, label %r100_mm_rreg.exit.for.end_crit_edge

r100_mm_rreg.exit.for.end_crit_edge:              ; preds = %r100_mm_rreg.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end

if.end11:                                         ; preds = %r100_mm_rreg.exit
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %24 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %24(i32 noundef 214748) #14
  %inc = add nuw i32 %i.054, 1
  %25 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %usec_timeout, align 4
  %cmp = icmp ult i32 %inc, %26
  br i1 %cmp, label %if.end11.for.body_crit_edge, label %if.end11.for.end_crit_edge

if.end11.for.end_crit_edge:                       ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end

if.end11.for.body_crit_edge:                      ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body

for.end:                                          ; preds = %if.end11.for.end_crit_edge, %r100_mm_rreg.exit.for.end_crit_edge, %r100_mm_wreg.exit45.for.end_crit_edge
  %phi.sel = select i1 %tobool2.not, i32 16384, i32 8192
  %cond = select i1 %or.cond, i32 8192, i32 %phi.sel
  %27 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %27)
  %28 = load i8, ptr %enabled, align 8, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %28)
  %tobool14.not = icmp eq i8 %28, 0
  %or.cond35 = or i1 %tobool1.not, %tobool14.not
  %retval.0 = select i1 %or.cond35, i32 0, i32 %cond
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @dce6_program_watermarks(ptr noundef %rdev, ptr noundef %radeon_crtc, i32 noundef %lb_size, i32 noundef %num_heads) unnamed_addr #0 align 64 {
entry:
  %wm_low = alloca %struct.dce6_wm_params, align 4
  %wm_high = alloca %struct.dce6_wm_params, align 4
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %mode1 = getelementptr inbounds %struct.drm_crtc, ptr %radeon_crtc, i32 0, i32 12
  call void @llvm.lifetime.start.p0(i64 52, ptr nonnull %wm_low) #14
  %0 = call ptr @memset(ptr %wm_low, i32 255, i32 52)
  call void @llvm.lifetime.start.p0(i64 52, ptr nonnull %wm_high) #14
  %1 = getelementptr inbounds i8, ptr %wm_high, i32 4
  %2 = call ptr @memset(ptr %1, i32 255, i32 28)
  %enabled = getelementptr inbounds %struct.drm_crtc, ptr %radeon_crtc, i32 0, i32 11
  %3 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %enabled, align 8, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %4)
  %tobool.not = icmp eq i8 %4, 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %num_heads)
  %tobool3.not = icmp eq i32 %num_heads, 0
  %or.cond = or i1 %tobool3.not, %tobool.not
  %tobool5.not = icmp eq ptr %mode1, null
  %or.cond390 = select i1 %or.cond, i1 true, i1 %tobool5.not
  br i1 %or.cond390, label %entry.if.end215_crit_edge, label %if.then

entry.if.end215_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end215

if.then:                                          ; preds = %entry
  %crtc_hdisplay = getelementptr inbounds %struct.drm_crtc, ptr %radeon_crtc, i32 0, i32 12, i32 13
  %5 = ptrtoint ptr %crtc_hdisplay to i32
  call void @__asan_load2_noabort(i32 %5)
  %6 = load i16, ptr %crtc_hdisplay, align 4
  %conv = zext i16 %6 to i64
  %mul = mul nuw nsw i64 %conv, 1000000
  %7 = ptrtoint ptr %mode1 to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %mode1, align 4
  call void @__sanitizer_cov_trace_const_cmp8(i64 4294967296, i64 %mul)
  %cmp164.i.i = icmp ult i64 %mul, 4294967296
  br i1 %cmp164.i.i, label %if.then168.i.i, label %if.else174.i.i, !prof !680

if.then168.i.i:                                   ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  %conv169.i.i = trunc i64 %mul to i32
  %div172.i.i = udiv i32 %conv169.i.i, %8
  br label %if.else162.i.i499

if.else174.i.i:                                   ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  %9 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %8, i64 %mul) #17, !srcloc !681
  %asmresult1.i.i.i = extractvalue { i64, i64 } %9, 1
  %extract.t766 = trunc i64 %asmresult1.i.i.i to i32
  br label %if.else162.i.i499

if.else162.i.i499:                                ; preds = %if.else174.i.i, %if.then168.i.i
  %dividend.addr.0.i.i.off0 = phi i32 [ %div172.i.i, %if.then168.i.i ], [ %extract.t766, %if.else174.i.i ]
  %crtc_htotal = getelementptr inbounds %struct.drm_crtc, ptr %radeon_crtc, i32 0, i32 12, i32 18
  %10 = ptrtoint ptr %crtc_htotal to i32
  call void @__asan_load2_noabort(i32 %10)
  %11 = load i16, ptr %crtc_htotal, align 2
  %conv7 = zext i16 %11 to i64
  %mul8 = mul nuw nsw i64 %conv7, 1000000
  call void @__sanitizer_cov_trace_const_cmp8(i64 4294967296, i64 %mul8)
  %cmp164.i.i498 = icmp ult i64 %mul8, 4294967296
  br i1 %cmp164.i.i498, label %if.then168.i.i503, label %if.else174.i.i505, !prof !680

if.then168.i.i503:                                ; preds = %if.else162.i.i499
  call void @__sanitizer_cov_trace_pc() #16
  %conv169.i.i500 = trunc i64 %mul8 to i32
  %div172.i.i501 = udiv i32 %conv169.i.i500, %8
  br label %div_u64.exit507

if.else174.i.i505:                                ; preds = %if.else162.i.i499
  call void @__sanitizer_cov_trace_pc() #16
  %12 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %8, i64 %mul8) #17, !srcloc !681
  %asmresult1.i.i.i504 = extractvalue { i64, i64 } %12, 1
  %extract.t768 = trunc i64 %asmresult1.i.i.i504 to i32
  br label %div_u64.exit507

div_u64.exit507:                                  ; preds = %if.else174.i.i505, %if.then168.i.i503
  %dividend.addr.0.i.i506.off0 = phi i32 [ %div172.i.i501, %if.then168.i.i503 ], [ %extract.t768, %if.else174.i.i505 ]
  %13 = tail call i32 @llvm.umin.i32(i32 %dividend.addr.0.i.i506.off0, i32 65535)
  %family = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 6
  %14 = ptrtoint ptr %family to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %family, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 51, i32 %15)
  %cmp14 = icmp eq i32 %15, 51
  br i1 %cmp14, label %if.then16, label %if.else

if.then16:                                        ; preds = %div_u64.exit507
  call void @__sanitizer_cov_trace_pc() #16
  %call17 = tail call i32 @evergreen_get_number_of_dram_channels(ptr noundef %rdev) #14
  br label %if.end

if.else:                                          ; preds = %div_u64.exit507
  %rmmio.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %16 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %17, i32 8196
  %18 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #14, !srcloc !674
  %19 = lshr i32 %18, 20
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %shr.i = and i32 %19, 15
  %switch.tableidx = add nsw i32 %shr.i, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 8, i32 %switch.tableidx)
  %20 = icmp ult i32 %switch.tableidx, 8
  br i1 %20, label %switch.lookup, label %if.else.if.end_crit_edge

if.else.if.end_crit_edge:                         ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

switch.lookup:                                    ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #16
  %switch.gep = getelementptr inbounds [8 x i32], ptr @switch.table.dce6_program_watermarks, i32 0, i32 %switch.tableidx
  %21 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %21)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %if.end

if.end:                                           ; preds = %switch.lookup, %if.else.if.end_crit_edge, %if.then16
  %dram_channels.0 = phi i32 [ %call17, %if.then16 ], [ 1, %if.else.if.end_crit_edge ], [ %switch.load, %switch.lookup ]
  %pm_method = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 58, i32 34
  %22 = ptrtoint ptr %pm_method to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %pm_method, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %23)
  %cmp19 = icmp eq i32 %23, 2
  br i1 %cmp19, label %land.lhs.true21, label %if.end.if.else32_crit_edge

if.end.if.else32_crit_edge:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else32

land.lhs.true21:                                  ; preds = %if.end
  %dpm_enabled = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 58, i32 50
  %24 = ptrtoint ptr %dpm_enabled to i32
  call void @__asan_load1_noabort(i32 %24)
  %25 = load i8, ptr %dpm_enabled, align 8, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %25)
  %tobool23.not = icmp eq i8 %25, 0
  br i1 %tobool23.not, label %land.lhs.true21.if.else32_crit_edge, label %if.then25

land.lhs.true21.if.else32_crit_edge:              ; preds = %land.lhs.true21
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else32

if.then25:                                        ; preds = %land.lhs.true21
  call void @__sanitizer_cov_trace_pc() #16
  %asic = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 56
  %26 = ptrtoint ptr %asic to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %asic, align 8
  %get_mclk = getelementptr inbounds %struct.radeon_asic, ptr %27, i32 0, i32 21, i32 11
  %28 = ptrtoint ptr %get_mclk to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %get_mclk, align 4
  %call26 = tail call i32 %29(ptr noundef %rdev, i1 noundef zeroext false) #14
  %mul27 = mul i32 %call26, 10
  %yclk = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_high, i32 0, i32 1
  %30 = ptrtoint ptr %yclk to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %mul27, ptr %yclk, align 4
  %31 = ptrtoint ptr %asic to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %asic, align 8
  %get_sclk = getelementptr inbounds %struct.radeon_asic, ptr %32, i32 0, i32 21, i32 10
  %33 = ptrtoint ptr %get_sclk to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %get_sclk, align 4
  %call30 = tail call i32 %34(ptr noundef %rdev, i1 noundef zeroext false) #14
  br label %if.end39

if.else32:                                        ; preds = %land.lhs.true21.if.else32_crit_edge, %if.end.if.else32_crit_edge
  %current_mclk = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 58, i32 26
  %35 = ptrtoint ptr %current_mclk to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %current_mclk, align 4
  %mul34 = mul i32 %36, 10
  %yclk35 = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_high, i32 0, i32 1
  %37 = ptrtoint ptr %yclk35 to i32
  call void @__asan_store4_noabort(i32 %37)
  store i32 %mul34, ptr %yclk35, align 4
  %current_sclk = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 58, i32 25
  %38 = ptrtoint ptr %current_sclk to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %current_sclk, align 8
  br label %if.end39

if.end39:                                         ; preds = %if.else32, %if.then25
  %.sink = phi i32 [ %39, %if.else32 ], [ %call30, %if.then25 ]
  %mul37 = mul i32 %.sink, 10
  %sclk38 = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_high, i32 0, i32 2
  %40 = ptrtoint ptr %sclk38 to i32
  call void @__asan_store4_noabort(i32 %40)
  store i32 %mul37, ptr %sclk38, align 4
  %41 = ptrtoint ptr %mode1 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %mode1, align 4
  %disp_clk = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_high, i32 0, i32 3
  %43 = ptrtoint ptr %disp_clk to i32
  call void @__asan_store4_noabort(i32 %43)
  store i32 %42, ptr %disp_clk, align 4
  %44 = ptrtoint ptr %crtc_hdisplay to i32
  call void @__asan_load2_noabort(i32 %44)
  %45 = load i16, ptr %crtc_hdisplay, align 4
  %conv42 = zext i16 %45 to i32
  %src_width = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_high, i32 0, i32 4
  %46 = ptrtoint ptr %src_width to i32
  call void @__asan_store4_noabort(i32 %46)
  store i32 %conv42, ptr %src_width, align 4
  %active_time43 = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_high, i32 0, i32 5
  %47 = ptrtoint ptr %active_time43 to i32
  call void @__asan_store4_noabort(i32 %47)
  store i32 %dividend.addr.0.i.i.off0, ptr %active_time43, align 4
  %sub = sub i32 %13, %dividend.addr.0.i.i.off0
  %blank_time = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_high, i32 0, i32 6
  %48 = ptrtoint ptr %blank_time to i32
  call void @__asan_store4_noabort(i32 %48)
  store i32 %sub, ptr %blank_time, align 4
  %interlaced = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_high, i32 0, i32 7
  %flags = getelementptr inbounds %struct.drm_crtc, ptr %radeon_crtc, i32 0, i32 12, i32 11
  %49 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load i32, ptr %flags, align 4
  %51 = trunc i32 %50 to i8
  %52 = lshr i8 %51, 4
  %53 = and i8 %52, 1
  %54 = ptrtoint ptr %interlaced to i32
  call void @__asan_store1_noabort(i32 %54)
  store i8 %53, ptr %interlaced, align 4
  %vsc = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_high, i32 0, i32 8
  %vsc49 = getelementptr inbounds %struct.radeon_crtc, ptr %radeon_crtc, i32 0, i32 20
  %55 = ptrtoint ptr %vsc49 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %vsc49, align 4
  %57 = ptrtoint ptr %vsc to i32
  call void @__asan_store4_noabort(i32 %57)
  store i32 %56, ptr %vsc, align 4
  %vtaps = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_high, i32 0, i32 12
  %rmx_type = getelementptr inbounds %struct.radeon_crtc, ptr %radeon_crtc, i32 0, i32 17
  %58 = ptrtoint ptr %rmx_type to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %rmx_type, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %59)
  %cmp50.not = icmp eq i32 %59, 0
  %spec.store.select392 = select i1 %cmp50.not, i32 1, i32 2
  %60 = ptrtoint ptr %vtaps to i32
  call void @__asan_store4_noabort(i32 %60)
  store i32 %spec.store.select392, ptr %vtaps, align 4
  %bytes_per_pixel = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_high, i32 0, i32 10
  %61 = ptrtoint ptr %bytes_per_pixel to i32
  call void @__asan_store4_noabort(i32 %61)
  store i32 4, ptr %bytes_per_pixel, align 4
  %lb_size55 = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_high, i32 0, i32 11
  %62 = ptrtoint ptr %lb_size55 to i32
  call void @__asan_store4_noabort(i32 %62)
  store i32 %lb_size, ptr %lb_size55, align 4
  %63 = ptrtoint ptr %wm_high to i32
  call void @__asan_store4_noabort(i32 %63)
  store i32 %dram_channels.0, ptr %wm_high, align 4
  %num_heads57 = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_high, i32 0, i32 9
  %64 = ptrtoint ptr %num_heads57 to i32
  call void @__asan_store4_noabort(i32 %64)
  store i32 %num_heads, ptr %num_heads57, align 4
  %65 = ptrtoint ptr %pm_method to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %pm_method, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %66)
  %cmp60 = icmp eq i32 %66, 2
  br i1 %cmp60, label %land.lhs.true62, label %if.end39.if.else80_crit_edge

if.end39.if.else80_crit_edge:                     ; preds = %if.end39
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else80

land.lhs.true62:                                  ; preds = %if.end39
  %dpm_enabled64 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 58, i32 50
  %67 = ptrtoint ptr %dpm_enabled64 to i32
  call void @__asan_load1_noabort(i32 %67)
  %68 = load i8, ptr %dpm_enabled64, align 8, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %68)
  %tobool65.not = icmp eq i8 %68, 0
  br i1 %tobool65.not, label %land.lhs.true62.if.else80_crit_edge, label %if.then67

land.lhs.true62.if.else80_crit_edge:              ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else80

if.then67:                                        ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #16
  %asic68 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 56
  %69 = ptrtoint ptr %asic68 to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load ptr, ptr %asic68, align 8
  %get_mclk70 = getelementptr inbounds %struct.radeon_asic, ptr %70, i32 0, i32 21, i32 11
  %71 = ptrtoint ptr %get_mclk70 to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load ptr, ptr %get_mclk70, align 4
  %call71 = tail call i32 %72(ptr noundef %rdev, i1 noundef zeroext true) #14
  %mul72 = mul i32 %call71, 10
  %yclk73 = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_low, i32 0, i32 1
  %73 = ptrtoint ptr %yclk73 to i32
  call void @__asan_store4_noabort(i32 %73)
  store i32 %mul72, ptr %yclk73, align 4
  %74 = ptrtoint ptr %asic68 to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %asic68, align 8
  %get_sclk76 = getelementptr inbounds %struct.radeon_asic, ptr %75, i32 0, i32 21, i32 10
  %76 = ptrtoint ptr %get_sclk76 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %get_sclk76, align 4
  %call77 = tail call i32 %77(ptr noundef %rdev, i1 noundef zeroext true) #14
  br label %if.end89

if.else80:                                        ; preds = %land.lhs.true62.if.else80_crit_edge, %if.end39.if.else80_crit_edge
  %current_mclk82 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 58, i32 26
  %78 = ptrtoint ptr %current_mclk82 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %current_mclk82, align 4
  %mul83 = mul i32 %79, 10
  %yclk84 = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_low, i32 0, i32 1
  %80 = ptrtoint ptr %yclk84 to i32
  call void @__asan_store4_noabort(i32 %80)
  store i32 %mul83, ptr %yclk84, align 4
  %current_sclk86 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 58, i32 25
  %81 = ptrtoint ptr %current_sclk86 to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load i32, ptr %current_sclk86, align 8
  br label %if.end89

if.end89:                                         ; preds = %if.else80, %if.then67
  %.sink779 = phi i32 [ %82, %if.else80 ], [ %call77, %if.then67 ]
  %mul87 = mul i32 %.sink779, 10
  %sclk88 = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_low, i32 0, i32 2
  %83 = ptrtoint ptr %sclk88 to i32
  call void @__asan_store4_noabort(i32 %83)
  store i32 %mul87, ptr %sclk88, align 4
  %84 = ptrtoint ptr %mode1 to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load i32, ptr %mode1, align 4
  %disp_clk91 = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_low, i32 0, i32 3
  %86 = ptrtoint ptr %disp_clk91 to i32
  call void @__asan_store4_noabort(i32 %86)
  store i32 %85, ptr %disp_clk91, align 4
  %87 = ptrtoint ptr %crtc_hdisplay to i32
  call void @__asan_load2_noabort(i32 %87)
  %88 = load i16, ptr %crtc_hdisplay, align 4
  %conv93 = zext i16 %88 to i32
  %src_width94 = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_low, i32 0, i32 4
  %89 = ptrtoint ptr %src_width94 to i32
  call void @__asan_store4_noabort(i32 %89)
  store i32 %conv93, ptr %src_width94, align 4
  %active_time95 = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_low, i32 0, i32 5
  %90 = ptrtoint ptr %active_time95 to i32
  call void @__asan_store4_noabort(i32 %90)
  store i32 %dividend.addr.0.i.i.off0, ptr %active_time95, align 4
  %blank_time98 = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_low, i32 0, i32 6
  %91 = ptrtoint ptr %blank_time98 to i32
  call void @__asan_store4_noabort(i32 %91)
  store i32 %sub, ptr %blank_time98, align 4
  %interlaced99 = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_low, i32 0, i32 7
  %92 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %flags, align 4
  %94 = trunc i32 %93 to i8
  %95 = lshr i8 %94, 4
  %96 = and i8 %95, 1
  %97 = ptrtoint ptr %interlaced99 to i32
  call void @__asan_store1_noabort(i32 %97)
  store i8 %96, ptr %interlaced99, align 4
  %vsc106 = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_low, i32 0, i32 8
  %98 = ptrtoint ptr %vsc49 to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load i32, ptr %vsc49, align 4
  %100 = ptrtoint ptr %vsc106 to i32
  call void @__asan_store4_noabort(i32 %100)
  store i32 %99, ptr %vsc106, align 4
  %vtaps108 = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_low, i32 0, i32 12
  %101 = ptrtoint ptr %rmx_type to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load i32, ptr %rmx_type, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %102)
  %cmp110.not = icmp eq i32 %102, 0
  %spec.store.select393 = select i1 %cmp110.not, i32 1, i32 2
  %103 = ptrtoint ptr %vtaps108 to i32
  call void @__asan_store4_noabort(i32 %103)
  store i32 %spec.store.select393, ptr %vtaps108, align 4
  %bytes_per_pixel115 = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_low, i32 0, i32 10
  %104 = ptrtoint ptr %bytes_per_pixel115 to i32
  call void @__asan_store4_noabort(i32 %104)
  store i32 4, ptr %bytes_per_pixel115, align 4
  %lb_size116 = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_low, i32 0, i32 11
  %105 = ptrtoint ptr %lb_size116 to i32
  call void @__asan_store4_noabort(i32 %105)
  store i32 %lb_size, ptr %lb_size116, align 4
  %106 = ptrtoint ptr %wm_low to i32
  call void @__asan_store4_noabort(i32 %106)
  store i32 %dram_channels.0, ptr %wm_low, align 4
  %num_heads118 = getelementptr inbounds %struct.dce6_wm_params, ptr %wm_low, i32 0, i32 9
  %107 = ptrtoint ptr %num_heads118 to i32
  call void @__asan_store4_noabort(i32 %107)
  store i32 %num_heads, ptr %num_heads118, align 4
  %call119 = call fastcc i32 @dce6_latency_watermark(ptr noundef nonnull %wm_high)
  %108 = tail call i32 @llvm.umin.i32(i32 %call119, i32 65535)
  %call127 = call fastcc i32 @dce6_latency_watermark(ptr noundef nonnull %wm_low)
  %109 = tail call i32 @llvm.umin.i32(i32 %call127, i32 65535)
  %call135 = call fastcc zeroext i1 @dce6_average_bandwidth_vs_dram_bandwidth_for_display(ptr noundef nonnull %wm_high)
  br i1 %call135, label %lor.lhs.false, label %if.end89.if.then142_crit_edge

if.end89.if.then142_crit_edge:                    ; preds = %if.end89
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then142

lor.lhs.false:                                    ; preds = %if.end89
  %110 = ptrtoint ptr %active_time43 to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load i32, ptr %active_time43, align 4
  %112 = ptrtoint ptr %blank_time to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load i32, ptr %blank_time, align 4
  %add.i.i508 = add i32 %113, %111
  %shl.i.i509 = shl i32 %add.i.i508, 12
  %.fca.0.insert21.i.i = insertvalue [1 x i32] poison, i32 %shl.i.i509, 0
  %call.i.i = tail call fastcc i32 @dfixed_div([1 x i32] %.fca.0.insert21.i.i, [1 x i32] [i32 4096000]) #14
  %114 = ptrtoint ptr %bytes_per_pixel to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load i32, ptr %bytes_per_pixel, align 4
  %shl2.i.i = shl i32 %115, 12
  %116 = ptrtoint ptr %src_width to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load i32, ptr %src_width, align 4
  %shl4.i.i = shl i32 %117, 12
  %conv.i.i = zext i32 %shl4.i.i to i64
  %conv5.i.i = zext i32 %shl2.i.i to i64
  %mul.i.i510 = mul nuw i64 %conv.i.i, %conv5.i.i
  %shr.i.i511 = lshr exact i64 %mul.i.i510, 12
  %conv8.i.i = and i64 %shr.i.i511, 4294963200
  %118 = ptrtoint ptr %vsc to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load i32, ptr %vsc, align 4
  %conv9.i.i = zext i32 %119 to i64
  %mul10.i.i = mul nuw i64 %conv8.i.i, %conv9.i.i
  %conv.i.i.i = shl i64 %mul10.i.i, 1
  %120 = and i64 %mul10.i.i, 17590038560768
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %120)
  %cmp169.i.i.i = icmp eq i64 %120, 0
  br i1 %cmp169.i.i.i, label %if.then173.i.i.i, label %if.else179.i.i.i, !prof !680

if.then173.i.i.i:                                 ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #16
  %conv174.i.i.i = trunc i64 %conv.i.i.i to i32
  %div177.i.i.i = udiv i32 %conv174.i.i.i, %call.i.i
  %conv178.i.i.i = zext i32 %div177.i.i.i to i64
  br label %dce6_average_bandwidth_vs_available_bandwidth.exit

if.else179.i.i.i:                                 ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #16
  %shl.i.i.i = and i64 %conv.i.i.i, 35184372080640
  %121 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %call.i.i, i64 %shl.i.i.i) #17, !srcloc !681
  %asmresult1.i.i.i.i = extractvalue { i64, i64 } %121, 1
  br label %dce6_average_bandwidth_vs_available_bandwidth.exit

dce6_average_bandwidth_vs_available_bandwidth.exit: ; preds = %if.else179.i.i.i, %if.then173.i.i.i
  %tmp.0.i.i.i = phi i64 [ %conv178.i.i.i, %if.then173.i.i.i ], [ %asmresult1.i.i.i.i, %if.else179.i.i.i ]
  %add185.i.i.i = add i64 %tmp.0.i.i.i, 1
  %sum.shift.i.i = lshr i64 %add185.i.i.i, 13
  %shr1730.i.i = trunc i64 %sum.shift.i.i to i32
  %shr17.i.i = and i32 %shr1730.i.i, 1048575
  %call1.i = call fastcc i32 @dce6_available_bandwidth(ptr noundef nonnull %wm_high) #14
  %122 = ptrtoint ptr %num_heads57 to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load i32, ptr %num_heads57, align 4
  %div.i = udiv i32 %call1.i, %123
  call void @__sanitizer_cov_trace_cmp4(i32 %shr17.i.i, i32 %div.i)
  %cmp.not.i.not = icmp ugt i32 %shr17.i.i, %div.i
  br i1 %cmp.not.i.not, label %dce6_average_bandwidth_vs_available_bandwidth.exit.if.then142_crit_edge, label %lor.lhs.false137

dce6_average_bandwidth_vs_available_bandwidth.exit.if.then142_crit_edge: ; preds = %dce6_average_bandwidth_vs_available_bandwidth.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then142

lor.lhs.false137:                                 ; preds = %dce6_average_bandwidth_vs_available_bandwidth.exit
  call void @__sanitizer_cov_trace_const_cmp4(i32 4096, i32 %119)
  %cmp.i = icmp ugt i32 %119, 4096
  br i1 %cmp.i, label %lor.lhs.false137.dce6_check_latency_hiding.exit_crit_edge, label %if.else.i

lor.lhs.false137.dce6_check_latency_hiding.exit_crit_edge: ; preds = %lor.lhs.false137
  call void @__sanitizer_cov_trace_pc() #16
  br label %dce6_check_latency_hiding.exit

if.else.i:                                        ; preds = %lor.lhs.false137
  call void @__sanitizer_cov_trace_pc() #16
  %124 = ptrtoint ptr %lb_size55 to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %lb_size55, align 4
  %div.i512 = udiv i32 %125, %117
  %126 = ptrtoint ptr %vtaps to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load i32, ptr %vtaps, align 4
  %add1.i = add i32 %127, 1
  call void @__sanitizer_cov_trace_cmp4(i32 %div.i512, i32 %add1.i)
  %cmp2.not.i = icmp ugt i32 %div.i512, %add1.i
  %..i = select i1 %cmp2.not.i, i32 2, i32 1
  br label %dce6_check_latency_hiding.exit

dce6_check_latency_hiding.exit:                   ; preds = %if.else.i, %lor.lhs.false137.dce6_check_latency_hiding.exit_crit_edge
  %latency_tolerant_lines.0.i = phi i32 [ 1, %lor.lhs.false137.dce6_check_latency_hiding.exit_crit_edge ], [ %..i, %if.else.i ]
  %mul.i = mul i32 %latency_tolerant_lines.0.i, %add.i.i508
  %add7.i = add i32 %mul.i, %113
  %call.i = call fastcc i32 @dce6_latency_watermark(ptr noundef nonnull %wm_high) #14
  call void @__sanitizer_cov_trace_cmp4(i32 %call.i, i32 %add7.i)
  %cmp8.not.i.not = icmp ugt i32 %call.i, %add7.i
  br i1 %cmp8.not.i.not, label %dce6_check_latency_hiding.exit.if.then142_crit_edge, label %lor.lhs.false139

dce6_check_latency_hiding.exit.if.then142_crit_edge: ; preds = %dce6_check_latency_hiding.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then142

lor.lhs.false139:                                 ; preds = %dce6_check_latency_hiding.exit
  %disp_priority = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 12
  %128 = ptrtoint ptr %disp_priority to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load i32, ptr %disp_priority, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %129)
  %cmp140 = icmp eq i32 %129, 2
  br i1 %cmp140, label %lor.lhs.false139.if.then142_crit_edge, label %lor.lhs.false139.if.end144_crit_edge

lor.lhs.false139.if.end144_crit_edge:             ; preds = %lor.lhs.false139
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end144

lor.lhs.false139.if.then142_crit_edge:            ; preds = %lor.lhs.false139
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then142

if.then142:                                       ; preds = %lor.lhs.false139.if.then142_crit_edge, %dce6_check_latency_hiding.exit.if.then142_crit_edge, %dce6_average_bandwidth_vs_available_bandwidth.exit.if.then142_crit_edge, %if.end89.if.then142_crit_edge
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 4, ptr noundef nonnull @.str.69) #14
  br label %if.end144

if.end144:                                        ; preds = %if.then142, %lor.lhs.false139.if.end144_crit_edge
  %priority_b_cnt.0 = phi i32 [ 1048576, %if.then142 ], [ 0, %lor.lhs.false139.if.end144_crit_edge ]
  %call145 = call fastcc zeroext i1 @dce6_average_bandwidth_vs_dram_bandwidth_for_display(ptr noundef nonnull %wm_low)
  br i1 %call145, label %lor.lhs.false146, label %if.end144.if.then154_crit_edge

if.end144.if.then154_crit_edge:                   ; preds = %if.end144
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then154

lor.lhs.false146:                                 ; preds = %if.end144
  %130 = ptrtoint ptr %active_time95 to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load i32, ptr %active_time95, align 4
  %132 = ptrtoint ptr %blank_time98 to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load i32, ptr %blank_time98, align 4
  %add.i.i515 = add i32 %133, %131
  %shl.i.i516 = shl i32 %add.i.i515, 12
  %.fca.0.insert21.i.i517 = insertvalue [1 x i32] poison, i32 %shl.i.i516, 0
  %call.i.i518 = tail call fastcc i32 @dfixed_div([1 x i32] %.fca.0.insert21.i.i517, [1 x i32] [i32 4096000]) #14
  %134 = ptrtoint ptr %bytes_per_pixel115 to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load i32, ptr %bytes_per_pixel115, align 4
  %shl2.i.i520 = shl i32 %135, 12
  %136 = ptrtoint ptr %src_width94 to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load i32, ptr %src_width94, align 4
  %shl4.i.i522 = shl i32 %137, 12
  %conv.i.i523 = zext i32 %shl4.i.i522 to i64
  %conv5.i.i524 = zext i32 %shl2.i.i520 to i64
  %mul.i.i525 = mul nuw i64 %conv.i.i523, %conv5.i.i524
  %shr.i.i526 = lshr exact i64 %mul.i.i525, 12
  %conv8.i.i527 = and i64 %shr.i.i526, 4294963200
  %138 = ptrtoint ptr %vsc106 to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load i32, ptr %vsc106, align 4
  %conv9.i.i529 = zext i32 %139 to i64
  %mul10.i.i530 = mul nuw i64 %conv8.i.i527, %conv9.i.i529
  %conv.i.i.i531 = shl i64 %mul10.i.i530, 1
  %140 = and i64 %mul10.i.i530, 17590038560768
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %140)
  %cmp169.i.i.i639 = icmp eq i64 %140, 0
  br i1 %cmp169.i.i.i639, label %if.then173.i.i.i644, label %if.else179.i.i.i646, !prof !680

if.then173.i.i.i644:                              ; preds = %lor.lhs.false146
  call void @__sanitizer_cov_trace_pc() #16
  %conv174.i.i.i641 = trunc i64 %conv.i.i.i531 to i32
  %div177.i.i.i642 = udiv i32 %conv174.i.i.i641, %call.i.i518
  %conv178.i.i.i643 = zext i32 %div177.i.i.i642 to i64
  br label %dce6_average_bandwidth_vs_available_bandwidth.exit656

if.else179.i.i.i646:                              ; preds = %lor.lhs.false146
  call void @__sanitizer_cov_trace_pc() #16
  %shl.i.i.i532 = and i64 %conv.i.i.i531, 35184372080640
  %141 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %call.i.i518, i64 %shl.i.i.i532) #17, !srcloc !681
  %asmresult1.i.i.i.i645 = extractvalue { i64, i64 } %141, 1
  br label %dce6_average_bandwidth_vs_available_bandwidth.exit656

dce6_average_bandwidth_vs_available_bandwidth.exit656: ; preds = %if.else179.i.i.i646, %if.then173.i.i.i644
  %tmp.0.i.i.i647 = phi i64 [ %conv178.i.i.i643, %if.then173.i.i.i644 ], [ %asmresult1.i.i.i.i645, %if.else179.i.i.i646 ]
  %add185.i.i.i648 = add i64 %tmp.0.i.i.i647, 1
  %sum.shift.i.i649 = lshr i64 %add185.i.i.i648, 13
  %shr1730.i.i650 = trunc i64 %sum.shift.i.i649 to i32
  %shr17.i.i651 = and i32 %shr1730.i.i650, 1048575
  %call1.i652 = call fastcc i32 @dce6_available_bandwidth(ptr noundef nonnull %wm_low) #14
  %142 = ptrtoint ptr %num_heads118 to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load i32, ptr %num_heads118, align 4
  %div.i654 = udiv i32 %call1.i652, %143
  call void @__sanitizer_cov_trace_cmp4(i32 %shr17.i.i651, i32 %div.i654)
  %cmp.not.i655.not = icmp ugt i32 %shr17.i.i651, %div.i654
  br i1 %cmp.not.i655.not, label %dce6_average_bandwidth_vs_available_bandwidth.exit656.if.then154_crit_edge, label %lor.lhs.false148

dce6_average_bandwidth_vs_available_bandwidth.exit656.if.then154_crit_edge: ; preds = %dce6_average_bandwidth_vs_available_bandwidth.exit656
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then154

lor.lhs.false148:                                 ; preds = %dce6_average_bandwidth_vs_available_bandwidth.exit656
  call void @__sanitizer_cov_trace_const_cmp4(i32 4096, i32 %139)
  %cmp.i660 = icmp ugt i32 %139, 4096
  br i1 %cmp.i660, label %lor.lhs.false148.dce6_check_latency_hiding.exit675_crit_edge, label %if.else.i668

lor.lhs.false148.dce6_check_latency_hiding.exit675_crit_edge: ; preds = %lor.lhs.false148
  call void @__sanitizer_cov_trace_pc() #16
  br label %dce6_check_latency_hiding.exit675

if.else.i668:                                     ; preds = %lor.lhs.false148
  call void @__sanitizer_cov_trace_pc() #16
  %144 = ptrtoint ptr %lb_size116 to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load i32, ptr %lb_size116, align 4
  %div.i663 = udiv i32 %145, %137
  %146 = ptrtoint ptr %vtaps108 to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load i32, ptr %vtaps108, align 4
  %add1.i665 = add i32 %147, 1
  call void @__sanitizer_cov_trace_cmp4(i32 %div.i663, i32 %add1.i665)
  %cmp2.not.i666 = icmp ugt i32 %div.i663, %add1.i665
  %..i667 = select i1 %cmp2.not.i666, i32 2, i32 1
  br label %dce6_check_latency_hiding.exit675

dce6_check_latency_hiding.exit675:                ; preds = %if.else.i668, %lor.lhs.false148.dce6_check_latency_hiding.exit675_crit_edge
  %latency_tolerant_lines.0.i669 = phi i32 [ 1, %lor.lhs.false148.dce6_check_latency_hiding.exit675_crit_edge ], [ %..i667, %if.else.i668 ]
  %mul.i671 = mul i32 %latency_tolerant_lines.0.i669, %add.i.i515
  %add7.i672 = add i32 %mul.i671, %133
  %call.i673 = call fastcc i32 @dce6_latency_watermark(ptr noundef nonnull %wm_low) #14
  call void @__sanitizer_cov_trace_cmp4(i32 %call.i673, i32 %add7.i672)
  %cmp8.not.i674.not = icmp ugt i32 %call.i673, %add7.i672
  br i1 %cmp8.not.i674.not, label %dce6_check_latency_hiding.exit675.if.then154_crit_edge, label %lor.lhs.false150

dce6_check_latency_hiding.exit675.if.then154_crit_edge: ; preds = %dce6_check_latency_hiding.exit675
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then154

lor.lhs.false150:                                 ; preds = %dce6_check_latency_hiding.exit675
  %disp_priority151 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 12
  %148 = ptrtoint ptr %disp_priority151 to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load i32, ptr %disp_priority151, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %149)
  %cmp152 = icmp eq i32 %149, 2
  br i1 %cmp152, label %lor.lhs.false150.if.then154_crit_edge, label %lor.lhs.false150.if.end157_crit_edge

lor.lhs.false150.if.end157_crit_edge:             ; preds = %lor.lhs.false150
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end157

lor.lhs.false150.if.then154_crit_edge:            ; preds = %lor.lhs.false150
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then154

if.then154:                                       ; preds = %lor.lhs.false150.if.then154_crit_edge, %dce6_check_latency_hiding.exit675.if.then154_crit_edge, %dce6_average_bandwidth_vs_available_bandwidth.exit656.if.then154_crit_edge, %if.end144.if.then154_crit_edge
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 4, ptr noundef nonnull @.str.69) #14
  br label %if.end157

if.end157:                                        ; preds = %if.then154, %lor.lhs.false150.if.end157_crit_edge
  %priority_b_cnt.1 = phi i32 [ 1048576, %if.then154 ], [ %priority_b_cnt.0, %lor.lhs.false150.if.end157_crit_edge ]
  %150 = ptrtoint ptr %mode1 to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load i32, ptr %mode1, align 4
  %shl = shl i32 %151, 12
  %.fca.0.insert272 = insertvalue [1 x i32] poison, i32 %shl, 0
  %call160 = tail call fastcc i32 @dfixed_div([1 x i32] %.fca.0.insert272, [1 x i32] [i32 4096000])
  %shl161 = shl nuw nsw i32 %108, 12
  %conv162 = zext i32 %shl161 to i64
  %conv163 = zext i32 %call160 to i64
  %mul164 = mul nuw nsw i64 %conv163, %conv162
  %shr = lshr exact i64 %mul164, 12
  %conv166 = and i64 %shr, 4294967295
  %hsc = getelementptr inbounds %struct.radeon_crtc, ptr %radeon_crtc, i32 0, i32 21
  %152 = ptrtoint ptr %hsc to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load i32, ptr %hsc, align 8
  %conv167 = zext i32 %153 to i64
  %mul168 = mul nuw i64 %conv166, %conv167
  %add169 = add nuw i64 %mul168, 2048
  %shr170 = lshr i64 %add169, 12
  %conv171 = trunc i64 %shr170 to i32
  %.fca.0.insert = insertvalue [1 x i32] poison, i32 %conv171, 0
  %call174 = tail call fastcc i32 @dfixed_div([1 x i32] %.fca.0.insert, [1 x i32] [i32 4096000])
  %154 = lshr i32 %call174, 3
  %narrow = add nuw nsw i32 %154, 1
  %155 = lshr i32 %narrow, 13
  %and179 = and i32 %155, 32767
  %or180 = or i32 %and179, %priority_b_cnt.1
  %shl186 = shl nuw nsw i32 %109, 12
  %conv187 = zext i32 %shl186 to i64
  %mul189 = mul nuw nsw i64 %conv163, %conv187
  %shr191 = lshr exact i64 %mul189, 12
  %conv193 = and i64 %shr191, 4294967295
  %mul196 = mul nuw i64 %conv193, %conv167
  %add197 = add nuw i64 %mul196, 2048
  %shr198 = lshr i64 %add197, 12
  %conv199 = trunc i64 %shr198 to i32
  %.fca.0.insert259 = insertvalue [1 x i32] poison, i32 %conv199, 0
  %call202 = tail call fastcc i32 @dfixed_div([1 x i32] %.fca.0.insert259, [1 x i32] [i32 4096000])
  %156 = lshr i32 %call202, 3
  %narrow770 = add nuw nsw i32 %156, 1
  %157 = lshr i32 %narrow770, 13
  %and207 = and i32 %157, 32767
  %or208 = or i32 %and207, %priority_b_cnt.1
  %158 = ptrtoint ptr %crtc_hdisplay to i32
  call void @__asan_load2_noabort(i32 %158)
  %159 = load i16, ptr %crtc_hdisplay, align 4
  %conv210 = zext i16 %159 to i32
  %add211 = add i32 %lb_size, -1
  %sub212 = add i32 %add211, %conv210
  %div = udiv i32 %sub212, %conv210
  %lb_vblank_lead_lines = getelementptr inbounds %struct.radeon_crtc, ptr %radeon_crtc, i32 0, i32 39
  %160 = ptrtoint ptr %lb_vblank_lead_lines to i32
  call void @__asan_store4_noabort(i32 %160)
  store i32 %div, ptr %lb_vblank_lead_lines, align 8
  br label %if.end215

if.end215:                                        ; preds = %if.end157, %entry.if.end215_crit_edge
  %line_time.0 = phi i32 [ %13, %if.end157 ], [ 0, %entry.if.end215_crit_edge ]
  %latency_watermark_a.0 = phi i32 [ %108, %if.end157 ], [ 0, %entry.if.end215_crit_edge ]
  %latency_watermark_b.0 = phi i32 [ %109, %if.end157 ], [ 0, %entry.if.end215_crit_edge ]
  %priority_a_cnt.2 = phi i32 [ %or180, %if.end157 ], [ 65536, %entry.if.end215_crit_edge ]
  %priority_b_cnt.2 = phi i32 [ %or208, %if.end157 ], [ 65536, %entry.if.end215_crit_edge ]
  %crtc_offset = getelementptr inbounds %struct.radeon_crtc, ptr %radeon_crtc, i32 0, i32 5
  %161 = ptrtoint ptr %crtc_offset to i32
  call void @__asan_load4_noabort(i32 %161)
  %162 = load i32, ptr %crtc_offset, align 8
  %add216 = add i32 %162, 27848
  %rmmio_size.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 18
  %163 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %163)
  %164 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %164, i32 %add216)
  %cmp.i683 = icmp ugt i32 %164, %add216
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %add216)
  %cmp1.i = icmp ult i32 %add216, 65536
  %or.cond.i = or i1 %cmp1.i, %cmp.i683
  br i1 %or.cond.i, label %if.then.i, label %if.else.i684

if.then.i:                                        ; preds = %if.end215
  call void @__sanitizer_cov_trace_pc() #16
  %rmmio.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %165 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %165)
  %166 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i = getelementptr i8, ptr %166, i32 %add216
  %167 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #14, !srcloc !674
  %168 = tail call i32 @llvm.bswap.i32(i32 %167) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  br label %r100_mm_rreg.exit

if.else.i684:                                     ; preds = %if.end215
  call void @__sanitizer_cov_trace_pc() #16
  %call3.i = tail call i32 @r100_mm_rreg_slow(ptr noundef %rdev, i32 noundef %add216) #14
  br label %r100_mm_rreg.exit

r100_mm_rreg.exit:                                ; preds = %if.else.i684, %if.then.i
  %retval.0.i685 = phi i32 [ %call3.i, %if.else.i684 ], [ %168, %if.then.i ]
  %and218 = and i32 %retval.0.i685, -196609
  %or219 = or i32 %and218, 65536
  %169 = ptrtoint ptr %crtc_offset to i32
  call void @__asan_load4_noabort(i32 %169)
  %170 = load i32, ptr %crtc_offset, align 8
  %add221 = add i32 %170, 27848
  %171 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %171)
  %172 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %172, i32 %add221)
  %cmp.i687 = icmp ugt i32 %172, %add221
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %add221)
  %cmp1.i688 = icmp ult i32 %add221, 65536
  %or.cond.i689 = or i1 %cmp1.i688, %cmp.i687
  br i1 %or.cond.i689, label %do.body.i, label %if.else.i692

do.body.i:                                        ; preds = %r100_mm_rreg.exit
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %173 = tail call i32 @llvm.bswap.i32(i32 %or219) #14
  %rmmio.i690 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %174 = ptrtoint ptr %rmmio.i690 to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load ptr, ptr %rmmio.i690, align 4
  %add.ptr.i691 = getelementptr i8, ptr %175, i32 %add221
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i691, i32 %173) #14, !srcloc !678
  br label %r100_mm_wreg.exit

if.else.i692:                                     ; preds = %r100_mm_rreg.exit
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @r100_mm_wreg_slow(ptr noundef %rdev, i32 noundef %add221, i32 noundef %or219) #14
  br label %r100_mm_wreg.exit

r100_mm_wreg.exit:                                ; preds = %if.else.i692, %do.body.i
  %176 = ptrtoint ptr %crtc_offset to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load i32, ptr %crtc_offset, align 8
  %add223 = add i32 %177, 27852
  %shl225 = shl nuw i32 %line_time.0, 16
  %or226 = or i32 %latency_watermark_a.0, %shl225
  %178 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %179, i32 %add223)
  %cmp.i694 = icmp ugt i32 %179, %add223
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %add223)
  %cmp1.i695 = icmp ult i32 %add223, 65536
  %or.cond.i696 = or i1 %cmp1.i695, %cmp.i694
  br i1 %or.cond.i696, label %do.body.i699, label %if.else.i700

do.body.i699:                                     ; preds = %r100_mm_wreg.exit
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %180 = tail call i32 @llvm.bswap.i32(i32 %or226) #14
  %rmmio.i697 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %181 = ptrtoint ptr %rmmio.i697 to i32
  call void @__asan_load4_noabort(i32 %181)
  %182 = load ptr, ptr %rmmio.i697, align 4
  %add.ptr.i698 = getelementptr i8, ptr %182, i32 %add223
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i698, i32 %180) #14, !srcloc !678
  br label %r100_mm_wreg.exit701

if.else.i700:                                     ; preds = %r100_mm_wreg.exit
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @r100_mm_wreg_slow(ptr noundef %rdev, i32 noundef %add223, i32 noundef %or226) #14
  br label %r100_mm_wreg.exit701

r100_mm_wreg.exit701:                             ; preds = %if.else.i700, %do.body.i699
  %183 = ptrtoint ptr %crtc_offset to i32
  call void @__asan_load4_noabort(i32 %183)
  %184 = load i32, ptr %crtc_offset, align 8
  %add228 = add i32 %184, 27848
  %185 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %185)
  %186 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %186, i32 %add228)
  %cmp.i703 = icmp ugt i32 %186, %add228
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %add228)
  %cmp1.i704 = icmp ult i32 %add228, 65536
  %or.cond.i705 = or i1 %cmp1.i704, %cmp.i703
  br i1 %or.cond.i705, label %if.then.i708, label %if.else.i710

if.then.i708:                                     ; preds = %r100_mm_wreg.exit701
  call void @__sanitizer_cov_trace_pc() #16
  %rmmio.i706 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %187 = ptrtoint ptr %rmmio.i706 to i32
  call void @__asan_load4_noabort(i32 %187)
  %188 = load ptr, ptr %rmmio.i706, align 4
  %add.ptr.i707 = getelementptr i8, ptr %188, i32 %add228
  %189 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i707) #14, !srcloc !674
  %190 = tail call i32 @llvm.bswap.i32(i32 %189) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  br label %r100_mm_rreg.exit712

if.else.i710:                                     ; preds = %r100_mm_wreg.exit701
  call void @__sanitizer_cov_trace_pc() #16
  %call3.i709 = tail call i32 @r100_mm_rreg_slow(ptr noundef %rdev, i32 noundef %add228) #14
  br label %r100_mm_rreg.exit712

r100_mm_rreg.exit712:                             ; preds = %if.else.i710, %if.then.i708
  %retval.0.i711 = phi i32 [ %call3.i709, %if.else.i710 ], [ %190, %if.then.i708 ]
  %and230 = and i32 %retval.0.i711, -196609
  %or231 = or i32 %and230, 131072
  %191 = ptrtoint ptr %crtc_offset to i32
  call void @__asan_load4_noabort(i32 %191)
  %192 = load i32, ptr %crtc_offset, align 8
  %add233 = add i32 %192, 27848
  %193 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %193)
  %194 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %194, i32 %add233)
  %cmp.i714 = icmp ugt i32 %194, %add233
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %add233)
  %cmp1.i715 = icmp ult i32 %add233, 65536
  %or.cond.i716 = or i1 %cmp1.i715, %cmp.i714
  br i1 %or.cond.i716, label %do.body.i719, label %if.else.i720

do.body.i719:                                     ; preds = %r100_mm_rreg.exit712
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %195 = tail call i32 @llvm.bswap.i32(i32 %or231) #14
  %rmmio.i717 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %196 = ptrtoint ptr %rmmio.i717 to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load ptr, ptr %rmmio.i717, align 4
  %add.ptr.i718 = getelementptr i8, ptr %197, i32 %add233
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i718, i32 %195) #14, !srcloc !678
  br label %r100_mm_wreg.exit721

if.else.i720:                                     ; preds = %r100_mm_rreg.exit712
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @r100_mm_wreg_slow(ptr noundef %rdev, i32 noundef %add233, i32 noundef %or231) #14
  br label %r100_mm_wreg.exit721

r100_mm_wreg.exit721:                             ; preds = %if.else.i720, %do.body.i719
  %198 = ptrtoint ptr %crtc_offset to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load i32, ptr %crtc_offset, align 8
  %add235 = add i32 %199, 27852
  %or238 = or i32 %latency_watermark_b.0, %shl225
  %200 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %201, i32 %add235)
  %cmp.i723 = icmp ugt i32 %201, %add235
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %add235)
  %cmp1.i724 = icmp ult i32 %add235, 65536
  %or.cond.i725 = or i1 %cmp1.i724, %cmp.i723
  br i1 %or.cond.i725, label %do.body.i728, label %if.else.i729

do.body.i728:                                     ; preds = %r100_mm_wreg.exit721
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %202 = tail call i32 @llvm.bswap.i32(i32 %or238) #14
  %rmmio.i726 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %203 = ptrtoint ptr %rmmio.i726 to i32
  call void @__asan_load4_noabort(i32 %203)
  %204 = load ptr, ptr %rmmio.i726, align 4
  %add.ptr.i727 = getelementptr i8, ptr %204, i32 %add235
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i727, i32 %202) #14, !srcloc !678
  br label %r100_mm_wreg.exit730

if.else.i729:                                     ; preds = %r100_mm_wreg.exit721
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @r100_mm_wreg_slow(ptr noundef %rdev, i32 noundef %add235, i32 noundef %or238) #14
  br label %r100_mm_wreg.exit730

r100_mm_wreg.exit730:                             ; preds = %if.else.i729, %do.body.i728
  %205 = ptrtoint ptr %crtc_offset to i32
  call void @__asan_load4_noabort(i32 %205)
  %206 = load i32, ptr %crtc_offset, align 8
  %add240 = add i32 %206, 27848
  %207 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %207)
  %208 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %208, i32 %add240)
  %cmp.i732 = icmp ugt i32 %208, %add240
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %add240)
  %cmp1.i733 = icmp ult i32 %add240, 65536
  %or.cond.i734 = or i1 %cmp1.i733, %cmp.i732
  br i1 %or.cond.i734, label %do.body.i737, label %if.else.i738

do.body.i737:                                     ; preds = %r100_mm_wreg.exit730
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %209 = tail call i32 @llvm.bswap.i32(i32 %retval.0.i685) #14
  %rmmio.i735 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %210 = ptrtoint ptr %rmmio.i735 to i32
  call void @__asan_load4_noabort(i32 %210)
  %211 = load ptr, ptr %rmmio.i735, align 4
  %add.ptr.i736 = getelementptr i8, ptr %211, i32 %add240
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i736, i32 %209) #14, !srcloc !678
  br label %r100_mm_wreg.exit739

if.else.i738:                                     ; preds = %r100_mm_wreg.exit730
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @r100_mm_wreg_slow(ptr noundef %rdev, i32 noundef %add240, i32 noundef %retval.0.i685) #14
  br label %r100_mm_wreg.exit739

r100_mm_wreg.exit739:                             ; preds = %if.else.i738, %do.body.i737
  %212 = ptrtoint ptr %crtc_offset to i32
  call void @__asan_load4_noabort(i32 %212)
  %213 = load i32, ptr %crtc_offset, align 8
  %add242 = add i32 %213, 27416
  %214 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %214)
  %215 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %215, i32 %add242)
  %cmp.i741 = icmp ugt i32 %215, %add242
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %add242)
  %cmp1.i742 = icmp ult i32 %add242, 65536
  %or.cond.i743 = or i1 %cmp1.i742, %cmp.i741
  br i1 %or.cond.i743, label %do.body.i746, label %if.else.i747

do.body.i746:                                     ; preds = %r100_mm_wreg.exit739
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %216 = tail call i32 @llvm.bswap.i32(i32 %priority_a_cnt.2) #14
  %rmmio.i744 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %217 = ptrtoint ptr %rmmio.i744 to i32
  call void @__asan_load4_noabort(i32 %217)
  %218 = load ptr, ptr %rmmio.i744, align 4
  %add.ptr.i745 = getelementptr i8, ptr %218, i32 %add242
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i745, i32 %216) #14, !srcloc !678
  br label %r100_mm_wreg.exit748

if.else.i747:                                     ; preds = %r100_mm_wreg.exit739
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @r100_mm_wreg_slow(ptr noundef %rdev, i32 noundef %add242, i32 noundef %priority_a_cnt.2) #14
  br label %r100_mm_wreg.exit748

r100_mm_wreg.exit748:                             ; preds = %if.else.i747, %do.body.i746
  %219 = ptrtoint ptr %crtc_offset to i32
  call void @__asan_load4_noabort(i32 %219)
  %220 = load i32, ptr %crtc_offset, align 8
  %add244 = add i32 %220, 27420
  %221 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %221)
  %222 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %222, i32 %add244)
  %cmp.i750 = icmp ugt i32 %222, %add244
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %add244)
  %cmp1.i751 = icmp ult i32 %add244, 65536
  %or.cond.i752 = or i1 %cmp1.i751, %cmp.i750
  br i1 %or.cond.i752, label %do.body.i755, label %if.else.i756

do.body.i755:                                     ; preds = %r100_mm_wreg.exit748
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %223 = tail call i32 @llvm.bswap.i32(i32 %priority_b_cnt.2) #14
  %rmmio.i753 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %224 = ptrtoint ptr %rmmio.i753 to i32
  call void @__asan_load4_noabort(i32 %224)
  %225 = load ptr, ptr %rmmio.i753, align 4
  %add.ptr.i754 = getelementptr i8, ptr %225, i32 %add244
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i754, i32 %223) #14, !srcloc !678
  br label %r100_mm_wreg.exit757

if.else.i756:                                     ; preds = %r100_mm_wreg.exit748
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @r100_mm_wreg_slow(ptr noundef %rdev, i32 noundef %add244, i32 noundef %priority_b_cnt.2) #14
  br label %r100_mm_wreg.exit757

r100_mm_wreg.exit757:                             ; preds = %if.else.i756, %do.body.i755
  %line_time245 = getelementptr inbounds %struct.radeon_crtc, ptr %radeon_crtc, i32 0, i32 36
  %226 = ptrtoint ptr %line_time245 to i32
  call void @__asan_store4_noabort(i32 %226)
  store i32 %line_time.0, ptr %line_time245, align 4
  %wm_high246 = getelementptr inbounds %struct.radeon_crtc, ptr %radeon_crtc, i32 0, i32 38
  %227 = ptrtoint ptr %wm_high246 to i32
  call void @__asan_store4_noabort(i32 %227)
  store i32 %latency_watermark_a.0, ptr %wm_high246, align 4
  %wm_low247 = getelementptr inbounds %struct.radeon_crtc, ptr %radeon_crtc, i32 0, i32 37
  %228 = ptrtoint ptr %wm_low247 to i32
  call void @__asan_store4_noabort(i32 %228)
  store i32 %latency_watermark_b.0, ptr %wm_low247, align 8
  call void @llvm.lifetime.end.p0(i64 52, ptr nonnull %wm_high) #14
  call void @llvm.lifetime.end.p0(i64 52, ptr nonnull %wm_low) #14
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @si_fence_ring_emit(ptr noundef %rdev, ptr nocapture noundef readonly %fence) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %ring2 = getelementptr inbounds %struct.radeon_fence, ptr %fence, i32 0, i32 3
  %0 = ptrtoint ptr %ring2 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %ring2, align 8
  %gpu_addr = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 48, i32 %1, i32 2
  %2 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %2)
  %3 = load i64, ptr %gpu_addr, align 8
  %count_dw.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 11
  %4 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %count_dw.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %5)
  %cmp.i = icmp slt i32 %5, 1
  br i1 %cmp.i, label %if.then.i, label %entry.radeon_ring_write.exit_crit_edge

entry.radeon_ring_write.exit_crit_edge:           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit

radeon_ring_write.exit:                           ; preds = %if.then.i, %entry.radeon_ring_write.exit_crit_edge
  %ring1.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 2
  %6 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %ring1.i, align 8
  %wptr.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 7
  %8 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %wptr.i, align 4
  %inc.i = add i32 %9, 1
  store i32 %inc.i, ptr %wptr.i, align 4
  %arrayidx.i = getelementptr i32, ptr %7, i32 %9
  %10 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %10)
  store volatile i32 -1073649664, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 16
  %11 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %ptr_mask.i, align 4
  %13 = load i32, ptr %wptr.i, align 4
  %and.i = and i32 %13, %12
  store i32 %and.i, ptr %wptr.i, align 4
  %14 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %count_dw.i, align 4
  %dec.i = add i32 %15, -1
  store i32 %dec.i, ptr %count_dw.i, align 4
  %ring_free_dw.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 10
  %16 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i = add i32 %17, -1
  store i32 %dec4.i, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i28 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i28, label %if.then.i29, label %radeon_ring_write.exit.radeon_ring_write.exit39_crit_edge

radeon_ring_write.exit.radeon_ring_write.exit39_crit_edge: ; preds = %radeon_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit39

if.then.i29:                                      ; preds = %radeon_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit39

radeon_ring_write.exit39:                         ; preds = %if.then.i29, %radeon_ring_write.exit.radeon_ring_write.exit39_crit_edge
  %18 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %ring1.i, align 8
  %20 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %wptr.i, align 4
  %inc.i32 = add i32 %21, 1
  store i32 %inc.i32, ptr %wptr.i, align 4
  %arrayidx.i33 = getelementptr i32, ptr %19, i32 %21
  %22 = ptrtoint ptr %arrayidx.i33 to i32
  call void @__asan_store4_noabort(i32 %22)
  store volatile i32 378, ptr %arrayidx.i33, align 4
  %23 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %ptr_mask.i, align 4
  %25 = load i32, ptr %wptr.i, align 4
  %and.i35 = and i32 %25, %24
  store i32 %and.i35, ptr %wptr.i, align 4
  %26 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %count_dw.i, align 4
  %dec.i36 = add i32 %27, -1
  store i32 %dec.i36, ptr %count_dw.i, align 4
  %28 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i38 = add i32 %29, -1
  store i32 %dec4.i38, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i36)
  %cmp.i41 = icmp slt i32 %dec.i36, 1
  br i1 %cmp.i41, label %if.then.i42, label %radeon_ring_write.exit39.radeon_ring_write.exit52_crit_edge

radeon_ring_write.exit39.radeon_ring_write.exit52_crit_edge: ; preds = %radeon_ring_write.exit39
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit52

if.then.i42:                                      ; preds = %radeon_ring_write.exit39
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit52

radeon_ring_write.exit52:                         ; preds = %if.then.i42, %radeon_ring_write.exit39.radeon_ring_write.exit52_crit_edge
  %30 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %ring1.i, align 8
  %32 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %wptr.i, align 4
  %inc.i45 = add i32 %33, 1
  store i32 %inc.i45, ptr %wptr.i, align 4
  %arrayidx.i46 = getelementptr i32, ptr %31, i32 %33
  %34 = ptrtoint ptr %arrayidx.i46 to i32
  call void @__asan_store4_noabort(i32 %34)
  store volatile i32 0, ptr %arrayidx.i46, align 4
  %35 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %ptr_mask.i, align 4
  %37 = load i32, ptr %wptr.i, align 4
  %and.i48 = and i32 %37, %36
  store i32 %and.i48, ptr %wptr.i, align 4
  %38 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %count_dw.i, align 4
  %dec.i49 = add i32 %39, -1
  store i32 %dec.i49, ptr %count_dw.i, align 4
  %40 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i51 = add i32 %41, -1
  store i32 %dec4.i51, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i49)
  %cmp.i54 = icmp slt i32 %dec.i49, 1
  br i1 %cmp.i54, label %if.then.i55, label %radeon_ring_write.exit52.radeon_ring_write.exit65_crit_edge

radeon_ring_write.exit52.radeon_ring_write.exit65_crit_edge: ; preds = %radeon_ring_write.exit52
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit65

if.then.i55:                                      ; preds = %radeon_ring_write.exit52
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit65

radeon_ring_write.exit65:                         ; preds = %if.then.i55, %radeon_ring_write.exit52.radeon_ring_write.exit65_crit_edge
  %42 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %ring1.i, align 8
  %44 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %wptr.i, align 4
  %inc.i58 = add i32 %45, 1
  store i32 %inc.i58, ptr %wptr.i, align 4
  %arrayidx.i59 = getelementptr i32, ptr %43, i32 %45
  %46 = ptrtoint ptr %arrayidx.i59 to i32
  call void @__asan_store4_noabort(i32 %46)
  store volatile i32 -1073528064, ptr %arrayidx.i59, align 4
  %47 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %ptr_mask.i, align 4
  %49 = load i32, ptr %wptr.i, align 4
  %and.i61 = and i32 %49, %48
  store i32 %and.i61, ptr %wptr.i, align 4
  %50 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %count_dw.i, align 4
  %dec.i62 = add i32 %51, -1
  store i32 %dec.i62, ptr %count_dw.i, align 4
  %52 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i64 = add i32 %53, -1
  store i32 %dec4.i64, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i62)
  %cmp.i67 = icmp slt i32 %dec.i62, 1
  br i1 %cmp.i67, label %if.then.i68, label %radeon_ring_write.exit65.radeon_ring_write.exit78_crit_edge

radeon_ring_write.exit65.radeon_ring_write.exit78_crit_edge: ; preds = %radeon_ring_write.exit65
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit78

if.then.i68:                                      ; preds = %radeon_ring_write.exit65
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit78

radeon_ring_write.exit78:                         ; preds = %if.then.i68, %radeon_ring_write.exit65.radeon_ring_write.exit78_crit_edge
  %54 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %ring1.i, align 8
  %56 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %wptr.i, align 4
  %inc.i71 = add i32 %57, 1
  store i32 %inc.i71, ptr %wptr.i, align 4
  %arrayidx.i72 = getelementptr i32, ptr %55, i32 %57
  %58 = ptrtoint ptr %arrayidx.i72 to i32
  call void @__asan_store4_noabort(i32 %58)
  store volatile i32 683671552, ptr %arrayidx.i72, align 4
  %59 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %ptr_mask.i, align 4
  %61 = load i32, ptr %wptr.i, align 4
  %and.i74 = and i32 %61, %60
  store i32 %and.i74, ptr %wptr.i, align 4
  %62 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %count_dw.i, align 4
  %dec.i75 = add i32 %63, -1
  store i32 %dec.i75, ptr %count_dw.i, align 4
  %64 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i77 = add i32 %65, -1
  store i32 %dec4.i77, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i75)
  %cmp.i80 = icmp slt i32 %dec.i75, 1
  br i1 %cmp.i80, label %if.then.i81, label %radeon_ring_write.exit78.radeon_ring_write.exit91_crit_edge

radeon_ring_write.exit78.radeon_ring_write.exit91_crit_edge: ; preds = %radeon_ring_write.exit78
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit91

if.then.i81:                                      ; preds = %radeon_ring_write.exit78
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit91

radeon_ring_write.exit91:                         ; preds = %if.then.i81, %radeon_ring_write.exit78.radeon_ring_write.exit91_crit_edge
  %66 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %ring1.i, align 8
  %68 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %wptr.i, align 4
  %inc.i84 = add i32 %69, 1
  store i32 %inc.i84, ptr %wptr.i, align 4
  %arrayidx.i85 = getelementptr i32, ptr %67, i32 %69
  %70 = ptrtoint ptr %arrayidx.i85 to i32
  call void @__asan_store4_noabort(i32 %70)
  store volatile i32 -1, ptr %arrayidx.i85, align 4
  %71 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load i32, ptr %ptr_mask.i, align 4
  %73 = load i32, ptr %wptr.i, align 4
  %and.i87 = and i32 %73, %72
  store i32 %and.i87, ptr %wptr.i, align 4
  %74 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %count_dw.i, align 4
  %dec.i88 = add i32 %75, -1
  store i32 %dec.i88, ptr %count_dw.i, align 4
  %76 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i90 = add i32 %77, -1
  store i32 %dec4.i90, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i88)
  %cmp.i93 = icmp slt i32 %dec.i88, 1
  br i1 %cmp.i93, label %if.then.i94, label %radeon_ring_write.exit91.radeon_ring_write.exit104_crit_edge

radeon_ring_write.exit91.radeon_ring_write.exit104_crit_edge: ; preds = %radeon_ring_write.exit91
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit104

if.then.i94:                                      ; preds = %radeon_ring_write.exit91
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit104

radeon_ring_write.exit104:                        ; preds = %if.then.i94, %radeon_ring_write.exit91.radeon_ring_write.exit104_crit_edge
  %78 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load ptr, ptr %ring1.i, align 8
  %80 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load i32, ptr %wptr.i, align 4
  %inc.i97 = add i32 %81, 1
  store i32 %inc.i97, ptr %wptr.i, align 4
  %arrayidx.i98 = getelementptr i32, ptr %79, i32 %81
  %82 = ptrtoint ptr %arrayidx.i98 to i32
  call void @__asan_store4_noabort(i32 %82)
  store volatile i32 0, ptr %arrayidx.i98, align 4
  %83 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %ptr_mask.i, align 4
  %85 = load i32, ptr %wptr.i, align 4
  %and.i100 = and i32 %85, %84
  store i32 %and.i100, ptr %wptr.i, align 4
  %86 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load i32, ptr %count_dw.i, align 4
  %dec.i101 = add i32 %87, -1
  store i32 %dec.i101, ptr %count_dw.i, align 4
  %88 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i103 = add i32 %89, -1
  store i32 %dec4.i103, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i101)
  %cmp.i106 = icmp slt i32 %dec.i101, 1
  br i1 %cmp.i106, label %if.then.i107, label %radeon_ring_write.exit104.radeon_ring_write.exit117_crit_edge

radeon_ring_write.exit104.radeon_ring_write.exit117_crit_edge: ; preds = %radeon_ring_write.exit104
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit117

if.then.i107:                                     ; preds = %radeon_ring_write.exit104
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit117

radeon_ring_write.exit117:                        ; preds = %if.then.i107, %radeon_ring_write.exit104.radeon_ring_write.exit117_crit_edge
  %90 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %ring1.i, align 8
  %92 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %wptr.i, align 4
  %inc.i110 = add i32 %93, 1
  store i32 %inc.i110, ptr %wptr.i, align 4
  %arrayidx.i111 = getelementptr i32, ptr %91, i32 %93
  %94 = ptrtoint ptr %arrayidx.i111 to i32
  call void @__asan_store4_noabort(i32 %94)
  store volatile i32 10, ptr %arrayidx.i111, align 4
  %95 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load i32, ptr %ptr_mask.i, align 4
  %97 = load i32, ptr %wptr.i, align 4
  %and.i113 = and i32 %97, %96
  store i32 %and.i113, ptr %wptr.i, align 4
  %98 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load i32, ptr %count_dw.i, align 4
  %dec.i114 = add i32 %99, -1
  store i32 %dec.i114, ptr %count_dw.i, align 4
  %100 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i116 = add i32 %101, -1
  store i32 %dec4.i116, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i114)
  %cmp.i119 = icmp slt i32 %dec.i114, 1
  br i1 %cmp.i119, label %if.then.i120, label %radeon_ring_write.exit117.radeon_ring_write.exit130_crit_edge

radeon_ring_write.exit117.radeon_ring_write.exit130_crit_edge: ; preds = %radeon_ring_write.exit117
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit130

if.then.i120:                                     ; preds = %radeon_ring_write.exit117
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit130

radeon_ring_write.exit130:                        ; preds = %if.then.i120, %radeon_ring_write.exit117.radeon_ring_write.exit130_crit_edge
  %102 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %ring1.i, align 8
  %104 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load i32, ptr %wptr.i, align 4
  %inc.i123 = add i32 %105, 1
  store i32 %inc.i123, ptr %wptr.i, align 4
  %arrayidx.i124 = getelementptr i32, ptr %103, i32 %105
  %106 = ptrtoint ptr %arrayidx.i124 to i32
  call void @__asan_store4_noabort(i32 %106)
  store volatile i32 -1073461504, ptr %arrayidx.i124, align 4
  %107 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load i32, ptr %ptr_mask.i, align 4
  %109 = load i32, ptr %wptr.i, align 4
  %and.i126 = and i32 %109, %108
  store i32 %and.i126, ptr %wptr.i, align 4
  %110 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load i32, ptr %count_dw.i, align 4
  %dec.i127 = add i32 %111, -1
  store i32 %dec.i127, ptr %count_dw.i, align 4
  %112 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i129 = add i32 %113, -1
  store i32 %dec4.i129, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i127)
  %cmp.i132 = icmp slt i32 %dec.i127, 1
  br i1 %cmp.i132, label %if.then.i133, label %radeon_ring_write.exit130.radeon_ring_write.exit143_crit_edge

radeon_ring_write.exit130.radeon_ring_write.exit143_crit_edge: ; preds = %radeon_ring_write.exit130
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit143

if.then.i133:                                     ; preds = %radeon_ring_write.exit130
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit143

radeon_ring_write.exit143:                        ; preds = %if.then.i133, %radeon_ring_write.exit130.radeon_ring_write.exit143_crit_edge
  %114 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load ptr, ptr %ring1.i, align 8
  %116 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load i32, ptr %wptr.i, align 4
  %inc.i136 = add i32 %117, 1
  store i32 %inc.i136, ptr %wptr.i, align 4
  %arrayidx.i137 = getelementptr i32, ptr %115, i32 %117
  %118 = ptrtoint ptr %arrayidx.i137 to i32
  call void @__asan_store4_noabort(i32 %118)
  store volatile i32 1300, ptr %arrayidx.i137, align 4
  %119 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load i32, ptr %ptr_mask.i, align 4
  %121 = load i32, ptr %wptr.i, align 4
  %and.i139 = and i32 %121, %120
  store i32 %and.i139, ptr %wptr.i, align 4
  %122 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load i32, ptr %count_dw.i, align 4
  %dec.i140 = add i32 %123, -1
  store i32 %dec.i140, ptr %count_dw.i, align 4
  %124 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i142 = add i32 %125, -1
  store i32 %dec4.i142, ptr %ring_free_dw.i, align 8
  %conv = trunc i64 %3 to i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i140)
  %cmp.i145 = icmp slt i32 %dec.i140, 1
  br i1 %cmp.i145, label %if.then.i146, label %radeon_ring_write.exit143.radeon_ring_write.exit156_crit_edge

radeon_ring_write.exit143.radeon_ring_write.exit156_crit_edge: ; preds = %radeon_ring_write.exit143
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit156

if.then.i146:                                     ; preds = %radeon_ring_write.exit143
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit156

radeon_ring_write.exit156:                        ; preds = %if.then.i146, %radeon_ring_write.exit143.radeon_ring_write.exit156_crit_edge
  %126 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load ptr, ptr %ring1.i, align 8
  %128 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load i32, ptr %wptr.i, align 4
  %inc.i149 = add i32 %129, 1
  store i32 %inc.i149, ptr %wptr.i, align 4
  %arrayidx.i150 = getelementptr i32, ptr %127, i32 %129
  %130 = ptrtoint ptr %arrayidx.i150 to i32
  call void @__asan_store4_noabort(i32 %130)
  store volatile i32 %conv, ptr %arrayidx.i150, align 4
  %131 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load i32, ptr %ptr_mask.i, align 4
  %133 = load i32, ptr %wptr.i, align 4
  %and.i152 = and i32 %133, %132
  store i32 %and.i152, ptr %wptr.i, align 4
  %134 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load i32, ptr %count_dw.i, align 4
  %dec.i153 = add i32 %135, -1
  store i32 %dec.i153, ptr %count_dw.i, align 4
  %136 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i155 = add i32 %137, -1
  store i32 %dec4.i155, ptr %ring_free_dw.i, align 8
  %shr = lshr i64 %3, 32
  %conv6 = trunc i64 %shr to i32
  %and7 = and i32 %conv6, 255
  %or8 = or i32 %and7, 570425344
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i153)
  %cmp.i158 = icmp slt i32 %dec.i153, 1
  br i1 %cmp.i158, label %if.then.i159, label %radeon_ring_write.exit156.radeon_ring_write.exit169_crit_edge

radeon_ring_write.exit156.radeon_ring_write.exit169_crit_edge: ; preds = %radeon_ring_write.exit156
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit169

if.then.i159:                                     ; preds = %radeon_ring_write.exit156
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit169

radeon_ring_write.exit169:                        ; preds = %if.then.i159, %radeon_ring_write.exit156.radeon_ring_write.exit169_crit_edge
  %138 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load ptr, ptr %ring1.i, align 8
  %140 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load i32, ptr %wptr.i, align 4
  %inc.i162 = add i32 %141, 1
  store i32 %inc.i162, ptr %wptr.i, align 4
  %arrayidx.i163 = getelementptr i32, ptr %139, i32 %141
  %142 = ptrtoint ptr %arrayidx.i163 to i32
  call void @__asan_store4_noabort(i32 %142)
  store volatile i32 %or8, ptr %arrayidx.i163, align 4
  %143 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %143)
  %144 = load i32, ptr %ptr_mask.i, align 4
  %145 = load i32, ptr %wptr.i, align 4
  %and.i165 = and i32 %145, %144
  store i32 %and.i165, ptr %wptr.i, align 4
  %146 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load i32, ptr %count_dw.i, align 4
  %dec.i166 = add i32 %147, -1
  store i32 %dec.i166, ptr %count_dw.i, align 4
  %148 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i168 = add i32 %149, -1
  store i32 %dec4.i168, ptr %ring_free_dw.i, align 8
  %seq = getelementptr inbounds %struct.radeon_fence, ptr %fence, i32 0, i32 2
  %150 = ptrtoint ptr %seq to i32
  call void @__asan_load8_noabort(i32 %150)
  %151 = load i64, ptr %seq, align 8
  %conv9 = trunc i64 %151 to i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i166)
  %cmp.i171 = icmp slt i32 %dec.i166, 1
  br i1 %cmp.i171, label %if.then.i172, label %radeon_ring_write.exit169.radeon_ring_write.exit182_crit_edge

radeon_ring_write.exit169.radeon_ring_write.exit182_crit_edge: ; preds = %radeon_ring_write.exit169
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit182

if.then.i172:                                     ; preds = %radeon_ring_write.exit169
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit182

radeon_ring_write.exit182:                        ; preds = %if.then.i172, %radeon_ring_write.exit169.radeon_ring_write.exit182_crit_edge
  %152 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load ptr, ptr %ring1.i, align 8
  %154 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load i32, ptr %wptr.i, align 4
  %inc.i175 = add i32 %155, 1
  store i32 %inc.i175, ptr %wptr.i, align 4
  %arrayidx.i176 = getelementptr i32, ptr %153, i32 %155
  %156 = ptrtoint ptr %arrayidx.i176 to i32
  call void @__asan_store4_noabort(i32 %156)
  store volatile i32 %conv9, ptr %arrayidx.i176, align 4
  %157 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %157)
  %158 = load i32, ptr %ptr_mask.i, align 4
  %159 = load i32, ptr %wptr.i, align 4
  %and.i178 = and i32 %159, %158
  store i32 %and.i178, ptr %wptr.i, align 4
  %160 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load i32, ptr %count_dw.i, align 4
  %dec.i179 = add i32 %161, -1
  store i32 %dec.i179, ptr %count_dw.i, align 4
  %162 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i181 = add i32 %163, -1
  store i32 %dec4.i181, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i179)
  %cmp.i184 = icmp slt i32 %dec.i179, 1
  br i1 %cmp.i184, label %if.then.i185, label %radeon_ring_write.exit182.radeon_ring_write.exit195_crit_edge

radeon_ring_write.exit182.radeon_ring_write.exit195_crit_edge: ; preds = %radeon_ring_write.exit182
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit195

if.then.i185:                                     ; preds = %radeon_ring_write.exit182
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit195

radeon_ring_write.exit195:                        ; preds = %if.then.i185, %radeon_ring_write.exit182.radeon_ring_write.exit195_crit_edge
  %164 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %ring1.i, align 8
  %166 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load i32, ptr %wptr.i, align 4
  %inc.i188 = add i32 %167, 1
  store i32 %inc.i188, ptr %wptr.i, align 4
  %arrayidx.i189 = getelementptr i32, ptr %165, i32 %167
  %168 = ptrtoint ptr %arrayidx.i189 to i32
  call void @__asan_store4_noabort(i32 %168)
  store volatile i32 0, ptr %arrayidx.i189, align 4
  %169 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %169)
  %170 = load i32, ptr %ptr_mask.i, align 4
  %171 = load i32, ptr %wptr.i, align 4
  %and.i191 = and i32 %171, %170
  store i32 %and.i191, ptr %wptr.i, align 4
  %172 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load i32, ptr %count_dw.i, align 4
  %dec.i192 = add i32 %173, -1
  store i32 %dec.i192, ptr %count_dw.i, align 4
  %174 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i194 = add i32 %175, -1
  store i32 %dec4.i194, ptr %ring_free_dw.i, align 8
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @si_ring_ib_execute(ptr noundef %rdev, ptr nocapture noundef readonly %ib) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %ring2 = getelementptr inbounds %struct.radeon_ib, ptr %ib, i32 0, i32 4
  %0 = ptrtoint ptr %ring2 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %ring2, align 4
  %vm = getelementptr inbounds %struct.radeon_ib, ptr %ib, i32 0, i32 6
  %2 = ptrtoint ptr %vm to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %vm, align 4
  %tobool.not = icmp eq ptr %3, null
  br i1 %tobool.not, label %entry.cond.end_crit_edge, label %cond.true

entry.cond.end_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cond.end

cond.true:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %arrayidx5 = getelementptr %struct.radeon_vm, ptr %3, i32 0, i32 10, i32 %1
  %4 = ptrtoint ptr %arrayidx5 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %arrayidx5, align 8
  br label %cond.end

cond.end:                                         ; preds = %cond.true, %entry.cond.end_crit_edge
  %cond = phi i32 [ %5, %cond.true ], [ 0, %entry.cond.end_crit_edge ]
  %is_const_ib = getelementptr inbounds %struct.radeon_ib, ptr %ib, i32 0, i32 7
  %6 = ptrtoint ptr %is_const_ib to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %is_const_ib, align 8, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %tobool6.not = icmp eq i8 %7, 0
  br i1 %tobool6.not, label %if.else, label %if.then

if.then:                                          ; preds = %cond.end
  %count_dw.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 11
  %8 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %count_dw.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %9)
  %cmp.i = icmp slt i32 %9, 1
  br i1 %cmp.i, label %if.then.i, label %if.then.radeon_ring_write.exit_crit_edge

if.then.radeon_ring_write.exit_crit_edge:         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit

if.then.i:                                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit

radeon_ring_write.exit:                           ; preds = %if.then.i, %if.then.radeon_ring_write.exit_crit_edge
  %ring1.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 2
  %10 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %ring1.i, align 8
  %wptr.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 7
  %12 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %wptr.i, align 4
  %inc.i = add i32 %13, 1
  store i32 %inc.i, ptr %wptr.i, align 4
  %arrayidx.i = getelementptr i32, ptr %11, i32 %13
  %14 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %14)
  store volatile i32 -1073706240, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 16
  %15 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %ptr_mask.i, align 4
  %17 = load i32, ptr %wptr.i, align 4
  %and.i = and i32 %17, %16
  store i32 %and.i, ptr %wptr.i, align 4
  %18 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %count_dw.i, align 4
  %dec.i = add i32 %19, -1
  store i32 %dec.i, ptr %count_dw.i, align 4
  %ring_free_dw.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 10
  %20 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i = add i32 %21, -1
  store i32 %dec4.i, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i76 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i76, label %if.then.i77, label %radeon_ring_write.exit.radeon_ring_write.exit87_crit_edge

radeon_ring_write.exit.radeon_ring_write.exit87_crit_edge: ; preds = %radeon_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit87

if.then.i77:                                      ; preds = %radeon_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit87

radeon_ring_write.exit87:                         ; preds = %if.then.i77, %radeon_ring_write.exit.radeon_ring_write.exit87_crit_edge
  %22 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %ring1.i, align 8
  %24 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %wptr.i, align 4
  %inc.i80 = add i32 %25, 1
  store i32 %inc.i80, ptr %wptr.i, align 4
  %arrayidx.i81 = getelementptr i32, ptr %23, i32 %25
  %26 = ptrtoint ptr %arrayidx.i81 to i32
  call void @__asan_store4_noabort(i32 %26)
  store volatile i32 0, ptr %arrayidx.i81, align 4
  br label %if.end24.sink.split

if.else:                                          ; preds = %cond.end
  %rptr_save_reg = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 4
  %27 = ptrtoint ptr %rptr_save_reg to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %rptr_save_reg, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %28)
  %tobool7.not = icmp eq i32 %28, 0
  br i1 %tobool7.not, label %if.else12, label %if.then8

if.then8:                                         ; preds = %if.else
  %wptr = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 7
  %29 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %wptr, align 4
  %add10 = add i32 %30, 15
  %count_dw.i88 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 11
  %31 = ptrtoint ptr %count_dw.i88 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %count_dw.i88, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %32)
  %cmp.i89 = icmp slt i32 %32, 1
  br i1 %cmp.i89, label %if.then.i90, label %if.then8.radeon_ring_write.exit100_crit_edge

if.then8.radeon_ring_write.exit100_crit_edge:     ; preds = %if.then8
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit100

if.then.i90:                                      ; preds = %if.then8
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit100

radeon_ring_write.exit100:                        ; preds = %if.then.i90, %if.then8.radeon_ring_write.exit100_crit_edge
  %ring1.i91 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 2
  %33 = ptrtoint ptr %ring1.i91 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %ring1.i91, align 8
  %35 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %wptr, align 4
  %inc.i93 = add i32 %36, 1
  store i32 %inc.i93, ptr %wptr, align 4
  %arrayidx.i94 = getelementptr i32, ptr %34, i32 %36
  %37 = ptrtoint ptr %arrayidx.i94 to i32
  call void @__asan_store4_noabort(i32 %37)
  store volatile i32 -1073649664, ptr %arrayidx.i94, align 4
  %ptr_mask.i95 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 16
  %38 = ptrtoint ptr %ptr_mask.i95 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %ptr_mask.i95, align 4
  %40 = load i32, ptr %wptr, align 4
  %and.i96 = and i32 %40, %39
  store i32 %and.i96, ptr %wptr, align 4
  %41 = ptrtoint ptr %count_dw.i88 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %count_dw.i88, align 4
  %dec.i97 = add i32 %42, -1
  store i32 %dec.i97, ptr %count_dw.i88, align 4
  %ring_free_dw.i98 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 10
  %43 = ptrtoint ptr %ring_free_dw.i98 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %ring_free_dw.i98, align 8
  %dec4.i99 = add i32 %44, -1
  store i32 %dec4.i99, ptr %ring_free_dw.i98, align 8
  %45 = ptrtoint ptr %rptr_save_reg to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %rptr_save_reg, align 8
  %sub = add i32 %46, -32768
  %shr = lshr i32 %sub, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i97)
  %cmp.i102 = icmp slt i32 %dec.i97, 1
  br i1 %cmp.i102, label %if.then.i103, label %radeon_ring_write.exit100.radeon_ring_write.exit113_crit_edge

radeon_ring_write.exit100.radeon_ring_write.exit113_crit_edge: ; preds = %radeon_ring_write.exit100
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit113

if.then.i103:                                     ; preds = %radeon_ring_write.exit100
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit113

radeon_ring_write.exit113:                        ; preds = %if.then.i103, %radeon_ring_write.exit100.radeon_ring_write.exit113_crit_edge
  %47 = ptrtoint ptr %ring1.i91 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %ring1.i91, align 8
  %49 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load i32, ptr %wptr, align 4
  %inc.i106 = add i32 %50, 1
  store i32 %inc.i106, ptr %wptr, align 4
  %arrayidx.i107 = getelementptr i32, ptr %48, i32 %50
  %51 = ptrtoint ptr %arrayidx.i107 to i32
  call void @__asan_store4_noabort(i32 %51)
  store volatile i32 %shr, ptr %arrayidx.i107, align 4
  %52 = ptrtoint ptr %ptr_mask.i95 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %ptr_mask.i95, align 4
  %54 = load i32, ptr %wptr, align 4
  %and.i109 = and i32 %54, %53
  store i32 %and.i109, ptr %wptr, align 4
  %55 = ptrtoint ptr %count_dw.i88 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %count_dw.i88, align 4
  %dec.i110 = add i32 %56, -1
  store i32 %dec.i110, ptr %count_dw.i88, align 4
  %57 = ptrtoint ptr %ring_free_dw.i98 to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %ring_free_dw.i98, align 8
  %dec4.i112 = add i32 %58, -1
  store i32 %dec4.i112, ptr %ring_free_dw.i98, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i110)
  %cmp.i115 = icmp slt i32 %dec.i110, 1
  br i1 %cmp.i115, label %if.then.i116, label %radeon_ring_write.exit113.radeon_ring_write.exit126_crit_edge

radeon_ring_write.exit113.radeon_ring_write.exit126_crit_edge: ; preds = %radeon_ring_write.exit113
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit126

if.then.i116:                                     ; preds = %radeon_ring_write.exit113
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit126

radeon_ring_write.exit126:                        ; preds = %if.then.i116, %radeon_ring_write.exit113.radeon_ring_write.exit126_crit_edge
  %59 = ptrtoint ptr %ring1.i91 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %ring1.i91, align 8
  %61 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load i32, ptr %wptr, align 4
  %inc.i119 = add i32 %62, 1
  store i32 %inc.i119, ptr %wptr, align 4
  %arrayidx.i120 = getelementptr i32, ptr %60, i32 %62
  %63 = ptrtoint ptr %arrayidx.i120 to i32
  call void @__asan_store4_noabort(i32 %63)
  store volatile i32 %add10, ptr %arrayidx.i120, align 4
  br label %if.end24.sink.split

if.else12:                                        ; preds = %if.else
  %enabled = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 62, i32 3
  %64 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %64)
  %65 = load i8, ptr %enabled, align 8, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %65)
  %tobool13.not = icmp eq i8 %65, 0
  br i1 %tobool13.not, label %if.else12.if.end24_crit_edge, label %if.then14

if.else12.if.end24_crit_edge:                     ; preds = %if.else12
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end24

if.then14:                                        ; preds = %if.else12
  %wptr15 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 7
  %66 = ptrtoint ptr %wptr15 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %wptr15, align 4
  %add18 = add i32 %67, 17
  %count_dw.i127 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 11
  %68 = ptrtoint ptr %count_dw.i127 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %count_dw.i127, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %69)
  %cmp.i128 = icmp slt i32 %69, 1
  br i1 %cmp.i128, label %if.then.i129, label %if.then14.radeon_ring_write.exit139_crit_edge

if.then14.radeon_ring_write.exit139_crit_edge:    ; preds = %if.then14
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit139

if.then.i129:                                     ; preds = %if.then14
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit139

radeon_ring_write.exit139:                        ; preds = %if.then.i129, %if.then14.radeon_ring_write.exit139_crit_edge
  %ring1.i130 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 2
  %70 = ptrtoint ptr %ring1.i130 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %ring1.i130, align 8
  %72 = ptrtoint ptr %wptr15 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %wptr15, align 4
  %inc.i132 = add i32 %73, 1
  store i32 %inc.i132, ptr %wptr15, align 4
  %arrayidx.i133 = getelementptr i32, ptr %71, i32 %73
  %74 = ptrtoint ptr %arrayidx.i133 to i32
  call void @__asan_store4_noabort(i32 %74)
  store volatile i32 -1073531136, ptr %arrayidx.i133, align 4
  %ptr_mask.i134 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 16
  %75 = ptrtoint ptr %ptr_mask.i134 to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %ptr_mask.i134, align 4
  %77 = load i32, ptr %wptr15, align 4
  %and.i135 = and i32 %77, %76
  store i32 %and.i135, ptr %wptr15, align 4
  %78 = ptrtoint ptr %count_dw.i127 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %count_dw.i127, align 4
  %dec.i136 = add i32 %79, -1
  store i32 %dec.i136, ptr %count_dw.i127, align 4
  %ring_free_dw.i137 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 10
  %80 = ptrtoint ptr %ring_free_dw.i137 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load i32, ptr %ring_free_dw.i137, align 8
  %dec4.i138 = add i32 %81, -1
  store i32 %dec4.i138, ptr %ring_free_dw.i137, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i136)
  %cmp.i141 = icmp slt i32 %dec.i136, 1
  br i1 %cmp.i141, label %if.then.i142, label %radeon_ring_write.exit139.radeon_ring_write.exit152_crit_edge

radeon_ring_write.exit139.radeon_ring_write.exit152_crit_edge: ; preds = %radeon_ring_write.exit139
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit152

if.then.i142:                                     ; preds = %radeon_ring_write.exit139
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit152

radeon_ring_write.exit152:                        ; preds = %if.then.i142, %radeon_ring_write.exit139.radeon_ring_write.exit152_crit_edge
  %82 = ptrtoint ptr %ring1.i130 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %ring1.i130, align 8
  %84 = ptrtoint ptr %wptr15 to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load i32, ptr %wptr15, align 4
  %inc.i145 = add i32 %85, 1
  store i32 %inc.i145, ptr %wptr15, align 4
  %arrayidx.i146 = getelementptr i32, ptr %83, i32 %85
  %86 = ptrtoint ptr %arrayidx.i146 to i32
  call void @__asan_store4_noabort(i32 %86)
  store volatile i32 256, ptr %arrayidx.i146, align 4
  %87 = ptrtoint ptr %ptr_mask.i134 to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load i32, ptr %ptr_mask.i134, align 4
  %89 = load i32, ptr %wptr15, align 4
  %and.i148 = and i32 %89, %88
  store i32 %and.i148, ptr %wptr15, align 4
  %90 = ptrtoint ptr %count_dw.i127 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %count_dw.i127, align 4
  %dec.i149 = add i32 %91, -1
  store i32 %dec.i149, ptr %count_dw.i127, align 4
  %92 = ptrtoint ptr %ring_free_dw.i137 to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %ring_free_dw.i137, align 8
  %dec4.i151 = add i32 %93, -1
  store i32 %dec4.i151, ptr %ring_free_dw.i137, align 8
  %next_rptr_gpu_addr = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 5
  %94 = ptrtoint ptr %next_rptr_gpu_addr to i32
  call void @__asan_load8_noabort(i32 %94)
  %95 = load i64, ptr %next_rptr_gpu_addr, align 8
  %96 = trunc i64 %95 to i32
  %conv = and i32 %96, -4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i149)
  %cmp.i154 = icmp slt i32 %dec.i149, 1
  br i1 %cmp.i154, label %if.then.i155, label %radeon_ring_write.exit152.radeon_ring_write.exit165_crit_edge

radeon_ring_write.exit152.radeon_ring_write.exit165_crit_edge: ; preds = %radeon_ring_write.exit152
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit165

if.then.i155:                                     ; preds = %radeon_ring_write.exit152
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit165

radeon_ring_write.exit165:                        ; preds = %if.then.i155, %radeon_ring_write.exit152.radeon_ring_write.exit165_crit_edge
  %97 = ptrtoint ptr %ring1.i130 to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load ptr, ptr %ring1.i130, align 8
  %99 = ptrtoint ptr %wptr15 to i32
  call void @__asan_load4_noabort(i32 %99)
  %100 = load i32, ptr %wptr15, align 4
  %inc.i158 = add i32 %100, 1
  store i32 %inc.i158, ptr %wptr15, align 4
  %arrayidx.i159 = getelementptr i32, ptr %98, i32 %100
  %101 = ptrtoint ptr %arrayidx.i159 to i32
  call void @__asan_store4_noabort(i32 %101)
  store volatile i32 %conv, ptr %arrayidx.i159, align 4
  %102 = ptrtoint ptr %ptr_mask.i134 to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load i32, ptr %ptr_mask.i134, align 4
  %104 = load i32, ptr %wptr15, align 4
  %and.i161 = and i32 %104, %103
  store i32 %and.i161, ptr %wptr15, align 4
  %105 = ptrtoint ptr %count_dw.i127 to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load i32, ptr %count_dw.i127, align 4
  %dec.i162 = add i32 %106, -1
  store i32 %dec.i162, ptr %count_dw.i127, align 4
  %107 = ptrtoint ptr %ring_free_dw.i137 to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load i32, ptr %ring_free_dw.i137, align 8
  %dec4.i164 = add i32 %108, -1
  store i32 %dec4.i164, ptr %ring_free_dw.i137, align 8
  %109 = ptrtoint ptr %next_rptr_gpu_addr to i32
  call void @__asan_load8_noabort(i32 %109)
  %110 = load i64, ptr %next_rptr_gpu_addr, align 8
  %shr20 = lshr i64 %110, 32
  %conv22 = trunc i64 %shr20 to i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i162)
  %cmp.i167 = icmp slt i32 %dec.i162, 1
  br i1 %cmp.i167, label %if.then.i168, label %radeon_ring_write.exit165.radeon_ring_write.exit178_crit_edge

radeon_ring_write.exit165.radeon_ring_write.exit178_crit_edge: ; preds = %radeon_ring_write.exit165
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit178

if.then.i168:                                     ; preds = %radeon_ring_write.exit165
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit178

radeon_ring_write.exit178:                        ; preds = %if.then.i168, %radeon_ring_write.exit165.radeon_ring_write.exit178_crit_edge
  %111 = ptrtoint ptr %ring1.i130 to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load ptr, ptr %ring1.i130, align 8
  %113 = ptrtoint ptr %wptr15 to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load i32, ptr %wptr15, align 4
  %inc.i171 = add i32 %114, 1
  store i32 %inc.i171, ptr %wptr15, align 4
  %arrayidx.i172 = getelementptr i32, ptr %112, i32 %114
  %115 = ptrtoint ptr %arrayidx.i172 to i32
  call void @__asan_store4_noabort(i32 %115)
  store volatile i32 %conv22, ptr %arrayidx.i172, align 4
  %116 = ptrtoint ptr %ptr_mask.i134 to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load i32, ptr %ptr_mask.i134, align 4
  %118 = load i32, ptr %wptr15, align 4
  %and.i174 = and i32 %118, %117
  store i32 %and.i174, ptr %wptr15, align 4
  %119 = ptrtoint ptr %count_dw.i127 to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load i32, ptr %count_dw.i127, align 4
  %dec.i175 = add i32 %120, -1
  store i32 %dec.i175, ptr %count_dw.i127, align 4
  %121 = ptrtoint ptr %ring_free_dw.i137 to i32
  call void @__asan_load4_noabort(i32 %121)
  %122 = load i32, ptr %ring_free_dw.i137, align 8
  %dec4.i177 = add i32 %122, -1
  store i32 %dec4.i177, ptr %ring_free_dw.i137, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i175)
  %cmp.i180 = icmp slt i32 %dec.i175, 1
  br i1 %cmp.i180, label %if.then.i181, label %radeon_ring_write.exit178.radeon_ring_write.exit191_crit_edge

radeon_ring_write.exit178.radeon_ring_write.exit191_crit_edge: ; preds = %radeon_ring_write.exit178
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit191

if.then.i181:                                     ; preds = %radeon_ring_write.exit178
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit191

radeon_ring_write.exit191:                        ; preds = %if.then.i181, %radeon_ring_write.exit178.radeon_ring_write.exit191_crit_edge
  %123 = ptrtoint ptr %ring1.i130 to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load ptr, ptr %ring1.i130, align 8
  %125 = ptrtoint ptr %wptr15 to i32
  call void @__asan_load4_noabort(i32 %125)
  %126 = load i32, ptr %wptr15, align 4
  %inc.i184 = add i32 %126, 1
  store i32 %inc.i184, ptr %wptr15, align 4
  %arrayidx.i185 = getelementptr i32, ptr %124, i32 %126
  %127 = ptrtoint ptr %arrayidx.i185 to i32
  call void @__asan_store4_noabort(i32 %127)
  store volatile i32 %add18, ptr %arrayidx.i185, align 4
  br label %if.end24.sink.split

if.end24.sink.split:                              ; preds = %radeon_ring_write.exit191, %radeon_ring_write.exit126, %radeon_ring_write.exit87
  %ptr_mask.i95.sink = phi ptr [ %ptr_mask.i95, %radeon_ring_write.exit126 ], [ %ptr_mask.i134, %radeon_ring_write.exit191 ], [ %ptr_mask.i, %radeon_ring_write.exit87 ]
  %wptr.sink351 = phi ptr [ %wptr, %radeon_ring_write.exit126 ], [ %wptr15, %radeon_ring_write.exit191 ], [ %wptr.i, %radeon_ring_write.exit87 ]
  %count_dw.i88.sink349 = phi ptr [ %count_dw.i88, %radeon_ring_write.exit126 ], [ %count_dw.i127, %radeon_ring_write.exit191 ], [ %count_dw.i, %radeon_ring_write.exit87 ]
  %ring_free_dw.i98.sink348 = phi ptr [ %ring_free_dw.i98, %radeon_ring_write.exit126 ], [ %ring_free_dw.i137, %radeon_ring_write.exit191 ], [ %ring_free_dw.i, %radeon_ring_write.exit87 ]
  %header.0.ph = phi i32 [ -1073597952, %radeon_ring_write.exit126 ], [ -1073597952, %radeon_ring_write.exit191 ], [ -1073598208, %radeon_ring_write.exit87 ]
  %128 = ptrtoint ptr %ptr_mask.i95.sink to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load i32, ptr %ptr_mask.i95.sink, align 4
  %130 = ptrtoint ptr %wptr.sink351 to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load i32, ptr %wptr.sink351, align 4
  %and.i122 = and i32 %131, %129
  store i32 %and.i122, ptr %wptr.sink351, align 4
  %132 = ptrtoint ptr %count_dw.i88.sink349 to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load i32, ptr %count_dw.i88.sink349, align 4
  %dec.i123 = add i32 %133, -1
  store i32 %dec.i123, ptr %count_dw.i88.sink349, align 4
  %134 = ptrtoint ptr %ring_free_dw.i98.sink348 to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load i32, ptr %ring_free_dw.i98.sink348, align 8
  %dec4.i125 = add i32 %135, -1
  store i32 %dec4.i125, ptr %ring_free_dw.i98.sink348, align 8
  br label %if.end24

if.end24:                                         ; preds = %if.end24.sink.split, %if.else12.if.end24_crit_edge
  %header.0 = phi i32 [ -1073597952, %if.else12.if.end24_crit_edge ], [ %header.0.ph, %if.end24.sink.split ]
  %count_dw.i192 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 11
  %136 = ptrtoint ptr %count_dw.i192 to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load i32, ptr %count_dw.i192, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %137)
  %cmp.i193 = icmp slt i32 %137, 1
  br i1 %cmp.i193, label %if.then.i194, label %if.end24.radeon_ring_write.exit204_crit_edge

if.end24.radeon_ring_write.exit204_crit_edge:     ; preds = %if.end24
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit204

if.then.i194:                                     ; preds = %if.end24
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit204

radeon_ring_write.exit204:                        ; preds = %if.then.i194, %if.end24.radeon_ring_write.exit204_crit_edge
  %ring1.i195 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 2
  %138 = ptrtoint ptr %ring1.i195 to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load ptr, ptr %ring1.i195, align 8
  %wptr.i196 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 7
  %140 = ptrtoint ptr %wptr.i196 to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load i32, ptr %wptr.i196, align 4
  %inc.i197 = add i32 %141, 1
  store i32 %inc.i197, ptr %wptr.i196, align 4
  %arrayidx.i198 = getelementptr i32, ptr %139, i32 %141
  %142 = ptrtoint ptr %arrayidx.i198 to i32
  call void @__asan_store4_noabort(i32 %142)
  store volatile i32 %header.0, ptr %arrayidx.i198, align 4
  %ptr_mask.i199 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 16
  %143 = ptrtoint ptr %ptr_mask.i199 to i32
  call void @__asan_load4_noabort(i32 %143)
  %144 = load i32, ptr %ptr_mask.i199, align 4
  %145 = load i32, ptr %wptr.i196, align 4
  %and.i200 = and i32 %145, %144
  store i32 %and.i200, ptr %wptr.i196, align 4
  %146 = ptrtoint ptr %count_dw.i192 to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load i32, ptr %count_dw.i192, align 4
  %dec.i201 = add i32 %147, -1
  store i32 %dec.i201, ptr %count_dw.i192, align 4
  %ring_free_dw.i202 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %1, i32 10
  %148 = ptrtoint ptr %ring_free_dw.i202 to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load i32, ptr %ring_free_dw.i202, align 8
  %dec4.i203 = add i32 %149, -1
  store i32 %dec4.i203, ptr %ring_free_dw.i202, align 8
  %gpu_addr = getelementptr inbounds %struct.radeon_ib, ptr %ib, i32 0, i32 2
  %150 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %150)
  %151 = load i64, ptr %gpu_addr, align 8
  %152 = trunc i64 %151 to i32
  %153 = and i32 %152, -4
  %conv26 = or i32 %153, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i201)
  %cmp.i206 = icmp slt i32 %dec.i201, 1
  br i1 %cmp.i206, label %if.then.i207, label %radeon_ring_write.exit204.radeon_ring_write.exit217_crit_edge

radeon_ring_write.exit204.radeon_ring_write.exit217_crit_edge: ; preds = %radeon_ring_write.exit204
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit217

if.then.i207:                                     ; preds = %radeon_ring_write.exit204
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit217

radeon_ring_write.exit217:                        ; preds = %if.then.i207, %radeon_ring_write.exit204.radeon_ring_write.exit217_crit_edge
  %154 = ptrtoint ptr %ring1.i195 to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load ptr, ptr %ring1.i195, align 8
  %156 = ptrtoint ptr %wptr.i196 to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load i32, ptr %wptr.i196, align 4
  %inc.i210 = add i32 %157, 1
  store i32 %inc.i210, ptr %wptr.i196, align 4
  %arrayidx.i211 = getelementptr i32, ptr %155, i32 %157
  %158 = ptrtoint ptr %arrayidx.i211 to i32
  call void @__asan_store4_noabort(i32 %158)
  store volatile i32 %conv26, ptr %arrayidx.i211, align 4
  %159 = ptrtoint ptr %ptr_mask.i199 to i32
  call void @__asan_load4_noabort(i32 %159)
  %160 = load i32, ptr %ptr_mask.i199, align 4
  %161 = load i32, ptr %wptr.i196, align 4
  %and.i213 = and i32 %161, %160
  store i32 %and.i213, ptr %wptr.i196, align 4
  %162 = ptrtoint ptr %count_dw.i192 to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load i32, ptr %count_dw.i192, align 4
  %dec.i214 = add i32 %163, -1
  store i32 %dec.i214, ptr %count_dw.i192, align 4
  %164 = ptrtoint ptr %ring_free_dw.i202 to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load i32, ptr %ring_free_dw.i202, align 8
  %dec4.i216 = add i32 %165, -1
  store i32 %dec4.i216, ptr %ring_free_dw.i202, align 8
  %166 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %166)
  %167 = load i64, ptr %gpu_addr, align 8
  %shr28 = lshr i64 %167, 32
  %conv30 = trunc i64 %shr28 to i32
  %and31 = and i32 %conv30, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i214)
  %cmp.i219 = icmp slt i32 %dec.i214, 1
  br i1 %cmp.i219, label %if.then.i220, label %radeon_ring_write.exit217.radeon_ring_write.exit230_crit_edge

radeon_ring_write.exit217.radeon_ring_write.exit230_crit_edge: ; preds = %radeon_ring_write.exit217
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit230

if.then.i220:                                     ; preds = %radeon_ring_write.exit217
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit230

radeon_ring_write.exit230:                        ; preds = %if.then.i220, %radeon_ring_write.exit217.radeon_ring_write.exit230_crit_edge
  %168 = ptrtoint ptr %ring1.i195 to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load ptr, ptr %ring1.i195, align 8
  %170 = ptrtoint ptr %wptr.i196 to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load i32, ptr %wptr.i196, align 4
  %inc.i223 = add i32 %171, 1
  store i32 %inc.i223, ptr %wptr.i196, align 4
  %arrayidx.i224 = getelementptr i32, ptr %169, i32 %171
  %172 = ptrtoint ptr %arrayidx.i224 to i32
  call void @__asan_store4_noabort(i32 %172)
  store volatile i32 %and31, ptr %arrayidx.i224, align 4
  %173 = ptrtoint ptr %ptr_mask.i199 to i32
  call void @__asan_load4_noabort(i32 %173)
  %174 = load i32, ptr %ptr_mask.i199, align 4
  %175 = load i32, ptr %wptr.i196, align 4
  %and.i226 = and i32 %175, %174
  store i32 %and.i226, ptr %wptr.i196, align 4
  %176 = ptrtoint ptr %count_dw.i192 to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load i32, ptr %count_dw.i192, align 4
  %dec.i227 = add i32 %177, -1
  store i32 %dec.i227, ptr %count_dw.i192, align 4
  %178 = ptrtoint ptr %ring_free_dw.i202 to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load i32, ptr %ring_free_dw.i202, align 8
  %dec4.i229 = add i32 %179, -1
  store i32 %dec4.i229, ptr %ring_free_dw.i202, align 8
  %length_dw = getelementptr inbounds %struct.radeon_ib, ptr %ib, i32 0, i32 1
  %180 = ptrtoint ptr %length_dw to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load i32, ptr %length_dw, align 4
  %shl = shl i32 %cond, 24
  %or32 = or i32 %181, %shl
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i227)
  %cmp.i232 = icmp slt i32 %dec.i227, 1
  br i1 %cmp.i232, label %if.then.i233, label %radeon_ring_write.exit230.radeon_ring_write.exit243_crit_edge

radeon_ring_write.exit230.radeon_ring_write.exit243_crit_edge: ; preds = %radeon_ring_write.exit230
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit243

if.then.i233:                                     ; preds = %radeon_ring_write.exit230
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit243

radeon_ring_write.exit243:                        ; preds = %if.then.i233, %radeon_ring_write.exit230.radeon_ring_write.exit243_crit_edge
  %182 = ptrtoint ptr %ring1.i195 to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load ptr, ptr %ring1.i195, align 8
  %184 = ptrtoint ptr %wptr.i196 to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load i32, ptr %wptr.i196, align 4
  %inc.i236 = add i32 %185, 1
  store i32 %inc.i236, ptr %wptr.i196, align 4
  %arrayidx.i237 = getelementptr i32, ptr %183, i32 %185
  %186 = ptrtoint ptr %arrayidx.i237 to i32
  call void @__asan_store4_noabort(i32 %186)
  store volatile i32 %or32, ptr %arrayidx.i237, align 4
  %187 = ptrtoint ptr %ptr_mask.i199 to i32
  call void @__asan_load4_noabort(i32 %187)
  %188 = load i32, ptr %ptr_mask.i199, align 4
  %189 = load i32, ptr %wptr.i196, align 4
  %and.i239 = and i32 %189, %188
  store i32 %and.i239, ptr %wptr.i196, align 4
  %190 = ptrtoint ptr %count_dw.i192 to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load i32, ptr %count_dw.i192, align 4
  %dec.i240 = add i32 %191, -1
  store i32 %dec.i240, ptr %count_dw.i192, align 4
  %192 = ptrtoint ptr %ring_free_dw.i202 to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load i32, ptr %ring_free_dw.i202, align 8
  %dec4.i242 = add i32 %193, -1
  store i32 %dec4.i242, ptr %ring_free_dw.i202, align 8
  %194 = ptrtoint ptr %is_const_ib to i32
  call void @__asan_load1_noabort(i32 %194)
  %195 = load i8, ptr %is_const_ib, align 8, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %195)
  %tobool34.not = icmp eq i8 %195, 0
  br i1 %tobool34.not, label %if.then35, label %radeon_ring_write.exit243.if.end36_crit_edge

radeon_ring_write.exit243.if.end36_crit_edge:     ; preds = %radeon_ring_write.exit243
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end36

if.then35:                                        ; preds = %radeon_ring_write.exit243
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i240)
  %cmp.i245 = icmp slt i32 %dec.i240, 1
  br i1 %cmp.i245, label %if.then.i246, label %if.then35.radeon_ring_write.exit256_crit_edge

if.then35.radeon_ring_write.exit256_crit_edge:    ; preds = %if.then35
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit256

if.then.i246:                                     ; preds = %if.then35
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit256

radeon_ring_write.exit256:                        ; preds = %if.then.i246, %if.then35.radeon_ring_write.exit256_crit_edge
  %196 = ptrtoint ptr %ring1.i195 to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load ptr, ptr %ring1.i195, align 8
  %198 = ptrtoint ptr %wptr.i196 to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load i32, ptr %wptr.i196, align 4
  %inc.i249 = add i32 %199, 1
  store i32 %inc.i249, ptr %wptr.i196, align 4
  %arrayidx.i250 = getelementptr i32, ptr %197, i32 %199
  %200 = ptrtoint ptr %arrayidx.i250 to i32
  call void @__asan_store4_noabort(i32 %200)
  store volatile i32 -1073649664, ptr %arrayidx.i250, align 4
  %201 = ptrtoint ptr %ptr_mask.i199 to i32
  call void @__asan_load4_noabort(i32 %201)
  %202 = load i32, ptr %ptr_mask.i199, align 4
  %203 = load i32, ptr %wptr.i196, align 4
  %and.i252 = and i32 %203, %202
  store i32 %and.i252, ptr %wptr.i196, align 4
  %204 = ptrtoint ptr %count_dw.i192 to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load i32, ptr %count_dw.i192, align 4
  %dec.i253 = add i32 %205, -1
  store i32 %dec.i253, ptr %count_dw.i192, align 4
  %206 = ptrtoint ptr %ring_free_dw.i202 to i32
  call void @__asan_load4_noabort(i32 %206)
  %207 = load i32, ptr %ring_free_dw.i202, align 8
  %dec4.i255 = add i32 %207, -1
  store i32 %dec4.i255, ptr %ring_free_dw.i202, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i253)
  %cmp.i258 = icmp slt i32 %dec.i253, 1
  br i1 %cmp.i258, label %if.then.i259, label %radeon_ring_write.exit256.radeon_ring_write.exit269_crit_edge

radeon_ring_write.exit256.radeon_ring_write.exit269_crit_edge: ; preds = %radeon_ring_write.exit256
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit269

if.then.i259:                                     ; preds = %radeon_ring_write.exit256
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit269

radeon_ring_write.exit269:                        ; preds = %if.then.i259, %radeon_ring_write.exit256.radeon_ring_write.exit269_crit_edge
  %208 = ptrtoint ptr %ring1.i195 to i32
  call void @__asan_load4_noabort(i32 %208)
  %209 = load ptr, ptr %ring1.i195, align 8
  %210 = ptrtoint ptr %wptr.i196 to i32
  call void @__asan_load4_noabort(i32 %210)
  %211 = load i32, ptr %wptr.i196, align 4
  %inc.i262 = add i32 %211, 1
  store i32 %inc.i262, ptr %wptr.i196, align 4
  %arrayidx.i263 = getelementptr i32, ptr %209, i32 %211
  %212 = ptrtoint ptr %arrayidx.i263 to i32
  call void @__asan_store4_noabort(i32 %212)
  store volatile i32 378, ptr %arrayidx.i263, align 4
  %213 = ptrtoint ptr %ptr_mask.i199 to i32
  call void @__asan_load4_noabort(i32 %213)
  %214 = load i32, ptr %ptr_mask.i199, align 4
  %215 = load i32, ptr %wptr.i196, align 4
  %and.i265 = and i32 %215, %214
  store i32 %and.i265, ptr %wptr.i196, align 4
  %216 = ptrtoint ptr %count_dw.i192 to i32
  call void @__asan_load4_noabort(i32 %216)
  %217 = load i32, ptr %count_dw.i192, align 4
  %dec.i266 = add i32 %217, -1
  store i32 %dec.i266, ptr %count_dw.i192, align 4
  %218 = ptrtoint ptr %ring_free_dw.i202 to i32
  call void @__asan_load4_noabort(i32 %218)
  %219 = load i32, ptr %ring_free_dw.i202, align 8
  %dec4.i268 = add i32 %219, -1
  store i32 %dec4.i268, ptr %ring_free_dw.i202, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i266)
  %cmp.i271 = icmp slt i32 %dec.i266, 1
  br i1 %cmp.i271, label %if.then.i272, label %radeon_ring_write.exit269.radeon_ring_write.exit282_crit_edge

radeon_ring_write.exit269.radeon_ring_write.exit282_crit_edge: ; preds = %radeon_ring_write.exit269
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit282

if.then.i272:                                     ; preds = %radeon_ring_write.exit269
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit282

radeon_ring_write.exit282:                        ; preds = %if.then.i272, %radeon_ring_write.exit269.radeon_ring_write.exit282_crit_edge
  %220 = ptrtoint ptr %ring1.i195 to i32
  call void @__asan_load4_noabort(i32 %220)
  %221 = load ptr, ptr %ring1.i195, align 8
  %222 = ptrtoint ptr %wptr.i196 to i32
  call void @__asan_load4_noabort(i32 %222)
  %223 = load i32, ptr %wptr.i196, align 4
  %inc.i275 = add i32 %223, 1
  store i32 %inc.i275, ptr %wptr.i196, align 4
  %arrayidx.i276 = getelementptr i32, ptr %221, i32 %223
  %224 = ptrtoint ptr %arrayidx.i276 to i32
  call void @__asan_store4_noabort(i32 %224)
  store volatile i32 %cond, ptr %arrayidx.i276, align 4
  %225 = ptrtoint ptr %ptr_mask.i199 to i32
  call void @__asan_load4_noabort(i32 %225)
  %226 = load i32, ptr %ptr_mask.i199, align 4
  %227 = load i32, ptr %wptr.i196, align 4
  %and.i278 = and i32 %227, %226
  store i32 %and.i278, ptr %wptr.i196, align 4
  %228 = ptrtoint ptr %count_dw.i192 to i32
  call void @__asan_load4_noabort(i32 %228)
  %229 = load i32, ptr %count_dw.i192, align 4
  %dec.i279 = add i32 %229, -1
  store i32 %dec.i279, ptr %count_dw.i192, align 4
  %230 = ptrtoint ptr %ring_free_dw.i202 to i32
  call void @__asan_load4_noabort(i32 %230)
  %231 = load i32, ptr %ring_free_dw.i202, align 8
  %dec4.i281 = add i32 %231, -1
  store i32 %dec4.i281, ptr %ring_free_dw.i202, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i279)
  %cmp.i284 = icmp slt i32 %dec.i279, 1
  br i1 %cmp.i284, label %if.then.i285, label %radeon_ring_write.exit282.radeon_ring_write.exit295_crit_edge

radeon_ring_write.exit282.radeon_ring_write.exit295_crit_edge: ; preds = %radeon_ring_write.exit282
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit295

if.then.i285:                                     ; preds = %radeon_ring_write.exit282
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit295

radeon_ring_write.exit295:                        ; preds = %if.then.i285, %radeon_ring_write.exit282.radeon_ring_write.exit295_crit_edge
  %232 = ptrtoint ptr %ring1.i195 to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load ptr, ptr %ring1.i195, align 8
  %234 = ptrtoint ptr %wptr.i196 to i32
  call void @__asan_load4_noabort(i32 %234)
  %235 = load i32, ptr %wptr.i196, align 4
  %inc.i288 = add i32 %235, 1
  store i32 %inc.i288, ptr %wptr.i196, align 4
  %arrayidx.i289 = getelementptr i32, ptr %233, i32 %235
  %236 = ptrtoint ptr %arrayidx.i289 to i32
  call void @__asan_store4_noabort(i32 %236)
  store volatile i32 -1073528064, ptr %arrayidx.i289, align 4
  %237 = ptrtoint ptr %ptr_mask.i199 to i32
  call void @__asan_load4_noabort(i32 %237)
  %238 = load i32, ptr %ptr_mask.i199, align 4
  %239 = load i32, ptr %wptr.i196, align 4
  %and.i291 = and i32 %239, %238
  store i32 %and.i291, ptr %wptr.i196, align 4
  %240 = ptrtoint ptr %count_dw.i192 to i32
  call void @__asan_load4_noabort(i32 %240)
  %241 = load i32, ptr %count_dw.i192, align 4
  %dec.i292 = add i32 %241, -1
  store i32 %dec.i292, ptr %count_dw.i192, align 4
  %242 = ptrtoint ptr %ring_free_dw.i202 to i32
  call void @__asan_load4_noabort(i32 %242)
  %243 = load i32, ptr %ring_free_dw.i202, align 8
  %dec4.i294 = add i32 %243, -1
  store i32 %dec4.i294, ptr %ring_free_dw.i202, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i292)
  %cmp.i297 = icmp slt i32 %dec.i292, 1
  br i1 %cmp.i297, label %if.then.i298, label %radeon_ring_write.exit295.radeon_ring_write.exit308_crit_edge

radeon_ring_write.exit295.radeon_ring_write.exit308_crit_edge: ; preds = %radeon_ring_write.exit295
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit308

if.then.i298:                                     ; preds = %radeon_ring_write.exit295
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit308

radeon_ring_write.exit308:                        ; preds = %if.then.i298, %radeon_ring_write.exit295.radeon_ring_write.exit308_crit_edge
  %244 = ptrtoint ptr %ring1.i195 to i32
  call void @__asan_load4_noabort(i32 %244)
  %245 = load ptr, ptr %ring1.i195, align 8
  %246 = ptrtoint ptr %wptr.i196 to i32
  call void @__asan_load4_noabort(i32 %246)
  %247 = load i32, ptr %wptr.i196, align 4
  %inc.i301 = add i32 %247, 1
  store i32 %inc.i301, ptr %wptr.i196, align 4
  %arrayidx.i302 = getelementptr i32, ptr %245, i32 %247
  %248 = ptrtoint ptr %arrayidx.i302 to i32
  call void @__asan_store4_noabort(i32 %248)
  store volatile i32 683671552, ptr %arrayidx.i302, align 4
  %249 = ptrtoint ptr %ptr_mask.i199 to i32
  call void @__asan_load4_noabort(i32 %249)
  %250 = load i32, ptr %ptr_mask.i199, align 4
  %251 = load i32, ptr %wptr.i196, align 4
  %and.i304 = and i32 %251, %250
  store i32 %and.i304, ptr %wptr.i196, align 4
  %252 = ptrtoint ptr %count_dw.i192 to i32
  call void @__asan_load4_noabort(i32 %252)
  %253 = load i32, ptr %count_dw.i192, align 4
  %dec.i305 = add i32 %253, -1
  store i32 %dec.i305, ptr %count_dw.i192, align 4
  %254 = ptrtoint ptr %ring_free_dw.i202 to i32
  call void @__asan_load4_noabort(i32 %254)
  %255 = load i32, ptr %ring_free_dw.i202, align 8
  %dec4.i307 = add i32 %255, -1
  store i32 %dec4.i307, ptr %ring_free_dw.i202, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i305)
  %cmp.i310 = icmp slt i32 %dec.i305, 1
  br i1 %cmp.i310, label %if.then.i311, label %radeon_ring_write.exit308.radeon_ring_write.exit321_crit_edge

radeon_ring_write.exit308.radeon_ring_write.exit321_crit_edge: ; preds = %radeon_ring_write.exit308
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit321

if.then.i311:                                     ; preds = %radeon_ring_write.exit308
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit321

radeon_ring_write.exit321:                        ; preds = %if.then.i311, %radeon_ring_write.exit308.radeon_ring_write.exit321_crit_edge
  %256 = ptrtoint ptr %ring1.i195 to i32
  call void @__asan_load4_noabort(i32 %256)
  %257 = load ptr, ptr %ring1.i195, align 8
  %258 = ptrtoint ptr %wptr.i196 to i32
  call void @__asan_load4_noabort(i32 %258)
  %259 = load i32, ptr %wptr.i196, align 4
  %inc.i314 = add i32 %259, 1
  store i32 %inc.i314, ptr %wptr.i196, align 4
  %arrayidx.i315 = getelementptr i32, ptr %257, i32 %259
  %260 = ptrtoint ptr %arrayidx.i315 to i32
  call void @__asan_store4_noabort(i32 %260)
  store volatile i32 -1, ptr %arrayidx.i315, align 4
  %261 = ptrtoint ptr %ptr_mask.i199 to i32
  call void @__asan_load4_noabort(i32 %261)
  %262 = load i32, ptr %ptr_mask.i199, align 4
  %263 = load i32, ptr %wptr.i196, align 4
  %and.i317 = and i32 %263, %262
  store i32 %and.i317, ptr %wptr.i196, align 4
  %264 = ptrtoint ptr %count_dw.i192 to i32
  call void @__asan_load4_noabort(i32 %264)
  %265 = load i32, ptr %count_dw.i192, align 4
  %dec.i318 = add i32 %265, -1
  store i32 %dec.i318, ptr %count_dw.i192, align 4
  %266 = ptrtoint ptr %ring_free_dw.i202 to i32
  call void @__asan_load4_noabort(i32 %266)
  %267 = load i32, ptr %ring_free_dw.i202, align 8
  %dec4.i320 = add i32 %267, -1
  store i32 %dec4.i320, ptr %ring_free_dw.i202, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i318)
  %cmp.i323 = icmp slt i32 %dec.i318, 1
  br i1 %cmp.i323, label %if.then.i324, label %radeon_ring_write.exit321.radeon_ring_write.exit334_crit_edge

radeon_ring_write.exit321.radeon_ring_write.exit334_crit_edge: ; preds = %radeon_ring_write.exit321
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit334

if.then.i324:                                     ; preds = %radeon_ring_write.exit321
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit334

radeon_ring_write.exit334:                        ; preds = %if.then.i324, %radeon_ring_write.exit321.radeon_ring_write.exit334_crit_edge
  %268 = ptrtoint ptr %ring1.i195 to i32
  call void @__asan_load4_noabort(i32 %268)
  %269 = load ptr, ptr %ring1.i195, align 8
  %270 = ptrtoint ptr %wptr.i196 to i32
  call void @__asan_load4_noabort(i32 %270)
  %271 = load i32, ptr %wptr.i196, align 4
  %inc.i327 = add i32 %271, 1
  store i32 %inc.i327, ptr %wptr.i196, align 4
  %arrayidx.i328 = getelementptr i32, ptr %269, i32 %271
  %272 = ptrtoint ptr %arrayidx.i328 to i32
  call void @__asan_store4_noabort(i32 %272)
  store volatile i32 0, ptr %arrayidx.i328, align 4
  %273 = ptrtoint ptr %ptr_mask.i199 to i32
  call void @__asan_load4_noabort(i32 %273)
  %274 = load i32, ptr %ptr_mask.i199, align 4
  %275 = load i32, ptr %wptr.i196, align 4
  %and.i330 = and i32 %275, %274
  store i32 %and.i330, ptr %wptr.i196, align 4
  %276 = ptrtoint ptr %count_dw.i192 to i32
  call void @__asan_load4_noabort(i32 %276)
  %277 = load i32, ptr %count_dw.i192, align 4
  %dec.i331 = add i32 %277, -1
  store i32 %dec.i331, ptr %count_dw.i192, align 4
  %278 = ptrtoint ptr %ring_free_dw.i202 to i32
  call void @__asan_load4_noabort(i32 %278)
  %279 = load i32, ptr %ring_free_dw.i202, align 8
  %dec4.i333 = add i32 %279, -1
  store i32 %dec4.i333, ptr %ring_free_dw.i202, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i331)
  %cmp.i336 = icmp slt i32 %dec.i331, 1
  br i1 %cmp.i336, label %if.then.i337, label %radeon_ring_write.exit334.radeon_ring_write.exit347_crit_edge

radeon_ring_write.exit334.radeon_ring_write.exit347_crit_edge: ; preds = %radeon_ring_write.exit334
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit347

if.then.i337:                                     ; preds = %radeon_ring_write.exit334
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit347

radeon_ring_write.exit347:                        ; preds = %if.then.i337, %radeon_ring_write.exit334.radeon_ring_write.exit347_crit_edge
  %280 = ptrtoint ptr %ring1.i195 to i32
  call void @__asan_load4_noabort(i32 %280)
  %281 = load ptr, ptr %ring1.i195, align 8
  %282 = ptrtoint ptr %wptr.i196 to i32
  call void @__asan_load4_noabort(i32 %282)
  %283 = load i32, ptr %wptr.i196, align 4
  %inc.i340 = add i32 %283, 1
  store i32 %inc.i340, ptr %wptr.i196, align 4
  %arrayidx.i341 = getelementptr i32, ptr %281, i32 %283
  %284 = ptrtoint ptr %arrayidx.i341 to i32
  call void @__asan_store4_noabort(i32 %284)
  store volatile i32 10, ptr %arrayidx.i341, align 4
  %285 = ptrtoint ptr %ptr_mask.i199 to i32
  call void @__asan_load4_noabort(i32 %285)
  %286 = load i32, ptr %ptr_mask.i199, align 4
  %287 = load i32, ptr %wptr.i196, align 4
  %and.i343 = and i32 %287, %286
  store i32 %and.i343, ptr %wptr.i196, align 4
  %288 = ptrtoint ptr %count_dw.i192 to i32
  call void @__asan_load4_noabort(i32 %288)
  %289 = load i32, ptr %count_dw.i192, align 4
  %dec.i344 = add i32 %289, -1
  store i32 %dec.i344, ptr %count_dw.i192, align 4
  %290 = ptrtoint ptr %ring_free_dw.i202 to i32
  call void @__asan_load4_noabort(i32 %290)
  %291 = load i32, ptr %ring_free_dw.i202, align 8
  %dec4.i346 = add i32 %291, -1
  store i32 %dec4.i346, ptr %ring_free_dw.i202, align 8
  br label %if.end36

if.end36:                                         ; preds = %radeon_ring_write.exit347, %radeon_ring_write.exit243.if.end36_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @si_gpu_check_soft_reset(ptr noundef %rdev) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %rmmio.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %0 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i = getelementptr i8, ptr %1, i32 32784
  %2 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #14, !srcloc !674
  %3 = tail call i32 @llvm.bswap.i32(i32 %2) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and = and i32 %3, 1205780480
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp ne i32 %and, 0
  %spec.select = zext i1 %tobool.not to i32
  %and1 = and i32 %3, 805306752
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1)
  %tobool2.not = icmp eq i32 %and1, 0
  %or4 = or i32 %spec.select, 8
  %reset_mask.1 = select i1 %tobool2.not, i32 %spec.select, i32 %or4
  %and6 = and i32 %3, 1024
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6)
  %tobool7.not = icmp eq i32 %and6, 0
  %reset_mask.2 = select i1 %tobool7.not, i32 %reset_mask.1, i32 25
  %4 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i122 = getelementptr i8, ptr %5, i32 32776
  %6 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i122) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %7 = and i32 %6, 16842752
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %tobool13.not = icmp eq i32 %7, 0
  %or15 = or i32 %reset_mask.2, 64
  %reset_mask.3 = select i1 %tobool13.not, i32 %reset_mask.2, i32 %or15
  %8 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i126 = getelementptr i8, ptr %9, i32 53300
  %10 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i126) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %11 = lshr i32 %10, 22
  %12 = and i32 %11, 4
  %13 = or i32 %reset_mask.3, %12
  %14 = xor i32 %13, 4
  %15 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i130 = getelementptr i8, ptr %16, i32 55348
  %17 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i130) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %18 = lshr i32 %17, 19
  %19 = and i32 %18, 32
  %20 = xor i32 %19, 32
  %21 = or i32 %20, %14
  %22 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i134 = getelementptr i8, ptr %23, i32 3780
  %24 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i134) #14, !srcloc !674
  %25 = tail call i32 @llvm.bswap.i32(i32 %24) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and30 = lshr i32 %25, 3
  %26 = and i32 %and30, 4
  %27 = or i32 %21, %26
  %and35 = lshr i32 %25, 1
  %28 = and i32 %and35, 32
  %29 = or i32 %27, %28
  %30 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i138 = getelementptr i8, ptr %31, i32 3664
  %32 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i138) #14, !srcloc !674
  %33 = tail call i32 @llvm.bswap.i32(i32 %32) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and41 = lshr i32 %33, 9
  %34 = and i32 %and41, 256
  %35 = or i32 %29, %34
  %and46 = lshr i32 %33, 7
  %36 = and i32 %and46, 128
  %37 = or i32 %35, %36
  %and51 = lshr i32 %33, 1
  %38 = and i32 %and51, 16
  %39 = or i32 %37, %38
  %and56 = shl i32 %33, 1
  %40 = and i32 %and56, 512
  %41 = or i32 %39, %40
  %and61 = and i32 %33, 7680
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and61)
  %tobool62.not = icmp eq i32 %and61, 0
  %or64 = or i32 %41, 1024
  %reset_mask.12 = select i1 %tobool62.not, i32 %41, i32 %or64
  %call66 = tail call zeroext i1 @evergreen_is_display_hung(ptr noundef %rdev) #14
  %or68 = or i32 %reset_mask.12, 2048
  %reset_mask.13 = select i1 %call66, i32 %or68, i32 %reset_mask.12
  %42 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i142 = getelementptr i8, ptr %43, i32 5132
  %44 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i142) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %45 = lshr i32 %44, 15
  %46 = and i32 %45, 512
  %47 = or i32 %reset_mask.13, %46
  %and76 = and i32 %reset_mask.13, 1024
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and76)
  %tobool77.not = icmp eq i32 %and76, 0
  br i1 %tobool77.not, label %entry.if.end80_crit_edge, label %if.then78

entry.if.end80_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end80

if.then78:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str, i32 noundef %47) #14
  %and79 = and i32 %47, -1025
  br label %if.end80

if.end80:                                         ; preds = %if.then78, %entry.if.end80_crit_edge
  %reset_mask.15 = phi i32 [ %and79, %if.then78 ], [ %47, %entry.if.end80_crit_edge ]
  ret i32 %reset_mask.15
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @evergreen_is_display_hung(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_dbg(i32 noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @si_asic_reset(ptr noundef %rdev, i1 noundef zeroext %hard) local_unnamed_addr #0 align 64 {
entry:
  %save.i = alloca %struct.evergreen_mc_save, align 4
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  br i1 %hard, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  tail call fastcc void @si_gpu_pci_config_reset(ptr noundef %rdev)
  br label %cleanup

if.end:                                           ; preds = %entry
  %call = tail call i32 @si_gpu_check_soft_reset(ptr noundef %rdev)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool1.not = icmp eq i32 %call, 0
  br i1 %tobool1.not, label %if.end3.thread, label %do.end.i

if.end3.thread:                                   ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %save.i) #14
  br label %si_gpu_soft_reset.exit

do.end.i:                                         ; preds = %if.end
  tail call void @r600_set_bios_scratch_engine_hung(ptr noundef %rdev, i1 noundef zeroext true) #14
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %save.i) #14
  %0 = call ptr @memset(ptr %save.i, i32 255, i32 16)
  %1 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2, ptr noundef nonnull @.str.77, i32 noundef %call) #18
  tail call void @evergreen_print_gpu_status_regs(ptr noundef %rdev) #14
  %3 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %rdev, align 8
  %rmmio.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %5 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %6, i32 5372
  %7 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #14, !srcloc !674
  %8 = tail call i32 @llvm.bswap.i32(i32 %7) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %4, ptr noundef nonnull @.str.44, i32 noundef %8) #18
  %9 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %rdev, align 8
  %11 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i185.i = getelementptr i8, ptr %12, i32 5340
  %13 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i185.i) #14, !srcloc !674
  %14 = tail call i32 @llvm.bswap.i32(i32 %13) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %10, ptr noundef nonnull @.str.47, i32 noundef %14) #18
  tail call fastcc void @si_fini_pg(ptr noundef %rdev) #14
  %has_uvd.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 93
  %15 = ptrtoint ptr %has_uvd.i.i to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %has_uvd.i.i, align 4, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %16)
  %tobool.not.i.i = icmp eq i8 %16, 0
  br i1 %tobool.not.i.i, label %do.end.i.si_fini_cg.exit.i_crit_edge, label %if.then.i.i

do.end.i.si_fini_cg.exit.i_crit_edge:             ; preds = %do.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_fini_cg.exit.i

if.then.i.i:                                      ; preds = %do.end.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call fastcc void @si_update_cg(ptr noundef %rdev, i32 noundef 8, i1 noundef zeroext false) #14
  br label %si_fini_cg.exit.i

si_fini_cg.exit.i:                                ; preds = %if.then.i.i, %do.end.i.si_fini_cg.exit.i_crit_edge
  tail call fastcc void @si_update_cg(ptr noundef %rdev, i32 noundef 103, i1 noundef zeroext false) #14
  tail call fastcc void @si_rlc_stop(ptr noundef %rdev) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %17 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i189.i = getelementptr i8, ptr %18, i32 34520
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i189.i, i32 21) #14, !srcloc !678
  %and.i = and i32 %call, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %si_fini_cg.exit.i.if.end13.i_crit_edge, label %if.then10.i

si_fini_cg.exit.i.if.end13.i_crit_edge:           ; preds = %si_fini_cg.exit.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end13.i

if.then10.i:                                      ; preds = %si_fini_cg.exit.i
  call void @__sanitizer_cov_trace_pc() #16
  %19 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i193.i = getelementptr i8, ptr %20, i32 53248
  %21 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i193.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %22 = and i32 %21, -16777217
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %23 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i198.i = getelementptr i8, ptr %24, i32 53248
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i198.i, i32 %22) #14, !srcloc !678
  br label %if.end13.i

if.end13.i:                                       ; preds = %if.then10.i, %si_fini_cg.exit.i.if.end13.i_crit_edge
  %and14.i = and i32 %call, 32
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and14.i)
  %tobool15.not.i = icmp eq i32 %and14.i, 0
  br i1 %tobool15.not.i, label %if.end13.i.if.end19.i_crit_edge, label %if.then16.i

if.end13.i.if.end19.i_crit_edge:                  ; preds = %if.end13.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end19.i

if.then16.i:                                      ; preds = %if.end13.i
  call void @__sanitizer_cov_trace_pc() #16
  %25 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i202.i = getelementptr i8, ptr %26, i32 55296
  %27 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i202.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %28 = and i32 %27, -16777217
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %29 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i207.i = getelementptr i8, ptr %30, i32 55296
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i207.i, i32 %28) #14, !srcloc !678
  br label %if.end19.i

if.end19.i:                                       ; preds = %if.then16.i, %if.end13.i.if.end19.i_crit_edge
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %31 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %31(i32 noundef 10737400) #14
  call void @evergreen_mc_stop(ptr noundef %rdev, ptr noundef nonnull %save.i) #14
  %call20.i = call i32 @evergreen_mc_wait_for_idle(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call20.i)
  %tobool21.not.i = icmp eq i32 %call20.i, 0
  br i1 %tobool21.not.i, label %if.end19.i.if.end27.i_crit_edge, label %do.end25.i

if.end19.i.if.end27.i_crit_edge:                  ; preds = %if.end19.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end27.i

do.end25.i:                                       ; preds = %if.end19.i
  call void @__sanitizer_cov_trace_pc() #16
  %32 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %rdev, align 8
  call void (ptr, ptr, ...) @_dev_warn(ptr noundef %33, ptr noundef nonnull @.str.84) #18
  br label %if.end27.i

if.end27.i:                                       ; preds = %do.end25.i, %if.end19.i.if.end27.i_crit_edge
  %and28.i = and i32 %call, 11
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and28.i)
  %tobool29.not.i = icmp eq i32 %and28.i, 0
  %spec.select.i = select i1 %tobool29.not.i, i32 0, i32 56826
  %and32.i = and i32 %call, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and32.i)
  %tobool33.not.i = icmp eq i32 %and32.i, 0
  %or.i = or i32 %spec.select.i, 16385
  %grbm_soft_reset.1.i = select i1 %tobool33.not.i, i32 %spec.select.i, i32 %or.i
  %34 = shl nuw nsw i32 %and32.i, 5
  %35 = shl nuw nsw i32 %and.i, 18
  %36 = or i32 %35, %34
  %37 = shl nuw nsw i32 %and14.i, 1
  %38 = or i32 %36, %37
  %and47.i = lshr i32 %call, 6
  %39 = and i32 %and47.i, 32
  %40 = or i32 %38, %39
  %and52.i = lshr i32 %call, 4
  %41 = and i32 %and52.i, 4
  %42 = or i32 %grbm_soft_reset.1.i, %41
  %and57.i = shl i32 %call, 8
  %43 = and i32 %and57.i, 32768
  %44 = or i32 %40, %43
  %and62.i = shl i32 %call, 2
  %45 = and i32 %and62.i, 1024
  %46 = or i32 %44, %45
  %and67.i = shl i32 %call, 4
  %47 = and i32 %and67.i, 256
  %48 = and i32 %and57.i, 131072
  %and77.i = shl i32 %call, 1
  %49 = and i32 %and77.i, 2048
  %50 = or i32 %48, %47
  %51 = or i32 %50, %49
  %52 = or i32 %51, %46
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %42)
  %tobool82.not.i = icmp eq i32 %42, 0
  br i1 %tobool82.not.i, label %if.end27.i.if.end93.i_crit_edge, label %if.then83.i

if.end27.i.if.end93.i_crit_edge:                  ; preds = %if.end27.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end93.i

if.then83.i:                                      ; preds = %if.end27.i
  call void @__sanitizer_cov_trace_pc() #16
  %53 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i211.i = getelementptr i8, ptr %54, i32 32800
  %55 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i211.i) #14, !srcloc !674
  %56 = call i32 @llvm.bswap.i32(i32 %55) #14
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %or85.i = or i32 %56, %42
  %57 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %rdev, align 8
  call void (ptr, ptr, ...) @_dev_info(ptr noundef %58, ptr noundef nonnull @.str.87, i32 noundef %or85.i) #18
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %59 = call i32 @llvm.bswap.i32(i32 %or85.i) #14
  %60 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i216.i = getelementptr i8, ptr %61, i32 32800
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i216.i, i32 %59) #14, !srcloc !678
  %62 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i220.i = getelementptr i8, ptr %63, i32 32800
  %64 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i220.i) #14, !srcloc !674
  %65 = call i32 @llvm.bswap.i32(i32 %64) #14
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %66 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %66(i32 noundef 10737400) #14
  %neg.i = xor i32 %42, -1
  %and91.i = and i32 %65, %neg.i
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %67 = call i32 @llvm.bswap.i32(i32 %and91.i) #14
  %68 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i225.i = getelementptr i8, ptr %69, i32 32800
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i225.i, i32 %67) #14, !srcloc !678
  %70 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i229.i = getelementptr i8, ptr %71, i32 32800
  %72 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i229.i) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  br label %if.end93.i

if.end93.i:                                       ; preds = %if.then83.i, %if.end27.i.if.end93.i_crit_edge
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %52)
  %tobool94.not.i = icmp eq i32 %52, 0
  br i1 %tobool94.not.i, label %if.end93.i.if.end106.i_crit_edge, label %if.then95.i

if.end93.i.if.end106.i_crit_edge:                 ; preds = %if.end93.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end106.i

if.then95.i:                                      ; preds = %if.end93.i
  call void @__sanitizer_cov_trace_pc() #16
  %73 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i234.i = getelementptr i8, ptr %74, i32 3680
  %75 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i234.i) #14, !srcloc !674
  %76 = call i32 @llvm.bswap.i32(i32 %75) #14
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %or97.i = or i32 %76, %52
  %77 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load ptr, ptr %rdev, align 8
  call void (ptr, ptr, ...) @_dev_info(ptr noundef %78, ptr noundef nonnull @.str.90, i32 noundef %or97.i) #18
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %79 = call i32 @llvm.bswap.i32(i32 %or97.i) #14
  %80 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i239.i = getelementptr i8, ptr %81, i32 3680
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i239.i, i32 %79) #14, !srcloc !678
  %82 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i243.i = getelementptr i8, ptr %83, i32 3680
  %84 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i243.i) #14, !srcloc !674
  %85 = call i32 @llvm.bswap.i32(i32 %84) #14
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %86 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %86(i32 noundef 10737400) #14
  %neg103.i = xor i32 %52, -1
  %and104.i = and i32 %85, %neg103.i
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %87 = call i32 @llvm.bswap.i32(i32 %and104.i) #14
  %88 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i248.i = getelementptr i8, ptr %89, i32 3680
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i248.i, i32 %87) #14, !srcloc !678
  %90 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i252.i = getelementptr i8, ptr %91, i32 3680
  %92 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i252.i) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  br label %if.end106.i

if.end106.i:                                      ; preds = %if.then95.i, %if.end93.i.if.end106.i_crit_edge
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %93 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %93(i32 noundef 10737400) #14
  call void @evergreen_mc_resume(ptr noundef %rdev, ptr noundef nonnull %save.i) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %94 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %94(i32 noundef 10737400) #14
  call void @evergreen_print_gpu_status_regs(ptr noundef %rdev) #14
  br label %si_gpu_soft_reset.exit

si_gpu_soft_reset.exit:                           ; preds = %if.end106.i, %if.end3.thread
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %save.i) #14
  %call4 = call i32 @si_gpu_check_soft_reset(ptr noundef %rdev)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %tobool5.not = icmp eq i32 %call4, 0
  br i1 %tobool5.not, label %si_gpu_soft_reset.exit.if.end8_crit_edge, label %land.lhs.true

si_gpu_soft_reset.exit.if.end8_crit_edge:         ; preds = %si_gpu_soft_reset.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end8

land.lhs.true:                                    ; preds = %si_gpu_soft_reset.exit
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @radeon_hard_reset to i32))
  %95 = load i32, ptr @radeon_hard_reset, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %95)
  %tobool6.not = icmp eq i32 %95, 0
  br i1 %tobool6.not, label %land.lhs.true.if.end8_crit_edge, label %if.then7

land.lhs.true.if.end8_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end8

if.then7:                                         ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #16
  call fastcc void @si_gpu_pci_config_reset(ptr noundef %rdev)
  br label %if.end8

if.end8:                                          ; preds = %if.then7, %land.lhs.true.if.end8_crit_edge, %si_gpu_soft_reset.exit.if.end8_crit_edge
  %call9 = call i32 @si_gpu_check_soft_reset(ptr noundef %rdev)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call9)
  %tobool10.not = icmp eq i32 %call9, 0
  br i1 %tobool10.not, label %if.then11, label %if.end8.cleanup_crit_edge

if.end8.cleanup_crit_edge:                        ; preds = %if.end8
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then11:                                        ; preds = %if.end8
  call void @__sanitizer_cov_trace_pc() #16
  call void @r600_set_bios_scratch_engine_hung(ptr noundef %rdev, i1 noundef zeroext false) #14
  br label %cleanup

cleanup:                                          ; preds = %if.then11, %if.end8.cleanup_crit_edge, %if.then
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @si_gpu_pci_config_reset(ptr noundef %rdev) unnamed_addr #0 align 64 {
entry:
  %save = alloca %struct.evergreen_mc_save, align 4
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %save) #14
  %0 = call ptr @memset(ptr %save, i32 255, i32 16)
  %1 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2, ptr noundef nonnull @.str.71) #18
  tail call fastcc void @si_fini_pg(ptr noundef %rdev)
  %has_uvd.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 93
  %3 = ptrtoint ptr %has_uvd.i to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %has_uvd.i, align 4, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %4)
  %tobool.not.i = icmp eq i8 %4, 0
  br i1 %tobool.not.i, label %entry.si_fini_cg.exit_crit_edge, label %if.then.i

entry.si_fini_cg.exit_crit_edge:                  ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_fini_cg.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  tail call fastcc void @si_update_cg(ptr noundef %rdev, i32 noundef 8, i1 noundef zeroext false) #14
  br label %si_fini_cg.exit

si_fini_cg.exit:                                  ; preds = %if.then.i, %entry.si_fini_cg.exit_crit_edge
  tail call fastcc void @si_update_cg(ptr noundef %rdev, i32 noundef 103, i1 noundef zeroext false) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %rmmio.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %5 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i = getelementptr i8, ptr %6, i32 34520
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i, i32 21) #14, !srcloc !678
  %7 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i36 = getelementptr i8, ptr %8, i32 53248
  %9 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i36) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %10 = and i32 %9, -16777217
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %11 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i41 = getelementptr i8, ptr %12, i32 53248
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i41, i32 %10) #14, !srcloc !678
  %13 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i45 = getelementptr i8, ptr %14, i32 55296
  %15 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i45) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %16 = and i32 %15, -16777217
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %17 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i50 = getelementptr i8, ptr %18, i32 55296
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i50, i32 %16) #14, !srcloc !678
  tail call fastcc void @si_rlc_stop(ptr noundef %rdev)
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %19 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %19(i32 noundef 10737400) #14
  call void @evergreen_mc_stop(ptr noundef %rdev, ptr noundef nonnull %save) #14
  %call3 = call i32 @evergreen_mc_wait_for_idle(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call3)
  %tobool.not = icmp eq i32 %call3, 0
  br i1 %tobool.not, label %si_fini_cg.exit.if.end_crit_edge, label %do.end6

si_fini_cg.exit.if.end_crit_edge:                 ; preds = %si_fini_cg.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

do.end6:                                          ; preds = %si_fini_cg.exit
  call void @__sanitizer_cov_trace_pc() #16
  %20 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %rdev, align 8
  call void (ptr, ptr, ...) @_dev_warn(ptr noundef %21, ptr noundef nonnull @.str.75) #18
  br label %if.end

if.end:                                           ; preds = %do.end6, %si_fini_cg.exit.if.end_crit_edge
  %22 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %23, i32 1536
  %24 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %25 = or i32 %24, 134217728
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %26 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i28.i = getelementptr i8, ptr %27, i32 1536
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i28.i, i32 %25) #14, !srcloc !678
  %28 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i32.i = getelementptr i8, ptr %29, i32 1540
  %30 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i32.i) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %31 = or i32 %30, 32768
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %32 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i36.i = getelementptr i8, ptr %33, i32 1540
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i36.i, i32 %31) #14, !srcloc !678
  %usec_timeout.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 8
  %34 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %usec_timeout.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %35)
  %cmp57.not.i = icmp eq i32 %35, 0
  br i1 %cmp57.not.i, label %if.end.si_set_clk_bypass_mode.exit_crit_edge, label %if.end.for.body.i_crit_edge

if.end.for.body.i_crit_edge:                      ; preds = %if.end
  br label %for.body.i

if.end.si_set_clk_bypass_mode.exit_crit_edge:     ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_set_clk_bypass_mode.exit

for.body.i:                                       ; preds = %if.end.i.for.body.i_crit_edge, %if.end.for.body.i_crit_edge
  %i.058.i = phi i32 [ %inc.i, %if.end.i.for.body.i_crit_edge ], [ 0, %if.end.for.body.i_crit_edge ]
  %36 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i40.i = getelementptr i8, ptr %37, i32 1556
  %38 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i40.i) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %39 = and i32 %38, 33554432
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %39)
  %tobool.not.i51 = icmp eq i32 %39, 0
  br i1 %tobool.not.i51, label %if.end.i, label %for.body.i.si_set_clk_bypass_mode.exit_crit_edge

for.body.i.si_set_clk_bypass_mode.exit_crit_edge: ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_set_clk_bypass_mode.exit

if.end.i:                                         ; preds = %for.body.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %40 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %40(i32 noundef 214748) #14
  %inc.i = add nuw i32 %i.058.i, 1
  %41 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %usec_timeout.i, align 4
  %cmp.i52 = icmp ult i32 %inc.i, %42
  br i1 %cmp.i52, label %if.end.i.for.body.i_crit_edge, label %if.end.i.si_set_clk_bypass_mode.exit_crit_edge

if.end.i.si_set_clk_bypass_mode.exit_crit_edge:   ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_set_clk_bypass_mode.exit

if.end.i.for.body.i_crit_edge:                    ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i

si_set_clk_bypass_mode.exit:                      ; preds = %if.end.i.si_set_clk_bypass_mode.exit_crit_edge, %for.body.i.si_set_clk_bypass_mode.exit_crit_edge, %if.end.si_set_clk_bypass_mode.exit_crit_edge
  %43 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i44.i = getelementptr i8, ptr %44, i32 1540
  %45 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i44.i) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %46 = and i32 %45, -32773
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %47 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i48.i = getelementptr i8, ptr %48, i32 1540
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i48.i, i32 %46) #14, !srcloc !678
  %49 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i52.i = getelementptr i8, ptr %50, i32 11184
  %51 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i52.i) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %52 = and i32 %51, -524289
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %53 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i56.i = getelementptr i8, ptr %54, i32 11184
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i56.i, i32 %52) #14, !srcloc !678
  %55 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i.i54 = getelementptr i8, ptr %56, i32 1560
  %57 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i54) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %58 = or i32 %57, 16777216
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %59 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i23.i = getelementptr i8, ptr %60, i32 1560
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i23.i, i32 %58) #14, !srcloc !678
  %61 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i27.i = getelementptr i8, ptr %62, i32 1536
  %63 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i27.i) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %64 = or i32 %63, 16777216
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %65 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i31.i = getelementptr i8, ptr %66, i32 1536
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i31.i, i32 %64) #14, !srcloc !678
  %67 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i35.i = getelementptr i8, ptr %68, i32 1536
  %69 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i35.i) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %70 = or i32 %69, 33554432
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %71 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i39.i = getelementptr i8, ptr %72, i32 1536
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i39.i, i32 %70) #14, !srcloc !678
  %73 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i43.i = getelementptr i8, ptr %74, i32 1560
  %75 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i43.i) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %76 = and i32 %75, -16777217
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %77 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i47.i = getelementptr i8, ptr %78, i32 1560
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i47.i, i32 %76) #14, !srcloc !678
  %pdev = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 2
  %79 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %pdev, align 8
  call void @pci_clear_master(ptr noundef %80) #14
  call void @radeon_pci_config_reset(ptr noundef %rdev) #14
  %81 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load i32, ptr %usec_timeout.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %82)
  %cmp60.not = icmp eq i32 %82, 0
  br i1 %cmp60.not, label %si_set_clk_bypass_mode.exit.for.end_crit_edge, label %si_set_clk_bypass_mode.exit.for.body_crit_edge

si_set_clk_bypass_mode.exit.for.body_crit_edge:   ; preds = %si_set_clk_bypass_mode.exit
  br label %for.body

si_set_clk_bypass_mode.exit.for.end_crit_edge:    ; preds = %si_set_clk_bypass_mode.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end

for.body:                                         ; preds = %if.end11.for.body_crit_edge, %si_set_clk_bypass_mode.exit.for.body_crit_edge
  %i.061 = phi i32 [ %inc, %if.end11.for.body_crit_edge ], [ 0, %si_set_clk_bypass_mode.exit.for.body_crit_edge ]
  %83 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i58 = getelementptr i8, ptr %84, i32 21544
  %85 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i58) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %85)
  %cmp9.not = icmp eq i32 %85, -1
  br i1 %cmp9.not, label %if.end11, label %for.body.for.end_crit_edge

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end

if.end11:                                         ; preds = %for.body
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %86 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %86(i32 noundef 214748) #14
  %inc = add nuw i32 %i.061, 1
  %87 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load i32, ptr %usec_timeout.i, align 4
  %cmp = icmp ult i32 %inc, %88
  br i1 %cmp, label %if.end11.for.body_crit_edge, label %if.end11.for.end_crit_edge

if.end11.for.end_crit_edge:                       ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end

if.end11.for.body_crit_edge:                      ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body

for.end:                                          ; preds = %if.end11.for.end_crit_edge, %for.body.for.end_crit_edge, %si_set_clk_bypass_mode.exit.for.end_crit_edge
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %save) #14
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @r600_set_bios_scratch_engine_hung(ptr noundef, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local zeroext i1 @si_gfx_is_lockup(ptr noundef %rdev, ptr noundef %ring) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @si_gpu_check_soft_reset(ptr noundef %rdev)
  %and = and i32 %call, 11
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @radeon_ring_lockup_update(ptr noundef %rdev, ptr noundef %ring) #14
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %call1 = tail call zeroext i1 @radeon_ring_test_lockup(ptr noundef %rdev, ptr noundef %ring) #14
  br label %cleanup

cleanup:                                          ; preds = %if.end, %if.then
  %retval.0 = phi i1 [ %call1, %if.end ], [ false, %if.then ]
  ret i1 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_ring_lockup_update(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @radeon_ring_test_lockup(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @si_vram_gtt_location(ptr noundef %rdev, ptr noundef %mc) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %mc_vram_size = getelementptr inbounds %struct.radeon_mc, ptr %mc, i32 0, i32 3
  %0 = ptrtoint ptr %mc_vram_size to i32
  call void @__asan_load8_noabort(i32 %0)
  %1 = load i64, ptr %mc_vram_size, align 8
  call void @__sanitizer_cov_trace_const_cmp8(i64 1098437885952, i64 %1)
  %cmp = icmp ugt i64 %1, 1098437885952
  br i1 %cmp, label %do.end, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %2 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_warn(ptr noundef %3, ptr noundef nonnull @.str.1) #18
  %real_vram_size = getelementptr inbounds %struct.radeon_mc, ptr %mc, i32 0, i32 11
  %4 = ptrtoint ptr %real_vram_size to i32
  call void @__asan_store8_noabort(i32 %4)
  store i64 1098437885952, ptr %real_vram_size, align 8
  %5 = ptrtoint ptr %mc_vram_size to i32
  call void @__asan_store8_noabort(i32 %5)
  store i64 1098437885952, ptr %mc_vram_size, align 8
  br label %if.end

if.end:                                           ; preds = %do.end, %entry.if.end_crit_edge
  %mc2 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 42
  tail call void @radeon_vram_location(ptr noundef %rdev, ptr noundef %mc2, i64 noundef 0) #14
  %gtt_base_align = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 42, i32 15
  %6 = ptrtoint ptr %gtt_base_align to i32
  call void @__asan_store8_noabort(i32 %6)
  store i64 0, ptr %gtt_base_align, align 8
  tail call void @radeon_gtt_location(ptr noundef %rdev, ptr noundef %mc) #14
  ret void
}

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_warn(ptr noundef, ptr noundef, ...) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_vram_location(ptr noundef, ptr noundef, i64 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_gtt_location(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @si_pcie_gart_tlb_flush(ptr nocapture noundef readonly %rdev) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %rmmio.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %0 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i = getelementptr i8, ptr %1, i32 21632
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i, i32 16777216) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %2 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i5 = getelementptr i8, ptr %3, i32 5240
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i5, i32 16777216) #14, !srcloc !678
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @si_ib_parse(ptr nocapture noundef readonly %rdev, ptr nocapture noundef readonly %ib) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %ptr = getelementptr inbounds %struct.radeon_ib, ptr %ib, i32 0, i32 3
  %is_const_ib = getelementptr inbounds %struct.radeon_ib, ptr %ib, i32 0, i32 7
  %ring = getelementptr inbounds %struct.radeon_ib, ptr %ib, i32 0, i32 4
  %length_dw57 = getelementptr inbounds %struct.radeon_ib, ptr %ib, i32 0, i32 1
  br label %do.body

do.body:                                          ; preds = %do.cond56.do.body_crit_edge, %entry
  %idx.0 = phi i32 [ 0, %entry ], [ %idx.1156, %do.cond56.do.body_crit_edge ]
  %0 = ptrtoint ptr %ptr to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ptr, align 8
  %arrayidx = getelementptr i32, ptr %1, i32 %idx.0
  %2 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %arrayidx, align 4
  %shr = lshr i32 %3, 30
  %shr4 = lshr i32 %3, 16
  %and5 = and i32 %shr4, 16383
  %4 = zext i32 %shr to i64
  call void @__sanitizer_cov_trace_switch(i64 %4, ptr @__sancov_gen_cov_switch_values.272)
  switch i32 %shr, label %do.end32 [
    i32 0, label %do.end
    i32 2, label %sw.epilog35.thread
    i32 3, label %sw.bb9
  ]

do.end:                                           ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #16
  %5 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %6, ptr noundef nonnull @.str.6) #18
  br label %for.cond.preheader

sw.epilog35.thread:                               ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #16
  %add = add nuw i32 %idx.0, 1
  br label %do.cond56

sw.bb9:                                           ; preds = %do.body
  %shr12 = lshr i32 %3, 8
  %7 = ptrtoint ptr %is_const_ib to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %is_const_ib, align 8, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %8)
  %tobool.not = icmp eq i8 %8, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %sw.bb9
  %trunc = trunc i32 %shr12 to i8
  %9 = zext i8 %trunc to i64
  call void @__sanitizer_cov_trace_switch(i64 %9, ptr @__sancov_gen_cov_switch_values.273)
  switch i8 %trunc, label %sw.default.i [
    i8 16, label %if.then.sw.epilog35_crit_edge
    i8 17, label %if.then.sw.epilog35_crit_edge409
    i8 -119, label %if.then.sw.epilog35_crit_edge410
    i8 -128, label %if.then.sw.epilog35_crit_edge411
    i8 -127, label %if.then.sw.epilog35_crit_edge412
    i8 -126, label %if.then.sw.epilog35_crit_edge413
    i8 -125, label %if.then.sw.epilog35_crit_edge414
    i8 -124, label %if.then.sw.epilog35_crit_edge415
    i8 -121, label %if.then.sw.epilog35_crit_edge416
    i8 127, label %if.then.sw.epilog35_crit_edge417
  ]

if.then.sw.epilog35_crit_edge417:                 ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

if.then.sw.epilog35_crit_edge416:                 ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

if.then.sw.epilog35_crit_edge415:                 ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

if.then.sw.epilog35_crit_edge414:                 ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

if.then.sw.epilog35_crit_edge413:                 ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

if.then.sw.epilog35_crit_edge412:                 ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

if.then.sw.epilog35_crit_edge411:                 ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

if.then.sw.epilog35_crit_edge410:                 ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

if.then.sw.epilog35_crit_edge409:                 ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

if.then.sw.epilog35_crit_edge:                    ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.default.i:                                     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  %and13.le245 = and i32 %shr12, 255
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.92, i32 noundef %and13.le245) #14
  br label %sw.epilog35.thread182

if.else:                                          ; preds = %sw.bb9
  %10 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %ring, align 4
  %12 = zext i32 %11 to i64
  call void @__sanitizer_cov_trace_switch(i64 %12, ptr @__sancov_gen_cov_switch_values.274)
  switch i32 %11, label %do.end23 [
    i32 0, label %sw.bb15
    i32 1, label %if.else.sw.bb18_crit_edge
    i32 2, label %if.else.sw.bb18_crit_edge418
  ]

if.else.sw.bb18_crit_edge418:                     ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb18

if.else.sw.bb18_crit_edge:                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb18

sw.bb15:                                          ; preds = %if.else
  %add.i = add nuw i32 %idx.0, 1
  %arrayidx.i = getelementptr i32, ptr %1, i32 %add.i
  %13 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %arrayidx.i, align 4
  %trunc160 = trunc i32 %shr12 to i8
  %15 = zext i8 %trunc160 to i64
  call void @__sanitizer_cov_trace_switch(i64 %15, ptr @__sancov_gen_cov_switch_values.275)
  switch i8 %trunc160, label %sw.default.i90 [
    i8 16, label %sw.bb15.sw.epilog35_crit_edge
    i8 17, label %sw.bb15.sw.epilog35_crit_edge419
    i8 18, label %sw.bb15.sw.epilog35_crit_edge420
    i8 19, label %sw.bb15.sw.epilog35_crit_edge421
    i8 21, label %sw.bb15.sw.epilog35_crit_edge422
    i8 22, label %sw.bb15.sw.epilog35_crit_edge423
    i8 27, label %sw.bb15.sw.epilog35_crit_edge424
    i8 28, label %sw.bb15.sw.epilog35_crit_edge425
    i8 29, label %sw.bb15.sw.epilog35_crit_edge426
    i8 30, label %sw.bb15.sw.epilog35_crit_edge427
    i8 31, label %sw.bb15.sw.epilog35_crit_edge428
    i8 32, label %sw.bb15.sw.epilog35_crit_edge429
    i8 34, label %sw.bb15.sw.epilog35_crit_edge430
    i8 35, label %sw.bb15.sw.epilog35_crit_edge431
    i8 36, label %sw.bb15.sw.epilog35_crit_edge432
    i8 37, label %sw.bb15.sw.epilog35_crit_edge433
    i8 38, label %sw.bb15.sw.epilog35_crit_edge434
    i8 39, label %sw.bb15.sw.epilog35_crit_edge435
    i8 40, label %sw.bb15.sw.epilog35_crit_edge436
    i8 42, label %sw.bb15.sw.epilog35_crit_edge437
    i8 44, label %sw.bb15.sw.epilog35_crit_edge438
    i8 45, label %sw.bb15.sw.epilog35_crit_edge439
    i8 46, label %sw.bb15.sw.epilog35_crit_edge440
    i8 47, label %sw.bb15.sw.epilog35_crit_edge441
    i8 48, label %sw.bb15.sw.epilog35_crit_edge442
    i8 52, label %sw.bb15.sw.epilog35_crit_edge443
    i8 53, label %sw.bb15.sw.epilog35_crit_edge444
    i8 54, label %sw.bb15.sw.epilog35_crit_edge445
    i8 56, label %sw.bb15.sw.epilog35_crit_edge446
    i8 58, label %sw.bb15.sw.epilog35_crit_edge447
    i8 60, label %sw.bb15.sw.epilog35_crit_edge448
    i8 61, label %sw.bb15.sw.epilog35_crit_edge449
    i8 66, label %sw.bb15.sw.epilog35_crit_edge450
    i8 67, label %sw.bb15.sw.epilog35_crit_edge451
    i8 70, label %sw.bb15.sw.epilog35_crit_edge452
    i8 71, label %sw.bb15.sw.epilog35_crit_edge453
    i8 72, label %sw.bb15.sw.epilog35_crit_edge454
    i8 105, label %sw.bb15.sw.epilog35_crit_edge455
    i8 115, label %sw.bb15.sw.epilog35_crit_edge456
    i8 118, label %sw.bb15.sw.epilog35_crit_edge457
    i8 119, label %sw.bb15.sw.epilog35_crit_edge458
    i8 -123, label %sw.bb15.sw.epilog35_crit_edge459
    i8 -122, label %sw.bb15.sw.epilog35_crit_edge460
    i8 -118, label %sw.bb15.sw.epilog35_crit_edge461
    i8 122, label %sw.bb15.sw.epilog35_crit_edge462
    i8 64, label %sw.bb2.i
    i8 55, label %sw.bb7.i
    i8 69, label %sw.bb27.i
    i8 59, label %sw.bb38.i
    i8 104, label %sw.bb49.i
    i8 65, label %sw.bb73.i
  ]

sw.bb15.sw.epilog35_crit_edge462:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge461:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge460:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge459:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge458:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge457:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge456:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge455:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge454:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge453:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge452:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge451:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge450:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge449:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge448:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge447:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge446:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge445:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge444:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge443:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge442:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge441:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge440:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge439:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge438:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge437:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge436:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge435:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge434:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge433:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge432:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge431:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge430:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge429:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge428:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge427:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge426:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge425:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge424:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge423:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge422:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge421:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge420:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge419:                 ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb15.sw.epilog35_crit_edge:                    ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb2.i:                                         ; preds = %sw.bb15
  %and.i = and i32 %14, 3840
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %cmp.i = icmp eq i32 %and.i, 0
  br i1 %cmp.i, label %if.then.i, label %sw.bb2.i.sw.epilog35_crit_edge

sw.bb2.i.sw.epilog35_crit_edge:                   ; preds = %sw.bb2.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

if.then.i:                                        ; preds = %sw.bb2.i
  %add3.i = add i32 %idx.0, 4
  %arrayidx4.i = getelementptr i32, ptr %1, i32 %add3.i
  %16 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx4.i, align 4
  %mul.i = shl i32 %17, 2
  %call.i = tail call fastcc zeroext i1 @si_vm_reg_valid(i32 noundef %mul.i) #14
  br i1 %call.i, label %if.then.i.sw.epilog35_crit_edge, label %if.then.i.sw.epilog35.thread182_crit_edge

if.then.i.sw.epilog35.thread182_crit_edge:        ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35.thread182

if.then.i.sw.epilog35_crit_edge:                  ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb7.i:                                         ; preds = %sw.bb15
  %and8.i = and i32 %14, 3840
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and8.i)
  %cmp9.i = icmp eq i32 %and8.i, 0
  br i1 %cmp9.i, label %if.then10.i, label %sw.bb7.i.sw.epilog35_crit_edge

sw.bb7.i.sw.epilog35_crit_edge:                   ; preds = %sw.bb7.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

if.then10.i:                                      ; preds = %sw.bb7.i
  %add11.i = add i32 %idx.0, 2
  %arrayidx12.i = getelementptr i32, ptr %1, i32 %add11.i
  %18 = ptrtoint ptr %arrayidx12.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %arrayidx12.i, align 4
  %and14.i = and i32 %14, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and14.i)
  %tobool.not.i = icmp eq i32 %and14.i, 0
  br i1 %tobool.not.i, label %for.cond.preheader.i, label %if.then15.i

for.cond.preheader.i:                             ; preds = %if.then10.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %and5)
  %cmp197.not.i = icmp eq i32 %and5, 2
  br i1 %cmp197.not.i, label %for.cond.preheader.i.sw.epilog35_crit_edge, label %for.body.i.preheader

for.cond.preheader.i.sw.epilog35_crit_edge:       ; preds = %for.cond.preheader.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

for.body.i.preheader:                             ; preds = %for.cond.preheader.i
  %20 = add nsw i32 %and5, -3
  br label %for.body.i

if.then15.i:                                      ; preds = %if.then10.i
  %mul13.i = shl i32 %19, 2
  %call16.i = tail call fastcc zeroext i1 @si_vm_reg_valid(i32 noundef %mul13.i) #14
  br i1 %call16.i, label %if.then15.i.sw.epilog35_crit_edge, label %if.then15.i.sw.epilog35.thread182_crit_edge

if.then15.i.sw.epilog35.thread182_crit_edge:      ; preds = %if.then15.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35.thread182

if.then15.i.sw.epilog35_crit_edge:                ; preds = %if.then15.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

for.cond.i:                                       ; preds = %for.body.i
  %inc.i = add nuw i32 %i.08.i, 1
  %exitcond174.not = icmp eq i32 %i.08.i, %20
  br i1 %exitcond174.not, label %for.cond.i.sw.epilog35_crit_edge, label %for.cond.i.for.body.i_crit_edge

for.cond.i.for.body.i_crit_edge:                  ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i

for.cond.i.sw.epilog35_crit_edge:                 ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

for.body.i:                                       ; preds = %for.cond.i.for.body.i_crit_edge, %for.body.i.preheader
  %i.08.i = phi i32 [ %inc.i, %for.cond.i.for.body.i_crit_edge ], [ 0, %for.body.i.preheader ]
  %21 = add i32 %i.08.i, %19
  %add21.i = shl i32 %21, 2
  %call22.i = tail call fastcc zeroext i1 @si_vm_reg_valid(i32 noundef %add21.i) #14
  br i1 %call22.i, label %for.cond.i, label %for.body.i.sw.epilog35.thread182_crit_edge

for.body.i.sw.epilog35.thread182_crit_edge:       ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35.thread182

sw.bb27.i:                                        ; preds = %sw.bb15
  %and28.i = and i32 %14, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and28.i)
  %tobool29.not.i = icmp eq i32 %and28.i, 0
  br i1 %tobool29.not.i, label %sw.bb27.i.sw.epilog35_crit_edge, label %if.then30.i

sw.bb27.i.sw.epilog35_crit_edge:                  ; preds = %sw.bb27.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

if.then30.i:                                      ; preds = %sw.bb27.i
  %add31.i = add i32 %idx.0, 6
  %arrayidx32.i = getelementptr i32, ptr %1, i32 %add31.i
  %22 = ptrtoint ptr %arrayidx32.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %arrayidx32.i, align 4
  %mul33.i = shl i32 %23, 2
  %call34.i = tail call fastcc zeroext i1 @si_vm_reg_valid(i32 noundef %mul33.i) #14
  br i1 %call34.i, label %if.then30.i.sw.epilog35_crit_edge, label %if.then30.i.sw.epilog35.thread182_crit_edge

if.then30.i.sw.epilog35.thread182_crit_edge:      ; preds = %if.then30.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35.thread182

if.then30.i.sw.epilog35_crit_edge:                ; preds = %if.then30.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb38.i:                                        ; preds = %sw.bb15
  %and39.i = and i32 %14, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and39.i)
  %tobool40.not.i = icmp eq i32 %and39.i, 0
  br i1 %tobool40.not.i, label %sw.bb38.i.sw.epilog35_crit_edge, label %if.then41.i

sw.bb38.i.sw.epilog35_crit_edge:                  ; preds = %sw.bb38.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

if.then41.i:                                      ; preds = %sw.bb38.i
  %add42.i = add i32 %idx.0, 4
  %arrayidx43.i = getelementptr i32, ptr %1, i32 %add42.i
  %24 = ptrtoint ptr %arrayidx43.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %arrayidx43.i, align 4
  %mul44.i = shl i32 %25, 2
  %call45.i = tail call fastcc zeroext i1 @si_vm_reg_valid(i32 noundef %mul44.i) #14
  br i1 %call45.i, label %if.then41.i.sw.epilog35_crit_edge, label %if.then41.i.sw.epilog35.thread182_crit_edge

if.then41.i.sw.epilog35.thread182_crit_edge:      ; preds = %if.then41.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35.thread182

if.then41.i.sw.epilog35_crit_edge:                ; preds = %if.then41.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb49.i:                                        ; preds = %sw.bb15
  %shl.i = shl i32 %14, 2
  %add50.i = add i32 %shl.i, 32768
  %mul52.i = shl nuw nsw i32 %and5, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 12287, i32 %shl.i)
  %26 = icmp ugt i32 %shl.i, 12287
  %add53.i = add nsw i32 %mul52.i, -12292
  %27 = add i32 %add53.i, %shl.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 -45056, i32 %27)
  %cmp58.i = icmp ult i32 %27, -45056
  %or.cond1.i = select i1 %26, i1 true, i1 %cmp58.i
  br i1 %or.cond1.i, label %if.then59.i, label %for.cond61.preheader.i

for.cond61.preheader.i:                           ; preds = %sw.bb49.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5)
  %cmp634.not.i = icmp eq i32 %and5, 0
  br i1 %cmp634.not.i, label %for.cond61.preheader.i.sw.epilog35_crit_edge, label %for.cond61.preheader.i.for.body64.i_crit_edge

for.cond61.preheader.i.for.body64.i_crit_edge:    ; preds = %for.cond61.preheader.i
  br label %for.body64.i

for.cond61.preheader.i.sw.epilog35_crit_edge:     ; preds = %for.cond61.preheader.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

if.then59.i:                                      ; preds = %sw.bb49.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.93) #14
  br label %sw.epilog35.thread182

for.cond61.i:                                     ; preds = %for.body64.i
  %inc71.i = add nuw nsw i32 %i.15.i, 1
  %exitcond173.not = icmp eq i32 %inc71.i, %and5
  br i1 %exitcond173.not, label %for.cond61.i.sw.epilog35_crit_edge, label %for.cond61.i.for.body64.i_crit_edge

for.cond61.i.for.body64.i_crit_edge:              ; preds = %for.cond61.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body64.i

for.cond61.i.sw.epilog35_crit_edge:               ; preds = %for.cond61.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

for.body64.i:                                     ; preds = %for.cond61.i.for.body64.i_crit_edge, %for.cond61.preheader.i.for.body64.i_crit_edge
  %i.15.i = phi i32 [ %inc71.i, %for.cond61.i.for.body64.i_crit_edge ], [ 0, %for.cond61.preheader.i.for.body64.i_crit_edge ]
  %mul65.i = shl i32 %i.15.i, 2
  %add66.i = add i32 %add50.i, %mul65.i
  %call67.i = tail call fastcc zeroext i1 @si_vm_reg_valid(i32 noundef %add66.i) #14
  br i1 %call67.i, label %for.cond61.i, label %for.body64.i.sw.epilog35.thread182_crit_edge

for.body64.i.sw.epilog35.thread182_crit_edge:     ; preds = %for.body64.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35.thread182

sw.bb73.i:                                        ; preds = %sw.bb15
  %call74.i = tail call fastcc i32 @si_vm_packet3_cp_dma_check(ptr noundef %1, i32 noundef %add.i) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call74.i)
  %tobool75.not.i = icmp eq i32 %call74.i, 0
  br i1 %tobool75.not.i, label %sw.bb73.i.sw.epilog35_crit_edge, label %sw.bb73.i.sw.epilog35.thread182_crit_edge

sw.bb73.i.sw.epilog35.thread182_crit_edge:        ; preds = %sw.bb73.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35.thread182

sw.bb73.i.sw.epilog35_crit_edge:                  ; preds = %sw.bb73.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.default.i90:                                   ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #16
  %and13.le = and i32 %shr12, 255
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.94, i32 noundef %and13.le) #14
  br label %sw.epilog35.thread182

sw.bb18:                                          ; preds = %if.else.sw.bb18_crit_edge, %if.else.sw.bb18_crit_edge418
  %add.i92 = add nuw i32 %idx.0, 1
  %arrayidx.i93 = getelementptr i32, ptr %1, i32 %add.i92
  %28 = ptrtoint ptr %arrayidx.i93 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %arrayidx.i93, align 4
  %trunc159 = trunc i32 %shr12 to i8
  %30 = zext i8 %trunc159 to i64
  call void @__sanitizer_cov_trace_switch(i64 %30, ptr @__sancov_gen_cov_switch_values.276)
  switch i8 %trunc159, label %sw.default.i140 [
    i8 16, label %sw.bb18.sw.epilog35_crit_edge
    i8 17, label %sw.bb18.sw.epilog35_crit_edge463
    i8 18, label %sw.bb18.sw.epilog35_crit_edge464
    i8 21, label %sw.bb18.sw.epilog35_crit_edge465
    i8 22, label %sw.bb18.sw.epilog35_crit_edge466
    i8 27, label %sw.bb18.sw.epilog35_crit_edge467
    i8 28, label %sw.bb18.sw.epilog35_crit_edge468
    i8 29, label %sw.bb18.sw.epilog35_crit_edge469
    i8 30, label %sw.bb18.sw.epilog35_crit_edge470
    i8 31, label %sw.bb18.sw.epilog35_crit_edge471
    i8 32, label %sw.bb18.sw.epilog35_crit_edge472
    i8 34, label %sw.bb18.sw.epilog35_crit_edge473
    i8 35, label %sw.bb18.sw.epilog35_crit_edge474
    i8 40, label %sw.bb18.sw.epilog35_crit_edge475
    i8 52, label %sw.bb18.sw.epilog35_crit_edge476
    i8 60, label %sw.bb18.sw.epilog35_crit_edge477
    i8 61, label %sw.bb18.sw.epilog35_crit_edge478
    i8 66, label %sw.bb18.sw.epilog35_crit_edge479
    i8 67, label %sw.bb18.sw.epilog35_crit_edge480
    i8 70, label %sw.bb18.sw.epilog35_crit_edge481
    i8 71, label %sw.bb18.sw.epilog35_crit_edge482
    i8 72, label %sw.bb18.sw.epilog35_crit_edge483
    i8 105, label %sw.bb18.sw.epilog35_crit_edge484
    i8 115, label %sw.bb18.sw.epilog35_crit_edge485
    i8 118, label %sw.bb18.sw.epilog35_crit_edge486
    i8 119, label %sw.bb18.sw.epilog35_crit_edge487
    i8 -123, label %sw.bb18.sw.epilog35_crit_edge488
    i8 -122, label %sw.bb18.sw.epilog35_crit_edge489
    i8 -118, label %sw.bb18.sw.epilog35_crit_edge490
    i8 122, label %sw.bb18.sw.epilog35_crit_edge491
    i8 64, label %sw.bb2.i97
    i8 55, label %sw.bb7.i105
    i8 69, label %sw.bb27.i125
    i8 59, label %sw.bb38.i133
    i8 65, label %sw.bb49.i139
  ]

sw.bb18.sw.epilog35_crit_edge491:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge490:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge489:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge488:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge487:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge486:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge485:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge484:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge483:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge482:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge481:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge480:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge479:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge478:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge477:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge476:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge475:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge474:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge473:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge472:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge471:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge470:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge469:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge468:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge467:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge466:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge465:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge464:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge463:                 ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb18.sw.epilog35_crit_edge:                    ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb2.i97:                                       ; preds = %sw.bb18
  %and.i95 = and i32 %29, 3840
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i95)
  %cmp.i96 = icmp eq i32 %and.i95, 0
  br i1 %cmp.i96, label %if.then.i102, label %sw.bb2.i97.sw.epilog35_crit_edge

sw.bb2.i97.sw.epilog35_crit_edge:                 ; preds = %sw.bb2.i97
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

if.then.i102:                                     ; preds = %sw.bb2.i97
  %add3.i98 = add i32 %idx.0, 4
  %arrayidx4.i99 = getelementptr i32, ptr %1, i32 %add3.i98
  %31 = ptrtoint ptr %arrayidx4.i99 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %arrayidx4.i99, align 4
  %mul.i100 = shl i32 %32, 2
  %call.i101 = tail call fastcc zeroext i1 @si_vm_reg_valid(i32 noundef %mul.i100) #14
  br i1 %call.i101, label %if.then.i102.sw.epilog35_crit_edge, label %if.then.i102.sw.epilog35.thread182_crit_edge

if.then.i102.sw.epilog35.thread182_crit_edge:     ; preds = %if.then.i102
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35.thread182

if.then.i102.sw.epilog35_crit_edge:               ; preds = %if.then.i102
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb7.i105:                                      ; preds = %sw.bb18
  %and8.i103 = and i32 %29, 3840
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and8.i103)
  %cmp9.i104 = icmp eq i32 %and8.i103, 0
  br i1 %cmp9.i104, label %if.then10.i110, label %sw.bb7.i105.sw.epilog35_crit_edge

sw.bb7.i105.sw.epilog35_crit_edge:                ; preds = %sw.bb7.i105
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

if.then10.i110:                                   ; preds = %sw.bb7.i105
  %add11.i106 = add i32 %idx.0, 2
  %arrayidx12.i107 = getelementptr i32, ptr %1, i32 %add11.i106
  %33 = ptrtoint ptr %arrayidx12.i107 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %arrayidx12.i107, align 4
  %and14.i108 = and i32 %29, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and14.i108)
  %tobool.not.i109 = icmp eq i32 %and14.i108, 0
  br i1 %tobool.not.i109, label %for.cond.preheader.i112, label %if.then15.i115

for.cond.preheader.i112:                          ; preds = %if.then10.i110
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %and5)
  %cmp192.not.i = icmp eq i32 %and5, 2
  br i1 %cmp192.not.i, label %for.cond.preheader.i112.sw.epilog35_crit_edge, label %for.body.i122.preheader

for.cond.preheader.i112.sw.epilog35_crit_edge:    ; preds = %for.cond.preheader.i112
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

for.body.i122.preheader:                          ; preds = %for.cond.preheader.i112
  %35 = add nsw i32 %and5, -3
  br label %for.body.i122

if.then15.i115:                                   ; preds = %if.then10.i110
  %mul13.i113 = shl i32 %34, 2
  %call16.i114 = tail call fastcc zeroext i1 @si_vm_reg_valid(i32 noundef %mul13.i113) #14
  br i1 %call16.i114, label %if.then15.i115.sw.epilog35_crit_edge, label %if.then15.i115.sw.epilog35.thread182_crit_edge

if.then15.i115.sw.epilog35.thread182_crit_edge:   ; preds = %if.then15.i115
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35.thread182

if.then15.i115.sw.epilog35_crit_edge:             ; preds = %if.then15.i115
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

for.cond.i119:                                    ; preds = %for.body.i122
  %inc.i116 = add nuw i32 %i.03.i, 1
  %exitcond.not = icmp eq i32 %i.03.i, %35
  br i1 %exitcond.not, label %for.cond.i119.sw.epilog35_crit_edge, label %for.cond.i119.for.body.i122_crit_edge

for.cond.i119.for.body.i122_crit_edge:            ; preds = %for.cond.i119
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i122

for.cond.i119.sw.epilog35_crit_edge:              ; preds = %for.cond.i119
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

for.body.i122:                                    ; preds = %for.cond.i119.for.body.i122_crit_edge, %for.body.i122.preheader
  %i.03.i = phi i32 [ %inc.i116, %for.cond.i119.for.body.i122_crit_edge ], [ 0, %for.body.i122.preheader ]
  %36 = add i32 %i.03.i, %34
  %add21.i120 = shl i32 %36, 2
  %call22.i121 = tail call fastcc zeroext i1 @si_vm_reg_valid(i32 noundef %add21.i120) #14
  br i1 %call22.i121, label %for.cond.i119, label %for.body.i122.sw.epilog35.thread182_crit_edge

for.body.i122.sw.epilog35.thread182_crit_edge:    ; preds = %for.body.i122
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35.thread182

sw.bb27.i125:                                     ; preds = %sw.bb18
  %and28.i123 = and i32 %29, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and28.i123)
  %tobool29.not.i124 = icmp eq i32 %and28.i123, 0
  br i1 %tobool29.not.i124, label %sw.bb27.i125.sw.epilog35_crit_edge, label %if.then30.i130

sw.bb27.i125.sw.epilog35_crit_edge:               ; preds = %sw.bb27.i125
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

if.then30.i130:                                   ; preds = %sw.bb27.i125
  %add31.i126 = add i32 %idx.0, 6
  %arrayidx32.i127 = getelementptr i32, ptr %1, i32 %add31.i126
  %37 = ptrtoint ptr %arrayidx32.i127 to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %arrayidx32.i127, align 4
  %mul33.i128 = shl i32 %38, 2
  %call34.i129 = tail call fastcc zeroext i1 @si_vm_reg_valid(i32 noundef %mul33.i128) #14
  br i1 %call34.i129, label %if.then30.i130.sw.epilog35_crit_edge, label %if.then30.i130.sw.epilog35.thread182_crit_edge

if.then30.i130.sw.epilog35.thread182_crit_edge:   ; preds = %if.then30.i130
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35.thread182

if.then30.i130.sw.epilog35_crit_edge:             ; preds = %if.then30.i130
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb38.i133:                                     ; preds = %sw.bb18
  %and39.i131 = and i32 %29, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and39.i131)
  %tobool40.not.i132 = icmp eq i32 %and39.i131, 0
  br i1 %tobool40.not.i132, label %sw.bb38.i133.sw.epilog35_crit_edge, label %if.then41.i138

sw.bb38.i133.sw.epilog35_crit_edge:               ; preds = %sw.bb38.i133
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

if.then41.i138:                                   ; preds = %sw.bb38.i133
  %add42.i134 = add i32 %idx.0, 4
  %arrayidx43.i135 = getelementptr i32, ptr %1, i32 %add42.i134
  %39 = ptrtoint ptr %arrayidx43.i135 to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %arrayidx43.i135, align 4
  %mul44.i136 = shl i32 %40, 2
  %call45.i137 = tail call fastcc zeroext i1 @si_vm_reg_valid(i32 noundef %mul44.i136) #14
  br i1 %call45.i137, label %if.then41.i138.sw.epilog35_crit_edge, label %if.then41.i138.sw.epilog35.thread182_crit_edge

if.then41.i138.sw.epilog35.thread182_crit_edge:   ; preds = %if.then41.i138
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35.thread182

if.then41.i138.sw.epilog35_crit_edge:             ; preds = %if.then41.i138
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.bb49.i139:                                     ; preds = %sw.bb18
  %call50.i = tail call fastcc i32 @si_vm_packet3_cp_dma_check(ptr noundef %1, i32 noundef %add.i92) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call50.i)
  %tobool51.not.i = icmp eq i32 %call50.i, 0
  br i1 %tobool51.not.i, label %sw.bb49.i139.sw.epilog35_crit_edge, label %sw.bb49.i139.sw.epilog35.thread182_crit_edge

sw.bb49.i139.sw.epilog35.thread182_crit_edge:     ; preds = %sw.bb49.i139
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35.thread182

sw.bb49.i139.sw.epilog35_crit_edge:               ; preds = %sw.bb49.i139
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog35

sw.default.i140:                                  ; preds = %sw.bb18
  call void @__sanitizer_cov_trace_pc() #16
  %and13.le243 = and i32 %shr12, 255
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.98, i32 noundef %and13.le243) #14
  br label %sw.epilog35.thread182

do.end23:                                         ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #16
  %41 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %42, ptr noundef nonnull @.str.10, i32 noundef %11) #18
  br label %sw.epilog35.thread182

do.end32:                                         ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #16
  %43 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %44, ptr noundef nonnull @.str.13, i32 noundef %shr) #18
  br label %for.cond.preheader

sw.epilog35.thread182:                            ; preds = %do.end23, %sw.default.i140, %sw.bb49.i139.sw.epilog35.thread182_crit_edge, %if.then41.i138.sw.epilog35.thread182_crit_edge, %if.then30.i130.sw.epilog35.thread182_crit_edge, %for.body.i122.sw.epilog35.thread182_crit_edge, %if.then15.i115.sw.epilog35.thread182_crit_edge, %if.then.i102.sw.epilog35.thread182_crit_edge, %sw.default.i90, %sw.bb73.i.sw.epilog35.thread182_crit_edge, %for.body64.i.sw.epilog35.thread182_crit_edge, %if.then59.i, %if.then41.i.sw.epilog35.thread182_crit_edge, %if.then30.i.sw.epilog35.thread182_crit_edge, %for.body.i.sw.epilog35.thread182_crit_edge, %if.then15.i.sw.epilog35.thread182_crit_edge, %if.then.i.sw.epilog35.thread182_crit_edge, %sw.default.i
  %ret.1.ph = phi i32 [ -22, %sw.default.i140 ], [ -22, %if.then59.i ], [ -22, %sw.default.i90 ], [ -22, %sw.default.i ], [ -22, %do.end23 ], [ -22, %for.body.i.sw.epilog35.thread182_crit_edge ], [ -22, %for.body64.i.sw.epilog35.thread182_crit_edge ], [ -22, %for.body.i122.sw.epilog35.thread182_crit_edge ], [ %call50.i, %sw.bb49.i139.sw.epilog35.thread182_crit_edge ], [ -22, %if.then41.i138.sw.epilog35.thread182_crit_edge ], [ -22, %if.then30.i130.sw.epilog35.thread182_crit_edge ], [ -22, %if.then15.i115.sw.epilog35.thread182_crit_edge ], [ -22, %if.then.i102.sw.epilog35.thread182_crit_edge ], [ %call74.i, %sw.bb73.i.sw.epilog35.thread182_crit_edge ], [ -22, %if.then41.i.sw.epilog35.thread182_crit_edge ], [ -22, %if.then30.i.sw.epilog35.thread182_crit_edge ], [ -22, %if.then15.i.sw.epilog35.thread182_crit_edge ], [ -22, %if.then.i.sw.epilog35.thread182_crit_edge ]
  %add27184 = add i32 %idx.0, 2
  %add28185 = add i32 %add27184, %and5
  br label %for.cond.preheader

sw.epilog35:                                      ; preds = %sw.bb49.i139.sw.epilog35_crit_edge, %if.then41.i138.sw.epilog35_crit_edge, %sw.bb38.i133.sw.epilog35_crit_edge, %if.then30.i130.sw.epilog35_crit_edge, %sw.bb27.i125.sw.epilog35_crit_edge, %for.cond.i119.sw.epilog35_crit_edge, %if.then15.i115.sw.epilog35_crit_edge, %for.cond.preheader.i112.sw.epilog35_crit_edge, %sw.bb7.i105.sw.epilog35_crit_edge, %if.then.i102.sw.epilog35_crit_edge, %sw.bb2.i97.sw.epilog35_crit_edge, %sw.bb18.sw.epilog35_crit_edge, %sw.bb18.sw.epilog35_crit_edge463, %sw.bb18.sw.epilog35_crit_edge464, %sw.bb18.sw.epilog35_crit_edge465, %sw.bb18.sw.epilog35_crit_edge466, %sw.bb18.sw.epilog35_crit_edge467, %sw.bb18.sw.epilog35_crit_edge468, %sw.bb18.sw.epilog35_crit_edge469, %sw.bb18.sw.epilog35_crit_edge470, %sw.bb18.sw.epilog35_crit_edge471, %sw.bb18.sw.epilog35_crit_edge472, %sw.bb18.sw.epilog35_crit_edge473, %sw.bb18.sw.epilog35_crit_edge474, %sw.bb18.sw.epilog35_crit_edge475, %sw.bb18.sw.epilog35_crit_edge476, %sw.bb18.sw.epilog35_crit_edge477, %sw.bb18.sw.epilog35_crit_edge478, %sw.bb18.sw.epilog35_crit_edge479, %sw.bb18.sw.epilog35_crit_edge480, %sw.bb18.sw.epilog35_crit_edge481, %sw.bb18.sw.epilog35_crit_edge482, %sw.bb18.sw.epilog35_crit_edge483, %sw.bb18.sw.epilog35_crit_edge484, %sw.bb18.sw.epilog35_crit_edge485, %sw.bb18.sw.epilog35_crit_edge486, %sw.bb18.sw.epilog35_crit_edge487, %sw.bb18.sw.epilog35_crit_edge488, %sw.bb18.sw.epilog35_crit_edge489, %sw.bb18.sw.epilog35_crit_edge490, %sw.bb18.sw.epilog35_crit_edge491, %sw.bb73.i.sw.epilog35_crit_edge, %for.cond61.i.sw.epilog35_crit_edge, %for.cond61.preheader.i.sw.epilog35_crit_edge, %if.then41.i.sw.epilog35_crit_edge, %sw.bb38.i.sw.epilog35_crit_edge, %if.then30.i.sw.epilog35_crit_edge, %sw.bb27.i.sw.epilog35_crit_edge, %for.cond.i.sw.epilog35_crit_edge, %if.then15.i.sw.epilog35_crit_edge, %for.cond.preheader.i.sw.epilog35_crit_edge, %sw.bb7.i.sw.epilog35_crit_edge, %if.then.i.sw.epilog35_crit_edge, %sw.bb2.i.sw.epilog35_crit_edge, %sw.bb15.sw.epilog35_crit_edge, %sw.bb15.sw.epilog35_crit_edge419, %sw.bb15.sw.epilog35_crit_edge420, %sw.bb15.sw.epilog35_crit_edge421, %sw.bb15.sw.epilog35_crit_edge422, %sw.bb15.sw.epilog35_crit_edge423, %sw.bb15.sw.epilog35_crit_edge424, %sw.bb15.sw.epilog35_crit_edge425, %sw.bb15.sw.epilog35_crit_edge426, %sw.bb15.sw.epilog35_crit_edge427, %sw.bb15.sw.epilog35_crit_edge428, %sw.bb15.sw.epilog35_crit_edge429, %sw.bb15.sw.epilog35_crit_edge430, %sw.bb15.sw.epilog35_crit_edge431, %sw.bb15.sw.epilog35_crit_edge432, %sw.bb15.sw.epilog35_crit_edge433, %sw.bb15.sw.epilog35_crit_edge434, %sw.bb15.sw.epilog35_crit_edge435, %sw.bb15.sw.epilog35_crit_edge436, %sw.bb15.sw.epilog35_crit_edge437, %sw.bb15.sw.epilog35_crit_edge438, %sw.bb15.sw.epilog35_crit_edge439, %sw.bb15.sw.epilog35_crit_edge440, %sw.bb15.sw.epilog35_crit_edge441, %sw.bb15.sw.epilog35_crit_edge442, %sw.bb15.sw.epilog35_crit_edge443, %sw.bb15.sw.epilog35_crit_edge444, %sw.bb15.sw.epilog35_crit_edge445, %sw.bb15.sw.epilog35_crit_edge446, %sw.bb15.sw.epilog35_crit_edge447, %sw.bb15.sw.epilog35_crit_edge448, %sw.bb15.sw.epilog35_crit_edge449, %sw.bb15.sw.epilog35_crit_edge450, %sw.bb15.sw.epilog35_crit_edge451, %sw.bb15.sw.epilog35_crit_edge452, %sw.bb15.sw.epilog35_crit_edge453, %sw.bb15.sw.epilog35_crit_edge454, %sw.bb15.sw.epilog35_crit_edge455, %sw.bb15.sw.epilog35_crit_edge456, %sw.bb15.sw.epilog35_crit_edge457, %sw.bb15.sw.epilog35_crit_edge458, %sw.bb15.sw.epilog35_crit_edge459, %sw.bb15.sw.epilog35_crit_edge460, %sw.bb15.sw.epilog35_crit_edge461, %sw.bb15.sw.epilog35_crit_edge462, %if.then.sw.epilog35_crit_edge, %if.then.sw.epilog35_crit_edge409, %if.then.sw.epilog35_crit_edge410, %if.then.sw.epilog35_crit_edge411, %if.then.sw.epilog35_crit_edge412, %if.then.sw.epilog35_crit_edge413, %if.then.sw.epilog35_crit_edge414, %if.then.sw.epilog35_crit_edge415, %if.then.sw.epilog35_crit_edge416, %if.then.sw.epilog35_crit_edge417
  %add27 = add i32 %idx.0, 2
  %add28 = add i32 %add27, %and5
  br label %do.cond56

for.cond.preheader:                               ; preds = %sw.epilog35.thread182, %do.end32, %do.end
  %ret.2180 = phi i32 [ %ret.1.ph, %sw.epilog35.thread182 ], [ -22, %do.end32 ], [ -22, %do.end ]
  %idx.1179 = phi i32 [ %add28185, %sw.epilog35.thread182 ], [ %idx.0, %do.end32 ], [ %idx.0, %do.end ]
  %45 = ptrtoint ptr %length_dw57 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %length_dw57, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %46)
  %cmp166.not = icmp eq i32 %46, 0
  br i1 %cmp166.not, label %for.cond.preheader.do.end59_crit_edge, label %for.cond.preheader.for.body_crit_edge

for.cond.preheader.for.body_crit_edge:            ; preds = %for.cond.preheader
  br label %for.body

for.cond.preheader.do.end59_crit_edge:            ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end59

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.cond.preheader.for.body_crit_edge
  %i.0167 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %for.cond.preheader.for.body_crit_edge ]
  call void @__sanitizer_cov_trace_cmp4(i32 %i.0167, i32 %idx.1179)
  %cmp38 = icmp eq i32 %i.0167, %idx.1179
  %47 = ptrtoint ptr %ptr to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %ptr, align 8
  %.str.16..str.19 = select i1 %cmp38, ptr @.str.16, ptr @.str.19
  %arrayidx44 = getelementptr i32, ptr %48, i32 %i.0167
  %49 = ptrtoint ptr %arrayidx44 to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load i32, ptr %arrayidx44, align 4
  %call45 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull %.str.16..str.19, i32 noundef %50) #18
  %inc = add nuw i32 %i.0167, 1
  %51 = ptrtoint ptr %length_dw57 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %length_dw57, align 4
  %cmp = icmp ult i32 %inc, %52
  br i1 %cmp, label %for.body.for.body_crit_edge, label %for.body.do.end59_crit_edge

for.body.do.end59_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end59

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body

do.cond56:                                        ; preds = %sw.epilog35, %sw.epilog35.thread
  %idx.1156 = phi i32 [ %add, %sw.epilog35.thread ], [ %add28, %sw.epilog35 ]
  %53 = ptrtoint ptr %length_dw57 to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %length_dw57, align 4
  %cmp58 = icmp ult i32 %idx.1156, %54
  br i1 %cmp58, label %do.cond56.do.body_crit_edge, label %do.cond56.do.end59_crit_edge

do.cond56.do.end59_crit_edge:                     ; preds = %do.cond56
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end59

do.cond56.do.body_crit_edge:                      ; preds = %do.cond56
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.body

do.end59:                                         ; preds = %do.cond56.do.end59_crit_edge, %for.body.do.end59_crit_edge, %for.cond.preheader.do.end59_crit_edge
  %ret.2157 = phi i32 [ %ret.2180, %for.cond.preheader.do.end59_crit_edge ], [ %ret.2180, %for.body.do.end59_crit_edge ], [ 0, %do.cond56.do.end59_crit_edge ]
  ret i32 %ret.2157
}

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_err(ptr noundef, ptr noundef, ...) local_unnamed_addr #4

; Function Attrs: cold null_pointer_is_valid
declare dso_local i32 @_printk(ptr noundef, ...) local_unnamed_addr #4

; Function Attrs: argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn writeonly uwtable(sync)
define dso_local i32 @si_vm_init(ptr nocapture noundef writeonly %rdev) local_unnamed_addr #5 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %nvm = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 100, i32 2
  %0 = ptrtoint ptr %nvm to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 16, ptr %nvm, align 4
  %vram_base_offset = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 100, i32 3
  %1 = ptrtoint ptr %vram_base_offset to i32
  call void @__asan_store8_noabort(i32 %1)
  store i64 0, ptr %vram_base_offset, align 8
  ret i32 0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define dso_local void @si_vm_fini(ptr nocapture noundef %rdev) local_unnamed_addr #6 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @si_vm_flush(ptr nocapture noundef readnone %rdev, ptr noundef %ring, i32 noundef %vm_id, i64 noundef %pd_addr) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %count_dw.i = getelementptr inbounds %struct.radeon_ring, ptr %ring, i32 0, i32 11
  %0 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %count_dw.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %1)
  %cmp.i = icmp slt i32 %1, 1
  br i1 %cmp.i, label %if.then.i, label %entry.radeon_ring_write.exit_crit_edge

entry.radeon_ring_write.exit_crit_edge:           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit

radeon_ring_write.exit:                           ; preds = %if.then.i, %entry.radeon_ring_write.exit_crit_edge
  %ring1.i = getelementptr inbounds %struct.radeon_ring, ptr %ring, i32 0, i32 2
  %2 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %ring1.i, align 8
  %wptr.i = getelementptr inbounds %struct.radeon_ring, ptr %ring, i32 0, i32 7
  %4 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %wptr.i, align 4
  %inc.i = add i32 %5, 1
  store i32 %inc.i, ptr %wptr.i, align 4
  %arrayidx.i = getelementptr i32, ptr %3, i32 %5
  %6 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %6)
  store volatile i32 -1073531136, ptr %arrayidx.i, align 4
  %ptr_mask.i = getelementptr inbounds %struct.radeon_ring, ptr %ring, i32 0, i32 16
  %7 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %ptr_mask.i, align 4
  %9 = load i32, ptr %wptr.i, align 4
  %and.i = and i32 %9, %8
  store i32 %and.i, ptr %wptr.i, align 4
  %10 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %count_dw.i, align 4
  %dec.i = add i32 %11, -1
  store i32 %dec.i, ptr %count_dw.i, align 4
  %ring_free_dw.i = getelementptr inbounds %struct.radeon_ring, ptr %ring, i32 0, i32 10
  %12 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i = add i32 %13, -1
  store i32 %dec4.i, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i)
  %cmp.i34 = icmp slt i32 %dec.i, 1
  br i1 %cmp.i34, label %if.then.i35, label %radeon_ring_write.exit.radeon_ring_write.exit45_crit_edge

radeon_ring_write.exit.radeon_ring_write.exit45_crit_edge: ; preds = %radeon_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit45

if.then.i35:                                      ; preds = %radeon_ring_write.exit
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit45

radeon_ring_write.exit45:                         ; preds = %if.then.i35, %radeon_ring_write.exit.radeon_ring_write.exit45_crit_edge
  %14 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %ring1.i, align 8
  %16 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %wptr.i, align 4
  %inc.i38 = add i32 %17, 1
  store i32 %inc.i38, ptr %wptr.i, align 4
  %arrayidx.i39 = getelementptr i32, ptr %15, i32 %17
  %18 = ptrtoint ptr %arrayidx.i39 to i32
  call void @__asan_store4_noabort(i32 %18)
  store volatile i32 1073741824, ptr %arrayidx.i39, align 4
  %19 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %ptr_mask.i, align 4
  %21 = load i32, ptr %wptr.i, align 4
  %and.i41 = and i32 %21, %20
  store i32 %and.i41, ptr %wptr.i, align 4
  %22 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %count_dw.i, align 4
  %dec.i42 = add i32 %23, -1
  store i32 %dec.i42, ptr %count_dw.i, align 4
  %24 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i44 = add i32 %25, -1
  store i32 %dec4.i44, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 8, i32 %vm_id)
  %cmp = icmp ult i32 %vm_id, 8
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %radeon_ring_write.exit45
  %26 = add nuw nsw i32 %vm_id, 1359
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i42)
  %cmp.i47 = icmp slt i32 %dec.i42, 1
  br i1 %cmp.i47, label %if.then.i48, label %if.then.radeon_ring_write.exit58_crit_edge

if.then.radeon_ring_write.exit58_crit_edge:       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit58

if.then.i48:                                      ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit58

radeon_ring_write.exit58:                         ; preds = %if.then.i48, %if.then.radeon_ring_write.exit58_crit_edge
  %27 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %ring1.i, align 8
  %29 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %wptr.i, align 4
  %inc.i51 = add i32 %30, 1
  store i32 %inc.i51, ptr %wptr.i, align 4
  %arrayidx.i52 = getelementptr i32, ptr %28, i32 %30
  %31 = ptrtoint ptr %arrayidx.i52 to i32
  call void @__asan_store4_noabort(i32 %31)
  store volatile i32 %26, ptr %arrayidx.i52, align 4
  br label %if.end

if.else:                                          ; preds = %radeon_ring_write.exit45
  %32 = add i32 %vm_id, 1286
  %shr3 = and i32 %32, 1073741823
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i42)
  %cmp.i60 = icmp slt i32 %dec.i42, 1
  br i1 %cmp.i60, label %if.then.i61, label %if.else.radeon_ring_write.exit71_crit_edge

if.else.radeon_ring_write.exit71_crit_edge:       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit71

if.then.i61:                                      ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit71

radeon_ring_write.exit71:                         ; preds = %if.then.i61, %if.else.radeon_ring_write.exit71_crit_edge
  %33 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %ring1.i, align 8
  %35 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %wptr.i, align 4
  %inc.i64 = add i32 %36, 1
  store i32 %inc.i64, ptr %wptr.i, align 4
  %arrayidx.i65 = getelementptr i32, ptr %34, i32 %36
  %37 = ptrtoint ptr %arrayidx.i65 to i32
  call void @__asan_store4_noabort(i32 %37)
  store volatile i32 %shr3, ptr %arrayidx.i65, align 4
  br label %if.end

if.end:                                           ; preds = %radeon_ring_write.exit71, %radeon_ring_write.exit58
  %38 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %ptr_mask.i, align 4
  %40 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %wptr.i, align 4
  %and.i67 = and i32 %41, %39
  store i32 %and.i67, ptr %wptr.i, align 4
  %42 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %.in = load i32, ptr %count_dw.i, align 4
  %43 = add i32 %.in, -1
  store i32 %43, ptr %count_dw.i, align 4
  %44 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %storemerge.in = load i32, ptr %ring_free_dw.i, align 8
  %storemerge = add i32 %storemerge.in, -1
  store i32 %storemerge, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %43)
  %cmp.i73 = icmp slt i32 %43, 1
  br i1 %cmp.i73, label %if.then.i74, label %if.end.radeon_ring_write.exit84_crit_edge

if.end.radeon_ring_write.exit84_crit_edge:        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit84

if.then.i74:                                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit84

radeon_ring_write.exit84:                         ; preds = %if.then.i74, %if.end.radeon_ring_write.exit84_crit_edge
  %45 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %ring1.i, align 8
  %47 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %wptr.i, align 4
  %inc.i77 = add i32 %48, 1
  store i32 %inc.i77, ptr %wptr.i, align 4
  %arrayidx.i78 = getelementptr i32, ptr %46, i32 %48
  %49 = ptrtoint ptr %arrayidx.i78 to i32
  call void @__asan_store4_noabort(i32 %49)
  store volatile i32 0, ptr %arrayidx.i78, align 4
  %50 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %ptr_mask.i, align 4
  %52 = load i32, ptr %wptr.i, align 4
  %and.i80 = and i32 %52, %51
  store i32 %and.i80, ptr %wptr.i, align 4
  %53 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %count_dw.i, align 4
  %dec.i81 = add i32 %54, -1
  store i32 %dec.i81, ptr %count_dw.i, align 4
  %55 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i83 = add i32 %56, -1
  store i32 %dec4.i83, ptr %ring_free_dw.i, align 8
  %shr4 = lshr i64 %pd_addr, 12
  %conv = trunc i64 %shr4 to i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i81)
  %cmp.i86 = icmp slt i32 %dec.i81, 1
  br i1 %cmp.i86, label %if.then.i87, label %radeon_ring_write.exit84.radeon_ring_write.exit97_crit_edge

radeon_ring_write.exit84.radeon_ring_write.exit97_crit_edge: ; preds = %radeon_ring_write.exit84
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit97

if.then.i87:                                      ; preds = %radeon_ring_write.exit84
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit97

radeon_ring_write.exit97:                         ; preds = %if.then.i87, %radeon_ring_write.exit84.radeon_ring_write.exit97_crit_edge
  %57 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %ring1.i, align 8
  %59 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %wptr.i, align 4
  %inc.i90 = add i32 %60, 1
  store i32 %inc.i90, ptr %wptr.i, align 4
  %arrayidx.i91 = getelementptr i32, ptr %58, i32 %60
  %61 = ptrtoint ptr %arrayidx.i91 to i32
  call void @__asan_store4_noabort(i32 %61)
  store volatile i32 %conv, ptr %arrayidx.i91, align 4
  %62 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %ptr_mask.i, align 4
  %64 = load i32, ptr %wptr.i, align 4
  %and.i93 = and i32 %64, %63
  store i32 %and.i93, ptr %wptr.i, align 4
  %65 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %count_dw.i, align 4
  %dec.i94 = add i32 %66, -1
  store i32 %dec.i94, ptr %count_dw.i, align 4
  %67 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i96 = add i32 %68, -1
  store i32 %dec4.i96, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i94)
  %cmp.i99 = icmp slt i32 %dec.i94, 1
  br i1 %cmp.i99, label %if.then.i100, label %radeon_ring_write.exit97.radeon_ring_write.exit110_crit_edge

radeon_ring_write.exit97.radeon_ring_write.exit110_crit_edge: ; preds = %radeon_ring_write.exit97
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit110

if.then.i100:                                     ; preds = %radeon_ring_write.exit97
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit110

radeon_ring_write.exit110:                        ; preds = %if.then.i100, %radeon_ring_write.exit97.radeon_ring_write.exit110_crit_edge
  %69 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load ptr, ptr %ring1.i, align 8
  %71 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load i32, ptr %wptr.i, align 4
  %inc.i103 = add i32 %72, 1
  store i32 %inc.i103, ptr %wptr.i, align 4
  %arrayidx.i104 = getelementptr i32, ptr %70, i32 %72
  %73 = ptrtoint ptr %arrayidx.i104 to i32
  call void @__asan_store4_noabort(i32 %73)
  store volatile i32 -1073531136, ptr %arrayidx.i104, align 4
  %74 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %ptr_mask.i, align 4
  %76 = load i32, ptr %wptr.i, align 4
  %and.i106 = and i32 %76, %75
  store i32 %and.i106, ptr %wptr.i, align 4
  %77 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %count_dw.i, align 4
  %dec.i107 = add i32 %78, -1
  store i32 %dec.i107, ptr %count_dw.i, align 4
  %79 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i109 = add i32 %80, -1
  store i32 %dec4.i109, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i107)
  %cmp.i112 = icmp slt i32 %dec.i107, 1
  br i1 %cmp.i112, label %if.then.i113, label %radeon_ring_write.exit110.radeon_ring_write.exit123_crit_edge

radeon_ring_write.exit110.radeon_ring_write.exit123_crit_edge: ; preds = %radeon_ring_write.exit110
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit123

if.then.i113:                                     ; preds = %radeon_ring_write.exit110
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit123

radeon_ring_write.exit123:                        ; preds = %if.then.i113, %radeon_ring_write.exit110.radeon_ring_write.exit123_crit_edge
  %81 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %ring1.i, align 8
  %83 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %wptr.i, align 4
  %inc.i116 = add i32 %84, 1
  store i32 %inc.i116, ptr %wptr.i, align 4
  %arrayidx.i117 = getelementptr i32, ptr %82, i32 %84
  %85 = ptrtoint ptr %arrayidx.i117 to i32
  call void @__asan_store4_noabort(i32 %85)
  store volatile i32 1073741824, ptr %arrayidx.i117, align 4
  %86 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load i32, ptr %ptr_mask.i, align 4
  %88 = load i32, ptr %wptr.i, align 4
  %and.i119 = and i32 %88, %87
  store i32 %and.i119, ptr %wptr.i, align 4
  %89 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load i32, ptr %count_dw.i, align 4
  %dec.i120 = add i32 %90, -1
  store i32 %dec.i120, ptr %count_dw.i, align 4
  %91 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i122 = add i32 %92, -1
  store i32 %dec4.i122, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i120)
  %cmp.i125 = icmp slt i32 %dec.i120, 1
  br i1 %cmp.i125, label %if.then.i126, label %radeon_ring_write.exit123.radeon_ring_write.exit136_crit_edge

radeon_ring_write.exit123.radeon_ring_write.exit136_crit_edge: ; preds = %radeon_ring_write.exit123
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit136

if.then.i126:                                     ; preds = %radeon_ring_write.exit123
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit136

radeon_ring_write.exit136:                        ; preds = %if.then.i126, %radeon_ring_write.exit123.radeon_ring_write.exit136_crit_edge
  %93 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load ptr, ptr %ring1.i, align 8
  %95 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load i32, ptr %wptr.i, align 4
  %inc.i129 = add i32 %96, 1
  store i32 %inc.i129, ptr %wptr.i, align 4
  %arrayidx.i130 = getelementptr i32, ptr %94, i32 %96
  %97 = ptrtoint ptr %arrayidx.i130 to i32
  call void @__asan_store4_noabort(i32 %97)
  store volatile i32 5408, ptr %arrayidx.i130, align 4
  %98 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load i32, ptr %ptr_mask.i, align 4
  %100 = load i32, ptr %wptr.i, align 4
  %and.i132 = and i32 %100, %99
  store i32 %and.i132, ptr %wptr.i, align 4
  %101 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load i32, ptr %count_dw.i, align 4
  %dec.i133 = add i32 %102, -1
  store i32 %dec.i133, ptr %count_dw.i, align 4
  %103 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i135 = add i32 %104, -1
  store i32 %dec4.i135, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i133)
  %cmp.i138 = icmp slt i32 %dec.i133, 1
  br i1 %cmp.i138, label %if.then.i139, label %radeon_ring_write.exit136.radeon_ring_write.exit149_crit_edge

radeon_ring_write.exit136.radeon_ring_write.exit149_crit_edge: ; preds = %radeon_ring_write.exit136
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit149

if.then.i139:                                     ; preds = %radeon_ring_write.exit136
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit149

radeon_ring_write.exit149:                        ; preds = %if.then.i139, %radeon_ring_write.exit136.radeon_ring_write.exit149_crit_edge
  %105 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load ptr, ptr %ring1.i, align 8
  %107 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load i32, ptr %wptr.i, align 4
  %inc.i142 = add i32 %108, 1
  store i32 %inc.i142, ptr %wptr.i, align 4
  %arrayidx.i143 = getelementptr i32, ptr %106, i32 %108
  %109 = ptrtoint ptr %arrayidx.i143 to i32
  call void @__asan_store4_noabort(i32 %109)
  store volatile i32 0, ptr %arrayidx.i143, align 4
  %110 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load i32, ptr %ptr_mask.i, align 4
  %112 = load i32, ptr %wptr.i, align 4
  %and.i145 = and i32 %112, %111
  store i32 %and.i145, ptr %wptr.i, align 4
  %113 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load i32, ptr %count_dw.i, align 4
  %dec.i146 = add i32 %114, -1
  store i32 %dec.i146, ptr %count_dw.i, align 4
  %115 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i148 = add i32 %116, -1
  store i32 %dec4.i148, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i146)
  %cmp.i151 = icmp slt i32 %dec.i146, 1
  br i1 %cmp.i151, label %if.then.i152, label %radeon_ring_write.exit149.radeon_ring_write.exit162_crit_edge

radeon_ring_write.exit149.radeon_ring_write.exit162_crit_edge: ; preds = %radeon_ring_write.exit149
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit162

if.then.i152:                                     ; preds = %radeon_ring_write.exit149
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit162

radeon_ring_write.exit162:                        ; preds = %if.then.i152, %radeon_ring_write.exit149.radeon_ring_write.exit162_crit_edge
  %117 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load ptr, ptr %ring1.i, align 8
  %119 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load i32, ptr %wptr.i, align 4
  %inc.i155 = add i32 %120, 1
  store i32 %inc.i155, ptr %wptr.i, align 4
  %arrayidx.i156 = getelementptr i32, ptr %118, i32 %120
  %121 = ptrtoint ptr %arrayidx.i156 to i32
  call void @__asan_store4_noabort(i32 %121)
  store volatile i32 1, ptr %arrayidx.i156, align 4
  %122 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load i32, ptr %ptr_mask.i, align 4
  %124 = load i32, ptr %wptr.i, align 4
  %and.i158 = and i32 %124, %123
  store i32 %and.i158, ptr %wptr.i, align 4
  %125 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %125)
  %126 = load i32, ptr %count_dw.i, align 4
  %dec.i159 = add i32 %126, -1
  store i32 %dec.i159, ptr %count_dw.i, align 4
  %127 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i161 = add i32 %128, -1
  store i32 %dec4.i161, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i159)
  %cmp.i164 = icmp slt i32 %dec.i159, 1
  br i1 %cmp.i164, label %if.then.i165, label %radeon_ring_write.exit162.radeon_ring_write.exit175_crit_edge

radeon_ring_write.exit162.radeon_ring_write.exit175_crit_edge: ; preds = %radeon_ring_write.exit162
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit175

if.then.i165:                                     ; preds = %radeon_ring_write.exit162
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit175

radeon_ring_write.exit175:                        ; preds = %if.then.i165, %radeon_ring_write.exit162.radeon_ring_write.exit175_crit_edge
  %129 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load ptr, ptr %ring1.i, align 8
  %131 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load i32, ptr %wptr.i, align 4
  %inc.i168 = add i32 %132, 1
  store i32 %inc.i168, ptr %wptr.i, align 4
  %arrayidx.i169 = getelementptr i32, ptr %130, i32 %132
  %133 = ptrtoint ptr %arrayidx.i169 to i32
  call void @__asan_store4_noabort(i32 %133)
  store volatile i32 -1073531136, ptr %arrayidx.i169, align 4
  %134 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load i32, ptr %ptr_mask.i, align 4
  %136 = load i32, ptr %wptr.i, align 4
  %and.i171 = and i32 %136, %135
  store i32 %and.i171, ptr %wptr.i, align 4
  %137 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %137)
  %138 = load i32, ptr %count_dw.i, align 4
  %dec.i172 = add i32 %138, -1
  store i32 %dec.i172, ptr %count_dw.i, align 4
  %139 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %139)
  %140 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i174 = add i32 %140, -1
  store i32 %dec4.i174, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i172)
  %cmp.i177 = icmp slt i32 %dec.i172, 1
  br i1 %cmp.i177, label %if.then.i178, label %radeon_ring_write.exit175.radeon_ring_write.exit188_crit_edge

radeon_ring_write.exit175.radeon_ring_write.exit188_crit_edge: ; preds = %radeon_ring_write.exit175
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit188

if.then.i178:                                     ; preds = %radeon_ring_write.exit175
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit188

radeon_ring_write.exit188:                        ; preds = %if.then.i178, %radeon_ring_write.exit175.radeon_ring_write.exit188_crit_edge
  %141 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %141)
  %142 = load ptr, ptr %ring1.i, align 8
  %143 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %143)
  %144 = load i32, ptr %wptr.i, align 4
  %inc.i181 = add i32 %144, 1
  store i32 %inc.i181, ptr %wptr.i, align 4
  %arrayidx.i182 = getelementptr i32, ptr %142, i32 %144
  %145 = ptrtoint ptr %arrayidx.i182 to i32
  call void @__asan_store4_noabort(i32 %145)
  store volatile i32 1073741824, ptr %arrayidx.i182, align 4
  %146 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load i32, ptr %ptr_mask.i, align 4
  %148 = load i32, ptr %wptr.i, align 4
  %and.i184 = and i32 %148, %147
  store i32 %and.i184, ptr %wptr.i, align 4
  %149 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %149)
  %150 = load i32, ptr %count_dw.i, align 4
  %dec.i185 = add i32 %150, -1
  store i32 %dec.i185, ptr %count_dw.i, align 4
  %151 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %151)
  %152 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i187 = add i32 %152, -1
  store i32 %dec4.i187, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i185)
  %cmp.i190 = icmp slt i32 %dec.i185, 1
  br i1 %cmp.i190, label %if.then.i191, label %radeon_ring_write.exit188.radeon_ring_write.exit201_crit_edge

radeon_ring_write.exit188.radeon_ring_write.exit201_crit_edge: ; preds = %radeon_ring_write.exit188
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit201

if.then.i191:                                     ; preds = %radeon_ring_write.exit188
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit201

radeon_ring_write.exit201:                        ; preds = %if.then.i191, %radeon_ring_write.exit188.radeon_ring_write.exit201_crit_edge
  %153 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %153)
  %154 = load ptr, ptr %ring1.i, align 8
  %155 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %155)
  %156 = load i32, ptr %wptr.i, align 4
  %inc.i194 = add i32 %156, 1
  store i32 %inc.i194, ptr %wptr.i, align 4
  %arrayidx.i195 = getelementptr i32, ptr %154, i32 %156
  %157 = ptrtoint ptr %arrayidx.i195 to i32
  call void @__asan_store4_noabort(i32 %157)
  store volatile i32 1310, ptr %arrayidx.i195, align 4
  %158 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load i32, ptr %ptr_mask.i, align 4
  %160 = load i32, ptr %wptr.i, align 4
  %and.i197 = and i32 %160, %159
  store i32 %and.i197, ptr %wptr.i, align 4
  %161 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %161)
  %162 = load i32, ptr %count_dw.i, align 4
  %dec.i198 = add i32 %162, -1
  store i32 %dec.i198, ptr %count_dw.i, align 4
  %163 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %163)
  %164 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i200 = add i32 %164, -1
  store i32 %dec4.i200, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i198)
  %cmp.i203 = icmp slt i32 %dec.i198, 1
  br i1 %cmp.i203, label %if.then.i204, label %radeon_ring_write.exit201.radeon_ring_write.exit214_crit_edge

radeon_ring_write.exit201.radeon_ring_write.exit214_crit_edge: ; preds = %radeon_ring_write.exit201
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit214

if.then.i204:                                     ; preds = %radeon_ring_write.exit201
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit214

radeon_ring_write.exit214:                        ; preds = %if.then.i204, %radeon_ring_write.exit201.radeon_ring_write.exit214_crit_edge
  %165 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %165)
  %166 = load ptr, ptr %ring1.i, align 8
  %167 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %167)
  %168 = load i32, ptr %wptr.i, align 4
  %inc.i207 = add i32 %168, 1
  store i32 %inc.i207, ptr %wptr.i, align 4
  %arrayidx.i208 = getelementptr i32, ptr %166, i32 %168
  %169 = ptrtoint ptr %arrayidx.i208 to i32
  call void @__asan_store4_noabort(i32 %169)
  store volatile i32 0, ptr %arrayidx.i208, align 4
  %170 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load i32, ptr %ptr_mask.i, align 4
  %172 = load i32, ptr %wptr.i, align 4
  %and.i210 = and i32 %172, %171
  store i32 %and.i210, ptr %wptr.i, align 4
  %173 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %173)
  %174 = load i32, ptr %count_dw.i, align 4
  %dec.i211 = add i32 %174, -1
  store i32 %dec.i211, ptr %count_dw.i, align 4
  %175 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %175)
  %176 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i213 = add i32 %176, -1
  store i32 %dec4.i213, ptr %ring_free_dw.i, align 8
  %shl5 = shl nuw i32 1, %vm_id
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i211)
  %cmp.i216 = icmp slt i32 %dec.i211, 1
  br i1 %cmp.i216, label %if.then.i217, label %radeon_ring_write.exit214.radeon_ring_write.exit227_crit_edge

radeon_ring_write.exit214.radeon_ring_write.exit227_crit_edge: ; preds = %radeon_ring_write.exit214
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit227

if.then.i217:                                     ; preds = %radeon_ring_write.exit214
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit227

radeon_ring_write.exit227:                        ; preds = %if.then.i217, %radeon_ring_write.exit214.radeon_ring_write.exit227_crit_edge
  %177 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %177)
  %178 = load ptr, ptr %ring1.i, align 8
  %179 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %179)
  %180 = load i32, ptr %wptr.i, align 4
  %inc.i220 = add i32 %180, 1
  store i32 %inc.i220, ptr %wptr.i, align 4
  %arrayidx.i221 = getelementptr i32, ptr %178, i32 %180
  %181 = ptrtoint ptr %arrayidx.i221 to i32
  call void @__asan_store4_noabort(i32 %181)
  store volatile i32 %shl5, ptr %arrayidx.i221, align 4
  %182 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load i32, ptr %ptr_mask.i, align 4
  %184 = load i32, ptr %wptr.i, align 4
  %and.i223 = and i32 %184, %183
  store i32 %and.i223, ptr %wptr.i, align 4
  %185 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %185)
  %186 = load i32, ptr %count_dw.i, align 4
  %dec.i224 = add i32 %186, -1
  store i32 %dec.i224, ptr %count_dw.i, align 4
  %187 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %187)
  %188 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i226 = add i32 %188, -1
  store i32 %dec4.i226, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i224)
  %cmp.i229 = icmp slt i32 %dec.i224, 1
  br i1 %cmp.i229, label %if.then.i230, label %radeon_ring_write.exit227.radeon_ring_write.exit240_crit_edge

radeon_ring_write.exit227.radeon_ring_write.exit240_crit_edge: ; preds = %radeon_ring_write.exit227
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit240

if.then.i230:                                     ; preds = %radeon_ring_write.exit227
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit240

radeon_ring_write.exit240:                        ; preds = %if.then.i230, %radeon_ring_write.exit227.radeon_ring_write.exit240_crit_edge
  %189 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %189)
  %190 = load ptr, ptr %ring1.i, align 8
  %191 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %191)
  %192 = load i32, ptr %wptr.i, align 4
  %inc.i233 = add i32 %192, 1
  store i32 %inc.i233, ptr %wptr.i, align 4
  %arrayidx.i234 = getelementptr i32, ptr %190, i32 %192
  %193 = ptrtoint ptr %arrayidx.i234 to i32
  call void @__asan_store4_noabort(i32 %193)
  store volatile i32 -1073398784, ptr %arrayidx.i234, align 4
  %194 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load i32, ptr %ptr_mask.i, align 4
  %196 = load i32, ptr %wptr.i, align 4
  %and.i236 = and i32 %196, %195
  store i32 %and.i236, ptr %wptr.i, align 4
  %197 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %197)
  %198 = load i32, ptr %count_dw.i, align 4
  %dec.i237 = add i32 %198, -1
  store i32 %dec.i237, ptr %count_dw.i, align 4
  %199 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %199)
  %200 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i239 = add i32 %200, -1
  store i32 %dec4.i239, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i237)
  %cmp.i242 = icmp slt i32 %dec.i237, 1
  br i1 %cmp.i242, label %if.then.i243, label %radeon_ring_write.exit240.radeon_ring_write.exit253_crit_edge

radeon_ring_write.exit240.radeon_ring_write.exit253_crit_edge: ; preds = %radeon_ring_write.exit240
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit253

if.then.i243:                                     ; preds = %radeon_ring_write.exit240
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit253

radeon_ring_write.exit253:                        ; preds = %if.then.i243, %radeon_ring_write.exit240.radeon_ring_write.exit253_crit_edge
  %201 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %201)
  %202 = load ptr, ptr %ring1.i, align 8
  %203 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %203)
  %204 = load i32, ptr %wptr.i, align 4
  %inc.i246 = add i32 %204, 1
  store i32 %inc.i246, ptr %wptr.i, align 4
  %arrayidx.i247 = getelementptr i32, ptr %202, i32 %204
  %205 = ptrtoint ptr %arrayidx.i247 to i32
  call void @__asan_store4_noabort(i32 %205)
  store volatile i32 0, ptr %arrayidx.i247, align 4
  %206 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %206)
  %207 = load i32, ptr %ptr_mask.i, align 4
  %208 = load i32, ptr %wptr.i, align 4
  %and.i249 = and i32 %208, %207
  store i32 %and.i249, ptr %wptr.i, align 4
  %209 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %209)
  %210 = load i32, ptr %count_dw.i, align 4
  %dec.i250 = add i32 %210, -1
  store i32 %dec.i250, ptr %count_dw.i, align 4
  %211 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %211)
  %212 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i252 = add i32 %212, -1
  store i32 %dec4.i252, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i250)
  %cmp.i255 = icmp slt i32 %dec.i250, 1
  br i1 %cmp.i255, label %if.then.i256, label %radeon_ring_write.exit253.radeon_ring_write.exit266_crit_edge

radeon_ring_write.exit253.radeon_ring_write.exit266_crit_edge: ; preds = %radeon_ring_write.exit253
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit266

if.then.i256:                                     ; preds = %radeon_ring_write.exit253
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit266

radeon_ring_write.exit266:                        ; preds = %if.then.i256, %radeon_ring_write.exit253.radeon_ring_write.exit266_crit_edge
  %213 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %213)
  %214 = load ptr, ptr %ring1.i, align 8
  %215 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %215)
  %216 = load i32, ptr %wptr.i, align 4
  %inc.i259 = add i32 %216, 1
  store i32 %inc.i259, ptr %wptr.i, align 4
  %arrayidx.i260 = getelementptr i32, ptr %214, i32 %216
  %217 = ptrtoint ptr %arrayidx.i260 to i32
  call void @__asan_store4_noabort(i32 %217)
  store volatile i32 1310, ptr %arrayidx.i260, align 4
  %218 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %218)
  %219 = load i32, ptr %ptr_mask.i, align 4
  %220 = load i32, ptr %wptr.i, align 4
  %and.i262 = and i32 %220, %219
  store i32 %and.i262, ptr %wptr.i, align 4
  %221 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %221)
  %222 = load i32, ptr %count_dw.i, align 4
  %dec.i263 = add i32 %222, -1
  store i32 %dec.i263, ptr %count_dw.i, align 4
  %223 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %223)
  %224 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i265 = add i32 %224, -1
  store i32 %dec4.i265, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i263)
  %cmp.i268 = icmp slt i32 %dec.i263, 1
  br i1 %cmp.i268, label %if.then.i269, label %radeon_ring_write.exit266.radeon_ring_write.exit279_crit_edge

radeon_ring_write.exit266.radeon_ring_write.exit279_crit_edge: ; preds = %radeon_ring_write.exit266
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit279

if.then.i269:                                     ; preds = %radeon_ring_write.exit266
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit279

radeon_ring_write.exit279:                        ; preds = %if.then.i269, %radeon_ring_write.exit266.radeon_ring_write.exit279_crit_edge
  %225 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %225)
  %226 = load ptr, ptr %ring1.i, align 8
  %227 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %227)
  %228 = load i32, ptr %wptr.i, align 4
  %inc.i272 = add i32 %228, 1
  store i32 %inc.i272, ptr %wptr.i, align 4
  %arrayidx.i273 = getelementptr i32, ptr %226, i32 %228
  %229 = ptrtoint ptr %arrayidx.i273 to i32
  call void @__asan_store4_noabort(i32 %229)
  store volatile i32 0, ptr %arrayidx.i273, align 4
  %230 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %230)
  %231 = load i32, ptr %ptr_mask.i, align 4
  %232 = load i32, ptr %wptr.i, align 4
  %and.i275 = and i32 %232, %231
  store i32 %and.i275, ptr %wptr.i, align 4
  %233 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %233)
  %234 = load i32, ptr %count_dw.i, align 4
  %dec.i276 = add i32 %234, -1
  store i32 %dec.i276, ptr %count_dw.i, align 4
  %235 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %235)
  %236 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i278 = add i32 %236, -1
  store i32 %dec4.i278, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i276)
  %cmp.i281 = icmp slt i32 %dec.i276, 1
  br i1 %cmp.i281, label %if.then.i282, label %radeon_ring_write.exit279.radeon_ring_write.exit292_crit_edge

radeon_ring_write.exit279.radeon_ring_write.exit292_crit_edge: ; preds = %radeon_ring_write.exit279
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit292

if.then.i282:                                     ; preds = %radeon_ring_write.exit279
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit292

radeon_ring_write.exit292:                        ; preds = %if.then.i282, %radeon_ring_write.exit279.radeon_ring_write.exit292_crit_edge
  %237 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %237)
  %238 = load ptr, ptr %ring1.i, align 8
  %239 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %239)
  %240 = load i32, ptr %wptr.i, align 4
  %inc.i285 = add i32 %240, 1
  store i32 %inc.i285, ptr %wptr.i, align 4
  %arrayidx.i286 = getelementptr i32, ptr %238, i32 %240
  %241 = ptrtoint ptr %arrayidx.i286 to i32
  call void @__asan_store4_noabort(i32 %241)
  store volatile i32 0, ptr %arrayidx.i286, align 4
  %242 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %242)
  %243 = load i32, ptr %ptr_mask.i, align 4
  %244 = load i32, ptr %wptr.i, align 4
  %and.i288 = and i32 %244, %243
  store i32 %and.i288, ptr %wptr.i, align 4
  %245 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %245)
  %246 = load i32, ptr %count_dw.i, align 4
  %dec.i289 = add i32 %246, -1
  store i32 %dec.i289, ptr %count_dw.i, align 4
  %247 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %247)
  %248 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i291 = add i32 %248, -1
  store i32 %dec4.i291, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i289)
  %cmp.i294 = icmp slt i32 %dec.i289, 1
  br i1 %cmp.i294, label %if.then.i295, label %radeon_ring_write.exit292.radeon_ring_write.exit305_crit_edge

radeon_ring_write.exit292.radeon_ring_write.exit305_crit_edge: ; preds = %radeon_ring_write.exit292
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit305

if.then.i295:                                     ; preds = %radeon_ring_write.exit292
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit305

radeon_ring_write.exit305:                        ; preds = %if.then.i295, %radeon_ring_write.exit292.radeon_ring_write.exit305_crit_edge
  %249 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %249)
  %250 = load ptr, ptr %ring1.i, align 8
  %251 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %251)
  %252 = load i32, ptr %wptr.i, align 4
  %inc.i298 = add i32 %252, 1
  store i32 %inc.i298, ptr %wptr.i, align 4
  %arrayidx.i299 = getelementptr i32, ptr %250, i32 %252
  %253 = ptrtoint ptr %arrayidx.i299 to i32
  call void @__asan_store4_noabort(i32 %253)
  store volatile i32 0, ptr %arrayidx.i299, align 4
  %254 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %254)
  %255 = load i32, ptr %ptr_mask.i, align 4
  %256 = load i32, ptr %wptr.i, align 4
  %and.i301 = and i32 %256, %255
  store i32 %and.i301, ptr %wptr.i, align 4
  %257 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %257)
  %258 = load i32, ptr %count_dw.i, align 4
  %dec.i302 = add i32 %258, -1
  store i32 %dec.i302, ptr %count_dw.i, align 4
  %259 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %259)
  %260 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i304 = add i32 %260, -1
  store i32 %dec4.i304, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i302)
  %cmp.i307 = icmp slt i32 %dec.i302, 1
  br i1 %cmp.i307, label %if.then.i308, label %radeon_ring_write.exit305.radeon_ring_write.exit318_crit_edge

radeon_ring_write.exit305.radeon_ring_write.exit318_crit_edge: ; preds = %radeon_ring_write.exit305
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit318

if.then.i308:                                     ; preds = %radeon_ring_write.exit305
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit318

radeon_ring_write.exit318:                        ; preds = %if.then.i308, %radeon_ring_write.exit305.radeon_ring_write.exit318_crit_edge
  %261 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %261)
  %262 = load ptr, ptr %ring1.i, align 8
  %263 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %263)
  %264 = load i32, ptr %wptr.i, align 4
  %inc.i311 = add i32 %264, 1
  store i32 %inc.i311, ptr %wptr.i, align 4
  %arrayidx.i312 = getelementptr i32, ptr %262, i32 %264
  %265 = ptrtoint ptr %arrayidx.i312 to i32
  call void @__asan_store4_noabort(i32 %265)
  store volatile i32 32, ptr %arrayidx.i312, align 4
  %266 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %266)
  %267 = load i32, ptr %ptr_mask.i, align 4
  %268 = load i32, ptr %wptr.i, align 4
  %and.i314 = and i32 %268, %267
  store i32 %and.i314, ptr %wptr.i, align 4
  %269 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %269)
  %270 = load i32, ptr %count_dw.i, align 4
  %dec.i315 = add i32 %270, -1
  store i32 %dec.i315, ptr %count_dw.i, align 4
  %271 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %271)
  %272 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i317 = add i32 %272, -1
  store i32 %dec4.i317, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i315)
  %cmp.i320 = icmp slt i32 %dec.i315, 1
  br i1 %cmp.i320, label %if.then.i321, label %radeon_ring_write.exit318.radeon_ring_write.exit331_crit_edge

radeon_ring_write.exit318.radeon_ring_write.exit331_crit_edge: ; preds = %radeon_ring_write.exit318
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit331

if.then.i321:                                     ; preds = %radeon_ring_write.exit318
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit331

radeon_ring_write.exit331:                        ; preds = %if.then.i321, %radeon_ring_write.exit318.radeon_ring_write.exit331_crit_edge
  %273 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %273)
  %274 = load ptr, ptr %ring1.i, align 8
  %275 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %275)
  %276 = load i32, ptr %wptr.i, align 4
  %inc.i324 = add i32 %276, 1
  store i32 %inc.i324, ptr %wptr.i, align 4
  %arrayidx.i325 = getelementptr i32, ptr %274, i32 %276
  %277 = ptrtoint ptr %arrayidx.i325 to i32
  call void @__asan_store4_noabort(i32 %277)
  store volatile i32 -1073724928, ptr %arrayidx.i325, align 4
  %278 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %278)
  %279 = load i32, ptr %ptr_mask.i, align 4
  %280 = load i32, ptr %wptr.i, align 4
  %and.i327 = and i32 %280, %279
  store i32 %and.i327, ptr %wptr.i, align 4
  %281 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %281)
  %282 = load i32, ptr %count_dw.i, align 4
  %dec.i328 = add i32 %282, -1
  store i32 %dec.i328, ptr %count_dw.i, align 4
  %283 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %283)
  %284 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i330 = add i32 %284, -1
  store i32 %dec4.i330, ptr %ring_free_dw.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i328)
  %cmp.i333 = icmp slt i32 %dec.i328, 1
  br i1 %cmp.i333, label %if.then.i334, label %radeon_ring_write.exit331.radeon_ring_write.exit344_crit_edge

radeon_ring_write.exit331.radeon_ring_write.exit344_crit_edge: ; preds = %radeon_ring_write.exit331
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit344

if.then.i334:                                     ; preds = %radeon_ring_write.exit331
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit344

radeon_ring_write.exit344:                        ; preds = %if.then.i334, %radeon_ring_write.exit331.radeon_ring_write.exit344_crit_edge
  %285 = ptrtoint ptr %ring1.i to i32
  call void @__asan_load4_noabort(i32 %285)
  %286 = load ptr, ptr %ring1.i, align 8
  %287 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load4_noabort(i32 %287)
  %288 = load i32, ptr %wptr.i, align 4
  %inc.i337 = add i32 %288, 1
  store i32 %inc.i337, ptr %wptr.i, align 4
  %arrayidx.i338 = getelementptr i32, ptr %286, i32 %288
  %289 = ptrtoint ptr %arrayidx.i338 to i32
  call void @__asan_store4_noabort(i32 %289)
  store volatile i32 0, ptr %arrayidx.i338, align 4
  %290 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %290)
  %291 = load i32, ptr %ptr_mask.i, align 4
  %292 = load i32, ptr %wptr.i, align 4
  %and.i340 = and i32 %292, %291
  store i32 %and.i340, ptr %wptr.i, align 4
  %293 = ptrtoint ptr %count_dw.i to i32
  call void @__asan_load4_noabort(i32 %293)
  %294 = load i32, ptr %count_dw.i, align 4
  %dec.i341 = add i32 %294, -1
  store i32 %dec.i341, ptr %count_dw.i, align 4
  %295 = ptrtoint ptr %ring_free_dw.i to i32
  call void @__asan_load4_noabort(i32 %295)
  %296 = load i32, ptr %ring_free_dw.i, align 8
  %dec4.i343 = add i32 %296, -1
  store i32 %dec4.i343, ptr %ring_free_dw.i, align 8
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @si_init_uvd_internal_cg(ptr noundef %rdev) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %rmmio.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %0 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %1, i32 62640
  %2 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %3 = and i32 %2, 33554560
  %4 = or i32 %3, 100269951
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %5 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i4.i = getelementptr i8, ptr %6, i32 62640
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i4.i, i32 %4) #14, !srcloc !678
  tail call void @r600_uvd_ctx_wreg(ptr noundef %rdev, i32 noundef 193, i32 noundef 0) #14
  ret void
}

; Function Attrs: nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong uwtable(sync)
define dso_local i32 @si_get_csb_size(ptr nocapture noundef readonly %rdev) local_unnamed_addr #7 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %cs_data = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 86, i32 8
  %0 = ptrtoint ptr %cs_data to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %cs_data, align 4
  %cmp = icmp eq ptr %1, null
  br i1 %cmp, label %entry.cleanup_crit_edge, label %for.cond.preheader

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.cond.preheader:                               ; preds = %entry
  %2 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %1, align 4
  %cmp4.not40 = icmp eq ptr %3, null
  br i1 %cmp4.not40, label %for.cond.preheader.for.end16_crit_edge, label %for.cond.preheader.for.cond6.preheader_crit_edge

for.cond.preheader.for.cond6.preheader_crit_edge: ; preds = %for.cond.preheader
  br label %for.cond6.preheader

for.cond.preheader.for.end16_crit_edge:           ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end16

for.cond6.preheader:                              ; preds = %for.inc14.for.cond6.preheader_crit_edge, %for.cond.preheader.for.cond6.preheader_crit_edge
  %4 = phi ptr [ %14, %for.inc14.for.cond6.preheader_crit_edge ], [ %3, %for.cond.preheader.for.cond6.preheader_crit_edge ]
  %sect.042 = phi ptr [ %incdec.ptr15, %for.inc14.for.cond6.preheader_crit_edge ], [ %1, %for.cond.preheader.for.cond6.preheader_crit_edge ]
  %count.041 = phi i32 [ %count.1.lcssa, %for.inc14.for.cond6.preheader_crit_edge ], [ 5, %for.cond.preheader.for.cond6.preheader_crit_edge ]
  %5 = ptrtoint ptr %4 to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %4, align 4
  %cmp7.not37 = icmp eq ptr %6, null
  br i1 %cmp7.not37, label %for.cond6.preheader.for.inc14_crit_edge, label %for.body8.lr.ph

for.cond6.preheader.for.inc14_crit_edge:          ; preds = %for.cond6.preheader
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc14

for.body8.lr.ph:                                  ; preds = %for.cond6.preheader
  %id = getelementptr inbounds %struct.cs_section_def, ptr %sect.042, i32 0, i32 1
  %7 = ptrtoint ptr %id to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %id, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %8)
  %cmp9 = icmp eq i32 %8, 1
  br i1 %cmp9, label %for.body8.lr.ph.for.body8_crit_edge, label %for.body8.lr.ph.cleanup_crit_edge

for.body8.lr.ph.cleanup_crit_edge:                ; preds = %for.body8.lr.ph
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.body8.lr.ph.for.body8_crit_edge:              ; preds = %for.body8.lr.ph
  br label %for.body8

for.body8:                                        ; preds = %for.body8.for.body8_crit_edge, %for.body8.lr.ph.for.body8_crit_edge
  %ext.039 = phi ptr [ %incdec.ptr, %for.body8.for.body8_crit_edge ], [ %4, %for.body8.lr.ph.for.body8_crit_edge ]
  %count.138 = phi i32 [ %add12, %for.body8.for.body8_crit_edge ], [ %count.041, %for.body8.lr.ph.for.body8_crit_edge ]
  %reg_count = getelementptr inbounds %struct.cs_extent_def, ptr %ext.039, i32 0, i32 2
  %9 = ptrtoint ptr %reg_count to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %reg_count, align 4
  %add11 = add i32 %count.138, 2
  %add12 = add i32 %add11, %10
  %incdec.ptr = getelementptr %struct.cs_extent_def, ptr %ext.039, i32 1
  %11 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %incdec.ptr, align 4
  %cmp7.not = icmp eq ptr %12, null
  br i1 %cmp7.not, label %for.body8.for.inc14_crit_edge, label %for.body8.for.body8_crit_edge

for.body8.for.body8_crit_edge:                    ; preds = %for.body8
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body8

for.body8.for.inc14_crit_edge:                    ; preds = %for.body8
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc14

for.inc14:                                        ; preds = %for.body8.for.inc14_crit_edge, %for.cond6.preheader.for.inc14_crit_edge
  %count.1.lcssa = phi i32 [ %count.041, %for.cond6.preheader.for.inc14_crit_edge ], [ %add12, %for.body8.for.inc14_crit_edge ]
  %incdec.ptr15 = getelementptr %struct.cs_section_def, ptr %sect.042, i32 1
  %13 = ptrtoint ptr %incdec.ptr15 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %incdec.ptr15, align 4
  %cmp4.not = icmp eq ptr %14, null
  br i1 %cmp4.not, label %for.inc14.for.end16_crit_edge, label %for.inc14.for.cond6.preheader_crit_edge

for.inc14.for.cond6.preheader_crit_edge:          ; preds = %for.inc14
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.cond6.preheader

for.inc14.for.end16_crit_edge:                    ; preds = %for.inc14
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end16

for.end16:                                        ; preds = %for.inc14.for.end16_crit_edge, %for.cond.preheader.for.end16_crit_edge
  %count.0.lcssa = phi i32 [ 5, %for.cond.preheader.for.end16_crit_edge ], [ %count.1.lcssa, %for.inc14.for.end16_crit_edge ]
  %add19 = add i32 %count.0.lcssa, 7
  br label %cleanup

cleanup:                                          ; preds = %for.end16, %for.body8.lr.ph.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %add19, %for.end16 ], [ 0, %entry.cleanup_crit_edge ], [ 0, %for.body8.lr.ph.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nofree nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @si_get_csb_buffer(ptr nocapture noundef readonly %rdev, ptr noundef %buffer) local_unnamed_addr #8 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %cs_data = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 86, i32 8
  %0 = ptrtoint ptr %cs_data to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %cs_data, align 4
  %cmp = icmp eq ptr %1, null
  %cmp1 = icmp eq ptr %buffer, null
  %or.cond = or i1 %cmp1, %cmp
  br i1 %or.cond, label %entry.cleanup_crit_edge, label %if.end3

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end3:                                          ; preds = %entry
  %2 = ptrtoint ptr %buffer to i32
  call void @__asan_store4_noabort(i32 %2)
  store volatile i32 4849856, ptr %buffer, align 4
  %arrayidx5 = getelementptr i32, ptr %buffer, i32 1
  %3 = ptrtoint ptr %arrayidx5 to i32
  call void @__asan_store4_noabort(i32 %3)
  store volatile i32 32, ptr %arrayidx5, align 4
  %arrayidx7 = getelementptr i32, ptr %buffer, i32 2
  %4 = ptrtoint ptr %arrayidx7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store volatile i32 2621888, ptr %arrayidx7, align 4
  %arrayidx9 = getelementptr i32, ptr %buffer, i32 3
  %5 = ptrtoint ptr %arrayidx9 to i32
  call void @__asan_store4_noabort(i32 %5)
  store volatile i32 128, ptr %arrayidx9, align 4
  %arrayidx11 = getelementptr i32, ptr %buffer, i32 4
  %6 = ptrtoint ptr %arrayidx11 to i32
  call void @__asan_store4_noabort(i32 %6)
  store volatile i32 128, ptr %arrayidx11, align 4
  %7 = ptrtoint ptr %cs_data to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %cs_data, align 4
  %9 = ptrtoint ptr %8 to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %8, align 4
  %cmp14.not127 = icmp eq ptr %10, null
  br i1 %cmp14.not127, label %if.end3.for.end39_crit_edge, label %if.end3.for.cond16.preheader_crit_edge

if.end3.for.cond16.preheader_crit_edge:           ; preds = %if.end3
  br label %for.cond16.preheader

if.end3.for.end39_crit_edge:                      ; preds = %if.end3
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end39

for.cond16.preheader:                             ; preds = %for.inc37.for.cond16.preheader_crit_edge, %if.end3.for.cond16.preheader_crit_edge
  %11 = phi ptr [ %37, %for.inc37.for.cond16.preheader_crit_edge ], [ %10, %if.end3.for.cond16.preheader_crit_edge ]
  %sect.0129 = phi ptr [ %incdec.ptr38, %for.inc37.for.cond16.preheader_crit_edge ], [ %8, %if.end3.for.cond16.preheader_crit_edge ]
  %count.0128 = phi i32 [ %count.1.lcssa, %for.inc37.for.cond16.preheader_crit_edge ], [ 5, %if.end3.for.cond16.preheader_crit_edge ]
  %12 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %11, align 4
  %cmp17.not122 = icmp eq ptr %13, null
  br i1 %cmp17.not122, label %for.cond16.preheader.for.inc37_crit_edge, label %for.body18.lr.ph

for.cond16.preheader.for.inc37_crit_edge:         ; preds = %for.cond16.preheader
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc37

for.body18.lr.ph:                                 ; preds = %for.cond16.preheader
  %id = getelementptr inbounds %struct.cs_section_def, ptr %sect.0129, i32 0, i32 1
  br label %for.body18

for.body18:                                       ; preds = %for.inc35.for.body18_crit_edge, %for.body18.lr.ph
  %ext.0124 = phi ptr [ %11, %for.body18.lr.ph ], [ %incdec.ptr, %for.inc35.for.body18_crit_edge ]
  %count.1123 = phi i32 [ %count.0128, %for.body18.lr.ph ], [ %count.2.lcssa, %for.inc35.for.body18_crit_edge ]
  %14 = ptrtoint ptr %id to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %id, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %15)
  %cmp19 = icmp eq i32 %15, 1
  br i1 %cmp19, label %if.then20, label %for.body18.cleanup_crit_edge

for.body18.cleanup_crit_edge:                     ; preds = %for.body18
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then20:                                        ; preds = %for.body18
  %reg_count = getelementptr inbounds %struct.cs_extent_def, ptr %ext.0124, i32 0, i32 2
  %16 = ptrtoint ptr %reg_count to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %reg_count, align 4
  %and = shl i32 %17, 16
  %or = or i32 %and, -1073714944
  %18 = tail call i32 @llvm.bswap.i32(i32 %or)
  %inc21 = add i32 %count.1123, 1
  %arrayidx22 = getelementptr i32, ptr %buffer, i32 %count.1123
  %19 = ptrtoint ptr %arrayidx22 to i32
  call void @__asan_store4_noabort(i32 %19)
  store volatile i32 %18, ptr %arrayidx22, align 4
  %reg_index = getelementptr inbounds %struct.cs_extent_def, ptr %ext.0124, i32 0, i32 1
  %20 = ptrtoint ptr %reg_index to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %reg_index, align 4
  %sub = add i32 %21, -40960
  %22 = tail call i32 @llvm.bswap.i32(i32 %sub)
  %inc23 = add i32 %count.1123, 2
  %arrayidx24 = getelementptr i32, ptr %buffer, i32 %inc21
  %23 = ptrtoint ptr %arrayidx24 to i32
  call void @__asan_store4_noabort(i32 %23)
  store volatile i32 %22, ptr %arrayidx24, align 4
  %24 = ptrtoint ptr %reg_count to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %reg_count, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %25)
  %cmp27119.not = icmp eq i32 %25, 0
  br i1 %cmp27119.not, label %if.then20.for.inc35_crit_edge, label %if.then20.for.body28_crit_edge

if.then20.for.body28_crit_edge:                   ; preds = %if.then20
  br label %for.body28

if.then20.for.inc35_crit_edge:                    ; preds = %if.then20
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc35

for.body28:                                       ; preds = %for.body28.for.body28_crit_edge, %if.then20.for.body28_crit_edge
  %i.0121 = phi i32 [ %inc33, %for.body28.for.body28_crit_edge ], [ 0, %if.then20.for.body28_crit_edge ]
  %count.2120 = phi i32 [ %inc31, %for.body28.for.body28_crit_edge ], [ %inc23, %if.then20.for.body28_crit_edge ]
  %26 = ptrtoint ptr %ext.0124 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %ext.0124, align 4
  %arrayidx30 = getelementptr i32, ptr %27, i32 %i.0121
  %28 = ptrtoint ptr %arrayidx30 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %arrayidx30, align 4
  %30 = tail call i32 @llvm.bswap.i32(i32 %29)
  %inc31 = add i32 %count.2120, 1
  %arrayidx32 = getelementptr i32, ptr %buffer, i32 %count.2120
  %31 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_store4_noabort(i32 %31)
  store volatile i32 %30, ptr %arrayidx32, align 4
  %inc33 = add nuw i32 %i.0121, 1
  %32 = ptrtoint ptr %reg_count to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %reg_count, align 4
  %cmp27 = icmp ult i32 %inc33, %33
  br i1 %cmp27, label %for.body28.for.body28_crit_edge, label %for.body28.for.inc35_crit_edge

for.body28.for.inc35_crit_edge:                   ; preds = %for.body28
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc35

for.body28.for.body28_crit_edge:                  ; preds = %for.body28
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body28

for.inc35:                                        ; preds = %for.body28.for.inc35_crit_edge, %if.then20.for.inc35_crit_edge
  %count.2.lcssa = phi i32 [ %inc23, %if.then20.for.inc35_crit_edge ], [ %inc31, %for.body28.for.inc35_crit_edge ]
  %incdec.ptr = getelementptr %struct.cs_extent_def, ptr %ext.0124, i32 1
  %34 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %incdec.ptr, align 4
  %cmp17.not = icmp eq ptr %35, null
  br i1 %cmp17.not, label %for.inc35.for.inc37_crit_edge, label %for.inc35.for.body18_crit_edge

for.inc35.for.body18_crit_edge:                   ; preds = %for.inc35
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body18

for.inc35.for.inc37_crit_edge:                    ; preds = %for.inc35
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc37

for.inc37:                                        ; preds = %for.inc35.for.inc37_crit_edge, %for.cond16.preheader.for.inc37_crit_edge
  %count.1.lcssa = phi i32 [ %count.0128, %for.cond16.preheader.for.inc37_crit_edge ], [ %count.2.lcssa, %for.inc35.for.inc37_crit_edge ]
  %incdec.ptr38 = getelementptr %struct.cs_section_def, ptr %sect.0129, i32 1
  %36 = ptrtoint ptr %incdec.ptr38 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %incdec.ptr38, align 4
  %cmp14.not = icmp eq ptr %37, null
  br i1 %cmp14.not, label %for.inc37.for.end39_crit_edge, label %for.inc37.for.cond16.preheader_crit_edge

for.inc37.for.cond16.preheader_crit_edge:         ; preds = %for.inc37
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.cond16.preheader

for.inc37.for.end39_crit_edge:                    ; preds = %for.inc37
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end39

for.end39:                                        ; preds = %for.inc37.for.end39_crit_edge, %if.end3.for.end39_crit_edge
  %count.0.lcssa = phi i32 [ 5, %if.end3.for.end39_crit_edge ], [ %count.1.lcssa, %for.inc37.for.end39_crit_edge ]
  %inc40 = add i32 %count.0.lcssa, 1
  %arrayidx41 = getelementptr i32, ptr %buffer, i32 %count.0.lcssa
  %38 = ptrtoint ptr %arrayidx41 to i32
  call void @__asan_store4_noabort(i32 %38)
  store volatile i32 6881728, ptr %arrayidx41, align 4
  %inc42 = add i32 %count.0.lcssa, 2
  %arrayidx43 = getelementptr i32, ptr %buffer, i32 %inc40
  %39 = ptrtoint ptr %arrayidx43 to i32
  call void @__asan_store4_noabort(i32 %39)
  store volatile i32 1342373888, ptr %arrayidx43, align 4
  %family = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 6
  %40 = ptrtoint ptr %family to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %family, align 4
  %switch.tableidx = add i32 %41, -52
  call void @__sanitizer_cov_trace_const_cmp4(i32 5, i32 %switch.tableidx)
  %42 = icmp ult i32 %switch.tableidx, 5
  br i1 %42, label %switch.lookup, label %for.end39.sw.epilog_crit_edge

for.end39.sw.epilog_crit_edge:                    ; preds = %for.end39
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog

switch.lookup:                                    ; preds = %for.end39
  call void @__sanitizer_cov_trace_pc() #16
  %switch.gep = getelementptr inbounds [5 x i32], ptr @switch.table.si_get_csb_buffer, i32 0, i32 %switch.tableidx
  %43 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %43)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %sw.epilog

sw.epilog:                                        ; preds = %switch.lookup, %for.end39.sw.epilog_crit_edge
  %.sink = phi i32 [ %switch.load, %switch.lookup ], [ 0, %for.end39.sw.epilog_crit_edge ]
  %arrayidx56 = getelementptr i32, ptr %buffer, i32 %inc42
  %44 = ptrtoint ptr %arrayidx56 to i32
  call void @__asan_store4_noabort(i32 %44)
  store volatile i32 %.sink, ptr %arrayidx56, align 4
  %count.3 = add i32 %count.0.lcssa, 3
  %inc57 = add i32 %count.0.lcssa, 4
  %arrayidx58 = getelementptr i32, ptr %buffer, i32 %count.3
  %45 = ptrtoint ptr %arrayidx58 to i32
  call void @__asan_store4_noabort(i32 %45)
  store volatile i32 4849856, ptr %arrayidx58, align 4
  %inc59 = add i32 %count.0.lcssa, 5
  %arrayidx60 = getelementptr i32, ptr %buffer, i32 %inc57
  %46 = ptrtoint ptr %arrayidx60 to i32
  call void @__asan_store4_noabort(i32 %46)
  store volatile i32 48, ptr %arrayidx60, align 4
  %inc61 = add i32 %count.0.lcssa, 6
  %arrayidx62 = getelementptr i32, ptr %buffer, i32 %inc59
  %47 = ptrtoint ptr %arrayidx62 to i32
  call void @__asan_store4_noabort(i32 %47)
  store volatile i32 1179840, ptr %arrayidx62, align 4
  %arrayidx64 = getelementptr i32, ptr %buffer, i32 %inc61
  %48 = ptrtoint ptr %arrayidx64 to i32
  call void @__asan_store4_noabort(i32 %48)
  store volatile i32 0, ptr %arrayidx64, align 4
  br label %cleanup

cleanup:                                          ; preds = %sw.epilog, %for.body18.cleanup_crit_edge, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @si_rlc_reset(ptr nocapture noundef readonly %rdev) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %rmmio.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %0 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i = getelementptr i8, ptr %1, i32 32800
  %2 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #14, !srcloc !674
  %3 = tail call i32 @llvm.bswap.i32(i32 %2) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %or = or i32 %3, 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %4 = tail call i32 @llvm.bswap.i32(i32 %or) #14
  %5 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i9 = getelementptr i8, ptr %6, i32 32800
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i9, i32 %4) #14, !srcloc !678
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %7 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %7(i32 noundef 10737400) #14
  %and = and i32 %3, -5
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %8 = tail call i32 @llvm.bswap.i32(i32 %and) #14
  %9 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i13 = getelementptr i8, ptr %10, i32 32800
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i13, i32 %8) #14, !srcloc !678
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %11 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %11(i32 noundef 10737400) #14
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @si_irq_set(ptr noundef %rdev) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %irq = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 55
  %0 = ptrtoint ptr %irq to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %irq, align 8, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %tobool.not = icmp eq i8 %1, 0
  br i1 %tobool.not, label %do.end, label %if.end17

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.3, i32 noundef 6055, i32 noundef 9, ptr noundef nonnull @.str.21) #14
  br label %cleanup

if.end17:                                         ; preds = %entry
  %enabled = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 85, i32 7
  %2 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %enabled, align 8, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool18.not = icmp eq i8 %3, 0
  br i1 %tobool18.not, label %if.then19, label %if.end20

if.then19:                                        ; preds = %if.end17
  call void @__sanitizer_cov_trace_pc() #16
  %rmmio.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %4 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %5, i32 15872
  %6 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %7 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i16.i = getelementptr i8, ptr %8, i32 15896
  %9 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i16.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %10 = and i32 %6, -16777217
  %11 = and i32 %9, -16777217
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %12 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i20.i = getelementptr i8, ptr %13, i32 15872
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i20.i, i32 %10) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %14 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i24.i = getelementptr i8, ptr %15, i32 15896
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i24.i, i32 %11) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %16 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i28.i = getelementptr i8, ptr %17, i32 15880
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i28.i, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %18 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i32.i = getelementptr i8, ptr %19, i32 15884
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i32.i, i32 0) #14, !srcloc !678
  %20 = ptrtoint ptr %enabled to i32
  call void @__asan_store1_noabort(i32 %20)
  store i8 0, ptr %enabled, align 8
  %rptr.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 85, i32 2
  %21 = ptrtoint ptr %rptr.i to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 0, ptr %rptr.i, align 8
  tail call fastcc void @si_disable_interrupt_state(ptr noundef %rdev)
  br label %cleanup

if.end20:                                         ; preds = %if.end17
  %rmmio_size.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 18
  %rmmio.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %22 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i = getelementptr i8, ptr %23, i32 49576
  %24 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #14, !srcloc !674
  %25 = shl i32 %24, 8
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and = and i32 %25, 1572864
  %26 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i165 = getelementptr i8, ptr %27, i32 53292
  %28 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i165) #14, !srcloc !674
  %29 = tail call i32 @llvm.bswap.i32(i32 %28) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and22 = and i32 %29, -2
  %30 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i169 = getelementptr i8, ptr %31, i32 55340
  %32 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i169) #14, !srcloc !674
  %33 = tail call i32 @llvm.bswap.i32(i32 %32) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and24 = and i32 %33, -2
  %34 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i173 = getelementptr i8, ptr %35, i32 1800
  %36 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i173) #14, !srcloc !674
  %37 = tail call i32 @llvm.bswap.i32(i32 %36) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and26 = and i32 %37, -50331649
  %ring_int = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 2
  %call.i.i = tail call zeroext i1 @__kasan_check_read(ptr noundef %ring_int, i32 noundef 4) #14
  %38 = ptrtoint ptr %ring_int to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load volatile i32, ptr %ring_int, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %39)
  %tobool29.not = icmp eq i32 %39, 0
  br i1 %tobool29.not, label %if.end20.if.end31_crit_edge, label %if.then30

if.end20.if.end31_crit_edge:                      ; preds = %if.end20
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end31

if.then30:                                        ; preds = %if.end20
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.22) #14
  %or = or i32 %and, 67108864
  br label %if.end31

if.end31:                                         ; preds = %if.then30, %if.end20.if.end31_crit_edge
  %cp_int_cntl.0 = phi i32 [ %or, %if.then30 ], [ %and, %if.end20.if.end31_crit_edge ]
  %arrayidx34 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 2, i32 1
  %call.i.i157 = tail call zeroext i1 @__kasan_check_read(ptr noundef %arrayidx34, i32 noundef 4) #14
  %40 = ptrtoint ptr %arrayidx34 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load volatile i32, ptr %arrayidx34, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %41)
  %tobool36.not = icmp eq i32 %41, 0
  br i1 %tobool36.not, label %if.end31.if.end39_crit_edge, label %if.then37

if.end31.if.end39_crit_edge:                      ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end39

if.then37:                                        ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.23) #14
  br label %if.end39

if.end39:                                         ; preds = %if.then37, %if.end31.if.end39_crit_edge
  %cp_int_cntl1.0 = phi i32 [ 4, %if.then37 ], [ 0, %if.end31.if.end39_crit_edge ]
  %arrayidx42 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 2, i32 2
  %call.i.i158 = tail call zeroext i1 @__kasan_check_read(ptr noundef %arrayidx42, i32 noundef 4) #14
  %42 = ptrtoint ptr %arrayidx42 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load volatile i32, ptr %arrayidx42, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %43)
  %tobool44.not = icmp eq i32 %43, 0
  br i1 %tobool44.not, label %if.end39.if.end47_crit_edge, label %if.then45

if.end39.if.end47_crit_edge:                      ; preds = %if.end39
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end47

if.then45:                                        ; preds = %if.end39
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.24) #14
  br label %if.end47

if.end47:                                         ; preds = %if.then45, %if.end39.if.end47_crit_edge
  %cp_int_cntl2.0 = phi i32 [ 4, %if.then45 ], [ 0, %if.end39.if.end47_crit_edge ]
  %arrayidx50 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 2, i32 3
  %call.i.i159 = tail call zeroext i1 @__kasan_check_read(ptr noundef %arrayidx50, i32 noundef 4) #14
  %44 = ptrtoint ptr %arrayidx50 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load volatile i32, ptr %arrayidx50, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %45)
  %tobool52.not = icmp eq i32 %45, 0
  br i1 %tobool52.not, label %if.end47.if.end55_crit_edge, label %if.then53

if.end47.if.end55_crit_edge:                      ; preds = %if.end47
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end55

if.then53:                                        ; preds = %if.end47
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.25) #14
  %or54 = or i32 %29, 1
  br label %if.end55

if.end55:                                         ; preds = %if.then53, %if.end47.if.end55_crit_edge
  %dma_cntl.0 = phi i32 [ %or54, %if.then53 ], [ %and22, %if.end47.if.end55_crit_edge ]
  %arrayidx58 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 2, i32 4
  %call.i.i160 = tail call zeroext i1 @__kasan_check_read(ptr noundef %arrayidx58, i32 noundef 4) #14
  %46 = ptrtoint ptr %arrayidx58 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load volatile i32, ptr %arrayidx58, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %47)
  %tobool60.not = icmp eq i32 %47, 0
  br i1 %tobool60.not, label %if.end55.if.end63_crit_edge, label %if.then61

if.end55.if.end63_crit_edge:                      ; preds = %if.end55
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end63

if.then61:                                        ; preds = %if.end55
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.26) #14
  %or62 = or i32 %33, 1
  br label %if.end63

if.end63:                                         ; preds = %if.then61, %if.end55.if.end63_crit_edge
  %dma_cntl1.0 = phi i32 [ %or62, %if.then61 ], [ %and24, %if.end55.if.end63_crit_edge ]
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %48 = tail call i32 @llvm.bswap.i32(i32 %cp_int_cntl.0) #14
  %49 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i177 = getelementptr i8, ptr %50, i32 49576
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i177, i32 %48) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %51 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i181 = getelementptr i8, ptr %52, i32 49580
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i181, i32 %cp_int_cntl1.0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %53 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i185 = getelementptr i8, ptr %54, i32 49584
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i185, i32 %cp_int_cntl2.0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %55 = tail call i32 @llvm.bswap.i32(i32 %dma_cntl.0) #14
  %56 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i189 = getelementptr i8, ptr %57, i32 53292
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i189, i32 %55) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %58 = tail call i32 @llvm.bswap.i32(i32 %dma_cntl1.0) #14
  %59 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i193 = getelementptr i8, ptr %60, i32 55340
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i193, i32 %58) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %61 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i197 = getelementptr i8, ptr %62, i32 32864
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i197, i32 0) #14, !srcloc !678
  %dpm_thermal = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 9
  %63 = ptrtoint ptr %dpm_thermal to i32
  call void @__asan_load1_noabort(i32 %63)
  %64 = load i8, ptr %dpm_thermal, align 4, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %64)
  %tobool65.not = icmp eq i8 %64, 0
  br i1 %tobool65.not, label %if.end63.if.end68_crit_edge, label %if.then66

if.end63.if.end68_crit_edge:                      ; preds = %if.end63
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end68

if.then66:                                        ; preds = %if.end63
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.27) #14
  %or67 = or i32 %37, 50331648
  br label %if.end68

if.end68:                                         ; preds = %if.then66, %if.end63.if.end68_crit_edge
  %thermal_int.0 = phi i32 [ %or67, %if.then66 ], [ %and26, %if.end63.if.end68_crit_edge ]
  %num_crtc = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 91
  %65 = ptrtoint ptr %num_crtc to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %num_crtc, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %66)
  %cmp211 = icmp sgt i32 %66, 0
  br i1 %cmp211, label %if.end68.for.body_crit_edge, label %if.end68.for.end85_crit_edge

if.end68.for.end85_crit_edge:                     ; preds = %if.end68
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end85

if.end68.for.body_crit_edge:                      ; preds = %if.end68
  br label %for.body

for.cond77.preheader:                             ; preds = %lor.end
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %75)
  %cmp79214 = icmp sgt i32 %75, 0
  br i1 %cmp79214, label %for.cond77.preheader.for.body80_crit_edge, label %for.cond77.preheader.for.end85_crit_edge

for.cond77.preheader.for.end85_crit_edge:         ; preds = %for.cond77.preheader
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end85

for.cond77.preheader.for.body80_crit_edge:        ; preds = %for.cond77.preheader
  br label %for.body80

for.body:                                         ; preds = %lor.end.for.body_crit_edge, %if.end68.for.body_crit_edge
  %i.0212 = phi i32 [ %inc, %lor.end.for.body_crit_edge ], [ 0, %if.end68.for.body_crit_edge ]
  %arrayidx69 = getelementptr [6 x i32], ptr @crtc_offsets, i32 0, i32 %i.0212
  %67 = ptrtoint ptr %arrayidx69 to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load i32, ptr %arrayidx69, align 4
  %add = add i32 %68, 27456
  %arrayidx71 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 3, i32 %i.0212
  %69 = ptrtoint ptr %arrayidx71 to i32
  call void @__asan_load1_noabort(i32 %69)
  %70 = load i8, ptr %arrayidx71, align 1, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %70)
  %tobool72.not = icmp eq i8 %70, 0
  br i1 %tobool72.not, label %lor.rhs, label %for.body.lor.end_crit_edge

for.body.lor.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %lor.end

lor.rhs:                                          ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  %arrayidx74 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 4, i32 %i.0212
  %call.i.i161 = tail call zeroext i1 @__kasan_check_read(ptr noundef %arrayidx74, i32 noundef 4) #14
  %71 = ptrtoint ptr %arrayidx74 to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load volatile i32, ptr %arrayidx74, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %72)
  %tobool76 = icmp ne i32 %72, 0
  br label %lor.end

lor.end:                                          ; preds = %lor.rhs, %for.body.lor.end_crit_edge
  %73 = phi i1 [ true, %for.body.lor.end_crit_edge ], [ %tobool76, %lor.rhs ]
  tail call void @radeon_irq_kms_set_irq_n_enabled(ptr noundef %rdev, i32 noundef %add, i32 noundef 1, i1 noundef zeroext %73, ptr noundef nonnull @.str.28, i32 noundef %i.0212) #14
  %inc = add nuw nsw i32 %i.0212, 1
  %74 = ptrtoint ptr %num_crtc to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %num_crtc, align 4
  %cmp = icmp slt i32 %inc, %75
  br i1 %cmp, label %lor.end.for.body_crit_edge, label %for.cond77.preheader

lor.end.for.body_crit_edge:                       ; preds = %lor.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body

for.body80:                                       ; preds = %r100_mm_wreg.exit.for.body80_crit_edge, %for.cond77.preheader.for.body80_crit_edge
  %i.1215 = phi i32 [ %inc84, %r100_mm_wreg.exit.for.body80_crit_edge ], [ 0, %for.cond77.preheader.for.body80_crit_edge ]
  %arrayidx81 = getelementptr [6 x i32], ptr @crtc_offsets, i32 0, i32 %i.1215
  %76 = ptrtoint ptr %arrayidx81 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %arrayidx81, align 4
  %add82 = add i32 %77, 26716
  %78 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %79, i32 %add82)
  %cmp.i199 = icmp ugt i32 %79, %add82
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %add82)
  %cmp1.i = icmp ult i32 %add82, 65536
  %or.cond.i = or i1 %cmp1.i, %cmp.i199
  br i1 %or.cond.i, label %do.body.i, label %if.else.i

do.body.i:                                        ; preds = %for.body80
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %80 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i201 = getelementptr i8, ptr %81, i32 %add82
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i201, i32 16777216) #14, !srcloc !678
  br label %r100_mm_wreg.exit

if.else.i:                                        ; preds = %for.body80
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @r100_mm_wreg_slow(ptr noundef %rdev, i32 noundef %add82, i32 noundef 1) #14
  br label %r100_mm_wreg.exit

r100_mm_wreg.exit:                                ; preds = %if.else.i, %do.body.i
  %inc84 = add nuw nsw i32 %i.1215, 1
  %82 = ptrtoint ptr %num_crtc to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load i32, ptr %num_crtc, align 4
  %cmp79 = icmp slt i32 %inc84, %83
  br i1 %cmp79, label %r100_mm_wreg.exit.for.body80_crit_edge, label %r100_mm_wreg.exit.for.end85_crit_edge

r100_mm_wreg.exit.for.end85_crit_edge:            ; preds = %r100_mm_wreg.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end85

r100_mm_wreg.exit.for.body80_crit_edge:           ; preds = %r100_mm_wreg.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body80

for.end85:                                        ; preds = %r100_mm_wreg.exit.for.end85_crit_edge, %for.cond77.preheader.for.end85_crit_edge, %if.end68.for.end85_crit_edge
  %family = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 6
  %84 = ptrtoint ptr %family to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load i32, ptr %family, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 56, i32 %85)
  %cmp86 = icmp eq i32 %85, 56
  br i1 %cmp86, label %for.end85.if.end98_crit_edge, label %for.body90.preheader

for.end85.if.end98_crit_edge:                     ; preds = %for.end85
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end98

for.body90.preheader:                             ; preds = %for.end85
  call void @__sanitizer_cov_trace_pc() #16
  %arrayidx93 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 6, i32 0
  %86 = ptrtoint ptr %arrayidx93 to i32
  call void @__asan_load1_noabort(i32 %86)
  %87 = load i8, ptr %arrayidx93, align 1, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %87)
  %tobool94 = icmp ne i8 %87, 0
  tail call void @radeon_irq_kms_set_irq_n_enabled(ptr noundef %rdev, i32 noundef 24608, i32 noundef 16842752, i1 noundef zeroext %tobool94, ptr noundef nonnull @.str.29, i32 noundef 0) #14
  %arrayidx93.1 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 6, i32 1
  %88 = ptrtoint ptr %arrayidx93.1 to i32
  call void @__asan_load1_noabort(i32 %88)
  %89 = load i8, ptr %arrayidx93.1, align 1, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %89)
  %tobool94.1 = icmp ne i8 %89, 0
  tail call void @radeon_irq_kms_set_irq_n_enabled(ptr noundef %rdev, i32 noundef 24620, i32 noundef 16842752, i1 noundef zeroext %tobool94.1, ptr noundef nonnull @.str.29, i32 noundef 1) #14
  %arrayidx93.2 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 6, i32 2
  %90 = ptrtoint ptr %arrayidx93.2 to i32
  call void @__asan_load1_noabort(i32 %90)
  %91 = load i8, ptr %arrayidx93.2, align 1, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %91)
  %tobool94.2 = icmp ne i8 %91, 0
  tail call void @radeon_irq_kms_set_irq_n_enabled(ptr noundef %rdev, i32 noundef 24632, i32 noundef 16842752, i1 noundef zeroext %tobool94.2, ptr noundef nonnull @.str.29, i32 noundef 2) #14
  %arrayidx93.3 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 6, i32 3
  %92 = ptrtoint ptr %arrayidx93.3 to i32
  call void @__asan_load1_noabort(i32 %92)
  %93 = load i8, ptr %arrayidx93.3, align 1, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %93)
  %tobool94.3 = icmp ne i8 %93, 0
  tail call void @radeon_irq_kms_set_irq_n_enabled(ptr noundef %rdev, i32 noundef 24644, i32 noundef 16842752, i1 noundef zeroext %tobool94.3, ptr noundef nonnull @.str.29, i32 noundef 3) #14
  %arrayidx93.4 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 6, i32 4
  %94 = ptrtoint ptr %arrayidx93.4 to i32
  call void @__asan_load1_noabort(i32 %94)
  %95 = load i8, ptr %arrayidx93.4, align 1, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %95)
  %tobool94.4 = icmp ne i8 %95, 0
  tail call void @radeon_irq_kms_set_irq_n_enabled(ptr noundef %rdev, i32 noundef 24656, i32 noundef 16842752, i1 noundef zeroext %tobool94.4, ptr noundef nonnull @.str.29, i32 noundef 4) #14
  %arrayidx93.5 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 6, i32 5
  %96 = ptrtoint ptr %arrayidx93.5 to i32
  call void @__asan_load1_noabort(i32 %96)
  %97 = load i8, ptr %arrayidx93.5, align 1, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %97)
  %tobool94.5 = icmp ne i8 %97, 0
  tail call void @radeon_irq_kms_set_irq_n_enabled(ptr noundef %rdev, i32 noundef 24668, i32 noundef 16842752, i1 noundef zeroext %tobool94.5, ptr noundef nonnull @.str.29, i32 noundef 5) #14
  br label %if.end98

if.end98:                                         ; preds = %for.body90.preheader, %for.end85.if.end98_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %98 = tail call i32 @llvm.bswap.i32(i32 %thermal_int.0) #14
  %99 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %99)
  %100 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i205 = getelementptr i8, ptr %100, i32 1800
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i205, i32 %98) #14, !srcloc !678
  %101 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i210 = getelementptr i8, ptr %102, i32 3664
  %103 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i210) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  br label %cleanup

cleanup:                                          ; preds = %if.end98, %if.then19, %do.end
  %retval.0 = phi i32 [ 0, %if.end98 ], [ 0, %if.then19 ], [ -22, %do.end ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @warn_slowpath_fmt(ptr noundef, i32 noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @si_disable_interrupt_state(ptr noundef %rdev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %rmmio_size.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 18
  %rmmio.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %0 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i = getelementptr i8, ptr %1, i32 49576
  %2 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and = and i32 %2, 6144
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %3 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i59 = getelementptr i8, ptr %4, i32 49576
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i59, i32 %and) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %5 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i63 = getelementptr i8, ptr %6, i32 49580
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i63, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %7 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i67 = getelementptr i8, ptr %8, i32 49584
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i67, i32 0) #14, !srcloc !678
  %9 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i71 = getelementptr i8, ptr %10, i32 53292
  %11 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i71) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %12 = and i32 %11, -16777217
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %13 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i75 = getelementptr i8, ptr %14, i32 53292
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i75, i32 %12) #14, !srcloc !678
  %15 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i79 = getelementptr i8, ptr %16, i32 55340
  %17 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i79) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %18 = and i32 %17, -16777217
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %19 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i83 = getelementptr i8, ptr %20, i32 55340
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i83, i32 %18) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %21 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i87 = getelementptr i8, ptr %22, i32 32864
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i87, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %23 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i91 = getelementptr i8, ptr %24, i32 3744
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i91, i32 0) #14, !srcloc !678
  %num_crtc = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 91
  %25 = ptrtoint ptr %num_crtc to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %num_crtc, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %26)
  %cmp126 = icmp sgt i32 %26, 0
  br i1 %cmp126, label %entry.for.body_crit_edge, label %entry.for.end13_crit_edge

entry.for.end13_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end13

entry.for.body_crit_edge:                         ; preds = %entry
  br label %for.body

for.cond5.preheader:                              ; preds = %r100_mm_wreg.exit
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %34)
  %cmp7128 = icmp sgt i32 %34, 0
  br i1 %cmp7128, label %for.cond5.preheader.for.body8_crit_edge, label %for.cond5.preheader.for.end13_crit_edge

for.cond5.preheader.for.end13_crit_edge:          ; preds = %for.cond5.preheader
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end13

for.cond5.preheader.for.body8_crit_edge:          ; preds = %for.cond5.preheader
  br label %for.body8

for.body:                                         ; preds = %r100_mm_wreg.exit.for.body_crit_edge, %entry.for.body_crit_edge
  %i.0127 = phi i32 [ %inc, %r100_mm_wreg.exit.for.body_crit_edge ], [ 0, %entry.for.body_crit_edge ]
  %arrayidx = getelementptr [6 x i32], ptr @crtc_offsets, i32 0, i32 %i.0127
  %27 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %arrayidx, align 4
  %add = add i32 %28, 27456
  %29 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %30, i32 %add)
  %cmp.i93 = icmp ugt i32 %30, %add
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %add)
  %cmp1.i = icmp ult i32 %add, 65536
  %or.cond.i = or i1 %cmp1.i, %cmp.i93
  br i1 %or.cond.i, label %do.body.i, label %if.else.i

do.body.i:                                        ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %31 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i95 = getelementptr i8, ptr %32, i32 %add
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i95, i32 0) #14, !srcloc !678
  br label %r100_mm_wreg.exit

if.else.i:                                        ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @r100_mm_wreg_slow(ptr noundef %rdev, i32 noundef %add, i32 noundef 0) #14
  br label %r100_mm_wreg.exit

r100_mm_wreg.exit:                                ; preds = %if.else.i, %do.body.i
  %inc = add nuw nsw i32 %i.0127, 1
  %33 = ptrtoint ptr %num_crtc to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %num_crtc, align 4
  %cmp = icmp slt i32 %inc, %34
  br i1 %cmp, label %r100_mm_wreg.exit.for.body_crit_edge, label %for.cond5.preheader

r100_mm_wreg.exit.for.body_crit_edge:             ; preds = %r100_mm_wreg.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body

for.body8:                                        ; preds = %r100_mm_wreg.exit104.for.body8_crit_edge, %for.cond5.preheader.for.body8_crit_edge
  %i.1129 = phi i32 [ %inc12, %r100_mm_wreg.exit104.for.body8_crit_edge ], [ 0, %for.cond5.preheader.for.body8_crit_edge ]
  %arrayidx9 = getelementptr [6 x i32], ptr @crtc_offsets, i32 0, i32 %i.1129
  %35 = ptrtoint ptr %arrayidx9 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %arrayidx9, align 4
  %add10 = add i32 %36, 26716
  %37 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %38, i32 %add10)
  %cmp.i97 = icmp ugt i32 %38, %add10
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %add10)
  %cmp1.i98 = icmp ult i32 %add10, 65536
  %or.cond.i99 = or i1 %cmp1.i98, %cmp.i97
  br i1 %or.cond.i99, label %do.body.i102, label %if.else.i103

do.body.i102:                                     ; preds = %for.body8
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %39 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i101 = getelementptr i8, ptr %40, i32 %add10
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i101, i32 0) #14, !srcloc !678
  br label %r100_mm_wreg.exit104

if.else.i103:                                     ; preds = %for.body8
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @r100_mm_wreg_slow(ptr noundef %rdev, i32 noundef %add10, i32 noundef 0) #14
  br label %r100_mm_wreg.exit104

r100_mm_wreg.exit104:                             ; preds = %if.else.i103, %do.body.i102
  %inc12 = add nuw nsw i32 %i.1129, 1
  %41 = ptrtoint ptr %num_crtc to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %num_crtc, align 4
  %cmp7 = icmp slt i32 %inc12, %42
  br i1 %cmp7, label %r100_mm_wreg.exit104.for.body8_crit_edge, label %r100_mm_wreg.exit104.for.end13_crit_edge

r100_mm_wreg.exit104.for.end13_crit_edge:         ; preds = %r100_mm_wreg.exit104
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end13

r100_mm_wreg.exit104.for.body8_crit_edge:         ; preds = %r100_mm_wreg.exit104
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body8

for.end13:                                        ; preds = %r100_mm_wreg.exit104.for.end13_crit_edge, %for.cond5.preheader.for.end13_crit_edge, %entry.for.end13_crit_edge
  %family = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 6
  %43 = ptrtoint ptr %family to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %family, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 56, i32 %44)
  %cmp14 = icmp eq i32 %44, 56
  br i1 %cmp14, label %for.end13.if.end_crit_edge, label %if.then

for.end13.if.end_crit_edge:                       ; preds = %for.end13
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

if.then:                                          ; preds = %for.end13
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %45 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i108 = getelementptr i8, ptr %46, i32 26568
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i108, i32 0) #14, !srcloc !678
  %47 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i115 = getelementptr i8, ptr %48, i32 24608
  %49 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i115) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %50 = and i32 %49, 65536
  %51 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i122 = getelementptr i8, ptr %52, i32 24608
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i122, i32 %50) #14, !srcloc !678
  %53 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i115.1 = getelementptr i8, ptr %54, i32 24620
  %55 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i115.1) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %56 = and i32 %55, 65536
  %57 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i122.1 = getelementptr i8, ptr %58, i32 24620
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i122.1, i32 %56) #14, !srcloc !678
  %59 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i115.2 = getelementptr i8, ptr %60, i32 24632
  %61 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i115.2) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %62 = and i32 %61, 65536
  %63 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i122.2 = getelementptr i8, ptr %64, i32 24632
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i122.2, i32 %62) #14, !srcloc !678
  %65 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i115.3 = getelementptr i8, ptr %66, i32 24644
  %67 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i115.3) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %68 = and i32 %67, 65536
  %69 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i122.3 = getelementptr i8, ptr %70, i32 24644
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i122.3, i32 %68) #14, !srcloc !678
  %71 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i115.4 = getelementptr i8, ptr %72, i32 24656
  %73 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i115.4) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %74 = and i32 %73, 65536
  %75 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i122.4 = getelementptr i8, ptr %76, i32 24656
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i122.4, i32 %74) #14, !srcloc !678
  %77 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i115.5 = getelementptr i8, ptr %78, i32 24668
  %79 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i115.5) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %80 = and i32 %79, 65536
  %81 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i122.5 = getelementptr i8, ptr %82, i32 24668
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i122.5, i32 %80) #14, !srcloc !678
  br label %if.end

if.end:                                           ; preds = %if.then, %for.end13.if.end_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_irq_kms_set_irq_n_enabled(ptr noundef, i32 noundef, i32 noundef, i1 noundef zeroext, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @si_irq_process(ptr noundef %rdev) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %stat_regs = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 8
  %enabled = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 85, i32 7
  %0 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %enabled, align 8, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %tobool.not = icmp eq i8 %1, 0
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %lor.lhs.false

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

lor.lhs.false:                                    ; preds = %entry
  %shutdown = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 64
  %2 = ptrtoint ptr %shutdown to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %shutdown, align 8, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool2.not = icmp eq i8 %3, 0
  br i1 %tobool2.not, label %if.end, label %lor.lhs.false.cleanup_crit_edge

lor.lhs.false.cleanup_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end:                                           ; preds = %lor.lhs.false
  %enabled.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 62, i32 3
  %4 = ptrtoint ptr %enabled.i to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %enabled.i, align 8, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool.not.i = icmp eq i8 %5, 0
  br i1 %tobool.not.i, label %if.else.i, label %if.then.i

if.then.i:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  %wb2.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 62, i32 1
  %6 = ptrtoint ptr %wb2.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %wb2.i, align 4
  %arrayidx.i = getelementptr i32, ptr %7, i32 512
  %8 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load volatile i32, ptr %arrayidx.i, align 4
  %10 = tail call i32 @llvm.bswap.i32(i32 %9) #14
  br label %if.end.i

if.else.i:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  %rmmio.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %11 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %12, i32 15884
  %13 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #14, !srcloc !674
  %14 = tail call i32 @llvm.bswap.i32(i32 %13) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %wptr.0.i = phi i32 [ %10, %if.then.i ], [ %14, %if.else.i ]
  %and.i = and i32 %wptr.0.i, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool3.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool3.not.i, label %if.end.i.si_get_ih_wptr.exit_crit_edge, label %if.then4.i

if.end.i.si_get_ih_wptr.exit_crit_edge:           ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_get_ih_wptr.exit

if.then4.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  %and5.i = and i32 %wptr.0.i, -2
  %15 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %rdev, align 8
  %rptr.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 85, i32 2
  %17 = ptrtoint ptr %rptr.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %rptr.i, align 8
  %add.i = add i32 %and5.i, 16
  %ptr_mask.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 85, i32 5
  %19 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %ptr_mask.i, align 8
  %and7.i = and i32 %20, %add.i
  tail call void (ptr, ptr, ...) @_dev_warn(ptr noundef %16, ptr noundef nonnull @.str.99, i32 noundef %and5.i, i32 noundef %18, i32 noundef %and7.i) #18
  %21 = ptrtoint ptr %ptr_mask.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %ptr_mask.i, align 8
  %and11.i = and i32 %22, %add.i
  %23 = ptrtoint ptr %rptr.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %and11.i, ptr %rptr.i, align 8
  %rmmio.i37.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %24 = ptrtoint ptr %rmmio.i37.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %rmmio.i37.i, align 4
  %add.ptr.i38.i = getelementptr i8, ptr %25, i32 15872
  %26 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i38.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %27 = or i32 %26, 128
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %28 = ptrtoint ptr %rmmio.i37.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %rmmio.i37.i, align 4
  %add.ptr.i42.i = getelementptr i8, ptr %29, i32 15872
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i42.i, i32 %27) #14, !srcloc !678
  br label %si_get_ih_wptr.exit

si_get_ih_wptr.exit:                              ; preds = %if.then4.i, %if.end.i.si_get_ih_wptr.exit_crit_edge
  %wptr.1.i = phi i32 [ %and5.i, %if.then4.i ], [ %wptr.0.i, %if.end.i.si_get_ih_wptr.exit_crit_edge ]
  %ptr_mask17.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 85, i32 5
  %30 = ptrtoint ptr %ptr_mask17.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %ptr_mask17.i, align 8
  %and18.i = and i32 %31, %wptr.1.i
  %lock = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 85, i32 6
  %rptr9 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 85, i32 2
  %ring = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 85, i32 1
  %high_to_low113 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 58, i32 52, i32 35, i32 3
  %rmmio.i345 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %family.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 6
  %ddev = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 1
  %vblank_sync = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 58, i32 5
  %vblank_queue = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 5
  %dp_work = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 89
  %hotplug_work = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 88
  %dpm_enabled = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 58, i32 50
  %thermal135 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 58, i32 52, i32 35
  %wb2.i378 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 62, i32 1
  br label %restart_ih

restart_ih:                                       ; preds = %si_get_ih_wptr.exit401.restart_ih_crit_edge, %si_get_ih_wptr.exit
  %wptr.0 = phi i32 [ %and18.i, %si_get_ih_wptr.exit ], [ %and18.i400, %si_get_ih_wptr.exit401.restart_ih_crit_edge ]
  %queue_hotplug.0.off0 = phi i1 [ false, %si_get_ih_wptr.exit ], [ %queue_hotplug.1.off0.lcssa, %si_get_ih_wptr.exit401.restart_ih_crit_edge ]
  %queue_dp.0.off0 = phi i1 [ false, %si_get_ih_wptr.exit ], [ %queue_dp.1.off0.lcssa, %si_get_ih_wptr.exit401.restart_ih_crit_edge ]
  %queue_thermal.0.off0 = phi i1 [ false, %si_get_ih_wptr.exit ], [ %queue_thermal.1.off0.lcssa, %si_get_ih_wptr.exit401.restart_ih_crit_edge ]
  %call.i.i = tail call zeroext i1 @__kasan_check_write(ptr noundef %lock, i32 noundef 4) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #14, !srcloc !682
  tail call void @llvm.prefetch.p0(ptr %lock, i32 1, i32 3, i32 1) #14
  %32 = tail call { i32, i32 } asm sideeffect "@\09__xchg4\0A1:\09ldrex\09$0, [$3]\0A\09strex\09$1, $2, [$3]\0A\09teq\09$1, #0\0A\09bne\091b", "=&r,=&r,r,r,~{memory},~{cc}"(i32 1, ptr %lock) #14, !srcloc !683
  %asmresult.i.i = extractvalue { i32, i32 } %32, 0
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #14, !srcloc !684
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %asmresult.i.i)
  %tobool5.not = icmp eq i32 %asmresult.i.i, 0
  br i1 %tobool5.not, label %if.end7, label %restart_ih.cleanup_crit_edge

restart_ih.cleanup_crit_edge:                     ; preds = %restart_ih
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end7:                                          ; preds = %restart_ih
  %33 = ptrtoint ptr %rptr9 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %rptr9, align 8
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.30, i32 noundef %34, i32 noundef %wptr.0) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !685
  tail call fastcc void @si_irq_ack(ptr noundef %rdev)
  call void @__sanitizer_cov_trace_cmp4(i32 %34, i32 %wptr.0)
  %cmp.not402 = icmp eq i32 %34, %wptr.0
  br i1 %cmp.not402, label %if.end7.while.end_crit_edge, label %if.end7.while.body_crit_edge

if.end7.while.body_crit_edge:                     ; preds = %if.end7
  br label %while.body

if.end7.while.end_crit_edge:                      ; preds = %if.end7
  call void @__sanitizer_cov_trace_pc() #16
  br label %while.end

while.body:                                       ; preds = %sw.epilog116.while.body_crit_edge, %if.end7.while.body_crit_edge
  %queue_thermal.1.off0406 = phi i1 [ %queue_thermal.2.off0, %sw.epilog116.while.body_crit_edge ], [ %queue_thermal.0.off0, %if.end7.while.body_crit_edge ]
  %queue_dp.1.off0405 = phi i1 [ %queue_dp.3.off0, %sw.epilog116.while.body_crit_edge ], [ %queue_dp.0.off0, %if.end7.while.body_crit_edge ]
  %queue_hotplug.1.off0404 = phi i1 [ %queue_hotplug.3.off0, %sw.epilog116.while.body_crit_edge ], [ %queue_hotplug.0.off0, %if.end7.while.body_crit_edge ]
  %rptr.0403 = phi i32 [ %and119, %sw.epilog116.while.body_crit_edge ], [ %34, %if.end7.while.body_crit_edge ]
  %div333 = lshr i32 %rptr.0403, 2
  %35 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %ring, align 4
  %arrayidx = getelementptr i32, ptr %36, i32 %div333
  %37 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load volatile i32, ptr %arrayidx, align 4
  %39 = lshr i32 %38, 24
  %add = add nuw nsw i32 %div333, 1
  %arrayidx13 = getelementptr i32, ptr %36, i32 %add
  %40 = ptrtoint ptr %arrayidx13 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load volatile i32, ptr %arrayidx13, align 4
  %42 = and i32 %41, -241
  %43 = tail call i32 @llvm.bswap.i32(i32 %42)
  %add17 = add nuw nsw i32 %div333, 2
  %arrayidx18 = getelementptr i32, ptr %36, i32 %add17
  %44 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load volatile i32, ptr %arrayidx18, align 4
  %trunc = trunc i32 %39 to i8
  %46 = zext i8 %trunc to i64
  call void @__sanitizer_cov_trace_switch(i64 %46, ptr @__sancov_gen_cov_switch_values.277)
  switch i8 %trunc, label %sw.default [
    i8 1, label %while.body.sw.bb_crit_edge
    i8 2, label %while.body.sw.bb_crit_edge411
    i8 3, label %while.body.sw.bb_crit_edge412
    i8 4, label %while.body.sw.bb_crit_edge413
    i8 5, label %while.body.sw.bb_crit_edge414
    i8 6, label %while.body.sw.bb_crit_edge415
    i8 8, label %while.body.sw.bb49_crit_edge
    i8 10, label %while.body.sw.bb49_crit_edge416
    i8 12, label %while.body.sw.bb49_crit_edge417
    i8 14, label %while.body.sw.bb49_crit_edge418
    i8 16, label %while.body.sw.bb49_crit_edge419
    i8 18, label %while.body.sw.bb49_crit_edge420
    i8 42, label %sw.bb57
    i8 96, label %sw.bb76
    i8 124, label %sw.bb78
    i8 -110, label %while.body.sw.bb79_crit_edge
    i8 -109, label %while.body.sw.bb79_crit_edge421
    i8 -80, label %sw.bb99
    i8 -79, label %sw.bb100
    i8 -78, label %sw.bb101
    i8 -75, label %sw.bb102
    i8 -32, label %sw.bb106
    i8 -26, label %sw.bb107
    i8 -25, label %sw.bb109
    i8 -23, label %sw.bb114
    i8 -12, label %sw.bb115
  ]

while.body.sw.bb79_crit_edge421:                  ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb79

while.body.sw.bb79_crit_edge:                     ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb79

while.body.sw.bb49_crit_edge420:                  ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb49

while.body.sw.bb49_crit_edge419:                  ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb49

while.body.sw.bb49_crit_edge418:                  ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb49

while.body.sw.bb49_crit_edge417:                  ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb49

while.body.sw.bb49_crit_edge416:                  ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb49

while.body.sw.bb49_crit_edge:                     ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb49

while.body.sw.bb_crit_edge415:                    ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb

while.body.sw.bb_crit_edge414:                    ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb

while.body.sw.bb_crit_edge413:                    ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb

while.body.sw.bb_crit_edge412:                    ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb

while.body.sw.bb_crit_edge411:                    ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb

while.body.sw.bb_crit_edge:                       ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb

sw.bb:                                            ; preds = %while.body.sw.bb_crit_edge, %while.body.sw.bb_crit_edge411, %while.body.sw.bb_crit_edge412, %while.body.sw.bb_crit_edge413, %while.body.sw.bb_crit_edge414, %while.body.sw.bb_crit_edge415
  %sub = add nsw i32 %39, -1
  %47 = zext i32 %42 to i64
  call void @__sanitizer_cov_trace_switch(i64 %47, ptr @__sancov_gen_cov_switch_values.278)
  switch i32 %42, label %if.else37 [
    i32 0, label %if.then21
    i32 16777216, label %sw.bb.if.end39_crit_edge
  ]

sw.bb.if.end39_crit_edge:                         ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end39

if.then21:                                        ; preds = %sw.bb
  %arrayidx23 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 3, i32 %sub
  %48 = ptrtoint ptr %arrayidx23 to i32
  call void @__asan_load1_noabort(i32 %48)
  %49 = load i8, ptr %arrayidx23, align 1, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %49)
  %tobool24.not = icmp eq i8 %49, 0
  br i1 %tobool24.not, label %if.then21.if.end28_crit_edge, label %if.then25

if.then21.if.end28_crit_edge:                     ; preds = %if.then21
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end28

if.then25:                                        ; preds = %if.then21
  call void @__sanitizer_cov_trace_pc() #16
  %50 = ptrtoint ptr %ddev to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %ddev, align 4
  %call26 = tail call zeroext i1 @drm_handle_vblank(ptr noundef %51, i32 noundef %sub) #14
  %52 = ptrtoint ptr %vblank_sync to i32
  call void @__asan_store1_noabort(i32 %52)
  store i8 1, ptr %vblank_sync, align 8
  tail call void @__wake_up(ptr noundef %vblank_queue, i32 noundef 3, i32 noundef 1, ptr noundef null) #14
  br label %if.end28

if.end28:                                         ; preds = %if.then25, %if.then21.if.end28_crit_edge
  %arrayidx30 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 4, i32 %sub
  %call.i.i335 = tail call zeroext i1 @__kasan_check_read(ptr noundef %arrayidx30, i32 noundef 4) #14
  %53 = ptrtoint ptr %arrayidx30 to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load volatile i32, ptr %arrayidx30, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %54)
  %tobool32.not = icmp eq i32 %54, 0
  br i1 %tobool32.not, label %if.end28.if.end39_crit_edge, label %if.then33

if.end28.if.end39_crit_edge:                      ; preds = %if.end28
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end39

if.then33:                                        ; preds = %if.end28
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @radeon_crtc_handle_vblank(ptr noundef %rdev, i32 noundef %sub) #14
  br label %if.end39

if.else37:                                        ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.32, i32 noundef %39, i32 noundef %43) #14
  br label %sw.epilog116

if.end39:                                         ; preds = %if.then33, %if.end28.if.end39_crit_edge, %sw.bb.if.end39_crit_edge
  %mask.0 = phi i32 [ 8, %if.then33 ], [ 8, %if.end28.if.end39_crit_edge ], [ 4, %sw.bb.if.end39_crit_edge ]
  %event_name.0 = phi ptr [ @.str.28, %if.then33 ], [ @.str.28, %if.end28.if.end39_crit_edge ], [ @.str.31, %sw.bb.if.end39_crit_edge ]
  %arrayidx40 = getelementptr i32, ptr %stat_regs, i32 %sub
  %55 = ptrtoint ptr %arrayidx40 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %arrayidx40, align 4
  %and41 = and i32 %56, %mask.0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and41)
  %tobool42.not = icmp eq i32 %and41, 0
  br i1 %tobool42.not, label %if.then43, label %if.end39.if.end45_crit_edge

if.end39.if.end45_crit_edge:                      ; preds = %if.end39
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end45

if.then43:                                        ; preds = %if.end39
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.33, i32 noundef %39, ptr noundef nonnull %event_name.0) #14
  br label %if.end45

if.end45:                                         ; preds = %if.then43, %if.end39.if.end45_crit_edge
  %neg = xor i32 %mask.0, -1
  %57 = ptrtoint ptr %arrayidx40 to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %arrayidx40, align 4
  %and47 = and i32 %58, %neg
  store i32 %and47, ptr %arrayidx40, align 4
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.34, i32 noundef %39, ptr noundef nonnull %event_name.0) #14
  br label %sw.epilog116

sw.bb49:                                          ; preds = %while.body.sw.bb49_crit_edge, %while.body.sw.bb49_crit_edge416, %while.body.sw.bb49_crit_edge417, %while.body.sw.bb49_crit_edge418, %while.body.sw.bb49_crit_edge419, %while.body.sw.bb49_crit_edge420
  %sub50 = add nsw i32 %39, -8
  %shr = lshr i32 %sub50, 1
  %add51 = add nuw i32 %shr, 1
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.35, i32 noundef %add51) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @radeon_use_pflipirq to i32))
  %59 = load i32, ptr @radeon_use_pflipirq, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %59)
  %cmp52 = icmp sgt i32 %59, 0
  br i1 %cmp52, label %if.then53, label %sw.bb49.sw.epilog116_crit_edge

sw.bb49.sw.epilog116_crit_edge:                   ; preds = %sw.bb49
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog116

if.then53:                                        ; preds = %sw.bb49
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @radeon_crtc_handle_flip(ptr noundef %rdev, i32 noundef %shr) #14
  br label %sw.epilog116

sw.bb57:                                          ; preds = %while.body
  call void @__sanitizer_cov_trace_const_cmp4(i32 6, i32 %43)
  %cmp58 = icmp ult i32 %43, 6
  br i1 %cmp58, label %sw.bb57.if.end66_crit_edge, label %if.else60

sw.bb57.if.end66_crit_edge:                       ; preds = %sw.bb57
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end66

if.else60:                                        ; preds = %sw.bb57
  call void @__sanitizer_cov_trace_const_cmp4(i32 12, i32 %43)
  %cmp61 = icmp ult i32 %43, 12
  br i1 %cmp61, label %if.then62, label %if.else64

if.then62:                                        ; preds = %if.else60
  call void @__sanitizer_cov_trace_pc() #16
  %sub63 = add nsw i32 %43, -6
  br label %if.end66

if.else64:                                        ; preds = %if.else60
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.32, i32 noundef 42, i32 noundef %43) #14
  br label %sw.epilog116

if.end66:                                         ; preds = %if.then62, %sw.bb57.if.end66_crit_edge
  %hpd_idx.0 = phi i32 [ %sub63, %if.then62 ], [ %43, %sw.bb57.if.end66_crit_edge ]
  %mask.1 = phi i32 [ 262144, %if.then62 ], [ 131072, %sw.bb57.if.end66_crit_edge ]
  %queue_hotplug.2.off0 = phi i1 [ %queue_hotplug.1.off0404, %if.then62 ], [ true, %sw.bb57.if.end66_crit_edge ]
  %queue_dp.2.off0 = phi i1 [ true, %if.then62 ], [ %queue_dp.1.off0405, %sw.bb57.if.end66_crit_edge ]
  %event_name.1 = phi ptr [ @.str.36, %if.then62 ], [ @.str.29, %sw.bb57.if.end66_crit_edge ]
  %arrayidx67 = getelementptr i32, ptr %stat_regs, i32 %hpd_idx.0
  %60 = ptrtoint ptr %arrayidx67 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %arrayidx67, align 4
  %and68 = and i32 %61, %mask.1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and68)
  %tobool69.not = icmp eq i32 %and68, 0
  br i1 %tobool69.not, label %if.then70, label %if.end66.if.end71_crit_edge

if.end66.if.end71_crit_edge:                      ; preds = %if.end66
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end71

if.then70:                                        ; preds = %if.end66
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.37) #14
  br label %if.end71

if.end71:                                         ; preds = %if.then70, %if.end66.if.end71_crit_edge
  %neg72 = xor i32 %mask.1, -1
  %62 = ptrtoint ptr %arrayidx67 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %arrayidx67, align 4
  %and74 = and i32 %63, %neg72
  store i32 %and74, ptr %arrayidx67, align 4
  %add75 = add nuw nsw i32 %hpd_idx.0, 1
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.38, ptr noundef nonnull %event_name.1, i32 noundef %add75) #14
  br label %sw.epilog116

sw.bb76:                                          ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  %64 = ptrtoint ptr %rmmio.i345 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %rmmio.i345, align 4
  %add.ptr.i = getelementptr i8, ptr %65, i32 3736
  %66 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #14, !srcloc !674
  %67 = tail call i32 @llvm.bswap.i32(i32 %66) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.39, i32 noundef %67) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %68 = ptrtoint ptr %rmmio.i345 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %rmmio.i345, align 4
  %add.ptr.i341 = getelementptr i8, ptr %69, i32 3752
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i341, i32 16777216) #14, !srcloc !678
  br label %sw.epilog116

sw.bb78:                                          ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.40, i32 noundef %43) #14
  tail call void @radeon_fence_process(ptr noundef %rdev, i32 noundef 5) #14
  br label %sw.epilog116

sw.bb79:                                          ; preds = %while.body.sw.bb79_crit_edge, %while.body.sw.bb79_crit_edge421
  %70 = ptrtoint ptr %rmmio.i345 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %rmmio.i345, align 4
  %add.ptr.i346 = getelementptr i8, ptr %71, i32 5372
  %72 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i346) #14, !srcloc !674
  %73 = tail call i32 @llvm.bswap.i32(i32 %72) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %74 = ptrtoint ptr %rmmio.i345 to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %rmmio.i345, align 4
  %add.ptr.i351 = getelementptr i8, ptr %75, i32 5340
  %76 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i351) #14, !srcloc !674
  %77 = tail call i32 @llvm.bswap.i32(i32 %76) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %78 = ptrtoint ptr %rmmio.i345 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load ptr, ptr %rmmio.i345, align 4
  %add.ptr.i356 = getelementptr i8, ptr %79, i32 5172
  %80 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i356) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %81 = or i32 %80, 16777216
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %82 = ptrtoint ptr %rmmio.i345 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %rmmio.i345, align 4
  %add.ptr.i361 = getelementptr i8, ptr %83, i32 5172
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i361, i32 %81) #14, !srcloc !678
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %72)
  %cmp84 = icmp eq i32 %72, 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %76)
  %cmp85 = icmp eq i32 %76, 0
  %or.cond = select i1 %cmp84, i1 %cmp85, i1 false
  br i1 %or.cond, label %sw.bb79.sw.epilog116_crit_edge, label %do.end90

sw.bb79.sw.epilog116_crit_edge:                   ; preds = %sw.bb79
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog116

do.end90:                                         ; preds = %sw.bb79
  %84 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %85, ptr noundef nonnull @.str.41, i32 noundef %39, i32 noundef %43) #18
  %86 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %87, ptr noundef nonnull @.str.44, i32 noundef %73) #18
  %88 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %89, ptr noundef nonnull @.str.47, i32 noundef %77) #18
  %and.i363 = lshr i32 %77, 12
  %90 = ptrtoint ptr %family.i to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %family.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 52, i32 %91)
  %cmp.i364 = icmp eq i32 %91, 52
  %trunc44.i = trunc i32 %and.i363 to i8
  br i1 %cmp.i364, label %if.then.i365, label %if.else.i366

if.then.i365:                                     ; preds = %do.end90
  %92 = zext i8 %trunc44.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %92, ptr @__sancov_gen_cov_switch_values.279)
  switch i8 %trunc44.i, label %sw.default.i [
    i8 -96, label %if.then.i365.si_vm_decode_fault.exit_crit_edge
    i8 -112, label %if.then.i365.si_vm_decode_fault.exit_crit_edge422
    i8 96, label %if.then.i365.si_vm_decode_fault.exit_crit_edge423
    i8 80, label %if.then.i365.si_vm_decode_fault.exit_crit_edge424
    i8 -32, label %if.then.i365.si_vm_decode_fault.exit_crit_edge425
    i8 -48, label %if.then.i365.si_vm_decode_fault.exit_crit_edge426
    i8 32, label %if.then.i365.si_vm_decode_fault.exit_crit_edge427
    i8 16, label %if.then.i365.si_vm_decode_fault.exit_crit_edge428
    i8 -95, label %if.then.i365.sw.bb5.i_crit_edge
    i8 -111, label %if.then.i365.sw.bb5.i_crit_edge429
    i8 97, label %if.then.i365.sw.bb5.i_crit_edge430
    i8 81, label %if.then.i365.sw.bb5.i_crit_edge431
    i8 -31, label %if.then.i365.sw.bb5.i_crit_edge432
    i8 -47, label %if.then.i365.sw.bb5.i_crit_edge433
    i8 33, label %if.then.i365.sw.bb5.i_crit_edge434
    i8 17, label %if.then.i365.sw.bb5.i_crit_edge435
    i8 -94, label %if.then.i365.sw.bb6.i_crit_edge
    i8 -110, label %if.then.i365.sw.bb6.i_crit_edge436
    i8 98, label %if.then.i365.sw.bb6.i_crit_edge437
    i8 82, label %if.then.i365.sw.bb6.i_crit_edge438
    i8 -30, label %if.then.i365.sw.bb6.i_crit_edge439
    i8 -46, label %if.then.i365.sw.bb6.i_crit_edge440
    i8 34, label %if.then.i365.sw.bb6.i_crit_edge441
    i8 18, label %if.then.i365.sw.bb6.i_crit_edge442
    i8 -93, label %if.then.i365.sw.bb7.i_crit_edge
    i8 -109, label %if.then.i365.sw.bb7.i_crit_edge443
    i8 99, label %if.then.i365.sw.bb7.i_crit_edge444
    i8 83, label %if.then.i365.sw.bb7.i_crit_edge445
    i8 -29, label %if.then.i365.sw.bb7.i_crit_edge446
    i8 -45, label %if.then.i365.sw.bb7.i_crit_edge447
    i8 35, label %if.then.i365.sw.bb7.i_crit_edge448
    i8 19, label %if.then.i365.sw.bb7.i_crit_edge449
    i8 -92, label %if.then.i365.sw.bb8.i_crit_edge
    i8 -108, label %if.then.i365.sw.bb8.i_crit_edge450
    i8 100, label %if.then.i365.sw.bb8.i_crit_edge451
    i8 84, label %if.then.i365.sw.bb8.i_crit_edge452
    i8 -28, label %if.then.i365.sw.bb8.i_crit_edge453
    i8 -44, label %if.then.i365.sw.bb8.i_crit_edge454
    i8 36, label %if.then.i365.sw.bb8.i_crit_edge455
    i8 20, label %if.then.i365.sw.bb8.i_crit_edge456
    i8 -91, label %if.then.i365.sw.bb9.i_crit_edge
    i8 -107, label %if.then.i365.sw.bb9.i_crit_edge457
    i8 101, label %if.then.i365.sw.bb9.i_crit_edge458
    i8 85, label %if.then.i365.sw.bb9.i_crit_edge459
    i8 -27, label %if.then.i365.sw.bb9.i_crit_edge460
    i8 -43, label %if.then.i365.sw.bb9.i_crit_edge461
    i8 37, label %if.then.i365.sw.bb9.i_crit_edge462
    i8 21, label %if.then.i365.sw.bb9.i_crit_edge463
    i8 -89, label %if.then.i365.sw.bb10.i_crit_edge
    i8 -105, label %if.then.i365.sw.bb10.i_crit_edge464
    i8 103, label %if.then.i365.sw.bb10.i_crit_edge465
    i8 87, label %if.then.i365.sw.bb10.i_crit_edge466
    i8 -25, label %if.then.i365.sw.bb10.i_crit_edge467
    i8 -41, label %if.then.i365.sw.bb10.i_crit_edge468
    i8 39, label %if.then.i365.sw.bb10.i_crit_edge469
    i8 23, label %if.then.i365.sw.bb10.i_crit_edge470
    i8 72, label %if.then.i365.sw.bb11.i_crit_edge
    i8 68, label %if.then.i365.sw.bb11.i_crit_edge471
    i8 64, label %if.then.i365.sw.bb11.i_crit_edge472
    i8 8, label %if.then.i365.sw.bb11.i_crit_edge473
    i8 4, label %if.then.i365.sw.bb11.i_crit_edge474
    i8 0, label %if.then.i365.sw.bb11.i_crit_edge475
    i8 -120, label %if.then.i365.sw.bb11.i_crit_edge476
    i8 -124, label %if.then.i365.sw.bb11.i_crit_edge477
    i8 -128, label %if.then.i365.sw.bb11.i_crit_edge478
    i8 -56, label %if.then.i365.sw.bb11.i_crit_edge479
    i8 -60, label %if.then.i365.sw.bb11.i_crit_edge480
    i8 -64, label %if.then.i365.sw.bb11.i_crit_edge481
    i8 112, label %if.then.i365.sw.bb12.i_crit_edge
    i8 48, label %if.then.i365.sw.bb12.i_crit_edge482
    i8 49, label %if.then.i365.sw.bb13.i_crit_edge
    i8 -79, label %if.then.i365.sw.bb13.i_crit_edge483
    i8 50, label %if.then.i365.sw.bb13.i_crit_edge484
    i8 -78, label %if.then.i365.sw.bb13.i_crit_edge485
    i8 53, label %if.then.i365.sw.bb14.i_crit_edge
    i8 -66, label %if.then.i365.sw.bb14.i_crit_edge486
    i8 117, label %sw.bb15.i
    i8 51, label %if.then.i365.sw.bb16.i_crit_edge
    i8 115, label %if.then.i365.sw.bb16.i_crit_edge487
    i8 119, label %if.then.i365.sw.bb17.i_crit_edge
    i8 -73, label %if.then.i365.sw.bb17.i_crit_edge488
    i8 61, label %sw.bb18.i
    i8 -8, label %if.then.i365.sw.bb19.i_crit_edge
    i8 120, label %if.then.i365.sw.bb19.i_crit_edge489
  ]

if.then.i365.sw.bb19.i_crit_edge489:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb19.i

if.then.i365.sw.bb19.i_crit_edge:                 ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb19.i

if.then.i365.sw.bb17.i_crit_edge488:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb17.i

if.then.i365.sw.bb17.i_crit_edge:                 ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb17.i

if.then.i365.sw.bb16.i_crit_edge487:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb16.i

if.then.i365.sw.bb16.i_crit_edge:                 ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb16.i

if.then.i365.sw.bb14.i_crit_edge486:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb14.i

if.then.i365.sw.bb14.i_crit_edge:                 ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb14.i

if.then.i365.sw.bb13.i_crit_edge485:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb13.i

if.then.i365.sw.bb13.i_crit_edge484:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb13.i

if.then.i365.sw.bb13.i_crit_edge483:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb13.i

if.then.i365.sw.bb13.i_crit_edge:                 ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb13.i

if.then.i365.sw.bb12.i_crit_edge482:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb12.i

if.then.i365.sw.bb12.i_crit_edge:                 ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb12.i

if.then.i365.sw.bb11.i_crit_edge481:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb11.i

if.then.i365.sw.bb11.i_crit_edge480:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb11.i

if.then.i365.sw.bb11.i_crit_edge479:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb11.i

if.then.i365.sw.bb11.i_crit_edge478:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb11.i

if.then.i365.sw.bb11.i_crit_edge477:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb11.i

if.then.i365.sw.bb11.i_crit_edge476:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb11.i

if.then.i365.sw.bb11.i_crit_edge475:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb11.i

if.then.i365.sw.bb11.i_crit_edge474:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb11.i

if.then.i365.sw.bb11.i_crit_edge473:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb11.i

if.then.i365.sw.bb11.i_crit_edge472:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb11.i

if.then.i365.sw.bb11.i_crit_edge471:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb11.i

if.then.i365.sw.bb11.i_crit_edge:                 ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb11.i

if.then.i365.sw.bb10.i_crit_edge470:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb10.i

if.then.i365.sw.bb10.i_crit_edge469:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb10.i

if.then.i365.sw.bb10.i_crit_edge468:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb10.i

if.then.i365.sw.bb10.i_crit_edge467:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb10.i

if.then.i365.sw.bb10.i_crit_edge466:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb10.i

if.then.i365.sw.bb10.i_crit_edge465:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb10.i

if.then.i365.sw.bb10.i_crit_edge464:              ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb10.i

if.then.i365.sw.bb10.i_crit_edge:                 ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb10.i

if.then.i365.sw.bb9.i_crit_edge463:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb9.i

if.then.i365.sw.bb9.i_crit_edge462:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb9.i

if.then.i365.sw.bb9.i_crit_edge461:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb9.i

if.then.i365.sw.bb9.i_crit_edge460:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb9.i

if.then.i365.sw.bb9.i_crit_edge459:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb9.i

if.then.i365.sw.bb9.i_crit_edge458:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb9.i

if.then.i365.sw.bb9.i_crit_edge457:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb9.i

if.then.i365.sw.bb9.i_crit_edge:                  ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb9.i

if.then.i365.sw.bb8.i_crit_edge456:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb8.i

if.then.i365.sw.bb8.i_crit_edge455:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb8.i

if.then.i365.sw.bb8.i_crit_edge454:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb8.i

if.then.i365.sw.bb8.i_crit_edge453:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb8.i

if.then.i365.sw.bb8.i_crit_edge452:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb8.i

if.then.i365.sw.bb8.i_crit_edge451:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb8.i

if.then.i365.sw.bb8.i_crit_edge450:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb8.i

if.then.i365.sw.bb8.i_crit_edge:                  ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb8.i

if.then.i365.sw.bb7.i_crit_edge449:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb7.i

if.then.i365.sw.bb7.i_crit_edge448:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb7.i

if.then.i365.sw.bb7.i_crit_edge447:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb7.i

if.then.i365.sw.bb7.i_crit_edge446:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb7.i

if.then.i365.sw.bb7.i_crit_edge445:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb7.i

if.then.i365.sw.bb7.i_crit_edge444:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb7.i

if.then.i365.sw.bb7.i_crit_edge443:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb7.i

if.then.i365.sw.bb7.i_crit_edge:                  ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb7.i

if.then.i365.sw.bb6.i_crit_edge442:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb6.i

if.then.i365.sw.bb6.i_crit_edge441:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb6.i

if.then.i365.sw.bb6.i_crit_edge440:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb6.i

if.then.i365.sw.bb6.i_crit_edge439:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb6.i

if.then.i365.sw.bb6.i_crit_edge438:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb6.i

if.then.i365.sw.bb6.i_crit_edge437:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb6.i

if.then.i365.sw.bb6.i_crit_edge436:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb6.i

if.then.i365.sw.bb6.i_crit_edge:                  ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb6.i

if.then.i365.sw.bb5.i_crit_edge435:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb5.i

if.then.i365.sw.bb5.i_crit_edge434:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb5.i

if.then.i365.sw.bb5.i_crit_edge433:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb5.i

if.then.i365.sw.bb5.i_crit_edge432:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb5.i

if.then.i365.sw.bb5.i_crit_edge431:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb5.i

if.then.i365.sw.bb5.i_crit_edge430:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb5.i

if.then.i365.sw.bb5.i_crit_edge429:               ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb5.i

if.then.i365.sw.bb5.i_crit_edge:                  ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb5.i

if.then.i365.si_vm_decode_fault.exit_crit_edge428: ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

if.then.i365.si_vm_decode_fault.exit_crit_edge427: ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

if.then.i365.si_vm_decode_fault.exit_crit_edge426: ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

if.then.i365.si_vm_decode_fault.exit_crit_edge425: ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

if.then.i365.si_vm_decode_fault.exit_crit_edge424: ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

if.then.i365.si_vm_decode_fault.exit_crit_edge423: ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

if.then.i365.si_vm_decode_fault.exit_crit_edge422: ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

if.then.i365.si_vm_decode_fault.exit_crit_edge:   ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

sw.bb5.i:                                         ; preds = %if.then.i365.sw.bb5.i_crit_edge, %if.then.i365.sw.bb5.i_crit_edge429, %if.then.i365.sw.bb5.i_crit_edge430, %if.then.i365.sw.bb5.i_crit_edge431, %if.then.i365.sw.bb5.i_crit_edge432, %if.then.i365.sw.bb5.i_crit_edge433, %if.then.i365.sw.bb5.i_crit_edge434, %if.then.i365.sw.bb5.i_crit_edge435
  br label %si_vm_decode_fault.exit

sw.bb6.i:                                         ; preds = %if.then.i365.sw.bb6.i_crit_edge, %if.then.i365.sw.bb6.i_crit_edge436, %if.then.i365.sw.bb6.i_crit_edge437, %if.then.i365.sw.bb6.i_crit_edge438, %if.then.i365.sw.bb6.i_crit_edge439, %if.then.i365.sw.bb6.i_crit_edge440, %if.then.i365.sw.bb6.i_crit_edge441, %if.then.i365.sw.bb6.i_crit_edge442
  br label %si_vm_decode_fault.exit

sw.bb7.i:                                         ; preds = %if.then.i365.sw.bb7.i_crit_edge, %if.then.i365.sw.bb7.i_crit_edge443, %if.then.i365.sw.bb7.i_crit_edge444, %if.then.i365.sw.bb7.i_crit_edge445, %if.then.i365.sw.bb7.i_crit_edge446, %if.then.i365.sw.bb7.i_crit_edge447, %if.then.i365.sw.bb7.i_crit_edge448, %if.then.i365.sw.bb7.i_crit_edge449
  br label %si_vm_decode_fault.exit

sw.bb8.i:                                         ; preds = %if.then.i365.sw.bb8.i_crit_edge, %if.then.i365.sw.bb8.i_crit_edge450, %if.then.i365.sw.bb8.i_crit_edge451, %if.then.i365.sw.bb8.i_crit_edge452, %if.then.i365.sw.bb8.i_crit_edge453, %if.then.i365.sw.bb8.i_crit_edge454, %if.then.i365.sw.bb8.i_crit_edge455, %if.then.i365.sw.bb8.i_crit_edge456
  br label %si_vm_decode_fault.exit

sw.bb9.i:                                         ; preds = %if.then.i365.sw.bb9.i_crit_edge, %if.then.i365.sw.bb9.i_crit_edge457, %if.then.i365.sw.bb9.i_crit_edge458, %if.then.i365.sw.bb9.i_crit_edge459, %if.then.i365.sw.bb9.i_crit_edge460, %if.then.i365.sw.bb9.i_crit_edge461, %if.then.i365.sw.bb9.i_crit_edge462, %if.then.i365.sw.bb9.i_crit_edge463
  br label %si_vm_decode_fault.exit

sw.bb10.i:                                        ; preds = %if.then.i365.sw.bb10.i_crit_edge, %if.then.i365.sw.bb10.i_crit_edge464, %if.then.i365.sw.bb10.i_crit_edge465, %if.then.i365.sw.bb10.i_crit_edge466, %if.then.i365.sw.bb10.i_crit_edge467, %if.then.i365.sw.bb10.i_crit_edge468, %if.then.i365.sw.bb10.i_crit_edge469, %if.then.i365.sw.bb10.i_crit_edge470
  br label %si_vm_decode_fault.exit

sw.bb11.i:                                        ; preds = %if.then.i365.sw.bb11.i_crit_edge, %if.then.i365.sw.bb11.i_crit_edge471, %if.then.i365.sw.bb11.i_crit_edge472, %if.then.i365.sw.bb11.i_crit_edge473, %if.then.i365.sw.bb11.i_crit_edge474, %if.then.i365.sw.bb11.i_crit_edge475, %if.then.i365.sw.bb11.i_crit_edge476, %if.then.i365.sw.bb11.i_crit_edge477, %if.then.i365.sw.bb11.i_crit_edge478, %if.then.i365.sw.bb11.i_crit_edge479, %if.then.i365.sw.bb11.i_crit_edge480, %if.then.i365.sw.bb11.i_crit_edge481
  br label %si_vm_decode_fault.exit

sw.bb12.i:                                        ; preds = %if.then.i365.sw.bb12.i_crit_edge, %if.then.i365.sw.bb12.i_crit_edge482
  br label %si_vm_decode_fault.exit

sw.bb13.i:                                        ; preds = %if.then.i365.sw.bb13.i_crit_edge, %if.then.i365.sw.bb13.i_crit_edge483, %if.then.i365.sw.bb13.i_crit_edge484, %if.then.i365.sw.bb13.i_crit_edge485
  br label %si_vm_decode_fault.exit

sw.bb14.i:                                        ; preds = %if.then.i365.sw.bb14.i_crit_edge, %if.then.i365.sw.bb14.i_crit_edge486
  br label %si_vm_decode_fault.exit

sw.bb15.i:                                        ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

sw.bb16.i:                                        ; preds = %if.then.i365.sw.bb16.i_crit_edge, %if.then.i365.sw.bb16.i_crit_edge487
  br label %si_vm_decode_fault.exit

sw.bb17.i:                                        ; preds = %if.then.i365.sw.bb17.i_crit_edge, %if.then.i365.sw.bb17.i_crit_edge488
  br label %si_vm_decode_fault.exit

sw.bb18.i:                                        ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

sw.bb19.i:                                        ; preds = %if.then.i365.sw.bb19.i_crit_edge, %if.then.i365.sw.bb19.i_crit_edge489
  br label %si_vm_decode_fault.exit

sw.default.i:                                     ; preds = %if.then.i365
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

if.else.i366:                                     ; preds = %do.end90
  %93 = zext i8 %trunc44.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %93, ptr @__sancov_gen_cov_switch_values.280)
  switch i8 %trunc44.i, label %sw.default36.i [
    i8 32, label %if.else.i366.si_vm_decode_fault.exit_crit_edge
    i8 16, label %if.else.i366.si_vm_decode_fault.exit_crit_edge490
    i8 96, label %if.else.i366.si_vm_decode_fault.exit_crit_edge491
    i8 80, label %if.else.i366.si_vm_decode_fault.exit_crit_edge492
    i8 -96, label %if.else.i366.si_vm_decode_fault.exit_crit_edge493
    i8 -112, label %if.else.i366.si_vm_decode_fault.exit_crit_edge494
    i8 -32, label %if.else.i366.si_vm_decode_fault.exit_crit_edge495
    i8 -48, label %if.else.i366.si_vm_decode_fault.exit_crit_edge496
    i8 33, label %if.else.i366.sw.bb21.i_crit_edge
    i8 17, label %if.else.i366.sw.bb21.i_crit_edge497
    i8 97, label %if.else.i366.sw.bb21.i_crit_edge498
    i8 81, label %if.else.i366.sw.bb21.i_crit_edge499
    i8 -95, label %if.else.i366.sw.bb21.i_crit_edge500
    i8 -111, label %if.else.i366.sw.bb21.i_crit_edge501
    i8 -31, label %if.else.i366.sw.bb21.i_crit_edge502
    i8 -47, label %if.else.i366.sw.bb21.i_crit_edge503
    i8 34, label %if.else.i366.sw.bb22.i_crit_edge
    i8 18, label %if.else.i366.sw.bb22.i_crit_edge504
    i8 98, label %if.else.i366.sw.bb22.i_crit_edge505
    i8 82, label %if.else.i366.sw.bb22.i_crit_edge506
    i8 -94, label %if.else.i366.sw.bb22.i_crit_edge507
    i8 -110, label %if.else.i366.sw.bb22.i_crit_edge508
    i8 -30, label %if.else.i366.sw.bb22.i_crit_edge509
    i8 -46, label %if.else.i366.sw.bb22.i_crit_edge510
    i8 35, label %if.else.i366.sw.bb23.i_crit_edge
    i8 19, label %if.else.i366.sw.bb23.i_crit_edge511
    i8 99, label %if.else.i366.sw.bb23.i_crit_edge512
    i8 83, label %if.else.i366.sw.bb23.i_crit_edge513
    i8 -93, label %if.else.i366.sw.bb23.i_crit_edge514
    i8 -109, label %if.else.i366.sw.bb23.i_crit_edge515
    i8 -29, label %if.else.i366.sw.bb23.i_crit_edge516
    i8 -45, label %if.else.i366.sw.bb23.i_crit_edge517
    i8 36, label %if.else.i366.sw.bb24.i_crit_edge
    i8 20, label %if.else.i366.sw.bb24.i_crit_edge518
    i8 100, label %if.else.i366.sw.bb24.i_crit_edge519
    i8 84, label %if.else.i366.sw.bb24.i_crit_edge520
    i8 -92, label %if.else.i366.sw.bb24.i_crit_edge521
    i8 -108, label %if.else.i366.sw.bb24.i_crit_edge522
    i8 -28, label %if.else.i366.sw.bb24.i_crit_edge523
    i8 -44, label %if.else.i366.sw.bb24.i_crit_edge524
    i8 37, label %if.else.i366.sw.bb25.i_crit_edge
    i8 21, label %if.else.i366.sw.bb25.i_crit_edge525
    i8 101, label %if.else.i366.sw.bb25.i_crit_edge526
    i8 85, label %if.else.i366.sw.bb25.i_crit_edge527
    i8 -91, label %if.else.i366.sw.bb25.i_crit_edge528
    i8 -107, label %if.else.i366.sw.bb25.i_crit_edge529
    i8 -27, label %if.else.i366.sw.bb25.i_crit_edge530
    i8 -43, label %if.else.i366.sw.bb25.i_crit_edge531
    i8 39, label %if.else.i366.sw.bb26.i_crit_edge
    i8 23, label %if.else.i366.sw.bb26.i_crit_edge532
    i8 103, label %if.else.i366.sw.bb26.i_crit_edge533
    i8 87, label %if.else.i366.sw.bb26.i_crit_edge534
    i8 -89, label %if.else.i366.sw.bb26.i_crit_edge535
    i8 -105, label %if.else.i366.sw.bb26.i_crit_edge536
    i8 -25, label %if.else.i366.sw.bb26.i_crit_edge537
    i8 -41, label %if.else.i366.sw.bb26.i_crit_edge538
    i8 72, label %if.else.i366.sw.bb27.i_crit_edge
    i8 68, label %if.else.i366.sw.bb27.i_crit_edge539
    i8 8, label %if.else.i366.sw.bb27.i_crit_edge540
    i8 4, label %if.else.i366.sw.bb27.i_crit_edge541
    i8 -120, label %if.else.i366.sw.bb27.i_crit_edge542
    i8 -124, label %if.else.i366.sw.bb27.i_crit_edge543
    i8 -56, label %if.else.i366.sw.bb27.i_crit_edge544
    i8 -60, label %if.else.i366.sw.bb27.i_crit_edge545
    i8 112, label %if.else.i366.sw.bb28.i_crit_edge
    i8 48, label %if.else.i366.sw.bb28.i_crit_edge546
    i8 49, label %if.else.i366.sw.bb29.i_crit_edge
    i8 -79, label %if.else.i366.sw.bb29.i_crit_edge547
    i8 50, label %if.else.i366.sw.bb29.i_crit_edge548
    i8 -78, label %if.else.i366.sw.bb29.i_crit_edge549
    i8 53, label %sw.bb30.i
    i8 117, label %sw.bb31.i
    i8 51, label %if.else.i366.sw.bb32.i_crit_edge
    i8 115, label %if.else.i366.sw.bb32.i_crit_edge550
    i8 119, label %if.else.i366.sw.bb33.i_crit_edge
    i8 -73, label %if.else.i366.sw.bb33.i_crit_edge551
    i8 61, label %sw.bb34.i
    i8 -8, label %if.else.i366.sw.bb35.i_crit_edge
    i8 120, label %if.else.i366.sw.bb35.i_crit_edge552
  ]

if.else.i366.sw.bb35.i_crit_edge552:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb35.i

if.else.i366.sw.bb35.i_crit_edge:                 ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb35.i

if.else.i366.sw.bb33.i_crit_edge551:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb33.i

if.else.i366.sw.bb33.i_crit_edge:                 ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb33.i

if.else.i366.sw.bb32.i_crit_edge550:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb32.i

if.else.i366.sw.bb32.i_crit_edge:                 ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb32.i

if.else.i366.sw.bb29.i_crit_edge549:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb29.i

if.else.i366.sw.bb29.i_crit_edge548:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb29.i

if.else.i366.sw.bb29.i_crit_edge547:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb29.i

if.else.i366.sw.bb29.i_crit_edge:                 ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb29.i

if.else.i366.sw.bb28.i_crit_edge546:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb28.i

if.else.i366.sw.bb28.i_crit_edge:                 ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb28.i

if.else.i366.sw.bb27.i_crit_edge545:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb27.i

if.else.i366.sw.bb27.i_crit_edge544:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb27.i

if.else.i366.sw.bb27.i_crit_edge543:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb27.i

if.else.i366.sw.bb27.i_crit_edge542:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb27.i

if.else.i366.sw.bb27.i_crit_edge541:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb27.i

if.else.i366.sw.bb27.i_crit_edge540:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb27.i

if.else.i366.sw.bb27.i_crit_edge539:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb27.i

if.else.i366.sw.bb27.i_crit_edge:                 ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb27.i

if.else.i366.sw.bb26.i_crit_edge538:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb26.i

if.else.i366.sw.bb26.i_crit_edge537:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb26.i

if.else.i366.sw.bb26.i_crit_edge536:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb26.i

if.else.i366.sw.bb26.i_crit_edge535:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb26.i

if.else.i366.sw.bb26.i_crit_edge534:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb26.i

if.else.i366.sw.bb26.i_crit_edge533:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb26.i

if.else.i366.sw.bb26.i_crit_edge532:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb26.i

if.else.i366.sw.bb26.i_crit_edge:                 ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb26.i

if.else.i366.sw.bb25.i_crit_edge531:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb25.i

if.else.i366.sw.bb25.i_crit_edge530:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb25.i

if.else.i366.sw.bb25.i_crit_edge529:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb25.i

if.else.i366.sw.bb25.i_crit_edge528:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb25.i

if.else.i366.sw.bb25.i_crit_edge527:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb25.i

if.else.i366.sw.bb25.i_crit_edge526:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb25.i

if.else.i366.sw.bb25.i_crit_edge525:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb25.i

if.else.i366.sw.bb25.i_crit_edge:                 ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb25.i

if.else.i366.sw.bb24.i_crit_edge524:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb24.i

if.else.i366.sw.bb24.i_crit_edge523:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb24.i

if.else.i366.sw.bb24.i_crit_edge522:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb24.i

if.else.i366.sw.bb24.i_crit_edge521:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb24.i

if.else.i366.sw.bb24.i_crit_edge520:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb24.i

if.else.i366.sw.bb24.i_crit_edge519:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb24.i

if.else.i366.sw.bb24.i_crit_edge518:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb24.i

if.else.i366.sw.bb24.i_crit_edge:                 ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb24.i

if.else.i366.sw.bb23.i_crit_edge517:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb23.i

if.else.i366.sw.bb23.i_crit_edge516:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb23.i

if.else.i366.sw.bb23.i_crit_edge515:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb23.i

if.else.i366.sw.bb23.i_crit_edge514:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb23.i

if.else.i366.sw.bb23.i_crit_edge513:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb23.i

if.else.i366.sw.bb23.i_crit_edge512:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb23.i

if.else.i366.sw.bb23.i_crit_edge511:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb23.i

if.else.i366.sw.bb23.i_crit_edge:                 ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb23.i

if.else.i366.sw.bb22.i_crit_edge510:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb22.i

if.else.i366.sw.bb22.i_crit_edge509:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb22.i

if.else.i366.sw.bb22.i_crit_edge508:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb22.i

if.else.i366.sw.bb22.i_crit_edge507:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb22.i

if.else.i366.sw.bb22.i_crit_edge506:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb22.i

if.else.i366.sw.bb22.i_crit_edge505:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb22.i

if.else.i366.sw.bb22.i_crit_edge504:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb22.i

if.else.i366.sw.bb22.i_crit_edge:                 ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb22.i

if.else.i366.sw.bb21.i_crit_edge503:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb21.i

if.else.i366.sw.bb21.i_crit_edge502:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb21.i

if.else.i366.sw.bb21.i_crit_edge501:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb21.i

if.else.i366.sw.bb21.i_crit_edge500:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb21.i

if.else.i366.sw.bb21.i_crit_edge499:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb21.i

if.else.i366.sw.bb21.i_crit_edge498:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb21.i

if.else.i366.sw.bb21.i_crit_edge497:              ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb21.i

if.else.i366.sw.bb21.i_crit_edge:                 ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb21.i

if.else.i366.si_vm_decode_fault.exit_crit_edge496: ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

if.else.i366.si_vm_decode_fault.exit_crit_edge495: ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

if.else.i366.si_vm_decode_fault.exit_crit_edge494: ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

if.else.i366.si_vm_decode_fault.exit_crit_edge493: ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

if.else.i366.si_vm_decode_fault.exit_crit_edge492: ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

if.else.i366.si_vm_decode_fault.exit_crit_edge491: ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

if.else.i366.si_vm_decode_fault.exit_crit_edge490: ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

if.else.i366.si_vm_decode_fault.exit_crit_edge:   ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

sw.bb21.i:                                        ; preds = %if.else.i366.sw.bb21.i_crit_edge, %if.else.i366.sw.bb21.i_crit_edge497, %if.else.i366.sw.bb21.i_crit_edge498, %if.else.i366.sw.bb21.i_crit_edge499, %if.else.i366.sw.bb21.i_crit_edge500, %if.else.i366.sw.bb21.i_crit_edge501, %if.else.i366.sw.bb21.i_crit_edge502, %if.else.i366.sw.bb21.i_crit_edge503
  br label %si_vm_decode_fault.exit

sw.bb22.i:                                        ; preds = %if.else.i366.sw.bb22.i_crit_edge, %if.else.i366.sw.bb22.i_crit_edge504, %if.else.i366.sw.bb22.i_crit_edge505, %if.else.i366.sw.bb22.i_crit_edge506, %if.else.i366.sw.bb22.i_crit_edge507, %if.else.i366.sw.bb22.i_crit_edge508, %if.else.i366.sw.bb22.i_crit_edge509, %if.else.i366.sw.bb22.i_crit_edge510
  br label %si_vm_decode_fault.exit

sw.bb23.i:                                        ; preds = %if.else.i366.sw.bb23.i_crit_edge, %if.else.i366.sw.bb23.i_crit_edge511, %if.else.i366.sw.bb23.i_crit_edge512, %if.else.i366.sw.bb23.i_crit_edge513, %if.else.i366.sw.bb23.i_crit_edge514, %if.else.i366.sw.bb23.i_crit_edge515, %if.else.i366.sw.bb23.i_crit_edge516, %if.else.i366.sw.bb23.i_crit_edge517
  br label %si_vm_decode_fault.exit

sw.bb24.i:                                        ; preds = %if.else.i366.sw.bb24.i_crit_edge, %if.else.i366.sw.bb24.i_crit_edge518, %if.else.i366.sw.bb24.i_crit_edge519, %if.else.i366.sw.bb24.i_crit_edge520, %if.else.i366.sw.bb24.i_crit_edge521, %if.else.i366.sw.bb24.i_crit_edge522, %if.else.i366.sw.bb24.i_crit_edge523, %if.else.i366.sw.bb24.i_crit_edge524
  br label %si_vm_decode_fault.exit

sw.bb25.i:                                        ; preds = %if.else.i366.sw.bb25.i_crit_edge, %if.else.i366.sw.bb25.i_crit_edge525, %if.else.i366.sw.bb25.i_crit_edge526, %if.else.i366.sw.bb25.i_crit_edge527, %if.else.i366.sw.bb25.i_crit_edge528, %if.else.i366.sw.bb25.i_crit_edge529, %if.else.i366.sw.bb25.i_crit_edge530, %if.else.i366.sw.bb25.i_crit_edge531
  br label %si_vm_decode_fault.exit

sw.bb26.i:                                        ; preds = %if.else.i366.sw.bb26.i_crit_edge, %if.else.i366.sw.bb26.i_crit_edge532, %if.else.i366.sw.bb26.i_crit_edge533, %if.else.i366.sw.bb26.i_crit_edge534, %if.else.i366.sw.bb26.i_crit_edge535, %if.else.i366.sw.bb26.i_crit_edge536, %if.else.i366.sw.bb26.i_crit_edge537, %if.else.i366.sw.bb26.i_crit_edge538
  br label %si_vm_decode_fault.exit

sw.bb27.i:                                        ; preds = %if.else.i366.sw.bb27.i_crit_edge, %if.else.i366.sw.bb27.i_crit_edge539, %if.else.i366.sw.bb27.i_crit_edge540, %if.else.i366.sw.bb27.i_crit_edge541, %if.else.i366.sw.bb27.i_crit_edge542, %if.else.i366.sw.bb27.i_crit_edge543, %if.else.i366.sw.bb27.i_crit_edge544, %if.else.i366.sw.bb27.i_crit_edge545
  br label %si_vm_decode_fault.exit

sw.bb28.i:                                        ; preds = %if.else.i366.sw.bb28.i_crit_edge, %if.else.i366.sw.bb28.i_crit_edge546
  br label %si_vm_decode_fault.exit

sw.bb29.i:                                        ; preds = %if.else.i366.sw.bb29.i_crit_edge, %if.else.i366.sw.bb29.i_crit_edge547, %if.else.i366.sw.bb29.i_crit_edge548, %if.else.i366.sw.bb29.i_crit_edge549
  br label %si_vm_decode_fault.exit

sw.bb30.i:                                        ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

sw.bb31.i:                                        ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

sw.bb32.i:                                        ; preds = %if.else.i366.sw.bb32.i_crit_edge, %if.else.i366.sw.bb32.i_crit_edge550
  br label %si_vm_decode_fault.exit

sw.bb33.i:                                        ; preds = %if.else.i366.sw.bb33.i_crit_edge, %if.else.i366.sw.bb33.i_crit_edge551
  br label %si_vm_decode_fault.exit

sw.bb34.i:                                        ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

sw.bb35.i:                                        ; preds = %if.else.i366.sw.bb35.i_crit_edge, %if.else.i366.sw.bb35.i_crit_edge552
  br label %si_vm_decode_fault.exit

sw.default36.i:                                   ; preds = %if.else.i366
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vm_decode_fault.exit

si_vm_decode_fault.exit:                          ; preds = %sw.default36.i, %sw.bb35.i, %sw.bb34.i, %sw.bb33.i, %sw.bb32.i, %sw.bb31.i, %sw.bb30.i, %sw.bb29.i, %sw.bb28.i, %sw.bb27.i, %sw.bb26.i, %sw.bb25.i, %sw.bb24.i, %sw.bb23.i, %sw.bb22.i, %sw.bb21.i, %if.else.i366.si_vm_decode_fault.exit_crit_edge, %if.else.i366.si_vm_decode_fault.exit_crit_edge490, %if.else.i366.si_vm_decode_fault.exit_crit_edge491, %if.else.i366.si_vm_decode_fault.exit_crit_edge492, %if.else.i366.si_vm_decode_fault.exit_crit_edge493, %if.else.i366.si_vm_decode_fault.exit_crit_edge494, %if.else.i366.si_vm_decode_fault.exit_crit_edge495, %if.else.i366.si_vm_decode_fault.exit_crit_edge496, %sw.default.i, %sw.bb19.i, %sw.bb18.i, %sw.bb17.i, %sw.bb16.i, %sw.bb15.i, %sw.bb14.i, %sw.bb13.i, %sw.bb12.i, %sw.bb11.i, %sw.bb10.i, %sw.bb9.i, %sw.bb8.i, %sw.bb7.i, %sw.bb6.i, %sw.bb5.i, %if.then.i365.si_vm_decode_fault.exit_crit_edge, %if.then.i365.si_vm_decode_fault.exit_crit_edge422, %if.then.i365.si_vm_decode_fault.exit_crit_edge423, %if.then.i365.si_vm_decode_fault.exit_crit_edge424, %if.then.i365.si_vm_decode_fault.exit_crit_edge425, %if.then.i365.si_vm_decode_fault.exit_crit_edge426, %if.then.i365.si_vm_decode_fault.exit_crit_edge427, %if.then.i365.si_vm_decode_fault.exit_crit_edge428
  %block.0.i = phi ptr [ @.str.117, %sw.default.i ], [ @.str.116, %sw.bb19.i ], [ @.str.115, %sw.bb18.i ], [ @.str.114, %sw.bb17.i ], [ @.str.113, %sw.bb16.i ], [ @.str.112, %sw.bb15.i ], [ @.str.111, %sw.bb14.i ], [ @.str.110, %sw.bb13.i ], [ @.str.109, %sw.bb12.i ], [ @.str.108, %sw.bb11.i ], [ @.str.107, %sw.bb10.i ], [ @.str.106, %sw.bb9.i ], [ @.str.105, %sw.bb8.i ], [ @.str.104, %sw.bb7.i ], [ @.str.103, %sw.bb6.i ], [ @.str.102, %sw.bb5.i ], [ @.str.117, %sw.default36.i ], [ @.str.116, %sw.bb35.i ], [ @.str.115, %sw.bb34.i ], [ @.str.114, %sw.bb33.i ], [ @.str.113, %sw.bb32.i ], [ @.str.112, %sw.bb31.i ], [ @.str.111, %sw.bb30.i ], [ @.str.110, %sw.bb29.i ], [ @.str.109, %sw.bb28.i ], [ @.str.108, %sw.bb27.i ], [ @.str.107, %sw.bb26.i ], [ @.str.106, %sw.bb25.i ], [ @.str.105, %sw.bb24.i ], [ @.str.104, %sw.bb23.i ], [ @.str.103, %sw.bb22.i ], [ @.str.102, %sw.bb21.i ], [ @.str.101, %if.then.i365.si_vm_decode_fault.exit_crit_edge ], [ @.str.101, %if.then.i365.si_vm_decode_fault.exit_crit_edge422 ], [ @.str.101, %if.then.i365.si_vm_decode_fault.exit_crit_edge423 ], [ @.str.101, %if.then.i365.si_vm_decode_fault.exit_crit_edge424 ], [ @.str.101, %if.then.i365.si_vm_decode_fault.exit_crit_edge425 ], [ @.str.101, %if.then.i365.si_vm_decode_fault.exit_crit_edge426 ], [ @.str.101, %if.then.i365.si_vm_decode_fault.exit_crit_edge427 ], [ @.str.101, %if.then.i365.si_vm_decode_fault.exit_crit_edge428 ], [ @.str.101, %if.else.i366.si_vm_decode_fault.exit_crit_edge ], [ @.str.101, %if.else.i366.si_vm_decode_fault.exit_crit_edge490 ], [ @.str.101, %if.else.i366.si_vm_decode_fault.exit_crit_edge491 ], [ @.str.101, %if.else.i366.si_vm_decode_fault.exit_crit_edge492 ], [ @.str.101, %if.else.i366.si_vm_decode_fault.exit_crit_edge493 ], [ @.str.101, %if.else.i366.si_vm_decode_fault.exit_crit_edge494 ], [ @.str.101, %if.else.i366.si_vm_decode_fault.exit_crit_edge495 ], [ @.str.101, %if.else.i366.si_vm_decode_fault.exit_crit_edge496 ]
  %shr.i = and i32 %and.i363, 255
  %and3.i = and i32 %77, 15
  %and1.i = lshr i32 %77, 25
  %shr2.i = and i32 %and1.i, 15
  %and38.i = and i32 %77, 16777216
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and38.i)
  %tobool.not.i367 = icmp eq i32 %and38.i, 0
  %cond.i = select i1 %tobool.not.i367, ptr @.str.121, ptr @.str.120
  %call.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.118, i32 noundef %and3.i, i32 noundef %shr2.i, i32 noundef %73, ptr noundef nonnull %cond.i, ptr noundef nonnull %block.0.i, i32 noundef %shr.i) #18
  br label %sw.epilog116

sw.bb99:                                          ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @radeon_fence_process(ptr noundef %rdev, i32 noundef 0) #14
  br label %sw.epilog116

sw.bb100:                                         ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @radeon_fence_process(ptr noundef %rdev, i32 noundef 1) #14
  br label %sw.epilog116

sw.bb101:                                         ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @radeon_fence_process(ptr noundef %rdev, i32 noundef 2) #14
  br label %sw.epilog116

sw.bb102:                                         ; preds = %while.body
  %94 = lshr i32 %45, 24
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.49) #14
  %trunc334 = trunc i32 %94 to i8
  %95 = zext i8 %trunc334 to i64
  call void @__sanitizer_cov_trace_switch(i64 %95, ptr @__sancov_gen_cov_switch_values.281)
  switch i8 %trunc334, label %sw.bb102.sw.epilog116_crit_edge [
    i8 0, label %sw.bb103
    i8 1, label %sw.bb104
    i8 2, label %sw.bb105
  ]

sw.bb102.sw.epilog116_crit_edge:                  ; preds = %sw.bb102
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog116

sw.bb103:                                         ; preds = %sw.bb102
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @radeon_fence_process(ptr noundef %rdev, i32 noundef 0) #14
  br label %sw.epilog116

sw.bb104:                                         ; preds = %sw.bb102
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @radeon_fence_process(ptr noundef %rdev, i32 noundef 1) #14
  br label %sw.epilog116

sw.bb105:                                         ; preds = %sw.bb102
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @radeon_fence_process(ptr noundef %rdev, i32 noundef 2) #14
  br label %sw.epilog116

sw.bb106:                                         ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.50) #14
  tail call void @radeon_fence_process(ptr noundef %rdev, i32 noundef 3) #14
  br label %sw.epilog116

sw.bb107:                                         ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.51) #14
  %96 = ptrtoint ptr %high_to_low113 to i32
  call void @__asan_store1_noabort(i32 %96)
  store i8 0, ptr %high_to_low113, align 4
  br label %sw.epilog116

sw.bb109:                                         ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.52) #14
  %97 = ptrtoint ptr %high_to_low113 to i32
  call void @__asan_store1_noabort(i32 %97)
  store i8 1, ptr %high_to_low113, align 4
  br label %sw.epilog116

sw.bb114:                                         ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.53) #14
  br label %sw.epilog116

sw.bb115:                                         ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.54) #14
  tail call void @radeon_fence_process(ptr noundef %rdev, i32 noundef 4) #14
  br label %sw.epilog116

sw.default:                                       ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.32, i32 noundef %39, i32 noundef %43) #14
  br label %sw.epilog116

sw.epilog116:                                     ; preds = %sw.default, %sw.bb115, %sw.bb114, %sw.bb109, %sw.bb107, %sw.bb106, %sw.bb105, %sw.bb104, %sw.bb103, %sw.bb102.sw.epilog116_crit_edge, %sw.bb101, %sw.bb100, %sw.bb99, %si_vm_decode_fault.exit, %sw.bb79.sw.epilog116_crit_edge, %sw.bb78, %sw.bb76, %if.end71, %if.else64, %if.then53, %sw.bb49.sw.epilog116_crit_edge, %if.end45, %if.else37
  %queue_hotplug.3.off0 = phi i1 [ %queue_hotplug.1.off0404, %sw.default ], [ %queue_hotplug.1.off0404, %sw.bb115 ], [ %queue_hotplug.1.off0404, %sw.bb114 ], [ %queue_hotplug.1.off0404, %sw.bb109 ], [ %queue_hotplug.1.off0404, %sw.bb107 ], [ %queue_hotplug.1.off0404, %sw.bb106 ], [ %queue_hotplug.1.off0404, %sw.bb102.sw.epilog116_crit_edge ], [ %queue_hotplug.1.off0404, %sw.bb105 ], [ %queue_hotplug.1.off0404, %sw.bb104 ], [ %queue_hotplug.1.off0404, %sw.bb103 ], [ %queue_hotplug.1.off0404, %sw.bb101 ], [ %queue_hotplug.1.off0404, %sw.bb100 ], [ %queue_hotplug.1.off0404, %sw.bb99 ], [ %queue_hotplug.1.off0404, %si_vm_decode_fault.exit ], [ %queue_hotplug.1.off0404, %sw.bb78 ], [ %queue_hotplug.1.off0404, %sw.bb76 ], [ %queue_hotplug.2.off0, %if.end71 ], [ %queue_hotplug.1.off0404, %if.else64 ], [ %queue_hotplug.1.off0404, %if.then53 ], [ %queue_hotplug.1.off0404, %sw.bb49.sw.epilog116_crit_edge ], [ %queue_hotplug.1.off0404, %if.end45 ], [ %queue_hotplug.1.off0404, %if.else37 ], [ %queue_hotplug.1.off0404, %sw.bb79.sw.epilog116_crit_edge ]
  %queue_dp.3.off0 = phi i1 [ %queue_dp.1.off0405, %sw.default ], [ %queue_dp.1.off0405, %sw.bb115 ], [ %queue_dp.1.off0405, %sw.bb114 ], [ %queue_dp.1.off0405, %sw.bb109 ], [ %queue_dp.1.off0405, %sw.bb107 ], [ %queue_dp.1.off0405, %sw.bb106 ], [ %queue_dp.1.off0405, %sw.bb102.sw.epilog116_crit_edge ], [ %queue_dp.1.off0405, %sw.bb105 ], [ %queue_dp.1.off0405, %sw.bb104 ], [ %queue_dp.1.off0405, %sw.bb103 ], [ %queue_dp.1.off0405, %sw.bb101 ], [ %queue_dp.1.off0405, %sw.bb100 ], [ %queue_dp.1.off0405, %sw.bb99 ], [ %queue_dp.1.off0405, %si_vm_decode_fault.exit ], [ %queue_dp.1.off0405, %sw.bb78 ], [ %queue_dp.1.off0405, %sw.bb76 ], [ %queue_dp.2.off0, %if.end71 ], [ %queue_dp.1.off0405, %if.else64 ], [ %queue_dp.1.off0405, %if.then53 ], [ %queue_dp.1.off0405, %sw.bb49.sw.epilog116_crit_edge ], [ %queue_dp.1.off0405, %if.end45 ], [ %queue_dp.1.off0405, %if.else37 ], [ %queue_dp.1.off0405, %sw.bb79.sw.epilog116_crit_edge ]
  %queue_thermal.2.off0 = phi i1 [ %queue_thermal.1.off0406, %sw.default ], [ %queue_thermal.1.off0406, %sw.bb115 ], [ %queue_thermal.1.off0406, %sw.bb114 ], [ true, %sw.bb109 ], [ true, %sw.bb107 ], [ %queue_thermal.1.off0406, %sw.bb106 ], [ %queue_thermal.1.off0406, %sw.bb102.sw.epilog116_crit_edge ], [ %queue_thermal.1.off0406, %sw.bb105 ], [ %queue_thermal.1.off0406, %sw.bb104 ], [ %queue_thermal.1.off0406, %sw.bb103 ], [ %queue_thermal.1.off0406, %sw.bb101 ], [ %queue_thermal.1.off0406, %sw.bb100 ], [ %queue_thermal.1.off0406, %sw.bb99 ], [ %queue_thermal.1.off0406, %si_vm_decode_fault.exit ], [ %queue_thermal.1.off0406, %sw.bb78 ], [ %queue_thermal.1.off0406, %sw.bb76 ], [ %queue_thermal.1.off0406, %if.end71 ], [ %queue_thermal.1.off0406, %if.else64 ], [ %queue_thermal.1.off0406, %if.then53 ], [ %queue_thermal.1.off0406, %sw.bb49.sw.epilog116_crit_edge ], [ %queue_thermal.1.off0406, %if.end45 ], [ %queue_thermal.1.off0406, %if.else37 ], [ %queue_thermal.1.off0406, %sw.bb79.sw.epilog116_crit_edge ]
  %add117 = add i32 %rptr.0403, 16
  %98 = ptrtoint ptr %ptr_mask17.i to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load i32, ptr %ptr_mask17.i, align 8
  %and119 = and i32 %99, %add117
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %100 = tail call i32 @llvm.bswap.i32(i32 %and119) #14
  %101 = ptrtoint ptr %rmmio.i345 to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load ptr, ptr %rmmio.i345, align 4
  %add.ptr.i371 = getelementptr i8, ptr %102, i32 15880
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i371, i32 %100) #14, !srcloc !678
  %cmp.not = icmp eq i32 %and119, %wptr.0
  br i1 %cmp.not, label %sw.epilog116.while.end_crit_edge, label %sw.epilog116.while.body_crit_edge

sw.epilog116.while.body_crit_edge:                ; preds = %sw.epilog116
  call void @__sanitizer_cov_trace_pc() #16
  br label %while.body

sw.epilog116.while.end_crit_edge:                 ; preds = %sw.epilog116
  call void @__sanitizer_cov_trace_pc() #16
  br label %while.end

while.end:                                        ; preds = %sw.epilog116.while.end_crit_edge, %if.end7.while.end_crit_edge
  %queue_hotplug.1.off0.lcssa = phi i1 [ %queue_hotplug.0.off0, %if.end7.while.end_crit_edge ], [ %queue_hotplug.3.off0, %sw.epilog116.while.end_crit_edge ]
  %queue_dp.1.off0.lcssa = phi i1 [ %queue_dp.0.off0, %if.end7.while.end_crit_edge ], [ %queue_dp.3.off0, %sw.epilog116.while.end_crit_edge ]
  %queue_thermal.1.off0.lcssa = phi i1 [ %queue_thermal.0.off0, %if.end7.while.end_crit_edge ], [ %queue_thermal.2.off0, %sw.epilog116.while.end_crit_edge ]
  br i1 %queue_dp.1.off0.lcssa, label %if.then121, label %while.end.if.end123_crit_edge

while.end.if.end123_crit_edge:                    ; preds = %while.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end123

if.then121:                                       ; preds = %while.end
  call void @__sanitizer_cov_trace_pc() #16
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @system_wq to i32))
  %103 = load ptr, ptr @system_wq, align 4
  %call.i.i373 = tail call zeroext i1 @queue_work_on(i32 noundef 4, ptr noundef %103, ptr noundef %dp_work) #14
  br label %if.end123

if.end123:                                        ; preds = %if.then121, %while.end.if.end123_crit_edge
  br i1 %queue_hotplug.1.off0.lcssa, label %if.then125, label %if.end123.if.end127_crit_edge

if.end123.if.end127_crit_edge:                    ; preds = %if.end123
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end127

if.then125:                                       ; preds = %if.end123
  call void @__sanitizer_cov_trace_pc() #16
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @system_wq to i32))
  %104 = load ptr, ptr @system_wq, align 4
  %call.i.i374 = tail call zeroext i1 @queue_delayed_work_on(i32 noundef 4, ptr noundef %104, ptr noundef %hotplug_work, i32 noundef 0) #14
  br label %if.end127

if.end127:                                        ; preds = %if.then125, %if.end123.if.end127_crit_edge
  br i1 %queue_thermal.1.off0.lcssa, label %land.lhs.true129, label %if.end127.if.end137_crit_edge

if.end127.if.end137_crit_edge:                    ; preds = %if.end127
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end137

land.lhs.true129:                                 ; preds = %if.end127
  %105 = ptrtoint ptr %dpm_enabled to i32
  call void @__asan_load1_noabort(i32 %105)
  %106 = load i8, ptr %dpm_enabled, align 8, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %106)
  %tobool131.not = icmp eq i8 %106, 0
  br i1 %tobool131.not, label %land.lhs.true129.if.end137_crit_edge, label %if.then132

land.lhs.true129.if.end137_crit_edge:             ; preds = %land.lhs.true129
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end137

if.then132:                                       ; preds = %land.lhs.true129
  call void @__sanitizer_cov_trace_pc() #16
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @system_wq to i32))
  %107 = load ptr, ptr @system_wq, align 4
  %call.i.i375 = tail call zeroext i1 @queue_work_on(i32 noundef 4, ptr noundef %107, ptr noundef %thermal135) #14
  br label %if.end137

if.end137:                                        ; preds = %if.then132, %land.lhs.true129.if.end137_crit_edge, %if.end127.if.end137_crit_edge
  %108 = ptrtoint ptr %rptr9 to i32
  call void @__asan_store4_noabort(i32 %108)
  store i32 %wptr.0, ptr %rptr9, align 8
  %call.i.i336 = tail call zeroext i1 @__kasan_check_write(ptr noundef %lock, i32 noundef 4) #14
  %109 = ptrtoint ptr %lock to i32
  call void @__asan_store4_noabort(i32 %109)
  store volatile i32 0, ptr %lock, align 4
  %110 = ptrtoint ptr %enabled.i to i32
  call void @__asan_load1_noabort(i32 %110)
  %111 = load i8, ptr %enabled.i, align 8, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %111)
  %tobool.not.i377 = icmp eq i8 %111, 0
  br i1 %tobool.not.i377, label %if.else.i383, label %if.then.i380

if.then.i380:                                     ; preds = %if.end137
  call void @__sanitizer_cov_trace_pc() #16
  %112 = ptrtoint ptr %wb2.i378 to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load ptr, ptr %wb2.i378, align 4
  %arrayidx.i379 = getelementptr i32, ptr %113, i32 512
  %114 = ptrtoint ptr %arrayidx.i379 to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load volatile i32, ptr %arrayidx.i379, align 4
  %116 = tail call i32 @llvm.bswap.i32(i32 %115) #14
  br label %if.end.i387

if.else.i383:                                     ; preds = %if.end137
  call void @__sanitizer_cov_trace_pc() #16
  %117 = ptrtoint ptr %rmmio.i345 to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load ptr, ptr %rmmio.i345, align 4
  %add.ptr.i.i382 = getelementptr i8, ptr %118, i32 15884
  %119 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i382) #14, !srcloc !674
  %120 = tail call i32 @llvm.bswap.i32(i32 %119) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  br label %if.end.i387

if.end.i387:                                      ; preds = %if.else.i383, %if.then.i380
  %wptr.0.i384 = phi i32 [ %116, %if.then.i380 ], [ %120, %if.else.i383 ]
  %and.i385 = and i32 %wptr.0.i384, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i385)
  %tobool3.not.i386 = icmp eq i32 %and.i385, 0
  br i1 %tobool3.not.i386, label %if.end.i387.si_get_ih_wptr.exit401_crit_edge, label %if.then4.i397

if.end.i387.si_get_ih_wptr.exit401_crit_edge:     ; preds = %if.end.i387
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_get_ih_wptr.exit401

if.then4.i397:                                    ; preds = %if.end.i387
  call void @__sanitizer_cov_trace_pc() #16
  %and5.i388 = and i32 %wptr.0.i384, -2
  %121 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %121)
  %122 = load ptr, ptr %rdev, align 8
  %123 = ptrtoint ptr %rptr9 to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load i32, ptr %rptr9, align 8
  %add.i390 = add i32 %and5.i388, 16
  %125 = ptrtoint ptr %ptr_mask17.i to i32
  call void @__asan_load4_noabort(i32 %125)
  %126 = load i32, ptr %ptr_mask17.i, align 8
  %and7.i392 = and i32 %126, %add.i390
  tail call void (ptr, ptr, ...) @_dev_warn(ptr noundef %122, ptr noundef nonnull @.str.99, i32 noundef %and5.i388, i32 noundef %124, i32 noundef %and7.i392) #18
  %127 = ptrtoint ptr %ptr_mask17.i to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load i32, ptr %ptr_mask17.i, align 8
  %and11.i393 = and i32 %128, %add.i390
  %129 = ptrtoint ptr %rptr9 to i32
  call void @__asan_store4_noabort(i32 %129)
  store i32 %and11.i393, ptr %rptr9, align 8
  %130 = ptrtoint ptr %rmmio.i345 to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %rmmio.i345, align 4
  %add.ptr.i38.i395 = getelementptr i8, ptr %131, i32 15872
  %132 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i38.i395) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %133 = or i32 %132, 128
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %134 = ptrtoint ptr %rmmio.i345 to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load ptr, ptr %rmmio.i345, align 4
  %add.ptr.i42.i396 = getelementptr i8, ptr %135, i32 15872
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i42.i396, i32 %133) #14, !srcloc !678
  br label %si_get_ih_wptr.exit401

si_get_ih_wptr.exit401:                           ; preds = %if.then4.i397, %if.end.i387.si_get_ih_wptr.exit401_crit_edge
  %wptr.1.i398 = phi i32 [ %and5.i388, %if.then4.i397 ], [ %wptr.0.i384, %if.end.i387.si_get_ih_wptr.exit401_crit_edge ]
  %136 = ptrtoint ptr %ptr_mask17.i to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load i32, ptr %ptr_mask17.i, align 8
  %and18.i400 = and i32 %137, %wptr.1.i398
  %cmp143.not = icmp eq i32 %and18.i400, %wptr.0
  br i1 %cmp143.not, label %si_get_ih_wptr.exit401.cleanup_crit_edge, label %si_get_ih_wptr.exit401.restart_ih_crit_edge

si_get_ih_wptr.exit401.restart_ih_crit_edge:      ; preds = %si_get_ih_wptr.exit401
  call void @__sanitizer_cov_trace_pc() #16
  br label %restart_ih

si_get_ih_wptr.exit401.cleanup_crit_edge:         ; preds = %si_get_ih_wptr.exit401
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

cleanup:                                          ; preds = %si_get_ih_wptr.exit401.cleanup_crit_edge, %restart_ih.cleanup_crit_edge, %lor.lhs.false.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %lor.lhs.false.cleanup_crit_edge ], [ 0, %entry.cleanup_crit_edge ], [ 1, %si_get_ih_wptr.exit401.cleanup_crit_edge ], [ 0, %restart_ih.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @si_irq_ack(ptr noundef %rdev) unnamed_addr #9 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  %stat_regs = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 8
  %grph_int4 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 8, i32 0, i32 1
  %family = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 6
  %0 = ptrtoint ptr %family to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %family, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 56, i32 %1)
  %cmp = icmp eq i32 %1, 56
  br i1 %cmp, label %entry.cleanup_crit_edge, label %for.cond.preheader

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.cond.preheader:                               ; preds = %entry
  %rmmio_size.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 18
  %rmmio.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %num_crtc = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 91
  br label %for.body

for.cond14.preheader:                             ; preds = %for.inc
  %2 = ptrtoint ptr %num_crtc to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %num_crtc, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp16233 = icmp sgt i32 %3, 0
  br i1 %cmp16233, label %for.cond14.preheader.for.cond18.preheader_crit_edge, label %for.cond14.preheader.for.body56_crit_edge

for.cond14.preheader.for.body56_crit_edge:        ; preds = %for.cond14.preheader
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body56

for.cond14.preheader.for.cond18.preheader_crit_edge: ; preds = %for.cond14.preheader
  br label %for.cond18.preheader

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.cond.preheader
  %i.0224 = phi i32 [ 0, %for.cond.preheader ], [ %inc, %for.inc.for.body_crit_edge ]
  %arrayidx = getelementptr [6 x i32], ptr @si_disp_int_status, i32 0, i32 %i.0224
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %arrayidx, align 4
  %6 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i = getelementptr i8, ptr %7, i32 %5
  %8 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #14, !srcloc !674
  %9 = tail call i32 @llvm.bswap.i32(i32 %8) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %arrayidx7 = getelementptr i32, ptr %stat_regs, i32 %i.0224
  %10 = ptrtoint ptr %arrayidx7 to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %9, ptr %arrayidx7, align 4
  %11 = ptrtoint ptr %num_crtc to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %num_crtc, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %i.0224, i32 %12)
  %cmp8 = icmp slt i32 %i.0224, %12
  br i1 %cmp8, label %if.then9, label %for.body.for.inc_crit_edge

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc

if.then9:                                         ; preds = %for.body
  %arrayidx10 = getelementptr [6 x i32], ptr @crtc_offsets, i32 0, i32 %i.0224
  %13 = ptrtoint ptr %arrayidx10 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %arrayidx10, align 4
  %add = add i32 %14, 26712
  %15 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %16, i32 %add)
  %cmp.i149 = icmp ugt i32 %16, %add
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %add)
  %cmp1.i150 = icmp ult i32 %add, 65536
  %or.cond.i151 = or i1 %cmp1.i150, %cmp.i149
  br i1 %or.cond.i151, label %if.then.i154, label %if.else.i156

if.then.i154:                                     ; preds = %if.then9
  call void @__sanitizer_cov_trace_pc() #16
  %17 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i153 = getelementptr i8, ptr %18, i32 %add
  %19 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i153) #14, !srcloc !674
  %20 = tail call i32 @llvm.bswap.i32(i32 %19) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  br label %r100_mm_rreg.exit158

if.else.i156:                                     ; preds = %if.then9
  call void @__sanitizer_cov_trace_pc() #16
  %call3.i155 = tail call i32 @r100_mm_rreg_slow(ptr noundef %rdev, i32 noundef %add) #14
  br label %r100_mm_rreg.exit158

r100_mm_rreg.exit158:                             ; preds = %if.else.i156, %if.then.i154
  %retval.0.i157 = phi i32 [ %call3.i155, %if.else.i156 ], [ %20, %if.then.i154 ]
  %arrayidx12 = getelementptr i32, ptr %grph_int4, i32 %i.0224
  %21 = ptrtoint ptr %arrayidx12 to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 %retval.0.i157, ptr %arrayidx12, align 4
  br label %for.inc

for.inc:                                          ; preds = %r100_mm_rreg.exit158, %for.body.for.inc_crit_edge
  %inc = add nuw nsw i32 %i.0224, 1
  %exitcond.not = icmp eq i32 %inc, 6
  br i1 %exitcond.not, label %for.cond14.preheader, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body

for.cond14.loopexit:                              ; preds = %do.body.i181.1, %if.else.i182.1, %if.end40.1.for.cond14.loopexit_crit_edge, %for.inc48.for.cond14.loopexit_crit_edge, %for.cond18.preheader.for.cond14.loopexit_crit_edge
  %22 = ptrtoint ptr %num_crtc to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %num_crtc, align 4
  %cmp16 = icmp slt i32 %add19, %23
  br i1 %cmp16, label %for.cond14.loopexit.for.cond18.preheader_crit_edge, label %for.cond14.loopexit.for.body56_crit_edge

for.cond14.loopexit.for.body56_crit_edge:         ; preds = %for.cond14.loopexit
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body56

for.cond14.loopexit.for.cond18.preheader_crit_edge: ; preds = %for.cond14.loopexit
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.cond18.preheader

for.cond18.preheader:                             ; preds = %for.cond14.loopexit.for.cond18.preheader_crit_edge, %for.cond14.preheader.for.cond18.preheader_crit_edge
  %i.1234 = phi i32 [ %add19, %for.cond14.loopexit.for.cond18.preheader_crit_edge ], [ 0, %for.cond14.preheader.for.cond18.preheader_crit_edge ]
  %add19 = add i32 %i.1234, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 2147483646, i32 %i.1234)
  %cmp20226.not = icmp eq i32 %i.1234, 2147483646
  br i1 %cmp20226.not, label %for.cond18.preheader.for.cond14.loopexit_crit_edge, label %for.body21.preheader

for.cond18.preheader.for.cond14.loopexit_crit_edge: ; preds = %for.cond18.preheader
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.cond14.loopexit

for.body21.preheader:                             ; preds = %for.cond18.preheader
  %arrayidx22 = getelementptr i32, ptr %grph_int4, i32 %i.1234
  %24 = ptrtoint ptr %arrayidx22 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %arrayidx22, align 4
  %and = and i32 %25, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %for.body21.preheader.for.inc27_crit_edge, label %if.then23

for.body21.preheader.for.inc27_crit_edge:         ; preds = %for.body21.preheader
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc27

for.body33.preheader:                             ; preds = %do.body.i.1, %if.else.i165.1, %for.body21.1.for.body33.preheader_crit_edge, %for.inc27.for.body33.preheader_crit_edge
  %arrayidx34 = getelementptr i32, ptr %stat_regs, i32 %i.1234
  %26 = ptrtoint ptr %arrayidx34 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %arrayidx34, align 4
  %and35 = and i32 %27, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and35)
  %tobool36.not = icmp eq i32 %and35, 0
  br i1 %tobool36.not, label %for.body33.preheader.if.end40_crit_edge, label %if.then37

for.body33.preheader.if.end40_crit_edge:          ; preds = %for.body33.preheader
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end40

if.then23:                                        ; preds = %for.body21.preheader
  %arrayidx24 = getelementptr [6 x i32], ptr @crtc_offsets, i32 0, i32 %i.1234
  %28 = ptrtoint ptr %arrayidx24 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %arrayidx24, align 4
  %add25 = add i32 %29, 26712
  %30 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %31, i32 %add25)
  %cmp.i160 = icmp ugt i32 %31, %add25
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %add25)
  %cmp1.i161 = icmp ult i32 %add25, 65536
  %or.cond.i162 = or i1 %cmp1.i161, %cmp.i160
  br i1 %or.cond.i162, label %do.body.i, label %if.else.i165

do.body.i:                                        ; preds = %if.then23
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %32 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i164 = getelementptr i8, ptr %33, i32 %add25
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i164, i32 65536) #14, !srcloc !678
  br label %for.inc27

if.else.i165:                                     ; preds = %if.then23
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @r100_mm_wreg_slow(ptr noundef %rdev, i32 noundef %add25, i32 noundef 256) #14
  br label %for.inc27

for.inc27:                                        ; preds = %if.else.i165, %do.body.i, %for.body21.preheader.for.inc27_crit_edge
  %inc28 = or i32 %i.1234, 1
  call void @__sanitizer_cov_trace_cmp4(i32 %inc28, i32 %add19)
  %cmp20 = icmp slt i32 %inc28, %add19
  br i1 %cmp20, label %for.body21.1, label %for.inc27.for.body33.preheader_crit_edge

for.inc27.for.body33.preheader_crit_edge:         ; preds = %for.inc27
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body33.preheader

for.body21.1:                                     ; preds = %for.inc27
  %arrayidx22.1 = getelementptr i32, ptr %grph_int4, i32 %inc28
  %34 = ptrtoint ptr %arrayidx22.1 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %arrayidx22.1, align 4
  %and.1 = and i32 %35, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.1)
  %tobool.not.1 = icmp eq i32 %and.1, 0
  br i1 %tobool.not.1, label %for.body21.1.for.body33.preheader_crit_edge, label %if.then23.1

for.body21.1.for.body33.preheader_crit_edge:      ; preds = %for.body21.1
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body33.preheader

if.then23.1:                                      ; preds = %for.body21.1
  %arrayidx24.1 = getelementptr [6 x i32], ptr @crtc_offsets, i32 0, i32 %inc28
  %36 = ptrtoint ptr %arrayidx24.1 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %arrayidx24.1, align 4
  %add25.1 = add i32 %37, 26712
  %38 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %39, i32 %add25.1)
  %cmp.i160.1 = icmp ugt i32 %39, %add25.1
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %add25.1)
  %cmp1.i161.1 = icmp ult i32 %add25.1, 65536
  %or.cond.i162.1 = or i1 %cmp1.i161.1, %cmp.i160.1
  br i1 %or.cond.i162.1, label %do.body.i.1, label %if.else.i165.1

if.else.i165.1:                                   ; preds = %if.then23.1
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @r100_mm_wreg_slow(ptr noundef %rdev, i32 noundef %add25.1, i32 noundef 256) #14
  br label %for.body33.preheader

do.body.i.1:                                      ; preds = %if.then23.1
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %40 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i164.1 = getelementptr i8, ptr %41, i32 %add25.1
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i164.1, i32 65536) #14, !srcloc !678
  br label %for.body33.preheader

if.then37:                                        ; preds = %for.body33.preheader
  %arrayidx38 = getelementptr [6 x i32], ptr @crtc_offsets, i32 0, i32 %i.1234
  %42 = ptrtoint ptr %arrayidx38 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %arrayidx38, align 4
  %add39 = add i32 %43, 27580
  %44 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %45, i32 %add39)
  %cmp.i167 = icmp ugt i32 %45, %add39
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %add39)
  %cmp1.i168 = icmp ult i32 %add39, 65536
  %or.cond.i169 = or i1 %cmp1.i168, %cmp.i167
  br i1 %or.cond.i169, label %do.body.i172, label %if.else.i173

do.body.i172:                                     ; preds = %if.then37
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %46 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i171 = getelementptr i8, ptr %47, i32 %add39
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i171, i32 268435456) #14, !srcloc !678
  br label %if.end40

if.else.i173:                                     ; preds = %if.then37
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @r100_mm_wreg_slow(ptr noundef %rdev, i32 noundef %add39, i32 noundef 16) #14
  br label %if.end40

if.end40:                                         ; preds = %if.else.i173, %do.body.i172, %for.body33.preheader.if.end40_crit_edge
  %48 = ptrtoint ptr %arrayidx34 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %arrayidx34, align 4
  %and42 = and i32 %49, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and42)
  %tobool43.not = icmp eq i32 %and42, 0
  br i1 %tobool43.not, label %if.end40.for.inc48_crit_edge, label %if.then44

if.end40.for.inc48_crit_edge:                     ; preds = %if.end40
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc48

if.then44:                                        ; preds = %if.end40
  %arrayidx45 = getelementptr [6 x i32], ptr @crtc_offsets, i32 0, i32 %i.1234
  %50 = ptrtoint ptr %arrayidx45 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %arrayidx45, align 4
  %add46 = add i32 %51, 27576
  %52 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %53, i32 %add46)
  %cmp.i176 = icmp ugt i32 %53, %add46
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %add46)
  %cmp1.i177 = icmp ult i32 %add46, 65536
  %or.cond.i178 = or i1 %cmp1.i177, %cmp.i176
  br i1 %or.cond.i178, label %do.body.i181, label %if.else.i182

do.body.i181:                                     ; preds = %if.then44
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %54 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i180 = getelementptr i8, ptr %55, i32 %add46
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i180, i32 268435456) #14, !srcloc !678
  br label %for.inc48

if.else.i182:                                     ; preds = %if.then44
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @r100_mm_wreg_slow(ptr noundef %rdev, i32 noundef %add46, i32 noundef 16) #14
  br label %for.inc48

for.inc48:                                        ; preds = %if.else.i182, %do.body.i181, %if.end40.for.inc48_crit_edge
  %inc49 = or i32 %i.1234, 1
  call void @__sanitizer_cov_trace_cmp4(i32 %inc49, i32 %add19)
  %cmp32 = icmp slt i32 %inc49, %add19
  br i1 %cmp32, label %for.body33.1, label %for.inc48.for.cond14.loopexit_crit_edge

for.inc48.for.cond14.loopexit_crit_edge:          ; preds = %for.inc48
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.cond14.loopexit

for.body33.1:                                     ; preds = %for.inc48
  %arrayidx34.1 = getelementptr i32, ptr %stat_regs, i32 %inc49
  %56 = ptrtoint ptr %arrayidx34.1 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %arrayidx34.1, align 4
  %and35.1 = and i32 %57, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and35.1)
  %tobool36.not.1 = icmp eq i32 %and35.1, 0
  br i1 %tobool36.not.1, label %for.body33.1.if.end40.1_crit_edge, label %if.then37.1

for.body33.1.if.end40.1_crit_edge:                ; preds = %for.body33.1
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end40.1

if.then37.1:                                      ; preds = %for.body33.1
  %arrayidx38.1 = getelementptr [6 x i32], ptr @crtc_offsets, i32 0, i32 %inc49
  %58 = ptrtoint ptr %arrayidx38.1 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %arrayidx38.1, align 4
  %add39.1 = add i32 %59, 27580
  %60 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %61, i32 %add39.1)
  %cmp.i167.1 = icmp ugt i32 %61, %add39.1
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %add39.1)
  %cmp1.i168.1 = icmp ult i32 %add39.1, 65536
  %or.cond.i169.1 = or i1 %cmp1.i168.1, %cmp.i167.1
  br i1 %or.cond.i169.1, label %do.body.i172.1, label %if.else.i173.1

if.else.i173.1:                                   ; preds = %if.then37.1
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @r100_mm_wreg_slow(ptr noundef %rdev, i32 noundef %add39.1, i32 noundef 16) #14
  br label %if.end40.1

do.body.i172.1:                                   ; preds = %if.then37.1
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %62 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i171.1 = getelementptr i8, ptr %63, i32 %add39.1
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i171.1, i32 268435456) #14, !srcloc !678
  br label %if.end40.1

if.end40.1:                                       ; preds = %do.body.i172.1, %if.else.i173.1, %for.body33.1.if.end40.1_crit_edge
  %64 = ptrtoint ptr %arrayidx34.1 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %arrayidx34.1, align 4
  %and42.1 = and i32 %65, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and42.1)
  %tobool43.not.1 = icmp eq i32 %and42.1, 0
  br i1 %tobool43.not.1, label %if.end40.1.for.cond14.loopexit_crit_edge, label %if.then44.1

if.end40.1.for.cond14.loopexit_crit_edge:         ; preds = %if.end40.1
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.cond14.loopexit

if.then44.1:                                      ; preds = %if.end40.1
  %arrayidx45.1 = getelementptr [6 x i32], ptr @crtc_offsets, i32 0, i32 %inc49
  %66 = ptrtoint ptr %arrayidx45.1 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %arrayidx45.1, align 4
  %add46.1 = add i32 %67, 27576
  %68 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %69, i32 %add46.1)
  %cmp.i176.1 = icmp ugt i32 %69, %add46.1
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %add46.1)
  %cmp1.i177.1 = icmp ult i32 %add46.1, 65536
  %or.cond.i178.1 = or i1 %cmp1.i177.1, %cmp.i176.1
  br i1 %or.cond.i178.1, label %do.body.i181.1, label %if.else.i182.1

if.else.i182.1:                                   ; preds = %if.then44.1
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @r100_mm_wreg_slow(ptr noundef %rdev, i32 noundef %add46.1, i32 noundef 16) #14
  br label %for.cond14.loopexit

do.body.i181.1:                                   ; preds = %if.then44.1
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %70 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i180.1 = getelementptr i8, ptr %71, i32 %add46.1
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i180.1, i32 268435456) #14, !srcloc !678
  br label %for.cond14.loopexit

for.body56:                                       ; preds = %for.cond14.loopexit.for.body56_crit_edge, %for.cond14.preheader.for.body56_crit_edge
  %72 = ptrtoint ptr %stat_regs to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %stat_regs, align 4
  %and58 = and i32 %73, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and58)
  %tobool59.not = icmp eq i32 %and58, 0
  br i1 %tobool59.not, label %for.body56.for.inc67_crit_edge, label %do.body.i201

for.body56.for.inc67_crit_edge:                   ; preds = %for.body56
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc67

do.body.i201:                                     ; preds = %for.body56
  call void @__sanitizer_cov_trace_pc() #16
  %74 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i189 = getelementptr i8, ptr %75, i32 24608
  %76 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i189) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %77 = or i32 %76, 16777216
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %78 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i200 = getelementptr i8, ptr %79, i32 24608
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i200, i32 %77) #14, !srcloc !678
  br label %for.inc67

for.inc67:                                        ; preds = %do.body.i201, %for.body56.for.inc67_crit_edge
  %arrayidx57.1 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 8, i32 0, i32 0, i32 1
  %80 = ptrtoint ptr %arrayidx57.1 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load i32, ptr %arrayidx57.1, align 4
  %and58.1 = and i32 %81, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and58.1)
  %tobool59.not.1 = icmp eq i32 %and58.1, 0
  br i1 %tobool59.not.1, label %for.inc67.for.inc67.1_crit_edge, label %do.body.i201.1

for.inc67.for.inc67.1_crit_edge:                  ; preds = %for.inc67
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc67.1

do.body.i201.1:                                   ; preds = %for.inc67
  call void @__sanitizer_cov_trace_pc() #16
  %82 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i189.1 = getelementptr i8, ptr %83, i32 24620
  %84 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i189.1) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %85 = or i32 %84, 16777216
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %86 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i200.1 = getelementptr i8, ptr %87, i32 24620
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i200.1, i32 %85) #14, !srcloc !678
  br label %for.inc67.1

for.inc67.1:                                      ; preds = %do.body.i201.1, %for.inc67.for.inc67.1_crit_edge
  %arrayidx57.2 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 8, i32 0, i32 0, i32 2
  %88 = ptrtoint ptr %arrayidx57.2 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load i32, ptr %arrayidx57.2, align 4
  %and58.2 = and i32 %89, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and58.2)
  %tobool59.not.2 = icmp eq i32 %and58.2, 0
  br i1 %tobool59.not.2, label %for.inc67.1.for.inc67.2_crit_edge, label %do.body.i201.2

for.inc67.1.for.inc67.2_crit_edge:                ; preds = %for.inc67.1
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc67.2

do.body.i201.2:                                   ; preds = %for.inc67.1
  call void @__sanitizer_cov_trace_pc() #16
  %90 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i189.2 = getelementptr i8, ptr %91, i32 24632
  %92 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i189.2) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %93 = or i32 %92, 16777216
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %94 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i200.2 = getelementptr i8, ptr %95, i32 24632
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i200.2, i32 %93) #14, !srcloc !678
  br label %for.inc67.2

for.inc67.2:                                      ; preds = %do.body.i201.2, %for.inc67.1.for.inc67.2_crit_edge
  %arrayidx57.3 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 8, i32 0, i32 0, i32 3
  %96 = ptrtoint ptr %arrayidx57.3 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load i32, ptr %arrayidx57.3, align 4
  %and58.3 = and i32 %97, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and58.3)
  %tobool59.not.3 = icmp eq i32 %and58.3, 0
  br i1 %tobool59.not.3, label %for.inc67.2.for.inc67.3_crit_edge, label %do.body.i201.3

for.inc67.2.for.inc67.3_crit_edge:                ; preds = %for.inc67.2
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc67.3

do.body.i201.3:                                   ; preds = %for.inc67.2
  call void @__sanitizer_cov_trace_pc() #16
  %98 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i189.3 = getelementptr i8, ptr %99, i32 24644
  %100 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i189.3) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %101 = or i32 %100, 16777216
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %102 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i200.3 = getelementptr i8, ptr %103, i32 24644
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i200.3, i32 %101) #14, !srcloc !678
  br label %for.inc67.3

for.inc67.3:                                      ; preds = %do.body.i201.3, %for.inc67.2.for.inc67.3_crit_edge
  %arrayidx57.4 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 8, i32 0, i32 0, i32 4
  %104 = ptrtoint ptr %arrayidx57.4 to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load i32, ptr %arrayidx57.4, align 4
  %and58.4 = and i32 %105, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and58.4)
  %tobool59.not.4 = icmp eq i32 %and58.4, 0
  br i1 %tobool59.not.4, label %for.inc67.3.for.inc67.4_crit_edge, label %do.body.i201.4

for.inc67.3.for.inc67.4_crit_edge:                ; preds = %for.inc67.3
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc67.4

do.body.i201.4:                                   ; preds = %for.inc67.3
  call void @__sanitizer_cov_trace_pc() #16
  %106 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i189.4 = getelementptr i8, ptr %107, i32 24656
  %108 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i189.4) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %109 = or i32 %108, 16777216
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %110 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i200.4 = getelementptr i8, ptr %111, i32 24656
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i200.4, i32 %109) #14, !srcloc !678
  br label %for.inc67.4

for.inc67.4:                                      ; preds = %do.body.i201.4, %for.inc67.3.for.inc67.4_crit_edge
  %arrayidx57.5 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 8, i32 0, i32 0, i32 5
  %112 = ptrtoint ptr %arrayidx57.5 to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load i32, ptr %arrayidx57.5, align 4
  %and58.5 = and i32 %113, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and58.5)
  %tobool59.not.5 = icmp eq i32 %and58.5, 0
  br i1 %tobool59.not.5, label %for.inc67.4.for.body72_crit_edge, label %do.body.i201.5

for.inc67.4.for.body72_crit_edge:                 ; preds = %for.inc67.4
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body72

do.body.i201.5:                                   ; preds = %for.inc67.4
  call void @__sanitizer_cov_trace_pc() #16
  %114 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i189.5 = getelementptr i8, ptr %115, i32 24668
  %116 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i189.5) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %117 = or i32 %116, 16777216
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %118 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i200.5 = getelementptr i8, ptr %119, i32 24668
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i200.5, i32 %117) #14, !srcloc !678
  br label %for.body72

for.body72:                                       ; preds = %do.body.i201.5, %for.inc67.4.for.body72_crit_edge
  %120 = ptrtoint ptr %stat_regs to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load i32, ptr %stat_regs, align 4
  %and74 = and i32 %121, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and74)
  %tobool75.not = icmp eq i32 %and74, 0
  br i1 %tobool75.not, label %for.body72.for.inc89_crit_edge, label %do.body.i221

for.body72.for.inc89_crit_edge:                   ; preds = %for.body72
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc89

do.body.i221:                                     ; preds = %for.body72
  call void @__sanitizer_cov_trace_pc() #16
  %122 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i209 = getelementptr i8, ptr %123, i32 24608
  %124 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i209) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %125 = or i32 %124, 4096
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %126 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i220 = getelementptr i8, ptr %127, i32 24608
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i220, i32 %125) #14, !srcloc !678
  br label %for.inc89

for.inc89:                                        ; preds = %do.body.i221, %for.body72.for.inc89_crit_edge
  %arrayidx73.1 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 8, i32 0, i32 0, i32 1
  %128 = ptrtoint ptr %arrayidx73.1 to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load i32, ptr %arrayidx73.1, align 4
  %and74.1 = and i32 %129, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and74.1)
  %tobool75.not.1 = icmp eq i32 %and74.1, 0
  br i1 %tobool75.not.1, label %for.inc89.for.inc89.1_crit_edge, label %do.body.i221.1

for.inc89.for.inc89.1_crit_edge:                  ; preds = %for.inc89
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc89.1

do.body.i221.1:                                   ; preds = %for.inc89
  call void @__sanitizer_cov_trace_pc() #16
  %130 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i209.1 = getelementptr i8, ptr %131, i32 24620
  %132 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i209.1) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %133 = or i32 %132, 4096
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %134 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i220.1 = getelementptr i8, ptr %135, i32 24620
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i220.1, i32 %133) #14, !srcloc !678
  br label %for.inc89.1

for.inc89.1:                                      ; preds = %do.body.i221.1, %for.inc89.for.inc89.1_crit_edge
  %arrayidx73.2 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 8, i32 0, i32 0, i32 2
  %136 = ptrtoint ptr %arrayidx73.2 to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load i32, ptr %arrayidx73.2, align 4
  %and74.2 = and i32 %137, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and74.2)
  %tobool75.not.2 = icmp eq i32 %and74.2, 0
  br i1 %tobool75.not.2, label %for.inc89.1.for.inc89.2_crit_edge, label %do.body.i221.2

for.inc89.1.for.inc89.2_crit_edge:                ; preds = %for.inc89.1
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc89.2

do.body.i221.2:                                   ; preds = %for.inc89.1
  call void @__sanitizer_cov_trace_pc() #16
  %138 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i209.2 = getelementptr i8, ptr %139, i32 24632
  %140 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i209.2) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %141 = or i32 %140, 4096
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %142 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i220.2 = getelementptr i8, ptr %143, i32 24632
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i220.2, i32 %141) #14, !srcloc !678
  br label %for.inc89.2

for.inc89.2:                                      ; preds = %do.body.i221.2, %for.inc89.1.for.inc89.2_crit_edge
  %arrayidx73.3 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 8, i32 0, i32 0, i32 3
  %144 = ptrtoint ptr %arrayidx73.3 to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load i32, ptr %arrayidx73.3, align 4
  %and74.3 = and i32 %145, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and74.3)
  %tobool75.not.3 = icmp eq i32 %and74.3, 0
  br i1 %tobool75.not.3, label %for.inc89.2.for.inc89.3_crit_edge, label %do.body.i221.3

for.inc89.2.for.inc89.3_crit_edge:                ; preds = %for.inc89.2
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc89.3

do.body.i221.3:                                   ; preds = %for.inc89.2
  call void @__sanitizer_cov_trace_pc() #16
  %146 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i209.3 = getelementptr i8, ptr %147, i32 24644
  %148 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i209.3) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %149 = or i32 %148, 4096
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %150 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i220.3 = getelementptr i8, ptr %151, i32 24644
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i220.3, i32 %149) #14, !srcloc !678
  br label %for.inc89.3

for.inc89.3:                                      ; preds = %do.body.i221.3, %for.inc89.2.for.inc89.3_crit_edge
  %arrayidx73.4 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 8, i32 0, i32 0, i32 4
  %152 = ptrtoint ptr %arrayidx73.4 to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load i32, ptr %arrayidx73.4, align 4
  %and74.4 = and i32 %153, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and74.4)
  %tobool75.not.4 = icmp eq i32 %and74.4, 0
  br i1 %tobool75.not.4, label %for.inc89.3.for.inc89.4_crit_edge, label %do.body.i221.4

for.inc89.3.for.inc89.4_crit_edge:                ; preds = %for.inc89.3
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc89.4

do.body.i221.4:                                   ; preds = %for.inc89.3
  call void @__sanitizer_cov_trace_pc() #16
  %154 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i209.4 = getelementptr i8, ptr %155, i32 24656
  %156 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i209.4) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %157 = or i32 %156, 4096
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %158 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i220.4 = getelementptr i8, ptr %159, i32 24656
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i220.4, i32 %157) #14, !srcloc !678
  br label %for.inc89.4

for.inc89.4:                                      ; preds = %do.body.i221.4, %for.inc89.3.for.inc89.4_crit_edge
  %arrayidx73.5 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 55, i32 8, i32 0, i32 0, i32 5
  %160 = ptrtoint ptr %arrayidx73.5 to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load i32, ptr %arrayidx73.5, align 4
  %and74.5 = and i32 %161, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and74.5)
  %tobool75.not.5 = icmp eq i32 %and74.5, 0
  br i1 %tobool75.not.5, label %for.inc89.4.cleanup_crit_edge, label %do.body.i221.5

for.inc89.4.cleanup_crit_edge:                    ; preds = %for.inc89.4
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.body.i221.5:                                   ; preds = %for.inc89.4
  call void @__sanitizer_cov_trace_pc() #16
  %162 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i209.5 = getelementptr i8, ptr %163, i32 24668
  %164 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i209.5) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %165 = or i32 %164, 4096
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %166 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i220.5 = getelementptr i8, ptr %167, i32 24668
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i220.5, i32 %165) #14, !srcloc !678
  br label %cleanup

cleanup:                                          ; preds = %do.body.i221.5, %for.inc89.4.cleanup_crit_edge, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @drm_handle_vblank(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__wake_up(ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_crtc_handle_vblank(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_crtc_handle_flip(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_err(ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_fence_process(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @si_resume(ptr noundef %rdev) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %mode_info = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 44
  %0 = ptrtoint ptr %mode_info to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %mode_info, align 4
  %call = tail call i32 @atom_asic_init(ptr noundef %1) #14
  tail call fastcc void @si_init_golden_registers(ptr noundef %rdev)
  %pm_method = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 58, i32 34
  %2 = ptrtoint ptr %pm_method to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %pm_method, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %3)
  %cmp = icmp eq i32 %3, 2
  br i1 %cmp, label %if.then, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @radeon_pm_resume(ptr noundef %rdev) #14
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  %accel_working = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 66
  %4 = ptrtoint ptr %accel_working to i32
  call void @__asan_store1_noabort(i32 %4)
  store i8 1, ptr %accel_working, align 2
  %call1 = tail call fastcc i32 @si_startup(ptr noundef %rdev)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool.not = icmp eq i32 %call1, 0
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.then2

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then2:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.55) #14
  %5 = ptrtoint ptr %accel_working to i32
  call void @__asan_store1_noabort(i32 %5)
  store i8 0, ptr %accel_working, align 2
  br label %cleanup

cleanup:                                          ; preds = %if.then2, %if.end.cleanup_crit_edge
  ret i32 %call1
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @atom_asic_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @si_init_golden_registers(ptr noundef %rdev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %family = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 6
  %0 = ptrtoint ptr %family to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %family, align 4
  %2 = zext i32 %1 to i64
  call void @__sanitizer_cov_trace_switch(i64 %2, ptr @__sancov_gen_cov_switch_values.282)
  switch i32 %1, label %entry.sw.epilog_crit_edge [
    i32 52, label %sw.bb
    i32 53, label %sw.bb1
    i32 54, label %sw.bb2
    i32 55, label %sw.bb3
    i32 56, label %sw.bb4
  ]

entry.sw.epilog_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog

sw.bb:                                            ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @radeon_program_register_sequence(ptr noundef %rdev, ptr noundef nonnull @tahiti_golden_registers, i32 noundef 93) #14
  tail call void @radeon_program_register_sequence(ptr noundef %rdev, ptr noundef nonnull @tahiti_golden_rlc_registers, i32 noundef 18) #14
  tail call void @radeon_program_register_sequence(ptr noundef %rdev, ptr noundef nonnull @tahiti_mgcg_cgcg_init, i32 noundef 378) #14
  tail call void @radeon_program_register_sequence(ptr noundef %rdev, ptr noundef nonnull @tahiti_golden_registers2, i32 noundef 3) #14
  br label %sw.epilog

sw.bb1:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @radeon_program_register_sequence(ptr noundef %rdev, ptr noundef nonnull @pitcairn_golden_registers, i32 noundef 81) #14
  tail call void @radeon_program_register_sequence(ptr noundef %rdev, ptr noundef nonnull @pitcairn_golden_rlc_registers, i32 noundef 15) #14
  tail call void @radeon_program_register_sequence(ptr noundef %rdev, ptr noundef nonnull @pitcairn_mgcg_cgcg_init, i32 noundef 282) #14
  br label %sw.epilog

sw.bb2:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @radeon_program_register_sequence(ptr noundef %rdev, ptr noundef nonnull @verde_golden_registers, i32 noundef 156) #14
  tail call void @radeon_program_register_sequence(ptr noundef %rdev, ptr noundef nonnull @verde_golden_rlc_registers, i32 noundef 15) #14
  tail call void @radeon_program_register_sequence(ptr noundef %rdev, ptr noundef nonnull @verde_mgcg_cgcg_init, i32 noundef 288) #14
  tail call void @radeon_program_register_sequence(ptr noundef %rdev, ptr noundef nonnull @verde_pg_init, i32 noundef 369) #14
  br label %sw.epilog

sw.bb3:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @radeon_program_register_sequence(ptr noundef %rdev, ptr noundef nonnull @oland_golden_registers, i32 noundef 81) #14
  tail call void @radeon_program_register_sequence(ptr noundef %rdev, ptr noundef nonnull @oland_golden_rlc_registers, i32 noundef 15) #14
  tail call void @radeon_program_register_sequence(ptr noundef %rdev, ptr noundef nonnull @oland_mgcg_cgcg_init, i32 noundef 228) #14
  br label %sw.epilog

sw.bb4:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @radeon_program_register_sequence(ptr noundef %rdev, ptr noundef nonnull @hainan_golden_registers, i32 noundef 75) #14
  tail call void @radeon_program_register_sequence(ptr noundef %rdev, ptr noundef nonnull @hainan_golden_registers2, i32 noundef 3) #14
  tail call void @radeon_program_register_sequence(ptr noundef %rdev, ptr noundef nonnull @hainan_mgcg_cgcg_init, i32 noundef 219) #14
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.bb4, %sw.bb3, %sw.bb2, %sw.bb1, %sw.bb, %entry.sw.epilog_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_pm_resume(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @si_startup(ptr noundef %rdev) unnamed_addr #0 align 64 {
entry:
  %save.i = alloca %struct.evergreen_mc_save, align 4
  %lnkcap.i = alloca i32, align 4
  %tmp16.i = alloca i16, align 2
  %bridge_cfg.i = alloca i16, align 2
  %gpu_cfg.i = alloca i16, align 2
  %bridge_cfg2.i = alloca i16, align 2
  %gpu_cfg2.i = alloca i16, align 2
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %pdev.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 2
  %0 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %pdev.i, align 8
  %bus.i = getelementptr inbounds %struct.pci_dev, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %bus.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %bus.i, align 8
  %self.i = getelementptr inbounds %struct.pci_bus, ptr %3, i32 0, i32 4
  %4 = ptrtoint ptr %self.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %self.i, align 4
  call void @llvm.lifetime.start.p0(i64 2, ptr nonnull %tmp16.i) #14
  %6 = ptrtoint ptr %tmp16.i to i32
  call void @__asan_store2_noabort(i32 %6)
  store i16 -1, ptr %tmp16.i, align 2, !annotation !686
  %parent.i.i = getelementptr inbounds %struct.pci_bus, ptr %3, i32 0, i32 1
  %7 = ptrtoint ptr %parent.i.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %parent.i.i, align 8
  %tobool.not.i.i = icmp eq ptr %8, null
  br i1 %tobool.not.i.i, label %entry.si_pcie_gen3_enable.exit_crit_edge, label %if.end.i

entry.si_pcie_gen3_enable.exit_crit_edge:         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_pcie_gen3_enable.exit

if.end.i:                                         ; preds = %entry
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @radeon_pcie_gen2 to i32))
  %9 = load i32, ptr @radeon_pcie_gen2, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %9)
  %cmp.i = icmp eq i32 %9, 0
  br i1 %cmp.i, label %if.end.i.si_pcie_gen3_enable.exit_crit_edge, label %if.end4.i

if.end.i.si_pcie_gen3_enable.exit_crit_edge:      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_pcie_gen3_enable.exit

if.end4.i:                                        ; preds = %if.end.i
  %flags.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 7
  %10 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %flags.i, align 8
  %12 = and i32 %11, 2228224
  call void @__sanitizer_cov_trace_const_cmp4(i32 2097152, i32 %12)
  %.not.i = icmp eq i32 %12, 2097152
  br i1 %.not.i, label %if.end11.i, label %if.end4.i.si_pcie_gen3_enable.exit_crit_edge

if.end4.i.si_pcie_gen3_enable.exit_crit_edge:     ; preds = %if.end4.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_pcie_gen3_enable.exit

if.end11.i:                                       ; preds = %if.end4.i
  %call12.i = tail call i32 @pcie_get_speed_cap(ptr noundef %5) #14
  %call12.off.i = add i32 %call12.i, -21
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %call12.off.i)
  %switch.i = icmp ult i32 %call12.off.i, 2
  br i1 %switch.i, label %if.end19.i, label %if.end11.i.si_pcie_gen3_enable.exit_crit_edge

if.end11.i.si_pcie_gen3_enable.exit_crit_edge:    ; preds = %if.end11.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_pcie_gen3_enable.exit

if.end19.i:                                       ; preds = %if.end11.i
  %pciep_rreg.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 37
  %13 = ptrtoint ptr %pciep_rreg.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %pciep_rreg.i, align 4
  %call20.i = tail call i32 %14(ptr noundef %rdev, i32 noundef 164) #14
  %and21.i = lshr i32 %call20.i, 13
  %shr.i = and i32 %and21.i, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 22, i32 %call12.i)
  %cmp22.i = icmp eq i32 %call12.i, 22
  br i1 %cmp22.i, label %if.then23.i, label %if.then34.i

if.then23.i:                                      ; preds = %if.end19.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %shr.i)
  %cmp24.i = icmp eq i32 %shr.i, 2
  br i1 %cmp24.i, label %if.then23.i.cleanup.sink.split.i_crit_edge, label %if.then23.i.if.end49.i_crit_edge

if.then23.i.if.end49.i_crit_edge:                 ; preds = %if.then23.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end49.i

if.then23.i.cleanup.sink.split.i_crit_edge:       ; preds = %if.then23.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split.i

if.then34.i:                                      ; preds = %if.end19.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %shr.i)
  %cmp35.i = icmp eq i32 %shr.i, 1
  br i1 %cmp35.i, label %if.then34.i.cleanup.sink.split.i_crit_edge, label %if.then34.i.if.end49.i_crit_edge

if.then34.i.if.end49.i_crit_edge:                 ; preds = %if.then34.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end49.i

if.then34.i.cleanup.sink.split.i_crit_edge:       ; preds = %if.then34.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split.i

if.end49.i:                                       ; preds = %if.then34.i.if.end49.i_crit_edge, %if.then23.i.if.end49.i_crit_edge
  %.str.151.sink.i = phi ptr [ @.str.145, %if.then23.i.if.end49.i_crit_edge ], [ @.str.151, %if.then34.i.if.end49.i_crit_edge ]
  %call47.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull %.str.151.sink.i) #18
  %pcie_cap.i.i.i = getelementptr inbounds %struct.pci_dev, ptr %5, i32 0, i32 19
  %15 = ptrtoint ptr %pcie_cap.i.i.i to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %pcie_cap.i.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %16)
  %tobool.i.not.i = icmp eq i8 %16, 0
  br i1 %tobool.i.not.i, label %if.end49.i.si_pcie_gen3_enable.exit_crit_edge, label %lor.lhs.false.i

if.end49.i.si_pcie_gen3_enable.exit_crit_edge:    ; preds = %if.end49.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_pcie_gen3_enable.exit

lor.lhs.false.i:                                  ; preds = %if.end49.i
  %17 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %pdev.i, align 8
  %pcie_cap.i.i301.i = getelementptr inbounds %struct.pci_dev, ptr %18, i32 0, i32 19
  %19 = ptrtoint ptr %pcie_cap.i.i301.i to i32
  call void @__asan_load1_noabort(i32 %19)
  %20 = load i8, ptr %pcie_cap.i.i301.i, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %20)
  %tobool.i302.not.i = icmp eq i8 %20, 0
  br i1 %tobool.i302.not.i, label %lor.lhs.false.i.si_pcie_gen3_enable.exit_crit_edge, label %if.end54.i

lor.lhs.false.i.si_pcie_gen3_enable.exit_crit_edge: ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_pcie_gen3_enable.exit

if.end54.i:                                       ; preds = %lor.lhs.false.i
  %cmp22.not.i = xor i1 %cmp22.i, true
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %shr.i)
  %cmp57.not.i = icmp eq i32 %shr.i, 2
  %or.cond.i = select i1 %cmp22.not.i, i1 true, i1 %cmp57.not.i
  br i1 %or.cond.i, label %if.end54.i.if.end160.i_crit_edge, label %if.then58.i

if.end54.i.if.end160.i_crit_edge:                 ; preds = %if.end54.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end160.i

if.then58.i:                                      ; preds = %if.end54.i
  call void @llvm.lifetime.start.p0(i64 2, ptr nonnull %bridge_cfg.i) #14
  %21 = ptrtoint ptr %bridge_cfg.i to i32
  call void @__asan_store2_noabort(i32 %21)
  store i16 -1, ptr %bridge_cfg.i, align 2, !annotation !686
  call void @llvm.lifetime.start.p0(i64 2, ptr nonnull %gpu_cfg.i) #14
  %22 = ptrtoint ptr %gpu_cfg.i to i32
  call void @__asan_store2_noabort(i32 %22)
  store i16 -1, ptr %gpu_cfg.i, align 2, !annotation !686
  call void @llvm.lifetime.start.p0(i64 2, ptr nonnull %bridge_cfg2.i) #14
  %23 = ptrtoint ptr %bridge_cfg2.i to i32
  call void @__asan_store2_noabort(i32 %23)
  store i16 -1, ptr %bridge_cfg2.i, align 2, !annotation !686
  call void @llvm.lifetime.start.p0(i64 2, ptr nonnull %gpu_cfg2.i) #14
  %24 = ptrtoint ptr %gpu_cfg2.i to i32
  call void @__asan_store2_noabort(i32 %24)
  store i16 -1, ptr %gpu_cfg2.i, align 2, !annotation !686
  %call60.i = call i32 @pcie_capability_read_word(ptr noundef %5, i32 noundef 16, ptr noundef nonnull %bridge_cfg.i) #14
  %25 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %pdev.i, align 8
  %call62.i = call i32 @pcie_capability_read_word(ptr noundef %26, i32 noundef 16, ptr noundef nonnull %gpu_cfg.i) #14
  %27 = ptrtoint ptr %bridge_cfg.i to i32
  call void @__asan_load2_noabort(i32 %27)
  %28 = load i16, ptr %bridge_cfg.i, align 2
  %29 = or i16 %28, 512
  %30 = ptrtoint ptr %tmp16.i to i32
  call void @__asan_store2_noabort(i32 %30)
  store i16 %29, ptr %tmp16.i, align 2
  %call64.i = call i32 @pcie_capability_write_word(ptr noundef %5, i32 noundef 16, i16 noundef zeroext %29) #14
  %31 = ptrtoint ptr %gpu_cfg.i to i32
  call void @__asan_load2_noabort(i32 %31)
  %32 = load i16, ptr %gpu_cfg.i, align 2
  %33 = or i16 %32, 512
  %34 = ptrtoint ptr %tmp16.i to i32
  call void @__asan_store2_noabort(i32 %34)
  store i16 %33, ptr %tmp16.i, align 2
  %35 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %pdev.i, align 8
  %call69.i = call i32 @pcie_capability_write_word(ptr noundef %36, i32 noundef 16, i16 noundef zeroext %33) #14
  %call70.i = call i32 @rv370_pcie_rreg(ptr noundef %rdev, i32 noundef 40) #14
  %and71.i = lshr i32 %call70.i, 5
  %shr72.i = and i32 %and71.i, 7
  %and73.i = lshr i32 %call70.i, 2
  %shr74.i = and i32 %and73.i, 7
  call void @__sanitizer_cov_trace_cmp4(i32 %shr74.i, i32 %shr72.i)
  %cmp75.i = icmp ult i32 %shr74.i, %shr72.i
  br i1 %cmp75.i, label %if.then77.i, label %if.then58.i.if.end87.i_crit_edge

if.then58.i.if.end87.i_crit_edge:                 ; preds = %if.then58.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end87.i

if.then77.i:                                      ; preds = %if.then58.i
  %37 = ptrtoint ptr %pciep_rreg.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %pciep_rreg.i, align 4
  %call79.i = call i32 %38(ptr noundef %rdev, i32 noundef 162) #14
  %and80.i = and i32 %call79.i, 512
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and80.i)
  %tobool81.not.i = icmp eq i32 %and80.i, 0
  br i1 %tobool81.not.i, label %if.then77.i.if.end87.i_crit_edge, label %if.then82.i

if.then77.i.if.end87.i_crit_edge:                 ; preds = %if.then77.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end87.i

if.then82.i:                                      ; preds = %if.then77.i
  call void @__sanitizer_cov_trace_pc() #16
  %and83.i = and i32 %call79.i, -13576
  %or84.i = or i32 %shr72.i, %and83.i
  %or85.i = or i32 %or84.i, 5376
  %pciep_wreg.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 38
  %39 = ptrtoint ptr %pciep_wreg.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %pciep_wreg.i, align 8
  call void %40(ptr noundef %rdev, i32 noundef 162, i32 noundef %or85.i) #14
  br label %if.end87.i

if.end87.i:                                       ; preds = %if.then82.i, %if.then77.i.if.end87.i_crit_edge, %if.then58.i.if.end87.i_crit_edge
  %pciep_wreg106.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 38
  br label %for.body.i

for.body.i:                                       ; preds = %if.end96.i.for.body.i_crit_edge, %if.end87.i
  %i.0303.i = phi i32 [ 0, %if.end87.i ], [ %inc.i, %if.end96.i.for.body.i_crit_edge ]
  %41 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %pdev.i, align 8
  %call91.i = call i32 @pcie_capability_read_word(ptr noundef %42, i32 noundef 10, ptr noundef nonnull %tmp16.i) #14
  %43 = ptrtoint ptr %tmp16.i to i32
  call void @__asan_load2_noabort(i32 %43)
  %44 = load i16, ptr %tmp16.i, align 2
  %45 = and i16 %44, 32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %45)
  %tobool94.not.i = icmp eq i16 %45, 0
  br i1 %tobool94.not.i, label %if.end96.i, label %for.body.i.for.end.i_crit_edge

for.body.i.for.end.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end.i

if.end96.i:                                       ; preds = %for.body.i
  %call97.i = call i32 @pcie_capability_read_word(ptr noundef %5, i32 noundef 16, ptr noundef nonnull %bridge_cfg.i) #14
  %46 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %pdev.i, align 8
  %call99.i = call i32 @pcie_capability_read_word(ptr noundef %47, i32 noundef 16, ptr noundef nonnull %gpu_cfg.i) #14
  %call100.i = call i32 @pcie_capability_read_word(ptr noundef %5, i32 noundef 48, ptr noundef nonnull %bridge_cfg2.i) #14
  %48 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %pdev.i, align 8
  %call102.i = call i32 @pcie_capability_read_word(ptr noundef %49, i32 noundef 48, ptr noundef nonnull %gpu_cfg2.i) #14
  %50 = ptrtoint ptr %pciep_rreg.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %pciep_rreg.i, align 4
  %call104.i = call i32 %51(ptr noundef %rdev, i32 noundef 182) #14
  %or105.i = or i32 %call104.i, 8192
  %52 = ptrtoint ptr %pciep_wreg106.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %pciep_wreg106.i, align 8
  call void %53(ptr noundef %rdev, i32 noundef 182, i32 noundef %or105.i) #14
  %54 = ptrtoint ptr %pciep_rreg.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %pciep_rreg.i, align 4
  %call108.i = call i32 %55(ptr noundef %rdev, i32 noundef 182) #14
  %or109.i = or i32 %call108.i, 32
  %56 = ptrtoint ptr %pciep_wreg106.i to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %pciep_wreg106.i, align 8
  call void %57(ptr noundef %rdev, i32 noundef 182, i32 noundef %or109.i) #14
  call void @msleep(i32 noundef 100) #14
  %call111.i = call i32 @pcie_capability_read_word(ptr noundef %5, i32 noundef 16, ptr noundef nonnull %tmp16.i) #14
  %58 = ptrtoint ptr %tmp16.i to i32
  call void @__asan_load2_noabort(i32 %58)
  %59 = load i16, ptr %tmp16.i, align 2
  %60 = and i16 %59, -513
  %61 = ptrtoint ptr %bridge_cfg.i to i32
  call void @__asan_load2_noabort(i32 %61)
  %62 = load i16, ptr %bridge_cfg.i, align 2
  %63 = and i16 %62, 512
  %or118296.i = or i16 %63, %60
  store i16 %or118296.i, ptr %tmp16.i, align 2
  %call120.i = call i32 @pcie_capability_write_word(ptr noundef %5, i32 noundef 16, i16 noundef zeroext %or118296.i) #14
  %64 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %pdev.i, align 8
  %call122.i = call i32 @pcie_capability_read_word(ptr noundef %65, i32 noundef 16, ptr noundef nonnull %tmp16.i) #14
  %66 = ptrtoint ptr %tmp16.i to i32
  call void @__asan_load2_noabort(i32 %66)
  %67 = load i16, ptr %tmp16.i, align 2
  %68 = and i16 %67, -513
  %69 = ptrtoint ptr %gpu_cfg.i to i32
  call void @__asan_load2_noabort(i32 %69)
  %70 = load i16, ptr %gpu_cfg.i, align 2
  %71 = and i16 %70, 512
  %or129297.i = or i16 %71, %68
  store i16 %or129297.i, ptr %tmp16.i, align 2
  %72 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %pdev.i, align 8
  %call132.i = call i32 @pcie_capability_write_word(ptr noundef %73, i32 noundef 16, i16 noundef zeroext %or129297.i) #14
  %call133.i = call i32 @pcie_capability_read_word(ptr noundef %5, i32 noundef 48, ptr noundef nonnull %tmp16.i) #14
  %74 = ptrtoint ptr %tmp16.i to i32
  call void @__asan_load2_noabort(i32 %74)
  %75 = load i16, ptr %tmp16.i, align 2
  %76 = and i16 %75, -913
  %77 = ptrtoint ptr %bridge_cfg2.i to i32
  call void @__asan_load2_noabort(i32 %77)
  %78 = load i16, ptr %bridge_cfg2.i, align 2
  %79 = and i16 %78, 912
  %or140298.i = or i16 %79, %76
  store i16 %or140298.i, ptr %tmp16.i, align 2
  %call142.i = call i32 @pcie_capability_write_word(ptr noundef %5, i32 noundef 48, i16 noundef zeroext %or140298.i) #14
  %80 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %pdev.i, align 8
  %call144.i = call i32 @pcie_capability_read_word(ptr noundef %81, i32 noundef 48, ptr noundef nonnull %tmp16.i) #14
  %82 = ptrtoint ptr %tmp16.i to i32
  call void @__asan_load2_noabort(i32 %82)
  %83 = load i16, ptr %tmp16.i, align 2
  %84 = and i16 %83, -913
  %85 = ptrtoint ptr %gpu_cfg2.i to i32
  call void @__asan_load2_noabort(i32 %85)
  %86 = load i16, ptr %gpu_cfg2.i, align 2
  %87 = and i16 %86, 912
  %or151299.i = or i16 %87, %84
  store i16 %or151299.i, ptr %tmp16.i, align 2
  %88 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %pdev.i, align 8
  %call154.i = call i32 @pcie_capability_write_word(ptr noundef %89, i32 noundef 48, i16 noundef zeroext %or151299.i) #14
  %90 = ptrtoint ptr %pciep_rreg.i to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %pciep_rreg.i, align 4
  %call156.i = call i32 %91(ptr noundef %rdev, i32 noundef 182) #14
  %and157.i = and i32 %call156.i, -8193
  %92 = ptrtoint ptr %pciep_wreg106.i to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load ptr, ptr %pciep_wreg106.i, align 8
  call void %93(ptr noundef %rdev, i32 noundef 182, i32 noundef %and157.i) #14
  %inc.i = add nuw nsw i32 %i.0303.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, 10
  br i1 %exitcond.not.i, label %if.end96.i.for.end.i_crit_edge, label %if.end96.i.for.body.i_crit_edge

if.end96.i.for.body.i_crit_edge:                  ; preds = %if.end96.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i

if.end96.i.for.end.i_crit_edge:                   ; preds = %if.end96.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end.i

for.end.i:                                        ; preds = %if.end96.i.for.end.i_crit_edge, %for.body.i.for.end.i_crit_edge
  call void @llvm.lifetime.end.p0(i64 2, ptr nonnull %gpu_cfg2.i) #14
  call void @llvm.lifetime.end.p0(i64 2, ptr nonnull %bridge_cfg2.i) #14
  call void @llvm.lifetime.end.p0(i64 2, ptr nonnull %gpu_cfg.i) #14
  call void @llvm.lifetime.end.p0(i64 2, ptr nonnull %bridge_cfg.i) #14
  br label %if.end160.i

if.end160.i:                                      ; preds = %for.end.i, %if.end54.i.if.end160.i_crit_edge
  %or161.i = and i32 %call20.i, -353
  %and162.i = or i32 %or161.i, 288
  %pciep_wreg163.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 38
  %94 = ptrtoint ptr %pciep_wreg163.i to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %pciep_wreg163.i, align 8
  call void %95(ptr noundef %rdev, i32 noundef 164, i32 noundef %and162.i) #14
  %96 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %pdev.i, align 8
  %call165.i = call i32 @pcie_capability_read_word(ptr noundef %97, i32 noundef 48, ptr noundef nonnull %tmp16.i) #14
  %98 = ptrtoint ptr %tmp16.i to i32
  call void @__asan_load2_noabort(i32 %98)
  %99 = load i16, ptr %tmp16.i, align 2
  %100 = and i16 %99, -16
  br i1 %cmp22.i, label %if.then171.i, label %if.else175.i

if.then171.i:                                     ; preds = %if.end160.i
  call void @__sanitizer_cov_trace_pc() #16
  %101 = or i16 %100, 3
  %102 = ptrtoint ptr %tmp16.i to i32
  call void @__asan_store2_noabort(i32 %102)
  store i16 %101, ptr %tmp16.i, align 2
  br label %if.end187.i

if.else175.i:                                     ; preds = %if.end160.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 21, i32 %call12.i)
  %cmp176.i = icmp eq i32 %call12.i, 21
  br i1 %cmp176.i, label %if.then178.i, label %if.else182.i

if.then178.i:                                     ; preds = %if.else175.i
  call void @__sanitizer_cov_trace_pc() #16
  %103 = or i16 %100, 2
  %104 = ptrtoint ptr %tmp16.i to i32
  call void @__asan_store2_noabort(i32 %104)
  store i16 %103, ptr %tmp16.i, align 2
  br label %if.end187.i

if.else182.i:                                     ; preds = %if.else175.i
  call void @__sanitizer_cov_trace_pc() #16
  %105 = or i16 %100, 1
  %106 = ptrtoint ptr %tmp16.i to i32
  call void @__asan_store2_noabort(i32 %106)
  store i16 %105, ptr %tmp16.i, align 2
  br label %if.end187.i

if.end187.i:                                      ; preds = %if.else182.i, %if.then178.i, %if.then171.i
  %107 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load ptr, ptr %pdev.i, align 8
  %109 = ptrtoint ptr %tmp16.i to i32
  call void @__asan_load2_noabort(i32 %109)
  %110 = load i16, ptr %tmp16.i, align 2
  %call189.i = call i32 @pcie_capability_write_word(ptr noundef %108, i32 noundef 48, i16 noundef zeroext %110) #14
  %111 = ptrtoint ptr %pciep_rreg.i to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load ptr, ptr %pciep_rreg.i, align 4
  %call191.i = call i32 %112(ptr noundef %rdev, i32 noundef 164) #14
  %or192.i = or i32 %call191.i, 512
  %113 = ptrtoint ptr %pciep_wreg163.i to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load ptr, ptr %pciep_wreg163.i, align 8
  call void %114(ptr noundef %rdev, i32 noundef 164, i32 noundef %or192.i) #14
  %usec_timeout.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 8
  %115 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load i32, ptr %usec_timeout.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %116)
  %cmp195304.i = icmp sgt i32 %116, 0
  br i1 %cmp195304.i, label %if.end187.i.for.body197.i_crit_edge, label %if.end187.i.si_pcie_gen3_enable.exit_crit_edge

if.end187.i.si_pcie_gen3_enable.exit_crit_edge:   ; preds = %if.end187.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_pcie_gen3_enable.exit

if.end187.i.for.body197.i_crit_edge:              ; preds = %if.end187.i
  br label %for.body197.i

for.body197.i:                                    ; preds = %if.end204.i.for.body197.i_crit_edge, %if.end187.i.for.body197.i_crit_edge
  %i.1305.i = phi i32 [ %inc206.i, %if.end204.i.for.body197.i_crit_edge ], [ 0, %if.end187.i.for.body197.i_crit_edge ]
  %117 = ptrtoint ptr %pciep_rreg.i to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load ptr, ptr %pciep_rreg.i, align 4
  %call199.i = call i32 %118(ptr noundef %rdev, i32 noundef 164) #14
  %and200.i = and i32 %call199.i, 512
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and200.i)
  %cmp201.i = icmp eq i32 %and200.i, 0
  br i1 %cmp201.i, label %for.body197.i.si_pcie_gen3_enable.exit_crit_edge, label %if.end204.i

for.body197.i.si_pcie_gen3_enable.exit_crit_edge: ; preds = %for.body197.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_pcie_gen3_enable.exit

if.end204.i:                                      ; preds = %for.body197.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %119 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %119(i32 noundef 214748) #14
  %inc206.i = add nuw nsw i32 %i.1305.i, 1
  %120 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load i32, ptr %usec_timeout.i, align 4
  %cmp195.i = icmp slt i32 %inc206.i, %121
  br i1 %cmp195.i, label %if.end204.i.for.body197.i_crit_edge, label %if.end204.i.si_pcie_gen3_enable.exit_crit_edge

if.end204.i.si_pcie_gen3_enable.exit_crit_edge:   ; preds = %if.end204.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_pcie_gen3_enable.exit

if.end204.i.for.body197.i_crit_edge:              ; preds = %if.end204.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body197.i

cleanup.sink.split.i:                             ; preds = %if.then34.i.cleanup.sink.split.i_crit_edge, %if.then23.i.cleanup.sink.split.i_crit_edge
  %.str.148.sink.i = phi ptr [ @.str.142, %if.then23.i.cleanup.sink.split.i_crit_edge ], [ @.str.148, %if.then34.i.cleanup.sink.split.i_crit_edge ]
  %call41.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull %.str.148.sink.i) #18
  br label %si_pcie_gen3_enable.exit

si_pcie_gen3_enable.exit:                         ; preds = %cleanup.sink.split.i, %if.end204.i.si_pcie_gen3_enable.exit_crit_edge, %for.body197.i.si_pcie_gen3_enable.exit_crit_edge, %if.end187.i.si_pcie_gen3_enable.exit_crit_edge, %lor.lhs.false.i.si_pcie_gen3_enable.exit_crit_edge, %if.end49.i.si_pcie_gen3_enable.exit_crit_edge, %if.end11.i.si_pcie_gen3_enable.exit_crit_edge, %if.end4.i.si_pcie_gen3_enable.exit_crit_edge, %if.end.i.si_pcie_gen3_enable.exit_crit_edge, %entry.si_pcie_gen3_enable.exit_crit_edge
  call void @llvm.lifetime.end.p0(i64 2, ptr nonnull %tmp16.i) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @radeon_aspm to i32))
  %122 = load i32, ptr @radeon_aspm, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %122)
  %cmp.i250 = icmp eq i32 %122, 0
  br i1 %cmp.i250, label %si_pcie_gen3_enable.exit.si_program_aspm.exit_crit_edge, label %if.end.i252

si_pcie_gen3_enable.exit.si_program_aspm.exit_crit_edge: ; preds = %si_pcie_gen3_enable.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_program_aspm.exit

if.end.i252:                                      ; preds = %si_pcie_gen3_enable.exit
  %flags.i251 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 7
  %123 = ptrtoint ptr %flags.i251 to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load i32, ptr %flags.i251, align 8
  %and.i = and i32 %124, 2097152
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %if.end.i252.si_program_aspm.exit_crit_edge, label %if.end2.i

if.end.i252.si_program_aspm.exit_crit_edge:       ; preds = %if.end.i252
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_program_aspm.exit

if.end2.i:                                        ; preds = %if.end.i252
  %pciep_rreg.i253 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 37
  %125 = ptrtoint ptr %pciep_rreg.i253 to i32
  call void @__asan_load4_noabort(i32 %125)
  %126 = load ptr, ptr %pciep_rreg.i253, align 4
  %call.i = call i32 %126(ptr noundef %rdev, i32 noundef 163) #14
  %and3.i = and i32 %call.i, -512
  %or.i = or i32 %and3.i, 292
  call void @__sanitizer_cov_trace_cmp4(i32 %call.i, i32 %or.i)
  %cmp4.not.i = icmp eq i32 %call.i, %or.i
  br i1 %cmp4.not.i, label %if.end2.i.if.end6.i_crit_edge, label %if.then5.i

if.end2.i.if.end6.i_crit_edge:                    ; preds = %if.end2.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end6.i

if.then5.i:                                       ; preds = %if.end2.i
  call void @__sanitizer_cov_trace_pc() #16
  %pciep_wreg.i254 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 38
  %127 = ptrtoint ptr %pciep_wreg.i254 to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load ptr, ptr %pciep_wreg.i254, align 8
  call void %128(ptr noundef %rdev, i32 noundef 163, i32 noundef %or.i) #14
  br label %if.end6.i

if.end6.i:                                        ; preds = %if.then5.i, %if.end2.i.if.end6.i_crit_edge
  %129 = ptrtoint ptr %pciep_rreg.i253 to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load ptr, ptr %pciep_rreg.i253, align 4
  %call8.i = call i32 %130(ptr noundef %rdev, i32 noundef 181) #14
  %or9.i = or i32 %call8.i, 1073741824
  call void @__sanitizer_cov_trace_cmp4(i32 %call8.i, i32 %or9.i)
  %cmp10.not.i = icmp eq i32 %call8.i, %or9.i
  br i1 %cmp10.not.i, label %if.end6.i.if.end13.i_crit_edge, label %if.then11.i

if.end6.i.if.end13.i_crit_edge:                   ; preds = %if.end6.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end13.i

if.then11.i:                                      ; preds = %if.end6.i
  call void @__sanitizer_cov_trace_pc() #16
  %pciep_wreg12.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 38
  %131 = ptrtoint ptr %pciep_wreg12.i to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load ptr, ptr %pciep_wreg12.i, align 8
  call void %132(ptr noundef %rdev, i32 noundef 181, i32 noundef %or9.i) #14
  br label %if.end13.i

if.end13.i:                                       ; preds = %if.then11.i, %if.end6.i.if.end13.i_crit_edge
  %call14.i = call i32 @rv370_pcie_rreg(ptr noundef %rdev, i32 noundef 64) #14
  %or15.i = or i32 %call14.i, 64
  call void @__sanitizer_cov_trace_cmp4(i32 %call14.i, i32 %or15.i)
  %cmp16.not.i = icmp eq i32 %call14.i, %or15.i
  br i1 %cmp16.not.i, label %if.end13.i.if.end18.i_crit_edge, label %if.then17.i

if.end13.i.if.end18.i_crit_edge:                  ; preds = %if.end13.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end18.i

if.then17.i:                                      ; preds = %if.end13.i
  call void @__sanitizer_cov_trace_pc() #16
  call void @rv370_pcie_wreg(ptr noundef %rdev, i32 noundef 64, i32 noundef %or15.i) #14
  br label %if.end18.i

if.end18.i:                                       ; preds = %if.then17.i, %if.end13.i.if.end18.i_crit_edge
  %133 = ptrtoint ptr %pciep_rreg.i253 to i32
  call void @__asan_load4_noabort(i32 %133)
  %134 = load ptr, ptr %pciep_rreg.i253, align 4
  %call20.i255 = call i32 %134(ptr noundef %rdev, i32 noundef 160) #14
  %and21.i256 = and i32 %call20.i255, -130817
  %or29.i = or i32 %and21.i256, 30464
  call void @__sanitizer_cov_trace_cmp4(i32 %call20.i255, i32 %or29.i)
  %cmp31.not.i = icmp eq i32 %call20.i255, %or29.i
  br i1 %cmp31.not.i, label %if.end18.i.if.then36.i_crit_edge, label %if.then32.i

if.end18.i.if.then36.i_crit_edge:                 ; preds = %if.end18.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then36.i

if.then32.i:                                      ; preds = %if.end18.i
  call void @__sanitizer_cov_trace_pc() #16
  %pciep_wreg33.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 38
  %135 = ptrtoint ptr %pciep_wreg33.i to i32
  call void @__asan_load4_noabort(i32 %135)
  %136 = load ptr, ptr %pciep_wreg33.i, align 8
  call void %136(ptr noundef %rdev, i32 noundef 160, i32 noundef %or29.i) #14
  br label %if.then36.i

if.then36.i:                                      ; preds = %if.then32.i, %if.end18.i.if.then36.i_crit_edge
  %call37.i = call i32 @eg_pif_phy0_rreg(ptr noundef %rdev, i32 noundef 18) #14
  %or39.i = or i32 %call37.i, 8064
  call void @__sanitizer_cov_trace_cmp4(i32 %call37.i, i32 %or39.i)
  %cmp40.not.i = icmp eq i32 %call37.i, %or39.i
  br i1 %cmp40.not.i, label %if.then36.i.if.end42.i_crit_edge, label %if.then41.i

if.then36.i.if.end42.i_crit_edge:                 ; preds = %if.then36.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end42.i

if.then41.i:                                      ; preds = %if.then36.i
  call void @__sanitizer_cov_trace_pc() #16
  call void @eg_pif_phy0_wreg(ptr noundef %rdev, i32 noundef 18, i32 noundef %or39.i) #14
  br label %if.end42.i

if.end42.i:                                       ; preds = %if.then41.i, %if.then36.i.if.end42.i_crit_edge
  %call43.i = call i32 @eg_pif_phy0_rreg(ptr noundef %rdev, i32 noundef 19) #14
  %or45.i = or i32 %call43.i, 8064
  call void @__sanitizer_cov_trace_cmp4(i32 %call43.i, i32 %or45.i)
  %cmp46.not.i = icmp eq i32 %call43.i, %or45.i
  br i1 %cmp46.not.i, label %if.end42.i.if.end48.i_crit_edge, label %if.then47.i

if.end42.i.if.end48.i_crit_edge:                  ; preds = %if.end42.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end48.i

if.then47.i:                                      ; preds = %if.end42.i
  call void @__sanitizer_cov_trace_pc() #16
  call void @eg_pif_phy0_wreg(ptr noundef %rdev, i32 noundef 19, i32 noundef %or45.i) #14
  br label %if.end48.i

if.end48.i:                                       ; preds = %if.then47.i, %if.end42.i.if.end48.i_crit_edge
  %call49.i = call i32 @eg_pif_phy1_rreg(ptr noundef %rdev, i32 noundef 18) #14
  %or51.i = or i32 %call49.i, 8064
  call void @__sanitizer_cov_trace_cmp4(i32 %call49.i, i32 %or51.i)
  %cmp52.not.i = icmp eq i32 %call49.i, %or51.i
  br i1 %cmp52.not.i, label %if.end48.i.if.end54.i257_crit_edge, label %if.then53.i

if.end48.i.if.end54.i257_crit_edge:               ; preds = %if.end48.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end54.i257

if.then53.i:                                      ; preds = %if.end48.i
  call void @__sanitizer_cov_trace_pc() #16
  call void @eg_pif_phy1_wreg(ptr noundef %rdev, i32 noundef 18, i32 noundef %or51.i) #14
  br label %if.end54.i257

if.end54.i257:                                    ; preds = %if.then53.i, %if.end48.i.if.end54.i257_crit_edge
  %call55.i = call i32 @eg_pif_phy1_rreg(ptr noundef %rdev, i32 noundef 19) #14
  %or57.i = or i32 %call55.i, 8064
  call void @__sanitizer_cov_trace_cmp4(i32 %call55.i, i32 %or57.i)
  %cmp58.not.i = icmp eq i32 %call55.i, %or57.i
  br i1 %cmp58.not.i, label %if.end54.i257.if.end60.i_crit_edge, label %if.then59.i

if.end54.i257.if.end60.i_crit_edge:               ; preds = %if.end54.i257
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end60.i

if.then59.i:                                      ; preds = %if.end54.i257
  call void @__sanitizer_cov_trace_pc() #16
  call void @eg_pif_phy1_wreg(ptr noundef %rdev, i32 noundef 19, i32 noundef %or57.i) #14
  br label %if.end60.i

if.end60.i:                                       ; preds = %if.then59.i, %if.end54.i257.if.end60.i_crit_edge
  %family.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 6
  %137 = ptrtoint ptr %family.i to i32
  call void @__asan_load4_noabort(i32 %137)
  %138 = load i32, ptr %family.i, align 4
  %.off.i = add i32 %138, -55
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %.off.i)
  %switch.i258 = icmp ult i32 %.off.i, 2
  br i1 %switch.i258, label %if.end60.i.if.end105.i_crit_edge, label %if.then64.i

if.end60.i.if.end105.i_crit_edge:                 ; preds = %if.end60.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end105.i

if.then64.i:                                      ; preds = %if.end60.i
  %call65.i = call i32 @eg_pif_phy0_rreg(ptr noundef %rdev, i32 noundef 18) #14
  %and66.i = and i32 %call65.i, -117440513
  call void @__sanitizer_cov_trace_cmp4(i32 %call65.i, i32 %and66.i)
  %cmp67.not.i = icmp eq i32 %call65.i, %and66.i
  br i1 %cmp67.not.i, label %if.then64.i.if.end69.i_crit_edge, label %if.then68.i

if.then64.i.if.end69.i_crit_edge:                 ; preds = %if.then64.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end69.i

if.then68.i:                                      ; preds = %if.then64.i
  call void @__sanitizer_cov_trace_pc() #16
  call void @eg_pif_phy0_wreg(ptr noundef %rdev, i32 noundef 18, i32 noundef %and66.i) #14
  br label %if.end69.i

if.end69.i:                                       ; preds = %if.then68.i, %if.then64.i.if.end69.i_crit_edge
  %call70.i259 = call i32 @eg_pif_phy0_rreg(ptr noundef %rdev, i32 noundef 19) #14
  %and71.i260 = and i32 %call70.i259, -117440513
  call void @__sanitizer_cov_trace_cmp4(i32 %call70.i259, i32 %and71.i260)
  %cmp72.not.i = icmp eq i32 %call70.i259, %and71.i260
  br i1 %cmp72.not.i, label %if.end69.i.if.end74.i_crit_edge, label %if.then73.i

if.end69.i.if.end74.i_crit_edge:                  ; preds = %if.end69.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end74.i

if.then73.i:                                      ; preds = %if.end69.i
  call void @__sanitizer_cov_trace_pc() #16
  call void @eg_pif_phy0_wreg(ptr noundef %rdev, i32 noundef 19, i32 noundef %and71.i260) #14
  br label %if.end74.i

if.end74.i:                                       ; preds = %if.then73.i, %if.end69.i.if.end74.i_crit_edge
  %call75.i = call i32 @eg_pif_phy0_rreg(ptr noundef %rdev, i32 noundef 23) #14
  %and76.i = and i32 %call75.i, -117440513
  call void @__sanitizer_cov_trace_cmp4(i32 %call75.i, i32 %and76.i)
  %cmp77.not.i = icmp eq i32 %call75.i, %and76.i
  br i1 %cmp77.not.i, label %if.end74.i.if.end79.i_crit_edge, label %if.then78.i

if.end74.i.if.end79.i_crit_edge:                  ; preds = %if.end74.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end79.i

if.then78.i:                                      ; preds = %if.end74.i
  call void @__sanitizer_cov_trace_pc() #16
  call void @eg_pif_phy0_wreg(ptr noundef %rdev, i32 noundef 23, i32 noundef %and76.i) #14
  br label %if.end79.i

if.end79.i:                                       ; preds = %if.then78.i, %if.end74.i.if.end79.i_crit_edge
  %call80.i = call i32 @eg_pif_phy0_rreg(ptr noundef %rdev, i32 noundef 24) #14
  %and81.i = and i32 %call80.i, -117440513
  call void @__sanitizer_cov_trace_cmp4(i32 %call80.i, i32 %and81.i)
  %cmp82.not.i = icmp eq i32 %call80.i, %and81.i
  br i1 %cmp82.not.i, label %if.end79.i.if.end84.i_crit_edge, label %if.then83.i

if.end79.i.if.end84.i_crit_edge:                  ; preds = %if.end79.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end84.i

if.then83.i:                                      ; preds = %if.end79.i
  call void @__sanitizer_cov_trace_pc() #16
  call void @eg_pif_phy0_wreg(ptr noundef %rdev, i32 noundef 24, i32 noundef %and81.i) #14
  br label %if.end84.i

if.end84.i:                                       ; preds = %if.then83.i, %if.end79.i.if.end84.i_crit_edge
  %call85.i = call i32 @eg_pif_phy1_rreg(ptr noundef %rdev, i32 noundef 18) #14
  %and86.i = and i32 %call85.i, -117440513
  call void @__sanitizer_cov_trace_cmp4(i32 %call85.i, i32 %and86.i)
  %cmp87.not.i = icmp eq i32 %call85.i, %and86.i
  br i1 %cmp87.not.i, label %if.end84.i.if.end89.i_crit_edge, label %if.then88.i

if.end84.i.if.end89.i_crit_edge:                  ; preds = %if.end84.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end89.i

if.then88.i:                                      ; preds = %if.end84.i
  call void @__sanitizer_cov_trace_pc() #16
  call void @eg_pif_phy1_wreg(ptr noundef %rdev, i32 noundef 18, i32 noundef %and86.i) #14
  br label %if.end89.i

if.end89.i:                                       ; preds = %if.then88.i, %if.end84.i.if.end89.i_crit_edge
  %call90.i = call i32 @eg_pif_phy1_rreg(ptr noundef %rdev, i32 noundef 19) #14
  %and91.i = and i32 %call90.i, -117440513
  call void @__sanitizer_cov_trace_cmp4(i32 %call90.i, i32 %and91.i)
  %cmp92.not.i = icmp eq i32 %call90.i, %and91.i
  br i1 %cmp92.not.i, label %if.end89.i.if.end94.i_crit_edge, label %if.then93.i

if.end89.i.if.end94.i_crit_edge:                  ; preds = %if.end89.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end94.i

if.then93.i:                                      ; preds = %if.end89.i
  call void @__sanitizer_cov_trace_pc() #16
  call void @eg_pif_phy1_wreg(ptr noundef %rdev, i32 noundef 19, i32 noundef %and91.i) #14
  br label %if.end94.i

if.end94.i:                                       ; preds = %if.then93.i, %if.end89.i.if.end94.i_crit_edge
  %call95.i = call i32 @eg_pif_phy1_rreg(ptr noundef %rdev, i32 noundef 23) #14
  %and96.i = and i32 %call95.i, -117440513
  call void @__sanitizer_cov_trace_cmp4(i32 %call95.i, i32 %and96.i)
  %cmp97.not.i = icmp eq i32 %call95.i, %and96.i
  br i1 %cmp97.not.i, label %if.end94.i.if.end99.i_crit_edge, label %if.then98.i

if.end94.i.if.end99.i_crit_edge:                  ; preds = %if.end94.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end99.i

if.then98.i:                                      ; preds = %if.end94.i
  call void @__sanitizer_cov_trace_pc() #16
  call void @eg_pif_phy1_wreg(ptr noundef %rdev, i32 noundef 23, i32 noundef %and96.i) #14
  br label %if.end99.i

if.end99.i:                                       ; preds = %if.then98.i, %if.end94.i.if.end99.i_crit_edge
  %call100.i261 = call i32 @eg_pif_phy1_rreg(ptr noundef %rdev, i32 noundef 24) #14
  %and101.i = and i32 %call100.i261, -117440513
  call void @__sanitizer_cov_trace_cmp4(i32 %call100.i261, i32 %and101.i)
  %cmp102.not.i = icmp eq i32 %call100.i261, %and101.i
  br i1 %cmp102.not.i, label %if.end99.i.if.end105.i_crit_edge, label %if.then103.i

if.end99.i.if.end105.i_crit_edge:                 ; preds = %if.end99.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end105.i

if.then103.i:                                     ; preds = %if.end99.i
  call void @__sanitizer_cov_trace_pc() #16
  call void @eg_pif_phy1_wreg(ptr noundef %rdev, i32 noundef 24, i32 noundef %and101.i) #14
  br label %if.end105.i

if.end105.i:                                      ; preds = %if.then103.i, %if.end99.i.if.end105.i_crit_edge, %if.end60.i.if.end105.i_crit_edge
  %139 = ptrtoint ptr %pciep_rreg.i253 to i32
  call void @__asan_load4_noabort(i32 %139)
  %140 = load ptr, ptr %pciep_rreg.i253, align 4
  %call107.i = call i32 %140(ptr noundef %rdev, i32 noundef 162) #14
  %or109.i262 = or i32 %call107.i, 6291456
  call void @__sanitizer_cov_trace_cmp4(i32 %call107.i, i32 %or109.i262)
  %cmp110.not.i = icmp eq i32 %call107.i, %or109.i262
  br i1 %cmp110.not.i, label %if.end105.i.if.end113.i_crit_edge, label %if.then111.i

if.end105.i.if.end113.i_crit_edge:                ; preds = %if.end105.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end113.i

if.then111.i:                                     ; preds = %if.end105.i
  call void @__sanitizer_cov_trace_pc() #16
  %pciep_wreg112.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 38
  %141 = ptrtoint ptr %pciep_wreg112.i to i32
  call void @__asan_load4_noabort(i32 %141)
  %142 = load ptr, ptr %pciep_wreg112.i, align 8
  call void %142(ptr noundef %rdev, i32 noundef 162, i32 noundef %or109.i262) #14
  br label %if.end113.i

if.end113.i:                                      ; preds = %if.then111.i, %if.end105.i.if.end113.i_crit_edge
  %call114.i = call i32 @eg_pif_phy0_rreg(ptr noundef %rdev, i32 noundef 16) #14
  %and115.i = and i32 %call114.i, -917505
  %143 = ptrtoint ptr %family.i to i32
  call void @__asan_load4_noabort(i32 %143)
  %144 = load i32, ptr %family.i, align 4
  %.off450.i = add i32 %144, -55
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %.off450.i)
  %switch451.i = icmp ult i32 %.off450.i, 2
  %or121.i = or i32 %and115.i, 655360
  %spec.select.i = select i1 %switch451.i, i32 %or121.i, i32 %and115.i
  call void @__sanitizer_cov_trace_cmp4(i32 %call114.i, i32 %spec.select.i)
  %cmp123.not.i = icmp eq i32 %call114.i, %spec.select.i
  br i1 %cmp123.not.i, label %if.end113.i.if.end125.i_crit_edge, label %if.then124.i

if.end113.i.if.end125.i_crit_edge:                ; preds = %if.end113.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end125.i

if.then124.i:                                     ; preds = %if.end113.i
  call void @__sanitizer_cov_trace_pc() #16
  call void @eg_pif_phy0_wreg(ptr noundef %rdev, i32 noundef 16, i32 noundef %spec.select.i) #14
  br label %if.end125.i

if.end125.i:                                      ; preds = %if.then124.i, %if.end113.i.if.end125.i_crit_edge
  %call126.i = call i32 @eg_pif_phy1_rreg(ptr noundef %rdev, i32 noundef 16) #14
  %and127.i = and i32 %call126.i, -917505
  %145 = ptrtoint ptr %family.i to i32
  call void @__asan_load4_noabort(i32 %145)
  %146 = load i32, ptr %family.i, align 4
  %.off452.i = add i32 %146, -55
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %.off452.i)
  %switch453.i = icmp ult i32 %.off452.i, 2
  %or134.i = or i32 %and127.i, 655360
  %spec.select454.i = select i1 %switch453.i, i32 %or134.i, i32 %and127.i
  call void @__sanitizer_cov_trace_cmp4(i32 %call126.i, i32 %spec.select454.i)
  %cmp136.not.i = icmp eq i32 %call126.i, %spec.select454.i
  br i1 %cmp136.not.i, label %if.end125.i.land.lhs.true140.i_crit_edge, label %if.then137.i

if.end125.i.land.lhs.true140.i_crit_edge:         ; preds = %if.end125.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %land.lhs.true140.i

if.then137.i:                                     ; preds = %if.end125.i
  call void @__sanitizer_cov_trace_pc() #16
  call void @eg_pif_phy1_wreg(ptr noundef %rdev, i32 noundef 16, i32 noundef %spec.select454.i) #14
  br label %land.lhs.true140.i

land.lhs.true140.i:                               ; preds = %if.then137.i, %if.end125.i.land.lhs.true140.i_crit_edge
  %147 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %147)
  %148 = load ptr, ptr %pdev.i, align 8
  %bus.i264 = getelementptr inbounds %struct.pci_dev, ptr %148, i32 0, i32 1
  %149 = ptrtoint ptr %bus.i264 to i32
  call void @__asan_load4_noabort(i32 %149)
  %150 = load ptr, ptr %bus.i264, align 8
  %parent.i.i265 = getelementptr inbounds %struct.pci_bus, ptr %150, i32 0, i32 1
  %151 = ptrtoint ptr %parent.i.i265 to i32
  call void @__asan_load4_noabort(i32 %151)
  %152 = load ptr, ptr %parent.i.i265, align 8
  %tobool.not.i.i266 = icmp eq ptr %152, null
  br i1 %tobool.not.i.i266, label %land.lhs.true140.i.if.end200.i_crit_edge, label %if.then142.i

land.lhs.true140.i.if.end200.i_crit_edge:         ; preds = %land.lhs.true140.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end200.i

if.then142.i:                                     ; preds = %land.lhs.true140.i
  %self.i267 = getelementptr inbounds %struct.pci_bus, ptr %150, i32 0, i32 4
  %153 = ptrtoint ptr %self.i267 to i32
  call void @__asan_load4_noabort(i32 %153)
  %154 = load ptr, ptr %self.i267, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %lnkcap.i) #14
  %155 = ptrtoint ptr %lnkcap.i to i32
  call void @__asan_store4_noabort(i32 %155)
  store i32 -1, ptr %lnkcap.i, align 4, !annotation !686
  %call145.i = call i32 @pcie_capability_read_dword(ptr noundef %154, i32 noundef 12, ptr noundef nonnull %lnkcap.i) #14
  %156 = ptrtoint ptr %lnkcap.i to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load i32, ptr %lnkcap.i, align 4
  %and146.i = and i32 %157, 262144
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and146.i)
  %tobool147.not.not.i = icmp eq i32 %and146.i, 0
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %lnkcap.i) #14
  br i1 %tobool147.not.not.i, label %if.then142.i.if.end200.i_crit_edge, label %if.then152.i

if.then142.i.if.end200.i_crit_edge:               ; preds = %if.then142.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end200.i

if.then152.i:                                     ; preds = %if.then142.i
  %158 = ptrtoint ptr %pciep_rreg.i253 to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load ptr, ptr %pciep_rreg.i253, align 4
  %call154.i268 = call i32 %159(ptr noundef %rdev, i32 noundef 177) #14
  %or155.i = or i32 %call154.i268, 393216
  call void @__sanitizer_cov_trace_cmp4(i32 %call154.i268, i32 %or155.i)
  %cmp156.not.i = icmp eq i32 %call154.i268, %or155.i
  br i1 %cmp156.not.i, label %if.then152.i.if.end159.i_crit_edge, label %if.then157.i

if.then152.i.if.end159.i_crit_edge:               ; preds = %if.then152.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end159.i

if.then157.i:                                     ; preds = %if.then152.i
  call void @__sanitizer_cov_trace_pc() #16
  %pciep_wreg158.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 38
  %160 = ptrtoint ptr %pciep_wreg158.i to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load ptr, ptr %pciep_wreg158.i, align 8
  call void %161(ptr noundef %rdev, i32 noundef 177, i32 noundef %or155.i) #14
  br label %if.end159.i

if.end159.i:                                      ; preds = %if.then157.i, %if.then152.i.if.end159.i_crit_edge
  %rmmio.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %162 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %163, i32 1644
  %164 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #14, !srcloc !674
  %165 = call i32 @llvm.bswap.i32(i32 %164) #14
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and161.i = and i32 %165, -65536
  %or162.i = or i32 %and161.i, 257
  call void @__sanitizer_cov_trace_cmp4(i32 %165, i32 %or162.i)
  %cmp163.not.i = icmp eq i32 %165, %or162.i
  br i1 %cmp163.not.i, label %if.end159.i.if.end165.i_crit_edge, label %if.then164.i

if.end159.i.if.end165.i_crit_edge:                ; preds = %if.end159.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end165.i

if.then164.i:                                     ; preds = %if.end159.i
  call void @__sanitizer_cov_trace_pc() #16
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %166 = call i32 @llvm.bswap.i32(i32 %or162.i) #14
  %167 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %167)
  %168 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i458.i = getelementptr i8, ptr %168, i32 1644
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i458.i, i32 %166) #14, !srcloc !678
  br label %if.end165.i

if.end165.i:                                      ; preds = %if.then164.i, %if.end159.i.if.end165.i_crit_edge
  %169 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %169)
  %170 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i462.i = getelementptr i8, ptr %170, i32 1648
  %171 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i462.i) #14, !srcloc !674
  %172 = call i32 @llvm.bswap.i32(i32 %171) #14
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and167.i = and i32 %172, -65536
  %or168.i = or i32 %and167.i, 257
  call void @__sanitizer_cov_trace_cmp4(i32 %172, i32 %or168.i)
  %cmp169.not.i = icmp eq i32 %172, %or168.i
  br i1 %cmp169.not.i, label %if.end165.i.if.end171.i_crit_edge, label %if.then170.i

if.end165.i.if.end171.i_crit_edge:                ; preds = %if.end165.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end171.i

if.then170.i:                                     ; preds = %if.end165.i
  call void @__sanitizer_cov_trace_pc() #16
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %173 = call i32 @llvm.bswap.i32(i32 %or168.i) #14
  %174 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i466.i = getelementptr i8, ptr %175, i32 1648
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i466.i, i32 %173) #14, !srcloc !678
  br label %if.end171.i

if.end171.i:                                      ; preds = %if.then170.i, %if.end165.i.if.end171.i_crit_edge
  %176 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i470.i = getelementptr i8, ptr %177, i32 1632
  %178 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i470.i) #14, !srcloc !674
  %179 = call i32 @llvm.bswap.i32(i32 %178) #14
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and173.i = and i32 %179, -5
  call void @__sanitizer_cov_trace_cmp4(i32 %179, i32 %and173.i)
  %cmp174.not.i = icmp eq i32 %179, %and173.i
  br i1 %cmp174.not.i, label %if.end171.i.if.end176.i_crit_edge, label %if.then175.i

if.end171.i.if.end176.i_crit_edge:                ; preds = %if.end171.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end176.i

if.then175.i:                                     ; preds = %if.end171.i
  call void @__sanitizer_cov_trace_pc() #16
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %180 = call i32 @llvm.bswap.i32(i32 %and173.i) #14
  %181 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %181)
  %182 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i474.i = getelementptr i8, ptr %182, i32 1632
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i474.i, i32 %180) #14, !srcloc !678
  br label %if.end176.i

if.end176.i:                                      ; preds = %if.then175.i, %if.end171.i.if.end176.i_crit_edge
  %183 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %183)
  %184 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i478.i = getelementptr i8, ptr %184, i32 1636
  %185 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i478.i) #14, !srcloc !674
  %186 = call i32 @llvm.bswap.i32(i32 %185) #14
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and178.i = and i32 %186, -9
  call void @__sanitizer_cov_trace_cmp4(i32 %186, i32 %and178.i)
  %cmp179.not.i = icmp eq i32 %186, %and178.i
  br i1 %cmp179.not.i, label %if.end176.i.if.end181.i_crit_edge, label %if.then180.i

if.end176.i.if.end181.i_crit_edge:                ; preds = %if.end176.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end181.i

if.then180.i:                                     ; preds = %if.end176.i
  call void @__sanitizer_cov_trace_pc() #16
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %187 = call i32 @llvm.bswap.i32(i32 %and178.i) #14
  %188 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i482.i = getelementptr i8, ptr %189, i32 1636
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i482.i, i32 %187) #14, !srcloc !678
  br label %if.end181.i

if.end181.i:                                      ; preds = %if.then180.i, %if.end176.i.if.end181.i_crit_edge
  %190 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i486.i = getelementptr i8, ptr %191, i32 1628
  %192 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i486.i) #14, !srcloc !674
  %193 = call i32 @llvm.bswap.i32(i32 %192) #14
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and183.i = and i32 %193, -65281
  %or184.i = or i32 %and183.i, 1024
  call void @__sanitizer_cov_trace_cmp4(i32 %193, i32 %or184.i)
  %cmp185.not.i = icmp eq i32 %193, %or184.i
  br i1 %cmp185.not.i, label %if.end181.i.if.end187.i269_crit_edge, label %if.then186.i

if.end181.i.if.end187.i269_crit_edge:             ; preds = %if.end181.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end187.i269

if.then186.i:                                     ; preds = %if.end181.i
  call void @__sanitizer_cov_trace_pc() #16
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %194 = call i32 @llvm.bswap.i32(i32 %or184.i) #14
  %195 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %195)
  %196 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i490.i = getelementptr i8, ptr %196, i32 1628
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i490.i, i32 %194) #14, !srcloc !678
  br label %if.end187.i269

if.end187.i269:                                   ; preds = %if.then186.i, %if.end181.i.if.end187.i269_crit_edge
  %197 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %197)
  %198 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i494.i = getelementptr i8, ptr %198, i32 1560
  %199 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i494.i) #14, !srcloc !674
  %200 = call i32 @llvm.bswap.i32(i32 %199) #14
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and189.i = and i32 %200, -201326593
  call void @__sanitizer_cov_trace_cmp4(i32 %200, i32 %and189.i)
  %cmp190.not.i = icmp eq i32 %200, %and189.i
  br i1 %cmp190.not.i, label %if.end187.i269.if.end200.i_crit_edge, label %if.then191.i

if.end187.i269.if.end200.i_crit_edge:             ; preds = %if.end187.i269
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end200.i

if.then191.i:                                     ; preds = %if.end187.i269
  call void @__sanitizer_cov_trace_pc() #16
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %201 = call i32 @llvm.bswap.i32(i32 %and189.i) #14
  %202 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %202)
  %203 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i498.i = getelementptr i8, ptr %203, i32 1560
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i498.i, i32 %201) #14, !srcloc !678
  br label %if.end200.i

if.end200.i:                                      ; preds = %if.then191.i, %if.end187.i269.if.end200.i_crit_edge, %if.then142.i.if.end200.i_crit_edge, %land.lhs.true140.i.if.end200.i_crit_edge
  %call201.i = call i32 @rv370_pcie_rreg(ptr noundef %rdev, i32 noundef 28) #14
  %or202.i = or i32 %call201.i, 851968
  call void @__sanitizer_cov_trace_cmp4(i32 %call201.i, i32 %or202.i)
  %cmp203.not.i = icmp eq i32 %call201.i, %or202.i
  br i1 %cmp203.not.i, label %if.end200.i.if.then207.i_crit_edge, label %if.then204.i

if.end200.i.if.then207.i_crit_edge:               ; preds = %if.end200.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then207.i

if.then204.i:                                     ; preds = %if.end200.i
  call void @__sanitizer_cov_trace_pc() #16
  call void @rv370_pcie_wreg(ptr noundef %rdev, i32 noundef 28, i32 noundef %or202.i) #14
  br label %if.then207.i

if.then207.i:                                     ; preds = %if.then204.i, %if.end200.i.if.then207.i_crit_edge
  %204 = ptrtoint ptr %pciep_rreg.i253 to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load ptr, ptr %pciep_rreg.i253, align 4
  %call209.i = call i32 %205(ptr noundef %rdev, i32 noundef 163) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 -16777217, i32 %call209.i)
  %cmp211.i = icmp ugt i32 %call209.i, -16777217
  br i1 %cmp211.i, label %if.then212.i, label %if.then207.i.si_program_aspm.exit_crit_edge

if.then207.i.si_program_aspm.exit_crit_edge:      ; preds = %if.then207.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_program_aspm.exit

if.then212.i:                                     ; preds = %if.then207.i
  %call213.i = call i32 @rv370_pcie_rreg(ptr noundef %rdev, i32 noundef 40) #14
  %206 = and i32 %call213.i, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %206)
  %.not.i270 = icmp eq i32 %206, 3
  br i1 %.not.i270, label %if.then219.i, label %if.then212.i.si_program_aspm.exit_crit_edge

if.then212.i.si_program_aspm.exit_crit_edge:      ; preds = %if.then212.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_program_aspm.exit

if.then219.i:                                     ; preds = %if.then212.i
  %207 = ptrtoint ptr %pciep_rreg.i253 to i32
  call void @__asan_load4_noabort(i32 %207)
  %208 = load ptr, ptr %pciep_rreg.i253, align 4
  %call221.i = call i32 %208(ptr noundef %rdev, i32 noundef 160) #14
  %and222.i = and i32 %call221.i, -3841
  call void @__sanitizer_cov_trace_cmp4(i32 %call221.i, i32 %and222.i)
  %cmp223.not.i = icmp eq i32 %call221.i, %and222.i
  br i1 %cmp223.not.i, label %if.then219.i.si_program_aspm.exit_crit_edge, label %if.then224.i

if.then219.i.si_program_aspm.exit_crit_edge:      ; preds = %if.then219.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_program_aspm.exit

if.then224.i:                                     ; preds = %if.then219.i
  call void @__sanitizer_cov_trace_pc() #16
  %pciep_wreg225.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 38
  %209 = ptrtoint ptr %pciep_wreg225.i to i32
  call void @__asan_load4_noabort(i32 %209)
  %210 = load ptr, ptr %pciep_wreg225.i, align 8
  call void %210(ptr noundef %rdev, i32 noundef 160, i32 noundef %and222.i) #14
  br label %si_program_aspm.exit

si_program_aspm.exit:                             ; preds = %if.then224.i, %if.then219.i.si_program_aspm.exit_crit_edge, %if.then212.i.si_program_aspm.exit_crit_edge, %if.then207.i.si_program_aspm.exit_crit_edge, %if.end.i252.si_program_aspm.exit_crit_edge, %si_pcie_gen3_enable.exit.si_program_aspm.exit_crit_edge
  %call = call i32 @r600_vram_scratch_init(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end, label %si_program_aspm.exit.cleanup_crit_edge

si_program_aspm.exit.cleanup_crit_edge:           ; preds = %si_program_aspm.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end:                                           ; preds = %si_program_aspm.exit
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %save.i) #14
  %211 = call ptr @memset(ptr %save.i, i32 255, i32 16)
  %rmmio.i.i271 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  br label %r100_mm_wreg.exit118.i

r100_mm_wreg.exit118.i:                           ; preds = %r100_mm_wreg.exit118.i.r100_mm_wreg.exit118.i_crit_edge, %if.end
  %j.0180.i = phi i32 [ 0, %if.end ], [ %add5.i, %r100_mm_wreg.exit118.i.r100_mm_wreg.exit118.i_crit_edge ]
  %i.0179.i = phi i32 [ 0, %if.end ], [ %inc.i273, %r100_mm_wreg.exit118.i.r100_mm_wreg.exit118.i_crit_edge ]
  %add.i = add nuw nsw i32 %j.0180.i, 11284
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %212 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %212)
  %213 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i.i272 = getelementptr i8, ptr %213, i32 %add.i
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i272, i32 0) #14, !srcloc !678
  %add1.i = add nuw nsw i32 %j.0180.i, 11288
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %214 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %214)
  %215 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i88.i = getelementptr i8, ptr %215, i32 %add1.i
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i88.i, i32 0) #14, !srcloc !678
  %add2.i = add nuw nsw i32 %j.0180.i, 11292
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %216 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %216)
  %217 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i97.i = getelementptr i8, ptr %217, i32 %add2.i
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i97.i, i32 0) #14, !srcloc !678
  %add3.i = add nuw nsw i32 %j.0180.i, 11296
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %218 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %218)
  %219 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i106.i = getelementptr i8, ptr %219, i32 %add3.i
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i106.i, i32 0) #14, !srcloc !678
  %add4.i = add nuw nsw i32 %j.0180.i, 11300
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %220 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %220)
  %221 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i115.i = getelementptr i8, ptr %221, i32 %add4.i
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i115.i, i32 0) #14, !srcloc !678
  %inc.i273 = add nuw nsw i32 %i.0179.i, 1
  %add5.i = add nuw nsw i32 %j.0180.i, 24
  %exitcond.not.i274 = icmp eq i32 %inc.i273, 32
  br i1 %exitcond.not.i274, label %for.end.i277, label %r100_mm_wreg.exit118.i.r100_mm_wreg.exit118.i_crit_edge

r100_mm_wreg.exit118.i.r100_mm_wreg.exit118.i_crit_edge: ; preds = %r100_mm_wreg.exit118.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %r100_mm_wreg.exit118.i

for.end.i277:                                     ; preds = %r100_mm_wreg.exit118.i
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %222 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %222)
  %223 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i122.i = getelementptr i8, ptr %223, i32 21664
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i122.i, i32 0) #14, !srcloc !678
  call void @evergreen_mc_stop(ptr noundef %rdev, ptr noundef nonnull %save.i) #14
  %asic.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 56
  %224 = ptrtoint ptr %asic.i to i32
  call void @__asan_load4_noabort(i32 %224)
  %225 = load ptr, ptr %asic.i, align 8
  %mc_wait_for_idle.i = getelementptr inbounds %struct.radeon_asic, ptr %225, i32 0, i32 8
  %226 = ptrtoint ptr %mc_wait_for_idle.i to i32
  call void @__asan_load4_noabort(i32 %226)
  %227 = load ptr, ptr %mc_wait_for_idle.i, align 4
  %call.i275 = call i32 %227(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i275)
  %tobool.not.i276 = icmp eq i32 %call.i275, 0
  br i1 %tobool.not.i276, label %for.end.i277.if.end.i279_crit_edge, label %do.end.i

for.end.i277.if.end.i279_crit_edge:               ; preds = %for.end.i277
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end.i279

do.end.i:                                         ; preds = %for.end.i277
  call void @__sanitizer_cov_trace_pc() #16
  %228 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %228)
  %229 = load ptr, ptr %rdev, align 8
  call void (ptr, ptr, ...) @_dev_warn(ptr noundef %229, ptr noundef nonnull @.str.84) #18
  br label %if.end.i279

if.end.i279:                                      ; preds = %do.end.i, %for.end.i277.if.end.i279_crit_edge
  %family.i278 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 6
  %230 = ptrtoint ptr %family.i278 to i32
  call void @__asan_load4_noabort(i32 %230)
  %231 = load i32, ptr %family.i278, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 56, i32 %231)
  %cmp6.i = icmp eq i32 %231, 56
  br i1 %cmp6.i, label %if.end.i279.if.end8.i_crit_edge, label %if.then7.i

if.end.i279.if.end8.i_crit_edge:                  ; preds = %if.end.i279
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end8.i

if.then7.i:                                       ; preds = %if.end.i279
  call void @__sanitizer_cov_trace_pc() #16
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %232 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i127.i = getelementptr i8, ptr %233, i32 808
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i127.i, i32 268435456) #14, !srcloc !678
  br label %if.end8.i

if.end8.i:                                        ; preds = %if.then7.i, %if.end.i279.if.end8.i_crit_edge
  %vram_start.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 42, i32 8
  %234 = ptrtoint ptr %vram_start.i to i32
  call void @__asan_load8_noabort(i32 %234)
  %235 = load i64, ptr %vram_start.i, align 8
  %shr.i280 = lshr i64 %235, 12
  %conv.i = trunc i64 %shr.i280 to i32
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %236 = call i32 @llvm.bswap.i32(i32 %conv.i) #14
  %237 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %237)
  %238 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i132.i = getelementptr i8, ptr %238, i32 8244
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i132.i, i32 %236) #14, !srcloc !678
  %vram_end.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 42, i32 9
  %239 = ptrtoint ptr %vram_end.i to i32
  call void @__asan_load8_noabort(i32 %239)
  %240 = load i64, ptr %vram_end.i, align 8
  %shr10.i = lshr i64 %240, 12
  %conv11.i = trunc i64 %shr10.i to i32
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %241 = call i32 @llvm.bswap.i32(i32 %conv11.i) #14
  %242 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %242)
  %243 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i137.i = getelementptr i8, ptr %243, i32 8248
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i137.i, i32 %241) #14, !srcloc !678
  %gpu_addr.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 83, i32 2
  %244 = ptrtoint ptr %gpu_addr.i to i32
  call void @__asan_load8_noabort(i32 %244)
  %245 = load i64, ptr %gpu_addr.i, align 8
  %shr12.i = lshr i64 %245, 12
  %conv13.i = trunc i64 %shr12.i to i32
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %246 = call i32 @llvm.bswap.i32(i32 %conv13.i) #14
  %247 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %247)
  %248 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i142.i = getelementptr i8, ptr %248, i32 8252
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i142.i, i32 %246) #14, !srcloc !678
  %249 = ptrtoint ptr %vram_end.i to i32
  call void @__asan_load8_noabort(i32 %249)
  %250 = load i64, ptr %vram_end.i, align 8
  %251 = lshr i64 %250, 8
  %252 = ptrtoint ptr %vram_start.i to i32
  call void @__asan_load8_noabort(i32 %252)
  %253 = load i64, ptr %vram_start.i, align 8
  %shr20.i = lshr i64 %253, 24
  %and21.i281 = and i64 %shr20.i, 65535
  %conv22.i = and i64 %251, 4294901760
  %or.i282 = or i64 %and21.i281, %conv22.i
  %conv23.i = trunc i64 %or.i282 to i32
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %254 = call i32 @llvm.bswap.i32(i32 %conv23.i) #14
  %255 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %255)
  %256 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i147.i = getelementptr i8, ptr %256, i32 8228
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i147.i, i32 %254) #14, !srcloc !678
  %257 = ptrtoint ptr %vram_start.i to i32
  call void @__asan_load8_noabort(i32 %257)
  %258 = load i64, ptr %vram_start.i, align 8
  %shr26.i = lshr i64 %258, 8
  %conv27.i = trunc i64 %shr26.i to i32
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %259 = call i32 @llvm.bswap.i32(i32 %conv27.i) #14
  %260 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %260)
  %261 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i152.i = getelementptr i8, ptr %261, i32 11268
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i152.i, i32 %259) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %262 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %262)
  %263 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i157.i = getelementptr i8, ptr %263, i32 11272
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i157.i, i32 65600) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %264 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %264)
  %265 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i162.i = getelementptr i8, ptr %265, i32 11276
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i162.i, i32 -193) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %266 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %266)
  %267 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i167.i = getelementptr i8, ptr %267, i32 8240
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i167.i, i32 0) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %268 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %268)
  %269 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i172.i = getelementptr i8, ptr %269, i32 8232
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i172.i, i32 -241) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %270 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %270)
  %271 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i177.i = getelementptr i8, ptr %271, i32 8236
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i177.i, i32 -241) #14, !srcloc !678
  %272 = ptrtoint ptr %asic.i to i32
  call void @__asan_load4_noabort(i32 %272)
  %273 = load ptr, ptr %asic.i, align 8
  %mc_wait_for_idle29.i = getelementptr inbounds %struct.radeon_asic, ptr %273, i32 0, i32 8
  %274 = ptrtoint ptr %mc_wait_for_idle29.i to i32
  call void @__asan_load4_noabort(i32 %274)
  %275 = load ptr, ptr %mc_wait_for_idle29.i, align 4
  %call30.i = call i32 %275(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call30.i)
  %tobool31.not.i = icmp eq i32 %call30.i, 0
  br i1 %tobool31.not.i, label %if.end8.i.if.end37.i_crit_edge, label %do.end35.i

if.end8.i.if.end37.i_crit_edge:                   ; preds = %if.end8.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end37.i

do.end35.i:                                       ; preds = %if.end8.i
  call void @__sanitizer_cov_trace_pc() #16
  %276 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %276)
  %277 = load ptr, ptr %rdev, align 8
  call void (ptr, ptr, ...) @_dev_warn(ptr noundef %277, ptr noundef nonnull @.str.84) #18
  br label %if.end37.i

if.end37.i:                                       ; preds = %do.end35.i, %if.end8.i.if.end37.i_crit_edge
  call void @evergreen_mc_resume(ptr noundef %rdev, ptr noundef nonnull %save.i) #14
  %278 = ptrtoint ptr %family.i278 to i32
  call void @__asan_load4_noabort(i32 %278)
  %279 = load i32, ptr %family.i278, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 56, i32 %279)
  %cmp39.i = icmp eq i32 %279, 56
  br i1 %cmp39.i, label %if.end37.i.si_mc_program.exit_crit_edge, label %if.then41.i283

if.end37.i.si_mc_program.exit_crit_edge:          ; preds = %if.end37.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_mc_program.exit

if.then41.i283:                                   ; preds = %if.end37.i
  call void @__sanitizer_cov_trace_pc() #16
  call void @rv515_vga_render_disable(ptr noundef %rdev) #14
  br label %si_mc_program.exit

si_mc_program.exit:                               ; preds = %if.then41.i283, %if.end37.i.si_mc_program.exit_crit_edge
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %save.i) #14
  %dpm_enabled = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 58, i32 50
  %280 = ptrtoint ptr %dpm_enabled to i32
  call void @__asan_load1_noabort(i32 %280)
  %281 = load i8, ptr %dpm_enabled, align 8, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %281)
  %tobool1.not = icmp eq i8 %281, 0
  br i1 %tobool1.not, label %if.then2, label %si_mc_program.exit.if.end7_crit_edge

si_mc_program.exit.if.end7_crit_edge:             ; preds = %si_mc_program.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end7

if.then2:                                         ; preds = %si_mc_program.exit
  %call3 = call i32 @si_mc_load_microcode(ptr noundef %rdev)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call3)
  %tobool4.not = icmp eq i32 %call3, 0
  br i1 %tobool4.not, label %if.then2.if.end7_crit_edge, label %if.then5

if.then2.if.end7_crit_edge:                       ; preds = %if.then2
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end7

if.then5:                                         ; preds = %if.then2
  call void @__sanitizer_cov_trace_pc() #16
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.122) #14
  br label %cleanup

if.end7:                                          ; preds = %if.then2.if.end7_crit_edge, %si_mc_program.exit.if.end7_crit_edge
  %gart.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 43
  %robj.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 43, i32 1
  %282 = ptrtoint ptr %robj.i to i32
  call void @__asan_load4_noabort(i32 %282)
  %283 = load ptr, ptr %robj.i, align 4
  %cmp.i285 = icmp eq ptr %283, null
  br i1 %cmp.i285, label %do.end.i286, label %if.end.i289

do.end.i286:                                      ; preds = %if.end7
  call void @__sanitizer_cov_trace_pc() #16
  %284 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %284)
  %285 = load ptr, ptr %rdev, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %285, ptr noundef nonnull @.str.156) #18
  br label %cleanup

if.end.i289:                                      ; preds = %if.end7
  %call.i287 = call i32 @radeon_gart_table_vram_pin(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i287)
  %tobool.not.i288 = icmp eq i32 %call.i287, 0
  br i1 %tobool.not.i288, label %if.end2.i297, label %if.end.i289.cleanup_crit_edge

if.end.i289.cleanup_crit_edge:                    ; preds = %if.end.i289
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end2.i297:                                     ; preds = %if.end.i289
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %286 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %286)
  %287 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i.i291 = getelementptr i8, ptr %287, i32 8292
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i291, i32 1527054336) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %288 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %288)
  %289 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i95.i = getelementptr i8, ptr %289, i32 5120
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i95.i, i32 59116288) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %290 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %290)
  %291 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i99.i = getelementptr i8, ptr %291, i32 5124
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i99.i, i32 50331648) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %292 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %292)
  %293 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i103.i = getelementptr i8, ptr %293, i32 5128
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i103.i, i32 67113472) #14, !srcloc !678
  %gtt_start.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 42, i32 6
  %294 = ptrtoint ptr %gtt_start.i to i32
  call void @__asan_load8_noabort(i32 %294)
  %295 = load i64, ptr %gtt_start.i, align 8
  %shr.i292 = lshr i64 %295, 12
  %conv.i293 = trunc i64 %shr.i292 to i32
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %296 = call i32 @llvm.bswap.i32(i32 %conv.i293) #14
  %297 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %297)
  %298 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i107.i = getelementptr i8, ptr %298, i32 5468
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i107.i, i32 %296) #14, !srcloc !678
  %gtt_end.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 42, i32 7
  %299 = ptrtoint ptr %gtt_end.i to i32
  call void @__asan_load8_noabort(i32 %299)
  %300 = load i64, ptr %gtt_end.i, align 8
  %shr4.i = lshr i64 %300, 12
  %conv5.i = trunc i64 %shr4.i to i32
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %301 = call i32 @llvm.bswap.i32(i32 %conv5.i) #14
  %302 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %302)
  %303 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i111.i = getelementptr i8, ptr %303, i32 5500
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i111.i, i32 %301) #14, !srcloc !678
  %304 = ptrtoint ptr %gart.i to i32
  call void @__asan_load4_noabort(i32 %304)
  %305 = load i32, ptr %gart.i, align 8
  %shr7.i = lshr i32 %305, 12
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %306 = call i32 @llvm.bswap.i32(i32 %shr7.i) #14
  %307 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %307)
  %308 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i115.i294 = getelementptr i8, ptr %308, i32 5436
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i115.i294, i32 %306) #14, !srcloc !678
  %addr.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 63, i32 2
  %309 = ptrtoint ptr %addr.i to i32
  call void @__asan_load4_noabort(i32 %309)
  %310 = load i32, ptr %addr.i, align 4
  %shr8.i = lshr i32 %310, 12
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %311 = call i32 @llvm.bswap.i32(i32 %shr8.i) #14
  %312 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %312)
  %313 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i119.i = getelementptr i8, ptr %313, i32 5400
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i119.i, i32 %311) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %314 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %314)
  %315 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i123.i = getelementptr i8, ptr %315, i32 5168
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i123.i, i32 0) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %316 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %316)
  %317 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i127.i295 = getelementptr i8, ptr %317, i32 5136
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i127.i295, i32 285212672) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %318 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %318)
  %319 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i131.i = getelementptr i8, ptr %319, i32 5588
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i131.i, i32 0) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %320 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %320)
  %321 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i135.i = getelementptr i8, ptr %321, i32 5592
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i135.i, i32 0) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %322 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %322)
  %323 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i139.i = getelementptr i8, ptr %323, i32 5596
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i139.i, i32 0) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %324 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %324)
  %325 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i143.i = getelementptr i8, ptr %325, i32 5472
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i143.i, i32 0) #14, !srcloc !678
  %max_pfn.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 100, i32 1
  %326 = ptrtoint ptr %max_pfn.i to i32
  call void @__asan_load4_noabort(i32 %326)
  %327 = load i32, ptr %max_pfn.i, align 8
  %sub.i = add i32 %327, -1
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %328 = call i32 @llvm.bswap.i32(i32 %sub.i) #14
  %329 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %329)
  %330 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i147.i296 = getelementptr i8, ptr %330, i32 5504
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i147.i296, i32 %328) #14, !srcloc !678
  br label %for.body.i298

for.body.i298:                                    ; preds = %for.inc.i.for.body.i298_crit_edge, %if.end2.i297
  %i.0176.i = phi i32 [ 1, %if.end2.i297 ], [ %inc.i301, %for.inc.i.for.body.i298_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 8, i32 %i.0176.i)
  %cmp11.i = icmp ult i32 %i.0176.i, 8
  %arrayidx.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 100, i32 5, i32 %i.0176.i
  %331 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %331)
  %332 = load i32, ptr %arrayidx.i, align 4
  %shl.i = shl nuw nsw i32 %i.0176.i, 2
  br i1 %cmp11.i, label %do.body.i.i, label %do.body.i158.i

do.body.i.i:                                      ; preds = %for.body.i298
  call void @__sanitizer_cov_trace_pc() #16
  %add.i299 = add nuw nsw i32 %shl.i, 5436
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %333 = call i32 @llvm.bswap.i32(i32 %332) #14
  %334 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %334)
  %335 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i151.i = getelementptr i8, ptr %335, i32 %add.i299
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i151.i, i32 %333) #14, !srcloc !678
  br label %for.inc.i

do.body.i158.i:                                   ; preds = %for.body.i298
  call void @__sanitizer_cov_trace_pc() #16
  %add17.i = add nuw nsw i32 %shl.i, 5144
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %336 = call i32 @llvm.bswap.i32(i32 %332) #14
  %337 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %337)
  %338 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i157.i300 = getelementptr i8, ptr %338, i32 %add17.i
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i157.i300, i32 %336) #14, !srcloc !678
  br label %for.inc.i

for.inc.i:                                        ; preds = %do.body.i158.i, %do.body.i.i
  %inc.i301 = add nuw nsw i32 %i.0176.i, 1
  %exitcond.not.i302 = icmp eq i32 %inc.i301, 16
  br i1 %exitcond.not.i302, label %if.end11, label %for.inc.i.for.body.i298_crit_edge

for.inc.i.for.body.i298_crit_edge:                ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i298

if.end11:                                         ; preds = %for.inc.i
  %339 = ptrtoint ptr %addr.i to i32
  call void @__asan_load4_noabort(i32 %339)
  %340 = load i32, ptr %addr.i, align 4
  %shr24.i = lshr i32 %340, 12
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %341 = call i32 @llvm.bswap.i32(i32 %shr24.i) #14
  %342 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %342)
  %343 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i164.i = getelementptr i8, ptr %343, i32 5404
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i164.i, i32 %341) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %344 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %344)
  %345 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i169.i = getelementptr i8, ptr %345, i32 5172
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i169.i, i32 67108864) #14, !srcloc !678
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @radeon_vm_block_size to i32))
  %346 = load i32, ptr @radeon_vm_block_size, align 4
  %sub25.i = shl i32 %346, 24
  %and.i303 = add i32 %sub25.i, 117440512
  %shl26.i = and i32 %and.i303, 251658240
  %or38.i = or i32 %shl26.i, 898779
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %347 = call i32 @llvm.bswap.i32(i32 %or38.i) #14
  %348 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %348)
  %349 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i174.i = getelementptr i8, ptr %349, i32 5140
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i174.i, i32 %347) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %350 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %350)
  %351 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i.i.i = getelementptr i8, ptr %351, i32 21632
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i.i, i32 16777216) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %352 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %352)
  %353 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i5.i.i = getelementptr i8, ptr %353, i32 5240
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i5.i.i, i32 16777216) #14, !srcloc !678
  %gtt_size.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 42, i32 5
  %354 = ptrtoint ptr %gtt_size.i to i32
  call void @__asan_load8_noabort(i32 %354)
  %355 = load i64, ptr %gtt_size.i, align 8
  %shr43.i = lshr i64 %355, 20
  %conv44.i = trunc i64 %shr43.i to i32
  %356 = ptrtoint ptr %gart.i to i32
  call void @__asan_load4_noabort(i32 %356)
  %357 = load i32, ptr %gart.i, align 8
  %conv47.i = zext i32 %357 to i64
  %call48.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.159, i32 noundef %conv44.i, i64 noundef %conv47.i) #18
  %ready.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 43, i32 8
  %358 = ptrtoint ptr %ready.i to i32
  call void @__asan_store1_noabort(i32 %358)
  store i8 1, ptr %ready.i, align 8
  %359 = ptrtoint ptr %family.i278 to i32
  call void @__asan_load4_noabort(i32 %359)
  %360 = load i32, ptr %family.i278, align 4
  %switch.tableidx = add i32 %360, -52
  call void @__sanitizer_cov_trace_const_cmp4(i32 5, i32 %switch.tableidx)
  %361 = icmp ult i32 %switch.tableidx, 5
  br i1 %361, label %switch.lookup, label %if.end11.sw.epilog.i_crit_edge

if.end11.sw.epilog.i_crit_edge:                   ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.i

switch.lookup:                                    ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #16
  %switch.gep = getelementptr inbounds [5 x i32], ptr @switch.table.si_startup, i32 0, i32 %switch.tableidx
  %362 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %362)
  %switch.load = load i32, ptr %switch.gep, align 4
  %switch.gep325 = getelementptr inbounds [5 x i32], ptr @switch.table.si_startup.263, i32 0, i32 %switch.tableidx
  %363 = ptrtoint ptr %switch.gep325 to i32
  call void @__asan_load4_noabort(i32 %363)
  %switch.load326 = load i32, ptr %switch.gep325, align 4
  %switch.gep327 = getelementptr inbounds [5 x i32], ptr @switch.table.si_startup.264, i32 0, i32 %switch.tableidx
  %364 = ptrtoint ptr %switch.gep327 to i32
  call void @__asan_load4_noabort(i32 %364)
  %switch.load328 = load i32, ptr %switch.gep327, align 4
  %switch.gep329 = getelementptr inbounds [5 x i32], ptr @switch.table.si_startup.265, i32 0, i32 %switch.tableidx
  %365 = ptrtoint ptr %switch.gep329 to i32
  call void @__asan_load4_noabort(i32 %365)
  %switch.load330 = load i32, ptr %switch.gep329, align 4
  %switch.gep331 = getelementptr inbounds [5 x i32], ptr @switch.table.si_startup.266, i32 0, i32 %switch.tableidx
  %366 = ptrtoint ptr %switch.gep331 to i32
  call void @__asan_load4_noabort(i32 %366)
  %switch.load332 = load i32, ptr %switch.gep331, align 4
  %switch.gep333 = getelementptr inbounds [5 x i32], ptr @switch.table.si_startup.267, i32 0, i32 %switch.tableidx
  %367 = ptrtoint ptr %switch.gep333 to i32
  call void @__asan_load4_noabort(i32 %367)
  %switch.load334 = load i32, ptr %switch.gep333, align 4
  %switch.gep335 = getelementptr inbounds [5 x i32], ptr @switch.table.si_startup.268, i32 0, i32 %switch.tableidx
  %368 = ptrtoint ptr %switch.gep335 to i32
  call void @__asan_load4_noabort(i32 %368)
  %switch.load336 = load i32, ptr %switch.gep335, align 4
  %switch.gep337 = getelementptr inbounds [5 x i32], ptr @switch.table.si_startup.269, i32 0, i32 %switch.tableidx
  %369 = ptrtoint ptr %switch.gep337 to i32
  call void @__asan_load4_noabort(i32 %369)
  %switch.load338 = load i32, ptr %switch.gep337, align 4
  %switch.gep339 = getelementptr inbounds [5 x i32], ptr @switch.table.si_startup.270, i32 0, i32 %switch.tableidx
  %370 = ptrtoint ptr %switch.gep339 to i32
  call void @__asan_load4_noabort(i32 %370)
  %switch.load340 = load i32, ptr %switch.gep339, align 4
  br label %sw.epilog.i

sw.epilog.i:                                      ; preds = %switch.lookup, %if.end11.sw.epilog.i_crit_edge
  %.sink727.i = phi i32 [ %switch.load, %switch.lookup ], [ 1, %if.end11.sw.epilog.i_crit_edge ]
  %.sink726.i = phi i32 [ %switch.load326, %switch.lookup ], [ 4, %if.end11.sw.epilog.i_crit_edge ]
  %.sink725.i = phi i32 [ %switch.load328, %switch.lookup ], [ 5, %if.end11.sw.epilog.i_crit_edge ]
  %.sink724.i = phi i32 [ %switch.load330, %switch.lookup ], [ 2, %if.end11.sw.epilog.i_crit_edge ]
  %.sink723.i = phi i32 [ %switch.load332, %switch.lookup ], [ 4, %if.end11.sw.epilog.i_crit_edge ]
  %.sink722.i = phi i32 [ %switch.load334, %switch.lookup ], [ 4, %if.end11.sw.epilog.i_crit_edge ]
  %.sink721.i = phi i32 [ %switch.load336, %switch.lookup ], [ 32, %if.end11.sw.epilog.i_crit_edge ]
  %.sink.i = phi i32 [ %switch.load338, %switch.lookup ], [ 64, %if.end11.sw.epilog.i_crit_edge ]
  %gb_addr_config.0.i = phi i32 [ %switch.load340, %switch.lookup ], [ 33619970, %if.end11.sw.epilog.i_crit_edge ]
  %config95.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5
  %371 = ptrtoint ptr %config95.i to i32
  call void @__asan_store4_noabort(i32 %371)
  store i32 %.sink727.i, ptr %config95.i, align 8
  %max_tile_pipes98.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 1
  %372 = ptrtoint ptr %max_tile_pipes98.i to i32
  call void @__asan_store4_noabort(i32 %372)
  store i32 %.sink726.i, ptr %max_tile_pipes98.i, align 4
  %max_cu_per_sh100.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 2
  %373 = ptrtoint ptr %max_cu_per_sh100.i to i32
  call void @__asan_store4_noabort(i32 %373)
  store i32 %.sink725.i, ptr %max_cu_per_sh100.i, align 8
  %max_sh_per_se102.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 3
  %374 = ptrtoint ptr %max_sh_per_se102.i to i32
  call void @__asan_store4_noabort(i32 %374)
  store i32 %.sink724.i, ptr %max_sh_per_se102.i, align 4
  %max_backends_per_se104.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 4
  %375 = ptrtoint ptr %max_backends_per_se104.i to i32
  call void @__asan_store4_noabort(i32 %375)
  store i32 %.sink723.i, ptr %max_backends_per_se104.i, align 8
  %max_texture_channel_caches106.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 5
  %376 = ptrtoint ptr %max_texture_channel_caches106.i to i32
  call void @__asan_store4_noabort(i32 %376)
  store i32 %.sink722.i, ptr %max_texture_channel_caches106.i, align 4
  %max_gprs108.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 6
  %377 = ptrtoint ptr %max_gprs108.i to i32
  call void @__asan_store4_noabort(i32 %377)
  store i32 256, ptr %max_gprs108.i, align 8
  %max_gs_threads110.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 7
  %378 = ptrtoint ptr %max_gs_threads110.i to i32
  call void @__asan_store4_noabort(i32 %378)
  store i32 %.sink721.i, ptr %max_gs_threads110.i, align 4
  %max_hw_contexts112.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 8
  %379 = ptrtoint ptr %max_hw_contexts112.i to i32
  call void @__asan_store4_noabort(i32 %379)
  store i32 8, ptr %max_hw_contexts112.i, align 8
  %sc_prim_fifo_size_frontend114.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 9
  %380 = ptrtoint ptr %sc_prim_fifo_size_frontend114.i to i32
  call void @__asan_store4_noabort(i32 %380)
  store i32 32, ptr %sc_prim_fifo_size_frontend114.i, align 4
  %sc_prim_fifo_size_backend116.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 10
  %381 = ptrtoint ptr %sc_prim_fifo_size_backend116.i to i32
  call void @__asan_store4_noabort(i32 %381)
  store i32 %.sink.i, ptr %sc_prim_fifo_size_backend116.i, align 8
  %sc_hiz_tile_fifo_size118.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 11
  %382 = ptrtoint ptr %sc_hiz_tile_fifo_size118.i to i32
  call void @__asan_store4_noabort(i32 %382)
  store i32 48, ptr %sc_hiz_tile_fifo_size118.i, align 4
  %sc_earlyz_tile_fifo_size120.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 12
  %383 = ptrtoint ptr %sc_earlyz_tile_fifo_size120.i to i32
  call void @__asan_store4_noabort(i32 %383)
  store i32 304, ptr %sc_earlyz_tile_fifo_size120.i, align 8
  br label %r100_mm_wreg.exit472.i

r100_mm_wreg.exit472.i:                           ; preds = %r100_mm_wreg.exit472.i.r100_mm_wreg.exit472.i_crit_edge, %sw.epilog.i
  %j.0713.i = phi i32 [ 0, %sw.epilog.i ], [ %add125.i, %r100_mm_wreg.exit472.i.r100_mm_wreg.exit472.i_crit_edge ]
  %i.0712.i = phi i32 [ 0, %sw.epilog.i ], [ %inc.i309, %r100_mm_wreg.exit472.i.r100_mm_wreg.exit472.i_crit_edge ]
  %add.i307 = add nuw nsw i32 %j.0713.i, 11284
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %384 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %384)
  %385 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i.i308 = getelementptr i8, ptr %385, i32 %add.i307
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i308, i32 0) #14, !srcloc !678
  %add121.i = add nuw nsw i32 %j.0713.i, 11288
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %386 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %386)
  %387 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i442.i = getelementptr i8, ptr %387, i32 %add121.i
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i442.i, i32 0) #14, !srcloc !678
  %add122.i = add nuw nsw i32 %j.0713.i, 11292
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %388 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %388)
  %389 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i451.i = getelementptr i8, ptr %389, i32 %add122.i
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i451.i, i32 0) #14, !srcloc !678
  %add123.i = add nuw nsw i32 %j.0713.i, 11296
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %390 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %390)
  %391 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i460.i = getelementptr i8, ptr %391, i32 %add123.i
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i460.i, i32 0) #14, !srcloc !678
  %add124.i = add nuw nsw i32 %j.0713.i, 11300
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %392 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %392)
  %393 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i469.i = getelementptr i8, ptr %393, i32 %add124.i
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i469.i, i32 0) #14, !srcloc !678
  %inc.i309 = add nuw nsw i32 %i.0712.i, 1
  %add125.i = add nuw nsw i32 %j.0713.i, 24
  %exitcond.not.i310 = icmp eq i32 %inc.i309, 32
  br i1 %exitcond.not.i310, label %for.end.i315, label %r100_mm_wreg.exit472.i.r100_mm_wreg.exit472.i_crit_edge

r100_mm_wreg.exit472.i.r100_mm_wreg.exit472.i_crit_edge: ; preds = %r100_mm_wreg.exit472.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %r100_mm_wreg.exit472.i

for.end.i315:                                     ; preds = %r100_mm_wreg.exit472.i
  %rmmio_size.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 18
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %394 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %394)
  %395 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i476.i = getelementptr i8, ptr %395, i32 32768
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i476.i, i32 -16777216) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %396 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %396)
  %397 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i481.i = getelementptr i8, ptr %397, i32 3744
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i481.i, i32 16777216) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %398 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %398)
  %399 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i486.i311 = getelementptr i8, ptr %399, i32 3752
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i486.i311, i32 16777216) #14, !srcloc !678
  call void @evergreen_fix_pci_max_read_req_size(ptr noundef %rdev) #14
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %400 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %400)
  %401 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i491.i = getelementptr i8, ptr %401, i32 21648
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i491.i, i32 50331648) #14, !srcloc !678
  %402 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %402)
  %403 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i496.i = getelementptr i8, ptr %403, i32 8196
  %404 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i496.i) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %405 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %405)
  %406 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i500.i = getelementptr i8, ptr %406, i32 10080
  %407 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i500.i) #14, !srcloc !674
  %408 = call i32 @llvm.bswap.i32(i32 %407) #14
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %409 = ptrtoint ptr %max_tile_pipes98.i to i32
  call void @__asan_load4_noabort(i32 %409)
  %410 = load i32, ptr %max_tile_pipes98.i, align 4
  %num_tile_pipes.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 13
  %411 = ptrtoint ptr %num_tile_pipes.i to i32
  call void @__asan_store4_noabort(i32 %411)
  store i32 %410, ptr %num_tile_pipes.i, align 4
  %mem_max_burst_length_bytes.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 18
  %412 = ptrtoint ptr %mem_max_burst_length_bytes.i to i32
  call void @__asan_store4_noabort(i32 %412)
  store i32 256, ptr %mem_max_burst_length_bytes.i, align 8
  %and.i312 = lshr i32 %408, 6
  %shr.i313 = and i32 %and.i312, 3
  %add131.i = or i32 %shr.i313, 8
  %mul.i = shl i32 4, %add131.i
  %div436.i = lshr exact i32 %mul.i, 10
  %mem_row_size_in_kb.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 19
  call void @__sanitizer_cov_trace_const_cmp4(i32 4096, i32 %mul.i)
  %cmp135.i = icmp ugt i32 %mul.i, 4096
  %spec.select.i314 = select i1 %cmp135.i, i32 4, i32 %div436.i
  %413 = ptrtoint ptr %mem_row_size_in_kb.i to i32
  call void @__asan_store4_noabort(i32 %413)
  store i32 %spec.select.i314, ptr %mem_row_size_in_kb.i, align 4
  %shader_engine_tile_size.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 20
  %414 = ptrtoint ptr %shader_engine_tile_size.i to i32
  call void @__asan_store4_noabort(i32 %414)
  store i32 32, ptr %shader_engine_tile_size.i, align 8
  %num_gpus.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 21
  %415 = ptrtoint ptr %num_gpus.i to i32
  call void @__asan_store4_noabort(i32 %415)
  store i32 1, ptr %num_gpus.i, align 4
  %multi_gpu_tile_size.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 22
  %416 = ptrtoint ptr %multi_gpu_tile_size.i to i32
  call void @__asan_store4_noabort(i32 %416)
  store i32 64, ptr %multi_gpu_tile_size.i, align 8
  %417 = zext i32 %spec.select.i314 to i64
  call void @__sanitizer_cov_trace_switch(i64 %417, ptr @__sancov_gen_cov_switch_values.283)
  switch i32 %spec.select.i314, label %for.end.i315.sw.epilog150.i_crit_edge [
    i32 4, label %sw.bb148.i
    i32 2, label %sw.bb146.i
  ]

for.end.i315.sw.epilog150.i_crit_edge:            ; preds = %for.end.i315
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog150.i

sw.bb146.i:                                       ; preds = %for.end.i315
  call void @__sanitizer_cov_trace_pc() #16
  %or147.i = or i32 %gb_addr_config.0.i, 268435456
  br label %sw.epilog150.i

sw.bb148.i:                                       ; preds = %for.end.i315
  call void @__sanitizer_cov_trace_pc() #16
  %or149.i = or i32 %gb_addr_config.0.i, 536870912
  br label %sw.epilog150.i

sw.epilog150.i:                                   ; preds = %sw.bb148.i, %sw.bb146.i, %for.end.i315.sw.epilog150.i_crit_edge
  %gb_addr_config.1.i = phi i32 [ %or147.i, %sw.bb146.i ], [ %or149.i, %sw.bb148.i ], [ %gb_addr_config.0.i, %for.end.i315.sw.epilog150.i_crit_edge ]
  %tile_config.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 23
  %switch.tableidx342 = add i32 %410, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %switch.tableidx342)
  %418 = icmp ult i32 %switch.tableidx342, 4
  br i1 %418, label %switch.lookup341, label %sw.epilog150.i.sw.epilog171.i_crit_edge

sw.epilog150.i.sw.epilog171.i_crit_edge:          ; preds = %sw.epilog150.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog171.i

switch.lookup341:                                 ; preds = %sw.epilog150.i
  call void @__sanitizer_cov_trace_pc() #16
  %switch.gep343 = getelementptr inbounds [4 x i32], ptr @switch.table.si_startup.271, i32 0, i32 %switch.tableidx342
  %419 = ptrtoint ptr %switch.gep343 to i32
  call void @__asan_load4_noabort(i32 %419)
  %switch.load344 = load i32, ptr %switch.gep343, align 4
  br label %sw.epilog171.i

sw.epilog171.i:                                   ; preds = %switch.lookup341, %sw.epilog150.i.sw.epilog171.i_crit_edge
  %.sink728.i = phi i32 [ %switch.load344, %switch.lookup341 ], [ 3, %sw.epilog150.i.sw.epilog171.i_crit_edge ]
  %420 = ptrtoint ptr %tile_config.i to i32
  call void @__asan_store4_noabort(i32 %420)
  store i32 %.sink728.i, ptr %tile_config.i, align 4
  %and172.i = and i32 %408, 3
  %421 = zext i32 %and172.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %421, ptr @__sancov_gen_cov_switch_values.284)
  switch i32 %and172.i, label %sw.default183.i [
    i32 0, label %sw.epilog171.i.sw.epilog187.i_crit_edge
    i32 1, label %sw.epilog171.i.sw.epilog187.sink.split.i_crit_edge
  ]

sw.epilog171.i.sw.epilog187.sink.split.i_crit_edge: ; preds = %sw.epilog171.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog187.sink.split.i

sw.epilog171.i.sw.epilog187.i_crit_edge:          ; preds = %sw.epilog171.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog187.i

sw.default183.i:                                  ; preds = %sw.epilog171.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog187.sink.split.i

sw.epilog187.sink.split.i:                        ; preds = %sw.default183.i, %sw.epilog171.i.sw.epilog187.sink.split.i_crit_edge
  %.sink730.i = phi i32 [ 32, %sw.default183.i ], [ 16, %sw.epilog171.i.sw.epilog187.sink.split.i_crit_edge ]
  %or186.i = or i32 %.sink730.i, %.sink728.i
  %422 = ptrtoint ptr %tile_config.i to i32
  call void @__asan_store4_noabort(i32 %422)
  store i32 %or186.i, ptr %tile_config.i, align 4
  br label %sw.epilog187.i

sw.epilog187.i:                                   ; preds = %sw.epilog187.sink.split.i, %sw.epilog171.i.sw.epilog187.i_crit_edge
  %423 = ptrtoint ptr %tile_config.i to i32
  call void @__asan_load4_noabort(i32 %423)
  %424 = load i32, ptr %tile_config.i, align 4
  %425 = lshr i32 %gb_addr_config.1.i, 16
  %shl196.i = and i32 %425, 12288
  %or199.i = or i32 %424, %shl196.i
  store i32 %or199.i, ptr %tile_config.i, align 4
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %426 = call i32 @llvm.bswap.i32(i32 %gb_addr_config.1.i) #14
  %427 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %427)
  %428 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i504.i = getelementptr i8, ptr %428, i32 39160
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i504.i, i32 %426) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %429 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %429)
  %430 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i509.i = getelementptr i8, ptr %430, i32 3028
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i509.i, i32 %426) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %431 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %431)
  %432 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i514.i = getelementptr i8, ptr %432, i32 3072
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i514.i, i32 %426) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %433 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %433)
  %434 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i519.i = getelementptr i8, ptr %434, i32 12104
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i519.i, i32 %426) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %435 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %435)
  %436 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i524.i = getelementptr i8, ptr %436, i32 53432
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i524.i, i32 %426) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %437 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %437)
  %438 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i529.i = getelementptr i8, ptr %438, i32 55480
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i529.i, i32 %426) #14, !srcloc !678
  %has_uvd.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 93
  %439 = ptrtoint ptr %has_uvd.i to i32
  call void @__asan_load1_noabort(i32 %439)
  %440 = load i8, ptr %has_uvd.i, align 4, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %440)
  %tobool.not.i316 = icmp eq i8 %440, 0
  br i1 %tobool.not.i316, label %sw.epilog187.i.if.end201.i_crit_edge, label %if.then200.i

sw.epilog187.i.if.end201.i_crit_edge:             ; preds = %sw.epilog187.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end201.i

if.then200.i:                                     ; preds = %sw.epilog187.i
  call void @__sanitizer_cov_trace_pc() #16
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %441 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %441)
  %442 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i534.i = getelementptr i8, ptr %442, i32 61260
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i534.i, i32 %426) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %443 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %443)
  %444 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i539.i = getelementptr i8, ptr %444, i32 61264
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i539.i, i32 %426) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %445 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %445)
  %446 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i544.i = getelementptr i8, ptr %446, i32 61268
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i544.i, i32 %426) #14, !srcloc !678
  br label %if.end201.i

if.end201.i:                                      ; preds = %if.then200.i, %sw.epilog187.i.if.end201.i_crit_edge
  %tile_mode_array.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24
  %447 = ptrtoint ptr %mem_row_size_in_kb.i to i32
  call void @__asan_load4_noabort(i32 %447)
  %448 = load i32, ptr %mem_row_size_in_kb.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %448)
  %switch.selectcmp.i.i = icmp eq i32 %448, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %448)
  %switch.selectcmp187.i.i = icmp eq i32 %448, 1
  %449 = call ptr @memset(ptr %tile_mode_array.i.i, i32 0, i32 128)
  %switch.select.i.i = select i1 %switch.selectcmp.i.i, i32 12288, i32 10240
  %switch.select188.i.i = select i1 %switch.selectcmp187.i.i, i32 8192, i32 %switch.select.i.i
  %450 = ptrtoint ptr %family.i278 to i32
  call void @__asan_load4_noabort(i32 %450)
  %451 = load i32, ptr %family.i278, align 4
  %452 = zext i32 %451 to i64
  call void @__sanitizer_cov_trace_switch(i64 %452, ptr @__sancov_gen_cov_switch_values.285)
  switch i32 %451, label %sw.default114.i.i [
    i32 52, label %if.end201.i.sw.bb4.i.i_crit_edge
    i32 53, label %if.end201.i.sw.bb4.i.i_crit_edge346
    i32 54, label %if.end201.i.sw.bb57.i.i_crit_edge
    i32 55, label %if.end201.i.sw.bb57.i.i_crit_edge347
    i32 56, label %if.end201.i.sw.bb57.i.i_crit_edge348
  ]

if.end201.i.sw.bb57.i.i_crit_edge348:             ; preds = %if.end201.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb57.i.i

if.end201.i.sw.bb57.i.i_crit_edge347:             ; preds = %if.end201.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb57.i.i

if.end201.i.sw.bb57.i.i_crit_edge:                ; preds = %if.end201.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb57.i.i

if.end201.i.sw.bb4.i.i_crit_edge346:              ; preds = %if.end201.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb4.i.i

if.end201.i.sw.bb4.i.i_crit_edge:                 ; preds = %if.end201.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.bb4.i.i

sw.bb4.i.i:                                       ; preds = %if.end201.i.sw.bb4.i.i_crit_edge, %if.end201.i.sw.bb4.i.i_crit_edge346
  %453 = ptrtoint ptr %tile_mode_array.i.i to i32
  call void @__asan_store4_noabort(i32 %453)
  store i32 3539602, ptr %tile_mode_array.i.i, align 4
  %arrayidx6.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 1
  %454 = ptrtoint ptr %arrayidx6.i.i to i32
  call void @__asan_store4_noabort(i32 %454)
  store i32 3541650, ptr %arrayidx6.i.i, align 4
  %arrayidx7.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 2
  %455 = ptrtoint ptr %arrayidx7.i.i to i32
  call void @__asan_store4_noabort(i32 %455)
  store i32 3543698, ptr %arrayidx7.i.i, align 4
  %arrayidx8.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 3
  %456 = ptrtoint ptr %arrayidx8.i.i to i32
  call void @__asan_store4_noabort(i32 %456)
  store i32 3541650, ptr %arrayidx8.i.i, align 4
  %arrayidx9.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 4
  %457 = ptrtoint ptr %arrayidx9.i.i to i32
  call void @__asan_store4_noabort(i32 %457)
  store i32 3474058, ptr %arrayidx9.i.i, align 4
  %or10.i.i = or i32 %switch.select188.i.i, 3146386
  %or13.i.i = or i32 %switch.select188.i.i, 3474066
  %arrayidx14.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 5
  %458 = ptrtoint ptr %arrayidx14.i.i to i32
  call void @__asan_store4_noabort(i32 %458)
  store i32 %or13.i.i, ptr %arrayidx14.i.i, align 4
  %arrayidx21.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 6
  %459 = ptrtoint ptr %arrayidx21.i.i to i32
  call void @__asan_store4_noabort(i32 %459)
  store i32 %or10.i.i, ptr %arrayidx21.i.i, align 4
  %or27.i.i = or i32 %switch.select188.i.i, 3539602
  %arrayidx28.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 7
  %460 = ptrtoint ptr %arrayidx28.i.i to i32
  call void @__asan_store4_noabort(i32 %460)
  store i32 %or27.i.i, ptr %arrayidx28.i.i, align 4
  %arrayidx29.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 8
  %461 = ptrtoint ptr %arrayidx29.i.i to i32
  call void @__asan_store4_noabort(i32 %461)
  store i32 3474052, ptr %arrayidx29.i.i, align 4
  %arrayidx30.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 9
  %462 = ptrtoint ptr %arrayidx30.i.i to i32
  call void @__asan_store4_noabort(i32 %462)
  store i32 3474056, ptr %arrayidx30.i.i, align 4
  %arrayidx31.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 10
  %463 = ptrtoint ptr %arrayidx31.i.i to i32
  call void @__asan_store4_noabort(i32 %463)
  store i32 3543696, ptr %arrayidx31.i.i, align 4
  %arrayidx32.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 11
  %464 = ptrtoint ptr %arrayidx32.i.i to i32
  call void @__asan_store4_noabort(i32 %464)
  store i32 3478160, ptr %arrayidx32.i.i, align 4
  %arrayidx33.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 12
  %465 = ptrtoint ptr %arrayidx33.i.i to i32
  call void @__asan_store4_noabort(i32 %465)
  store i32 3152528, ptr %arrayidx33.i.i, align 4
  %arrayidx34.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 13
  %466 = ptrtoint ptr %arrayidx34.i.i to i32
  call void @__asan_store4_noabort(i32 %466)
  store i32 3474057, ptr %arrayidx34.i.i, align 4
  %arrayidx35.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 14
  %467 = ptrtoint ptr %arrayidx35.i.i to i32
  call void @__asan_store4_noabort(i32 %467)
  store i32 3281553, ptr %arrayidx35.i.i, align 4
  %arrayidx36.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 15
  %468 = ptrtoint ptr %arrayidx36.i.i to i32
  call void @__asan_store4_noabort(i32 %468)
  store i32 3216017, ptr %arrayidx36.i.i, align 4
  %arrayidx37.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 16
  %469 = ptrtoint ptr %arrayidx37.i.i to i32
  call void @__asan_store4_noabort(i32 %469)
  store i32 3152529, ptr %arrayidx37.i.i, align 4
  %or40.i.i = or i32 %switch.select188.i.i, 3146385
  %arrayidx44.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 17
  %470 = ptrtoint ptr %arrayidx44.i.i to i32
  call void @__asan_store4_noabort(i32 %470)
  store i32 %or40.i.i, ptr %arrayidx44.i.i, align 4
  %arrayidx45.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 21
  %471 = ptrtoint ptr %arrayidx45.i.i to i32
  call void @__asan_store4_noabort(i32 %471)
  store i32 3560081, ptr %arrayidx45.i.i, align 4
  %arrayidx46.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 22
  %472 = ptrtoint ptr %arrayidx46.i.i to i32
  call void @__asan_store4_noabort(i32 %472)
  store i32 3805841, ptr %arrayidx46.i.i, align 4
  %arrayidx47.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 23
  %473 = ptrtoint ptr %arrayidx47.i.i to i32
  call void @__asan_store4_noabort(i32 %473)
  store i32 3478161, ptr %arrayidx47.i.i, align 4
  %arrayidx48.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 24
  %474 = ptrtoint ptr %arrayidx48.i.i to i32
  call void @__asan_store4_noabort(i32 %474)
  store i32 3414673, ptr %arrayidx48.i.i, align 4
  %arrayidx49.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 25
  %475 = ptrtoint ptr %arrayidx49.i.i to i32
  call void @__asan_store4_noabort(i32 %475)
  store i32 2106001, ptr %arrayidx49.i.i, align 4
  br label %do.body.i.i.i

do.body.i.i.i:                                    ; preds = %do.body.i.i.i.do.body.i.i.i_crit_edge, %sw.bb4.i.i
  %reg_offset.1201.i.i = phi i32 [ 0, %sw.bb4.i.i ], [ %inc55.i.i, %do.body.i.i.i.do.body.i.i.i_crit_edge ]
  %arrayidx53.i.i = getelementptr i32, ptr %tile_mode_array.i.i, i32 %reg_offset.1201.i.i
  %476 = ptrtoint ptr %arrayidx53.i.i to i32
  call void @__asan_load4_noabort(i32 %476)
  %477 = load i32, ptr %arrayidx53.i.i, align 4
  %mul.i.i = shl nuw nsw i32 %reg_offset.1201.i.i, 2
  %add.i.i = add nuw nsw i32 %mul.i.i, 39184
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %478 = call i32 @llvm.bswap.i32(i32 %477) #14
  %479 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %479)
  %480 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i.i.i317 = getelementptr i8, ptr %480, i32 %add.i.i
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i.i317, i32 %478) #14, !srcloc !678
  %inc55.i.i = add nuw nsw i32 %reg_offset.1201.i.i, 1
  %exitcond203.not.i.i = icmp eq i32 %inc55.i.i, 32
  br i1 %exitcond203.not.i.i, label %do.body.i.i.i.si_tiling_mode_table_init.exit.i_crit_edge, label %do.body.i.i.i.do.body.i.i.i_crit_edge

do.body.i.i.i.do.body.i.i.i_crit_edge:            ; preds = %do.body.i.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.body.i.i.i

do.body.i.i.i.si_tiling_mode_table_init.exit.i_crit_edge: ; preds = %do.body.i.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_tiling_mode_table_init.exit.i

sw.bb57.i.i:                                      ; preds = %if.end201.i.sw.bb57.i.i_crit_edge, %if.end201.i.sw.bb57.i.i_crit_edge347, %if.end201.i.sw.bb57.i.i_crit_edge348
  %481 = ptrtoint ptr %tile_mode_array.i.i to i32
  call void @__asan_store4_noabort(i32 %481)
  store i32 3801362, ptr %tile_mode_array.i.i, align 4
  %arrayidx59.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 1
  %482 = ptrtoint ptr %arrayidx59.i.i to i32
  call void @__asan_store4_noabort(i32 %482)
  store i32 3803410, ptr %arrayidx59.i.i, align 4
  %arrayidx60.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 2
  %483 = ptrtoint ptr %arrayidx60.i.i to i32
  call void @__asan_store4_noabort(i32 %483)
  store i32 3805458, ptr %arrayidx60.i.i, align 4
  %arrayidx61.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 3
  %484 = ptrtoint ptr %arrayidx61.i.i to i32
  call void @__asan_store4_noabort(i32 %484)
  store i32 3803410, ptr %arrayidx61.i.i, align 4
  %arrayidx62.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 4
  %485 = ptrtoint ptr %arrayidx62.i.i to i32
  call void @__asan_store4_noabort(i32 %485)
  store i32 3473674, ptr %arrayidx62.i.i, align 4
  %or68.i.i = or i32 %switch.select188.i.i, 3473682
  %arrayidx69.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 5
  %486 = ptrtoint ptr %arrayidx69.i.i to i32
  call void @__asan_store4_noabort(i32 %486)
  store i32 %or68.i.i, ptr %arrayidx69.i.i, align 4
  %or75.i.i = or i32 %switch.select188.i.i, 3408146
  %arrayidx76.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 6
  %487 = ptrtoint ptr %arrayidx76.i.i to i32
  call void @__asan_store4_noabort(i32 %487)
  store i32 %or75.i.i, ptr %arrayidx76.i.i, align 4
  %or82.i.i = or i32 %switch.select188.i.i, 3801362
  %arrayidx83.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 7
  %488 = ptrtoint ptr %arrayidx83.i.i to i32
  call void @__asan_store4_noabort(i32 %488)
  store i32 %or82.i.i, ptr %arrayidx83.i.i, align 4
  %arrayidx84.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 8
  %489 = ptrtoint ptr %arrayidx84.i.i to i32
  call void @__asan_store4_noabort(i32 %489)
  store i32 3473668, ptr %arrayidx84.i.i, align 4
  %arrayidx85.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 9
  %490 = ptrtoint ptr %arrayidx85.i.i to i32
  call void @__asan_store4_noabort(i32 %490)
  store i32 3473672, ptr %arrayidx85.i.i, align 4
  %arrayidx86.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 10
  %491 = ptrtoint ptr %arrayidx86.i.i to i32
  call void @__asan_store4_noabort(i32 %491)
  store i32 3805456, ptr %arrayidx86.i.i, align 4
  %arrayidx87.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 11
  %492 = ptrtoint ptr %arrayidx87.i.i to i32
  call void @__asan_store4_noabort(i32 %492)
  store i32 3477776, ptr %arrayidx87.i.i, align 4
  %arrayidx88.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 12
  %493 = ptrtoint ptr %arrayidx88.i.i to i32
  call void @__asan_store4_noabort(i32 %493)
  store i32 3414288, ptr %arrayidx88.i.i, align 4
  %arrayidx89.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 13
  %494 = ptrtoint ptr %arrayidx89.i.i to i32
  call void @__asan_store4_noabort(i32 %494)
  store i32 3473673, ptr %arrayidx89.i.i, align 4
  %arrayidx90.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 14
  %495 = ptrtoint ptr %arrayidx90.i.i to i32
  call void @__asan_store4_noabort(i32 %495)
  store i32 3543313, ptr %arrayidx90.i.i, align 4
  %arrayidx91.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 15
  %496 = ptrtoint ptr %arrayidx91.i.i to i32
  call void @__asan_store4_noabort(i32 %496)
  store i32 3477777, ptr %arrayidx91.i.i, align 4
  %arrayidx92.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 16
  %497 = ptrtoint ptr %arrayidx92.i.i to i32
  call void @__asan_store4_noabort(i32 %497)
  store i32 3414289, ptr %arrayidx92.i.i, align 4
  %or98.i.i = or i32 %switch.select188.i.i, 3408145
  %arrayidx99.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 17
  %498 = ptrtoint ptr %arrayidx99.i.i to i32
  call void @__asan_store4_noabort(i32 %498)
  store i32 %or98.i.i, ptr %arrayidx99.i.i, align 4
  %arrayidx100.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 21
  %499 = ptrtoint ptr %arrayidx100.i.i to i32
  call void @__asan_store4_noabort(i32 %499)
  store i32 3560081, ptr %arrayidx100.i.i, align 4
  %arrayidx101.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 22
  %500 = ptrtoint ptr %arrayidx101.i.i to i32
  call void @__asan_store4_noabort(i32 %500)
  store i32 3805841, ptr %arrayidx101.i.i, align 4
  %arrayidx102.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 23
  %501 = ptrtoint ptr %arrayidx102.i.i to i32
  call void @__asan_store4_noabort(i32 %501)
  store i32 3478161, ptr %arrayidx102.i.i, align 4
  %arrayidx103.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 24
  %502 = ptrtoint ptr %arrayidx103.i.i to i32
  call void @__asan_store4_noabort(i32 %502)
  store i32 3414673, ptr %arrayidx103.i.i, align 4
  %arrayidx104.i.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 24, i32 25
  %503 = ptrtoint ptr %arrayidx104.i.i to i32
  call void @__asan_store4_noabort(i32 %503)
  store i32 2106001, ptr %arrayidx104.i.i, align 4
  br label %do.body.i195.i.i

do.body.i195.i.i:                                 ; preds = %do.body.i195.i.i.do.body.i195.i.i_crit_edge, %sw.bb57.i.i
  %reg_offset.2200.i.i = phi i32 [ 0, %sw.bb57.i.i ], [ %inc112.i.i, %do.body.i195.i.i.do.body.i195.i.i_crit_edge ]
  %arrayidx110.i.i = getelementptr i32, ptr %tile_mode_array.i.i, i32 %reg_offset.2200.i.i
  %504 = ptrtoint ptr %arrayidx110.i.i to i32
  call void @__asan_load4_noabort(i32 %504)
  %505 = load i32, ptr %arrayidx110.i.i, align 4
  %mul108.i.i = shl nuw nsw i32 %reg_offset.2200.i.i, 2
  %add109.i.i = add nuw nsw i32 %mul108.i.i, 39184
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %506 = call i32 @llvm.bswap.i32(i32 %505) #14
  %507 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %507)
  %508 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i194.i.i = getelementptr i8, ptr %508, i32 %add109.i.i
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i194.i.i, i32 %506) #14, !srcloc !678
  %inc112.i.i = add nuw nsw i32 %reg_offset.2200.i.i, 1
  %exitcond.not.i.i = icmp eq i32 %inc112.i.i, 32
  br i1 %exitcond.not.i.i, label %do.body.i195.i.i.si_tiling_mode_table_init.exit.i_crit_edge, label %do.body.i195.i.i.do.body.i195.i.i_crit_edge

do.body.i195.i.i.do.body.i195.i.i_crit_edge:      ; preds = %do.body.i195.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.body.i195.i.i

do.body.i195.i.i.si_tiling_mode_table_init.exit.i_crit_edge: ; preds = %do.body.i195.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_tiling_mode_table_init.exit.i

sw.default114.i.i:                                ; preds = %if.end201.i
  call void @__sanitizer_cov_trace_pc() #16
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.161, i32 noundef %451) #14
  br label %si_tiling_mode_table_init.exit.i

si_tiling_mode_table_init.exit.i:                 ; preds = %sw.default114.i.i, %do.body.i195.i.i.si_tiling_mode_table_init.exit.i_crit_edge, %do.body.i.i.i.si_tiling_mode_table_init.exit.i_crit_edge
  %509 = ptrtoint ptr %config95.i to i32
  call void @__asan_load4_noabort(i32 %509)
  %510 = load i32, ptr %config95.i, align 8
  %511 = ptrtoint ptr %max_sh_per_se102.i to i32
  call void @__asan_load4_noabort(i32 %511)
  %512 = load i32, ptr %max_sh_per_se102.i, align 4
  %513 = ptrtoint ptr %max_backends_per_se104.i to i32
  call void @__asan_load4_noabort(i32 %513)
  %514 = load i32, ptr %max_backends_per_se104.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %510)
  %cmp116.not.i.i = icmp eq i32 %510, 0
  br i1 %cmp116.not.i.i, label %si_tiling_mode_table_init.exit.i.for.end7.i.i_crit_edge, label %for.cond1.preheader.lr.ph.i.i

si_tiling_mode_table_init.exit.i.for.end7.i.i_crit_edge: ; preds = %si_tiling_mode_table_init.exit.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end7.i.i

for.cond1.preheader.lr.ph.i.i:                    ; preds = %si_tiling_mode_table_init.exit.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %512)
  %cmp2113.not.i.i = icmp eq i32 %512, 0
  call void @__sanitizer_cov_trace_cmp4(i32 %512, i32 %514)
  %cmp4.not.i.i.i.i = icmp ugt i32 %512, %514
  br label %for.cond1.preheader.i.i

for.cond1.preheader.i.i:                          ; preds = %for.inc5.i.i.for.cond1.preheader.i.i_crit_edge, %for.cond1.preheader.lr.ph.i.i
  %disabled_rbs.0119.i.i = phi i32 [ 0, %for.cond1.preheader.lr.ph.i.i ], [ %disabled_rbs.1.lcssa.i.i, %for.inc5.i.i.for.cond1.preheader.i.i_crit_edge ]
  %i.0117.i.i = phi i32 [ 0, %for.cond1.preheader.lr.ph.i.i ], [ %inc6.i.i, %for.inc5.i.i.for.cond1.preheader.i.i_crit_edge ]
  br i1 %cmp2113.not.i.i, label %for.cond1.preheader.i.i.for.inc5.i.i_crit_edge, label %for.body3.lr.ph.i.i

for.cond1.preheader.i.i.for.inc5.i.i_crit_edge:   ; preds = %for.cond1.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc5.i.i

for.body3.lr.ph.i.i:                              ; preds = %for.cond1.preheader.i.i
  %shl14.i.i.i = shl i32 %i.0117.i.i, 16
  %mul.i546.i = mul i32 %i.0117.i.i, %512
  br label %for.body3.i.i

for.body3.i.i:                                    ; preds = %si_get_rb_disabled.exit.i.i.for.body3.i.i_crit_edge, %for.body3.lr.ph.i.i
  %disabled_rbs.1115.i.i = phi i32 [ %disabled_rbs.0119.i.i, %for.body3.lr.ph.i.i ], [ %or.i.i, %si_get_rb_disabled.exit.i.i.for.body3.i.i_crit_edge ]
  %j.0114.i.i = phi i32 [ 0, %for.body3.lr.ph.i.i ], [ %inc.i.i, %si_get_rb_disabled.exit.i.i.for.body3.i.i_crit_edge ]
  %shl.i.i.i = shl i32 %j.0114.i.i, 8
  %or15.i.i.i = or i32 %shl14.i.i.i, %shl.i.i.i
  %or16.i.i.i = or i32 %or15.i.i.i, 1073741824
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %515 = call i32 @llvm.bswap.i32(i32 %or16.i.i.i) #14
  %516 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %516)
  %517 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i.i.i.i = getelementptr i8, ptr %517, i32 32812
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i.i.i, i32 %515) #14, !srcloc !678
  %518 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %518)
  %519 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i.i92.i.i = getelementptr i8, ptr %519, i32 39156
  %520 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i92.i.i) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %521 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %521)
  %522 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i13.i.i.i = getelementptr i8, ptr %522, i32 39804
  %523 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i13.i.i.i) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %div.i.i.i = udiv i32 %514, %512
  br i1 %cmp4.not.i.i.i.i, label %for.body3.i.i.si_get_rb_disabled.exit.i.i_crit_edge, label %for.body3.i.i.for.body.i.i.i.i_crit_edge

for.body3.i.i.for.body.i.i.i.i_crit_edge:         ; preds = %for.body3.i.i
  br label %for.body.i.i.i.i

for.body3.i.i.si_get_rb_disabled.exit.i.i_crit_edge: ; preds = %for.body3.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_get_rb_disabled.exit.i.i

for.body.i.i.i.i:                                 ; preds = %for.body.i.i.i.i.for.body.i.i.i.i_crit_edge, %for.body3.i.i.for.body.i.i.i.i_crit_edge
  %mask.06.i.i.i.i = phi i32 [ %or.i.i.i.i, %for.body.i.i.i.i.for.body.i.i.i.i_crit_edge ], [ 0, %for.body3.i.i.for.body.i.i.i.i_crit_edge ]
  %i.05.i.i.i.i = phi i32 [ %inc.i.i.i.i, %for.body.i.i.i.i.for.body.i.i.i.i_crit_edge ], [ 0, %for.body3.i.i.for.body.i.i.i.i_crit_edge ]
  %shl.i.i.i.i = shl i32 %mask.06.i.i.i.i, 1
  %or.i.i.i.i = or i32 %shl.i.i.i.i, 1
  %inc.i.i.i.i = add nuw i32 %i.05.i.i.i.i, 1
  %exitcond.not.i.i.i.i = icmp eq i32 %inc.i.i.i.i, %div.i.i.i
  br i1 %exitcond.not.i.i.i.i, label %for.body.i.i.i.i.si_get_rb_disabled.exit.i.i_crit_edge, label %for.body.i.i.i.i.for.body.i.i.i.i_crit_edge

for.body.i.i.i.i.for.body.i.i.i.i_crit_edge:      ; preds = %for.body.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i.i.i.i

for.body.i.i.i.i.si_get_rb_disabled.exit.i.i_crit_edge: ; preds = %for.body.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_get_rb_disabled.exit.i.i

si_get_rb_disabled.exit.i.i:                      ; preds = %for.body.i.i.i.i.si_get_rb_disabled.exit.i.i_crit_edge, %for.body3.i.i.si_get_rb_disabled.exit.i.i_crit_edge
  %mask.0.lcssa.i.i.i.i = phi i32 [ 0, %for.body3.i.i.si_get_rb_disabled.exit.i.i_crit_edge ], [ %or.i.i.i.i, %for.body.i.i.i.i.si_get_rb_disabled.exit.i.i_crit_edge ]
  %524 = call i32 @llvm.bswap.i32(i32 %520) #14
  %and.i.i.i = and i32 %524, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i)
  %tobool.not.i.i.i = icmp eq i32 %and.i.i.i, 0
  %and1.i.i.i = and i32 %524, 16711680
  %data.0.i93.i.i = select i1 %tobool.not.i.i.i, i32 0, i32 %and1.i.i.i
  %525 = call i32 @llvm.bswap.i32(i32 %523) #14
  %or.i.i.i = or i32 %data.0.i93.i.i, %525
  %shr.i.i.i = lshr i32 %or.i.i.i, 16
  %and4.i.i.i = and i32 %mask.0.lcssa.i.i.i.i, %shr.i.i.i
  %add.i547.i = add i32 %j.0114.i.i, %mul.i546.i
  %mul4.i.i = shl i32 %add.i547.i, 1
  %shl.i.i = shl i32 %and4.i.i.i, %mul4.i.i
  %or.i.i = or i32 %shl.i.i, %disabled_rbs.1115.i.i
  %inc.i.i = add nuw i32 %j.0114.i.i, 1
  %exitcond.not.i548.i = icmp eq i32 %inc.i.i, %512
  br i1 %exitcond.not.i548.i, label %si_get_rb_disabled.exit.i.i.for.inc5.i.i_crit_edge, label %si_get_rb_disabled.exit.i.i.for.body3.i.i_crit_edge

si_get_rb_disabled.exit.i.i.for.body3.i.i_crit_edge: ; preds = %si_get_rb_disabled.exit.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body3.i.i

si_get_rb_disabled.exit.i.i.for.inc5.i.i_crit_edge: ; preds = %si_get_rb_disabled.exit.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc5.i.i

for.inc5.i.i:                                     ; preds = %si_get_rb_disabled.exit.i.i.for.inc5.i.i_crit_edge, %for.cond1.preheader.i.i.for.inc5.i.i_crit_edge
  %disabled_rbs.1.lcssa.i.i = phi i32 [ %disabled_rbs.0119.i.i, %for.cond1.preheader.i.i.for.inc5.i.i_crit_edge ], [ %or.i.i, %si_get_rb_disabled.exit.i.i.for.inc5.i.i_crit_edge ]
  %inc6.i.i = add nuw i32 %i.0117.i.i, 1
  %exitcond137.not.i.i = icmp eq i32 %inc6.i.i, %510
  br i1 %exitcond137.not.i.i, label %for.inc5.i.i.for.end7.i.i_crit_edge, label %for.inc5.i.i.for.cond1.preheader.i.i_crit_edge

for.inc5.i.i.for.cond1.preheader.i.i_crit_edge:   ; preds = %for.inc5.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.cond1.preheader.i.i

for.inc5.i.i.for.end7.i.i_crit_edge:              ; preds = %for.inc5.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end7.i.i

for.end7.i.i:                                     ; preds = %for.inc5.i.i.for.end7.i.i_crit_edge, %si_tiling_mode_table_init.exit.i.for.end7.i.i_crit_edge
  %disabled_rbs.0.lcssa.i.i = phi i32 [ 0, %si_tiling_mode_table_init.exit.i.for.end7.i.i_crit_edge ], [ %disabled_rbs.1.lcssa.i.i, %for.inc5.i.i.for.end7.i.i_crit_edge ]
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %526 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %526)
  %527 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i.i96.i.i = getelementptr i8, ptr %527, i32 32812
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i96.i.i, i32 224) #14, !srcloc !678
  %mul9.i.i = mul i32 %514, %510
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %mul9.i.i)
  %cmp10121.not.i.i = icmp eq i32 %mul9.i.i, 0
  br i1 %cmp10121.not.i.i, label %for.end7.i.i.for.end16.i.i_crit_edge, label %for.end7.i.i.for.body11.i.i_crit_edge

for.end7.i.i.for.body11.i.i_crit_edge:            ; preds = %for.end7.i.i
  br label %for.body11.i.i

for.end7.i.i.for.end16.i.i_crit_edge:             ; preds = %for.end7.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end16.i.i

for.body11.i.i:                                   ; preds = %for.body11.i.i.for.body11.i.i_crit_edge, %for.end7.i.i.for.body11.i.i_crit_edge
  %enabled_rbs.0124.i.i = phi i32 [ %spec.select.i.i, %for.body11.i.i.for.body11.i.i_crit_edge ], [ 0, %for.end7.i.i.for.body11.i.i_crit_edge ]
  %mask.0123.i.i = phi i32 [ %shl13.i.i, %for.body11.i.i.for.body11.i.i_crit_edge ], [ 1, %for.end7.i.i.for.body11.i.i_crit_edge ]
  %i.1122.i.i = phi i32 [ %inc15.i.i, %for.body11.i.i.for.body11.i.i_crit_edge ], [ 0, %for.end7.i.i.for.body11.i.i_crit_edge ]
  %and.i.i = and i32 %mask.0123.i.i, %disabled_rbs.0.lcssa.i.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i)
  %tobool.not.i.i318 = icmp eq i32 %and.i.i, 0
  %or12.i.i = select i1 %tobool.not.i.i318, i32 %mask.0123.i.i, i32 0
  %spec.select.i.i = or i32 %or12.i.i, %enabled_rbs.0124.i.i
  %shl13.i.i = shl i32 %mask.0123.i.i, 1
  %inc15.i.i = add nuw i32 %i.1122.i.i, 1
  %exitcond138.not.i.i = icmp eq i32 %inc15.i.i, %mul9.i.i
  br i1 %exitcond138.not.i.i, label %for.body11.i.i.for.end16.i.i_crit_edge, label %for.body11.i.i.for.body11.i.i_crit_edge

for.body11.i.i.for.body11.i.i_crit_edge:          ; preds = %for.body11.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body11.i.i

for.body11.i.i.for.end16.i.i_crit_edge:           ; preds = %for.body11.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end16.i.i

for.end16.i.i:                                    ; preds = %for.body11.i.i.for.end16.i.i_crit_edge, %for.end7.i.i.for.end16.i.i_crit_edge
  %enabled_rbs.0.lcssa.i.i = phi i32 [ 0, %for.end7.i.i.for.end16.i.i_crit_edge ], [ %spec.select.i.i, %for.body11.i.i.for.end16.i.i_crit_edge ]
  %backend_enable_mask.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 14
  %528 = ptrtoint ptr %backend_enable_mask.i.i to i32
  call void @__asan_store4_noabort(i32 %528)
  store i32 %enabled_rbs.0.lcssa.i.i, ptr %backend_enable_mask.i.i, align 8
  br i1 %cmp116.not.i.i, label %for.end16.i.i.si_setup_rb.exit.i_crit_edge, label %si_select_se_sh.exit107.lr.ph.i.i

for.end16.i.i.si_setup_rb.exit.i_crit_edge:       ; preds = %for.end16.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_setup_rb.exit.i

si_select_se_sh.exit107.lr.ph.i.i:                ; preds = %for.end16.i.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %512)
  %cmp21126.not.i.i = icmp eq i32 %512, 0
  br label %si_select_se_sh.exit107.i.i

si_select_se_sh.exit107.i.i:                      ; preds = %r100_mm_wreg.exit.i.i.si_select_se_sh.exit107.i.i_crit_edge, %si_select_se_sh.exit107.lr.ph.i.i
  %enabled_rbs.2136.i.i = phi i32 [ %enabled_rbs.0.lcssa.i.i, %si_select_se_sh.exit107.lr.ph.i.i ], [ %enabled_rbs.3.lcssa.i.i, %r100_mm_wreg.exit.i.i.si_select_se_sh.exit107.i.i_crit_edge ]
  %i.2134.i.i = phi i32 [ 0, %si_select_se_sh.exit107.lr.ph.i.i ], [ %inc45.i.i, %r100_mm_wreg.exit.i.i.si_select_se_sh.exit107.i.i_crit_edge ]
  %shl9.i101.i.i = shl i32 %i.2134.i.i, 16
  %or11.i102.i.i = or i32 %shl9.i101.i.i, 1610612736
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %529 = call i32 @llvm.bswap.i32(i32 %or11.i102.i.i) #14
  %530 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %530)
  %531 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i.i106.i.i = getelementptr i8, ptr %531, i32 32812
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i106.i.i, i32 %529) #14, !srcloc !678
  br i1 %cmp21126.not.i.i, label %si_select_se_sh.exit107.i.i.for.end43.i.i_crit_edge, label %for.body22.lr.ph.i.i

si_select_se_sh.exit107.i.i.for.end43.i.i_crit_edge: ; preds = %si_select_se_sh.exit107.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end43.i.i

for.body22.lr.ph.i.i:                             ; preds = %si_select_se_sh.exit107.i.i
  %mul30.i.i = mul i32 %i.2134.i.i, %512
  br label %for.body22.i.i

for.body22.i.i:                                   ; preds = %sw.epilog.i.i.for.body22.i.i_crit_edge, %for.body22.lr.ph.i.i
  %enabled_rbs.3130.i.i = phi i32 [ %enabled_rbs.2136.i.i, %for.body22.lr.ph.i.i ], [ %shr.i.i, %sw.epilog.i.i.for.body22.i.i_crit_edge ]
  %data.0129.i.i = phi i32 [ 0, %for.body22.lr.ph.i.i ], [ %data.1.i.i, %sw.epilog.i.i.for.body22.i.i_crit_edge ]
  %j.1127.i.i = phi i32 [ 0, %for.body22.lr.ph.i.i ], [ %inc42.i.i, %sw.epilog.i.i.for.body22.i.i_crit_edge ]
  %and23.i.i = and i32 %enabled_rbs.3130.i.i, 3
  %532 = zext i32 %and23.i.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %532, ptr @__sancov_gen_cov_switch_values.286)
  switch i32 %and23.i.i, label %sw.default.i.i [
    i32 1, label %for.body22.i.i.sw.epilog.i.i_crit_edge
    i32 2, label %sw.bb29.i.i
  ]

for.body22.i.i.sw.epilog.i.i_crit_edge:           ; preds = %for.body22.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.i.i

sw.bb29.i.i:                                      ; preds = %for.body22.i.i
  call void @__sanitizer_cov_trace_pc() #16
  %add31.i.i = add i32 %j.1127.i.i, %mul30.i.i
  %mul32.i.i = shl i32 %add31.i.i, 1
  %shl33.i.i = shl i32 3, %mul32.i.i
  %or34.i.i = or i32 %shl33.i.i, %data.0129.i.i
  br label %sw.epilog.i.i

sw.default.i.i:                                   ; preds = %for.body22.i.i
  call void @__sanitizer_cov_trace_pc() #16
  %add37.i.i = add i32 %j.1127.i.i, %mul30.i.i
  %mul38.i.i = shl i32 %add37.i.i, 1
  %shl39.i.i = shl i32 2, %mul38.i.i
  %or40.i549.i = or i32 %shl39.i.i, %data.0129.i.i
  br label %sw.epilog.i.i

sw.epilog.i.i:                                    ; preds = %sw.default.i.i, %sw.bb29.i.i, %for.body22.i.i.sw.epilog.i.i_crit_edge
  %data.1.i.i = phi i32 [ %or40.i549.i, %sw.default.i.i ], [ %or34.i.i, %sw.bb29.i.i ], [ %data.0129.i.i, %for.body22.i.i.sw.epilog.i.i_crit_edge ]
  %shr.i.i = lshr i32 %enabled_rbs.3130.i.i, 2
  %inc42.i.i = add nuw i32 %j.1127.i.i, 1
  %exitcond139.not.i.i = icmp eq i32 %inc42.i.i, %512
  br i1 %exitcond139.not.i.i, label %sw.epilog.i.i.for.end43.i.i_crit_edge, label %sw.epilog.i.i.for.body22.i.i_crit_edge

sw.epilog.i.i.for.body22.i.i_crit_edge:           ; preds = %sw.epilog.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body22.i.i

sw.epilog.i.i.for.end43.i.i_crit_edge:            ; preds = %sw.epilog.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end43.i.i

for.end43.i.i:                                    ; preds = %sw.epilog.i.i.for.end43.i.i_crit_edge, %si_select_se_sh.exit107.i.i.for.end43.i.i_crit_edge
  %data.0.lcssa.i.i = phi i32 [ 0, %si_select_se_sh.exit107.i.i.for.end43.i.i_crit_edge ], [ %data.1.i.i, %sw.epilog.i.i.for.end43.i.i_crit_edge ]
  %enabled_rbs.3.lcssa.i.i = phi i32 [ %enabled_rbs.2136.i.i, %si_select_se_sh.exit107.i.i.for.end43.i.i_crit_edge ], [ %shr.i.i, %sw.epilog.i.i.for.end43.i.i_crit_edge ]
  %533 = ptrtoint ptr %rmmio_size.i.i to i32
  call void @__asan_load4_noabort(i32 %533)
  %534 = load i32, ptr %rmmio_size.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 164688, i32 %534)
  %cmp.i108.i.i = icmp ugt i32 %534, 164688
  br i1 %cmp.i108.i.i, label %do.body.i.i551.i, label %if.else.i109.i.i

do.body.i.i551.i:                                 ; preds = %for.end43.i.i
  call void @__sanitizer_cov_trace_pc() #16
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %535 = call i32 @llvm.bswap.i32(i32 %data.0.lcssa.i.i) #14
  %536 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %536)
  %537 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i.i550.i = getelementptr i8, ptr %537, i32 164688
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i550.i, i32 %535) #14, !srcloc !678
  br label %r100_mm_wreg.exit.i.i

if.else.i109.i.i:                                 ; preds = %for.end43.i.i
  call void @__sanitizer_cov_trace_pc() #16
  call void @r100_mm_wreg_slow(ptr noundef %rdev, i32 noundef 164688, i32 noundef %data.0.lcssa.i.i) #14
  br label %r100_mm_wreg.exit.i.i

r100_mm_wreg.exit.i.i:                            ; preds = %if.else.i109.i.i, %do.body.i.i551.i
  %inc45.i.i = add nuw i32 %i.2134.i.i, 1
  %exitcond140.not.i.i = icmp eq i32 %inc45.i.i, %510
  br i1 %exitcond140.not.i.i, label %r100_mm_wreg.exit.i.i.si_setup_rb.exit.i_crit_edge, label %r100_mm_wreg.exit.i.i.si_select_se_sh.exit107.i.i_crit_edge

r100_mm_wreg.exit.i.i.si_select_se_sh.exit107.i.i_crit_edge: ; preds = %r100_mm_wreg.exit.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_select_se_sh.exit107.i.i

r100_mm_wreg.exit.i.i.si_setup_rb.exit.i_crit_edge: ; preds = %r100_mm_wreg.exit.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_setup_rb.exit.i

si_setup_rb.exit.i:                               ; preds = %r100_mm_wreg.exit.i.i.si_setup_rb.exit.i_crit_edge, %for.end16.i.i.si_setup_rb.exit.i_crit_edge
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %538 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %538)
  %539 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i.i112.i.i = getelementptr i8, ptr %539, i32 32812
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i112.i.i, i32 224) #14, !srcloc !678
  %540 = ptrtoint ptr %config95.i to i32
  call void @__asan_load4_noabort(i32 %540)
  %541 = load i32, ptr %config95.i, align 8
  %542 = ptrtoint ptr %max_sh_per_se102.i to i32
  call void @__asan_load4_noabort(i32 %542)
  %543 = load i32, ptr %max_sh_per_se102.i, align 4
  %544 = ptrtoint ptr %max_cu_per_sh100.i to i32
  call void @__asan_load4_noabort(i32 %544)
  %545 = load i32, ptr %max_cu_per_sh100.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %541)
  %cmp43.not.i.i = icmp eq i32 %541, 0
  br i1 %cmp43.not.i.i, label %si_setup_rb.exit.i.si_setup_spi.exit.i_crit_edge, label %for.cond1.preheader.lr.ph.i554.i

si_setup_rb.exit.i.si_setup_spi.exit.i_crit_edge: ; preds = %si_setup_rb.exit.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_setup_spi.exit.i

for.cond1.preheader.lr.ph.i554.i:                 ; preds = %si_setup_rb.exit.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %543)
  %cmp241.not.i.i = icmp eq i32 %543, 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %545)
  %cmp4.not.i.i.i553.i = icmp eq i32 %545, 0
  br label %for.cond1.preheader.i555.i

for.cond1.preheader.i555.i:                       ; preds = %for.inc12.i.i.for.cond1.preheader.i555.i_crit_edge, %for.cond1.preheader.lr.ph.i554.i
  %i.044.i.i = phi i32 [ 0, %for.cond1.preheader.lr.ph.i554.i ], [ %inc13.i.i, %for.inc12.i.i.for.cond1.preheader.i555.i_crit_edge ]
  br i1 %cmp241.not.i.i, label %for.cond1.preheader.i555.i.for.inc12.i.i_crit_edge, label %for.body3.lr.ph.i557.i

for.cond1.preheader.i555.i.for.inc12.i.i_crit_edge: ; preds = %for.cond1.preheader.i555.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc12.i.i

for.body3.lr.ph.i557.i:                           ; preds = %for.cond1.preheader.i555.i
  %shl14.i.i556.i = shl i32 %i.044.i.i, 16
  br label %for.body3.i564.i

for.body3.i564.i:                                 ; preds = %for.inc9.i.i.for.body3.i564.i_crit_edge, %for.body3.lr.ph.i557.i
  %j.042.i.i = phi i32 [ 0, %for.body3.lr.ph.i557.i ], [ %inc10.i.i, %for.inc9.i.i.for.body3.i564.i_crit_edge ]
  %shl.i.i558.i = shl i32 %j.042.i.i, 8
  %or15.i.i559.i = or i32 %shl14.i.i556.i, %shl.i.i558.i
  %or16.i.i560.i = or i32 %or15.i.i559.i, 1073741824
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %546 = call i32 @llvm.bswap.i32(i32 %or16.i.i560.i) #14
  %547 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %547)
  %548 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i.i.i561.i = getelementptr i8, ptr %548, i32 32812
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i.i561.i, i32 %546) #14, !srcloc !678
  %549 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %549)
  %550 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i.i562.i = getelementptr i8, ptr %550, i32 37096
  %551 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i562.i) #14, !srcloc !674
  %552 = call i32 @llvm.bswap.i32(i32 %551) #14
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %553 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %553)
  %554 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i.i30.i.i = getelementptr i8, ptr %554, i32 35260
  %555 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i30.i.i) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %556 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %556)
  %557 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i13.i.i563.i = getelementptr i8, ptr %557, i32 35264
  %558 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i13.i.i563.i) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  br i1 %cmp4.not.i.i.i553.i, label %for.body3.i564.i.si_get_cu_enabled.exit.i.i_crit_edge, label %for.body3.i564.i.for.body.i.i.i571.i_crit_edge

for.body3.i564.i.for.body.i.i.i571.i_crit_edge:   ; preds = %for.body3.i564.i
  br label %for.body.i.i.i571.i

for.body3.i564.i.si_get_cu_enabled.exit.i.i_crit_edge: ; preds = %for.body3.i564.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_get_cu_enabled.exit.i.i

for.body.i.i.i571.i:                              ; preds = %for.body.i.i.i571.i.for.body.i.i.i571.i_crit_edge, %for.body3.i564.i.for.body.i.i.i571.i_crit_edge
  %mask.06.i.i.i565.i = phi i32 [ %or.i.i.i568.i, %for.body.i.i.i571.i.for.body.i.i.i571.i_crit_edge ], [ 0, %for.body3.i564.i.for.body.i.i.i571.i_crit_edge ]
  %i.05.i.i.i566.i = phi i32 [ %inc.i.i.i569.i, %for.body.i.i.i571.i.for.body.i.i.i571.i_crit_edge ], [ 0, %for.body3.i564.i.for.body.i.i.i571.i_crit_edge ]
  %shl.i.i.i567.i = shl i32 %mask.06.i.i.i565.i, 1
  %or.i.i.i568.i = or i32 %shl.i.i.i567.i, 1
  %inc.i.i.i569.i = add nuw i32 %i.05.i.i.i566.i, 1
  %exitcond.not.i.i.i570.i = icmp eq i32 %inc.i.i.i569.i, %545
  br i1 %exitcond.not.i.i.i570.i, label %for.body.i.i.i571.i.si_get_cu_enabled.exit.i.i_crit_edge, label %for.body.i.i.i571.i.for.body.i.i.i571.i_crit_edge

for.body.i.i.i571.i.for.body.i.i.i571.i_crit_edge: ; preds = %for.body.i.i.i571.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i.i.i571.i

for.body.i.i.i571.i.si_get_cu_enabled.exit.i.i_crit_edge: ; preds = %for.body.i.i.i571.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_get_cu_enabled.exit.i.i

si_get_cu_enabled.exit.i.i:                       ; preds = %for.body.i.i.i571.i.si_get_cu_enabled.exit.i.i_crit_edge, %for.body3.i564.i.si_get_cu_enabled.exit.i.i_crit_edge
  %mask.0.lcssa.i.i.i572.i = phi i32 [ 0, %for.body3.i564.i.si_get_cu_enabled.exit.i.i_crit_edge ], [ %or.i.i.i568.i, %for.body.i.i.i571.i.si_get_cu_enabled.exit.i.i_crit_edge ]
  %559 = call i32 @llvm.bswap.i32(i32 %555) #14
  %and.i.i573.i = and i32 %559, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i573.i)
  %tobool.not.i.i574.i = icmp eq i32 %and.i.i573.i, 0
  %data.0.i31.i.i = select i1 %tobool.not.i.i574.i, i32 0, i32 %559
  %560 = call i32 @llvm.bswap.i32(i32 %558) #14
  %or.i.i575.i = or i32 %data.0.i31.i.i, %560
  %shr.i.i576.i = lshr i32 %or.i.i575.i, 16
  %neg.i.i.i = xor i32 %shr.i.i576.i, -1
  %and4.i.i577.i = and i32 %mask.0.lcssa.i.i.i572.i, %neg.i.i.i
  %and.i578.i = and i32 %and4.i.i577.i, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i578.i)
  %tobool.not.i579.i = icmp eq i32 %and.i578.i, 0
  br i1 %tobool.not.i579.i, label %for.cond5.i.i, label %si_get_cu_enabled.exit.i.i.if.then.i.i_crit_edge

si_get_cu_enabled.exit.i.i.if.then.i.i_crit_edge: ; preds = %si_get_cu_enabled.exit.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then.i.i

for.cond5.i.i:                                    ; preds = %si_get_cu_enabled.exit.i.i
  %and.1.i.i = and i32 %and4.i.i577.i, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.1.i.i)
  %tobool.not.1.i.i = icmp eq i32 %and.1.i.i, 0
  br i1 %tobool.not.1.i.i, label %for.cond5.1.i.i, label %for.cond5.i.i.if.then.i.i_crit_edge

for.cond5.i.i.if.then.i.i_crit_edge:              ; preds = %for.cond5.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then.i.i

for.cond5.1.i.i:                                  ; preds = %for.cond5.i.i
  %and.2.i.i = and i32 %and4.i.i577.i, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.2.i.i)
  %tobool.not.2.i.i = icmp eq i32 %and.2.i.i, 0
  br i1 %tobool.not.2.i.i, label %for.cond5.2.i.i, label %for.cond5.1.i.i.if.then.i.i_crit_edge

for.cond5.1.i.i.if.then.i.i_crit_edge:            ; preds = %for.cond5.1.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then.i.i

for.cond5.2.i.i:                                  ; preds = %for.cond5.1.i.i
  %and.3.i.i = and i32 %and4.i.i577.i, 64
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.3.i.i)
  %tobool.not.3.i.i = icmp eq i32 %and.3.i.i, 0
  br i1 %tobool.not.3.i.i, label %for.cond5.3.i.i, label %for.cond5.2.i.i.if.then.i.i_crit_edge

for.cond5.2.i.i.if.then.i.i_crit_edge:            ; preds = %for.cond5.2.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then.i.i

for.cond5.3.i.i:                                  ; preds = %for.cond5.2.i.i
  %and.4.i.i = and i32 %and4.i.i577.i, 1024
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.4.i.i)
  %tobool.not.4.i.i = icmp eq i32 %and.4.i.i, 0
  br i1 %tobool.not.4.i.i, label %for.cond5.4.i.i, label %for.cond5.3.i.i.if.then.i.i_crit_edge

for.cond5.3.i.i.if.then.i.i_crit_edge:            ; preds = %for.cond5.3.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then.i.i

for.cond5.4.i.i:                                  ; preds = %for.cond5.3.i.i
  %and.5.i.i = and i32 %and4.i.i577.i, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.5.i.i)
  %tobool.not.5.i.i = icmp eq i32 %and.5.i.i, 0
  br i1 %tobool.not.5.i.i, label %for.cond5.5.i.i, label %for.cond5.4.i.i.if.then.i.i_crit_edge

for.cond5.4.i.i.if.then.i.i_crit_edge:            ; preds = %for.cond5.4.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then.i.i

for.cond5.5.i.i:                                  ; preds = %for.cond5.4.i.i
  %and.6.i.i = and i32 %mask.0.lcssa.i.i.i572.i, 2097152
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.6.i.i)
  %tobool.not.6.i.i = icmp eq i32 %and.6.i.i, 0
  br i1 %tobool.not.6.i.i, label %for.cond5.6.i.i, label %for.cond5.5.i.i.if.then.i.i_crit_edge

for.cond5.5.i.i.if.then.i.i_crit_edge:            ; preds = %for.cond5.5.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then.i.i

for.cond5.6.i.i:                                  ; preds = %for.cond5.5.i.i
  %and.7.i.i = and i32 %mask.0.lcssa.i.i.i572.i, 268435456
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.7.i.i)
  %tobool.not.7.i.i = icmp eq i32 %and.7.i.i, 0
  br i1 %tobool.not.7.i.i, label %for.cond5.6.i.i.for.inc9.i.i_crit_edge, label %for.cond5.6.i.i.if.then.i.i_crit_edge

for.cond5.6.i.i.if.then.i.i_crit_edge:            ; preds = %for.cond5.6.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then.i.i

for.cond5.6.i.i.for.inc9.i.i_crit_edge:           ; preds = %for.cond5.6.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc9.i.i

if.then.i.i:                                      ; preds = %for.cond5.6.i.i.if.then.i.i_crit_edge, %for.cond5.5.i.i.if.then.i.i_crit_edge, %for.cond5.4.i.i.if.then.i.i_crit_edge, %for.cond5.3.i.i.if.then.i.i_crit_edge, %for.cond5.2.i.i.if.then.i.i_crit_edge, %for.cond5.1.i.i.if.then.i.i_crit_edge, %for.cond5.i.i.if.then.i.i_crit_edge, %si_get_cu_enabled.exit.i.i.if.then.i.i_crit_edge
  %shl.lcssa.i.i = phi i32 [ -2, %si_get_cu_enabled.exit.i.i.if.then.i.i_crit_edge ], [ -3, %for.cond5.i.i.if.then.i.i_crit_edge ], [ -9, %for.cond5.1.i.i.if.then.i.i_crit_edge ], [ -65, %for.cond5.2.i.i.if.then.i.i_crit_edge ], [ -1025, %for.cond5.3.i.i.if.then.i.i_crit_edge ], [ -32769, %for.cond5.4.i.i.if.then.i.i_crit_edge ], [ -2097153, %for.cond5.5.i.i.if.then.i.i_crit_edge ], [ -268435457, %for.cond5.6.i.i.if.then.i.i_crit_edge ]
  %and8.i.i = and i32 %shl.lcssa.i.i, %552
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %561 = call i32 @llvm.bswap.i32(i32 %and8.i.i) #14
  %562 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %562)
  %563 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i35.i.i = getelementptr i8, ptr %563, i32 37096
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i35.i.i, i32 %561) #14, !srcloc !678
  br label %for.inc9.i.i

for.inc9.i.i:                                     ; preds = %if.then.i.i, %for.cond5.6.i.i.for.inc9.i.i_crit_edge
  %inc10.i.i = add nuw i32 %j.042.i.i, 1
  %exitcond.not.i580.i = icmp eq i32 %inc10.i.i, %543
  br i1 %exitcond.not.i580.i, label %for.inc9.i.i.for.inc12.i.i_crit_edge, label %for.inc9.i.i.for.body3.i564.i_crit_edge

for.inc9.i.i.for.body3.i564.i_crit_edge:          ; preds = %for.inc9.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body3.i564.i

for.inc9.i.i.for.inc12.i.i_crit_edge:             ; preds = %for.inc9.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc12.i.i

for.inc12.i.i:                                    ; preds = %for.inc9.i.i.for.inc12.i.i_crit_edge, %for.cond1.preheader.i555.i.for.inc12.i.i_crit_edge
  %inc13.i.i = add nuw i32 %i.044.i.i, 1
  %exitcond47.not.i.i = icmp eq i32 %inc13.i.i, %541
  br i1 %exitcond47.not.i.i, label %for.inc12.i.i.si_setup_spi.exit.i_crit_edge, label %for.inc12.i.i.for.cond1.preheader.i555.i_crit_edge

for.inc12.i.i.for.cond1.preheader.i555.i_crit_edge: ; preds = %for.inc12.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.cond1.preheader.i555.i

for.inc12.i.i.si_setup_spi.exit.i_crit_edge:      ; preds = %for.inc12.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_setup_spi.exit.i

si_setup_spi.exit.i:                              ; preds = %for.inc12.i.i.si_setup_spi.exit.i_crit_edge, %si_setup_rb.exit.i.si_setup_spi.exit.i_crit_edge
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %564 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %564)
  %565 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i.i38.i.i = getelementptr i8, ptr %565, i32 32812
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i38.i.i, i32 224) #14, !srcloc !678
  %active_cus.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 25
  %566 = ptrtoint ptr %active_cus.i to i32
  call void @__asan_store4_noabort(i32 %566)
  store i32 0, ptr %active_cus.i, align 8
  %567 = ptrtoint ptr %config95.i to i32
  call void @__asan_load4_noabort(i32 %567)
  %568 = load i32, ptr %config95.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %568)
  %cmp218716.not.i = icmp eq i32 %568, 0
  br i1 %cmp218716.not.i, label %si_setup_spi.exit.i.si_gpu_init.exit_crit_edge, label %si_setup_spi.exit.i.for.cond220.preheader.i_crit_edge

si_setup_spi.exit.i.for.cond220.preheader.i_crit_edge: ; preds = %si_setup_spi.exit.i
  br label %for.cond220.preheader.i

si_setup_spi.exit.i.si_gpu_init.exit_crit_edge:   ; preds = %si_setup_spi.exit.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_gpu_init.exit

for.cond220.preheader.i:                          ; preds = %for.inc233.i.for.cond220.preheader.i_crit_edge, %si_setup_spi.exit.i.for.cond220.preheader.i_crit_edge
  %i.1717.i = phi i32 [ %inc234.i, %for.inc233.i.for.cond220.preheader.i_crit_edge ], [ 0, %si_setup_spi.exit.i.for.cond220.preheader.i_crit_edge ]
  %569 = ptrtoint ptr %max_sh_per_se102.i to i32
  call void @__asan_load4_noabort(i32 %569)
  %570 = load i32, ptr %max_sh_per_se102.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %570)
  %cmp223714.not.i = icmp eq i32 %570, 0
  br i1 %cmp223714.not.i, label %for.cond220.preheader.i.for.inc233.i_crit_edge, label %for.cond220.preheader.i.for.body224.i_crit_edge

for.cond220.preheader.i.for.body224.i_crit_edge:  ; preds = %for.cond220.preheader.i
  br label %for.body224.i

for.cond220.preheader.i.for.inc233.i_crit_edge:   ; preds = %for.cond220.preheader.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc233.i

for.body224.i:                                    ; preds = %for.body224.i.for.body224.i_crit_edge, %for.cond220.preheader.i.for.body224.i_crit_edge
  %j.1715.i = phi i32 [ %inc231.i, %for.body224.i.for.body224.i_crit_edge ], [ 0, %for.cond220.preheader.i.for.body224.i_crit_edge ]
  %call225.i = call fastcc i32 @si_get_cu_active_bitmap(ptr noundef %rdev, i32 noundef %i.1717.i, i32 noundef %j.1715.i) #14
  %call.i.i = call i32 @__sw_hweight32(i32 noundef %call225.i) #14
  %571 = ptrtoint ptr %active_cus.i to i32
  call void @__asan_load4_noabort(i32 %571)
  %572 = load i32, ptr %active_cus.i, align 8
  %add229.i = add i32 %572, %call.i.i
  store i32 %add229.i, ptr %active_cus.i, align 8
  %inc231.i = add nuw i32 %j.1715.i, 1
  %573 = ptrtoint ptr %max_sh_per_se102.i to i32
  call void @__asan_load4_noabort(i32 %573)
  %574 = load i32, ptr %max_sh_per_se102.i, align 4
  %cmp223.i = icmp ult i32 %inc231.i, %574
  br i1 %cmp223.i, label %for.body224.i.for.body224.i_crit_edge, label %for.body224.i.for.inc233.i_crit_edge

for.body224.i.for.inc233.i_crit_edge:             ; preds = %for.body224.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc233.i

for.body224.i.for.body224.i_crit_edge:            ; preds = %for.body224.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body224.i

for.inc233.i:                                     ; preds = %for.body224.i.for.inc233.i_crit_edge, %for.cond220.preheader.i.for.inc233.i_crit_edge
  %inc234.i = add nuw i32 %i.1717.i, 1
  %575 = ptrtoint ptr %config95.i to i32
  call void @__asan_load4_noabort(i32 %575)
  %576 = load i32, ptr %config95.i, align 8
  %cmp218.i = icmp ult i32 %inc234.i, %576
  br i1 %cmp218.i, label %for.inc233.i.for.cond220.preheader.i_crit_edge, label %for.inc233.i.si_gpu_init.exit_crit_edge

for.inc233.i.si_gpu_init.exit_crit_edge:          ; preds = %for.inc233.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_gpu_init.exit

for.inc233.i.for.cond220.preheader.i_crit_edge:   ; preds = %for.inc233.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.cond220.preheader.i

si_gpu_init.exit:                                 ; preds = %for.inc233.i.si_gpu_init.exit_crit_edge, %si_setup_spi.exit.i.si_gpu_init.exit_crit_edge
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %577 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %577)
  %578 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i584.i = getelementptr i8, ptr %578, i32 34656
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i584.i, i32 371916800) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %579 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %579)
  %580 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i589.i = getelementptr i8, ptr %580, i32 34660
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i589.i, i32 811597824) #14, !srcloc !678
  %581 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %581)
  %582 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i594.i = getelementptr i8, ptr %582, i32 36960
  %583 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i594.i) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %584 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %584)
  %585 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i599.i = getelementptr i8, ptr %585, i32 36960
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i599.i, i32 %583) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %586 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %586)
  %587 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i604.i = getelementptr i8, ptr %587, i32 37180
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i604.i, i32 67108864) #14, !srcloc !678
  %588 = ptrtoint ptr %sc_prim_fifo_size_frontend114.i to i32
  call void @__asan_load4_noabort(i32 %588)
  %589 = load i32, ptr %sc_prim_fifo_size_frontend114.i, align 4
  %590 = ptrtoint ptr %sc_prim_fifo_size_backend116.i to i32
  call void @__asan_load4_noabort(i32 %590)
  %591 = load i32, ptr %sc_prim_fifo_size_backend116.i, align 8
  %shl242.i = shl i32 %591, 6
  %or243.i = or i32 %shl242.i, %589
  %592 = ptrtoint ptr %sc_hiz_tile_fifo_size118.i to i32
  call void @__asan_load4_noabort(i32 %592)
  %593 = load i32, ptr %sc_hiz_tile_fifo_size118.i, align 4
  %shl246.i = shl i32 %593, 15
  %or247.i = or i32 %or243.i, %shl246.i
  %594 = ptrtoint ptr %sc_earlyz_tile_fifo_size120.i to i32
  call void @__asan_load4_noabort(i32 %594)
  %595 = load i32, ptr %sc_earlyz_tile_fifo_size120.i, align 8
  %shl250.i = shl i32 %595, 23
  %or251.i = or i32 %or247.i, %shl250.i
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %596 = call i32 @llvm.bswap.i32(i32 %or251.i) #14
  %597 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %597)
  %598 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i609.i = getelementptr i8, ptr %598, i32 35788
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i609.i, i32 %596) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %599 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %599)
  %600 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i614.i = getelementptr i8, ptr %600, i32 35188
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i614.i, i32 16777216) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %601 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %601)
  %602 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i619.i = getelementptr i8, ptr %602, i32 34812
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i619.i, i32 0) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %603 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %603)
  %604 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i624.i = getelementptr i8, ptr %604, i32 35840
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i624.i, i32 0) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %605 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %605)
  %606 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i629.i = getelementptr i8, ptr %606, i32 35620
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i629.i, i32 -15728896) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %607 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %607)
  %608 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i634.i = getelementptr i8, ptr %608, i32 35012
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i634.i, i32 -1040187392) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %609 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %609)
  %610 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i639.i = getelementptr i8, ptr %610, i32 35028
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i639.i, i32 268435456) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %611 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %611)
  %612 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i644.i = getelementptr i8, ptr %612, i32 35600
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i644.i, i32 0) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %613 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %613)
  %614 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i649.i = getelementptr i8, ptr %614, i32 39456
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i649.i, i32 0) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %615 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %615)
  %616 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i654.i = getelementptr i8, ptr %616, i32 39460
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i654.i, i32 0) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %617 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %617)
  %618 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i659.i = getelementptr i8, ptr %618, i32 39464
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i659.i, i32 0) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %619 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %619)
  %620 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i664.i = getelementptr i8, ptr %620, i32 39468
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i664.i, i32 0) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %621 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %621)
  %622 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i669.i = getelementptr i8, ptr %622, i32 39472
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i669.i, i32 0) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %623 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %623)
  %624 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i674.i = getelementptr i8, ptr %624, i32 39476
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i674.i, i32 0) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %625 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %625)
  %626 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i679.i = getelementptr i8, ptr %626, i32 39480
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i679.i, i32 0) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %627 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %627)
  %628 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i684.i = getelementptr i8, ptr %628, i32 39484
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i684.i, i32 0) #14, !srcloc !678
  %629 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %629)
  %630 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i689.i = getelementptr i8, ptr %630, i32 12108
  %631 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i689.i) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %632 = or i32 %631, 16777216
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %633 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %633)
  %634 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i694.i = getelementptr i8, ptr %634, i32 12108
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i694.i, i32 %632) #14, !srcloc !678
  %635 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %635)
  %636 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i699.i = getelementptr i8, ptr %636, i32 11264
  %637 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i699.i) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %638 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %638)
  %639 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i704.i = getelementptr i8, ptr %639, i32 11264
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i704.i, i32 %637) #14, !srcloc !678
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %640 = ptrtoint ptr %rmmio.i.i271 to i32
  call void @__asan_load4_noabort(i32 %640)
  %641 = load ptr, ptr %rmmio.i.i271, align 4
  %add.ptr.i709.i = getelementptr i8, ptr %641, i32 35348
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i709.i, i32 117440512) #14, !srcloc !678
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %642 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %642(i32 noundef 10737400) #14
  %643 = ptrtoint ptr %family.i278 to i32
  call void @__asan_load4_noabort(i32 %643)
  %644 = load i32, ptr %family.i278, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 54, i32 %644)
  %cmp = icmp eq i32 %644, 54
  br i1 %cmp, label %if.then12, label %si_gpu_init.exit.if.end14_crit_edge

si_gpu_init.exit.if.end14_crit_edge:              ; preds = %si_gpu_init.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end14

if.then12:                                        ; preds = %si_gpu_init.exit
  call void @__sanitizer_cov_trace_pc() #16
  %reg_list = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 86, i32 3
  %645 = ptrtoint ptr %reg_list to i32
  call void @__asan_store4_noabort(i32 %645)
  store ptr @verde_rlc_save_restore_register_list, ptr %reg_list, align 4
  %reg_list_size = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 86, i32 4
  %646 = ptrtoint ptr %reg_list_size to i32
  call void @__asan_store4_noabort(i32 %646)
  store i32 218, ptr %reg_list_size, align 8
  br label %if.end14

if.end14:                                         ; preds = %if.then12, %si_gpu_init.exit.if.end14_crit_edge
  %cs_data = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 86, i32 8
  %647 = ptrtoint ptr %cs_data to i32
  call void @__asan_store4_noabort(i32 %647)
  store ptr @si_cs_data, ptr %cs_data, align 4
  %call16 = call i32 @sumo_rlc_init(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call16)
  %tobool17.not = icmp eq i32 %call16, 0
  br i1 %tobool17.not, label %if.end19, label %if.then18

if.then18:                                        ; preds = %if.end14
  call void @__sanitizer_cov_trace_pc() #16
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.123) #14
  br label %cleanup

if.end19:                                         ; preds = %if.end14
  %call20 = call i32 @radeon_wb_init(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call20)
  %tobool21.not = icmp eq i32 %call20, 0
  br i1 %tobool21.not, label %if.end23, label %if.end19.cleanup_crit_edge

if.end19.cleanup_crit_edge:                       ; preds = %if.end19
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end23:                                         ; preds = %if.end19
  %call24 = call i32 @radeon_fence_driver_start_ring(ptr noundef %rdev, i32 noundef 0) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call24)
  %tobool25.not = icmp eq i32 %call24, 0
  br i1 %tobool25.not, label %if.end27, label %do.end

do.end:                                           ; preds = %if.end23
  call void @__sanitizer_cov_trace_pc() #16
  %648 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %648)
  %649 = load ptr, ptr %rdev, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %649, ptr noundef nonnull @.str.124, i32 noundef %call24) #18
  br label %cleanup

if.end27:                                         ; preds = %if.end23
  %call28 = call i32 @radeon_fence_driver_start_ring(ptr noundef %rdev, i32 noundef 1) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call28)
  %tobool29.not = icmp eq i32 %call28, 0
  br i1 %tobool29.not, label %if.end35, label %do.end33

do.end33:                                         ; preds = %if.end27
  call void @__sanitizer_cov_trace_pc() #16
  %650 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %650)
  %651 = load ptr, ptr %rdev, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %651, ptr noundef nonnull @.str.124, i32 noundef %call28) #18
  br label %cleanup

if.end35:                                         ; preds = %if.end27
  %call36 = call i32 @radeon_fence_driver_start_ring(ptr noundef %rdev, i32 noundef 2) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call36)
  %tobool37.not = icmp eq i32 %call36, 0
  br i1 %tobool37.not, label %if.end43, label %do.end41

do.end41:                                         ; preds = %if.end35
  call void @__sanitizer_cov_trace_pc() #16
  %652 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %652)
  %653 = load ptr, ptr %rdev, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %653, ptr noundef nonnull @.str.124, i32 noundef %call36) #18
  br label %cleanup

if.end43:                                         ; preds = %if.end35
  %call44 = call i32 @radeon_fence_driver_start_ring(ptr noundef %rdev, i32 noundef 3) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call44)
  %tobool45.not = icmp eq i32 %call44, 0
  br i1 %tobool45.not, label %if.end51, label %do.end49

do.end49:                                         ; preds = %if.end43
  call void @__sanitizer_cov_trace_pc() #16
  %654 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %654)
  %655 = load ptr, ptr %rdev, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %655, ptr noundef nonnull @.str.131, i32 noundef %call44) #18
  br label %cleanup

if.end51:                                         ; preds = %if.end43
  %call52 = call i32 @radeon_fence_driver_start_ring(ptr noundef %rdev, i32 noundef 4) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call52)
  %tobool53.not = icmp eq i32 %call52, 0
  br i1 %tobool53.not, label %if.end59, label %do.end57

do.end57:                                         ; preds = %if.end51
  call void @__sanitizer_cov_trace_pc() #16
  %656 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %656)
  %657 = load ptr, ptr %rdev, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %657, ptr noundef nonnull @.str.131, i32 noundef %call52) #18
  br label %cleanup

if.end59:                                         ; preds = %if.end51
  call fastcc void @si_uvd_start(ptr noundef %rdev)
  call fastcc void @si_vce_start(ptr noundef %rdev)
  %irq = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 55
  %658 = ptrtoint ptr %irq to i32
  call void @__asan_load1_noabort(i32 %658)
  %659 = load i8, ptr %irq, align 8, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %659)
  %tobool60.not = icmp eq i8 %659, 0
  br i1 %tobool60.not, label %if.then61, label %if.end59.if.end66_crit_edge

if.end59.if.end66_crit_edge:                      ; preds = %if.end59
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end66

if.then61:                                        ; preds = %if.end59
  %call62 = call i32 @radeon_irq_kms_init(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call62)
  %tobool63.not = icmp eq i32 %call62, 0
  br i1 %tobool63.not, label %if.then61.if.end66_crit_edge, label %if.then61.cleanup_crit_edge

if.then61.cleanup_crit_edge:                      ; preds = %if.then61
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then61.if.end66_crit_edge:                     ; preds = %if.then61
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end66

if.end66:                                         ; preds = %if.then61.if.end66_crit_edge, %if.end59.if.end66_crit_edge
  %call67 = call fastcc i32 @si_irq_init(ptr noundef %rdev)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call67)
  %tobool68.not = icmp eq i32 %call67, 0
  br i1 %tobool68.not, label %if.end70, label %if.then69

if.then69:                                        ; preds = %if.end66
  call void @__sanitizer_cov_trace_pc() #16
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.135, i32 noundef %call67) #14
  call void @radeon_irq_kms_fini(ptr noundef %rdev) #14
  br label %cleanup

if.end70:                                         ; preds = %if.end66
  %call71 = call i32 @si_irq_set(ptr noundef %rdev)
  %ring72 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 52
  %ring_size = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 0, i32 9
  %660 = ptrtoint ptr %ring_size to i32
  call void @__asan_load4_noabort(i32 %660)
  %661 = load i32, ptr %ring_size, align 4
  %call73 = call i32 @radeon_ring_init(ptr noundef %rdev, ptr noundef %ring72, i32 noundef %661, i32 noundef 1024, i32 noundef -2147483648) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call73)
  %tobool74.not = icmp eq i32 %call73, 0
  br i1 %tobool74.not, label %if.end76, label %if.end70.cleanup_crit_edge

if.end70.cleanup_crit_edge:                       ; preds = %if.end70
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end76:                                         ; preds = %if.end70
  %arrayidx78 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 1
  %ring_size79 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 1, i32 9
  %662 = ptrtoint ptr %ring_size79 to i32
  call void @__asan_load4_noabort(i32 %662)
  %663 = load i32, ptr %ring_size79, align 4
  %call80 = call i32 @radeon_ring_init(ptr noundef %rdev, ptr noundef %arrayidx78, i32 noundef %663, i32 noundef 1280, i32 noundef -2147483648) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call80)
  %tobool81.not = icmp eq i32 %call80, 0
  br i1 %tobool81.not, label %if.end83, label %if.end76.cleanup_crit_edge

if.end76.cleanup_crit_edge:                       ; preds = %if.end76
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end83:                                         ; preds = %if.end76
  %arrayidx85 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 2
  %ring_size86 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 2, i32 9
  %664 = ptrtoint ptr %ring_size86 to i32
  call void @__asan_load4_noabort(i32 %664)
  %665 = load i32, ptr %ring_size86, align 4
  %call87 = call i32 @radeon_ring_init(ptr noundef %rdev, ptr noundef %arrayidx85, i32 noundef %665, i32 noundef 1536, i32 noundef -2147483648) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call87)
  %tobool88.not = icmp eq i32 %call87, 0
  br i1 %tobool88.not, label %if.end90, label %if.end83.cleanup_crit_edge

if.end83.cleanup_crit_edge:                       ; preds = %if.end83
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end90:                                         ; preds = %if.end83
  %arrayidx92 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 3
  %ring_size93 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 3, i32 9
  %666 = ptrtoint ptr %ring_size93 to i32
  call void @__asan_load4_noabort(i32 %666)
  %667 = load i32, ptr %ring_size93, align 4
  %call94 = call i32 @radeon_ring_init(ptr noundef %rdev, ptr noundef %arrayidx92, i32 noundef %667, i32 noundef 1792, i32 noundef -268435456) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call94)
  %tobool95.not = icmp eq i32 %call94, 0
  br i1 %tobool95.not, label %if.end97, label %if.end90.cleanup_crit_edge

if.end90.cleanup_crit_edge:                       ; preds = %if.end90
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end97:                                         ; preds = %if.end90
  %arrayidx99 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 4
  %ring_size100 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 4, i32 9
  %668 = ptrtoint ptr %ring_size100 to i32
  call void @__asan_load4_noabort(i32 %668)
  %669 = load i32, ptr %ring_size100, align 4
  %call101 = call i32 @radeon_ring_init(ptr noundef %rdev, ptr noundef %arrayidx99, i32 noundef %669, i32 noundef 2304, i32 noundef -268435456) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call101)
  %tobool102.not = icmp eq i32 %call101, 0
  br i1 %tobool102.not, label %if.end104, label %if.end97.cleanup_crit_edge

if.end97.cleanup_crit_edge:                       ; preds = %if.end97
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end104:                                        ; preds = %if.end97
  %call105 = call fastcc i32 @si_cp_load_microcode(ptr noundef %rdev)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call105)
  %tobool106.not = icmp eq i32 %call105, 0
  br i1 %tobool106.not, label %if.end108, label %if.end104.cleanup_crit_edge

if.end104.cleanup_crit_edge:                      ; preds = %if.end104
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end108:                                        ; preds = %if.end104
  %call109 = call fastcc i32 @si_cp_resume(ptr noundef %rdev)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call109)
  %tobool110.not = icmp eq i32 %call109, 0
  br i1 %tobool110.not, label %if.end112, label %if.end108.cleanup_crit_edge

if.end108.cleanup_crit_edge:                      ; preds = %if.end108
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end112:                                        ; preds = %if.end108
  %call113 = call i32 @cayman_dma_resume(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call113)
  %tobool114.not = icmp eq i32 %call113, 0
  br i1 %tobool114.not, label %if.end116, label %if.end112.cleanup_crit_edge

if.end112.cleanup_crit_edge:                      ; preds = %if.end112
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end116:                                        ; preds = %if.end112
  call fastcc void @si_uvd_resume(ptr noundef %rdev)
  call fastcc void @si_vce_resume(ptr noundef %rdev)
  %call117 = call i32 @radeon_ib_pool_init(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call117)
  %tobool118.not = icmp eq i32 %call117, 0
  br i1 %tobool118.not, label %if.end124, label %do.end122

do.end122:                                        ; preds = %if.end116
  call void @__sanitizer_cov_trace_pc() #16
  %670 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %670)
  %671 = load ptr, ptr %rdev, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %671, ptr noundef nonnull @.str.137, i32 noundef %call117) #18
  br label %cleanup

if.end124:                                        ; preds = %if.end116
  %call125 = call i32 @radeon_vm_manager_init(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call125)
  %tobool126.not = icmp eq i32 %call125, 0
  br i1 %tobool126.not, label %if.end132, label %do.end130

do.end130:                                        ; preds = %if.end124
  call void @__sanitizer_cov_trace_pc() #16
  %672 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %672)
  %673 = load ptr, ptr %rdev, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %673, ptr noundef nonnull @.str.140, i32 noundef %call125) #18
  br label %cleanup

if.end132:                                        ; preds = %if.end124
  call void @__sanitizer_cov_trace_pc() #16
  %call133 = call i32 @radeon_audio_init(ptr noundef %rdev) #14
  br label %cleanup

cleanup:                                          ; preds = %if.end132, %do.end130, %do.end122, %if.end112.cleanup_crit_edge, %if.end108.cleanup_crit_edge, %if.end104.cleanup_crit_edge, %if.end97.cleanup_crit_edge, %if.end90.cleanup_crit_edge, %if.end83.cleanup_crit_edge, %if.end76.cleanup_crit_edge, %if.end70.cleanup_crit_edge, %if.then69, %if.then61.cleanup_crit_edge, %do.end57, %do.end49, %do.end41, %do.end33, %do.end, %if.end19.cleanup_crit_edge, %if.then18, %if.end.i289.cleanup_crit_edge, %do.end.i286, %if.then5, %si_program_aspm.exit.cleanup_crit_edge
  %retval.0 = phi i32 [ %call16, %if.then18 ], [ %call24, %do.end ], [ %call28, %do.end33 ], [ %call36, %do.end41 ], [ %call44, %do.end49 ], [ %call52, %do.end57 ], [ %call67, %if.then69 ], [ %call117, %do.end122 ], [ %call125, %do.end130 ], [ %call3, %if.then5 ], [ %call, %si_program_aspm.exit.cleanup_crit_edge ], [ %call20, %if.end19.cleanup_crit_edge ], [ %call62, %if.then61.cleanup_crit_edge ], [ %call73, %if.end70.cleanup_crit_edge ], [ %call80, %if.end76.cleanup_crit_edge ], [ %call87, %if.end83.cleanup_crit_edge ], [ %call94, %if.end90.cleanup_crit_edge ], [ %call101, %if.end97.cleanup_crit_edge ], [ %call105, %if.end104.cleanup_crit_edge ], [ %call109, %if.end108.cleanup_crit_edge ], [ %call113, %if.end112.cleanup_crit_edge ], [ %call133, %if.end132 ], [ %call.i287, %if.end.i289.cleanup_crit_edge ], [ -22, %do.end.i286 ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @si_suspend(ptr noundef %rdev) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @radeon_pm_suspend(ptr noundef %rdev) #14
  tail call void @radeon_audio_fini(ptr noundef %rdev) #14
  tail call void @radeon_vm_manager_fini(ptr noundef %rdev) #14
  %asic.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 56
  %0 = ptrtoint ptr %asic.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %asic.i, align 8
  %copy_ring_index.i = getelementptr inbounds %struct.radeon_asic, ptr %1, i32 0, i32 17, i32 5
  %2 = ptrtoint ptr %copy_ring_index.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %copy_ring_index.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp.i = icmp eq i32 %3, 0
  br i1 %cmp.i, label %if.then1.i, label %entry.si_cp_enable.exit_crit_edge

entry.si_cp_enable.exit_crit_edge:                ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_cp_enable.exit

if.then1.i:                                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %visible_vram_size.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 42, i32 4
  %4 = ptrtoint ptr %visible_vram_size.i to i32
  call void @__asan_load8_noabort(i32 %4)
  %5 = load i64, ptr %visible_vram_size.i, align 8
  tail call void @radeon_ttm_set_active_vram_size(ptr noundef %rdev, i64 noundef %5) #14
  br label %si_cp_enable.exit

si_cp_enable.exit:                                ; preds = %if.then1.i, %entry.si_cp_enable.exit_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %rmmio.i19.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %6 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i20.i = getelementptr i8, ptr %7, i32 34520
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i20.i, i32 21) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %8 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i24.i = getelementptr i8, ptr %9, i32 34112
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i24.i, i32 0) #14, !srcloc !678
  %ready.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 0, i32 17
  %10 = ptrtoint ptr %ready.i to i32
  call void @__asan_store1_noabort(i32 %10)
  store i8 0, ptr %ready.i, align 8
  %ready4.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 1, i32 17
  %11 = ptrtoint ptr %ready4.i to i32
  call void @__asan_store1_noabort(i32 %11)
  store i8 0, ptr %ready4.i, align 8
  %ready7.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 2, i32 17
  %12 = ptrtoint ptr %ready7.i to i32
  call void @__asan_store1_noabort(i32 %12)
  store i8 0, ptr %ready7.i, align 8
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %13 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %13(i32 noundef 10737400) #14
  tail call void @cayman_dma_stop(ptr noundef %rdev) #14
  %has_uvd = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 93
  %14 = ptrtoint ptr %has_uvd to i32
  call void @__asan_load1_noabort(i32 %14)
  %15 = load i8, ptr %has_uvd, align 4, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %15)
  %tobool.not = icmp eq i8 %15, 0
  br i1 %tobool.not, label %si_cp_enable.exit.if.end_crit_edge, label %if.then

si_cp_enable.exit.if.end_crit_edge:               ; preds = %si_cp_enable.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

if.then:                                          ; preds = %si_cp_enable.exit
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @uvd_v1_0_fini(ptr noundef %rdev) #14
  %call = tail call i32 @radeon_uvd_suspend(ptr noundef %rdev) #14
  br label %if.end

if.end:                                           ; preds = %if.then, %si_cp_enable.exit.if.end_crit_edge
  %has_vce = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 94
  %16 = ptrtoint ptr %has_vce to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %has_vce, align 1, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %17)
  %tobool1.not = icmp eq i8 %17, 0
  br i1 %tobool1.not, label %if.end.if.end4_crit_edge, label %if.then2

if.end.if.end4_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end4

if.then2:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  %call3 = tail call i32 @radeon_vce_suspend(ptr noundef %rdev) #14
  br label %if.end4

if.end4:                                          ; preds = %if.then2, %if.end.if.end4_crit_edge
  tail call fastcc void @si_fini_pg(ptr noundef %rdev)
  %18 = ptrtoint ptr %has_uvd to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %has_uvd, align 4, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %19)
  %tobool.not.i = icmp eq i8 %19, 0
  br i1 %tobool.not.i, label %if.end4.si_fini_cg.exit_crit_edge, label %if.then.i

if.end4.si_fini_cg.exit_crit_edge:                ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_fini_cg.exit

if.then.i:                                        ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  tail call fastcc void @si_update_cg(ptr noundef %rdev, i32 noundef 8, i1 noundef zeroext false) #14
  br label %si_fini_cg.exit

si_fini_cg.exit:                                  ; preds = %if.then.i, %if.end4.si_fini_cg.exit_crit_edge
  tail call fastcc void @si_update_cg(ptr noundef %rdev, i32 noundef 103, i1 noundef zeroext false) #14
  tail call fastcc void @si_irq_suspend(ptr noundef %rdev)
  tail call void @radeon_wb_disable(ptr noundef %rdev) #14
  tail call fastcc void @si_pcie_gart_disable(ptr noundef %rdev)
  ret i32 0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_pm_suspend(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_audio_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_vm_manager_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @cayman_dma_stop(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @uvd_v1_0_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @radeon_uvd_suspend(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @radeon_vce_suspend(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @si_fini_pg(ptr noundef %rdev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %pg_flags = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 110
  %0 = ptrtoint ptr %pg_flags to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %pg_flags, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %1)
  %tobool.not = icmp eq i32 %1, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

if.then:                                          ; preds = %entry
  %rmmio.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %2 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %3, i32 53460
  %4 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #14, !srcloc !674
  %5 = tail call i32 @llvm.bswap.i32(i32 %4) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and2.i = and i32 %5, -2
  call void @__sanitizer_cov_trace_cmp4(i32 %5, i32 %and2.i)
  %cmp.not.i = icmp eq i32 %5, %and2.i
  br i1 %cmp.not.i, label %if.then.si_enable_dma_pg.exit_crit_edge, label %if.then3.i

if.then.si_enable_dma_pg.exit_crit_edge:          ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_enable_dma_pg.exit

if.then3.i:                                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %6 = tail call i32 @llvm.bswap.i32(i32 %and2.i) #14
  %7 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i13.i = getelementptr i8, ptr %8, i32 53460
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i13.i, i32 %6) #14, !srcloc !678
  br label %si_enable_dma_pg.exit

si_enable_dma_pg.exit:                            ; preds = %if.then3.i, %if.then.si_enable_dma_pg.exit_crit_edge
  %rmmio_size.i37.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 18
  %9 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i40.i = getelementptr i8, ptr %10, i32 50228
  %11 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i40.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %12 = and i32 %11, -16777217
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %13 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i44.i = getelementptr i8, ptr %14, i32 50228
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i44.i, i32 %12) #14, !srcloc !678
  %15 = ptrtoint ptr %rmmio_size.i37.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %rmmio_size.i37.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 163840, i32 %16)
  %cmp.i46.i = icmp ugt i32 %16, 163840
  br i1 %cmp.i46.i, label %if.then.i.i, label %if.else.i.i

if.then.i.i:                                      ; preds = %si_enable_dma_pg.exit
  call void @__sanitizer_cov_trace_pc() #16
  %17 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i48.i = getelementptr i8, ptr %18, i32 163840
  %19 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i48.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  br label %if.end

if.else.i.i:                                      ; preds = %si_enable_dma_pg.exit
  call void @__sanitizer_cov_trace_pc() #16
  %call3.i.i = tail call i32 @r100_mm_rreg_slow(ptr noundef %rdev, i32 noundef 163840) #14
  br label %if.end

if.end:                                           ; preds = %if.else.i.i, %if.then.i.i, %entry.if.end_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @si_irq_suspend(ptr noundef %rdev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %rmmio.i.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %0 = ptrtoint ptr %rmmio.i.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %rmmio.i.i.i, align 4
  %add.ptr.i.i.i = getelementptr i8, ptr %1, i32 15872
  %2 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %3 = ptrtoint ptr %rmmio.i.i.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %rmmio.i.i.i, align 4
  %add.ptr.i16.i.i = getelementptr i8, ptr %4, i32 15896
  %5 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i16.i.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %6 = and i32 %2, -16777217
  %7 = and i32 %5, -16777217
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %8 = ptrtoint ptr %rmmio.i.i.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %rmmio.i.i.i, align 4
  %add.ptr.i20.i.i = getelementptr i8, ptr %9, i32 15872
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i20.i.i, i32 %6) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %10 = ptrtoint ptr %rmmio.i.i.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %rmmio.i.i.i, align 4
  %add.ptr.i24.i.i = getelementptr i8, ptr %11, i32 15896
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i24.i.i, i32 %7) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %12 = ptrtoint ptr %rmmio.i.i.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %rmmio.i.i.i, align 4
  %add.ptr.i28.i.i = getelementptr i8, ptr %13, i32 15880
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i28.i.i, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %14 = ptrtoint ptr %rmmio.i.i.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %rmmio.i.i.i, align 4
  %add.ptr.i32.i.i = getelementptr i8, ptr %15, i32 15884
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i32.i.i, i32 0) #14, !srcloc !678
  %enabled.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 85, i32 7
  %16 = ptrtoint ptr %enabled.i.i to i32
  call void @__asan_store1_noabort(i32 %16)
  store i8 0, ptr %enabled.i.i, align 8
  %rptr.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 85, i32 2
  %17 = ptrtoint ptr %rptr.i.i to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 0, ptr %rptr.i.i, align 8
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %18 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %18(i32 noundef 214748000) #14
  tail call fastcc void @si_irq_ack(ptr noundef %rdev) #14
  tail call fastcc void @si_disable_interrupt_state(ptr noundef %rdev) #14
  tail call fastcc void @si_rlc_stop(ptr noundef %rdev)
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_wb_disable(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @si_pcie_gart_disable(ptr noundef %rdev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %rmmio.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  br label %if.then.i

if.then.i:                                        ; preds = %if.then.i.if.then.i_crit_edge, %entry
  %i.041 = phi i32 [ 1, %entry ], [ %inc, %if.then.i.if.then.i_crit_edge ]
  %shl = shl nuw nsw i32 %i.041, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 8, i32 %i.041)
  %cmp1 = icmp ult i32 %i.041, 8
  %reg.0.v = select i1 %cmp1, i32 5436, i32 5144
  %reg.0 = add nuw nsw i32 %reg.0.v, %shl
  %0 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i = getelementptr i8, ptr %1, i32 %reg.0
  %2 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #14, !srcloc !674
  %3 = tail call i32 @llvm.bswap.i32(i32 %2) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %arrayidx = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 100, i32 5, i32 %i.041
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %3, ptr %arrayidx, align 4
  %inc = add nuw nsw i32 %i.041, 1
  %exitcond.not = icmp eq i32 %inc, 16
  br i1 %exitcond.not, label %for.end, label %if.then.i.if.then.i_crit_edge

if.then.i.if.then.i_crit_edge:                    ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then.i

for.end:                                          ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %5 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i20 = getelementptr i8, ptr %6, i32 5136
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i20, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %7 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i24 = getelementptr i8, ptr %8, i32 5140
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i24, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %9 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i28 = getelementptr i8, ptr %10, i32 8292
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i28, i32 402653184) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %11 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i32 = getelementptr i8, ptr %12, i32 5120
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i32, i32 8784640) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %13 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i36 = getelementptr i8, ptr %14, i32 5124
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i36, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %15 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i40 = getelementptr i8, ptr %16, i32 5128
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i40, i32 4096) #14, !srcloc !678
  tail call void @radeon_gart_table_vram_unpin(ptr noundef %rdev) #14
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @si_init(ptr noundef %rdev) local_unnamed_addr #0 align 64 {
entry:
  %fw_name.i = alloca [30 x i8], align 1
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %ring1 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 52
  %call = tail call zeroext i1 @radeon_get_bios(ptr noundef %rdev) #14
  br i1 %call, label %entry.if.end3_crit_edge, label %if.then

entry.if.end3_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end3

if.then:                                          ; preds = %entry
  %family = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 6
  %0 = ptrtoint ptr %family to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %family, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 17, i32 %1)
  %cmp = icmp ugt i32 %1, 17
  br i1 %cmp, label %if.then.cleanup_crit_edge, label %if.then.if.end3_crit_edge

if.then.if.end3_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end3

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end3:                                          ; preds = %if.then.if.end3_crit_edge, %entry.if.end3_crit_edge
  %is_atom_bios = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 14
  %2 = ptrtoint ptr %is_atom_bios to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %is_atom_bios, align 4, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %do.end, label %if.end5

do.end:                                           ; preds = %if.end3
  call void @__sanitizer_cov_trace_pc() #16
  %4 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %5, ptr noundef nonnull @.str.56) #18
  br label %cleanup

if.end5:                                          ; preds = %if.end3
  %call6 = tail call i32 @radeon_atombios_init(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call6)
  %tobool7.not = icmp eq i32 %call6, 0
  br i1 %tobool7.not, label %if.end9, label %if.end5.cleanup_crit_edge

if.end5.cleanup_crit_edge:                        ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end9:                                          ; preds = %if.end5
  %call10 = tail call zeroext i1 @radeon_card_posted(ptr noundef %rdev) #14
  br i1 %call10, label %if.end9.if.end24_crit_edge, label %if.then11

if.end9.if.end24_crit_edge:                       ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end24

if.then11:                                        ; preds = %if.end9
  %bios = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 13
  %6 = ptrtoint ptr %bios to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %bios, align 8
  %tobool12.not = icmp eq ptr %7, null
  br i1 %tobool12.not, label %do.end16, label %do.end21

do.end16:                                         ; preds = %if.then11
  call void @__sanitizer_cov_trace_pc() #16
  %8 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %9, ptr noundef nonnull @.str.59) #18
  br label %cleanup

do.end21:                                         ; preds = %if.then11
  call void @__sanitizer_cov_trace_pc() #16
  %call22 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.62) #18
  %mode_info = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 44
  %10 = ptrtoint ptr %mode_info to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %mode_info, align 4
  %call23 = tail call i32 @atom_asic_init(ptr noundef %11) #14
  br label %if.end24

if.end24:                                         ; preds = %do.end21, %if.end9.if.end24_crit_edge
  tail call fastcc void @si_init_golden_registers(ptr noundef %rdev)
  %scratch.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 45
  %12 = ptrtoint ptr %scratch.i to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 7, ptr %scratch.i, align 8
  %reg_base.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 45, i32 1
  %13 = ptrtoint ptr %reg_base.i to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 34048, ptr %reg_base.i, align 4
  br label %for.body.i

for.body.i:                                       ; preds = %for.body.i.for.body.i_crit_edge, %if.end24
  %i.019.i = phi i32 [ %inc.i, %for.body.i.for.body.i_crit_edge ], [ 0, %if.end24 ]
  %arrayidx.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 45, i32 2, i32 %i.019.i
  %14 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store1_noabort(i32 %14)
  store i8 1, ptr %arrayidx.i, align 1
  %15 = ptrtoint ptr %reg_base.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %reg_base.i, align 4
  %mul.i = shl i32 %i.019.i, 2
  %add.i = add i32 %16, %mul.i
  %arrayidx8.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 45, i32 3, i32 %i.019.i
  %17 = ptrtoint ptr %arrayidx8.i to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 %add.i, ptr %arrayidx8.i, align 4
  %inc.i = add nuw i32 %i.019.i, 1
  %18 = ptrtoint ptr %scratch.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %scratch.i, align 8
  %cmp.i = icmp ult i32 %inc.i, %19
  br i1 %cmp.i, label %for.body.i.for.body.i_crit_edge, label %si_scratch_init.exit

for.body.i.for.body.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i

si_scratch_init.exit:                             ; preds = %for.body.i
  tail call void @radeon_surface_init(ptr noundef %rdev) #14
  %ddev = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 1
  %20 = ptrtoint ptr %ddev to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %ddev, align 4
  tail call void @radeon_get_clock_info(ptr noundef %21) #14
  tail call void @radeon_fence_driver_init(ptr noundef %rdev) #14
  %mc.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 42
  %vram_is_ddr.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 42, i32 13
  %22 = ptrtoint ptr %vram_is_ddr.i to i32
  call void @__asan_store1_noabort(i32 %22)
  store i8 1, ptr %vram_is_ddr.i, align 4
  %rmmio.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %23 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %24, i32 10080
  %25 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #14, !srcloc !674
  %26 = tail call i32 @llvm.bswap.i32(i32 %25) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and.i = and i32 %26, 2048
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  %and1.i = and i32 %26, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i)
  %tobool2.not.i = icmp eq i32 %and1.i, 0
  %..i = select i1 %tobool2.not.i, i32 32, i32 64
  %chansize.0.i = select i1 %tobool.not.i, i32 %..i, i32 16
  %27 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i4.i = getelementptr i8, ptr %28, i32 8196
  %29 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i4.i) #14, !srcloc !674
  %30 = lshr i32 %29, 20
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %shr.i = and i32 %30, 15
  %switch.tableidx = add nsw i32 %shr.i, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 8, i32 %switch.tableidx)
  %31 = icmp ult i32 %switch.tableidx, 8
  br i1 %31, label %switch.lookup, label %si_scratch_init.exit.sw.epilog.i_crit_edge

si_scratch_init.exit.sw.epilog.i_crit_edge:       ; preds = %si_scratch_init.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.i

switch.lookup:                                    ; preds = %si_scratch_init.exit
  call void @__sanitizer_cov_trace_pc() #16
  %switch.gep = getelementptr inbounds [8 x i32], ptr @switch.table.si_init, i32 0, i32 %switch.tableidx
  %32 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %32)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %sw.epilog.i

sw.epilog.i:                                      ; preds = %switch.lookup, %si_scratch_init.exit.sw.epilog.i_crit_edge
  %numchan.0.i = phi i32 [ 1, %si_scratch_init.exit.sw.epilog.i_crit_edge ], [ %switch.load, %switch.lookup ]
  %mul.i152 = mul nuw nsw i32 %numchan.0.i, %chansize.0.i
  %vram_width.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 42, i32 10
  %33 = ptrtoint ptr %vram_width.i to i32
  call void @__asan_store4_noabort(i32 %33)
  store i32 %mul.i152, ptr %vram_width.i, align 8
  %pdev.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 2
  %34 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %pdev.i, align 8
  %resource.i = getelementptr inbounds %struct.pci_dev, ptr %35, i32 0, i32 47
  %36 = ptrtoint ptr %resource.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %resource.i, align 8
  %aper_base.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 42, i32 1
  %38 = ptrtoint ptr %aper_base.i to i32
  call void @__asan_store4_noabort(i32 %38)
  store i32 %37, ptr %aper_base.i, align 4
  %end.i = getelementptr inbounds %struct.pci_dev, ptr %35, i32 0, i32 47, i32 0, i32 1
  %39 = ptrtoint ptr %end.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %end.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %40)
  %cmp.i153 = icmp eq i32 %40, 0
  br i1 %cmp.i153, label %sw.epilog.i.cond.end.i_crit_edge, label %cond.false.i

sw.epilog.i.cond.end.i_crit_edge:                 ; preds = %sw.epilog.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cond.end.i

cond.false.i:                                     ; preds = %sw.epilog.i
  call void @__sanitizer_cov_trace_pc() #16
  %41 = ptrtoint ptr %resource.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %resource.i, align 8
  %sub.i = add i32 %40, 1
  %add.i154 = sub i32 %sub.i, %42
  br label %cond.end.i

cond.end.i:                                       ; preds = %cond.false.i, %sw.epilog.i.cond.end.i_crit_edge
  %cond.i = phi i32 [ %add.i154, %cond.false.i ], [ 0, %sw.epilog.i.cond.end.i_crit_edge ]
  %43 = ptrtoint ptr %mc.i to i32
  call void @__asan_store4_noabort(i32 %43)
  store i32 %cond.i, ptr %mc.i, align 8
  %44 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i8.i = getelementptr i8, ptr %45, i32 21544
  %46 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i8.i) #14, !srcloc !674
  %47 = tail call i32 @llvm.bswap.i32(i32 %46) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %47)
  %tobool32.not.i = icmp ult i32 %47, 65536
  br i1 %tobool32.not.i, label %cond.end.i.if.end41.i_crit_edge, label %do.end.i

cond.end.i.if.end41.i_crit_edge:                  ; preds = %cond.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end41.i

do.end.i:                                         ; preds = %cond.end.i
  call void @__sanitizer_cov_trace_pc() #16
  %call35.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.192, i32 noundef %47) #18
  %and36.i = and i32 %47, 65535
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and36.i)
  %tobool37.not.i = icmp eq i32 %and36.i, 0
  %spec.select = select i1 %tobool37.not.i, i32 %47, i32 %and36.i
  br label %if.end41.i

if.end41.i:                                       ; preds = %do.end.i, %cond.end.i.if.end41.i_crit_edge
  %tmp.0.i = phi i32 [ %47, %cond.end.i.if.end41.i_crit_edge ], [ %spec.select, %do.end.i ]
  %conv.i = zext i32 %tmp.0.i to i64
  %mul43.i = shl nuw nsw i64 %conv.i, 20
  %mc_vram_size.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 42, i32 3
  %48 = ptrtoint ptr %mc_vram_size.i to i32
  call void @__asan_store8_noabort(i32 %48)
  store i64 %mul43.i, ptr %mc_vram_size.i, align 8
  %real_vram_size.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 42, i32 11
  %49 = ptrtoint ptr %real_vram_size.i to i32
  call void @__asan_store8_noabort(i32 %49)
  store i64 %mul43.i, ptr %real_vram_size.i, align 8
  %50 = ptrtoint ptr %mc.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %mc.i, align 8
  %conv50.i = zext i32 %51 to i64
  %visible_vram_size.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 42, i32 4
  %52 = ptrtoint ptr %visible_vram_size.i to i32
  call void @__asan_store8_noabort(i32 %52)
  store i64 %conv50.i, ptr %visible_vram_size.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1047552, i32 %tmp.0.i)
  %cmp.i9.i = icmp ugt i32 %tmp.0.i, 1047552
  br i1 %cmp.i9.i, label %do.end.i.i, label %if.end41.i.si_mc_init.exit_crit_edge

if.end41.i.si_mc_init.exit_crit_edge:             ; preds = %if.end41.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_mc_init.exit

do.end.i.i:                                       ; preds = %if.end41.i
  call void @__sanitizer_cov_trace_pc() #16
  %53 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_warn(ptr noundef %54, ptr noundef nonnull @.str.1) #18
  %55 = ptrtoint ptr %real_vram_size.i to i32
  call void @__asan_store8_noabort(i32 %55)
  store i64 1098437885952, ptr %real_vram_size.i, align 8
  %56 = ptrtoint ptr %mc_vram_size.i to i32
  call void @__asan_store8_noabort(i32 %56)
  store i64 1098437885952, ptr %mc_vram_size.i, align 8
  br label %si_mc_init.exit

si_mc_init.exit:                                  ; preds = %do.end.i.i, %if.end41.i.si_mc_init.exit_crit_edge
  tail call void @radeon_vram_location(ptr noundef %rdev, ptr noundef %mc.i, i64 noundef 0) #14
  %gtt_base_align.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 42, i32 15
  %57 = ptrtoint ptr %gtt_base_align.i.i to i32
  call void @__asan_store8_noabort(i32 %57)
  store i64 0, ptr %gtt_base_align.i.i, align 8
  tail call void @radeon_gtt_location(ptr noundef %rdev, ptr noundef %mc.i) #14
  tail call void @radeon_update_bandwidth_info(ptr noundef %rdev) #14
  %call29 = tail call i32 @radeon_bo_init(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call29)
  %tobool30.not = icmp eq i32 %call29, 0
  br i1 %tobool30.not, label %if.end32, label %si_mc_init.exit.cleanup_crit_edge

si_mc_init.exit.cleanup_crit_edge:                ; preds = %si_mc_init.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end32:                                         ; preds = %si_mc_init.exit
  %me_fw = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 71
  %58 = ptrtoint ptr %me_fw to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %me_fw, align 8
  %tobool33.not = icmp eq ptr %59, null
  br i1 %tobool33.not, label %if.end32.if.then41_crit_edge, label %lor.lhs.false

if.end32.if.then41_crit_edge:                     ; preds = %if.end32
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then41

lor.lhs.false:                                    ; preds = %if.end32
  %pfp_fw = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 72
  %60 = ptrtoint ptr %pfp_fw to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %pfp_fw, align 4
  %tobool34.not = icmp eq ptr %61, null
  br i1 %tobool34.not, label %lor.lhs.false.if.then41_crit_edge, label %lor.lhs.false35

lor.lhs.false.if.then41_crit_edge:                ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then41

lor.lhs.false35:                                  ; preds = %lor.lhs.false
  %ce_fw = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 75
  %62 = ptrtoint ptr %ce_fw to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %ce_fw, align 8
  %tobool36.not = icmp eq ptr %63, null
  br i1 %tobool36.not, label %lor.lhs.false35.if.then41_crit_edge, label %lor.lhs.false37

lor.lhs.false35.if.then41_crit_edge:              ; preds = %lor.lhs.false35
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then41

lor.lhs.false37:                                  ; preds = %lor.lhs.false35
  %rlc_fw = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 73
  %64 = ptrtoint ptr %rlc_fw to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %rlc_fw, align 8
  %tobool38.not = icmp eq ptr %65, null
  br i1 %tobool38.not, label %lor.lhs.false37.if.then41_crit_edge, label %lor.lhs.false39

lor.lhs.false37.if.then41_crit_edge:              ; preds = %lor.lhs.false37
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then41

lor.lhs.false39:                                  ; preds = %lor.lhs.false37
  %mc_fw = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 74
  %66 = ptrtoint ptr %mc_fw to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %mc_fw, align 4
  %tobool40.not = icmp eq ptr %67, null
  br i1 %tobool40.not, label %lor.lhs.false39.if.then41_crit_edge, label %lor.lhs.false39.if.end46_crit_edge

lor.lhs.false39.if.end46_crit_edge:               ; preds = %lor.lhs.false39
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end46

lor.lhs.false39.if.then41_crit_edge:              ; preds = %lor.lhs.false39
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then41

if.then41:                                        ; preds = %lor.lhs.false39.if.then41_crit_edge, %lor.lhs.false37.if.then41_crit_edge, %lor.lhs.false35.if.then41_crit_edge, %lor.lhs.false.if.then41_crit_edge, %if.end32.if.then41_crit_edge
  call void @llvm.lifetime.start.p0(i64 30, ptr nonnull %fw_name.i) #14
  %68 = call ptr @memset(ptr %fw_name.i, i32 255, i32 30)
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.194) #14
  %family.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 6
  %69 = ptrtoint ptr %family.i to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load i32, ptr %family.i, align 4
  %71 = zext i32 %70 to i64
  call void @__sanitizer_cov_trace_switch(i64 %71, ptr @__sancov_gen_cov_switch_values.287)
  switch i32 %70, label %do.body.i [
    i32 52, label %if.then41.sw.epilog.i161_crit_edge
    i32 53, label %sw.bb1.i
    i32 54, label %sw.bb12.i157
    i32 55, label %sw.bb68.i
    i32 56, label %sw.bb112.i
  ]

if.then41.sw.epilog.i161_crit_edge:               ; preds = %if.then41
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.i161

sw.bb1.i:                                         ; preds = %if.then41
  %72 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %pdev.i, align 8
  %revision.i = getelementptr inbounds %struct.pci_dev, ptr %73, i32 0, i32 12
  %74 = ptrtoint ptr %revision.i to i32
  call void @__asan_load1_noabort(i32 %74)
  %75 = load i8, ptr %revision.i, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 -127, i8 %75)
  %cmp.i156 = icmp eq i8 %75, -127
  br i1 %cmp.i156, label %land.lhs.true.i, label %sw.bb1.i.sw.epilog.i161_crit_edge

sw.bb1.i.sw.epilog.i161_crit_edge:                ; preds = %sw.bb1.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.i161

land.lhs.true.i:                                  ; preds = %sw.bb1.i
  call void @__sanitizer_cov_trace_pc() #16
  %device.i = getelementptr inbounds %struct.pci_dev, ptr %73, i32 0, i32 8
  %76 = ptrtoint ptr %device.i to i32
  call void @__asan_load2_noabort(i32 %76)
  %77 = load i16, ptr %device.i, align 2
  %78 = and i16 %77, -2
  call void @__sanitizer_cov_trace_const_cmp2(i16 26640, i16 %78)
  %switch.i = icmp eq i16 %78, 26640
  br label %sw.epilog.i161

sw.bb12.i157:                                     ; preds = %if.then41
  %79 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %pdev.i, align 8
  %device14.i = getelementptr inbounds %struct.pci_dev, ptr %80, i32 0, i32 8
  %81 = ptrtoint ptr %device14.i to i32
  call void @__asan_load2_noabort(i32 %81)
  %82 = load i16, ptr %device14.i, align 2
  %83 = zext i16 %82 to i64
  call void @__sanitizer_cov_trace_switch(i64 %83, ptr @__sancov_gen_cov_switch_values.288)
  switch i16 %82, label %sw.bb12.i157.lor.lhs.false48.i_crit_edge [
    i16 26656, label %land.lhs.true18.i
    i16 26657, label %land.lhs.true36.i
  ]

sw.bb12.i157.lor.lhs.false48.i_crit_edge:         ; preds = %sw.bb12.i157
  call void @__sanitizer_cov_trace_pc() #16
  br label %lor.lhs.false48.i

land.lhs.true18.i:                                ; preds = %sw.bb12.i157
  %revision20.i = getelementptr inbounds %struct.pci_dev, ptr %80, i32 0, i32 12
  %84 = ptrtoint ptr %revision20.i to i32
  call void @__asan_load1_noabort(i32 %84)
  %85 = load i8, ptr %revision20.i, align 4
  %86 = zext i8 %85 to i64
  call void @__sanitizer_cov_trace_switch(i64 %86, ptr @__sancov_gen_cov_switch_values.289)
  switch i8 %85, label %land.lhs.true18.i.lor.lhs.false48.i_crit_edge [
    i8 -127, label %land.lhs.true18.i.if.then66.i_crit_edge
    i8 -125, label %land.lhs.true18.i.if.then66.i_crit_edge176
  ]

land.lhs.true18.i.if.then66.i_crit_edge176:       ; preds = %land.lhs.true18.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then66.i

land.lhs.true18.i.if.then66.i_crit_edge:          ; preds = %land.lhs.true18.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then66.i

land.lhs.true18.i.lor.lhs.false48.i_crit_edge:    ; preds = %land.lhs.true18.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %lor.lhs.false48.i

land.lhs.true36.i:                                ; preds = %sw.bb12.i157
  %revision38.i = getelementptr inbounds %struct.pci_dev, ptr %80, i32 0, i32 12
  %87 = ptrtoint ptr %revision38.i to i32
  call void @__asan_load1_noabort(i32 %87)
  %88 = load i8, ptr %revision38.i, align 4
  %89 = zext i8 %88 to i64
  call void @__sanitizer_cov_trace_switch(i64 %89, ptr @__sancov_gen_cov_switch_values.290)
  switch i8 %88, label %land.lhs.true36.i.lor.lhs.false48.i_crit_edge [
    i8 -125, label %land.lhs.true36.i.if.then66.i_crit_edge
    i8 -121, label %land.lhs.true36.i.if.then66.i_crit_edge177
  ]

land.lhs.true36.i.if.then66.i_crit_edge177:       ; preds = %land.lhs.true36.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then66.i

land.lhs.true36.i.if.then66.i_crit_edge:          ; preds = %land.lhs.true36.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then66.i

land.lhs.true36.i.lor.lhs.false48.i_crit_edge:    ; preds = %land.lhs.true36.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %lor.lhs.false48.i

lor.lhs.false48.i:                                ; preds = %land.lhs.true36.i.lor.lhs.false48.i_crit_edge, %land.lhs.true18.i.lor.lhs.false48.i_crit_edge, %sw.bb12.i157.lor.lhs.false48.i_crit_edge
  %revision50.i = getelementptr inbounds %struct.pci_dev, ptr %80, i32 0, i32 12
  %90 = ptrtoint ptr %revision50.i to i32
  call void @__asan_load1_noabort(i32 %90)
  %91 = load i8, ptr %revision50.i, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 -121, i8 %91)
  %cmp52.i = icmp eq i8 %91, -121
  br i1 %cmp52.i, label %land.lhs.true54.i, label %lor.lhs.false48.i.sw.epilog.i161_crit_edge

lor.lhs.false48.i.sw.epilog.i161_crit_edge:       ; preds = %lor.lhs.false48.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.i161

land.lhs.true54.i:                                ; preds = %lor.lhs.false48.i
  %92 = zext i16 %82 to i64
  call void @__sanitizer_cov_trace_switch(i64 %92, ptr @__sancov_gen_cov_switch_values.291)
  switch i16 %82, label %land.lhs.true54.i.sw.epilog.i161_crit_edge [
    i16 26659, label %land.lhs.true54.i.if.then66.i_crit_edge
    i16 26667, label %land.lhs.true54.i.if.then66.i_crit_edge178
  ]

land.lhs.true54.i.if.then66.i_crit_edge178:       ; preds = %land.lhs.true54.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then66.i

land.lhs.true54.i.if.then66.i_crit_edge:          ; preds = %land.lhs.true54.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then66.i

land.lhs.true54.i.sw.epilog.i161_crit_edge:       ; preds = %land.lhs.true54.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.i161

if.then66.i:                                      ; preds = %land.lhs.true54.i.if.then66.i_crit_edge, %land.lhs.true54.i.if.then66.i_crit_edge178, %land.lhs.true36.i.if.then66.i_crit_edge, %land.lhs.true36.i.if.then66.i_crit_edge177, %land.lhs.true18.i.if.then66.i_crit_edge, %land.lhs.true18.i.if.then66.i_crit_edge176
  br label %sw.epilog.i161

sw.bb68.i:                                        ; preds = %if.then41
  %93 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load ptr, ptr %pdev.i, align 8
  %revision70.i = getelementptr inbounds %struct.pci_dev, ptr %94, i32 0, i32 12
  %95 = ptrtoint ptr %revision70.i to i32
  call void @__asan_load1_noabort(i32 %95)
  %96 = load i8, ptr %revision70.i, align 4
  %97 = zext i8 %96 to i64
  call void @__sanitizer_cov_trace_switch(i64 %97, ptr @__sancov_gen_cov_switch_values.292)
  switch i8 %96, label %sw.bb68.i.sw.epilog.i161_crit_edge [
    i8 -127, label %land.lhs.true74.i
    i8 -125, label %land.lhs.true104.i
  ]

sw.bb68.i.sw.epilog.i161_crit_edge:               ; preds = %sw.bb68.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.i161

land.lhs.true74.i:                                ; preds = %sw.bb68.i
  %device76.i = getelementptr inbounds %struct.pci_dev, ptr %94, i32 0, i32 8
  %98 = ptrtoint ptr %device76.i to i32
  call void @__asan_load2_noabort(i32 %98)
  %99 = load i16, ptr %device76.i, align 2
  %100 = zext i16 %99 to i64
  call void @__sanitizer_cov_trace_switch(i64 %100, ptr @__sancov_gen_cov_switch_values.293)
  switch i16 %99, label %land.lhs.true74.i.sw.epilog.i161_crit_edge [
    i16 26112, label %land.lhs.true74.i.if.then110.i_crit_edge
    i16 26116, label %land.lhs.true74.i.if.then110.i_crit_edge179
    i16 26117, label %land.lhs.true74.i.if.then110.i_crit_edge180
    i16 26128, label %land.lhs.true74.i.if.then110.i_crit_edge181
  ]

land.lhs.true74.i.if.then110.i_crit_edge181:      ; preds = %land.lhs.true74.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then110.i

land.lhs.true74.i.if.then110.i_crit_edge180:      ; preds = %land.lhs.true74.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then110.i

land.lhs.true74.i.if.then110.i_crit_edge179:      ; preds = %land.lhs.true74.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then110.i

land.lhs.true74.i.if.then110.i_crit_edge:         ; preds = %land.lhs.true74.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then110.i

land.lhs.true74.i.sw.epilog.i161_crit_edge:       ; preds = %land.lhs.true74.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.i161

land.lhs.true104.i:                               ; preds = %sw.bb68.i
  %device106.i = getelementptr inbounds %struct.pci_dev, ptr %94, i32 0, i32 8
  %101 = ptrtoint ptr %device106.i to i32
  call void @__asan_load2_noabort(i32 %101)
  %102 = load i16, ptr %device106.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 26128, i16 %102)
  %cmp108.i = icmp eq i16 %102, 26128
  br i1 %cmp108.i, label %land.lhs.true104.i.if.then110.i_crit_edge, label %land.lhs.true104.i.sw.epilog.i161_crit_edge

land.lhs.true104.i.sw.epilog.i161_crit_edge:      ; preds = %land.lhs.true104.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.i161

land.lhs.true104.i.if.then110.i_crit_edge:        ; preds = %land.lhs.true104.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.then110.i

if.then110.i:                                     ; preds = %land.lhs.true104.i.if.then110.i_crit_edge, %land.lhs.true74.i.if.then110.i_crit_edge, %land.lhs.true74.i.if.then110.i_crit_edge179, %land.lhs.true74.i.if.then110.i_crit_edge180, %land.lhs.true74.i.if.then110.i_crit_edge181
  br label %sw.epilog.i161

sw.bb112.i:                                       ; preds = %if.then41
  %103 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load ptr, ptr %pdev.i, align 8
  %revision114.i = getelementptr inbounds %struct.pci_dev, ptr %104, i32 0, i32 12
  %105 = ptrtoint ptr %revision114.i to i32
  call void @__asan_load1_noabort(i32 %105)
  %106 = load i8, ptr %revision114.i, align 4
  %107 = zext i8 %106 to i64
  call void @__sanitizer_cov_trace_switch(i64 %107, ptr @__sancov_gen_cov_switch_values.294)
  switch i8 %106, label %sw.bb112.i.sw.epilog.i161_crit_edge [
    i8 -127, label %land.lhs.true118.i
    i8 -125, label %land.lhs.true130.i
    i8 -61, label %land.lhs.true160.i
  ]

sw.bb112.i.sw.epilog.i161_crit_edge:              ; preds = %sw.bb112.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.i161

land.lhs.true118.i:                               ; preds = %sw.bb112.i
  %device120.i = getelementptr inbounds %struct.pci_dev, ptr %104, i32 0, i32 8
  %108 = ptrtoint ptr %device120.i to i32
  call void @__asan_load2_noabort(i32 %108)
  %109 = load i16, ptr %device120.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 26208, i16 %109)
  %cmp122.i = icmp eq i16 %109, 26208
  br i1 %cmp122.i, label %land.lhs.true118.i.sw.epilog.i161_crit_edge, label %land.lhs.true118.i.if.else.thread.i_crit_edge

land.lhs.true118.i.if.else.thread.i_crit_edge:    ; preds = %land.lhs.true118.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else.thread.i

land.lhs.true118.i.sw.epilog.i161_crit_edge:      ; preds = %land.lhs.true118.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.i161

land.lhs.true130.i:                               ; preds = %sw.bb112.i
  %device132.i = getelementptr inbounds %struct.pci_dev, ptr %104, i32 0, i32 8
  %110 = ptrtoint ptr %device132.i to i32
  call void @__asan_load2_noabort(i32 %110)
  %111 = load i16, ptr %device132.i, align 2
  %112 = zext i16 %111 to i64
  call void @__sanitizer_cov_trace_switch(i64 %112, ptr @__sancov_gen_cov_switch_values.295)
  switch i16 %111, label %land.lhs.true130.i.if.else.thread.i_crit_edge [
    i16 26208, label %land.lhs.true130.i.sw.epilog.i161_crit_edge
    i16 26211, label %land.lhs.true130.i.sw.epilog.i161_crit_edge182
    i16 26213, label %land.lhs.true130.i.sw.epilog.i161_crit_edge183
    i16 26215, label %land.lhs.true130.i.sw.epilog.i161_crit_edge184
  ]

land.lhs.true130.i.sw.epilog.i161_crit_edge184:   ; preds = %land.lhs.true130.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.i161

land.lhs.true130.i.sw.epilog.i161_crit_edge183:   ; preds = %land.lhs.true130.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.i161

land.lhs.true130.i.sw.epilog.i161_crit_edge182:   ; preds = %land.lhs.true130.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.i161

land.lhs.true130.i.sw.epilog.i161_crit_edge:      ; preds = %land.lhs.true130.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %sw.epilog.i161

land.lhs.true130.i.if.else.thread.i_crit_edge:    ; preds = %land.lhs.true130.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else.thread.i

if.else.thread.i:                                 ; preds = %land.lhs.true130.i.if.else.thread.i_crit_edge, %land.lhs.true118.i.if.else.thread.i_crit_edge
  br label %sw.epilog.i161

land.lhs.true160.i:                               ; preds = %sw.bb112.i
  call void @__sanitizer_cov_trace_pc() #16
  %device162.i = getelementptr inbounds %struct.pci_dev, ptr %104, i32 0, i32 8
  %113 = ptrtoint ptr %device162.i to i32
  call void @__asan_load2_noabort(i32 %113)
  %114 = load i16, ptr %device162.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 26213, i16 %114)
  %cmp164.i = icmp eq i16 %114, 26213
  br label %sw.epilog.i161

do.body.i:                                        ; preds = %if.then41
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "1:\09.long ( (((0xe7f001f2) << 24) & 0xFF000000) | (((0xe7f001f2) << 8) & 0x00FF0000) | (((0xe7f001f2) >> 8) & 0x0000FF00) | (((0xe7f001f2) >> 24) & 0x000000FF) )\0A\09\0A.pushsection .rodata.str, \22aMS\22, %progbits, 1\0A2:\09.asciz \22drivers/gpu/drm/radeon/si.c\22\0A.popsection\0A.pushsection __bug_table,\22aw\22\0A.align 2\0A3:\09.word 1b, 2b\0A\09.hword 1771, 0\0A.popsection", ""() #14, !srcloc !687
  unreachable

sw.epilog.i161:                                   ; preds = %land.lhs.true160.i, %if.else.thread.i, %land.lhs.true130.i.sw.epilog.i161_crit_edge, %land.lhs.true130.i.sw.epilog.i161_crit_edge182, %land.lhs.true130.i.sw.epilog.i161_crit_edge183, %land.lhs.true130.i.sw.epilog.i161_crit_edge184, %land.lhs.true118.i.sw.epilog.i161_crit_edge, %sw.bb112.i.sw.epilog.i161_crit_edge, %if.then110.i, %land.lhs.true104.i.sw.epilog.i161_crit_edge, %land.lhs.true74.i.sw.epilog.i161_crit_edge, %sw.bb68.i.sw.epilog.i161_crit_edge, %if.then66.i, %land.lhs.true54.i.sw.epilog.i161_crit_edge, %lor.lhs.false48.i.sw.epilog.i161_crit_edge, %land.lhs.true.i, %sw.bb1.i.sw.epilog.i161_crit_edge, %if.then41.sw.epilog.i161_crit_edge
  %banks2_fw.1.off0.i = phi i1 [ false, %if.then41.sw.epilog.i161_crit_edge ], [ false, %sw.bb1.i.sw.epilog.i161_crit_edge ], [ false, %land.lhs.true54.i.sw.epilog.i161_crit_edge ], [ false, %if.then66.i ], [ false, %lor.lhs.false48.i.sw.epilog.i161_crit_edge ], [ false, %if.then110.i ], [ false, %land.lhs.true104.i.sw.epilog.i161_crit_edge ], [ false, %land.lhs.true130.i.sw.epilog.i161_crit_edge ], [ false, %land.lhs.true130.i.sw.epilog.i161_crit_edge182 ], [ false, %land.lhs.true130.i.sw.epilog.i161_crit_edge183 ], [ false, %land.lhs.true130.i.sw.epilog.i161_crit_edge184 ], [ false, %land.lhs.true118.i.sw.epilog.i161_crit_edge ], [ %cmp164.i, %land.lhs.true160.i ], [ false, %land.lhs.true.i ], [ false, %if.else.thread.i ], [ false, %land.lhs.true74.i.sw.epilog.i161_crit_edge ], [ false, %sw.bb68.i.sw.epilog.i161_crit_edge ], [ false, %sw.bb112.i.sw.epilog.i161_crit_edge ]
  %new_smc.4.off0.i = phi i1 [ false, %if.then41.sw.epilog.i161_crit_edge ], [ false, %sw.bb1.i.sw.epilog.i161_crit_edge ], [ false, %land.lhs.true54.i.sw.epilog.i161_crit_edge ], [ true, %if.then66.i ], [ false, %lor.lhs.false48.i.sw.epilog.i161_crit_edge ], [ true, %if.then110.i ], [ false, %land.lhs.true104.i.sw.epilog.i161_crit_edge ], [ true, %land.lhs.true130.i.sw.epilog.i161_crit_edge ], [ true, %land.lhs.true130.i.sw.epilog.i161_crit_edge182 ], [ true, %land.lhs.true130.i.sw.epilog.i161_crit_edge183 ], [ true, %land.lhs.true130.i.sw.epilog.i161_crit_edge184 ], [ true, %land.lhs.true118.i.sw.epilog.i161_crit_edge ], [ false, %land.lhs.true160.i ], [ %switch.i, %land.lhs.true.i ], [ false, %if.else.thread.i ], [ false, %land.lhs.true74.i.sw.epilog.i161_crit_edge ], [ false, %sw.bb68.i.sw.epilog.i161_crit_edge ], [ false, %sw.bb112.i.sw.epilog.i161_crit_edge ]
  %mc2_req_size.0.i = phi i32 [ 31232, %if.then41.sw.epilog.i161_crit_edge ], [ 31100, %sw.bb1.i.sw.epilog.i161_crit_edge ], [ 31500, %land.lhs.true54.i.sw.epilog.i161_crit_edge ], [ 31500, %if.then66.i ], [ 31500, %lor.lhs.false48.i.sw.epilog.i161_crit_edge ], [ 31452, %if.then110.i ], [ 31452, %land.lhs.true104.i.sw.epilog.i161_crit_edge ], [ 31452, %land.lhs.true130.i.sw.epilog.i161_crit_edge ], [ 31452, %land.lhs.true130.i.sw.epilog.i161_crit_edge182 ], [ 31452, %land.lhs.true130.i.sw.epilog.i161_crit_edge183 ], [ 31452, %land.lhs.true130.i.sw.epilog.i161_crit_edge184 ], [ 31452, %land.lhs.true118.i.sw.epilog.i161_crit_edge ], [ 31452, %land.lhs.true160.i ], [ 31100, %land.lhs.true.i ], [ 31452, %if.else.thread.i ], [ 31452, %land.lhs.true74.i.sw.epilog.i161_crit_edge ], [ 31452, %sw.bb68.i.sw.epilog.i161_crit_edge ], [ 31452, %sw.bb112.i.sw.epilog.i161_crit_edge ]
  %smc_req_size.0.i = phi i32 [ 62552, %if.then41.sw.epilog.i161_crit_edge ], [ 59892, %sw.bb1.i.sw.epilog.i161_crit_edge ], [ 60388, %land.lhs.true54.i.sw.epilog.i161_crit_edge ], [ 60388, %if.then66.i ], [ 60388, %lor.lhs.false48.i.sw.epilog.i161_crit_edge ], [ 59316, %if.then110.i ], [ 59316, %land.lhs.true104.i.sw.epilog.i161_crit_edge ], [ 59004, %land.lhs.true130.i.sw.epilog.i161_crit_edge ], [ 59004, %land.lhs.true130.i.sw.epilog.i161_crit_edge182 ], [ 59004, %land.lhs.true130.i.sw.epilog.i161_crit_edge183 ], [ 59004, %land.lhs.true130.i.sw.epilog.i161_crit_edge184 ], [ 59004, %land.lhs.true118.i.sw.epilog.i161_crit_edge ], [ 59004, %land.lhs.true160.i ], [ 59892, %land.lhs.true.i ], [ 59004, %if.else.thread.i ], [ 59316, %land.lhs.true74.i.sw.epilog.i161_crit_edge ], [ 59316, %sw.bb68.i.sw.epilog.i161_crit_edge ], [ 59004, %sw.bb112.i.sw.epilog.i161_crit_edge ]
  %mc_req_size.0.i = phi i32 [ 31076, %if.then41.sw.epilog.i161_crit_edge ], [ 31076, %sw.bb1.i.sw.epilog.i161_crit_edge ], [ 31076, %land.lhs.true54.i.sw.epilog.i161_crit_edge ], [ 31076, %if.then66.i ], [ 31076, %lor.lhs.false48.i.sw.epilog.i161_crit_edge ], [ 31452, %if.then110.i ], [ 31452, %land.lhs.true104.i.sw.epilog.i161_crit_edge ], [ 31452, %land.lhs.true130.i.sw.epilog.i161_crit_edge ], [ 31452, %land.lhs.true130.i.sw.epilog.i161_crit_edge182 ], [ 31452, %land.lhs.true130.i.sw.epilog.i161_crit_edge183 ], [ 31452, %land.lhs.true130.i.sw.epilog.i161_crit_edge184 ], [ 31452, %land.lhs.true118.i.sw.epilog.i161_crit_edge ], [ 31452, %land.lhs.true160.i ], [ 31076, %land.lhs.true.i ], [ 31452, %if.else.thread.i ], [ 31452, %land.lhs.true74.i.sw.epilog.i161_crit_edge ], [ 31452, %sw.bb68.i.sw.epilog.i161_crit_edge ], [ 31452, %sw.bb112.i.sw.epilog.i161_crit_edge ]
  %new_chip_name.0.i = phi ptr [ @.str.196, %if.then41.sw.epilog.i161_crit_edge ], [ @.str.198, %sw.bb1.i.sw.epilog.i161_crit_edge ], [ @.str.200, %land.lhs.true54.i.sw.epilog.i161_crit_edge ], [ @.str.200, %if.then66.i ], [ @.str.200, %lor.lhs.false48.i.sw.epilog.i161_crit_edge ], [ @.str.202, %if.then110.i ], [ @.str.202, %land.lhs.true104.i.sw.epilog.i161_crit_edge ], [ @.str.204, %land.lhs.true130.i.sw.epilog.i161_crit_edge ], [ @.str.204, %land.lhs.true130.i.sw.epilog.i161_crit_edge182 ], [ @.str.204, %land.lhs.true130.i.sw.epilog.i161_crit_edge183 ], [ @.str.204, %land.lhs.true130.i.sw.epilog.i161_crit_edge184 ], [ @.str.204, %land.lhs.true118.i.sw.epilog.i161_crit_edge ], [ @.str.204, %land.lhs.true160.i ], [ @.str.198, %land.lhs.true.i ], [ @.str.204, %if.else.thread.i ], [ @.str.202, %land.lhs.true74.i.sw.epilog.i161_crit_edge ], [ @.str.202, %sw.bb68.i.sw.epilog.i161_crit_edge ], [ @.str.204, %sw.bb112.i.sw.epilog.i161_crit_edge ]
  %chip_name.0.i = phi ptr [ @.str.195, %if.then41.sw.epilog.i161_crit_edge ], [ @.str.197, %sw.bb1.i.sw.epilog.i161_crit_edge ], [ @.str.199, %land.lhs.true54.i.sw.epilog.i161_crit_edge ], [ @.str.199, %if.then66.i ], [ @.str.199, %lor.lhs.false48.i.sw.epilog.i161_crit_edge ], [ @.str.201, %if.then110.i ], [ @.str.201, %land.lhs.true104.i.sw.epilog.i161_crit_edge ], [ @.str.203, %land.lhs.true130.i.sw.epilog.i161_crit_edge ], [ @.str.203, %land.lhs.true130.i.sw.epilog.i161_crit_edge182 ], [ @.str.203, %land.lhs.true130.i.sw.epilog.i161_crit_edge183 ], [ @.str.203, %land.lhs.true130.i.sw.epilog.i161_crit_edge184 ], [ @.str.203, %land.lhs.true118.i.sw.epilog.i161_crit_edge ], [ @.str.203, %land.lhs.true160.i ], [ @.str.197, %land.lhs.true.i ], [ @.str.203, %if.else.thread.i ], [ @.str.201, %land.lhs.true74.i.sw.epilog.i161_crit_edge ], [ @.str.201, %sw.bb68.i.sw.epilog.i161_crit_edge ], [ @.str.203, %sw.bb112.i.sw.epilog.i161_crit_edge ]
  %115 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i159 = getelementptr i8, ptr %116, i32 10752
  %117 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i159) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %.mask.i = and i32 %117, 255
  call void @__sanitizer_cov_trace_const_cmp4(i32 88, i32 %.mask.i)
  %cmp172.i = icmp eq i32 %.mask.i, 88
  %call179.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.205, ptr noundef nonnull %new_chip_name.0.i) #18
  %call180.i = call i32 (ptr, i32, ptr, ...) @snprintf(ptr noundef nonnull %fw_name.i, i32 noundef 30, ptr noundef nonnull @.str.207, ptr noundef nonnull %new_chip_name.0.i) #14
  %pfp_fw.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 72
  %118 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load ptr, ptr %rdev, align 8
  %call182.i = call i32 @request_firmware(ptr noundef %pfp_fw.i, ptr noundef nonnull %fw_name.i, ptr noundef %119) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call182.i)
  %tobool.not.i160 = icmp eq i32 %call182.i, 0
  br i1 %tobool.not.i160, label %if.else206.i, label %if.then183.i

if.then183.i:                                     ; preds = %sw.epilog.i161
  %call185.i = call i32 (ptr, i32, ptr, ...) @snprintf(ptr noundef nonnull %fw_name.i, i32 noundef 30, ptr noundef nonnull @.str.207, ptr noundef nonnull %chip_name.0.i) #14
  %120 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load ptr, ptr %rdev, align 8
  %call189.i = call i32 @request_firmware(ptr noundef %pfp_fw.i, ptr noundef nonnull %fw_name.i, ptr noundef %121) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call189.i)
  %tobool190.not.i = icmp eq i32 %call189.i, 0
  br i1 %tobool190.not.i, label %if.end192.i, label %if.then183.i.out.i_crit_edge

if.then183.i.out.i_crit_edge:                     ; preds = %if.then183.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %out.i

if.end192.i:                                      ; preds = %if.then183.i
  %122 = ptrtoint ptr %pfp_fw.i to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %pfp_fw.i, align 4
  %124 = ptrtoint ptr %123 to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %123, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 8576, i32 %125)
  %cmp194.not.i = icmp eq i32 %125, 8576
  br i1 %cmp194.not.i, label %if.end192.i.if.end219.i_crit_edge, label %do.end199.i

if.end192.i.if.end219.i_crit_edge:                ; preds = %if.end192.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end219.i

do.end199.i:                                      ; preds = %if.end192.i
  call void @__sanitizer_cov_trace_pc() #16
  %call204.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.209, i32 noundef %125, ptr noundef nonnull %fw_name.i) #18
  br label %si_init_microcode.exit

if.else206.i:                                     ; preds = %sw.epilog.i161
  %126 = ptrtoint ptr %pfp_fw.i to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load ptr, ptr %pfp_fw.i, align 4
  %call208.i = call i32 @radeon_ucode_validate(ptr noundef %127) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call208.i)
  %tobool209.not.i = icmp eq i32 %call208.i, 0
  br i1 %tobool209.not.i, label %if.else206.i.if.end219.i_crit_edge, label %do.end213.i

if.else206.i.if.end219.i_crit_edge:               ; preds = %if.else206.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end219.i

do.end213.i:                                      ; preds = %if.else206.i
  call void @__sanitizer_cov_trace_pc() #16
  %call216.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.212, ptr noundef nonnull %fw_name.i) #18
  br label %out.i

if.end219.i:                                      ; preds = %if.else206.i.if.end219.i_crit_edge, %if.end192.i.if.end219.i_crit_edge
  %new_fw.0.i = phi i32 [ 0, %if.end192.i.if.end219.i_crit_edge ], [ 1, %if.else206.i.if.end219.i_crit_edge ]
  %call221.i = call i32 (ptr, i32, ptr, ...) @snprintf(ptr noundef nonnull %fw_name.i, i32 noundef 30, ptr noundef nonnull @.str.214, ptr noundef nonnull %new_chip_name.0.i) #14
  %128 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load ptr, ptr %rdev, align 8
  %call224.i = call i32 @request_firmware(ptr noundef %me_fw, ptr noundef nonnull %fw_name.i, ptr noundef %129) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call224.i)
  %tobool225.not.i = icmp eq i32 %call224.i, 0
  br i1 %tobool225.not.i, label %if.else250.i, label %if.then226.i

if.then226.i:                                     ; preds = %if.end219.i
  %call228.i = call i32 (ptr, i32, ptr, ...) @snprintf(ptr noundef nonnull %fw_name.i, i32 noundef 30, ptr noundef nonnull @.str.214, ptr noundef nonnull %chip_name.0.i) #14
  %130 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %rdev, align 8
  %call232.i = call i32 @request_firmware(ptr noundef %me_fw, ptr noundef nonnull %fw_name.i, ptr noundef %131) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call232.i)
  %tobool233.not.i = icmp eq i32 %call232.i, 0
  br i1 %tobool233.not.i, label %if.end235.i, label %if.then226.i.out.i_crit_edge

if.then226.i.out.i_crit_edge:                     ; preds = %if.then226.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %out.i

if.end235.i:                                      ; preds = %if.then226.i
  %132 = ptrtoint ptr %me_fw to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load ptr, ptr %me_fw, align 8
  %134 = ptrtoint ptr %133 to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load i32, ptr %133, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 8576, i32 %135)
  %cmp238.not.i = icmp eq i32 %135, 8576
  br i1 %cmp238.not.i, label %if.end235.i.if.end264.i_crit_edge, label %do.end243.i

if.end235.i.if.end264.i_crit_edge:                ; preds = %if.end235.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end264.i

do.end243.i:                                      ; preds = %if.end235.i
  call void @__sanitizer_cov_trace_pc() #16
  %call248.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.209, i32 noundef %135, ptr noundef nonnull %fw_name.i) #18
  br label %if.end264.i

if.else250.i:                                     ; preds = %if.end219.i
  %136 = ptrtoint ptr %me_fw to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load ptr, ptr %me_fw, align 8
  %call252.i = call i32 @radeon_ucode_validate(ptr noundef %137) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call252.i)
  %tobool253.not.i = icmp eq i32 %call252.i, 0
  br i1 %tobool253.not.i, label %if.else261.i, label %do.end257.i

do.end257.i:                                      ; preds = %if.else250.i
  call void @__sanitizer_cov_trace_pc() #16
  %call260.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.212, ptr noundef nonnull %fw_name.i) #18
  br label %out.i

if.else261.i:                                     ; preds = %if.else250.i
  call void @__sanitizer_cov_trace_pc() #16
  %inc262.i = add nuw nsw i32 %new_fw.0.i, 1
  br label %if.end264.i

if.end264.i:                                      ; preds = %if.else261.i, %do.end243.i, %if.end235.i.if.end264.i_crit_edge
  %new_fw.1.i = phi i32 [ %new_fw.0.i, %do.end243.i ], [ %new_fw.0.i, %if.end235.i.if.end264.i_crit_edge ], [ %inc262.i, %if.else261.i ]
  %call266.i = call i32 (ptr, i32, ptr, ...) @snprintf(ptr noundef nonnull %fw_name.i, i32 noundef 30, ptr noundef nonnull @.str.219, ptr noundef nonnull %new_chip_name.0.i) #14
  %ce_fw.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 75
  %138 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load ptr, ptr %rdev, align 8
  %call269.i = call i32 @request_firmware(ptr noundef %ce_fw.i, ptr noundef nonnull %fw_name.i, ptr noundef %139) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call269.i)
  %tobool270.not.i = icmp eq i32 %call269.i, 0
  br i1 %tobool270.not.i, label %if.else295.i, label %if.then271.i

if.then271.i:                                     ; preds = %if.end264.i
  %call273.i = call i32 (ptr, i32, ptr, ...) @snprintf(ptr noundef nonnull %fw_name.i, i32 noundef 30, ptr noundef nonnull @.str.219, ptr noundef nonnull %chip_name.0.i) #14
  %140 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load ptr, ptr %rdev, align 8
  %call277.i = call i32 @request_firmware(ptr noundef %ce_fw.i, ptr noundef nonnull %fw_name.i, ptr noundef %141) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call277.i)
  %tobool278.not.i = icmp eq i32 %call277.i, 0
  br i1 %tobool278.not.i, label %if.end280.i, label %if.then271.i.out.i_crit_edge

if.then271.i.out.i_crit_edge:                     ; preds = %if.then271.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %out.i

if.end280.i:                                      ; preds = %if.then271.i
  %142 = ptrtoint ptr %ce_fw.i to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load ptr, ptr %ce_fw.i, align 8
  %144 = ptrtoint ptr %143 to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load i32, ptr %143, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 8576, i32 %145)
  %cmp283.not.i = icmp eq i32 %145, 8576
  br i1 %cmp283.not.i, label %if.end280.i.if.end309.i_crit_edge, label %do.end288.i

if.end280.i.if.end309.i_crit_edge:                ; preds = %if.end280.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end309.i

do.end288.i:                                      ; preds = %if.end280.i
  call void @__sanitizer_cov_trace_pc() #16
  %call293.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.209, i32 noundef %145, ptr noundef nonnull %fw_name.i) #18
  br label %if.end309.i

if.else295.i:                                     ; preds = %if.end264.i
  %146 = ptrtoint ptr %ce_fw.i to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load ptr, ptr %ce_fw.i, align 8
  %call297.i = call i32 @radeon_ucode_validate(ptr noundef %147) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call297.i)
  %tobool298.not.i = icmp eq i32 %call297.i, 0
  br i1 %tobool298.not.i, label %if.else306.i, label %do.end302.i

do.end302.i:                                      ; preds = %if.else295.i
  call void @__sanitizer_cov_trace_pc() #16
  %call305.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.212, ptr noundef nonnull %fw_name.i) #18
  br label %out.i

if.else306.i:                                     ; preds = %if.else295.i
  call void @__sanitizer_cov_trace_pc() #16
  %inc307.i = add nuw nsw i32 %new_fw.1.i, 1
  br label %if.end309.i

if.end309.i:                                      ; preds = %if.else306.i, %do.end288.i, %if.end280.i.if.end309.i_crit_edge
  %new_fw.2.i = phi i32 [ %new_fw.1.i, %do.end288.i ], [ %new_fw.1.i, %if.end280.i.if.end309.i_crit_edge ], [ %inc307.i, %if.else306.i ]
  %call311.i = call i32 (ptr, i32, ptr, ...) @snprintf(ptr noundef nonnull %fw_name.i, i32 noundef 30, ptr noundef nonnull @.str.224, ptr noundef nonnull %new_chip_name.0.i) #14
  %rlc_fw.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 73
  %148 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load ptr, ptr %rdev, align 8
  %call314.i = call i32 @request_firmware(ptr noundef %rlc_fw.i, ptr noundef nonnull %fw_name.i, ptr noundef %149) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call314.i)
  %tobool315.not.i = icmp eq i32 %call314.i, 0
  br i1 %tobool315.not.i, label %if.else340.i, label %if.then316.i

if.then316.i:                                     ; preds = %if.end309.i
  %call318.i = call i32 (ptr, i32, ptr, ...) @snprintf(ptr noundef nonnull %fw_name.i, i32 noundef 30, ptr noundef nonnull @.str.224, ptr noundef nonnull %chip_name.0.i) #14
  %150 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load ptr, ptr %rdev, align 8
  %call322.i = call i32 @request_firmware(ptr noundef %rlc_fw.i, ptr noundef nonnull %fw_name.i, ptr noundef %151) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call322.i)
  %tobool323.not.i = icmp eq i32 %call322.i, 0
  br i1 %tobool323.not.i, label %if.end325.i, label %if.then316.i.out.i_crit_edge

if.then316.i.out.i_crit_edge:                     ; preds = %if.then316.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %out.i

if.end325.i:                                      ; preds = %if.then316.i
  %152 = ptrtoint ptr %rlc_fw.i to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load ptr, ptr %rlc_fw.i, align 8
  %154 = ptrtoint ptr %153 to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load i32, ptr %153, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 8192, i32 %155)
  %cmp328.not.i = icmp eq i32 %155, 8192
  br i1 %cmp328.not.i, label %if.end325.i.if.end354.i_crit_edge, label %do.end333.i

if.end325.i.if.end354.i_crit_edge:                ; preds = %if.end325.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end354.i

do.end333.i:                                      ; preds = %if.end325.i
  call void @__sanitizer_cov_trace_pc() #16
  %call338.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.226, i32 noundef %155, ptr noundef nonnull %fw_name.i) #18
  br label %if.end354.i

if.else340.i:                                     ; preds = %if.end309.i
  %156 = ptrtoint ptr %rlc_fw.i to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load ptr, ptr %rlc_fw.i, align 8
  %call342.i = call i32 @radeon_ucode_validate(ptr noundef %157) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call342.i)
  %tobool343.not.i = icmp eq i32 %call342.i, 0
  br i1 %tobool343.not.i, label %if.else351.i, label %do.end347.i

do.end347.i:                                      ; preds = %if.else340.i
  call void @__sanitizer_cov_trace_pc() #16
  %call350.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.212, ptr noundef nonnull %fw_name.i) #18
  br label %out.i

if.else351.i:                                     ; preds = %if.else340.i
  call void @__sanitizer_cov_trace_pc() #16
  %inc352.i = add nuw nsw i32 %new_fw.2.i, 1
  br label %if.end354.i

if.end354.i:                                      ; preds = %if.else351.i, %do.end333.i, %if.end325.i.if.end354.i_crit_edge
  %new_fw.3.i = phi i32 [ %new_fw.2.i, %do.end333.i ], [ %new_fw.2.i, %if.end325.i.if.end354.i_crit_edge ], [ %inc352.i, %if.else351.i ]
  br i1 %cmp172.i, label %if.then356.i, label %if.else359.i

if.then356.i:                                     ; preds = %if.end354.i
  call void @__sanitizer_cov_trace_pc() #16
  %158 = call ptr @memcpy(ptr %fw_name.i, ptr @.str.230, i32 19)
  br label %if.end362.i

if.else359.i:                                     ; preds = %if.end354.i
  call void @__sanitizer_cov_trace_pc() #16
  %call361.i = call i32 (ptr, i32, ptr, ...) @snprintf(ptr noundef nonnull %fw_name.i, i32 noundef 30, ptr noundef nonnull @.str.231, ptr noundef nonnull %new_chip_name.0.i) #14
  br label %if.end362.i

if.end362.i:                                      ; preds = %if.else359.i, %if.then356.i
  %mc_fw.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 74
  %159 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %159)
  %160 = load ptr, ptr %rdev, align 8
  %call365.i = call i32 @request_firmware(ptr noundef %mc_fw.i, ptr noundef nonnull %fw_name.i, ptr noundef %160) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call365.i)
  %tobool366.not.i = icmp eq i32 %call365.i, 0
  br i1 %tobool366.not.i, label %if.else413.i, label %if.then367.i

if.then367.i:                                     ; preds = %if.end362.i
  %call369.i = call i32 (ptr, i32, ptr, ...) @snprintf(ptr noundef nonnull %fw_name.i, i32 noundef 30, ptr noundef nonnull @.str.232, ptr noundef nonnull %chip_name.0.i) #14
  %161 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %161)
  %162 = load ptr, ptr %rdev, align 8
  %call373.i = call i32 @request_firmware(ptr noundef %mc_fw.i, ptr noundef nonnull %fw_name.i, ptr noundef %162) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call373.i)
  %tobool374.not.i = icmp eq i32 %call373.i, 0
  br i1 %tobool374.not.i, label %if.then367.i.if.end385.i_crit_edge, label %if.then375.i

if.then367.i.if.end385.i_crit_edge:               ; preds = %if.then367.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end385.i

if.then375.i:                                     ; preds = %if.then367.i
  %call377.i = call i32 (ptr, i32, ptr, ...) @snprintf(ptr noundef nonnull %fw_name.i, i32 noundef 30, ptr noundef nonnull @.str.231, ptr noundef nonnull %chip_name.0.i) #14
  %163 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %163)
  %164 = load ptr, ptr %rdev, align 8
  %call381.i = call i32 @request_firmware(ptr noundef %mc_fw.i, ptr noundef nonnull %fw_name.i, ptr noundef %164) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call381.i)
  %tobool382.not.i = icmp eq i32 %call381.i, 0
  br i1 %tobool382.not.i, label %if.then375.i.if.end385.i_crit_edge, label %if.then375.i.out.i_crit_edge

if.then375.i.out.i_crit_edge:                     ; preds = %if.then375.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %out.i

if.then375.i.if.end385.i_crit_edge:               ; preds = %if.then375.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end385.i

if.end385.i:                                      ; preds = %if.then375.i.if.end385.i_crit_edge, %if.then367.i.if.end385.i_crit_edge
  %165 = ptrtoint ptr %mc_fw.i to i32
  call void @__asan_load4_noabort(i32 %165)
  %166 = load ptr, ptr %mc_fw.i, align 4
  %167 = ptrtoint ptr %166 to i32
  call void @__asan_load4_noabort(i32 %167)
  %168 = load i32, ptr %166, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %168, i32 %mc_req_size.0.i)
  %cmp388.not.i = icmp eq i32 %168, %mc_req_size.0.i
  call void @__sanitizer_cov_trace_cmp4(i32 %168, i32 %mc2_req_size.0.i)
  %cmp393.not.i = icmp eq i32 %168, %mc2_req_size.0.i
  %or.cond.i = or i1 %cmp388.not.i, %cmp393.not.i
  br i1 %or.cond.i, label %if.end385.i.do.end407.i_crit_edge, label %do.end398.i

if.end385.i.do.end407.i_crit_edge:                ; preds = %if.end385.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end407.i

do.end398.i:                                      ; preds = %if.end385.i
  call void @__sanitizer_cov_trace_pc() #16
  %call403.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.234, i32 noundef %168, ptr noundef nonnull %fw_name.i) #18
  br label %do.end407.i

do.end407.i:                                      ; preds = %do.end398.i, %if.end385.i.do.end407.i_crit_edge
  %169 = ptrtoint ptr %mc_fw.i to i32
  call void @__asan_load4_noabort(i32 %169)
  %170 = load ptr, ptr %mc_fw.i, align 4
  %171 = ptrtoint ptr %170 to i32
  call void @__asan_load4_noabort(i32 %171)
  %172 = load i32, ptr %170, align 4
  %call412.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.237, ptr noundef nonnull %fw_name.i, i32 noundef %172) #18
  br label %if.end427.i

if.else413.i:                                     ; preds = %if.end362.i
  %173 = ptrtoint ptr %mc_fw.i to i32
  call void @__asan_load4_noabort(i32 %173)
  %174 = load ptr, ptr %mc_fw.i, align 4
  %call415.i = call i32 @radeon_ucode_validate(ptr noundef %174) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call415.i)
  %tobool416.not.i = icmp eq i32 %call415.i, 0
  br i1 %tobool416.not.i, label %if.else424.i, label %do.end420.i

do.end420.i:                                      ; preds = %if.else413.i
  call void @__sanitizer_cov_trace_pc() #16
  %call423.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.212, ptr noundef nonnull %fw_name.i) #18
  br label %out.i

if.else424.i:                                     ; preds = %if.else413.i
  call void @__sanitizer_cov_trace_pc() #16
  %inc425.i = add nuw nsw i32 %new_fw.3.i, 1
  br label %if.end427.i

if.end427.i:                                      ; preds = %if.else424.i, %do.end407.i
  %new_fw.4.i = phi i32 [ %new_fw.3.i, %do.end407.i ], [ %inc425.i, %if.else424.i ]
  br i1 %banks2_fw.1.off0.i, label %if.then429.i, label %if.else432.i

if.then429.i:                                     ; preds = %if.end427.i
  call void @__sanitizer_cov_trace_pc() #16
  %175 = call ptr @memcpy(ptr %fw_name.i, ptr @.str.241, i32 25)
  br label %if.end441.i

if.else432.i:                                     ; preds = %if.end427.i
  br i1 %new_smc.4.off0.i, label %if.then434.i, label %if.else437.i

if.then434.i:                                     ; preds = %if.else432.i
  call void @__sanitizer_cov_trace_pc() #16
  %call436.i = call i32 (ptr, i32, ptr, ...) @snprintf(ptr noundef nonnull %fw_name.i, i32 noundef 30, ptr noundef nonnull @.str.242, ptr noundef nonnull %new_chip_name.0.i) #14
  br label %if.end441.i

if.else437.i:                                     ; preds = %if.else432.i
  call void @__sanitizer_cov_trace_pc() #16
  %call439.i = call i32 (ptr, i32, ptr, ...) @snprintf(ptr noundef nonnull %fw_name.i, i32 noundef 30, ptr noundef nonnull @.str.243, ptr noundef nonnull %new_chip_name.0.i) #14
  br label %if.end441.i

if.end441.i:                                      ; preds = %if.else437.i, %if.then434.i, %if.then429.i
  %smc_fw.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 79
  %176 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load ptr, ptr %rdev, align 8
  %call444.i = call i32 @request_firmware(ptr noundef %smc_fw.i, ptr noundef nonnull %fw_name.i, ptr noundef %177) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call444.i)
  %tobool445.not.i = icmp eq i32 %call444.i, 0
  br i1 %tobool445.not.i, label %if.else479.i, label %if.then446.i

if.then446.i:                                     ; preds = %if.end441.i
  %call448.i = call i32 (ptr, i32, ptr, ...) @snprintf(ptr noundef nonnull %fw_name.i, i32 noundef 30, ptr noundef nonnull @.str.243, ptr noundef nonnull %chip_name.0.i) #14
  %178 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load ptr, ptr %rdev, align 8
  %call452.i = call i32 @request_firmware(ptr noundef %smc_fw.i, ptr noundef nonnull %fw_name.i, ptr noundef %179) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call452.i)
  %tobool453.not.i = icmp eq i32 %call452.i, 0
  br i1 %tobool453.not.i, label %if.else463.i, label %do.end457.i

do.end457.i:                                      ; preds = %if.then446.i
  call void @__sanitizer_cov_trace_pc() #16
  %call460.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.245, ptr noundef nonnull %fw_name.i) #18
  %180 = ptrtoint ptr %smc_fw.i to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load ptr, ptr %smc_fw.i, align 8
  call void @release_firmware(ptr noundef %181) #14
  %182 = ptrtoint ptr %smc_fw.i to i32
  call void @__asan_store4_noabort(i32 %182)
  store ptr null, ptr %smc_fw.i, align 8
  br label %if.end493.i

if.else463.i:                                     ; preds = %if.then446.i
  %183 = ptrtoint ptr %smc_fw.i to i32
  call void @__asan_load4_noabort(i32 %183)
  %184 = load ptr, ptr %smc_fw.i, align 8
  %185 = ptrtoint ptr %184 to i32
  call void @__asan_load4_noabort(i32 %185)
  %186 = load i32, ptr %184, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %186, i32 %smc_req_size.0.i)
  %cmp466.not.i = icmp eq i32 %186, %smc_req_size.0.i
  br i1 %cmp466.not.i, label %if.else463.i.if.end493.i_crit_edge, label %do.end471.i

if.else463.i.if.end493.i_crit_edge:               ; preds = %if.else463.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end493.i

do.end471.i:                                      ; preds = %if.else463.i
  call void @__sanitizer_cov_trace_pc() #16
  %call476.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.248, i32 noundef %186, ptr noundef nonnull %fw_name.i) #18
  br label %if.end493.i

if.else479.i:                                     ; preds = %if.end441.i
  %187 = ptrtoint ptr %smc_fw.i to i32
  call void @__asan_load4_noabort(i32 %187)
  %188 = load ptr, ptr %smc_fw.i, align 8
  %call481.i = call i32 @radeon_ucode_validate(ptr noundef %188) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call481.i)
  %tobool482.not.i = icmp eq i32 %call481.i, 0
  br i1 %tobool482.not.i, label %if.else498.i, label %do.end486.i

do.end486.i:                                      ; preds = %if.else479.i
  call void @__sanitizer_cov_trace_pc() #16
  %call489.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.212, ptr noundef nonnull %fw_name.i) #18
  br label %out.i

if.end493.i:                                      ; preds = %do.end471.i, %if.else463.i.if.end493.i_crit_edge, %do.end457.i
  %err.0.i = phi i32 [ 0, %do.end457.i ], [ -22, %do.end471.i ], [ 0, %if.else463.i.if.end493.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %new_fw.4.i)
  %cmp494.i = icmp eq i32 %new_fw.4.i, 0
  br i1 %cmp494.i, label %if.then496.i, label %if.end493.i.do.end504.i_crit_edge

if.end493.i.do.end504.i_crit_edge:                ; preds = %if.end493.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end504.i

if.then496.i:                                     ; preds = %if.end493.i
  call void @__sanitizer_cov_trace_pc() #16
  %new_fw497.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 82
  %189 = ptrtoint ptr %new_fw497.i to i32
  call void @__asan_store1_noabort(i32 %189)
  store i8 0, ptr %new_fw497.i, align 4
  br label %out.i

if.else498.i:                                     ; preds = %if.else479.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 5, i32 %new_fw.4.i)
  %cmp499.i = icmp ult i32 %new_fw.4.i, 5
  br i1 %cmp499.i, label %if.else498.i.do.end504.i_crit_edge, label %out.thread692.i

if.else498.i.do.end504.i_crit_edge:               ; preds = %if.else498.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.end504.i

do.end504.i:                                      ; preds = %if.else498.i.do.end504.i_crit_edge, %if.end493.i.do.end504.i_crit_edge
  %call506.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.253) #18
  br label %si_init_microcode.exit

out.thread692.i:                                  ; preds = %if.else498.i
  call void @__sanitizer_cov_trace_pc() #16
  %new_fw508.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 82
  %190 = ptrtoint ptr %new_fw508.i to i32
  call void @__asan_store1_noabort(i32 %190)
  store i8 1, ptr %new_fw508.i, align 4
  br label %si_init_microcode.exit.thread

out.i:                                            ; preds = %if.then496.i, %do.end486.i, %do.end420.i, %if.then375.i.out.i_crit_edge, %do.end347.i, %if.then316.i.out.i_crit_edge, %do.end302.i, %if.then271.i.out.i_crit_edge, %do.end257.i, %if.then226.i.out.i_crit_edge, %do.end213.i, %if.then183.i.out.i_crit_edge
  %err.1.i = phi i32 [ %call189.i, %if.then183.i.out.i_crit_edge ], [ %call232.i, %if.then226.i.out.i_crit_edge ], [ %call277.i, %if.then271.i.out.i_crit_edge ], [ %call322.i, %if.then316.i.out.i_crit_edge ], [ %call381.i, %if.then375.i.out.i_crit_edge ], [ %err.0.i, %if.then496.i ], [ %call481.i, %do.end486.i ], [ %call415.i, %do.end420.i ], [ %call342.i, %do.end347.i ], [ %call297.i, %do.end302.i ], [ %call252.i, %do.end257.i ], [ %call208.i, %do.end213.i ]
  %191 = zext i32 %err.1.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %191, ptr @__sancov_gen_cov_switch_values.296)
  switch i32 %err.1.i, label %do.end518.i [
    i32 0, label %out.i.si_init_microcode.exit.thread_crit_edge
    i32 -22, label %out.i.si_init_microcode.exit_crit_edge
  ]

out.i.si_init_microcode.exit_crit_edge:           ; preds = %out.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_init_microcode.exit

out.i.si_init_microcode.exit.thread_crit_edge:    ; preds = %out.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_init_microcode.exit.thread

do.end518.i:                                      ; preds = %out.i
  call void @__sanitizer_cov_trace_pc() #16
  %call521.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.256, ptr noundef nonnull %fw_name.i) #18
  br label %si_init_microcode.exit

si_init_microcode.exit.thread:                    ; preds = %out.i.si_init_microcode.exit.thread_crit_edge, %out.thread692.i
  call void @llvm.lifetime.end.p0(i64 30, ptr nonnull %fw_name.i) #14
  br label %if.end46

si_init_microcode.exit:                           ; preds = %do.end518.i, %out.i.si_init_microcode.exit_crit_edge, %do.end504.i, %do.end199.i
  %err.1690.i = phi i32 [ %err.1.i, %out.i.si_init_microcode.exit_crit_edge ], [ %err.1.i, %do.end518.i ], [ -22, %do.end199.i ], [ -22, %do.end504.i ]
  %192 = ptrtoint ptr %pfp_fw.i to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load ptr, ptr %pfp_fw.i, align 4
  call void @release_firmware(ptr noundef %193) #14
  %194 = ptrtoint ptr %pfp_fw.i to i32
  call void @__asan_store4_noabort(i32 %194)
  store ptr null, ptr %pfp_fw.i, align 4
  %195 = ptrtoint ptr %me_fw to i32
  call void @__asan_load4_noabort(i32 %195)
  %196 = load ptr, ptr %me_fw, align 8
  call void @release_firmware(ptr noundef %196) #14
  %197 = ptrtoint ptr %me_fw to i32
  call void @__asan_store4_noabort(i32 %197)
  store ptr null, ptr %me_fw, align 8
  %ce_fw527.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 75
  %198 = ptrtoint ptr %ce_fw527.i to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load ptr, ptr %ce_fw527.i, align 8
  call void @release_firmware(ptr noundef %199) #14
  %200 = ptrtoint ptr %ce_fw527.i to i32
  call void @__asan_store4_noabort(i32 %200)
  store ptr null, ptr %ce_fw527.i, align 8
  %rlc_fw529.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 73
  %201 = ptrtoint ptr %rlc_fw529.i to i32
  call void @__asan_load4_noabort(i32 %201)
  %202 = load ptr, ptr %rlc_fw529.i, align 8
  call void @release_firmware(ptr noundef %202) #14
  %203 = ptrtoint ptr %rlc_fw529.i to i32
  call void @__asan_store4_noabort(i32 %203)
  store ptr null, ptr %rlc_fw529.i, align 8
  %mc_fw531.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 74
  %204 = ptrtoint ptr %mc_fw531.i to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load ptr, ptr %mc_fw531.i, align 4
  call void @release_firmware(ptr noundef %205) #14
  %206 = ptrtoint ptr %mc_fw531.i to i32
  call void @__asan_store4_noabort(i32 %206)
  store ptr null, ptr %mc_fw531.i, align 4
  %smc_fw533.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 79
  %207 = ptrtoint ptr %smc_fw533.i to i32
  call void @__asan_load4_noabort(i32 %207)
  %208 = load ptr, ptr %smc_fw533.i, align 8
  call void @release_firmware(ptr noundef %208) #14
  %209 = ptrtoint ptr %smc_fw533.i to i32
  call void @__asan_store4_noabort(i32 %209)
  store ptr null, ptr %smc_fw533.i, align 8
  call void @llvm.lifetime.end.p0(i64 30, ptr nonnull %fw_name.i) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %err.1690.i)
  %tobool43.not = icmp eq i32 %err.1690.i, 0
  br i1 %tobool43.not, label %si_init_microcode.exit.if.end46_crit_edge, label %if.then44

si_init_microcode.exit.if.end46_crit_edge:        ; preds = %si_init_microcode.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end46

if.then44:                                        ; preds = %si_init_microcode.exit
  call void @__sanitizer_cov_trace_pc() #16
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.64) #14
  br label %cleanup

if.end46:                                         ; preds = %si_init_microcode.exit.if.end46_crit_edge, %si_init_microcode.exit.thread, %lor.lhs.false39.if.end46_crit_edge
  %call47 = call i32 @radeon_pm_init(ptr noundef %rdev) #14
  %ring_obj = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 0, i32 1
  %210 = ptrtoint ptr %ring_obj to i32
  call void @__asan_store4_noabort(i32 %210)
  store ptr null, ptr %ring_obj, align 4
  call void @r600_ring_init(ptr noundef %rdev, ptr noundef %ring1, i32 noundef 1048576) #14
  %arrayidx51 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 1
  %ring_obj52 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 1, i32 1
  %211 = ptrtoint ptr %ring_obj52 to i32
  call void @__asan_store4_noabort(i32 %211)
  store ptr null, ptr %ring_obj52, align 4
  call void @r600_ring_init(ptr noundef %rdev, ptr noundef %arrayidx51, i32 noundef 1048576) #14
  %arrayidx54 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 2
  %ring_obj55 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 2, i32 1
  %212 = ptrtoint ptr %ring_obj55 to i32
  call void @__asan_store4_noabort(i32 %212)
  store ptr null, ptr %ring_obj55, align 4
  call void @r600_ring_init(ptr noundef %rdev, ptr noundef %arrayidx54, i32 noundef 1048576) #14
  %arrayidx57 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 3
  %ring_obj58 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 3, i32 1
  %213 = ptrtoint ptr %ring_obj58 to i32
  call void @__asan_store4_noabort(i32 %213)
  store ptr null, ptr %ring_obj58, align 4
  call void @r600_ring_init(ptr noundef %rdev, ptr noundef %arrayidx57, i32 noundef 65536) #14
  %arrayidx60 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 4
  %ring_obj61 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 4, i32 1
  %214 = ptrtoint ptr %ring_obj61 to i32
  call void @__asan_store4_noabort(i32 %214)
  store ptr null, ptr %ring_obj61, align 4
  call void @r600_ring_init(ptr noundef %rdev, ptr noundef %arrayidx60, i32 noundef 65536) #14
  %has_uvd.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 93
  %215 = ptrtoint ptr %has_uvd.i to i32
  call void @__asan_load1_noabort(i32 %215)
  %216 = load i8, ptr %has_uvd.i, align 4, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %216)
  %tobool.not.i162 = icmp eq i8 %216, 0
  br i1 %tobool.not.i162, label %if.end46.si_uvd_init.exit_crit_edge, label %if.end.i

if.end46.si_uvd_init.exit_crit_edge:              ; preds = %if.end46
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_uvd_init.exit

if.end.i:                                         ; preds = %if.end46
  %call.i = call i32 @radeon_uvd_init(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool1.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool1.not.i, label %if.end4.i, label %do.end.i163

do.end.i163:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  %217 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %217)
  %218 = load ptr, ptr %rdev, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %218, ptr noundef nonnull @.str.258, i32 noundef %call.i) #18
  %219 = ptrtoint ptr %has_uvd.i to i32
  call void @__asan_store1_noabort(i32 %219)
  store i8 0, ptr %has_uvd.i, align 4
  br label %si_uvd_init.exit

if.end4.i:                                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  %arrayidx.i164 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 5
  %ring_obj.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 5, i32 1
  %220 = ptrtoint ptr %ring_obj.i to i32
  call void @__asan_store4_noabort(i32 %220)
  store ptr null, ptr %ring_obj.i, align 4
  call void @r600_ring_init(ptr noundef %rdev, ptr noundef %arrayidx.i164, i32 noundef 4096) #14
  br label %si_uvd_init.exit

si_uvd_init.exit:                                 ; preds = %if.end4.i, %do.end.i163, %if.end46.si_uvd_init.exit_crit_edge
  %has_vce.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 94
  %221 = ptrtoint ptr %has_vce.i to i32
  call void @__asan_load1_noabort(i32 %221)
  %222 = load i8, ptr %has_vce.i, align 1, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %222)
  %tobool.not.i165 = icmp eq i8 %222, 0
  br i1 %tobool.not.i165, label %si_uvd_init.exit.si_vce_init.exit_crit_edge, label %if.end.i168

si_uvd_init.exit.si_vce_init.exit_crit_edge:      ; preds = %si_uvd_init.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_vce_init.exit

if.end.i168:                                      ; preds = %si_uvd_init.exit
  %call.i166 = call i32 @radeon_vce_init(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i166)
  %tobool1.not.i167 = icmp eq i32 %call.i166, 0
  br i1 %tobool1.not.i167, label %if.end4.i173, label %do.end.i169

do.end.i169:                                      ; preds = %if.end.i168
  call void @__sanitizer_cov_trace_pc() #16
  %223 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %223)
  %224 = load ptr, ptr %rdev, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %224, ptr noundef nonnull @.str.260, i32 noundef %call.i166) #18
  %225 = ptrtoint ptr %has_vce.i to i32
  call void @__asan_store1_noabort(i32 %225)
  store i8 0, ptr %has_vce.i, align 1
  br label %si_vce_init.exit

if.end4.i173:                                     ; preds = %if.end.i168
  call void @__sanitizer_cov_trace_pc() #16
  %arrayidx.i170 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 6
  %ring_obj.i171 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 6, i32 1
  %226 = ptrtoint ptr %ring_obj.i171 to i32
  call void @__asan_store4_noabort(i32 %226)
  store ptr null, ptr %ring_obj.i171, align 4
  call void @r600_ring_init(ptr noundef %rdev, ptr noundef %arrayidx.i170, i32 noundef 4096) #14
  %arrayidx8.i172 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 7
  %ring_obj9.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 7, i32 1
  %227 = ptrtoint ptr %ring_obj9.i to i32
  call void @__asan_store4_noabort(i32 %227)
  store ptr null, ptr %ring_obj9.i, align 4
  call void @r600_ring_init(ptr noundef %rdev, ptr noundef %arrayidx8.i172, i32 noundef 4096) #14
  br label %si_vce_init.exit

si_vce_init.exit:                                 ; preds = %if.end4.i173, %do.end.i169, %si_uvd_init.exit.si_vce_init.exit_crit_edge
  %ih = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 85
  %228 = ptrtoint ptr %ih to i32
  call void @__asan_store4_noabort(i32 %228)
  store ptr null, ptr %ih, align 8
  call void @r600_ih_ring_init(ptr noundef %rdev, i32 noundef 65536) #14
  %call63 = call i32 @r600_pcie_gart_init(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call63)
  %tobool64.not = icmp eq i32 %call63, 0
  br i1 %tobool64.not, label %if.end66, label %si_vce_init.exit.cleanup_crit_edge

si_vce_init.exit.cleanup_crit_edge:               ; preds = %si_vce_init.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end66:                                         ; preds = %si_vce_init.exit
  %accel_working = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 66
  %229 = ptrtoint ptr %accel_working to i32
  call void @__asan_store1_noabort(i32 %229)
  store i8 1, ptr %accel_working, align 2
  %call67 = call fastcc i32 @si_startup(ptr noundef %rdev)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call67)
  %tobool68.not = icmp eq i32 %call67, 0
  br i1 %tobool68.not, label %if.end66.if.end75_crit_edge, label %do.end72

if.end66.if.end75_crit_edge:                      ; preds = %if.end66
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end75

do.end72:                                         ; preds = %if.end66
  call void @__sanitizer_cov_trace_pc() #16
  %230 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %230)
  %231 = load ptr, ptr %rdev, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %231, ptr noundef nonnull @.str.66) #18
  call fastcc void @si_cp_fini(ptr noundef %rdev)
  call void @cayman_dma_fini(ptr noundef %rdev) #14
  call fastcc void @si_irq_suspend(ptr noundef %rdev) #14
  call void @r600_ih_ring_fini(ptr noundef %rdev) #14
  call void @sumo_rlc_fini(ptr noundef %rdev) #14
  call void @radeon_wb_fini(ptr noundef %rdev) #14
  call void @radeon_ib_pool_fini(ptr noundef %rdev) #14
  call void @radeon_vm_manager_fini(ptr noundef %rdev) #14
  call void @radeon_irq_kms_fini(ptr noundef %rdev) #14
  call fastcc void @si_pcie_gart_fini(ptr noundef %rdev)
  %232 = ptrtoint ptr %accel_working to i32
  call void @__asan_store1_noabort(i32 %232)
  store i8 0, ptr %accel_working, align 2
  br label %if.end75

if.end75:                                         ; preds = %do.end72, %if.end66.if.end75_crit_edge
  %mc_fw76 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 74
  %233 = ptrtoint ptr %mc_fw76 to i32
  call void @__asan_load4_noabort(i32 %233)
  %234 = load ptr, ptr %mc_fw76, align 4
  %tobool77.not = icmp eq ptr %234, null
  br i1 %tobool77.not, label %if.then78, label %if.end75.cleanup_crit_edge

if.end75.cleanup_crit_edge:                       ; preds = %if.end75
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then78:                                        ; preds = %if.end75
  call void @__sanitizer_cov_trace_pc() #16
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.68) #14
  br label %cleanup

cleanup:                                          ; preds = %if.then78, %if.end75.cleanup_crit_edge, %si_vce_init.exit.cleanup_crit_edge, %if.then44, %si_mc_init.exit.cleanup_crit_edge, %do.end16, %if.end5.cleanup_crit_edge, %do.end, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %if.then78 ], [ %err.1690.i, %if.then44 ], [ -22, %do.end16 ], [ -22, %do.end ], [ -22, %if.then.cleanup_crit_edge ], [ %call6, %if.end5.cleanup_crit_edge ], [ %call29, %si_mc_init.exit.cleanup_crit_edge ], [ %call63, %si_vce_init.exit.cleanup_crit_edge ], [ 0, %if.end75.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @radeon_get_bios(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @radeon_atombios_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @radeon_card_posted(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_surface_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_get_clock_info(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_fence_driver_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @radeon_bo_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @radeon_pm_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @r600_ring_init(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @r600_ih_ring_init(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @r600_pcie_gart_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @si_cp_fini(ptr noundef %rdev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %asic.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 56
  %0 = ptrtoint ptr %asic.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %asic.i, align 8
  %copy_ring_index.i = getelementptr inbounds %struct.radeon_asic, ptr %1, i32 0, i32 17, i32 5
  %2 = ptrtoint ptr %copy_ring_index.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %copy_ring_index.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp.i = icmp eq i32 %3, 0
  br i1 %cmp.i, label %if.then1.i, label %entry.si_cp_enable.exit_crit_edge

entry.si_cp_enable.exit_crit_edge:                ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_cp_enable.exit

if.then1.i:                                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %visible_vram_size.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 42, i32 4
  %4 = ptrtoint ptr %visible_vram_size.i to i32
  call void @__asan_load8_noabort(i32 %4)
  %5 = load i64, ptr %visible_vram_size.i, align 8
  tail call void @radeon_ttm_set_active_vram_size(ptr noundef %rdev, i64 noundef %5) #14
  br label %si_cp_enable.exit

si_cp_enable.exit:                                ; preds = %if.then1.i, %entry.si_cp_enable.exit_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %rmmio.i19.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %6 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i20.i = getelementptr i8, ptr %7, i32 34520
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i20.i, i32 21) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %8 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i24.i = getelementptr i8, ptr %9, i32 34112
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i24.i, i32 0) #14, !srcloc !678
  %ready.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 0, i32 17
  %10 = ptrtoint ptr %ready.i to i32
  call void @__asan_store1_noabort(i32 %10)
  store i8 0, ptr %ready.i, align 8
  %ready4.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 1, i32 17
  %11 = ptrtoint ptr %ready4.i to i32
  call void @__asan_store1_noabort(i32 %11)
  store i8 0, ptr %ready4.i, align 8
  %ready7.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 2, i32 17
  %12 = ptrtoint ptr %ready7.i to i32
  call void @__asan_store1_noabort(i32 %12)
  store i8 0, ptr %ready7.i, align 8
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %13 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %13(i32 noundef 10737400) #14
  %ring1 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 52
  tail call void @radeon_ring_fini(ptr noundef %rdev, ptr noundef %ring1) #14
  %rptr_save_reg = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 0, i32 4
  %14 = ptrtoint ptr %rptr_save_reg to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %rptr_save_reg, align 8
  tail call void @radeon_scratch_free(ptr noundef %rdev, i32 noundef %15) #14
  %arrayidx3 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 1
  tail call void @radeon_ring_fini(ptr noundef %rdev, ptr noundef %arrayidx3) #14
  %rptr_save_reg4 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 1, i32 4
  %16 = ptrtoint ptr %rptr_save_reg4 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %rptr_save_reg4, align 8
  tail call void @radeon_scratch_free(ptr noundef %rdev, i32 noundef %17) #14
  %arrayidx6 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 2
  tail call void @radeon_ring_fini(ptr noundef %rdev, ptr noundef %arrayidx6) #14
  %rptr_save_reg7 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 2, i32 4
  %18 = ptrtoint ptr %rptr_save_reg7 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %rptr_save_reg7, align 8
  tail call void @radeon_scratch_free(ptr noundef %rdev, i32 noundef %19) #14
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @cayman_dma_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @sumo_rlc_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_wb_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_ib_pool_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_irq_kms_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @si_pcie_gart_fini(ptr noundef %rdev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  tail call fastcc void @si_pcie_gart_disable(ptr noundef %rdev)
  tail call void @radeon_gart_table_vram_free(ptr noundef %rdev) #14
  tail call void @radeon_gart_fini(ptr noundef %rdev) #14
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @si_fini(ptr noundef %rdev) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @radeon_pm_fini(ptr noundef %rdev) #14
  tail call fastcc void @si_cp_fini(ptr noundef %rdev)
  tail call void @cayman_dma_fini(ptr noundef %rdev) #14
  tail call fastcc void @si_fini_pg(ptr noundef %rdev)
  %has_uvd.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 93
  %0 = ptrtoint ptr %has_uvd.i to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %has_uvd.i, align 4, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %tobool.not.i = icmp eq i8 %1, 0
  br i1 %tobool.not.i, label %entry.si_fini_cg.exit_crit_edge, label %if.then.i

entry.si_fini_cg.exit_crit_edge:                  ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_fini_cg.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  tail call fastcc void @si_update_cg(ptr noundef %rdev, i32 noundef 8, i1 noundef zeroext false) #14
  br label %si_fini_cg.exit

si_fini_cg.exit:                                  ; preds = %if.then.i, %entry.si_fini_cg.exit_crit_edge
  tail call fastcc void @si_update_cg(ptr noundef %rdev, i32 noundef 103, i1 noundef zeroext false) #14
  tail call fastcc void @si_irq_suspend(ptr noundef %rdev) #14
  tail call void @r600_ih_ring_fini(ptr noundef %rdev) #14
  tail call void @sumo_rlc_fini(ptr noundef %rdev) #14
  tail call void @radeon_wb_fini(ptr noundef %rdev) #14
  tail call void @radeon_vm_manager_fini(ptr noundef %rdev) #14
  tail call void @radeon_ib_pool_fini(ptr noundef %rdev) #14
  tail call void @radeon_irq_kms_fini(ptr noundef %rdev) #14
  %2 = ptrtoint ptr %has_uvd.i to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %has_uvd.i, align 4, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %si_fini_cg.exit.if.end_crit_edge, label %if.then

si_fini_cg.exit.if.end_crit_edge:                 ; preds = %si_fini_cg.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

if.then:                                          ; preds = %si_fini_cg.exit
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @uvd_v1_0_fini(ptr noundef %rdev) #14
  tail call void @radeon_uvd_fini(ptr noundef %rdev) #14
  br label %if.end

if.end:                                           ; preds = %if.then, %si_fini_cg.exit.if.end_crit_edge
  %has_vce = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 94
  %4 = ptrtoint ptr %has_vce to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %has_vce, align 1, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool1.not = icmp eq i8 %5, 0
  br i1 %tobool1.not, label %if.end.if.end3_crit_edge, label %if.then2

if.end.if.end3_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end3

if.then2:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @radeon_vce_fini(ptr noundef %rdev) #14
  br label %if.end3

if.end3:                                          ; preds = %if.then2, %if.end.if.end3_crit_edge
  tail call fastcc void @si_pcie_gart_disable(ptr noundef %rdev) #14
  tail call void @radeon_gart_table_vram_free(ptr noundef %rdev) #14
  tail call void @radeon_gart_fini(ptr noundef %rdev) #14
  tail call void @r600_vram_scratch_fini(ptr noundef %rdev) #14
  tail call void @radeon_gem_fini(ptr noundef %rdev) #14
  tail call void @radeon_fence_driver_fini(ptr noundef %rdev) #14
  tail call void @radeon_bo_fini(ptr noundef %rdev) #14
  tail call void @radeon_atombios_fini(ptr noundef %rdev) #14
  %bios = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 13
  %6 = ptrtoint ptr %bios to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %bios, align 8
  tail call void @kfree(ptr noundef %7) #14
  %8 = ptrtoint ptr %bios to i32
  call void @__asan_store4_noabort(i32 %8)
  store ptr null, ptr %bios, align 8
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_pm_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_uvd_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_vce_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @r600_vram_scratch_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_gem_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_fence_driver_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_bo_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_atombios_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @kfree(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i64 @si_get_gpu_clock_counter(ptr noundef %rdev) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %gpu_clock_mutex = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 101
  tail call void @mutex_lock_nested(ptr noundef %gpu_clock_mutex, i32 noundef 0) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %rmmio.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %0 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i = getelementptr i8, ptr %1, i32 49984
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i, i32 16777216) #14, !srcloc !678
  %2 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i11 = getelementptr i8, ptr %3, i32 49976
  %4 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i11) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %5 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i15 = getelementptr i8, ptr %6, i32 49980
  %7 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i15) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %8 = zext i32 %7 to i64
  %9 = zext i32 %4 to i64
  %10 = shl nuw i64 %9, 32
  %11 = or i64 %10, %8
  %12 = tail call i64 @llvm.bswap.i64(i64 %11)
  tail call void @mutex_unlock(ptr noundef %gpu_clock_mutex) #14
  ret i64 %12
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @mutex_lock_nested(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mutex_unlock(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @si_set_uvd_clocks(ptr noundef %rdev, i32 noundef %vclk, i32 noundef %dclk) local_unnamed_addr #0 align 64 {
entry:
  %fb_div = alloca i32, align 4
  %vclk_div = alloca i32, align 4
  %dclk_div = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %fb_div) #14
  %0 = ptrtoint ptr %fb_div to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 0, ptr %fb_div, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %vclk_div) #14
  %1 = ptrtoint ptr %vclk_div to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 0, ptr %vclk_div, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %dclk_div) #14
  %2 = ptrtoint ptr %dclk_div to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 0, ptr %dclk_div, align 4
  %rmmio.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %3 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i = getelementptr i8, ptr %4, i32 1592
  %5 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %6 = and i32 %5, -61504
  %7 = or i32 %6, 4098
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %8 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i218 = getelementptr i8, ptr %9, i32 1592
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i218, i32 %7) #14, !srcloc !678
  %10 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i222 = getelementptr i8, ptr %11, i32 1588
  %12 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i222) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %13 = or i32 %12, 67108864
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %14 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i226 = getelementptr i8, ptr %15, i32 1588
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i226, i32 %13) #14, !srcloc !678
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %vclk)
  %tobool.not = icmp eq i32 %vclk, 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %dclk)
  %tobool8.not = icmp eq i32 %dclk, 0
  %or.cond = or i1 %tobool.not, %tobool8.not
  br i1 %or.cond, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end:                                           ; preds = %entry
  %call9 = call i32 @radeon_uvd_calc_upll_dividers(ptr noundef %rdev, i32 noundef %vclk, i32 noundef %dclk, i32 noundef 125000, i32 noundef 250000, i32 noundef 16384, i32 noundef 67108863, i32 noundef 0, i32 noundef 128, i32 noundef 5, ptr noundef nonnull %fb_div, ptr noundef nonnull %vclk_div, ptr noundef nonnull %dclk_div) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call9)
  %tobool10.not = icmp eq i32 %call9, 0
  br i1 %tobool10.not, label %do.body13, label %if.end.cleanup_crit_edge

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.body13:                                        ; preds = %if.end
  %16 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i230 = getelementptr i8, ptr %17, i32 1608
  %18 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i230) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %19 = and i32 %18, -131073
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %20 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i234 = getelementptr i8, ptr %21, i32 1608
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i234, i32 %19) #14, !srcloc !678
  %22 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i238 = getelementptr i8, ptr %23, i32 1588
  %24 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i238) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %25 = or i32 %24, 393216
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %26 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i242 = getelementptr i8, ptr %27, i32 1588
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i242, i32 %25) #14, !srcloc !678
  %28 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i246 = getelementptr i8, ptr %29, i32 1588
  %30 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i246) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %31 = and i32 %30, -33554433
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %32 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i250 = getelementptr i8, ptr %33, i32 1588
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i250, i32 %31) #14, !srcloc !678
  %34 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i254 = getelementptr i8, ptr %35, i32 1588
  %36 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i254) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %37 = and i32 %36, -16777217
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %38 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i258 = getelementptr i8, ptr %39, i32 1588
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i258, i32 %37) #14, !srcloc !678
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %40 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %40(i32 noundef 214748000) #14
  %call41 = call i32 @radeon_uvd_send_upll_ctlreq(ptr noundef %rdev, i32 noundef 1588) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call41)
  %tobool42.not = icmp eq i32 %call41, 0
  br i1 %tobool42.not, label %do.body45, label %do.body13.cleanup_crit_edge

do.body13.cleanup_crit_edge:                      ; preds = %do.body13
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.body45:                                        ; preds = %do.body13
  %41 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i262 = getelementptr i8, ptr %42, i32 1588
  %43 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i262) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %44 = or i32 %43, 16777216
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %45 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i266 = getelementptr i8, ptr %46, i32 1588
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i266, i32 %44) #14, !srcloc !678
  %47 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i270 = getelementptr i8, ptr %48, i32 1616
  %49 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i270) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %50 = and i32 %49, -16777217
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %51 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i274 = getelementptr i8, ptr %52, i32 1616
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i274, i32 %50) #14, !srcloc !678
  %53 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i278 = getelementptr i8, ptr %54, i32 1596
  %55 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i278) #14, !srcloc !674
  %56 = shl i32 %55, 24
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and62 = and i32 %56, -33554432
  %57 = ptrtoint ptr %fb_div to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %fb_div, align 4
  %and63 = and i32 %58, 33554431
  %or64 = or i32 %and63, %and62
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %59 = call i32 @llvm.bswap.i32(i32 %or64) #14
  %60 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i282 = getelementptr i8, ptr %61, i32 1596
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i282, i32 %59) #14, !srcloc !678
  %62 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i286 = getelementptr i8, ptr %63, i32 1588
  %64 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i286) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %65 = and i32 %64, -16129
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %66 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i290 = getelementptr i8, ptr %67, i32 1588
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i290, i32 %65) #14, !srcloc !678
  %68 = ptrtoint ptr %fb_div to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %fb_div, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 307200, i32 %69)
  %cmp = icmp ult i32 %69, 307200
  %70 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i294 = getelementptr i8, ptr %71, i32 1604
  %72 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i294) #14
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14
  br i1 %cmp, label %do.body75, label %do.body82

do.body75:                                        ; preds = %do.body45
  call void @__sanitizer_cov_trace_pc() #16
  %73 = and i32 %72, -513
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %74 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i298 = getelementptr i8, ptr %75, i32 1604
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i298, i32 %73) #14, !srcloc !678
  br label %do.body90

do.body82:                                        ; preds = %do.body45
  call void @__sanitizer_cov_trace_pc() #16
  %76 = or i32 %72, 512
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %77 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i306 = getelementptr i8, ptr %78, i32 1604
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i306, i32 %76) #14, !srcloc !678
  br label %do.body90

do.body90:                                        ; preds = %do.body82, %do.body75
  %79 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i310 = getelementptr i8, ptr %80, i32 1592
  %81 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i310) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %82 = and i32 %81, -2139029505
  %83 = call i32 @llvm.bswap.i32(i32 %82)
  %84 = ptrtoint ptr %vclk_div to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load i32, ptr %vclk_div, align 4
  %86 = ptrtoint ptr %dclk_div to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load i32, ptr %dclk_div, align 4
  %shl95 = shl i32 %87, 8
  %or96 = or i32 %shl95, %85
  %and97 = and i32 %or96, 32639
  %or98 = or i32 %and97, %83
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %88 = call i32 @llvm.bswap.i32(i32 %or98) #14
  %89 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i314 = getelementptr i8, ptr %90, i32 1592
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i314, i32 %88) #14, !srcloc !678
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %91 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %91(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %92 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %92(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %93 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %93(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %94 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %94(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %95 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %95(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %96 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %96(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %97 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %97(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %98 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %98(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %99 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %99(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %100 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %100(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %101 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %101(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %102 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %102(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %103 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %103(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %104 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %104(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %105 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %105(i32 noundef 214748000) #14
  %106 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i318 = getelementptr i8, ptr %107, i32 1588
  %108 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i318) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %109 = and i32 %108, -16777217
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %110 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i322 = getelementptr i8, ptr %111, i32 1588
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i322, i32 %109) #14, !srcloc !678
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %112 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %112(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %113 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %113(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %114 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %114(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %115 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %115(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %116 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %116(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %117 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %117(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %118 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %118(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %119 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %119(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %120 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %120(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %121 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %121(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %122 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %122(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %123 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %123(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %124 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %124(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %125 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %125(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %126 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %126(i32 noundef 214748000) #14
  %127 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i326 = getelementptr i8, ptr %128, i32 1588
  %129 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i326) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %130 = and i32 %129, -67108865
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %131 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i330 = getelementptr i8, ptr %132, i32 1588
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i330, i32 %130) #14, !srcloc !678
  %call122 = call i32 @radeon_uvd_send_upll_ctlreq(ptr noundef %rdev, i32 noundef 1588) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call122)
  %tobool123.not = icmp eq i32 %call122, 0
  br i1 %tobool123.not, label %do.body126, label %do.body90.cleanup_crit_edge

do.body90.cleanup_crit_edge:                      ; preds = %do.body90
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.body126:                                       ; preds = %do.body90
  %133 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %133)
  %134 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i334 = getelementptr i8, ptr %134, i32 1592
  %135 = call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i334) #14, !srcloc !674
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %136 = and i32 %135, -61504
  %137 = or i32 %136, 8196
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  call void @arm_heavy_mb() #14
  %138 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i338 = getelementptr i8, ptr %139, i32 1592
  call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i338, i32 %137) #14, !srcloc !678
  br label %while.body137

while.body137:                                    ; preds = %while.body137.while.body137_crit_edge, %do.body126
  %__ms133.0341 = phi i32 [ 100, %do.body126 ], [ %dec135, %while.body137.while.body137_crit_edge ]
  %dec135 = add nsw i32 %__ms133.0341, -1
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %140 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %140(i32 noundef 214748000) #14
  %tobool136.not = icmp eq i32 %dec135, 0
  br i1 %tobool136.not, label %while.body137.cleanup_crit_edge, label %while.body137.while.body137_crit_edge

while.body137.while.body137_crit_edge:            ; preds = %while.body137
  call void @__sanitizer_cov_trace_pc() #16
  br label %while.body137

while.body137.cleanup_crit_edge:                  ; preds = %while.body137
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

cleanup:                                          ; preds = %while.body137.cleanup_crit_edge, %do.body90.cleanup_crit_edge, %do.body13.cleanup_crit_edge, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %entry.cleanup_crit_edge ], [ %call9, %if.end.cleanup_crit_edge ], [ %call41, %do.body13.cleanup_crit_edge ], [ %call122, %do.body90.cleanup_crit_edge ], [ 0, %while.body137.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %dclk_div) #14
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %vclk_div) #14
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %fb_div) #14
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @radeon_uvd_calc_upll_dividers(ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @radeon_uvd_send_upll_ctlreq(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @si_set_vce_clocks(ptr noundef %rdev, i32 noundef %evclk, i32 noundef %ecclk) local_unnamed_addr #0 align 64 {
entry:
  %fb_div = alloca i32, align 4
  %evclk_div = alloca i32, align 4
  %ecclk_div = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %fb_div) #14
  %0 = ptrtoint ptr %fb_div to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 0, ptr %fb_div, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %evclk_div) #14
  %1 = ptrtoint ptr %evclk_div to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 0, ptr %evclk_div, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %ecclk_div) #14
  %2 = ptrtoint ptr %ecclk_div to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 0, ptr %ecclk_div, align 4
  %call = tail call i32 @tn_smc_rreg(ptr noundef %rdev, i32 noundef -1073543679) #14
  %and = and i32 %call, -1072693249
  %or = or i32 %and, 34603008
  tail call void @tn_smc_wreg(ptr noundef %rdev, i32 noundef -1073543679, i32 noundef %or) #14
  %call3 = tail call i32 @tn_smc_rreg(ptr noundef %rdev, i32 noundef -1073543680) #14
  %or5 = or i32 %call3, 4
  tail call void @tn_smc_wreg(ptr noundef %rdev, i32 noundef -1073543680, i32 noundef %or5) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %evclk)
  %tobool.not = icmp eq i32 %evclk, 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %ecclk)
  %tobool8.not = icmp eq i32 %ecclk, 0
  %or.cond = or i1 %tobool.not, %tobool8.not
  br i1 %or.cond, label %do.body9, label %if.end

do.body9:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %call11 = tail call i32 @tn_smc_rreg(ptr noundef %rdev, i32 noundef -1073543680) #14
  %or13 = or i32 %call11, 2
  tail call void @tn_smc_wreg(ptr noundef %rdev, i32 noundef -1073543680, i32 noundef %or13) #14
  br label %cleanup

if.end:                                           ; preds = %entry
  %call16 = call i32 @radeon_uvd_calc_upll_dividers(ptr noundef %rdev, i32 noundef %evclk, i32 noundef %ecclk, i32 noundef 125000, i32 noundef 250000, i32 noundef 16384, i32 noundef 67108863, i32 noundef 0, i32 noundef 128, i32 noundef 5, ptr noundef nonnull %fb_div, ptr noundef nonnull %evclk_div, ptr noundef nonnull %ecclk_div) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call16)
  %tobool17.not = icmp eq i32 %call16, 0
  br i1 %tobool17.not, label %do.body20, label %if.end.cleanup_crit_edge

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.body20:                                        ; preds = %if.end
  %call22 = call i32 @tn_smc_rreg(ptr noundef %rdev, i32 noundef -1073543676) #14
  %and23 = and i32 %call22, -513
  call void @tn_smc_wreg(ptr noundef %rdev, i32 noundef -1073543676, i32 noundef %and23) #14
  %call29 = call i32 @tn_smc_rreg(ptr noundef %rdev, i32 noundef -1073543680) #14
  %or31 = or i32 %call29, 1536
  call void @tn_smc_wreg(ptr noundef %rdev, i32 noundef -1073543680, i32 noundef %or31) #14
  %call36 = call i32 @tn_smc_rreg(ptr noundef %rdev, i32 noundef -1073543680) #14
  %or38 = or i32 %call36, 2
  call void @tn_smc_wreg(ptr noundef %rdev, i32 noundef -1073543680, i32 noundef %or38) #14
  %call43 = call i32 @tn_smc_rreg(ptr noundef %rdev, i32 noundef -1073543680) #14
  %and44 = and i32 %call43, -3
  call void @tn_smc_wreg(ptr noundef %rdev, i32 noundef -1073543680, i32 noundef %and44) #14
  %call50 = call i32 @tn_smc_rreg(ptr noundef %rdev, i32 noundef -1073543680) #14
  %and51 = and i32 %call50, -2
  call void @tn_smc_wreg(ptr noundef %rdev, i32 noundef -1073543680, i32 noundef %and51) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %3 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %3(i32 noundef 214748000) #14
  %call55 = call fastcc i32 @si_vce_send_vcepll_ctlreq(ptr noundef %rdev)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call55)
  %tobool56.not = icmp eq i32 %call55, 0
  br i1 %tobool56.not, label %do.body59, label %do.body20.cleanup_crit_edge

do.body20.cleanup_crit_edge:                      ; preds = %do.body20
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.body59:                                        ; preds = %do.body20
  %call61 = call i32 @tn_smc_rreg(ptr noundef %rdev, i32 noundef -1073543680) #14
  %or63 = or i32 %call61, 1
  call void @tn_smc_wreg(ptr noundef %rdev, i32 noundef -1073543680, i32 noundef %or63) #14
  %call68 = call i32 @tn_smc_rreg(ptr noundef %rdev, i32 noundef -1073543674) #14
  %and69 = and i32 %call68, -2
  call void @tn_smc_wreg(ptr noundef %rdev, i32 noundef -1073543674, i32 noundef %and69) #14
  %call75 = call i32 @tn_smc_rreg(ptr noundef %rdev, i32 noundef -1073543678) #14
  %and76 = and i32 %call75, -33554432
  %4 = ptrtoint ptr %fb_div to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %fb_div, align 4
  %and77 = and i32 %5, 33554431
  %or78 = or i32 %and77, %and76
  call void @tn_smc_wreg(ptr noundef %rdev, i32 noundef -1073543678, i32 noundef %or78) #14
  %call83 = call i32 @tn_smc_rreg(ptr noundef %rdev, i32 noundef -1073543680) #14
  %and84 = and i32 %call83, -4128769
  call void @tn_smc_wreg(ptr noundef %rdev, i32 noundef -1073543680, i32 noundef %and84) #14
  %call90 = call i32 @tn_smc_rreg(ptr noundef %rdev, i32 noundef -1073543679) #14
  %and91 = and i32 %call90, -32640
  %6 = ptrtoint ptr %evclk_div to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %evclk_div, align 4
  %8 = ptrtoint ptr %ecclk_div to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %ecclk_div, align 4
  %shl93 = shl i32 %9, 8
  %or94 = or i32 %shl93, %7
  %and95 = and i32 %or94, 32639
  %or96 = or i32 %and95, %and91
  call void @tn_smc_wreg(ptr noundef %rdev, i32 noundef -1073543679, i32 noundef %or96) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %10 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %10(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %11 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %11(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %12 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %12(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %13 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %13(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %14 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %14(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %15 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %15(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %16 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %16(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %17 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %17(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %18 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %18(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %19 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %19(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %20 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %20(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %21 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %21(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %22 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %22(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %23 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %23(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %24 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %24(i32 noundef 214748000) #14
  %call102 = call i32 @tn_smc_rreg(ptr noundef %rdev, i32 noundef -1073543680) #14
  %and103 = and i32 %call102, -2
  call void @tn_smc_wreg(ptr noundef %rdev, i32 noundef -1073543680, i32 noundef %and103) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %25 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %25(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %26 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %26(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %27 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %27(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %28 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %28(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %29 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %29(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %30 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %30(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %31 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %31(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %32 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %32(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %33 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %33(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %34 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %34(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %35 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %35(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %36 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %36(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %37 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %37(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %38 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %38(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %39 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %39(i32 noundef 214748000) #14
  %call115 = call i32 @tn_smc_rreg(ptr noundef %rdev, i32 noundef -1073543680) #14
  %and116 = and i32 %call115, -5
  call void @tn_smc_wreg(ptr noundef %rdev, i32 noundef -1073543680, i32 noundef %and116) #14
  %call120 = call fastcc i32 @si_vce_send_vcepll_ctlreq(ptr noundef %rdev)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call120)
  %tobool121.not = icmp eq i32 %call120, 0
  br i1 %tobool121.not, label %do.body124, label %do.body59.cleanup_crit_edge

do.body59.cleanup_crit_edge:                      ; preds = %do.body59
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.body124:                                       ; preds = %do.body59
  %call126 = call i32 @tn_smc_rreg(ptr noundef %rdev, i32 noundef -1073543679) #14
  %and127 = and i32 %call126, -1072693249
  %or128 = or i32 %and127, 553648128
  call void @tn_smc_wreg(ptr noundef %rdev, i32 noundef -1073543679, i32 noundef %or128) #14
  br label %while.body135

while.body135:                                    ; preds = %while.body135.while.body135_crit_edge, %do.body124
  %__ms131.0215 = phi i32 [ 100, %do.body124 ], [ %dec133, %while.body135.while.body135_crit_edge ]
  %dec133 = add nsw i32 %__ms131.0215, -1
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %40 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  call void %40(i32 noundef 214748000) #14
  %tobool134.not = icmp eq i32 %dec133, 0
  br i1 %tobool134.not, label %while.body135.cleanup_crit_edge, label %while.body135.while.body135_crit_edge

while.body135.while.body135_crit_edge:            ; preds = %while.body135
  call void @__sanitizer_cov_trace_pc() #16
  br label %while.body135

while.body135.cleanup_crit_edge:                  ; preds = %while.body135
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

cleanup:                                          ; preds = %while.body135.cleanup_crit_edge, %do.body59.cleanup_crit_edge, %do.body20.cleanup_crit_edge, %if.end.cleanup_crit_edge, %do.body9
  %retval.0 = phi i32 [ 0, %do.body9 ], [ %call16, %if.end.cleanup_crit_edge ], [ %call55, %do.body20.cleanup_crit_edge ], [ %call120, %do.body59.cleanup_crit_edge ], [ 0, %while.body135.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %ecclk_div) #14
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %evclk_div) #14
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %fb_div) #14
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @tn_smc_rreg(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @tn_smc_wreg(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @si_vce_send_vcepll_ctlreq(ptr noundef %rdev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @tn_smc_rreg(ptr noundef %rdev, i32 noundef -1073543680) #14
  %and = and i32 %call, -9
  tail call void @tn_smc_wreg(ptr noundef %rdev, i32 noundef -1073543680, i32 noundef %and) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %0 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %0(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %2 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %2(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %3 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %3(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %4 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %4(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %5 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %5(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %6 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %6(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %7 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %7(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %8 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %8(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %9 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %9(i32 noundef 214748000) #14
  %call3 = tail call i32 @tn_smc_rreg(ptr noundef %rdev, i32 noundef -1073543680) #14
  %or5 = or i32 %call3, 8
  tail call void @tn_smc_wreg(ptr noundef %rdev, i32 noundef -1073543680, i32 noundef %or5) #14
  br label %for.body

for.body:                                         ; preds = %while.body15.preheader.for.body_crit_edge, %entry
  %i.047 = phi i32 [ 0, %entry ], [ %inc, %while.body15.preheader.for.body_crit_edge ]
  %call8 = tail call i32 @tn_smc_rreg(ptr noundef %rdev, i32 noundef -1073543680) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1073741825, i32 %call8)
  %cmp10 = icmp ugt i32 %call8, -1073741825
  br i1 %cmp10, label %for.body.do.body17_crit_edge, label %while.body15.preheader

for.body.do.body17_crit_edge:                     ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.body17

while.body15.preheader:                           ; preds = %for.body
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %10 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %10(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %11 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %11(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %12 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %12(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %13 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %13(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %14 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %14(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %15 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %15(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %16 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %16(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %17 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %17(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %18 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %18(i32 noundef 214748000) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %19 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %19(i32 noundef 214748000) #14
  %inc = add nuw nsw i32 %i.047, 1
  %exitcond.not = icmp eq i32 %inc, 100
  br i1 %exitcond.not, label %while.body15.preheader.do.body17_crit_edge, label %while.body15.preheader.for.body_crit_edge

while.body15.preheader.for.body_crit_edge:        ; preds = %while.body15.preheader
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body

while.body15.preheader.do.body17_crit_edge:       ; preds = %while.body15.preheader
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.body17

do.body17:                                        ; preds = %while.body15.preheader.do.body17_crit_edge, %for.body.do.body17_crit_edge
  %i.0.lcssa = phi i32 [ %i.047, %for.body.do.body17_crit_edge ], [ 100, %while.body15.preheader.do.body17_crit_edge ]
  %call19 = tail call i32 @tn_smc_rreg(ptr noundef %rdev, i32 noundef -1073543680) #14
  %and20 = and i32 %call19, -9
  tail call void @tn_smc_wreg(ptr noundef %rdev, i32 noundef -1073543680, i32 noundef %and20) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 100, i32 %i.0.lcssa)
  %cmp24 = icmp eq i32 %i.0.lcssa, 100
  br i1 %cmp24, label %if.then25, label %do.body17.cleanup27_crit_edge

do.body17.cleanup27_crit_edge:                    ; preds = %do.body17
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup27

if.then25:                                        ; preds = %do.body17
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.262) #14
  br label %cleanup27

cleanup27:                                        ; preds = %if.then25, %do.body17.cleanup27_crit_edge
  %retval.0 = phi i32 [ -110, %if.then25 ], [ 0, %do.body17.cleanup27_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @r100_mm_rreg_slow(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @arm_heavy_mb() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @r100_mm_wreg_slow(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @evergreen_get_number_of_dram_channels(ptr noundef) local_unnamed_addr #2

; Function Attrs: argmemonly nofree nounwind null_pointer_is_valid readonly sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @dce6_latency_watermark(ptr nocapture noundef readonly %wm) unnamed_addr #10 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call fastcc i32 @dce6_available_bandwidth(ptr noundef %wm)
  %div = udiv i32 4096000, %call
  %div1 = udiv i32 512000, %call
  %disp_clk = getelementptr inbounds %struct.dce6_wm_params, ptr %wm, i32 0, i32 3
  %0 = ptrtoint ptr %disp_clk to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %disp_clk, align 4
  %div2 = udiv i32 40000000, %1
  %num_heads = getelementptr inbounds %struct.dce6_wm_params, ptr %wm, i32 0, i32 9
  %2 = ptrtoint ptr %num_heads to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %num_heads, align 4
  %add = add i32 %3, 1
  %mul = mul i32 %add, %div
  %mul4 = mul i32 %3, %div1
  %add5 = add nuw nsw i32 %div2, 2000
  %add6 = add i32 %add5, %mul4
  %add7 = add i32 %add6, %mul
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp = icmp eq i32 %3, 0
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end:                                           ; preds = %entry
  %vsc = getelementptr inbounds %struct.dce6_wm_params, ptr %wm, i32 0, i32 8
  %4 = ptrtoint ptr %vsc to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %vsc, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 8192, i32 %5)
  %cmp9 = icmp ugt i32 %5, 8192
  br i1 %cmp9, label %if.end.if.end21_crit_edge, label %lor.lhs.false

if.end.if.end21_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end21

lor.lhs.false:                                    ; preds = %if.end
  call void @__sanitizer_cov_trace_const_cmp4(i32 4096, i32 %5)
  %cmp11 = icmp ugt i32 %5, 4096
  br i1 %cmp11, label %land.lhs.true, label %lor.lhs.false.lor.lhs.false13_crit_edge

lor.lhs.false.lor.lhs.false13_crit_edge:          ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #16
  br label %lor.lhs.false13

land.lhs.true:                                    ; preds = %lor.lhs.false
  %vtaps = getelementptr inbounds %struct.dce6_wm_params, ptr %wm, i32 0, i32 12
  %6 = ptrtoint ptr %vtaps to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %vtaps, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %7)
  %cmp12 = icmp ugt i32 %7, 2
  br i1 %cmp12, label %land.lhs.true.if.end21_crit_edge, label %land.lhs.true.lor.lhs.false13_crit_edge

land.lhs.true.lor.lhs.false13_crit_edge:          ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #16
  br label %lor.lhs.false13

land.lhs.true.if.end21_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end21

lor.lhs.false13:                                  ; preds = %land.lhs.true.lor.lhs.false13_crit_edge, %lor.lhs.false.lor.lhs.false13_crit_edge
  %vtaps14 = getelementptr inbounds %struct.dce6_wm_params, ptr %wm, i32 0, i32 12
  %8 = ptrtoint ptr %vtaps14 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %vtaps14, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %9)
  %cmp15 = icmp ugt i32 %9, 4
  br i1 %cmp15, label %lor.lhs.false13.if.end21_crit_edge, label %lor.lhs.false16

lor.lhs.false13.if.end21_crit_edge:               ; preds = %lor.lhs.false13
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end21

lor.lhs.false16:                                  ; preds = %lor.lhs.false13
  call void @__sanitizer_cov_trace_const_cmp4(i32 8191, i32 %5)
  %cmp18 = icmp ugt i32 %5, 8191
  br i1 %cmp18, label %land.lhs.true19, label %lor.lhs.false16.if.else_crit_edge

lor.lhs.false16.if.else_crit_edge:                ; preds = %lor.lhs.false16
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else

land.lhs.true19:                                  ; preds = %lor.lhs.false16
  %interlaced = getelementptr inbounds %struct.dce6_wm_params, ptr %wm, i32 0, i32 7
  %10 = ptrtoint ptr %interlaced to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %interlaced, align 4, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %11)
  %tobool.not = icmp eq i8 %11, 0
  br i1 %tobool.not, label %land.lhs.true19.if.else_crit_edge, label %land.lhs.true19.if.end21_crit_edge

land.lhs.true19.if.end21_crit_edge:               ; preds = %land.lhs.true19
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end21

land.lhs.true19.if.else_crit_edge:                ; preds = %land.lhs.true19
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else

if.else:                                          ; preds = %land.lhs.true19.if.else_crit_edge, %lor.lhs.false16.if.else_crit_edge
  br label %if.end21

if.end21:                                         ; preds = %if.else, %land.lhs.true19.if.end21_crit_edge, %lor.lhs.false13.if.end21_crit_edge, %land.lhs.true.if.end21_crit_edge, %if.end.if.end21_crit_edge
  %max_src_lines_per_dst_line.0 = phi i32 [ 8192, %if.else ], [ 16384, %land.lhs.true19.if.end21_crit_edge ], [ 16384, %lor.lhs.false13.if.end21_crit_edge ], [ 16384, %land.lhs.true.if.end21_crit_edge ], [ 16384, %if.end.if.end21_crit_edge ]
  %shl = shl i32 %call, 12
  %shl23 = shl i32 %3, 12
  %conv.i = zext i32 %shl to i64
  %shl.i = shl nuw nsw i64 %conv.i, 13
  call void @__sanitizer_cov_trace_const_cmp4(i32 524288, i32 %shl)
  %cmp169.i = icmp ult i32 %shl, 524288
  br i1 %cmp169.i, label %if.then173.i, label %if.else179.i, !prof !680

if.then173.i:                                     ; preds = %if.end21
  call void @__sanitizer_cov_trace_pc() #16
  %conv174.i = trunc i64 %shl.i to i32
  %div177.i = udiv i32 %conv174.i, %shl23
  %conv178.i = zext i32 %div177.i to i64
  br label %dfixed_div.exit

if.else179.i:                                     ; preds = %if.end21
  call void @__sanitizer_cov_trace_pc() #16
  %12 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %shl23, i64 %shl.i) #17, !srcloc !681
  %asmresult1.i.i = extractvalue { i64, i64 } %12, 1
  br label %dfixed_div.exit

dfixed_div.exit:                                  ; preds = %if.else179.i, %if.then173.i
  %tmp.0.i = phi i64 [ %conv178.i, %if.then173.i ], [ %asmresult1.i.i, %if.else179.i ]
  %add185.i = add i64 %tmp.0.i, 1
  %conv27 = zext i32 %1 to i64
  %mul28 = mul nuw nsw i64 %conv27, 12288
  %13 = tail call i64 asm "umull\09${0:Q}, ${0:R}, ${1:Q}, ${2:Q}\0A\09mov\09${0:Q}, #0", "=&r,r,r,~{cc}"(i64 3759845925851628355, i64 %mul28) #17, !srcloc !688
  %14 = tail call { i64, i32 } asm "umlal\09${0:R}, ${0:Q}, ${2:R}, ${3:Q}\0A\09umlal\09${0:R}, $1, ${2:Q}, ${3:R}\0A\09mov\09${0:R}, #0\0A\09adds\09${0:Q}, $1, ${0:Q}\0A\09adc\09${0:R}, ${0:R}, #0\0A\09umlal\09${0:Q}, ${0:R}, ${2:R}, ${3:R}", "=&r,=&{r12},r,r,0,1,~{cc}"(i64 3759845925851628355, i64 %mul28, i64 %13, i32 0) #17, !srcloc !689
  %asmresult10.i.i.i = extractvalue { i64, i32 } %14, 0
  %div158.i.i246 = lshr i64 %asmresult10.i.i.i, 9
  %conv31 = trunc i64 %div158.i.i246 to i32
  %sum.shift = lshr i64 %add185.i, 13
  %shr247 = trunc i64 %sum.shift to i32
  %shr = and i32 %shr247, 1048575
  %15 = tail call i32 @llvm.umin.i32(i32 %shr, i32 %conv31)
  %bytes_per_pixel = getelementptr inbounds %struct.dce6_wm_params, ptr %wm, i32 0, i32 10
  %16 = ptrtoint ptr %bytes_per_pixel to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %bytes_per_pixel, align 4
  %mul36 = mul i32 %17, %1
  %div37 = udiv i32 %mul36, 1000
  %18 = tail call i32 @llvm.umin.i32(i32 %15, i32 %div37)
  %src_width = getelementptr inbounds %struct.dce6_wm_params, ptr %wm, i32 0, i32 4
  %19 = ptrtoint ptr %src_width to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %src_width, align 4
  %mul47 = mul i32 %max_src_lines_per_dst_line.0, %17
  %shl48 = mul i32 %mul47, %20
  %shl49 = shl nuw i32 %18, 12
  %.fca.0.insert = insertvalue [1 x i32] poison, i32 %shl49, 0
  %call52 = tail call fastcc i32 @dfixed_div([1 x i32] %.fca.0.insert, [1 x i32] [i32 4096000])
  %conv.i125 = zext i32 %shl48 to i64
  %shl.i126 = shl nuw nsw i64 %conv.i125, 13
  call void @__sanitizer_cov_trace_const_cmp4(i32 524288, i32 %shl48)
  %cmp169.i233 = icmp ult i32 %shl48, 524288
  br i1 %cmp169.i233, label %if.then173.i238, label %if.else179.i240, !prof !680

if.then173.i238:                                  ; preds = %dfixed_div.exit
  call void @__sanitizer_cov_trace_pc() #16
  %conv174.i235 = trunc i64 %shl.i126 to i32
  %div177.i236 = udiv i32 %conv174.i235, %call52
  %conv178.i237 = zext i32 %div177.i236 to i64
  br label %dfixed_div.exit245

if.else179.i240:                                  ; preds = %dfixed_div.exit
  call void @__sanitizer_cov_trace_pc() #16
  %21 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %call52, i64 %shl.i126) #17, !srcloc !681
  %asmresult1.i.i239 = extractvalue { i64, i64 } %21, 1
  br label %dfixed_div.exit245

dfixed_div.exit245:                               ; preds = %if.else179.i240, %if.then173.i238
  %tmp.0.i241 = phi i64 [ %conv178.i237, %if.then173.i238 ], [ %asmresult1.i.i239, %if.else179.i240 ]
  %add185.i242 = add i64 %tmp.0.i241, 1
  %sum.shift248 = lshr i64 %add185.i242, 13
  %shr56249 = trunc i64 %sum.shift248 to i32
  %shr56 = and i32 %shr56249, 1048575
  %active_time = getelementptr inbounds %struct.dce6_wm_params, ptr %wm, i32 0, i32 5
  %22 = ptrtoint ptr %active_time to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %active_time, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %shr56, i32 %23)
  %cmp57 = icmp ult i32 %shr56, %23
  br i1 %cmp57, label %dfixed_div.exit245.cleanup_crit_edge, label %if.else60

dfixed_div.exit245.cleanup_crit_edge:             ; preds = %dfixed_div.exit245
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.else60:                                        ; preds = %dfixed_div.exit245
  call void @__sanitizer_cov_trace_pc() #16
  %sub = sub i32 %add7, %23
  %add62 = add i32 %sub, %shr56
  br label %cleanup

cleanup:                                          ; preds = %if.else60, %dfixed_div.exit245.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %add62, %if.else60 ], [ 0, %entry.cleanup_crit_edge ], [ %add7, %dfixed_div.exit245.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: argmemonly nofree nounwind null_pointer_is_valid readonly sanitize_address sspstrong uwtable(sync)
define internal fastcc zeroext i1 @dce6_average_bandwidth_vs_dram_bandwidth_for_display(ptr nocapture noundef readonly %wm) unnamed_addr #10 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %active_time.i = getelementptr inbounds %struct.dce6_wm_params, ptr %wm, i32 0, i32 5
  %0 = ptrtoint ptr %active_time.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %active_time.i, align 4
  %blank_time.i = getelementptr inbounds %struct.dce6_wm_params, ptr %wm, i32 0, i32 6
  %2 = ptrtoint ptr %blank_time.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %blank_time.i, align 4
  %add.i = add i32 %3, %1
  %shl.i = shl i32 %add.i, 12
  %.fca.0.insert21.i = insertvalue [1 x i32] poison, i32 %shl.i, 0
  %call.i = tail call fastcc i32 @dfixed_div([1 x i32] %.fca.0.insert21.i, [1 x i32] [i32 4096000]) #14
  %bytes_per_pixel.i = getelementptr inbounds %struct.dce6_wm_params, ptr %wm, i32 0, i32 10
  %4 = ptrtoint ptr %bytes_per_pixel.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %bytes_per_pixel.i, align 4
  %shl2.i = shl i32 %5, 12
  %src_width3.i = getelementptr inbounds %struct.dce6_wm_params, ptr %wm, i32 0, i32 4
  %6 = ptrtoint ptr %src_width3.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %src_width3.i, align 4
  %shl4.i = shl i32 %7, 12
  %conv.i = zext i32 %shl4.i to i64
  %conv5.i = zext i32 %shl2.i to i64
  %mul.i = mul nuw i64 %conv.i, %conv5.i
  %shr.i = lshr exact i64 %mul.i, 12
  %conv8.i = and i64 %shr.i, 4294963200
  %vsc.i = getelementptr inbounds %struct.dce6_wm_params, ptr %wm, i32 0, i32 8
  %8 = ptrtoint ptr %vsc.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %vsc.i, align 4
  %conv9.i = zext i32 %9 to i64
  %mul10.i = mul nuw i64 %conv8.i, %conv9.i
  %conv.i.i = shl i64 %mul10.i, 1
  %10 = and i64 %mul10.i, 17590038560768
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %10)
  %cmp169.i.i = icmp eq i64 %10, 0
  br i1 %cmp169.i.i, label %if.then173.i.i, label %if.else179.i.i, !prof !680

if.then173.i.i:                                   ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %conv174.i.i = trunc i64 %conv.i.i to i32
  %div177.i.i = udiv i32 %conv174.i.i, %call.i
  %conv178.i.i = zext i32 %div177.i.i to i64
  br label %dce6_average_bandwidth.exit

if.else179.i.i:                                   ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %shl.i.i = and i64 %conv.i.i, 35184372080640
  %11 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %call.i, i64 %shl.i.i) #17, !srcloc !681
  %asmresult1.i.i.i = extractvalue { i64, i64 } %11, 1
  br label %dce6_average_bandwidth.exit

dce6_average_bandwidth.exit:                      ; preds = %if.else179.i.i, %if.then173.i.i
  %tmp.0.i.i = phi i64 [ %conv178.i.i, %if.then173.i.i ], [ %asmresult1.i.i.i, %if.else179.i.i ]
  %add185.i.i = add i64 %tmp.0.i.i, 1
  %sum.shift.i = lshr i64 %add185.i.i, 13
  %shr1730.i = trunc i64 %sum.shift.i to i32
  %shr17.i = and i32 %shr1730.i, 1048575
  %yclk1.i = getelementptr inbounds %struct.dce6_wm_params, ptr %wm, i32 0, i32 1
  %12 = ptrtoint ptr %yclk1.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %yclk1.i, align 4
  %shl.i4 = shl i32 %13, 12
  %.fca.0.insert23.i = insertvalue [1 x i32] poison, i32 %shl.i4, 0
  %call.i5 = tail call fastcc i32 @dfixed_div([1 x i32] %.fca.0.insert23.i, [1 x i32] [i32 4096000]) #14
  %14 = ptrtoint ptr %wm to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %wm, align 4
  %mul.i6 = shl i32 %15, 14
  %16 = tail call i64 asm "umlal\09${0:Q}, ${0:R}, ${1:Q}, ${2:Q}\0A\09mov\09${0:Q}, #0", "=&r,r,r,0,~{cc}"(i64 3689348814741910323, i64 12288, i64 3689348814741910323) #17, !srcloc !690
  %17 = tail call i64 asm "umlal\09${0:R}, ${0:Q}, ${1:R}, ${2:Q}\0A\09umlal\09${0:R}, ${0:Q}, ${1:Q}, ${2:R}\0A\09mov\09${0:R}, #0\0A\09umlal\09${0:Q}, ${0:R}, ${1:R}, ${2:R}", "=&r,r,r,0,~{cc}"(i64 3689348814741910323, i64 12288, i64 %16) #17, !srcloc !691
  %add185.i.i7 = add i64 %17, 1
  %div186268.i.i = lshr i64 %add185.i.i7, 1
  %conv.i8 = zext i32 %mul.i6 to i64
  %conv8.i9 = zext i32 %call.i5 to i64
  %mul9.i = mul nuw i64 %conv.i8, %conv8.i9
  %shr.i10 = lshr exact i64 %mul9.i, 12
  %conv11.i = and i64 %shr.i10, 4294967292
  %conv12.i = and i64 %div186268.i.i, 4294967295
  %mul13.i = mul nuw i64 %conv11.i, %conv12.i
  %add14.i = add nuw i64 %mul13.i, 2048
  %sum.shift.i11 = lshr i64 %add14.i, 24
  %shr1728.i = trunc i64 %sum.shift.i11 to i32
  %shr17.i12 = and i32 %shr1728.i, 1048575
  %num_heads = getelementptr inbounds %struct.dce6_wm_params, ptr %wm, i32 0, i32 9
  %18 = ptrtoint ptr %num_heads to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %num_heads, align 4
  %div = udiv i32 %shr17.i12, %19
  call void @__sanitizer_cov_trace_cmp4(i32 %shr17.i, i32 %div)
  %cmp.not = icmp ule i32 %shr17.i, %div
  ret i1 %cmp.not
}

; Function Attrs: inlinehint nofree nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @dfixed_div([1 x i32] %A.coerce, [1 x i32] %B.coerce) unnamed_addr #11 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  %A.coerce.fca.0.extract = extractvalue [1 x i32] %A.coerce, 0
  %B.coerce.fca.0.extract = extractvalue [1 x i32] %B.coerce, 0
  %conv = zext i32 %A.coerce.fca.0.extract to i64
  %shl = shl nuw nsw i64 %conv, 13
  call void @__sanitizer_cov_trace_const_cmp4(i32 524288, i32 %A.coerce.fca.0.extract)
  %cmp169 = icmp ult i32 %A.coerce.fca.0.extract, 524288
  br i1 %cmp169, label %if.then173, label %if.else179, !prof !680

if.then173:                                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %conv174 = trunc i64 %shl to i32
  %div177 = udiv i32 %conv174, %B.coerce.fca.0.extract
  %conv178 = zext i32 %div177 to i64
  br label %if.end183

if.else179:                                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %0 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %B.coerce.fca.0.extract, i64 %shl) #17, !srcloc !681
  %asmresult1.i = extractvalue { i64, i64 } %0, 1
  br label %if.end183

if.end183:                                        ; preds = %if.else179, %if.then173
  %tmp.0 = phi i64 [ %conv178, %if.then173 ], [ %asmresult1.i, %if.else179 ]
  %add185 = add i64 %tmp.0, 1
  %div186268 = lshr i64 %add185, 1
  %conv188 = trunc i64 %div186268 to i32
  ret i32 %conv188
}

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.ctlz.i32(i32, i1 immarg) #3

; Function Attrs: argmemonly nofree nounwind null_pointer_is_valid readonly sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @dce6_available_bandwidth(ptr nocapture noundef readonly %wm) unnamed_addr #10 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %yclk1.i = getelementptr inbounds %struct.dce6_wm_params, ptr %wm, i32 0, i32 1
  %0 = ptrtoint ptr %yclk1.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %yclk1.i, align 4
  %shl.i = shl i32 %1, 12
  %.fca.0.insert23.i = insertvalue [1 x i32] poison, i32 %shl.i, 0
  %call.i = tail call fastcc i32 @dfixed_div([1 x i32] %.fca.0.insert23.i, [1 x i32] [i32 4096000]) #14
  %2 = ptrtoint ptr %wm to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %wm, align 4
  %mul.i = shl i32 %3, 14
  %4 = tail call i64 asm "umlal\09${0:Q}, ${0:R}, ${1:Q}, ${2:Q}\0A\09mov\09${0:Q}, #0", "=&r,r,r,0,~{cc}"(i64 3689348814741910323, i64 28672, i64 3689348814741910323) #17, !srcloc !690
  %5 = tail call i64 asm "umlal\09${0:R}, ${0:Q}, ${1:R}, ${2:Q}\0A\09umlal\09${0:R}, ${0:Q}, ${1:Q}, ${2:R}\0A\09mov\09${0:R}, #0\0A\09umlal\09${0:Q}, ${0:R}, ${1:R}, ${2:R}", "=&r,r,r,0,~{cc}"(i64 3689348814741910323, i64 28672, i64 %4) #17, !srcloc !691
  %add185.i.i = add i64 %5, 1
  %div186268.i.i = lshr i64 %add185.i.i, 1
  %conv.i = zext i32 %mul.i to i64
  %conv8.i = zext i32 %call.i to i64
  %mul9.i = mul nuw i64 %conv.i, %conv8.i
  %shr.i = lshr exact i64 %mul9.i, 12
  %conv11.i = and i64 %shr.i, 4294967292
  %conv12.i = and i64 %div186268.i.i, 4294967295
  %mul13.i = mul nuw i64 %conv11.i, %conv12.i
  %add14.i = add nuw i64 %mul13.i, 2048
  %sum.shift.i = lshr i64 %add14.i, 24
  %shr1728.i = trunc i64 %sum.shift.i to i32
  %shr17.i = and i32 %shr1728.i, 1048575
  %sclk1.i = getelementptr inbounds %struct.dce6_wm_params, ptr %wm, i32 0, i32 2
  %6 = ptrtoint ptr %sclk1.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %sclk1.i, align 4
  %shl.i15 = shl i32 %7, 12
  %.fca.0.insert21.i = insertvalue [1 x i32] poison, i32 %shl.i15, 0
  %call.i16 = tail call fastcc i32 @dfixed_div([1 x i32] %.fca.0.insert21.i, [1 x i32] [i32 4096000]) #14
  %8 = tail call i64 asm "umlal\09${0:Q}, ${0:R}, ${1:Q}, ${2:Q}\0A\09mov\09${0:Q}, #0", "=&r,r,r,0,~{cc}"(i64 3689348814741910323, i64 32768, i64 3689348814741910323) #17, !srcloc !690
  %9 = tail call i64 asm "umlal\09${0:R}, ${0:Q}, ${1:R}, ${2:Q}\0A\09umlal\09${0:R}, ${0:Q}, ${1:Q}, ${2:R}\0A\09mov\09${0:R}, #0\0A\09umlal\09${0:Q}, ${0:R}, ${1:R}, ${2:R}", "=&r,r,r,0,~{cc}"(i64 3689348814741910323, i64 32768, i64 %8) #17, !srcloc !691
  %add185.i.i17 = add i64 %9, 1
  %div186268.i.i18 = lshr i64 %add185.i.i17, 1
  %mul.i19 = shl i32 %call.i16, 5
  %conv8.i20 = zext i32 %mul.i19 to i64
  %conv9.i = and i64 %div186268.i.i18, 4294967295
  %mul10.i = mul nuw i64 %conv9.i, %conv8.i20
  %add11.i = add nuw i64 %mul10.i, 2048
  %sum.shift.i21 = lshr i64 %add11.i, 24
  %shr1425.i = trunc i64 %sum.shift.i21 to i32
  %shr14.i = and i32 %shr1425.i, 1048575
  %disp_clk1.i = getelementptr inbounds %struct.dce6_wm_params, ptr %wm, i32 0, i32 3
  %10 = ptrtoint ptr %disp_clk1.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %disp_clk1.i, align 4
  %shl.i22 = shl i32 %11, 12
  %.fca.0.insert49.i = insertvalue [1 x i32] poison, i32 %shl.i22, 0
  %call.i23 = tail call fastcc i32 @dfixed_div([1 x i32] %.fca.0.insert49.i, [1 x i32] [i32 4096000]) #14
  %12 = lshr i32 %call.i23, 8
  %shr23.i = and i32 %12, 1048575
  %13 = lshr i32 %call.i16, 7
  %shr24.i = and i32 %13, 1048575
  %14 = tail call i32 @llvm.umin.i32(i32 %shr23.i, i32 %shr24.i) #14
  %shl26.i = shl nuw i32 %14, 12
  %conv27.i = zext i32 %shl26.i to i64
  %mul29.i = mul nuw i64 %conv9.i, %conv27.i
  %sum.shift.i26 = lshr i64 %mul29.i, 24
  %shr3356.i = trunc i64 %sum.shift.i26 to i32
  %shr33.i = and i32 %shr3356.i, 1048575
  %15 = tail call i32 @llvm.umin.i32(i32 %shr14.i, i32 %shr33.i)
  %16 = tail call i32 @llvm.umin.i32(i32 %shr17.i, i32 %15)
  ret i32 %16
}

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_info(ptr noundef, ptr noundef, ...) local_unnamed_addr #4

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @si_rlc_stop(ptr noundef %rdev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %rmmio.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %0 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i = getelementptr i8, ptr %1, i32 49920
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i, i32 0) #14, !srcloc !678
  tail call fastcc void @si_enable_gui_idle_interrupt(ptr noundef %rdev, i1 noundef zeroext false)
  %usec_timeout.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 8
  %2 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %usec_timeout.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp23.i = icmp sgt i32 %3, 0
  br i1 %cmp23.i, label %entry.for.body.i_crit_edge, label %entry.si_wait_for_rlc_serdes.exit_crit_edge

entry.si_wait_for_rlc_serdes.exit_crit_edge:      ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_wait_for_rlc_serdes.exit

entry.for.body.i_crit_edge:                       ; preds = %entry
  br label %for.body.i

for.body.i:                                       ; preds = %if.end.i.for.body.i_crit_edge, %entry.for.body.i_crit_edge
  %i.024.i = phi i32 [ %inc.i, %if.end.i.for.body.i_crit_edge ], [ 0, %entry.for.body.i_crit_edge ]
  %4 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %5, i32 50276
  %6 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %6)
  %cmp1.i = icmp eq i32 %6, 0
  br i1 %cmp1.i, label %for.endthread-pre-split.i, label %if.end.i

if.end.i:                                         ; preds = %for.body.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %7 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %7(i32 noundef 214748) #14
  %inc.i = add nuw nsw i32 %i.024.i, 1
  %8 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %usec_timeout.i, align 4
  %cmp.i3 = icmp slt i32 %inc.i, %9
  br i1 %cmp.i3, label %if.end.i.for.body.i_crit_edge, label %if.end.i.for.end.i_crit_edge

if.end.i.for.end.i_crit_edge:                     ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end.i

if.end.i.for.body.i_crit_edge:                    ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i

for.endthread-pre-split.i:                        ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #16
  %10 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %.pr.i = load i32, ptr %usec_timeout.i, align 4
  br label %for.end.i

for.end.i:                                        ; preds = %for.endthread-pre-split.i, %if.end.i.for.end.i_crit_edge
  %11 = phi i32 [ %.pr.i, %for.endthread-pre-split.i ], [ %9, %if.end.i.for.end.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %11)
  %cmp425.i = icmp sgt i32 %11, 0
  br i1 %cmp425.i, label %for.end.i.for.body5.i_crit_edge, label %for.end.i.si_wait_for_rlc_serdes.exit_crit_edge

for.end.i.si_wait_for_rlc_serdes.exit_crit_edge:  ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_wait_for_rlc_serdes.exit

for.end.i.for.body5.i_crit_edge:                  ; preds = %for.end.i
  br label %for.body5.i

for.body5.i:                                      ; preds = %if.end9.i.for.body5.i_crit_edge, %for.end.i.for.body5.i_crit_edge
  %i.126.i = phi i32 [ %inc11.i, %if.end9.i.for.body5.i_crit_edge ], [ 0, %for.end.i.for.body5.i_crit_edge ]
  %12 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i22.i = getelementptr i8, ptr %13, i32 50280
  %14 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i22.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %14)
  %cmp7.i = icmp eq i32 %14, 0
  br i1 %cmp7.i, label %for.body5.i.si_wait_for_rlc_serdes.exit_crit_edge, label %if.end9.i

for.body5.i.si_wait_for_rlc_serdes.exit_crit_edge: ; preds = %for.body5.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_wait_for_rlc_serdes.exit

if.end9.i:                                        ; preds = %for.body5.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %15 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %15(i32 noundef 214748) #14
  %inc11.i = add nuw nsw i32 %i.126.i, 1
  %16 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %usec_timeout.i, align 4
  %cmp4.i = icmp slt i32 %inc11.i, %17
  br i1 %cmp4.i, label %if.end9.i.for.body5.i_crit_edge, label %if.end9.i.si_wait_for_rlc_serdes.exit_crit_edge

if.end9.i.si_wait_for_rlc_serdes.exit_crit_edge:  ; preds = %if.end9.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_wait_for_rlc_serdes.exit

if.end9.i.for.body5.i_crit_edge:                  ; preds = %if.end9.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body5.i

si_wait_for_rlc_serdes.exit:                      ; preds = %if.end9.i.si_wait_for_rlc_serdes.exit_crit_edge, %for.body5.i.si_wait_for_rlc_serdes.exit_crit_edge, %for.end.i.si_wait_for_rlc_serdes.exit_crit_edge, %entry.si_wait_for_rlc_serdes.exit_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @evergreen_mc_stop(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @evergreen_mc_wait_for_idle(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @pci_clear_master(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_pci_config_reset(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @si_enable_gui_idle_interrupt(ptr noundef %rdev, i1 noundef zeroext %enable) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %rmmio.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %0 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i = getelementptr i8, ptr %1, i32 49576
  %2 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %3 = and i32 %2, -6145
  %4 = tail call i32 @llvm.bswap.i32(i32 %3)
  %masksel = select i1 %enable, i32 1572864, i32 0
  %tmp.0 = or i32 %4, %masksel
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %5 = tail call i32 @llvm.bswap.i32(i32 %tmp.0) #14
  %6 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i21 = getelementptr i8, ptr %7, i32 49576
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i21, i32 %5) #14, !srcloc !678
  br i1 %enable, label %entry.if.end9_crit_edge, label %if.then2

entry.if.end9_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end9

if.then2:                                         ; preds = %entry
  %rmmio_size.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 18
  %8 = ptrtoint ptr %rmmio_size.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %rmmio_size.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 163900, i32 %9)
  %cmp.i23 = icmp ugt i32 %9, 163900
  br i1 %cmp.i23, label %if.then.i, label %if.else.i

if.then.i:                                        ; preds = %if.then2
  call void @__sanitizer_cov_trace_pc() #16
  %10 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i25 = getelementptr i8, ptr %11, i32 163900
  %12 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i25) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  br label %r100_mm_rreg.exit

if.else.i:                                        ; preds = %if.then2
  call void @__sanitizer_cov_trace_pc() #16
  %call3.i = tail call i32 @r100_mm_rreg_slow(ptr noundef %rdev, i32 noundef 163900) #14
  br label %r100_mm_rreg.exit

r100_mm_rreg.exit:                                ; preds = %if.else.i, %if.then.i
  %usec_timeout = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 8
  %13 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %usec_timeout, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %14)
  %cmp32 = icmp sgt i32 %14, 0
  br i1 %cmp32, label %r100_mm_rreg.exit.for.body_crit_edge, label %r100_mm_rreg.exit.if.end9_crit_edge

r100_mm_rreg.exit.if.end9_crit_edge:              ; preds = %r100_mm_rreg.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end9

r100_mm_rreg.exit.for.body_crit_edge:             ; preds = %r100_mm_rreg.exit
  br label %for.body

for.body:                                         ; preds = %if.end8.for.body_crit_edge, %r100_mm_rreg.exit.for.body_crit_edge
  %i.033 = phi i32 [ %inc, %if.end8.for.body_crit_edge ], [ 0, %r100_mm_rreg.exit.for.body_crit_edge ]
  %15 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i29 = getelementptr i8, ptr %16, i32 49996
  %17 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i29) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %18 = and i32 %17, 251658240
  call void @__sanitizer_cov_trace_const_cmp4(i32 100663296, i32 %18)
  %cmp6 = icmp eq i32 %18, 100663296
  br i1 %cmp6, label %for.body.if.end9_crit_edge, label %if.end8

for.body.if.end9_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end9

if.end8:                                          ; preds = %for.body
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %19 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %19(i32 noundef 214748) #14
  %inc = add nuw nsw i32 %i.033, 1
  %20 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %usec_timeout, align 4
  %cmp = icmp slt i32 %inc, %21
  br i1 %cmp, label %if.end8.for.body_crit_edge, label %if.end8.if.end9_crit_edge

if.end8.if.end9_crit_edge:                        ; preds = %if.end8
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end9

if.end8.for.body_crit_edge:                       ; preds = %if.end8
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body

if.end9:                                          ; preds = %if.end8.if.end9_crit_edge, %for.body.if.end9_crit_edge, %r100_mm_rreg.exit.if.end9_crit_edge, %entry.if.end9_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @evergreen_print_gpu_status_regs(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @evergreen_mc_resume(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc zeroext i1 @si_vm_reg_valid(i32 noundef %reg) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 163839, i32 %reg)
  %cmp = icmp ugt i32 %reg, 163839
  %0 = and i32 %reg, -4096
  call void @__sanitizer_cov_trace_const_cmp4(i32 45056, i32 %0)
  %1 = icmp eq i32 %0, 45056
  %or.cond = or i1 %cmp, %1
  br i1 %or.cond, label %entry.return_crit_edge, label %if.end4

entry.return_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4:                                          ; preds = %entry
  %2 = zext i32 %reg to i64
  call void @__sanitizer_cov_trace_switch(i64 %2, ptr @__sancov_gen_cov_switch_values.297)
  switch i32 %reg, label %sw.default [
    i32 32812, label %if.end4.return_crit_edge
    i32 34044, label %if.end4.return_crit_edge10
    i32 34992, label %if.end4.return_crit_edge11
    i32 35012, label %if.end4.return_crit_edge12
    i32 35016, label %if.end4.return_crit_edge13
    i32 35020, label %if.end4.return_crit_edge14
    i32 35028, label %if.end4.return_crit_edge15
    i32 35160, label %if.end4.return_crit_edge16
    i32 35164, label %if.end4.return_crit_edge17
    i32 35184, label %if.end4.return_crit_edge18
    i32 35188, label %if.end4.return_crit_edge19
    i32 35208, label %if.end4.return_crit_edge20
    i32 35248, label %if.end4.return_crit_edge21
    i32 35256, label %if.end4.return_crit_edge22
    i32 35348, label %if.end4.return_crit_edge23
    i32 35424, label %if.end4.return_crit_edge24
    i32 35600, label %if.end4.return_crit_edge25
    i32 35824, label %if.end4.return_crit_edge26
    i32 35848, label %if.end4.return_crit_edge27
    i32 37088, label %if.end4.return_crit_edge28
    i32 37092, label %if.end4.return_crit_edge29
    i32 37096, label %if.end4.return_crit_edge30
    i32 37100, label %if.end4.return_crit_edge31
    i32 37120, label %if.end4.return_crit_edge32
    i32 37180, label %if.end4.return_crit_edge33
    i32 38152, label %if.end4.return_crit_edge34
    i32 38156, label %if.end4.return_crit_edge35
  ]

if.end4.return_crit_edge35:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge34:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge33:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge32:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge31:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge30:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge29:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge28:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge27:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge26:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge25:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge24:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge23:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge22:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge21:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge20:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge19:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge18:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge17:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge16:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge15:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge14:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge13:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge12:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge11:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge10:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

if.end4.return_crit_edge:                         ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  br label %return

sw.default:                                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.95, i32 noundef %reg) #14
  br label %return

return:                                           ; preds = %sw.default, %if.end4.return_crit_edge, %if.end4.return_crit_edge10, %if.end4.return_crit_edge11, %if.end4.return_crit_edge12, %if.end4.return_crit_edge13, %if.end4.return_crit_edge14, %if.end4.return_crit_edge15, %if.end4.return_crit_edge16, %if.end4.return_crit_edge17, %if.end4.return_crit_edge18, %if.end4.return_crit_edge19, %if.end4.return_crit_edge20, %if.end4.return_crit_edge21, %if.end4.return_crit_edge22, %if.end4.return_crit_edge23, %if.end4.return_crit_edge24, %if.end4.return_crit_edge25, %if.end4.return_crit_edge26, %if.end4.return_crit_edge27, %if.end4.return_crit_edge28, %if.end4.return_crit_edge29, %if.end4.return_crit_edge30, %if.end4.return_crit_edge31, %if.end4.return_crit_edge32, %if.end4.return_crit_edge33, %if.end4.return_crit_edge34, %if.end4.return_crit_edge35, %entry.return_crit_edge
  %retval.0 = phi i1 [ false, %sw.default ], [ true, %entry.return_crit_edge ], [ true, %if.end4.return_crit_edge ], [ true, %if.end4.return_crit_edge10 ], [ true, %if.end4.return_crit_edge11 ], [ true, %if.end4.return_crit_edge12 ], [ true, %if.end4.return_crit_edge13 ], [ true, %if.end4.return_crit_edge14 ], [ true, %if.end4.return_crit_edge15 ], [ true, %if.end4.return_crit_edge16 ], [ true, %if.end4.return_crit_edge17 ], [ true, %if.end4.return_crit_edge18 ], [ true, %if.end4.return_crit_edge19 ], [ true, %if.end4.return_crit_edge20 ], [ true, %if.end4.return_crit_edge21 ], [ true, %if.end4.return_crit_edge22 ], [ true, %if.end4.return_crit_edge23 ], [ true, %if.end4.return_crit_edge24 ], [ true, %if.end4.return_crit_edge25 ], [ true, %if.end4.return_crit_edge26 ], [ true, %if.end4.return_crit_edge27 ], [ true, %if.end4.return_crit_edge28 ], [ true, %if.end4.return_crit_edge29 ], [ true, %if.end4.return_crit_edge30 ], [ true, %if.end4.return_crit_edge31 ], [ true, %if.end4.return_crit_edge32 ], [ true, %if.end4.return_crit_edge33 ], [ true, %if.end4.return_crit_edge34 ], [ true, %if.end4.return_crit_edge35 ]
  ret i1 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @si_vm_packet3_cp_dma_check(ptr nocapture noundef readonly %ib, i32 noundef %idx) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %add = add i32 %idx, 4
  %arrayidx = getelementptr i32, ptr %ib, i32 %add
  %0 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %arrayidx, align 4
  %add1 = add i32 %idx, 1
  %arrayidx2 = getelementptr i32, ptr %ib, i32 %add1
  %2 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %arrayidx2, align 4
  %arrayidx3 = getelementptr i32, ptr %ib, i32 %idx
  %4 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %arrayidx3, align 4
  %and = and i32 %1, 67108864
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp ne i32 %and, 0
  %6 = and i32 %3, 1610612736
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %6)
  %cmp = icmp eq i32 %6, 0
  %or.cond = select i1 %tobool.not, i1 %cmp, i1 false
  br i1 %or.cond, label %if.then5, label %entry.if.end18_crit_edge

entry.if.end18_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end18

if.then5:                                         ; preds = %entry
  %and6 = and i32 %1, 268435456
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6)
  %tobool7.not = icmp eq i32 %and6, 0
  br i1 %tobool7.not, label %for.cond.preheader, label %if.then8

for.cond.preheader:                               ; preds = %if.then5
  %and10 = and i32 %1, 2097151
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and10)
  %cmp1179.not = icmp eq i32 %and10, 0
  br i1 %cmp1179.not, label %for.cond.preheader.if.end18_crit_edge, label %for.cond.preheader.for.body_crit_edge

for.cond.preheader.for.body_crit_edge:            ; preds = %for.cond.preheader
  br label %for.body

for.cond.preheader.if.end18_crit_edge:            ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end18

if.then8:                                         ; preds = %if.then5
  %shl = shl i32 %5, 2
  %call = tail call fastcc zeroext i1 @si_vm_reg_valid(i32 noundef %shl)
  br i1 %call, label %if.then8.if.end18_crit_edge, label %if.then8.cleanup.sink.split_crit_edge

if.then8.cleanup.sink.split_crit_edge:            ; preds = %if.then8
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then8.if.end18_crit_edge:                      ; preds = %if.then8
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end18

for.cond:                                         ; preds = %for.body
  %inc = add nuw nsw i32 %i.080, 1
  %exitcond.not = icmp eq i32 %inc, %and10
  br i1 %exitcond.not, label %for.cond.if.end18_crit_edge, label %for.cond.for.body_crit_edge

for.cond.for.body_crit_edge:                      ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body

for.cond.if.end18_crit_edge:                      ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end18

for.body:                                         ; preds = %for.cond.for.body_crit_edge, %for.cond.preheader.for.body_crit_edge
  %i.080 = phi i32 [ %inc, %for.cond.for.body_crit_edge ], [ 0, %for.cond.preheader.for.body_crit_edge ]
  %7 = add i32 %i.080, %5
  %add12 = shl i32 %7, 2
  %call13 = tail call fastcc zeroext i1 @si_vm_reg_valid(i32 noundef %add12)
  br i1 %call13, label %for.cond, label %for.body.cleanup.sink.split_crit_edge

for.body.cleanup.sink.split_crit_edge:            ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.end18:                                         ; preds = %for.cond.if.end18_crit_edge, %if.then8.if.end18_crit_edge, %for.cond.preheader.if.end18_crit_edge, %entry.if.end18_crit_edge
  %and19 = and i32 %1, 134217728
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and19)
  %tobool20.not = icmp ne i32 %and19, 0
  %8 = and i32 %3, 3145728
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %8)
  %cmp24 = icmp eq i32 %8, 0
  %or.cond78 = select i1 %tobool20.not, i1 %cmp24, i1 false
  br i1 %or.cond78, label %if.then25, label %if.end18.cleanup_crit_edge

if.end18.cleanup_crit_edge:                       ; preds = %if.end18
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then25:                                        ; preds = %if.end18
  %add26 = add i32 %idx, 2
  %arrayidx27 = getelementptr i32, ptr %ib, i32 %add26
  %9 = ptrtoint ptr %arrayidx27 to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx27, align 4
  %and28 = and i32 %1, 536870912
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and28)
  %tobool29.not = icmp eq i32 %and28, 0
  br i1 %tobool29.not, label %for.cond35.preheader, label %if.then30

for.cond35.preheader:                             ; preds = %if.then25
  %and36 = and i32 %1, 2097151
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and36)
  %cmp3781.not = icmp eq i32 %and36, 0
  br i1 %cmp3781.not, label %for.cond35.preheader.cleanup_crit_edge, label %for.cond35.preheader.for.body38_crit_edge

for.cond35.preheader.for.body38_crit_edge:        ; preds = %for.cond35.preheader
  br label %for.body38

for.cond35.preheader.cleanup_crit_edge:           ; preds = %for.cond35.preheader
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then30:                                        ; preds = %if.then25
  %call31 = tail call fastcc zeroext i1 @si_vm_reg_valid(i32 noundef %10)
  br i1 %call31, label %if.then30.cleanup_crit_edge, label %if.then30.cleanup.sink.split_crit_edge

if.then30.cleanup.sink.split_crit_edge:           ; preds = %if.then30
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

if.then30.cleanup_crit_edge:                      ; preds = %if.then30
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.cond35:                                       ; preds = %for.body38
  %inc45 = add nuw nsw i32 %i.182, 1
  %exitcond83.not = icmp eq i32 %inc45, %and36
  br i1 %exitcond83.not, label %for.cond35.cleanup_crit_edge, label %for.cond35.for.body38_crit_edge

for.cond35.for.body38_crit_edge:                  ; preds = %for.cond35
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body38

for.cond35.cleanup_crit_edge:                     ; preds = %for.cond35
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

for.body38:                                       ; preds = %for.cond35.for.body38_crit_edge, %for.cond35.preheader.for.body38_crit_edge
  %i.182 = phi i32 [ %inc45, %for.cond35.for.body38_crit_edge ], [ 0, %for.cond35.preheader.for.body38_crit_edge ]
  %mul39 = shl i32 %i.182, 2
  %add40 = add i32 %mul39, %10
  %call41 = tail call fastcc zeroext i1 @si_vm_reg_valid(i32 noundef %add40)
  br i1 %call41, label %for.cond35, label %for.body38.cleanup.sink.split_crit_edge

for.body38.cleanup.sink.split_crit_edge:          ; preds = %for.body38
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split

cleanup.sink.split:                               ; preds = %for.body38.cleanup.sink.split_crit_edge, %if.then30.cleanup.sink.split_crit_edge, %for.body.cleanup.sink.split_crit_edge, %if.then8.cleanup.sink.split_crit_edge
  %.str.97.sink = phi ptr [ @.str.96, %if.then8.cleanup.sink.split_crit_edge ], [ @.str.97, %if.then30.cleanup.sink.split_crit_edge ], [ @.str.97, %for.body38.cleanup.sink.split_crit_edge ], [ @.str.96, %for.body.cleanup.sink.split_crit_edge ]
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull %.str.97.sink) #14
  br label %cleanup

cleanup:                                          ; preds = %cleanup.sink.split, %for.cond35.cleanup_crit_edge, %if.then30.cleanup_crit_edge, %for.cond35.preheader.cleanup_crit_edge, %if.end18.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.then30.cleanup_crit_edge ], [ 0, %if.end18.cleanup_crit_edge ], [ 0, %for.cond35.preheader.cleanup_crit_edge ], [ -22, %cleanup.sink.split ], [ 0, %for.cond35.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @r600_uvd_ctx_wreg(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @__kasan_check_read(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @__kasan_check_write(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: inaccessiblemem_or_argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.prefetch.p0(ptr nocapture readonly, i32 immarg, i32 immarg, i32) #12

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @queue_work_on(i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @queue_delayed_work_on(i32 noundef, ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_program_register_sequence(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @r600_vram_scratch_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @sumo_rlc_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @radeon_wb_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @radeon_fence_driver_start_ring(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @si_uvd_start(ptr noundef %rdev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %has_uvd = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 93
  %0 = ptrtoint ptr %has_uvd to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %has_uvd, align 4, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %tobool.not = icmp eq i8 %1, 0
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end:                                           ; preds = %entry
  %call = tail call i32 @uvd_v2_2_resume(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool1.not = icmp eq i32 %call, 0
  br i1 %tobool1.not, label %if.end3, label %do.end

do.end:                                           ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  %2 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %3, ptr noundef nonnull @.str.164, i32 noundef %call) #18
  br label %error

if.end3:                                          ; preds = %if.end
  %call4 = tail call i32 @radeon_fence_driver_start_ring(ptr noundef %rdev, i32 noundef 5) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %tobool5.not = icmp eq i32 %call4, 0
  br i1 %tobool5.not, label %if.end3.cleanup_crit_edge, label %do.end9

if.end3.cleanup_crit_edge:                        ; preds = %if.end3
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end9:                                          ; preds = %if.end3
  call void @__sanitizer_cov_trace_pc() #16
  %4 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %5, ptr noundef nonnull @.str.167, i32 noundef %call4) #18
  br label %error

error:                                            ; preds = %do.end9, %do.end
  %ring_size = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 5, i32 9
  %6 = ptrtoint ptr %ring_size to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 0, ptr %ring_size, align 4
  br label %cleanup

cleanup:                                          ; preds = %error, %if.end3.cleanup_crit_edge, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @si_vce_start(ptr noundef %rdev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %has_vce = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 94
  %0 = ptrtoint ptr %has_vce to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %has_vce, align 1, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %tobool.not = icmp eq i8 %1, 0
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end:                                           ; preds = %entry
  %call = tail call i32 @radeon_vce_resume(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool1.not = icmp eq i32 %call, 0
  br i1 %tobool1.not, label %if.end3, label %do.end

do.end:                                           ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  %2 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %3, ptr noundef nonnull @.str.169, i32 noundef %call) #18
  br label %error

if.end3:                                          ; preds = %if.end
  %call4 = tail call i32 @vce_v1_0_resume(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %tobool5.not = icmp eq i32 %call4, 0
  br i1 %tobool5.not, label %if.end11, label %do.end9

do.end9:                                          ; preds = %if.end3
  call void @__sanitizer_cov_trace_pc() #16
  %4 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %5, ptr noundef nonnull @.str.169, i32 noundef %call4) #18
  br label %error

if.end11:                                         ; preds = %if.end3
  %call12 = tail call i32 @radeon_fence_driver_start_ring(ptr noundef %rdev, i32 noundef 6) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call12)
  %tobool13.not = icmp eq i32 %call12, 0
  br i1 %tobool13.not, label %if.end19, label %do.end17

do.end17:                                         ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #16
  %6 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %7, ptr noundef nonnull @.str.174, i32 noundef %call12) #18
  br label %error

if.end19:                                         ; preds = %if.end11
  %call20 = tail call i32 @radeon_fence_driver_start_ring(ptr noundef %rdev, i32 noundef 7) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call20)
  %tobool21.not = icmp eq i32 %call20, 0
  br i1 %tobool21.not, label %if.end19.cleanup_crit_edge, label %do.end25

if.end19.cleanup_crit_edge:                       ; preds = %if.end19
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end25:                                         ; preds = %if.end19
  call void @__sanitizer_cov_trace_pc() #16
  %8 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %9, ptr noundef nonnull @.str.177, i32 noundef %call20) #18
  br label %error

error:                                            ; preds = %do.end25, %do.end17, %do.end9, %do.end
  %ring_size = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 6, i32 9
  %10 = ptrtoint ptr %ring_size to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 0, ptr %ring_size, align 4
  %ring_size30 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 7, i32 9
  %11 = ptrtoint ptr %ring_size30 to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 0, ptr %ring_size30, align 4
  br label %cleanup

cleanup:                                          ; preds = %error, %if.end19.cleanup_crit_edge, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @radeon_irq_kms_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @si_irq_init(ptr noundef %rdev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @r600_ih_ring_alloc(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end:                                           ; preds = %entry
  %rmmio.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %0 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %1, i32 15872
  %2 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %3 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i16.i = getelementptr i8, ptr %4, i32 15896
  %5 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i16.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %6 = and i32 %2, -16777217
  %7 = and i32 %5, -16777217
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %8 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i20.i = getelementptr i8, ptr %9, i32 15872
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i20.i, i32 %6) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %10 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i24.i = getelementptr i8, ptr %11, i32 15896
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i24.i, i32 %7) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %12 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i28.i = getelementptr i8, ptr %13, i32 15880
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i28.i, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %14 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i32.i = getelementptr i8, ptr %15, i32 15884
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i32.i, i32 0) #14, !srcloc !678
  %enabled.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 85, i32 7
  %16 = ptrtoint ptr %enabled.i to i32
  call void @__asan_store1_noabort(i32 %16)
  store i8 0, ptr %enabled.i, align 8
  %rptr.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 85, i32 2
  %17 = ptrtoint ptr %rptr.i to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 0, ptr %rptr.i, align 8
  %rlc_fw.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 73
  %18 = ptrtoint ptr %rlc_fw.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %rlc_fw.i, align 8
  %tobool.not.i = icmp eq ptr %19, null
  br i1 %tobool.not.i, label %if.then3, label %if.end.i

if.end.i:                                         ; preds = %if.end
  tail call fastcc void @si_rlc_stop(ptr noundef %rdev) #14
  %20 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i.i = getelementptr i8, ptr %21, i32 32800
  %22 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i.i) #14, !srcloc !674
  %23 = tail call i32 @llvm.bswap.i32(i32 %22) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %or.i.i = or i32 %23, 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %24 = tail call i32 @llvm.bswap.i32(i32 %or.i.i) #14
  %25 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i9.i.i = getelementptr i8, ptr %26, i32 32800
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i9.i.i, i32 %24) #14, !srcloc !678
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %27 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %27(i32 noundef 10737400) #14
  %and.i.i = and i32 %23, -5
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %28 = tail call i32 @llvm.bswap.i32(i32 %and.i.i) #14
  %29 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i13.i.i = getelementptr i8, ptr %30, i32 32800
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i13.i.i, i32 %28) #14, !srcloc !678
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %31 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %31(i32 noundef 10737400) #14
  %pg_flags.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 110
  %32 = ptrtoint ptr %pg_flags.i.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %pg_flags.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %33)
  %tobool.not.i.i = icmp eq i32 %33, 0
  br i1 %tobool.not.i.i, label %if.else12.i.i, label %if.then.i.i

if.then.i.i:                                      ; preds = %if.end.i
  %and.i53.i = and i32 %33, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i53.i)
  %tobool2.not.i.i = icmp eq i32 %and.i53.i, 0
  br i1 %tobool2.not.i.i, label %if.then.i.i.if.end.i.i_crit_edge, label %if.then3.i.i

if.then.i.i.if.end.i.i_crit_edge:                 ; preds = %if.then.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end.i.i

if.then3.i.i:                                     ; preds = %if.then.i.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %34 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i.i.i = getelementptr i8, ptr %35, i32 53468
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i.i.i, i32 2097152) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %36 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i7.i.i.i = getelementptr i8, ptr %37, i32 53464
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i7.i.i.i, i32 -15728624) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %38 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i11.i.i.i = getelementptr i8, ptr %39, i32 53468
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i11.i.i.i, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %40 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i11.1.i.i.i = getelementptr i8, ptr %41, i32 53468
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i11.1.i.i.i, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %42 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i11.2.i.i.i = getelementptr i8, ptr %43, i32 53468
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i11.2.i.i.i, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %44 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i11.3.i.i.i = getelementptr i8, ptr %45, i32 53468
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i11.3.i.i.i, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %46 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i11.4.i.i.i = getelementptr i8, ptr %47, i32 53468
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i11.4.i.i.i, i32 0) #14, !srcloc !678
  br label %if.end.i.i

if.end.i.i:                                       ; preds = %if.then3.i.i, %if.then.i.i.if.end.i.i_crit_edge
  %config.i.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5
  %48 = ptrtoint ptr %config.i.i.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %config.i.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %49)
  %cmp70.not.i.i.i = icmp eq i32 %49, 0
  br i1 %cmp70.not.i.i.i, label %if.end.i.i.si_init_ao_cu_mask.exit.i.i_crit_edge, label %for.cond1.preheader.lr.ph.i.i.i

if.end.i.i.si_init_ao_cu_mask.exit.i.i_crit_edge: ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_init_ao_cu_mask.exit.i.i

for.cond1.preheader.lr.ph.i.i.i:                  ; preds = %if.end.i.i
  %max_sh_per_se.i.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 3
  %max_cu_per_sh.i.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 2
  br label %for.cond1.preheader.i.i.i

for.cond1.preheader.i.i.i:                        ; preds = %for.inc20.i.i.i.for.cond1.preheader.i.i.i_crit_edge, %for.cond1.preheader.lr.ph.i.i.i
  %tmp.074.i.i.i = phi i32 [ 0, %for.cond1.preheader.lr.ph.i.i.i ], [ %tmp.1.lcssa.i.i.i, %for.inc20.i.i.i.for.cond1.preheader.i.i.i_crit_edge ]
  %active_cu_number.073.i.i.i = phi i32 [ 0, %for.cond1.preheader.lr.ph.i.i.i ], [ %active_cu_number.1.lcssa.i.i.i, %for.inc20.i.i.i.for.cond1.preheader.i.i.i_crit_edge ]
  %i.071.i.i.i = phi i32 [ 0, %for.cond1.preheader.lr.ph.i.i.i ], [ %inc21.i.i.i, %for.inc20.i.i.i.for.cond1.preheader.i.i.i_crit_edge ]
  %50 = ptrtoint ptr %max_sh_per_se.i.i.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %max_sh_per_se.i.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %51)
  %cmp364.not.i.i.i = icmp eq i32 %51, 0
  br i1 %cmp364.not.i.i.i, label %for.cond1.preheader.i.i.i.for.inc20.i.i.i_crit_edge, label %for.cond5.preheader.lr.ph.i.i.i

for.cond1.preheader.i.i.i.for.inc20.i.i.i_crit_edge: ; preds = %for.cond1.preheader.i.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc20.i.i.i

for.cond5.preheader.lr.ph.i.i.i:                  ; preds = %for.cond1.preheader.i.i.i
  %mul.i.i.i = shl i32 %i.071.i.i.i, 4
  br label %for.cond5.preheader.i.i.i

for.cond5.preheader.i.i.i:                        ; preds = %for.end.i.i.i.for.cond5.preheader.i.i.i_crit_edge, %for.cond5.preheader.lr.ph.i.i.i
  %tmp.167.i.i.i = phi i32 [ %tmp.074.i.i.i, %for.cond5.preheader.lr.ph.i.i.i ], [ %or16.i.i.i, %for.end.i.i.i.for.cond5.preheader.i.i.i_crit_edge ]
  %active_cu_number.166.i.i.i = phi i32 [ %active_cu_number.073.i.i.i, %for.cond5.preheader.lr.ph.i.i.i ], [ %add.i.i.i, %for.end.i.i.i.for.cond5.preheader.i.i.i_crit_edge ]
  %j.065.i.i.i = phi i32 [ 0, %for.cond5.preheader.lr.ph.i.i.i ], [ %inc18.i.i.i, %for.end.i.i.i.for.cond5.preheader.i.i.i_crit_edge ]
  %52 = ptrtoint ptr %max_cu_per_sh.i.i.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %max_cu_per_sh.i.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %53)
  %cmp758.not.i.i.i = icmp eq i32 %53, 0
  br i1 %cmp758.not.i.i.i, label %for.cond5.preheader.i.i.i.for.end.i.i.i_crit_edge, label %for.cond5.preheader.i.i.i.for.body8.i.i.i_crit_edge

for.cond5.preheader.i.i.i.for.body8.i.i.i_crit_edge: ; preds = %for.cond5.preheader.i.i.i
  br label %for.body8.i.i.i

for.cond5.preheader.i.i.i.for.end.i.i.i_crit_edge: ; preds = %for.cond5.preheader.i.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end.i.i.i

for.body8.i.i.i:                                  ; preds = %for.body8.i.i.i.for.body8.i.i.i_crit_edge, %for.cond5.preheader.i.i.i.for.body8.i.i.i_crit_edge
  %cu_bitmap.062.i.i.i = phi i32 [ %cu_bitmap.2.i.i.i, %for.body8.i.i.i.for.body8.i.i.i_crit_edge ], [ 0, %for.cond5.preheader.i.i.i.for.body8.i.i.i_crit_edge ]
  %counter.061.i.i.i = phi i32 [ %counter.1.i.i.i, %for.body8.i.i.i.for.body8.i.i.i_crit_edge ], [ 0, %for.cond5.preheader.i.i.i.for.body8.i.i.i_crit_edge ]
  %mask.060.i.i.i = phi i32 [ %shl.i.i.i, %for.body8.i.i.i.for.body8.i.i.i_crit_edge ], [ 1, %for.cond5.preheader.i.i.i.for.body8.i.i.i_crit_edge ]
  %k.059.i.i.i = phi i32 [ %inc12.i.i.i, %for.body8.i.i.i.for.body8.i.i.i_crit_edge ], [ 0, %for.cond5.preheader.i.i.i.for.body8.i.i.i_crit_edge ]
  %call.i.i.i = tail call fastcc i32 @si_get_cu_active_bitmap(ptr noundef %rdev, i32 noundef %i.071.i.i.i, i32 noundef %j.065.i.i.i) #14
  %and.i.i.i = and i32 %call.i.i.i, %mask.060.i.i.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i)
  %tobool.not.i.i.i = icmp eq i32 %and.i.i.i, 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %counter.061.i.i.i)
  %cmp9.i.i.i = icmp ult i32 %counter.061.i.i.i, 2
  %or.i.i.i = select i1 %cmp9.i.i.i, i32 %mask.060.i.i.i, i32 0
  %not.tobool.not.i.i.i = xor i1 %tobool.not.i.i.i, true
  %inc.i.i.i = zext i1 %not.tobool.not.i.i.i to i32
  %counter.1.i.i.i = add i32 %counter.061.i.i.i, %inc.i.i.i
  %spec.select.i.i.i = select i1 %tobool.not.i.i.i, i32 0, i32 %or.i.i.i
  %cu_bitmap.2.i.i.i = or i32 %spec.select.i.i.i, %cu_bitmap.062.i.i.i
  %shl.i.i.i = shl i32 %mask.060.i.i.i, 1
  %inc12.i.i.i = add nuw i32 %k.059.i.i.i, 1
  %54 = ptrtoint ptr %max_cu_per_sh.i.i.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %max_cu_per_sh.i.i.i, align 8
  %cmp7.i.i.i = icmp ult i32 %inc12.i.i.i, %55
  br i1 %cmp7.i.i.i, label %for.body8.i.i.i.for.body8.i.i.i_crit_edge, label %for.body8.i.i.i.for.end.i.i.i_crit_edge

for.body8.i.i.i.for.end.i.i.i_crit_edge:          ; preds = %for.body8.i.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end.i.i.i

for.body8.i.i.i.for.body8.i.i.i_crit_edge:        ; preds = %for.body8.i.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body8.i.i.i

for.end.i.i.i:                                    ; preds = %for.body8.i.i.i.for.end.i.i.i_crit_edge, %for.cond5.preheader.i.i.i.for.end.i.i.i_crit_edge
  %counter.0.lcssa.i.i.i = phi i32 [ 0, %for.cond5.preheader.i.i.i.for.end.i.i.i_crit_edge ], [ %counter.1.i.i.i, %for.body8.i.i.i.for.end.i.i.i_crit_edge ]
  %cu_bitmap.0.lcssa.i.i.i = phi i32 [ 0, %for.cond5.preheader.i.i.i.for.end.i.i.i_crit_edge ], [ %cu_bitmap.2.i.i.i, %for.body8.i.i.i.for.end.i.i.i_crit_edge ]
  %add.i.i.i = add i32 %counter.0.lcssa.i.i.i, %active_cu_number.166.i.i.i
  %mul13.i.i.i = shl i32 %j.065.i.i.i, 3
  %add14.i.i.i = add i32 %mul13.i.i.i, %mul.i.i.i
  %shl15.i.i.i = shl i32 %cu_bitmap.0.lcssa.i.i.i, %add14.i.i.i
  %or16.i.i.i = or i32 %shl15.i.i.i, %tmp.167.i.i.i
  %inc18.i.i.i = add nuw i32 %j.065.i.i.i, 1
  %56 = ptrtoint ptr %max_sh_per_se.i.i.i to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %max_sh_per_se.i.i.i, align 4
  %cmp3.i.i.i = icmp ult i32 %inc18.i.i.i, %57
  br i1 %cmp3.i.i.i, label %for.end.i.i.i.for.cond5.preheader.i.i.i_crit_edge, label %for.end.i.i.i.for.inc20.i.i.i_crit_edge

for.end.i.i.i.for.inc20.i.i.i_crit_edge:          ; preds = %for.end.i.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc20.i.i.i

for.end.i.i.i.for.cond5.preheader.i.i.i_crit_edge: ; preds = %for.end.i.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.cond5.preheader.i.i.i

for.inc20.i.i.i:                                  ; preds = %for.end.i.i.i.for.inc20.i.i.i_crit_edge, %for.cond1.preheader.i.i.i.for.inc20.i.i.i_crit_edge
  %active_cu_number.1.lcssa.i.i.i = phi i32 [ %active_cu_number.073.i.i.i, %for.cond1.preheader.i.i.i.for.inc20.i.i.i_crit_edge ], [ %add.i.i.i, %for.end.i.i.i.for.inc20.i.i.i_crit_edge ]
  %tmp.1.lcssa.i.i.i = phi i32 [ %tmp.074.i.i.i, %for.cond1.preheader.i.i.i.for.inc20.i.i.i_crit_edge ], [ %or16.i.i.i, %for.end.i.i.i.for.inc20.i.i.i_crit_edge ]
  %inc21.i.i.i = add nuw i32 %i.071.i.i.i, 1
  %58 = ptrtoint ptr %config.i.i.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %config.i.i.i, align 8
  %cmp.i.i.i = icmp ult i32 %inc21.i.i.i, %59
  br i1 %cmp.i.i.i, label %for.inc20.i.i.i.for.cond1.preheader.i.i.i_crit_edge, label %for.inc20.i.i.i.si_init_ao_cu_mask.exit.i.i_crit_edge

for.inc20.i.i.i.si_init_ao_cu_mask.exit.i.i_crit_edge: ; preds = %for.inc20.i.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_init_ao_cu_mask.exit.i.i

for.inc20.i.i.i.for.cond1.preheader.i.i.i_crit_edge: ; preds = %for.inc20.i.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.cond1.preheader.i.i.i

si_init_ao_cu_mask.exit.i.i:                      ; preds = %for.inc20.i.i.i.si_init_ao_cu_mask.exit.i.i_crit_edge, %if.end.i.i.si_init_ao_cu_mask.exit.i.i_crit_edge
  %active_cu_number.0.lcssa.i.i.i = phi i32 [ 0, %if.end.i.i.si_init_ao_cu_mask.exit.i.i_crit_edge ], [ %active_cu_number.1.lcssa.i.i.i, %for.inc20.i.i.i.si_init_ao_cu_mask.exit.i.i_crit_edge ]
  %tmp.0.lcssa.i.i.i = phi i32 [ 0, %if.end.i.i.si_init_ao_cu_mask.exit.i.i_crit_edge ], [ %tmp.1.lcssa.i.i.i, %for.inc20.i.i.i.si_init_ao_cu_mask.exit.i.i_crit_edge ]
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %60 = tail call i32 @llvm.bswap.i32(i32 %tmp.0.lcssa.i.i.i) #14
  %61 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i38.i.i = getelementptr i8, ptr %62, i32 50220
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i38.i.i, i32 %60) #14, !srcloc !678
  %63 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i53.i.i.i = getelementptr i8, ptr %64, i32 50224
  %65 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i53.i.i.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %66 = and i32 %65, 16777215
  %67 = tail call i32 @llvm.bswap.i32(i32 %66) #14
  %or26.i.i.i = or i32 %67, %active_cu_number.0.lcssa.i.i.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %68 = tail call i32 @llvm.bswap.i32(i32 %or26.i.i.i) #14
  %69 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i57.i.i.i = getelementptr i8, ptr %70, i32 50224
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i57.i.i.i, i32 %68) #14, !srcloc !678
  %71 = ptrtoint ptr %pg_flags.i.i to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load i32, ptr %pg_flags.i.i, align 8
  %and5.i.i = and i32 %72, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5.i.i)
  %tobool6.not.i.i = icmp eq i32 %and5.i.i, 0
  %save_restore_gpu_addr.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 86, i32 1
  %73 = ptrtoint ptr %save_restore_gpu_addr.i.i to i32
  call void @__asan_load8_noabort(i32 %73)
  %74 = load i64, ptr %save_restore_gpu_addr.i.i, align 8
  %shr.i.i = lshr i64 %74, 8
  %conv.i.i = trunc i64 %shr.i.i to i32
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14
  tail call void @arm_heavy_mb() #14
  %75 = tail call i32 @llvm.bswap.i32(i32 %conv.i.i) #14
  %76 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i54.i = getelementptr i8, ptr %77, i32 49936
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i54.i, i32 %75) #14
  br i1 %tobool6.not.i.i, label %if.else.i.i, label %if.then7.i.i

if.then7.i.i:                                     ; preds = %si_init_ao_cu_mask.exit.i.i
  call void @__sanitizer_cov_trace_pc() #16
  %78 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i22.i.i.i = getelementptr i8, ptr %79, i32 50012
  %80 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i22.i.i.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %81 = or i32 %80, 33554432
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %82 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i26.i.i.i = getelementptr i8, ptr %83, i32 50012
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i26.i.i.i, i32 %81) #14, !srcloc !678
  %clear_state_gpu_addr.i.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 86, i32 6
  %84 = ptrtoint ptr %clear_state_gpu_addr.i.i.i to i32
  call void @__asan_load8_noabort(i32 %84)
  %85 = load i64, ptr %clear_state_gpu_addr.i.i.i, align 8
  %shr2.i.i.i = lshr i64 %85, 8
  %conv3.i.i.i = trunc i64 %shr2.i.i.i to i32
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %86 = tail call i32 @llvm.bswap.i32(i32 %conv3.i.i.i) #14
  %87 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i30.i.i.i = getelementptr i8, ptr %88, i32 49952
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i30.i.i.i, i32 %86) #14, !srcloc !678
  %89 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i34.i.i.i = getelementptr i8, ptr %90, i32 50228
  %91 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i34.i.i.i) #14, !srcloc !674
  %92 = lshr i32 %91, 24
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and.i41.i.i = and i32 %92, 7
  %or5.i.i.i = or i32 %and.i41.i.i, 14336
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %93 = tail call i32 @llvm.bswap.i32(i32 %or5.i.i.i) #14
  %94 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i38.i.i.i = getelementptr i8, ptr %95, i32 50228
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i38.i.i.i, i32 %93) #14, !srcloc !678
  br label %if.end11.i.i

if.else.i.i:                                      ; preds = %si_init_ao_cu_mask.exit.i.i
  call void @__sanitizer_cov_trace_pc() #16
  %clear_state_gpu_addr.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 86, i32 6
  %96 = ptrtoint ptr %clear_state_gpu_addr.i.i to i32
  call void @__asan_load8_noabort(i32 %96)
  %97 = load i64, ptr %clear_state_gpu_addr.i.i, align 8
  %shr9.i.i = lshr i64 %97, 8
  %conv10.i.i = trunc i64 %shr9.i.i to i32
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %98 = tail call i32 @llvm.bswap.i32(i32 %conv10.i.i) #14
  %99 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %99)
  %100 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i46.i.i = getelementptr i8, ptr %100, i32 49952
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i46.i.i, i32 %98) #14, !srcloc !678
  br label %if.end11.i.i

if.end11.i.i:                                     ; preds = %if.else.i.i, %if.then7.i.i
  %101 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i48.i.i = getelementptr i8, ptr %102, i32 53460
  %103 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i48.i.i) #14, !srcloc !674
  %104 = tail call i32 @llvm.bswap.i32(i32 %103) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %105 = ptrtoint ptr %pg_flags.i.i to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load i32, ptr %pg_flags.i.i, align 8
  %and2.i.i.i = and i32 %104, -2
  %and.i49.i.i = lshr i32 %106, 8
  %and.i49.lobit.i.i = and i32 %and.i49.i.i, 1
  %data.0.i.i.i = or i32 %and.i49.lobit.i.i, %and2.i.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %104, i32 %data.0.i.i.i)
  %cmp.not.i.i.i = icmp eq i32 %104, %data.0.i.i.i
  br i1 %cmp.not.i.i.i, label %if.end11.i.i.si_enable_dma_pg.exit.i.i_crit_edge, label %if.then3.i.i.i

if.end11.i.i.si_enable_dma_pg.exit.i.i_crit_edge: ; preds = %if.end11.i.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_enable_dma_pg.exit.i.i

if.then3.i.i.i:                                   ; preds = %if.end11.i.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %107 = tail call i32 @llvm.bswap.i32(i32 %data.0.i.i.i) #14
  %108 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i13.i.i.i = getelementptr i8, ptr %109, i32 53460
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i13.i.i.i, i32 %107) #14, !srcloc !678
  br label %si_enable_dma_pg.exit.i.i

si_enable_dma_pg.exit.i.i:                        ; preds = %if.then3.i.i.i, %if.end11.i.i.si_enable_dma_pg.exit.i.i_crit_edge
  %110 = ptrtoint ptr %pg_flags.i.i to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load i32, ptr %pg_flags.i.i, align 8
  %and.i52.i.i = and i32 %111, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i52.i.i)
  %tobool1.not.i53.i.i = icmp eq i32 %and.i52.i.i, 0
  br i1 %tobool1.not.i53.i.i, label %if.else.i57.i.i, label %if.then.i56.i.i

if.then.i56.i.i:                                  ; preds = %si_enable_dma_pg.exit.i.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %112 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i55.i.i = getelementptr i8, ptr %113, i32 50196
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i55.i.i, i32 269488144) #14, !srcloc !678
  %114 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i24.i.i.i = getelementptr i8, ptr %115, i32 50012
  %116 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i24.i.i.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %117 = or i32 %116, 16777216
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %118 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i28.i.i.i = getelementptr i8, ptr %119, i32 50012
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i28.i.i.i, i32 %117) #14, !srcloc !678
  %120 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i32.i.i.i = getelementptr i8, ptr %121, i32 50228
  %122 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i32.i.i.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %123 = or i32 %122, 16777216
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %124 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i36.i.i.i = getelementptr i8, ptr %125, i32 50228
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i36.i.i.i, i32 %123) #14, !srcloc !678
  br label %si_init_pg.exit.i

if.else.i57.i.i:                                  ; preds = %si_enable_dma_pg.exit.i.i
  %rmmio_size.i37.i.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 18
  %126 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i40.i.i.i = getelementptr i8, ptr %127, i32 50228
  %128 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i40.i.i.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %129 = and i32 %128, -16777217
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %130 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i44.i.i.i = getelementptr i8, ptr %131, i32 50228
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i44.i.i.i, i32 %129) #14, !srcloc !678
  %132 = ptrtoint ptr %rmmio_size.i37.i.i.i to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load i32, ptr %rmmio_size.i37.i.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 163840, i32 %133)
  %cmp.i46.i.i.i = icmp ugt i32 %133, 163840
  br i1 %cmp.i46.i.i.i, label %if.then.i.i.i.i, label %if.else.i.i.i.i

if.then.i.i.i.i:                                  ; preds = %if.else.i57.i.i
  call void @__sanitizer_cov_trace_pc() #16
  %134 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i48.i.i.i = getelementptr i8, ptr %135, i32 163840
  %136 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i48.i.i.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  br label %si_init_pg.exit.i

if.else.i.i.i.i:                                  ; preds = %if.else.i57.i.i
  call void @__sanitizer_cov_trace_pc() #16
  %call3.i.i.i.i = tail call i32 @r100_mm_rreg_slow(ptr noundef %rdev, i32 noundef 163840) #14
  br label %si_init_pg.exit.i

if.else12.i.i:                                    ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  %save_restore_gpu_addr14.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 86, i32 1
  %137 = ptrtoint ptr %save_restore_gpu_addr14.i.i to i32
  call void @__asan_load8_noabort(i32 %137)
  %138 = load i64, ptr %save_restore_gpu_addr14.i.i, align 8
  %shr15.i.i = lshr i64 %138, 8
  %conv16.i.i = trunc i64 %shr15.i.i to i32
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %139 = tail call i32 @llvm.bswap.i32(i32 %conv16.i.i) #14
  %140 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i62.i.i = getelementptr i8, ptr %141, i32 49936
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i62.i.i, i32 %139) #14, !srcloc !678
  %clear_state_gpu_addr18.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 86, i32 6
  %142 = ptrtoint ptr %clear_state_gpu_addr18.i.i to i32
  call void @__asan_load8_noabort(i32 %142)
  %143 = load i64, ptr %clear_state_gpu_addr18.i.i, align 8
  %shr19.i.i = lshr i64 %143, 8
  %conv20.i.i = trunc i64 %shr19.i.i to i32
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %144 = tail call i32 @llvm.bswap.i32(i32 %conv20.i.i) #14
  %145 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %145)
  %146 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i67.i.i = getelementptr i8, ptr %146, i32 49952
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i67.i.i, i32 %144) #14, !srcloc !678
  br label %si_init_pg.exit.i

si_init_pg.exit.i:                                ; preds = %if.else12.i.i, %if.else.i.i.i.i, %if.then.i.i.i.i, %if.then.i56.i.i
  tail call fastcc void @si_update_cg(ptr noundef %rdev, i32 noundef 103, i1 noundef zeroext true) #14
  %has_uvd.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 93
  %147 = ptrtoint ptr %has_uvd.i.i to i32
  call void @__asan_load1_noabort(i32 %147)
  %148 = load i8, ptr %has_uvd.i.i, align 4, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %148)
  %tobool.not.i55.i = icmp eq i8 %148, 0
  br i1 %tobool.not.i55.i, label %si_init_pg.exit.i.si_init_cg.exit.i_crit_edge, label %if.then.i56.i

si_init_pg.exit.i.si_init_cg.exit.i_crit_edge:    ; preds = %si_init_pg.exit.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_init_cg.exit.i

if.then.i56.i:                                    ; preds = %si_init_pg.exit.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call fastcc void @si_update_cg(ptr noundef %rdev, i32 noundef 8, i1 noundef zeroext true) #14
  %149 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %149)
  %150 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i.i.i.i = getelementptr i8, ptr %150, i32 62640
  %151 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i.i.i.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %152 = and i32 %151, 33554560
  %153 = or i32 %152, 100269951
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %154 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i4.i.i.i.i = getelementptr i8, ptr %155, i32 62640
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i4.i.i.i.i, i32 %153) #14, !srcloc !678
  tail call void @r600_uvd_ctx_wreg(ptr noundef %rdev, i32 noundef 193, i32 noundef 0) #14
  br label %si_init_cg.exit.i

si_init_cg.exit.i:                                ; preds = %if.then.i56.i, %si_init_pg.exit.i.si_init_cg.exit.i_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %156 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i117 = getelementptr i8, ptr %157, i32 49924
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i117, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %158 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i62.i = getelementptr i8, ptr %159, i32 49928
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i62.i, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %160 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i67.i = getelementptr i8, ptr %161, i32 49932
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i67.i, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %162 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i72.i = getelementptr i8, ptr %163, i32 49940
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i72.i, i32 -1) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %164 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i77.i = getelementptr i8, ptr %165, i32 49944
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i77.i, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %166 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i82.i = getelementptr i8, ptr %167, i32 50204
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i82.i, i32 -1) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %168 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i87.i = getelementptr i8, ptr %169, i32 49988
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i87.i, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %170 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i92.i = getelementptr i8, ptr %171, i32 49992
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i92.i, i32 0) #14, !srcloc !678
  %new_fw.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 82
  %172 = ptrtoint ptr %new_fw.i to i32
  call void @__asan_load1_noabort(i32 %172)
  %173 = load i8, ptr %new_fw.i, align 4, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %173)
  %tobool1.not.i = icmp eq i8 %173, 0
  %174 = ptrtoint ptr %rlc_fw.i to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load ptr, ptr %rlc_fw.i, align 8
  %data10.i = getelementptr inbounds %struct.firmware, ptr %175, i32 0, i32 1
  %176 = ptrtoint ptr %data10.i to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load ptr, ptr %data10.i, align 4
  br i1 %tobool1.not.i, label %si_init_cg.exit.i.for.body13.i_crit_edge, label %if.then2.i

si_init_cg.exit.i.for.body13.i_crit_edge:         ; preds = %si_init_cg.exit.i
  br label %for.body13.i

if.then2.i:                                       ; preds = %si_init_cg.exit.i
  %ucode_size_bytes.i = getelementptr inbounds %struct.common_firmware_header, ptr %177, i32 0, i32 7
  %178 = ptrtoint ptr %ucode_size_bytes.i to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load i32, ptr %ucode_size_bytes.i, align 4
  %180 = tail call i32 @llvm.bswap.i32(i32 %179) #14
  %ucode_array_offset_bytes.i = getelementptr inbounds %struct.common_firmware_header, ptr %177, i32 0, i32 8
  %181 = ptrtoint ptr %ucode_array_offset_bytes.i to i32
  call void @__asan_load4_noabort(i32 %181)
  %182 = load i32, ptr %ucode_array_offset_bytes.i, align 4
  tail call void @radeon_ucode_print_rlc_hdr(ptr noundef %177) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %180)
  %cmp130.not.i = icmp ult i32 %180, 4
  br i1 %cmp130.not.i, label %if.then2.i.if.end19.i_crit_edge, label %for.body.preheader.i

if.then2.i.if.end19.i_crit_edge:                  ; preds = %if.then2.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end19.i

for.body.preheader.i:                             ; preds = %if.then2.i
  %183 = tail call i32 @llvm.bswap.i32(i32 %182) #14
  %add.ptr.i = getelementptr i8, ptr %177, i32 %183
  %div52.i = lshr i32 %180, 2
  br label %for.body.i

for.body.i:                                       ; preds = %for.body.i.for.body.i_crit_edge, %for.body.preheader.i
  %fw_data.0132.i = phi ptr [ %incdec.ptr.i, %for.body.i.for.body.i_crit_edge ], [ %add.ptr.i, %for.body.preheader.i ]
  %i.0131.i = phi i32 [ %inc.i, %for.body.i.for.body.i_crit_edge ], [ 0, %for.body.preheader.i ]
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %184 = tail call i32 @llvm.bswap.i32(i32 %i.0131.i) #14
  %185 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %185)
  %186 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i97.i = getelementptr i8, ptr %186, i32 49964
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i97.i, i32 %184) #14, !srcloc !678
  %incdec.ptr.i = getelementptr i32, ptr %fw_data.0132.i, i32 1
  %187 = ptrtoint ptr %fw_data.0132.i to i32
  call void @__asan_load4_noabort(i32 %187)
  %188 = load i32, ptr %fw_data.0132.i, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %189 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %189)
  %190 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i102.i = getelementptr i8, ptr %190, i32 49968
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i102.i, i32 %188) #14, !srcloc !678
  %inc.i = add nuw nsw i32 %i.0131.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, %div52.i
  br i1 %exitcond.not.i, label %for.body.i.if.end19.i_crit_edge, label %for.body.i.for.body.i_crit_edge

for.body.i.for.body.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i

for.body.i.if.end19.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end19.i

for.body13.i:                                     ; preds = %for.body13.i.for.body13.i_crit_edge, %si_init_cg.exit.i.for.body13.i_crit_edge
  %fw_data8.0134.i = phi ptr [ %incdec.ptr14.i, %for.body13.i.for.body13.i_crit_edge ], [ %177, %si_init_cg.exit.i.for.body13.i_crit_edge ]
  %i.1133.i = phi i32 [ %inc17.i, %for.body13.i.for.body13.i_crit_edge ], [ 0, %si_init_cg.exit.i.for.body13.i_crit_edge ]
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %191 = tail call i32 @llvm.bswap.i32(i32 %i.1133.i) #14
  %192 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i107.i = getelementptr i8, ptr %193, i32 49964
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i107.i, i32 %191) #14, !srcloc !678
  %incdec.ptr14.i = getelementptr i32, ptr %fw_data8.0134.i, i32 1
  %194 = ptrtoint ptr %fw_data8.0134.i to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load i32, ptr %fw_data8.0134.i, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %196 = tail call i32 @llvm.bswap.i32(i32 %195) #14
  %197 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %197)
  %198 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i112.i = getelementptr i8, ptr %198, i32 49968
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i112.i, i32 %196) #14, !srcloc !678
  %inc17.i = add nuw nsw i32 %i.1133.i, 1
  %exitcond136.not.i = icmp eq i32 %inc17.i, 2048
  br i1 %exitcond136.not.i, label %for.body13.i.if.end19.i_crit_edge, label %for.body13.i.for.body13.i_crit_edge

for.body13.i.for.body13.i_crit_edge:              ; preds = %for.body13.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body13.i

for.body13.i.if.end19.i_crit_edge:                ; preds = %for.body13.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end19.i

if.end19.i:                                       ; preds = %for.body13.i.if.end19.i_crit_edge, %for.body.i.if.end19.i_crit_edge, %if.then2.i.if.end19.i_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %199 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %199)
  %200 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i117.i = getelementptr i8, ptr %200, i32 49964
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i117.i, i32 0) #14, !srcloc !678
  %201 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %201)
  %202 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i120.i = getelementptr i8, ptr %202, i32 10752
  %203 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i120.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %204 = and i32 %203, 240
  call void @__sanitizer_cov_trace_const_cmp4(i32 176, i32 %204)
  %cmp.i121.i = icmp eq i32 %204, 176
  %205 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %205)
  %206 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i123.i = getelementptr i8, ptr %206, i32 49932
  %207 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i123.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %208 = and i32 %207, -16777217
  %209 = tail call i32 @llvm.bswap.i32(i32 %208) #14
  %masksel.i.i = zext i1 %cmp.i121.i to i32
  %tmp.0.i.i = or i32 %209, %masksel.i.i
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %210 = tail call i32 @llvm.bswap.i32(i32 %tmp.0.i.i) #14
  %211 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %211)
  %212 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i13.i124.i = getelementptr i8, ptr %212, i32 49932
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i13.i124.i, i32 %210) #14, !srcloc !678
  br i1 %cmp.i121.i, label %if.end19.i.if.end4_crit_edge, label %if.then2.i.i

if.end19.i.if.end4_crit_edge:                     ; preds = %if.end19.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end4

if.then2.i.i:                                     ; preds = %if.end19.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %213 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %213)
  %214 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i.i125.i = getelementptr i8, ptr %214, i32 32812
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i.i125.i, i32 224) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %215 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %215)
  %216 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i17.i.i = getelementptr i8, ptr %216, i32 37716
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i17.i.i, i32 -16777216) #14, !srcloc !678
  br label %if.end4

if.then3:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @r600_ih_ring_fini(ptr noundef %rdev) #14
  br label %cleanup

if.end4:                                          ; preds = %if.then2.i.i, %if.end19.i.if.end4_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %217 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %217)
  %218 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i127.i = getelementptr i8, ptr %218, i32 49920
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i127.i, i32 16777216) #14, !srcloc !678
  %219 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %219)
  %220 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i.i128.i = getelementptr i8, ptr %220, i32 49576
  %221 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i.i128.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %222 = or i32 %221, 6144
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %223 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %223)
  %224 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i21.i.i.i = getelementptr i8, ptr %224, i32 49576
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i21.i.i.i, i32 %222) #14, !srcloc !678
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %225 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %225(i32 noundef 10737400) #14
  %addr = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 63, i32 2
  %226 = ptrtoint ptr %addr to i32
  call void @__asan_load4_noabort(i32 %226)
  %227 = load i32, ptr %addr, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %228 = tail call i32 @llvm.bswap.i32(i32 %227)
  %229 = shl i32 %228, 8
  %230 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %230)
  %231 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i118 = getelementptr i8, ptr %231, i32 21612
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i118, i32 %229) #14, !srcloc !678
  %232 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i123 = getelementptr i8, ptr %233, i32 21608
  %234 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i123) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %235 = and i32 %234, -150994945
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %236 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %236)
  %237 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i128 = getelementptr i8, ptr %237, i32 21608
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i128, i32 %235) #14, !srcloc !678
  %gpu_addr = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 85, i32 4
  %238 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %238)
  %239 = load i64, ptr %gpu_addr, align 8
  %shr7 = lshr i64 %239, 8
  %conv = trunc i64 %shr7 to i32
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %240 = tail call i32 @llvm.bswap.i32(i32 %conv) #14
  %241 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %241)
  %242 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i133 = getelementptr i8, ptr %242, i32 15876
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i133, i32 %240) #14, !srcloc !678
  %ring_size = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 85, i32 3
  %243 = ptrtoint ptr %ring_size to i32
  call void @__asan_load4_noabort(i32 %243)
  %244 = load i32, ptr %ring_size, align 4
  %div116 = lshr i32 %244, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 7, i32 %244)
  %cmp.i135 = icmp ugt i32 %244, 7
  %sub.i136 = add nsw i32 %div116, -1
  %245 = tail call i32 @llvm.ctlz.i32(i32 %sub.i136, i1 false) #14, !range !692
  %.neg = mul nsw i32 %245, -2
  %phi.bo = add nsw i32 %.neg, 64
  %cond53 = select i1 %cmp.i135, i32 %phi.bo, i32 0
  %enabled = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 62, i32 3
  %246 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %246)
  %247 = load i8, ptr %enabled, align 8, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %247)
  %tobool54.not = icmp eq i8 %247, 0
  %spec.select.v = select i1 %tobool54.not, i32 -2147418112, i32 -2147417856
  %spec.select = or i32 %spec.select.v, %cond53
  %gpu_addr59 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 62, i32 2
  %248 = ptrtoint ptr %gpu_addr59 to i32
  call void @__asan_load8_noabort(i32 %248)
  %249 = load i64, ptr %gpu_addr59, align 8
  %250 = trunc i64 %249 to i32
  %251 = add i32 %250, 2048
  %conv62 = and i32 %251, -4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %252 = tail call i32 @llvm.bswap.i32(i32 %conv62) #14
  %253 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %253)
  %254 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i140 = getelementptr i8, ptr %254, i32 15892
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i140, i32 %252) #14, !srcloc !678
  %255 = ptrtoint ptr %gpu_addr59 to i32
  call void @__asan_load8_noabort(i32 %255)
  %256 = load i64, ptr %gpu_addr59, align 8
  %add65 = add i64 %256, 2048
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %sh.diff = lshr i64 %add65, 8
  %tr.sh.diff = trunc i64 %sh.diff to i32
  %and69 = and i32 %tr.sh.diff, -16777216
  %257 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %257)
  %258 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i145 = getelementptr i8, ptr %258, i32 15888
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i145, i32 %and69) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %259 = tail call i32 @llvm.bswap.i32(i32 %spec.select) #14
  %260 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %260)
  %261 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i150 = getelementptr i8, ptr %261, i32 15872
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i150, i32 %259) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %262 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %262)
  %263 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i155 = getelementptr i8, ptr %263, i32 15880
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i155, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %264 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %264)
  %265 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i160 = getelementptr i8, ptr %265, i32 15884
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i160, i32 0) #14, !srcloc !678
  %msi_enabled = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 84
  %266 = ptrtoint ptr %msi_enabled to i32
  call void @__asan_load4_noabort(i32 %266)
  %267 = load i32, ptr %msi_enabled, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %267)
  %tobool70.not = icmp eq i32 %267, 0
  %ih_cntl.0 = select i1 %tobool70.not, i32 17301504, i32 17301520
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %268 = tail call i32 @llvm.bswap.i32(i32 %ih_cntl.0) #14
  %269 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %269)
  %270 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i165 = getelementptr i8, ptr %270, i32 15896
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i165, i32 %268) #14, !srcloc !678
  tail call fastcc void @si_disable_interrupt_state(ptr noundef %rdev)
  %pdev = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 2
  %271 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %271)
  %272 = load ptr, ptr %pdev, align 8
  tail call void @pci_set_master(ptr noundef %272) #14
  %273 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %273)
  %274 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i168 = getelementptr i8, ptr %274, i32 15896
  %275 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i168) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %276 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %276)
  %277 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i12.i = getelementptr i8, ptr %277, i32 15872
  %278 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i12.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %279 = or i32 %275, 16777216
  %280 = or i32 %278, 16777216
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %281 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %281)
  %282 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i16.i169 = getelementptr i8, ptr %282, i32 15896
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i16.i169, i32 %279) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %283 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %283)
  %284 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i20.i170 = getelementptr i8, ptr %284, i32 15872
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i20.i170, i32 %280) #14, !srcloc !678
  %285 = ptrtoint ptr %enabled.i to i32
  call void @__asan_store1_noabort(i32 %285)
  store i8 1, ptr %enabled.i, align 8
  br label %cleanup

cleanup:                                          ; preds = %if.end4, %if.then3, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %if.then3 ], [ 0, %if.end4 ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @radeon_ring_init(ptr noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @si_cp_load_microcode(ptr noundef %rdev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %me_fw = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 71
  %0 = ptrtoint ptr %me_fw to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %me_fw, align 8
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %lor.lhs.false

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

lor.lhs.false:                                    ; preds = %entry
  %pfp_fw = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 72
  %2 = ptrtoint ptr %pfp_fw to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pfp_fw, align 4
  %tobool1.not = icmp eq ptr %3, null
  br i1 %tobool1.not, label %lor.lhs.false.cleanup_crit_edge, label %lor.lhs.false2

lor.lhs.false.cleanup_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

lor.lhs.false2:                                   ; preds = %lor.lhs.false
  %ce_fw = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 75
  %4 = ptrtoint ptr %ce_fw to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %ce_fw, align 8
  %tobool3.not = icmp eq ptr %5, null
  br i1 %tobool3.not, label %lor.lhs.false2.cleanup_crit_edge, label %if.end

lor.lhs.false2.cleanup_crit_edge:                 ; preds = %lor.lhs.false2
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end:                                           ; preds = %lor.lhs.false2
  %asic.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 56
  %6 = ptrtoint ptr %asic.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %asic.i, align 8
  %copy_ring_index.i = getelementptr inbounds %struct.radeon_asic, ptr %7, i32 0, i32 17, i32 5
  %8 = ptrtoint ptr %copy_ring_index.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %copy_ring_index.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %9)
  %cmp.i = icmp eq i32 %9, 0
  br i1 %cmp.i, label %if.then1.i, label %if.end.si_cp_enable.exit_crit_edge

if.end.si_cp_enable.exit_crit_edge:               ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_cp_enable.exit

if.then1.i:                                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  %visible_vram_size.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 42, i32 4
  %10 = ptrtoint ptr %visible_vram_size.i to i32
  call void @__asan_load8_noabort(i32 %10)
  %11 = load i64, ptr %visible_vram_size.i, align 8
  tail call void @radeon_ttm_set_active_vram_size(ptr noundef %rdev, i64 noundef %11) #14
  br label %si_cp_enable.exit

si_cp_enable.exit:                                ; preds = %if.then1.i, %if.end.si_cp_enable.exit_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %rmmio.i19.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %12 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i20.i = getelementptr i8, ptr %13, i32 34520
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i20.i, i32 21) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %14 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i24.i = getelementptr i8, ptr %15, i32 34112
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i24.i, i32 0) #14, !srcloc !678
  %ready.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 0, i32 17
  %16 = ptrtoint ptr %ready.i to i32
  call void @__asan_store1_noabort(i32 %16)
  store i8 0, ptr %ready.i, align 8
  %ready4.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 1, i32 17
  %17 = ptrtoint ptr %ready4.i to i32
  call void @__asan_store1_noabort(i32 %17)
  store i8 0, ptr %ready4.i, align 8
  %ready7.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 2, i32 17
  %18 = ptrtoint ptr %ready7.i to i32
  call void @__asan_store1_noabort(i32 %18)
  store i8 0, ptr %ready7.i, align 8
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %19 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %19(i32 noundef 10737400) #14
  %new_fw = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 82
  %20 = ptrtoint ptr %new_fw to i32
  call void @__asan_load1_noabort(i32 %20)
  %21 = load i8, ptr %new_fw, align 4, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %21)
  %tobool4.not = icmp eq i8 %21, 0
  %22 = ptrtoint ptr %pfp_fw to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %pfp_fw, align 4
  %data51 = getelementptr inbounds %struct.firmware, ptr %23, i32 0, i32 1
  %24 = ptrtoint ptr %data51 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %data51, align 4
  br i1 %tobool4.not, label %if.else, label %if.then5

if.then5:                                         ; preds = %si_cp_enable.exit
  %26 = ptrtoint ptr %ce_fw to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %ce_fw, align 8
  %data8 = getelementptr inbounds %struct.firmware, ptr %27, i32 0, i32 1
  %28 = ptrtoint ptr %data8 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %data8, align 4
  %30 = ptrtoint ptr %me_fw to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %me_fw, align 8
  %data10 = getelementptr inbounds %struct.firmware, ptr %31, i32 0, i32 1
  %32 = ptrtoint ptr %data10 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %data10, align 4
  tail call void @radeon_ucode_print_gfx_hdr(ptr noundef %25) #14
  tail call void @radeon_ucode_print_gfx_hdr(ptr noundef %29) #14
  tail call void @radeon_ucode_print_gfx_hdr(ptr noundef %33) #14
  %34 = ptrtoint ptr %pfp_fw to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %pfp_fw, align 4
  %data14 = getelementptr inbounds %struct.firmware, ptr %35, i32 0, i32 1
  %36 = ptrtoint ptr %data14 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %data14, align 4
  %ucode_array_offset_bytes = getelementptr inbounds %struct.common_firmware_header, ptr %25, i32 0, i32 8
  %38 = ptrtoint ptr %ucode_array_offset_bytes to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %ucode_array_offset_bytes, align 4
  %ucode_size_bytes = getelementptr inbounds %struct.common_firmware_header, ptr %25, i32 0, i32 7
  %40 = ptrtoint ptr %ucode_size_bytes to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %ucode_size_bytes, align 4
  %42 = tail call i32 @llvm.bswap.i32(i32 %41)
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %43 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i = getelementptr i8, ptr %44, i32 49488
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i, i32 0) #14, !srcloc !678
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %42)
  %cmp227.not = icmp ult i32 %42, 4
  br i1 %cmp227.not, label %if.then5.for.end_crit_edge, label %for.body.preheader

if.then5.for.end_crit_edge:                       ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end

for.body.preheader:                               ; preds = %if.then5
  %div139 = lshr i32 %42, 2
  %45 = tail call i32 @llvm.bswap.i32(i32 %39)
  %add.ptr = getelementptr i8, ptr %37, i32 %45
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.body.preheader
  %fw_data.0229 = phi ptr [ %incdec.ptr, %for.body.for.body_crit_edge ], [ %add.ptr, %for.body.preheader ]
  %i.0228 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %for.body.preheader ]
  %incdec.ptr = getelementptr i32, ptr %fw_data.0229, i32 1
  %46 = ptrtoint ptr %fw_data.0229 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %fw_data.0229, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %48 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i146 = getelementptr i8, ptr %49, i32 49492
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i146, i32 %47) #14, !srcloc !678
  %inc = add nuw nsw i32 %i.0228, 1
  %exitcond.not = icmp eq i32 %inc, %div139
  br i1 %exitcond.not, label %for.body.for.end_crit_edge, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end

for.end:                                          ; preds = %for.body.for.end_crit_edge, %if.then5.for.end_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %50 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i150 = getelementptr i8, ptr %51, i32 49488
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i150, i32 0) #14, !srcloc !678
  %52 = ptrtoint ptr %ce_fw to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %ce_fw, align 8
  %data18 = getelementptr inbounds %struct.firmware, ptr %53, i32 0, i32 1
  %54 = ptrtoint ptr %data18 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %data18, align 4
  %ucode_array_offset_bytes20 = getelementptr inbounds %struct.common_firmware_header, ptr %29, i32 0, i32 8
  %56 = ptrtoint ptr %ucode_array_offset_bytes20 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %ucode_array_offset_bytes20, align 4
  %ucode_size_bytes23 = getelementptr inbounds %struct.common_firmware_header, ptr %29, i32 0, i32 7
  %58 = ptrtoint ptr %ucode_size_bytes23 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %ucode_size_bytes23, align 4
  %60 = tail call i32 @llvm.bswap.i32(i32 %59)
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %61 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i154 = getelementptr i8, ptr %62, i32 49512
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i154, i32 0) #14, !srcloc !678
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %60)
  %cmp26230.not = icmp ult i32 %60, 4
  br i1 %cmp26230.not, label %for.end.for.end32_crit_edge, label %for.body27.preheader

for.end.for.end32_crit_edge:                      ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end32

for.body27.preheader:                             ; preds = %for.end
  %div24140 = lshr i32 %60, 2
  %63 = tail call i32 @llvm.bswap.i32(i32 %57)
  %add.ptr21 = getelementptr i8, ptr %55, i32 %63
  br label %for.body27

for.body27:                                       ; preds = %for.body27.for.body27_crit_edge, %for.body27.preheader
  %fw_data.1232 = phi ptr [ %incdec.ptr28, %for.body27.for.body27_crit_edge ], [ %add.ptr21, %for.body27.preheader ]
  %i.1231 = phi i32 [ %inc31, %for.body27.for.body27_crit_edge ], [ 0, %for.body27.preheader ]
  %incdec.ptr28 = getelementptr i32, ptr %fw_data.1232, i32 1
  %64 = ptrtoint ptr %fw_data.1232 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %fw_data.1232, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %66 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i158 = getelementptr i8, ptr %67, i32 49516
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i158, i32 %65) #14, !srcloc !678
  %inc31 = add nuw nsw i32 %i.1231, 1
  %exitcond243.not = icmp eq i32 %inc31, %div24140
  br i1 %exitcond243.not, label %for.body27.for.end32_crit_edge, label %for.body27.for.body27_crit_edge

for.body27.for.body27_crit_edge:                  ; preds = %for.body27
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body27

for.body27.for.end32_crit_edge:                   ; preds = %for.body27
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end32

for.end32:                                        ; preds = %for.body27.for.end32_crit_edge, %for.end.for.end32_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %68 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i162 = getelementptr i8, ptr %69, i32 49512
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i162, i32 0) #14, !srcloc !678
  %70 = ptrtoint ptr %me_fw to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %me_fw, align 8
  %data34 = getelementptr inbounds %struct.firmware, ptr %71, i32 0, i32 1
  %72 = ptrtoint ptr %data34 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %data34, align 4
  %ucode_array_offset_bytes36 = getelementptr inbounds %struct.common_firmware_header, ptr %33, i32 0, i32 8
  %74 = ptrtoint ptr %ucode_array_offset_bytes36 to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %ucode_array_offset_bytes36, align 4
  %ucode_size_bytes39 = getelementptr inbounds %struct.common_firmware_header, ptr %33, i32 0, i32 7
  %76 = ptrtoint ptr %ucode_size_bytes39 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %ucode_size_bytes39, align 4
  %78 = tail call i32 @llvm.bswap.i32(i32 %77)
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %79 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i166 = getelementptr i8, ptr %80, i32 49500
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i166, i32 0) #14, !srcloc !678
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %78)
  %cmp42233.not = icmp ult i32 %78, 4
  br i1 %cmp42233.not, label %for.end32.for.end48_crit_edge, label %for.body43.preheader

for.end32.for.end48_crit_edge:                    ; preds = %for.end32
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end48

for.body43.preheader:                             ; preds = %for.end32
  %div40141 = lshr i32 %78, 2
  %81 = tail call i32 @llvm.bswap.i32(i32 %75)
  %add.ptr37 = getelementptr i8, ptr %73, i32 %81
  br label %for.body43

for.body43:                                       ; preds = %for.body43.for.body43_crit_edge, %for.body43.preheader
  %fw_data.2235 = phi ptr [ %incdec.ptr44, %for.body43.for.body43_crit_edge ], [ %add.ptr37, %for.body43.preheader ]
  %i.2234 = phi i32 [ %inc47, %for.body43.for.body43_crit_edge ], [ 0, %for.body43.preheader ]
  %incdec.ptr44 = getelementptr i32, ptr %fw_data.2235, i32 1
  %82 = ptrtoint ptr %fw_data.2235 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load i32, ptr %fw_data.2235, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %84 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i170 = getelementptr i8, ptr %85, i32 49504
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i170, i32 %83) #14, !srcloc !678
  %inc47 = add nuw nsw i32 %i.2234, 1
  %exitcond245.not = icmp eq i32 %inc47, %div40141
  br i1 %exitcond245.not, label %for.body43.for.end48_crit_edge, label %for.body43.for.body43_crit_edge

for.body43.for.body43_crit_edge:                  ; preds = %for.body43
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body43

for.body43.for.end48_crit_edge:                   ; preds = %for.body43
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end48

for.end48:                                        ; preds = %for.body43.for.end48_crit_edge, %for.end32.for.end48_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %86 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i174 = getelementptr i8, ptr %87, i32 49500
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i174, i32 0) #14, !srcloc !678
  br label %if.end80

if.else:                                          ; preds = %si_cp_enable.exit
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %88 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i178 = getelementptr i8, ptr %89, i32 49488
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i178, i32 0) #14, !srcloc !678
  br label %for.body54

for.body54:                                       ; preds = %for.body54.for.body54_crit_edge, %if.else
  %fw_data49.0237 = phi ptr [ %25, %if.else ], [ %incdec.ptr55, %for.body54.for.body54_crit_edge ]
  %i.3236 = phi i32 [ 0, %if.else ], [ %inc58, %for.body54.for.body54_crit_edge ]
  %incdec.ptr55 = getelementptr i32, ptr %fw_data49.0237, i32 1
  %90 = ptrtoint ptr %fw_data49.0237 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %fw_data49.0237, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %92 = tail call i32 @llvm.bswap.i32(i32 %91) #14
  %93 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i182 = getelementptr i8, ptr %94, i32 49492
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i182, i32 %92) #14, !srcloc !678
  %inc58 = add nuw nsw i32 %i.3236, 1
  %exitcond246.not = icmp eq i32 %inc58, 2144
  br i1 %exitcond246.not, label %for.end59, label %for.body54.for.body54_crit_edge

for.body54.for.body54_crit_edge:                  ; preds = %for.body54
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body54

for.end59:                                        ; preds = %for.body54
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %95 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i186 = getelementptr i8, ptr %96, i32 49488
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i186, i32 0) #14, !srcloc !678
  %97 = ptrtoint ptr %ce_fw to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load ptr, ptr %ce_fw, align 8
  %data61 = getelementptr inbounds %struct.firmware, ptr %98, i32 0, i32 1
  %99 = ptrtoint ptr %data61 to i32
  call void @__asan_load4_noabort(i32 %99)
  %100 = load ptr, ptr %data61, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %101 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i190 = getelementptr i8, ptr %102, i32 49512
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i190, i32 0) #14, !srcloc !678
  br label %for.body64

for.body64:                                       ; preds = %for.body64.for.body64_crit_edge, %for.end59
  %fw_data49.1239 = phi ptr [ %100, %for.end59 ], [ %incdec.ptr65, %for.body64.for.body64_crit_edge ]
  %i.4238 = phi i32 [ 0, %for.end59 ], [ %inc68, %for.body64.for.body64_crit_edge ]
  %incdec.ptr65 = getelementptr i32, ptr %fw_data49.1239, i32 1
  %103 = ptrtoint ptr %fw_data49.1239 to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load i32, ptr %fw_data49.1239, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %105 = tail call i32 @llvm.bswap.i32(i32 %104) #14
  %106 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i194 = getelementptr i8, ptr %107, i32 49516
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i194, i32 %105) #14, !srcloc !678
  %inc68 = add nuw nsw i32 %i.4238, 1
  %exitcond247.not = icmp eq i32 %inc68, 2144
  br i1 %exitcond247.not, label %for.end69, label %for.body64.for.body64_crit_edge

for.body64.for.body64_crit_edge:                  ; preds = %for.body64
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body64

for.end69:                                        ; preds = %for.body64
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %108 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i198 = getelementptr i8, ptr %109, i32 49512
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i198, i32 0) #14, !srcloc !678
  %110 = ptrtoint ptr %me_fw to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load ptr, ptr %me_fw, align 8
  %data71 = getelementptr inbounds %struct.firmware, ptr %111, i32 0, i32 1
  %112 = ptrtoint ptr %data71 to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load ptr, ptr %data71, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %114 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i202 = getelementptr i8, ptr %115, i32 49500
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i202, i32 0) #14, !srcloc !678
  br label %for.body74

for.body74:                                       ; preds = %for.body74.for.body74_crit_edge, %for.end69
  %fw_data49.2241 = phi ptr [ %113, %for.end69 ], [ %incdec.ptr75, %for.body74.for.body74_crit_edge ]
  %i.5240 = phi i32 [ 0, %for.end69 ], [ %inc78, %for.body74.for.body74_crit_edge ]
  %incdec.ptr75 = getelementptr i32, ptr %fw_data49.2241, i32 1
  %116 = ptrtoint ptr %fw_data49.2241 to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load i32, ptr %fw_data49.2241, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %118 = tail call i32 @llvm.bswap.i32(i32 %117) #14
  %119 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i206 = getelementptr i8, ptr %120, i32 49504
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i206, i32 %118) #14, !srcloc !678
  %inc78 = add nuw nsw i32 %i.5240, 1
  %exitcond248.not = icmp eq i32 %inc78, 2144
  br i1 %exitcond248.not, label %for.end79, label %for.body74.for.body74_crit_edge

for.body74.for.body74_crit_edge:                  ; preds = %for.body74
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body74

for.end79:                                        ; preds = %for.body74
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %121 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %121)
  %122 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i210 = getelementptr i8, ptr %122, i32 49500
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i210, i32 0) #14, !srcloc !678
  br label %if.end80

if.end80:                                         ; preds = %for.end79, %for.end48
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %123 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i214 = getelementptr i8, ptr %124, i32 49488
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i214, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %125 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %125)
  %126 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i218 = getelementptr i8, ptr %126, i32 49512
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i218, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %127 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i222 = getelementptr i8, ptr %128, i32 49500
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i222, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %129 = ptrtoint ptr %rmmio.i19.i to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load ptr, ptr %rmmio.i19.i, align 4
  %add.ptr.i226 = getelementptr i8, ptr %130, i32 49496
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i226, i32 0) #14, !srcloc !678
  br label %cleanup

cleanup:                                          ; preds = %if.end80, %lor.lhs.false2.cleanup_crit_edge, %lor.lhs.false.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.end80 ], [ -22, %lor.lhs.false2.cleanup_crit_edge ], [ -22, %lor.lhs.false.cleanup_crit_edge ], [ -22, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @si_cp_resume(ptr noundef %rdev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  tail call fastcc void @si_enable_gui_idle_interrupt(ptr noundef %rdev, i1 noundef zeroext false)
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %rmmio.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %0 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i = getelementptr i8, ptr %1, i32 34236
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %2 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i380 = getelementptr i8, ptr %3, i32 34248
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i380, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %4 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i384 = getelementptr i8, ptr %5, i32 34564
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i384, i32 0) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %6 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i388 = getelementptr i8, ptr %7, i32 49660
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i388, i32 0) #14, !srcloc !678
  %gpu_addr = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 62, i32 2
  %8 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %8)
  %9 = load i64, ptr %gpu_addr, align 8
  %shr = lshr i64 %9, 8
  %conv = trunc i64 %shr to i32
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %10 = tail call i32 @llvm.bswap.i32(i32 %conv) #14
  %11 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i392 = getelementptr i8, ptr %12, i32 34116
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i392, i32 %10) #14, !srcloc !678
  %ring1 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 52
  %ring_size = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 0, i32 9
  %13 = ptrtoint ptr %ring_size to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %ring_size, align 4
  %div372 = lshr i32 %14, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 15, i32 %14)
  %cmp.i393 = icmp ugt i32 %14, 15
  %sub.i394 = add nsw i32 %div372, -1
  %15 = tail call i32 @llvm.ctlz.i32(i32 %sub.i394, i1 false) #14, !range !692
  %add.i = sub nuw nsw i32 32, %15
  %cond39 = select i1 %cmp.i393, i32 %add.i, i32 0
  %or40 = or i32 %cond39, 133376
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %16 = tail call i32 @llvm.bswap.i32(i32 %or40) #14
  %17 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i398 = getelementptr i8, ptr %18, i32 49412
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i398, i32 %16) #14, !srcloc !678
  %or41 = or i32 %cond39, -2147350272
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %19 = tail call i32 @llvm.bswap.i32(i32 %or41) #14
  %20 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i402 = getelementptr i8, ptr %21, i32 49412
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i402, i32 %19) #14, !srcloc !678
  %wptr = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 0, i32 7
  %22 = ptrtoint ptr %wptr to i32
  call void @__asan_store4_noabort(i32 %22)
  store i32 0, ptr %wptr, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %23 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i406 = getelementptr i8, ptr %24, i32 49428
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i406, i32 0) #14, !srcloc !678
  %25 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %25)
  %26 = load i64, ptr %gpu_addr, align 8
  %27 = trunc i64 %26 to i32
  %28 = add i32 %27, 1024
  %conv47 = and i32 %28, -4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %29 = tail call i32 @llvm.bswap.i32(i32 %conv47) #14
  %30 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i410 = getelementptr i8, ptr %31, i32 49420
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i410, i32 %29) #14, !srcloc !678
  %32 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %32)
  %33 = load i64, ptr %gpu_addr, align 8
  %add50 = add i64 %33, 1024
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %sh.diff = lshr i64 %add50, 8
  %tr.sh.diff = trunc i64 %sh.diff to i32
  %and54 = and i32 %tr.sh.diff, -16777216
  %34 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i414 = getelementptr i8, ptr %35, i32 49424
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i414, i32 %and54) #14, !srcloc !678
  %enabled = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 62, i32 3
  %36 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %36)
  %37 = load i8, ptr %enabled, align 8, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %37)
  %tobool.not = icmp eq i8 %37, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %38 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i418 = getelementptr i8, ptr %39, i32 34112
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i418, i32 -16777216) #14, !srcloc !678
  br label %if.end

if.else:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  %or56 = or i32 %cond39, 134351104
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %40 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i422 = getelementptr i8, ptr %41, i32 34112
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i422, i32 0) #14, !srcloc !678
  %.pre = tail call i32 @llvm.bswap.i32(i32 %or56) #14
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %.pre-phi = phi i32 [ %.pre, %if.else ], [ %16, %if.then ]
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %42 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %42(i32 noundef 214748000) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %43 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i426 = getelementptr i8, ptr %44, i32 49412
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i426, i32 %.pre-phi) #14, !srcloc !678
  %gpu_addr57 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 0, i32 14
  %45 = ptrtoint ptr %gpu_addr57 to i32
  call void @__asan_load8_noabort(i32 %45)
  %46 = load i64, ptr %gpu_addr57, align 8
  %shr58 = lshr i64 %46, 8
  %conv59 = trunc i64 %shr58 to i32
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %47 = tail call i32 @llvm.bswap.i32(i32 %conv59) #14
  %48 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i430 = getelementptr i8, ptr %49, i32 49408
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i430, i32 %47) #14, !srcloc !678
  %arrayidx61 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 1
  %ring_size62 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 1, i32 9
  %50 = ptrtoint ptr %ring_size62 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %ring_size62, align 4
  %div63373 = lshr i32 %51, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 15, i32 %51)
  %cmp.i432 = icmp ugt i32 %51, 15
  %sub.i433 = add nsw i32 %div63373, -1
  %52 = tail call i32 @llvm.ctlz.i32(i32 %sub.i433, i1 false) #14, !range !692
  %add.i442 = sub nuw nsw i32 32, %52
  %cond110 = select i1 %cmp.i432, i32 %add.i442, i32 0
  %or112 = or i32 %cond110, 133376
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %53 = tail call i32 @llvm.bswap.i32(i32 %or112) #14
  %54 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i449 = getelementptr i8, ptr %55, i32 49540
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i449, i32 %53) #14, !srcloc !678
  %or113 = or i32 %cond110, -2147350272
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %56 = tail call i32 @llvm.bswap.i32(i32 %or113) #14
  %57 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i453 = getelementptr i8, ptr %58, i32 49540
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i453, i32 %56) #14, !srcloc !678
  %wptr114 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 1, i32 7
  %59 = ptrtoint ptr %wptr114 to i32
  call void @__asan_store4_noabort(i32 %59)
  store i32 0, ptr %wptr114, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %60 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i457 = getelementptr i8, ptr %61, i32 49552
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i457, i32 0) #14, !srcloc !678
  %62 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %62)
  %63 = load i64, ptr %gpu_addr, align 8
  %64 = trunc i64 %63 to i32
  %65 = add i32 %64, 1280
  %conv120 = and i32 %65, -4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %66 = tail call i32 @llvm.bswap.i32(i32 %conv120) #14
  %67 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i461 = getelementptr i8, ptr %68, i32 49544
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i461, i32 %66) #14, !srcloc !678
  %69 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %69)
  %70 = load i64, ptr %gpu_addr, align 8
  %add123 = add i64 %70, 1280
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %sh.diff519 = lshr i64 %add123, 8
  %tr.sh.diff520 = trunc i64 %sh.diff519 to i32
  %and127 = and i32 %tr.sh.diff520, -16777216
  %71 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i465 = getelementptr i8, ptr %72, i32 49548
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i465, i32 %and127) #14, !srcloc !678
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %73 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %73(i32 noundef 214748000) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %74 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i469 = getelementptr i8, ptr %75, i32 49540
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i469, i32 %53) #14, !srcloc !678
  %gpu_addr128 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 1, i32 14
  %76 = ptrtoint ptr %gpu_addr128 to i32
  call void @__asan_load8_noabort(i32 %76)
  %77 = load i64, ptr %gpu_addr128, align 8
  %shr129 = lshr i64 %77, 8
  %conv130 = trunc i64 %shr129 to i32
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %78 = tail call i32 @llvm.bswap.i32(i32 %conv130) #14
  %79 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i473 = getelementptr i8, ptr %80, i32 49536
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i473, i32 %78) #14, !srcloc !678
  %arrayidx132 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 2
  %ring_size133 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 2, i32 9
  %81 = ptrtoint ptr %ring_size133 to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load i32, ptr %ring_size133, align 4
  %div134374 = lshr i32 %82, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 15, i32 %82)
  %cmp.i475 = icmp ugt i32 %82, 15
  %sub.i476 = add nsw i32 %div134374, -1
  %83 = tail call i32 @llvm.ctlz.i32(i32 %sub.i476, i1 false) #14, !range !692
  %add.i485 = sub nuw nsw i32 32, %83
  %cond181 = select i1 %cmp.i475, i32 %add.i485, i32 0
  %or183 = or i32 %cond181, 133376
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %84 = tail call i32 @llvm.bswap.i32(i32 %or183) #14
  %85 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i492 = getelementptr i8, ptr %86, i32 49560
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i492, i32 %84) #14, !srcloc !678
  %or184 = or i32 %cond181, -2147350272
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %87 = tail call i32 @llvm.bswap.i32(i32 %or184) #14
  %88 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i496 = getelementptr i8, ptr %89, i32 49560
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i496, i32 %87) #14, !srcloc !678
  %wptr185 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 2, i32 7
  %90 = ptrtoint ptr %wptr185 to i32
  call void @__asan_store4_noabort(i32 %90)
  store i32 0, ptr %wptr185, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %91 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i500 = getelementptr i8, ptr %92, i32 49572
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i500, i32 0) #14, !srcloc !678
  %93 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %93)
  %94 = load i64, ptr %gpu_addr, align 8
  %95 = trunc i64 %94 to i32
  %96 = add i32 %95, 1536
  %conv191 = and i32 %96, -4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %97 = tail call i32 @llvm.bswap.i32(i32 %conv191) #14
  %98 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i504 = getelementptr i8, ptr %99, i32 49564
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i504, i32 %97) #14, !srcloc !678
  %100 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %100)
  %101 = load i64, ptr %gpu_addr, align 8
  %add194 = add i64 %101, 1536
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %sh.diff521 = lshr i64 %add194, 8
  %tr.sh.diff522 = trunc i64 %sh.diff521 to i32
  %and198 = and i32 %tr.sh.diff522, -16777216
  %102 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i508 = getelementptr i8, ptr %103, i32 49568
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i508, i32 %and198) #14, !srcloc !678
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %104 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %104(i32 noundef 214748000) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %105 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i512 = getelementptr i8, ptr %106, i32 49560
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i512, i32 %84) #14, !srcloc !678
  %gpu_addr199 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 2, i32 14
  %107 = ptrtoint ptr %gpu_addr199 to i32
  call void @__asan_load8_noabort(i32 %107)
  %108 = load i64, ptr %gpu_addr199, align 8
  %shr200 = lshr i64 %108, 8
  %conv201 = trunc i64 %shr200 to i32
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %109 = tail call i32 @llvm.bswap.i32(i32 %conv201) #14
  %110 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i516 = getelementptr i8, ptr %111, i32 49556
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i516, i32 %109) #14, !srcloc !678
  %call.i = tail call i32 @radeon_ring_lock(ptr noundef %rdev, ptr noundef %ring1, i32 noundef 11) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %if.end.cleanup.sink.split.i_crit_edge

if.end.cleanup.sink.split.i_crit_edge:            ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split.i

if.end.i:                                         ; preds = %if.end
  %count_dw.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 0, i32 11
  %112 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load i32, ptr %count_dw.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %113)
  %cmp.i.i = icmp slt i32 %113, 1
  br i1 %cmp.i.i, label %if.then.i.i, label %if.end.i.radeon_ring_write.exit.i_crit_edge

if.end.i.radeon_ring_write.exit.i_crit_edge:      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit.i

if.then.i.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit.i

radeon_ring_write.exit.i:                         ; preds = %if.then.i.i, %if.end.i.radeon_ring_write.exit.i_crit_edge
  %ring1.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 0, i32 2
  %114 = ptrtoint ptr %ring1.i.i to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load ptr, ptr %ring1.i.i, align 8
  %116 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load i32, ptr %wptr, align 4
  %inc.i.i = add i32 %117, 1
  store i32 %inc.i.i, ptr %wptr, align 4
  %arrayidx.i.i = getelementptr i32, ptr %115, i32 %117
  %118 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_store4_noabort(i32 %118)
  store volatile i32 -1073396736, ptr %arrayidx.i.i, align 4
  %ptr_mask.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 0, i32 16
  %119 = ptrtoint ptr %ptr_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load i32, ptr %ptr_mask.i.i, align 4
  %121 = load i32, ptr %wptr, align 4
  %and.i.i = and i32 %121, %120
  store i32 %and.i.i, ptr %wptr, align 4
  %122 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load i32, ptr %count_dw.i.i, align 4
  %dec.i.i = add i32 %123, -1
  store i32 %dec.i.i, ptr %count_dw.i.i, align 4
  %ring_free_dw.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 0, i32 10
  %124 = ptrtoint ptr %ring_free_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %ring_free_dw.i.i, align 8
  %dec4.i.i = add i32 %125, -1
  store i32 %dec4.i.i, ptr %ring_free_dw.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i.i)
  %cmp.i2.i = icmp slt i32 %dec.i.i, 1
  br i1 %cmp.i2.i, label %if.then.i3.i, label %radeon_ring_write.exit.i.radeon_ring_write.exit13.i_crit_edge

radeon_ring_write.exit.i.radeon_ring_write.exit13.i_crit_edge: ; preds = %radeon_ring_write.exit.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit13.i

if.then.i3.i:                                     ; preds = %radeon_ring_write.exit.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit13.i

radeon_ring_write.exit13.i:                       ; preds = %if.then.i3.i, %radeon_ring_write.exit.i.radeon_ring_write.exit13.i_crit_edge
  %126 = ptrtoint ptr %ring1.i.i to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load ptr, ptr %ring1.i.i, align 8
  %128 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load i32, ptr %wptr, align 4
  %inc.i6.i = add i32 %129, 1
  store i32 %inc.i6.i, ptr %wptr, align 4
  %arrayidx.i7.i = getelementptr i32, ptr %127, i32 %129
  %130 = ptrtoint ptr %arrayidx.i7.i to i32
  call void @__asan_store4_noabort(i32 %130)
  store volatile i32 1, ptr %arrayidx.i7.i, align 4
  %131 = ptrtoint ptr %ptr_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load i32, ptr %ptr_mask.i.i, align 4
  %133 = load i32, ptr %wptr, align 4
  %and.i9.i = and i32 %133, %132
  store i32 %and.i9.i, ptr %wptr, align 4
  %134 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load i32, ptr %count_dw.i.i, align 4
  %dec.i10.i = add i32 %135, -1
  store i32 %dec.i10.i, ptr %count_dw.i.i, align 4
  %136 = ptrtoint ptr %ring_free_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load i32, ptr %ring_free_dw.i.i, align 8
  %dec4.i12.i = add i32 %137, -1
  store i32 %dec4.i12.i, ptr %ring_free_dw.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i10.i)
  %cmp.i15.i = icmp slt i32 %dec.i10.i, 1
  br i1 %cmp.i15.i, label %if.then.i16.i, label %radeon_ring_write.exit13.i.radeon_ring_write.exit26.i_crit_edge

radeon_ring_write.exit13.i.radeon_ring_write.exit26.i_crit_edge: ; preds = %radeon_ring_write.exit13.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit26.i

if.then.i16.i:                                    ; preds = %radeon_ring_write.exit13.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit26.i

radeon_ring_write.exit26.i:                       ; preds = %if.then.i16.i, %radeon_ring_write.exit13.i.radeon_ring_write.exit26.i_crit_edge
  %138 = ptrtoint ptr %ring1.i.i to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load ptr, ptr %ring1.i.i, align 8
  %140 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load i32, ptr %wptr, align 4
  %inc.i19.i = add i32 %141, 1
  store i32 %inc.i19.i, ptr %wptr, align 4
  %arrayidx.i20.i = getelementptr i32, ptr %139, i32 %141
  %142 = ptrtoint ptr %arrayidx.i20.i to i32
  call void @__asan_store4_noabort(i32 %142)
  store volatile i32 0, ptr %arrayidx.i20.i, align 4
  %143 = ptrtoint ptr %ptr_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %143)
  %144 = load i32, ptr %ptr_mask.i.i, align 4
  %145 = load i32, ptr %wptr, align 4
  %and.i22.i = and i32 %145, %144
  store i32 %and.i22.i, ptr %wptr, align 4
  %146 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load i32, ptr %count_dw.i.i, align 4
  %dec.i23.i = add i32 %147, -1
  store i32 %dec.i23.i, ptr %count_dw.i.i, align 4
  %148 = ptrtoint ptr %ring_free_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load i32, ptr %ring_free_dw.i.i, align 8
  %dec4.i25.i = add i32 %149, -1
  store i32 %dec4.i25.i, ptr %ring_free_dw.i.i, align 8
  %max_hw_contexts.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 8
  %150 = ptrtoint ptr %max_hw_contexts.i to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load i32, ptr %max_hw_contexts.i, align 8
  %sub.i517 = add i32 %151, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i23.i)
  %cmp.i28.i = icmp slt i32 %dec.i23.i, 1
  br i1 %cmp.i28.i, label %if.then.i29.i, label %radeon_ring_write.exit26.i.radeon_ring_write.exit39.i_crit_edge

radeon_ring_write.exit26.i.radeon_ring_write.exit39.i_crit_edge: ; preds = %radeon_ring_write.exit26.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit39.i

if.then.i29.i:                                    ; preds = %radeon_ring_write.exit26.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit39.i

radeon_ring_write.exit39.i:                       ; preds = %if.then.i29.i, %radeon_ring_write.exit26.i.radeon_ring_write.exit39.i_crit_edge
  %152 = ptrtoint ptr %ring1.i.i to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load ptr, ptr %ring1.i.i, align 8
  %154 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load i32, ptr %wptr, align 4
  %inc.i32.i = add i32 %155, 1
  store i32 %inc.i32.i, ptr %wptr, align 4
  %arrayidx.i33.i = getelementptr i32, ptr %153, i32 %155
  %156 = ptrtoint ptr %arrayidx.i33.i to i32
  call void @__asan_store4_noabort(i32 %156)
  store volatile i32 %sub.i517, ptr %arrayidx.i33.i, align 4
  %157 = ptrtoint ptr %ptr_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %157)
  %158 = load i32, ptr %ptr_mask.i.i, align 4
  %159 = load i32, ptr %wptr, align 4
  %and.i35.i = and i32 %159, %158
  store i32 %and.i35.i, ptr %wptr, align 4
  %160 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load i32, ptr %count_dw.i.i, align 4
  %dec.i36.i = add i32 %161, -1
  store i32 %dec.i36.i, ptr %count_dw.i.i, align 4
  %162 = ptrtoint ptr %ring_free_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load i32, ptr %ring_free_dw.i.i, align 8
  %dec4.i38.i = add i32 %163, -1
  store i32 %dec4.i38.i, ptr %ring_free_dw.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i36.i)
  %cmp.i41.i = icmp slt i32 %dec.i36.i, 1
  br i1 %cmp.i41.i, label %if.then.i42.i, label %radeon_ring_write.exit39.i.radeon_ring_write.exit52.i_crit_edge

radeon_ring_write.exit39.i.radeon_ring_write.exit52.i_crit_edge: ; preds = %radeon_ring_write.exit39.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit52.i

if.then.i42.i:                                    ; preds = %radeon_ring_write.exit39.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit52.i

radeon_ring_write.exit52.i:                       ; preds = %if.then.i42.i, %radeon_ring_write.exit39.i.radeon_ring_write.exit52.i_crit_edge
  %164 = ptrtoint ptr %ring1.i.i to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %ring1.i.i, align 8
  %166 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load i32, ptr %wptr, align 4
  %inc.i45.i = add i32 %167, 1
  store i32 %inc.i45.i, ptr %wptr, align 4
  %arrayidx.i46.i = getelementptr i32, ptr %165, i32 %167
  %168 = ptrtoint ptr %arrayidx.i46.i to i32
  call void @__asan_store4_noabort(i32 %168)
  store volatile i32 65536, ptr %arrayidx.i46.i, align 4
  %169 = ptrtoint ptr %ptr_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %169)
  %170 = load i32, ptr %ptr_mask.i.i, align 4
  %171 = load i32, ptr %wptr, align 4
  %and.i48.i = and i32 %171, %170
  store i32 %and.i48.i, ptr %wptr, align 4
  %172 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load i32, ptr %count_dw.i.i, align 4
  %dec.i49.i = add i32 %173, -1
  store i32 %dec.i49.i, ptr %count_dw.i.i, align 4
  %174 = ptrtoint ptr %ring_free_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load i32, ptr %ring_free_dw.i.i, align 8
  %dec4.i51.i = add i32 %175, -1
  store i32 %dec4.i51.i, ptr %ring_free_dw.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i49.i)
  %cmp.i54.i = icmp slt i32 %dec.i49.i, 1
  br i1 %cmp.i54.i, label %if.then.i55.i, label %radeon_ring_write.exit52.i.radeon_ring_write.exit65.i_crit_edge

radeon_ring_write.exit52.i.radeon_ring_write.exit65.i_crit_edge: ; preds = %radeon_ring_write.exit52.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit65.i

if.then.i55.i:                                    ; preds = %radeon_ring_write.exit52.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit65.i

radeon_ring_write.exit65.i:                       ; preds = %if.then.i55.i, %radeon_ring_write.exit52.i.radeon_ring_write.exit65.i_crit_edge
  %176 = ptrtoint ptr %ring1.i.i to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load ptr, ptr %ring1.i.i, align 8
  %178 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load i32, ptr %wptr, align 4
  %inc.i58.i = add i32 %179, 1
  store i32 %inc.i58.i, ptr %wptr, align 4
  %arrayidx.i59.i = getelementptr i32, ptr %177, i32 %179
  %180 = ptrtoint ptr %arrayidx.i59.i to i32
  call void @__asan_store4_noabort(i32 %180)
  store volatile i32 0, ptr %arrayidx.i59.i, align 4
  %181 = ptrtoint ptr %ptr_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %181)
  %182 = load i32, ptr %ptr_mask.i.i, align 4
  %183 = load i32, ptr %wptr, align 4
  %and.i61.i = and i32 %183, %182
  store i32 %and.i61.i, ptr %wptr, align 4
  %184 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load i32, ptr %count_dw.i.i, align 4
  %dec.i62.i = add i32 %185, -1
  store i32 %dec.i62.i, ptr %count_dw.i.i, align 4
  %186 = ptrtoint ptr %ring_free_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load i32, ptr %ring_free_dw.i.i, align 8
  %dec4.i64.i = add i32 %187, -1
  store i32 %dec4.i64.i, ptr %ring_free_dw.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i62.i)
  %cmp.i67.i = icmp slt i32 %dec.i62.i, 1
  br i1 %cmp.i67.i, label %if.then.i68.i, label %radeon_ring_write.exit65.i.radeon_ring_write.exit78.i_crit_edge

radeon_ring_write.exit65.i.radeon_ring_write.exit78.i_crit_edge: ; preds = %radeon_ring_write.exit65.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit78.i

if.then.i68.i:                                    ; preds = %radeon_ring_write.exit65.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit78.i

radeon_ring_write.exit78.i:                       ; preds = %if.then.i68.i, %radeon_ring_write.exit65.i.radeon_ring_write.exit78.i_crit_edge
  %188 = ptrtoint ptr %ring1.i.i to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load ptr, ptr %ring1.i.i, align 8
  %190 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load i32, ptr %wptr, align 4
  %inc.i71.i = add i32 %191, 1
  store i32 %inc.i71.i, ptr %wptr, align 4
  %arrayidx.i72.i = getelementptr i32, ptr %189, i32 %191
  %192 = ptrtoint ptr %arrayidx.i72.i to i32
  call void @__asan_store4_noabort(i32 %192)
  store volatile i32 0, ptr %arrayidx.i72.i, align 4
  %193 = ptrtoint ptr %ptr_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %193)
  %194 = load i32, ptr %ptr_mask.i.i, align 4
  %195 = load i32, ptr %wptr, align 4
  %and.i74.i = and i32 %195, %194
  store i32 %and.i74.i, ptr %wptr, align 4
  %196 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load i32, ptr %count_dw.i.i, align 4
  %dec.i75.i = add i32 %197, -1
  store i32 %dec.i75.i, ptr %count_dw.i.i, align 4
  %198 = ptrtoint ptr %ring_free_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load i32, ptr %ring_free_dw.i.i, align 8
  %dec4.i77.i = add i32 %199, -1
  store i32 %dec4.i77.i, ptr %ring_free_dw.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i75.i)
  %cmp.i80.i = icmp slt i32 %dec.i75.i, 1
  br i1 %cmp.i80.i, label %if.then.i81.i, label %radeon_ring_write.exit78.i.radeon_ring_write.exit91.i_crit_edge

radeon_ring_write.exit78.i.radeon_ring_write.exit91.i_crit_edge: ; preds = %radeon_ring_write.exit78.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit91.i

if.then.i81.i:                                    ; preds = %radeon_ring_write.exit78.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit91.i

radeon_ring_write.exit91.i:                       ; preds = %if.then.i81.i, %radeon_ring_write.exit78.i.radeon_ring_write.exit91.i_crit_edge
  %200 = ptrtoint ptr %ring1.i.i to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load ptr, ptr %ring1.i.i, align 8
  %202 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %202)
  %203 = load i32, ptr %wptr, align 4
  %inc.i84.i = add i32 %203, 1
  store i32 %inc.i84.i, ptr %wptr, align 4
  %arrayidx.i85.i = getelementptr i32, ptr %201, i32 %203
  %204 = ptrtoint ptr %arrayidx.i85.i to i32
  call void @__asan_store4_noabort(i32 %204)
  store volatile i32 -1073606400, ptr %arrayidx.i85.i, align 4
  %205 = ptrtoint ptr %ptr_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %205)
  %206 = load i32, ptr %ptr_mask.i.i, align 4
  %207 = load i32, ptr %wptr, align 4
  %and.i87.i = and i32 %207, %206
  store i32 %and.i87.i, ptr %wptr, align 4
  %208 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %208)
  %209 = load i32, ptr %count_dw.i.i, align 4
  %dec.i88.i = add i32 %209, -1
  store i32 %dec.i88.i, ptr %count_dw.i.i, align 4
  %210 = ptrtoint ptr %ring_free_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %210)
  %211 = load i32, ptr %ring_free_dw.i.i, align 8
  %dec4.i90.i = add i32 %211, -1
  store i32 %dec4.i90.i, ptr %ring_free_dw.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i88.i)
  %cmp.i93.i = icmp slt i32 %dec.i88.i, 1
  br i1 %cmp.i93.i, label %if.then.i94.i, label %radeon_ring_write.exit91.i.radeon_ring_write.exit104.i_crit_edge

radeon_ring_write.exit91.i.radeon_ring_write.exit104.i_crit_edge: ; preds = %radeon_ring_write.exit91.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit104.i

if.then.i94.i:                                    ; preds = %radeon_ring_write.exit91.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit104.i

radeon_ring_write.exit104.i:                      ; preds = %if.then.i94.i, %radeon_ring_write.exit91.i.radeon_ring_write.exit104.i_crit_edge
  %212 = ptrtoint ptr %ring1.i.i to i32
  call void @__asan_load4_noabort(i32 %212)
  %213 = load ptr, ptr %ring1.i.i, align 8
  %214 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %214)
  %215 = load i32, ptr %wptr, align 4
  %inc.i97.i = add i32 %215, 1
  store i32 %inc.i97.i, ptr %wptr, align 4
  %arrayidx.i98.i = getelementptr i32, ptr %213, i32 %215
  %216 = ptrtoint ptr %arrayidx.i98.i to i32
  call void @__asan_store4_noabort(i32 %216)
  store volatile i32 3, ptr %arrayidx.i98.i, align 4
  %217 = ptrtoint ptr %ptr_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %217)
  %218 = load i32, ptr %ptr_mask.i.i, align 4
  %219 = load i32, ptr %wptr, align 4
  %and.i100.i = and i32 %219, %218
  store i32 %and.i100.i, ptr %wptr, align 4
  %220 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %220)
  %221 = load i32, ptr %count_dw.i.i, align 4
  %dec.i101.i = add i32 %221, -1
  store i32 %dec.i101.i, ptr %count_dw.i.i, align 4
  %222 = ptrtoint ptr %ring_free_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %222)
  %223 = load i32, ptr %ring_free_dw.i.i, align 8
  %dec4.i103.i = add i32 %223, -1
  store i32 %dec4.i103.i, ptr %ring_free_dw.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i101.i)
  %cmp.i106.i = icmp slt i32 %dec.i101.i, 1
  br i1 %cmp.i106.i, label %if.then.i107.i, label %radeon_ring_write.exit104.i.radeon_ring_write.exit117.i_crit_edge

radeon_ring_write.exit104.i.radeon_ring_write.exit117.i_crit_edge: ; preds = %radeon_ring_write.exit104.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit117.i

if.then.i107.i:                                   ; preds = %radeon_ring_write.exit104.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit117.i

radeon_ring_write.exit117.i:                      ; preds = %if.then.i107.i, %radeon_ring_write.exit104.i.radeon_ring_write.exit117.i_crit_edge
  %224 = ptrtoint ptr %ring1.i.i to i32
  call void @__asan_load4_noabort(i32 %224)
  %225 = load ptr, ptr %ring1.i.i, align 8
  %226 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %226)
  %227 = load i32, ptr %wptr, align 4
  %inc.i110.i = add i32 %227, 1
  store i32 %inc.i110.i, ptr %wptr, align 4
  %arrayidx.i111.i = getelementptr i32, ptr %225, i32 %227
  %228 = ptrtoint ptr %arrayidx.i111.i to i32
  call void @__asan_store4_noabort(i32 %228)
  store volatile i32 49152, ptr %arrayidx.i111.i, align 4
  %229 = ptrtoint ptr %ptr_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %229)
  %230 = load i32, ptr %ptr_mask.i.i, align 4
  %231 = load i32, ptr %wptr, align 4
  %and.i113.i = and i32 %231, %230
  store i32 %and.i113.i, ptr %wptr, align 4
  %232 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load i32, ptr %count_dw.i.i, align 4
  %dec.i114.i = add i32 %233, -1
  store i32 %dec.i114.i, ptr %count_dw.i.i, align 4
  %234 = ptrtoint ptr %ring_free_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %234)
  %235 = load i32, ptr %ring_free_dw.i.i, align 8
  %dec4.i116.i = add i32 %235, -1
  store i32 %dec4.i116.i, ptr %ring_free_dw.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i114.i)
  %cmp.i119.i = icmp slt i32 %dec.i114.i, 1
  br i1 %cmp.i119.i, label %if.then.i120.i, label %radeon_ring_write.exit117.i.radeon_ring_write.exit130.i_crit_edge

radeon_ring_write.exit117.i.radeon_ring_write.exit130.i_crit_edge: ; preds = %radeon_ring_write.exit117.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit130.i

if.then.i120.i:                                   ; preds = %radeon_ring_write.exit117.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit130.i

radeon_ring_write.exit130.i:                      ; preds = %if.then.i120.i, %radeon_ring_write.exit117.i.radeon_ring_write.exit130.i_crit_edge
  %236 = ptrtoint ptr %ring1.i.i to i32
  call void @__asan_load4_noabort(i32 %236)
  %237 = load ptr, ptr %ring1.i.i, align 8
  %238 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %238)
  %239 = load i32, ptr %wptr, align 4
  %inc.i123.i = add i32 %239, 1
  store i32 %inc.i123.i, ptr %wptr, align 4
  %arrayidx.i124.i = getelementptr i32, ptr %237, i32 %239
  %240 = ptrtoint ptr %arrayidx.i124.i to i32
  call void @__asan_store4_noabort(i32 %240)
  store volatile i32 57344, ptr %arrayidx.i124.i, align 4
  %241 = ptrtoint ptr %ptr_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %241)
  %242 = load i32, ptr %ptr_mask.i.i, align 4
  %243 = load i32, ptr %wptr, align 4
  %and.i126.i = and i32 %243, %242
  store i32 %and.i126.i, ptr %wptr, align 4
  %244 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %244)
  %245 = load i32, ptr %count_dw.i.i, align 4
  %dec.i127.i = add i32 %245, -1
  store i32 %dec.i127.i, ptr %count_dw.i.i, align 4
  %246 = ptrtoint ptr %ring_free_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %246)
  %247 = load i32, ptr %ring_free_dw.i.i, align 8
  %dec4.i129.i = add i32 %247, -1
  store i32 %dec4.i129.i, ptr %ring_free_dw.i.i, align 8
  tail call void @radeon_ring_unlock_commit(ptr noundef %rdev, ptr noundef %ring1, i1 noundef zeroext false) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %248 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %248)
  %249 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i.i.i = getelementptr i8, ptr %249, i32 34520
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i.i, i32 0) #14, !srcloc !678
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %250 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %250(i32 noundef 10737400) #14
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @si_default_size to i32))
  %251 = load i32, ptr @si_default_size, align 4
  %add.i518 = add i32 %251, 10
  %call2.i = tail call i32 @radeon_ring_lock(ptr noundef %rdev, ptr noundef %ring1, i32 noundef %add.i518) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2.i)
  %tobool3.not.i = icmp eq i32 %call2.i, 0
  br i1 %tobool3.not.i, label %if.end5.i, label %radeon_ring_write.exit130.i.cleanup.sink.split.i_crit_edge

radeon_ring_write.exit130.i.cleanup.sink.split.i_crit_edge: ; preds = %radeon_ring_write.exit130.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup.sink.split.i

if.end5.i:                                        ; preds = %radeon_ring_write.exit130.i
  %252 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %252)
  %253 = load i32, ptr %count_dw.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %253)
  %cmp.i133.i = icmp slt i32 %253, 1
  br i1 %cmp.i133.i, label %if.then.i134.i, label %if.end5.i.radeon_ring_write.exit144.i_crit_edge

if.end5.i.radeon_ring_write.exit144.i_crit_edge:  ; preds = %if.end5.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit144.i

if.then.i134.i:                                   ; preds = %if.end5.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit144.i

radeon_ring_write.exit144.i:                      ; preds = %if.then.i134.i, %if.end5.i.radeon_ring_write.exit144.i_crit_edge
  %254 = ptrtoint ptr %ring1.i.i to i32
  call void @__asan_load4_noabort(i32 %254)
  %255 = load ptr, ptr %ring1.i.i, align 8
  %256 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %256)
  %257 = load i32, ptr %wptr, align 4
  %inc.i137.i = add i32 %257, 1
  store i32 %inc.i137.i, ptr %wptr, align 4
  %arrayidx.i138.i = getelementptr i32, ptr %255, i32 %257
  %258 = ptrtoint ptr %arrayidx.i138.i to i32
  call void @__asan_store4_noabort(i32 %258)
  store volatile i32 -1073722880, ptr %arrayidx.i138.i, align 4
  %259 = ptrtoint ptr %ptr_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %259)
  %260 = load i32, ptr %ptr_mask.i.i, align 4
  %261 = load i32, ptr %wptr, align 4
  %and.i140.i = and i32 %261, %260
  store i32 %and.i140.i, ptr %wptr, align 4
  %262 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %262)
  %263 = load i32, ptr %count_dw.i.i, align 4
  %dec.i141.i = add i32 %263, -1
  store i32 %dec.i141.i, ptr %count_dw.i.i, align 4
  %264 = ptrtoint ptr %ring_free_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %264)
  %265 = load i32, ptr %ring_free_dw.i.i, align 8
  %dec4.i143.i = add i32 %265, -1
  store i32 %dec4.i143.i, ptr %ring_free_dw.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i141.i)
  %cmp.i146.i = icmp slt i32 %dec.i141.i, 1
  br i1 %cmp.i146.i, label %if.then.i147.i, label %radeon_ring_write.exit144.i.radeon_ring_write.exit157.i_crit_edge

radeon_ring_write.exit144.i.radeon_ring_write.exit157.i_crit_edge: ; preds = %radeon_ring_write.exit144.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit157.i

if.then.i147.i:                                   ; preds = %radeon_ring_write.exit144.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit157.i

radeon_ring_write.exit157.i:                      ; preds = %if.then.i147.i, %radeon_ring_write.exit144.i.radeon_ring_write.exit157.i_crit_edge
  %266 = ptrtoint ptr %ring1.i.i to i32
  call void @__asan_load4_noabort(i32 %266)
  %267 = load ptr, ptr %ring1.i.i, align 8
  %268 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %268)
  %269 = load i32, ptr %wptr, align 4
  %inc.i150.i = add i32 %269, 1
  store i32 %inc.i150.i, ptr %wptr, align 4
  %arrayidx.i151.i = getelementptr i32, ptr %267, i32 %269
  %270 = ptrtoint ptr %arrayidx.i151.i to i32
  call void @__asan_store4_noabort(i32 %270)
  store volatile i32 536870912, ptr %arrayidx.i151.i, align 4
  %271 = ptrtoint ptr %ptr_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %271)
  %272 = load i32, ptr %ptr_mask.i.i, align 4
  %273 = load i32, ptr %wptr, align 4
  %and.i153.i = and i32 %273, %272
  store i32 %and.i153.i, ptr %wptr, align 4
  %274 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %274)
  %275 = load i32, ptr %count_dw.i.i, align 4
  %dec.i154.i = add i32 %275, -1
  store i32 %dec.i154.i, ptr %count_dw.i.i, align 4
  %276 = ptrtoint ptr %ring_free_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %276)
  %277 = load i32, ptr %ring_free_dw.i.i, align 8
  %dec4.i156.i = add i32 %277, -1
  store i32 %dec4.i156.i, ptr %ring_free_dw.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %251)
  %cmp301.not.i = icmp eq i32 %251, 0
  br i1 %cmp301.not.i, label %radeon_ring_write.exit157.i.for.end.i_crit_edge, label %radeon_ring_write.exit157.i.for.body.i_crit_edge

radeon_ring_write.exit157.i.for.body.i_crit_edge: ; preds = %radeon_ring_write.exit157.i
  br label %for.body.i

radeon_ring_write.exit157.i.for.end.i_crit_edge:  ; preds = %radeon_ring_write.exit157.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end.i

for.body.ithread-pre-split:                       ; preds = %radeon_ring_write.exit170.i
  call void @__sanitizer_cov_trace_pc() #16
  %278 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %278)
  %.pr = load i32, ptr %count_dw.i.i, align 4
  br label %for.body.i

for.body.i:                                       ; preds = %for.body.ithread-pre-split, %radeon_ring_write.exit157.i.for.body.i_crit_edge
  %279 = phi i32 [ %.pr, %for.body.ithread-pre-split ], [ %dec.i154.i, %radeon_ring_write.exit157.i.for.body.i_crit_edge ]
  %i.0302.i = phi i32 [ %inc.i, %for.body.ithread-pre-split ], [ 0, %radeon_ring_write.exit157.i.for.body.i_crit_edge ]
  %arrayidx6.i = getelementptr [0 x i32], ptr @si_default_state, i32 0, i32 %i.0302.i
  %280 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_load4_noabort(i32 %280)
  %281 = load i32, ptr %arrayidx6.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %279)
  %cmp.i159.i = icmp slt i32 %279, 1
  br i1 %cmp.i159.i, label %if.then.i160.i, label %for.body.i.radeon_ring_write.exit170.i_crit_edge

for.body.i.radeon_ring_write.exit170.i_crit_edge: ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit170.i

if.then.i160.i:                                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit170.i

radeon_ring_write.exit170.i:                      ; preds = %if.then.i160.i, %for.body.i.radeon_ring_write.exit170.i_crit_edge
  %282 = ptrtoint ptr %ring1.i.i to i32
  call void @__asan_load4_noabort(i32 %282)
  %283 = load ptr, ptr %ring1.i.i, align 8
  %284 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %284)
  %285 = load i32, ptr %wptr, align 4
  %inc.i163.i = add i32 %285, 1
  store i32 %inc.i163.i, ptr %wptr, align 4
  %arrayidx.i164.i = getelementptr i32, ptr %283, i32 %285
  %286 = ptrtoint ptr %arrayidx.i164.i to i32
  call void @__asan_store4_noabort(i32 %286)
  store volatile i32 %281, ptr %arrayidx.i164.i, align 4
  %287 = ptrtoint ptr %ptr_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %287)
  %288 = load i32, ptr %ptr_mask.i.i, align 4
  %289 = load i32, ptr %wptr, align 4
  %and.i166.i = and i32 %289, %288
  store i32 %and.i166.i, ptr %wptr, align 4
  %290 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %290)
  %291 = load i32, ptr %count_dw.i.i, align 4
  %dec.i167.i = add i32 %291, -1
  store i32 %dec.i167.i, ptr %count_dw.i.i, align 4
  %292 = ptrtoint ptr %ring_free_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %292)
  %293 = load i32, ptr %ring_free_dw.i.i, align 8
  %dec4.i169.i = add i32 %293, -1
  store i32 %dec4.i169.i, ptr %ring_free_dw.i.i, align 8
  %inc.i = add nuw i32 %i.0302.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, %251
  br i1 %exitcond.not.i, label %radeon_ring_write.exit170.i.for.end.i_crit_edge, label %for.body.ithread-pre-split

radeon_ring_write.exit170.i.for.end.i_crit_edge:  ; preds = %radeon_ring_write.exit170.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end.i

for.end.i:                                        ; preds = %radeon_ring_write.exit170.i.for.end.i_crit_edge, %radeon_ring_write.exit157.i.for.end.i_crit_edge
  %294 = phi i32 [ %dec.i154.i, %radeon_ring_write.exit157.i.for.end.i_crit_edge ], [ %dec.i167.i, %radeon_ring_write.exit170.i.for.end.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %294)
  %cmp.i172.i = icmp slt i32 %294, 1
  br i1 %cmp.i172.i, label %if.then.i173.i, label %for.end.i.radeon_ring_write.exit183.i_crit_edge

for.end.i.radeon_ring_write.exit183.i_crit_edge:  ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit183.i

if.then.i173.i:                                   ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit183.i

radeon_ring_write.exit183.i:                      ; preds = %if.then.i173.i, %for.end.i.radeon_ring_write.exit183.i_crit_edge
  %295 = ptrtoint ptr %ring1.i.i to i32
  call void @__asan_load4_noabort(i32 %295)
  %296 = load ptr, ptr %ring1.i.i, align 8
  %297 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %297)
  %298 = load i32, ptr %wptr, align 4
  %inc.i176.i = add i32 %298, 1
  store i32 %inc.i176.i, ptr %wptr, align 4
  %arrayidx.i177.i = getelementptr i32, ptr %296, i32 %298
  %299 = ptrtoint ptr %arrayidx.i177.i to i32
  call void @__asan_store4_noabort(i32 %299)
  store volatile i32 -1073722880, ptr %arrayidx.i177.i, align 4
  %300 = ptrtoint ptr %ptr_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %300)
  %301 = load i32, ptr %ptr_mask.i.i, align 4
  %302 = load i32, ptr %wptr, align 4
  %and.i179.i = and i32 %302, %301
  store i32 %and.i179.i, ptr %wptr, align 4
  %303 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %303)
  %304 = load i32, ptr %count_dw.i.i, align 4
  %dec.i180.i = add i32 %304, -1
  store i32 %dec.i180.i, ptr %count_dw.i.i, align 4
  %305 = ptrtoint ptr %ring_free_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %305)
  %306 = load i32, ptr %ring_free_dw.i.i, align 8
  %dec4.i182.i = add i32 %306, -1
  store i32 %dec4.i182.i, ptr %ring_free_dw.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i180.i)
  %cmp.i185.i = icmp slt i32 %dec.i180.i, 1
  br i1 %cmp.i185.i, label %if.then.i186.i, label %radeon_ring_write.exit183.i.radeon_ring_write.exit196.i_crit_edge

radeon_ring_write.exit183.i.radeon_ring_write.exit196.i_crit_edge: ; preds = %radeon_ring_write.exit183.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit196.i

if.then.i186.i:                                   ; preds = %radeon_ring_write.exit183.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit196.i

radeon_ring_write.exit196.i:                      ; preds = %if.then.i186.i, %radeon_ring_write.exit183.i.radeon_ring_write.exit196.i_crit_edge
  %307 = ptrtoint ptr %ring1.i.i to i32
  call void @__asan_load4_noabort(i32 %307)
  %308 = load ptr, ptr %ring1.i.i, align 8
  %309 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %309)
  %310 = load i32, ptr %wptr, align 4
  %inc.i189.i = add i32 %310, 1
  store i32 %inc.i189.i, ptr %wptr, align 4
  %arrayidx.i190.i = getelementptr i32, ptr %308, i32 %310
  %311 = ptrtoint ptr %arrayidx.i190.i to i32
  call void @__asan_store4_noabort(i32 %311)
  store volatile i32 805306368, ptr %arrayidx.i190.i, align 4
  %312 = ptrtoint ptr %ptr_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %312)
  %313 = load i32, ptr %ptr_mask.i.i, align 4
  %314 = load i32, ptr %wptr, align 4
  %and.i192.i = and i32 %314, %313
  store i32 %and.i192.i, ptr %wptr, align 4
  %315 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %315)
  %316 = load i32, ptr %count_dw.i.i, align 4
  %dec.i193.i = add i32 %316, -1
  store i32 %dec.i193.i, ptr %count_dw.i.i, align 4
  %317 = ptrtoint ptr %ring_free_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %317)
  %318 = load i32, ptr %ring_free_dw.i.i, align 8
  %dec4.i195.i = add i32 %318, -1
  store i32 %dec4.i195.i, ptr %ring_free_dw.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i193.i)
  %cmp.i198.i = icmp slt i32 %dec.i193.i, 1
  br i1 %cmp.i198.i, label %if.then.i199.i, label %radeon_ring_write.exit196.i.radeon_ring_write.exit209.i_crit_edge

radeon_ring_write.exit196.i.radeon_ring_write.exit209.i_crit_edge: ; preds = %radeon_ring_write.exit196.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit209.i

if.then.i199.i:                                   ; preds = %radeon_ring_write.exit196.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit209.i

radeon_ring_write.exit209.i:                      ; preds = %if.then.i199.i, %radeon_ring_write.exit196.i.radeon_ring_write.exit209.i_crit_edge
  %319 = ptrtoint ptr %ring1.i.i to i32
  call void @__asan_load4_noabort(i32 %319)
  %320 = load ptr, ptr %ring1.i.i, align 8
  %321 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %321)
  %322 = load i32, ptr %wptr, align 4
  %inc.i202.i = add i32 %322, 1
  store i32 %inc.i202.i, ptr %wptr, align 4
  %arrayidx.i203.i = getelementptr i32, ptr %320, i32 %322
  %323 = ptrtoint ptr %arrayidx.i203.i to i32
  call void @__asan_store4_noabort(i32 %323)
  store volatile i32 -1073737216, ptr %arrayidx.i203.i, align 4
  %324 = ptrtoint ptr %ptr_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %324)
  %325 = load i32, ptr %ptr_mask.i.i, align 4
  %326 = load i32, ptr %wptr, align 4
  %and.i205.i = and i32 %326, %325
  store i32 %and.i205.i, ptr %wptr, align 4
  %327 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %327)
  %328 = load i32, ptr %count_dw.i.i, align 4
  %dec.i206.i = add i32 %328, -1
  store i32 %dec.i206.i, ptr %count_dw.i.i, align 4
  %329 = ptrtoint ptr %ring_free_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %329)
  %330 = load i32, ptr %ring_free_dw.i.i, align 8
  %dec4.i208.i = add i32 %330, -1
  store i32 %dec4.i208.i, ptr %ring_free_dw.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i206.i)
  %cmp.i211.i = icmp slt i32 %dec.i206.i, 1
  br i1 %cmp.i211.i, label %if.then.i212.i, label %radeon_ring_write.exit209.i.radeon_ring_write.exit222.i_crit_edge

radeon_ring_write.exit209.i.radeon_ring_write.exit222.i_crit_edge: ; preds = %radeon_ring_write.exit209.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit222.i

if.then.i212.i:                                   ; preds = %radeon_ring_write.exit209.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit222.i

radeon_ring_write.exit222.i:                      ; preds = %if.then.i212.i, %radeon_ring_write.exit209.i.radeon_ring_write.exit222.i_crit_edge
  %331 = ptrtoint ptr %ring1.i.i to i32
  call void @__asan_load4_noabort(i32 %331)
  %332 = load ptr, ptr %ring1.i.i, align 8
  %333 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %333)
  %334 = load i32, ptr %wptr, align 4
  %inc.i215.i = add i32 %334, 1
  store i32 %inc.i215.i, ptr %wptr, align 4
  %arrayidx.i216.i = getelementptr i32, ptr %332, i32 %334
  %335 = ptrtoint ptr %arrayidx.i216.i to i32
  call void @__asan_store4_noabort(i32 %335)
  store volatile i32 0, ptr %arrayidx.i216.i, align 4
  %336 = ptrtoint ptr %ptr_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %336)
  %337 = load i32, ptr %ptr_mask.i.i, align 4
  %338 = load i32, ptr %wptr, align 4
  %and.i218.i = and i32 %338, %337
  store i32 %and.i218.i, ptr %wptr, align 4
  %339 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %339)
  %340 = load i32, ptr %count_dw.i.i, align 4
  %dec.i219.i = add i32 %340, -1
  store i32 %dec.i219.i, ptr %count_dw.i.i, align 4
  %341 = ptrtoint ptr %ring_free_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %341)
  %342 = load i32, ptr %ring_free_dw.i.i, align 8
  %dec4.i221.i = add i32 %342, -1
  store i32 %dec4.i221.i, ptr %ring_free_dw.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i219.i)
  %cmp.i224.i = icmp slt i32 %dec.i219.i, 1
  br i1 %cmp.i224.i, label %if.then.i225.i, label %radeon_ring_write.exit222.i.radeon_ring_write.exit235.i_crit_edge

radeon_ring_write.exit222.i.radeon_ring_write.exit235.i_crit_edge: ; preds = %radeon_ring_write.exit222.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit235.i

if.then.i225.i:                                   ; preds = %radeon_ring_write.exit222.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit235.i

radeon_ring_write.exit235.i:                      ; preds = %if.then.i225.i, %radeon_ring_write.exit222.i.radeon_ring_write.exit235.i_crit_edge
  %343 = ptrtoint ptr %ring1.i.i to i32
  call void @__asan_load4_noabort(i32 %343)
  %344 = load ptr, ptr %ring1.i.i, align 8
  %345 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %345)
  %346 = load i32, ptr %wptr, align 4
  %inc.i228.i = add i32 %346, 1
  store i32 %inc.i228.i, ptr %wptr, align 4
  %arrayidx.i229.i = getelementptr i32, ptr %344, i32 %346
  %347 = ptrtoint ptr %arrayidx.i229.i to i32
  call void @__asan_store4_noabort(i32 %347)
  store volatile i32 -1073583872, ptr %arrayidx.i229.i, align 4
  %348 = ptrtoint ptr %ptr_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %348)
  %349 = load i32, ptr %ptr_mask.i.i, align 4
  %350 = load i32, ptr %wptr, align 4
  %and.i231.i = and i32 %350, %349
  store i32 %and.i231.i, ptr %wptr, align 4
  %351 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %351)
  %352 = load i32, ptr %count_dw.i.i, align 4
  %dec.i232.i = add i32 %352, -1
  store i32 %dec.i232.i, ptr %count_dw.i.i, align 4
  %353 = ptrtoint ptr %ring_free_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %353)
  %354 = load i32, ptr %ring_free_dw.i.i, align 8
  %dec4.i234.i = add i32 %354, -1
  store i32 %dec4.i234.i, ptr %ring_free_dw.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i232.i)
  %cmp.i237.i = icmp slt i32 %dec.i232.i, 1
  br i1 %cmp.i237.i, label %if.then.i238.i, label %radeon_ring_write.exit235.i.radeon_ring_write.exit248.i_crit_edge

radeon_ring_write.exit235.i.radeon_ring_write.exit248.i_crit_edge: ; preds = %radeon_ring_write.exit235.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit248.i

if.then.i238.i:                                   ; preds = %radeon_ring_write.exit235.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit248.i

radeon_ring_write.exit248.i:                      ; preds = %if.then.i238.i, %radeon_ring_write.exit235.i.radeon_ring_write.exit248.i_crit_edge
  %355 = ptrtoint ptr %ring1.i.i to i32
  call void @__asan_load4_noabort(i32 %355)
  %356 = load ptr, ptr %ring1.i.i, align 8
  %357 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %357)
  %358 = load i32, ptr %wptr, align 4
  %inc.i241.i = add i32 %358, 1
  store i32 %inc.i241.i, ptr %wptr, align 4
  %arrayidx.i242.i = getelementptr i32, ptr %356, i32 %358
  %359 = ptrtoint ptr %arrayidx.i242.i to i32
  call void @__asan_store4_noabort(i32 %359)
  store volatile i32 790, ptr %arrayidx.i242.i, align 4
  %360 = ptrtoint ptr %ptr_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %360)
  %361 = load i32, ptr %ptr_mask.i.i, align 4
  %362 = load i32, ptr %wptr, align 4
  %and.i244.i = and i32 %362, %361
  store i32 %and.i244.i, ptr %wptr, align 4
  %363 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %363)
  %364 = load i32, ptr %count_dw.i.i, align 4
  %dec.i245.i = add i32 %364, -1
  store i32 %dec.i245.i, ptr %count_dw.i.i, align 4
  %365 = ptrtoint ptr %ring_free_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %365)
  %366 = load i32, ptr %ring_free_dw.i.i, align 8
  %dec4.i247.i = add i32 %366, -1
  store i32 %dec4.i247.i, ptr %ring_free_dw.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i245.i)
  %cmp.i250.i = icmp slt i32 %dec.i245.i, 1
  br i1 %cmp.i250.i, label %if.then.i251.i, label %radeon_ring_write.exit248.i.radeon_ring_write.exit261.i_crit_edge

radeon_ring_write.exit248.i.radeon_ring_write.exit261.i_crit_edge: ; preds = %radeon_ring_write.exit248.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit261.i

if.then.i251.i:                                   ; preds = %radeon_ring_write.exit248.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit261.i

radeon_ring_write.exit261.i:                      ; preds = %if.then.i251.i, %radeon_ring_write.exit248.i.radeon_ring_write.exit261.i_crit_edge
  %367 = ptrtoint ptr %ring1.i.i to i32
  call void @__asan_load4_noabort(i32 %367)
  %368 = load ptr, ptr %ring1.i.i, align 8
  %369 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %369)
  %370 = load i32, ptr %wptr, align 4
  %inc.i254.i = add i32 %370, 1
  store i32 %inc.i254.i, ptr %wptr, align 4
  %arrayidx.i255.i = getelementptr i32, ptr %368, i32 %370
  %371 = ptrtoint ptr %arrayidx.i255.i to i32
  call void @__asan_store4_noabort(i32 %371)
  store volatile i32 14, ptr %arrayidx.i255.i, align 4
  %372 = ptrtoint ptr %ptr_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %372)
  %373 = load i32, ptr %ptr_mask.i.i, align 4
  %374 = load i32, ptr %wptr, align 4
  %and.i257.i = and i32 %374, %373
  store i32 %and.i257.i, ptr %wptr, align 4
  %375 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %375)
  %376 = load i32, ptr %count_dw.i.i, align 4
  %dec.i258.i = add i32 %376, -1
  store i32 %dec.i258.i, ptr %count_dw.i.i, align 4
  %377 = ptrtoint ptr %ring_free_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %377)
  %378 = load i32, ptr %ring_free_dw.i.i, align 8
  %dec4.i260.i = add i32 %378, -1
  store i32 %dec4.i260.i, ptr %ring_free_dw.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i258.i)
  %cmp.i263.i = icmp slt i32 %dec.i258.i, 1
  br i1 %cmp.i263.i, label %if.then.i264.i, label %radeon_ring_write.exit261.i.radeon_ring_write.exit274.i_crit_edge

radeon_ring_write.exit261.i.radeon_ring_write.exit274.i_crit_edge: ; preds = %radeon_ring_write.exit261.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit274.i

if.then.i264.i:                                   ; preds = %radeon_ring_write.exit261.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit274.i

radeon_ring_write.exit274.i:                      ; preds = %if.then.i264.i, %radeon_ring_write.exit261.i.radeon_ring_write.exit274.i_crit_edge
  %379 = ptrtoint ptr %ring1.i.i to i32
  call void @__asan_load4_noabort(i32 %379)
  %380 = load ptr, ptr %ring1.i.i, align 8
  %381 = ptrtoint ptr %wptr to i32
  call void @__asan_load4_noabort(i32 %381)
  %382 = load i32, ptr %wptr, align 4
  %inc.i267.i = add i32 %382, 1
  store i32 %inc.i267.i, ptr %wptr, align 4
  %arrayidx.i268.i = getelementptr i32, ptr %380, i32 %382
  %383 = ptrtoint ptr %arrayidx.i268.i to i32
  call void @__asan_store4_noabort(i32 %383)
  store volatile i32 16, ptr %arrayidx.i268.i, align 4
  %384 = ptrtoint ptr %ptr_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %384)
  %385 = load i32, ptr %ptr_mask.i.i, align 4
  %386 = load i32, ptr %wptr, align 4
  %and.i270.i = and i32 %386, %385
  store i32 %and.i270.i, ptr %wptr, align 4
  %387 = ptrtoint ptr %count_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %387)
  %388 = load i32, ptr %count_dw.i.i, align 4
  %dec.i271.i = add i32 %388, -1
  store i32 %dec.i271.i, ptr %count_dw.i.i, align 4
  %389 = ptrtoint ptr %ring_free_dw.i.i to i32
  call void @__asan_load4_noabort(i32 %389)
  %390 = load i32, ptr %ring_free_dw.i.i, align 8
  %dec4.i273.i = add i32 %390, -1
  store i32 %dec4.i273.i, ptr %ring_free_dw.i.i, align 8
  tail call void @radeon_ring_unlock_commit(ptr noundef %rdev, ptr noundef %ring1, i1 noundef zeroext false) #14
  br label %for.body9.i

for.body9.i:                                      ; preds = %radeon_ring_write.exit300.i.for.body9.i_crit_edge, %radeon_ring_write.exit274.i
  %i.1303.i = phi i32 [ 0, %radeon_ring_write.exit274.i ], [ %inc14.i, %radeon_ring_write.exit300.i.for.body9.i_crit_edge ]
  %arrayidx11.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %i.1303.i
  %call12.i = tail call i32 @radeon_ring_lock(ptr noundef %rdev, ptr noundef %arrayidx11.i, i32 noundef 2) #14
  %count_dw.i275.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %i.1303.i, i32 11
  %391 = ptrtoint ptr %count_dw.i275.i to i32
  call void @__asan_load4_noabort(i32 %391)
  %392 = load i32, ptr %count_dw.i275.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %392)
  %cmp.i276.i = icmp slt i32 %392, 1
  br i1 %cmp.i276.i, label %if.then.i277.i, label %for.body9.i.radeon_ring_write.exit287.i_crit_edge

for.body9.i.radeon_ring_write.exit287.i_crit_edge: ; preds = %for.body9.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit287.i

if.then.i277.i:                                   ; preds = %for.body9.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit287.i

radeon_ring_write.exit287.i:                      ; preds = %if.then.i277.i, %for.body9.i.radeon_ring_write.exit287.i_crit_edge
  %ring1.i278.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %i.1303.i, i32 2
  %393 = ptrtoint ptr %ring1.i278.i to i32
  call void @__asan_load4_noabort(i32 %393)
  %394 = load ptr, ptr %ring1.i278.i, align 8
  %wptr.i279.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %i.1303.i, i32 7
  %395 = ptrtoint ptr %wptr.i279.i to i32
  call void @__asan_load4_noabort(i32 %395)
  %396 = load i32, ptr %wptr.i279.i, align 4
  %inc.i280.i = add i32 %396, 1
  store i32 %inc.i280.i, ptr %wptr.i279.i, align 4
  %arrayidx.i281.i = getelementptr i32, ptr %394, i32 %396
  %397 = ptrtoint ptr %arrayidx.i281.i to i32
  call void @__asan_store4_noabort(i32 %397)
  store volatile i32 -1073737214, ptr %arrayidx.i281.i, align 4
  %ptr_mask.i282.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %i.1303.i, i32 16
  %398 = ptrtoint ptr %ptr_mask.i282.i to i32
  call void @__asan_load4_noabort(i32 %398)
  %399 = load i32, ptr %ptr_mask.i282.i, align 4
  %400 = load i32, ptr %wptr.i279.i, align 4
  %and.i283.i = and i32 %400, %399
  store i32 %and.i283.i, ptr %wptr.i279.i, align 4
  %401 = ptrtoint ptr %count_dw.i275.i to i32
  call void @__asan_load4_noabort(i32 %401)
  %402 = load i32, ptr %count_dw.i275.i, align 4
  %dec.i284.i = add i32 %402, -1
  store i32 %dec.i284.i, ptr %count_dw.i275.i, align 4
  %ring_free_dw.i285.i = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 %i.1303.i, i32 10
  %403 = ptrtoint ptr %ring_free_dw.i285.i to i32
  call void @__asan_load4_noabort(i32 %403)
  %404 = load i32, ptr %ring_free_dw.i285.i, align 8
  %dec4.i286.i = add i32 %404, -1
  store i32 %dec4.i286.i, ptr %ring_free_dw.i285.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %dec.i284.i)
  %cmp.i289.i = icmp slt i32 %dec.i284.i, 1
  br i1 %cmp.i289.i, label %if.then.i290.i, label %radeon_ring_write.exit287.i.radeon_ring_write.exit300.i_crit_edge

radeon_ring_write.exit287.i.radeon_ring_write.exit300.i_crit_edge: ; preds = %radeon_ring_write.exit287.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %radeon_ring_write.exit300.i

if.then.i290.i:                                   ; preds = %radeon_ring_write.exit287.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.70) #14
  br label %radeon_ring_write.exit300.i

radeon_ring_write.exit300.i:                      ; preds = %if.then.i290.i, %radeon_ring_write.exit287.i.radeon_ring_write.exit300.i_crit_edge
  %405 = ptrtoint ptr %ring1.i278.i to i32
  call void @__asan_load4_noabort(i32 %405)
  %406 = load ptr, ptr %ring1.i278.i, align 8
  %407 = ptrtoint ptr %wptr.i279.i to i32
  call void @__asan_load4_noabort(i32 %407)
  %408 = load i32, ptr %wptr.i279.i, align 4
  %inc.i293.i = add i32 %408, 1
  store i32 %inc.i293.i, ptr %wptr.i279.i, align 4
  %arrayidx.i294.i = getelementptr i32, ptr %406, i32 %408
  %409 = ptrtoint ptr %arrayidx.i294.i to i32
  call void @__asan_store4_noabort(i32 %409)
  store volatile i32 0, ptr %arrayidx.i294.i, align 4
  %410 = ptrtoint ptr %ptr_mask.i282.i to i32
  call void @__asan_load4_noabort(i32 %410)
  %411 = load i32, ptr %ptr_mask.i282.i, align 4
  %412 = load i32, ptr %wptr.i279.i, align 4
  %and.i296.i = and i32 %412, %411
  store i32 %and.i296.i, ptr %wptr.i279.i, align 4
  %413 = ptrtoint ptr %count_dw.i275.i to i32
  call void @__asan_load4_noabort(i32 %413)
  %414 = load i32, ptr %count_dw.i275.i, align 4
  %dec.i297.i = add i32 %414, -1
  store i32 %dec.i297.i, ptr %count_dw.i275.i, align 4
  %415 = ptrtoint ptr %ring_free_dw.i285.i to i32
  call void @__asan_load4_noabort(i32 %415)
  %416 = load i32, ptr %ring_free_dw.i285.i, align 8
  %dec4.i299.i = add i32 %416, -1
  store i32 %dec4.i299.i, ptr %ring_free_dw.i285.i, align 8
  tail call void @radeon_ring_unlock_commit(ptr noundef %rdev, ptr noundef %arrayidx11.i, i1 noundef zeroext false) #14
  %inc14.i = add nuw nsw i32 %i.1303.i, 1
  %exitcond304.not.i = icmp eq i32 %inc14.i, 3
  br i1 %exitcond304.not.i, label %radeon_ring_write.exit300.i.si_cp_start.exit_crit_edge, label %radeon_ring_write.exit300.i.for.body9.i_crit_edge

radeon_ring_write.exit300.i.for.body9.i_crit_edge: ; preds = %radeon_ring_write.exit300.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body9.i

radeon_ring_write.exit300.i.si_cp_start.exit_crit_edge: ; preds = %radeon_ring_write.exit300.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_cp_start.exit

cleanup.sink.split.i:                             ; preds = %radeon_ring_write.exit130.i.cleanup.sink.split.i_crit_edge, %if.end.cleanup.sink.split.i_crit_edge
  %call2.sink.i = phi i32 [ %call.i, %if.end.cleanup.sink.split.i_crit_edge ], [ %call2.i, %radeon_ring_write.exit130.i.cleanup.sink.split.i_crit_edge ]
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.179, i32 noundef %call2.sink.i) #14
  br label %si_cp_start.exit

si_cp_start.exit:                                 ; preds = %cleanup.sink.split.i, %radeon_ring_write.exit300.i.si_cp_start.exit_crit_edge
  %ready = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 0, i32 17
  %417 = ptrtoint ptr %ready to i32
  call void @__asan_store1_noabort(i32 %417)
  store i8 1, ptr %ready, align 8
  %ready207 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 1, i32 17
  %418 = ptrtoint ptr %ready207 to i32
  call void @__asan_store1_noabort(i32 %418)
  store i8 1, ptr %ready207, align 8
  %ready210 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 2, i32 17
  %419 = ptrtoint ptr %ready210 to i32
  call void @__asan_store1_noabort(i32 %419)
  store i8 1, ptr %ready210, align 8
  %asic = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 56
  %420 = ptrtoint ptr %asic to i32
  call void @__asan_load4_noabort(i32 %420)
  %421 = load ptr, ptr %asic, align 8
  %ring211 = getelementptr inbounds %struct.radeon_asic, ptr %421, i32 0, i32 14
  %422 = ptrtoint ptr %ring211 to i32
  call void @__asan_load4_noabort(i32 %422)
  %423 = load ptr, ptr %ring211, align 4
  %ring_test = getelementptr inbounds %struct.radeon_asic_ring, ptr %423, i32 0, i32 10
  %424 = ptrtoint ptr %ring_test to i32
  call void @__asan_load4_noabort(i32 %424)
  %425 = load ptr, ptr %ring_test, align 4
  %call215 = tail call i32 %425(ptr noundef %rdev, ptr noundef %ring1) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call215)
  %tobool216.not = icmp eq i32 %call215, 0
  br i1 %tobool216.not, label %if.end227, label %if.then217

if.then217:                                       ; preds = %si_cp_start.exit
  call void @__sanitizer_cov_trace_pc() #16
  %426 = ptrtoint ptr %ready to i32
  call void @__asan_store1_noabort(i32 %426)
  store i8 0, ptr %ready, align 8
  %427 = ptrtoint ptr %ready207 to i32
  call void @__asan_store1_noabort(i32 %427)
  store i8 0, ptr %ready207, align 8
  %428 = ptrtoint ptr %ready210 to i32
  call void @__asan_store1_noabort(i32 %428)
  store i8 0, ptr %ready210, align 8
  br label %cleanup

if.end227:                                        ; preds = %si_cp_start.exit
  %429 = ptrtoint ptr %asic to i32
  call void @__asan_load4_noabort(i32 %429)
  %430 = load ptr, ptr %asic, align 8
  %arrayidx230 = getelementptr %struct.radeon_asic, ptr %430, i32 0, i32 14, i32 1
  %431 = ptrtoint ptr %arrayidx230 to i32
  call void @__asan_load4_noabort(i32 %431)
  %432 = load ptr, ptr %arrayidx230, align 4
  %ring_test231 = getelementptr inbounds %struct.radeon_asic_ring, ptr %432, i32 0, i32 10
  %433 = ptrtoint ptr %ring_test231 to i32
  call void @__asan_load4_noabort(i32 %433)
  %434 = load ptr, ptr %ring_test231, align 4
  %call234 = tail call i32 %434(ptr noundef %rdev, ptr noundef %arrayidx61) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call234)
  %tobool235.not = icmp eq i32 %call234, 0
  br i1 %tobool235.not, label %if.end227.if.end240_crit_edge, label %if.then236

if.end227.if.end240_crit_edge:                    ; preds = %if.end227
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end240

if.then236:                                       ; preds = %if.end227
  call void @__sanitizer_cov_trace_pc() #16
  %435 = ptrtoint ptr %ready207 to i32
  call void @__asan_store1_noabort(i32 %435)
  store i8 0, ptr %ready207, align 8
  br label %if.end240

if.end240:                                        ; preds = %if.then236, %if.end227.if.end240_crit_edge
  %436 = ptrtoint ptr %asic to i32
  call void @__asan_load4_noabort(i32 %436)
  %437 = load ptr, ptr %asic, align 8
  %arrayidx243 = getelementptr %struct.radeon_asic, ptr %437, i32 0, i32 14, i32 2
  %438 = ptrtoint ptr %arrayidx243 to i32
  call void @__asan_load4_noabort(i32 %438)
  %439 = load ptr, ptr %arrayidx243, align 4
  %ring_test244 = getelementptr inbounds %struct.radeon_asic_ring, ptr %439, i32 0, i32 10
  %440 = ptrtoint ptr %ring_test244 to i32
  call void @__asan_load4_noabort(i32 %440)
  %441 = load ptr, ptr %ring_test244, align 4
  %call247 = tail call i32 %441(ptr noundef %rdev, ptr noundef %arrayidx132) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call247)
  %tobool248.not = icmp eq i32 %call247, 0
  br i1 %tobool248.not, label %if.end240.if.end253_crit_edge, label %if.then249

if.end240.if.end253_crit_edge:                    ; preds = %if.end240
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end253

if.then249:                                       ; preds = %if.end240
  call void @__sanitizer_cov_trace_pc() #16
  %442 = ptrtoint ptr %ready210 to i32
  call void @__asan_store1_noabort(i32 %442)
  store i8 0, ptr %ready210, align 8
  br label %if.end253

if.end253:                                        ; preds = %if.then249, %if.end240.if.end253_crit_edge
  %443 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %443)
  %444 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %444, i32 49576
  %445 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %446 = or i32 %445, 6144
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %447 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %447)
  %448 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i21.i = getelementptr i8, ptr %448, i32 49576
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i21.i, i32 %446) #14, !srcloc !678
  %449 = ptrtoint ptr %asic to i32
  call void @__asan_load4_noabort(i32 %449)
  %450 = load ptr, ptr %asic, align 8
  %copy_ring_index = getelementptr inbounds %struct.radeon_asic, ptr %450, i32 0, i32 17, i32 5
  %451 = ptrtoint ptr %copy_ring_index to i32
  call void @__asan_load4_noabort(i32 %451)
  %452 = load i32, ptr %copy_ring_index, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %452)
  %cmp255 = icmp eq i32 %452, 0
  br i1 %cmp255, label %if.then257, label %if.end253.cleanup_crit_edge

if.end253.cleanup_crit_edge:                      ; preds = %if.end253
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.then257:                                       ; preds = %if.end253
  call void @__sanitizer_cov_trace_pc() #16
  %real_vram_size = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 42, i32 11
  %453 = ptrtoint ptr %real_vram_size to i32
  call void @__asan_load8_noabort(i32 %453)
  %454 = load i64, ptr %real_vram_size, align 8
  tail call void @radeon_ttm_set_active_vram_size(ptr noundef %rdev, i64 noundef %454) #14
  br label %cleanup

cleanup:                                          ; preds = %if.then257, %if.end253.cleanup_crit_edge, %if.then217
  ret i32 %call215
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @cayman_dma_resume(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @si_uvd_resume(ptr noundef %rdev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %has_uvd = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 93
  %0 = ptrtoint ptr %has_uvd to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %has_uvd, align 4, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %tobool.not = icmp eq i8 %1, 0
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %lor.lhs.false

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

lor.lhs.false:                                    ; preds = %entry
  %ring_size = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 5, i32 9
  %2 = ptrtoint ptr %ring_size to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %ring_size, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %tobool2.not = icmp eq i32 %3, 0
  br i1 %tobool2.not, label %lor.lhs.false.cleanup_crit_edge, label %if.end

lor.lhs.false.cleanup_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end:                                           ; preds = %lor.lhs.false
  %arrayidx = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 5
  %call = tail call i32 @radeon_ring_init(ptr noundef %rdev, ptr noundef %arrayidx, i32 noundef %3, i32 noundef 0, i32 noundef 15359) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool6.not = icmp eq i32 %call, 0
  br i1 %tobool6.not, label %if.end8, label %do.end

do.end:                                           ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  %4 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %5, ptr noundef nonnull @.str.180, i32 noundef %call) #18
  br label %cleanup

if.end8:                                          ; preds = %if.end
  %call9 = tail call i32 @uvd_v1_0_init(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call9)
  %tobool10.not = icmp eq i32 %call9, 0
  br i1 %tobool10.not, label %if.end8.cleanup_crit_edge, label %do.end14

if.end8.cleanup_crit_edge:                        ; preds = %if.end8
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end14:                                         ; preds = %if.end8
  call void @__sanitizer_cov_trace_pc() #16
  %6 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %7, ptr noundef nonnull @.str.183, i32 noundef %call9) #18
  br label %cleanup

cleanup:                                          ; preds = %do.end14, %if.end8.cleanup_crit_edge, %do.end, %lor.lhs.false.cleanup_crit_edge, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @si_vce_resume(ptr noundef %rdev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %has_vce = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 94
  %0 = ptrtoint ptr %has_vce to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %has_vce, align 1, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %tobool.not = icmp eq i8 %1, 0
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %lor.lhs.false

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

lor.lhs.false:                                    ; preds = %entry
  %ring_size = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 6, i32 9
  %2 = ptrtoint ptr %ring_size to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %ring_size, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %tobool2.not = icmp eq i32 %3, 0
  br i1 %tobool2.not, label %lor.lhs.false.cleanup_crit_edge, label %if.end

lor.lhs.false.cleanup_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

if.end:                                           ; preds = %lor.lhs.false
  %arrayidx = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 6
  %call = tail call i32 @radeon_ring_init(ptr noundef %rdev, ptr noundef %arrayidx, i32 noundef %3, i32 noundef 0, i32 noundef 0) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool6.not = icmp eq i32 %call, 0
  br i1 %tobool6.not, label %if.end8, label %do.end

do.end:                                           ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  %4 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %5, ptr noundef nonnull @.str.185, i32 noundef %call) #18
  br label %cleanup

if.end8:                                          ; preds = %if.end
  %arrayidx10 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 7
  %ring_size11 = getelementptr %struct.radeon_device, ptr %rdev, i32 0, i32 52, i32 7, i32 9
  %6 = ptrtoint ptr %ring_size11 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %ring_size11, align 4
  %call12 = tail call i32 @radeon_ring_init(ptr noundef %rdev, ptr noundef %arrayidx10, i32 noundef %7, i32 noundef 0, i32 noundef 0) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call12)
  %tobool13.not = icmp eq i32 %call12, 0
  br i1 %tobool13.not, label %if.end19, label %do.end17

do.end17:                                         ; preds = %if.end8
  call void @__sanitizer_cov_trace_pc() #16
  %8 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %9, ptr noundef nonnull @.str.185, i32 noundef %call12) #18
  br label %cleanup

if.end19:                                         ; preds = %if.end8
  %call20 = tail call i32 @vce_v1_0_init(ptr noundef %rdev) #14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call20)
  %tobool21.not = icmp eq i32 %call20, 0
  br i1 %tobool21.not, label %if.end19.cleanup_crit_edge, label %do.end25

if.end19.cleanup_crit_edge:                       ; preds = %if.end19
  call void @__sanitizer_cov_trace_pc() #16
  br label %cleanup

do.end25:                                         ; preds = %if.end19
  call void @__sanitizer_cov_trace_pc() #16
  %10 = ptrtoint ptr %rdev to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %rdev, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %11, ptr noundef nonnull @.str.190, i32 noundef %call20) #18
  br label %cleanup

cleanup:                                          ; preds = %do.end25, %if.end19.cleanup_crit_edge, %do.end17, %do.end, %lor.lhs.false.cleanup_crit_edge, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @radeon_ib_pool_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @radeon_vm_manager_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @radeon_audio_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @pcie_get_speed_cap(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @pcie_capability_read_word(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @pcie_capability_write_word(ptr noundef, i32 noundef, i16 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @rv370_pcie_rreg(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @msleep(i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @rv370_pcie_wreg(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @eg_pif_phy0_rreg(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @eg_pif_phy0_wreg(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @eg_pif_phy1_rreg(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @eg_pif_phy1_wreg(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @pcie_capability_read_dword(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @rv515_vga_render_disable(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @radeon_gart_table_vram_pin(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @evergreen_fix_pci_max_read_req_size(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @si_get_cu_active_bitmap(ptr nocapture noundef readonly %rdev, i32 noundef %se, i32 noundef %sh) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %sh)
  %cmp1.i = icmp eq i32 %sh, -1
  %0 = and i32 %sh, %se
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %0)
  %1 = icmp eq i32 %0, -1
  br i1 %1, label %entry.si_select_se_sh.exit_crit_edge, label %if.else.i

entry.si_select_se_sh.exit_crit_edge:             ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_select_se_sh.exit

if.else.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %se)
  %cmp.i = icmp eq i32 %se, -1
  br i1 %cmp.i, label %if.then3.i, label %if.else6.i

if.then3.i:                                       ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #16
  %shl.i = shl i32 %sh, 8
  %or5.i = or i32 %shl.i, -1073741824
  br label %si_select_se_sh.exit

if.else6.i:                                       ; preds = %if.else.i
  br i1 %cmp1.i, label %if.then8.i, label %if.else12.i

if.then8.i:                                       ; preds = %if.else6.i
  call void @__sanitizer_cov_trace_pc() #16
  %shl9.i = shl i32 %se, 16
  %or11.i = or i32 %shl9.i, 1610612736
  br label %si_select_se_sh.exit

if.else12.i:                                      ; preds = %if.else6.i
  call void @__sanitizer_cov_trace_pc() #16
  %shl13.i = shl i32 %sh, 8
  %shl14.i = shl i32 %se, 16
  %or15.i = or i32 %shl14.i, %shl13.i
  %or16.i = or i32 %or15.i, 1073741824
  br label %si_select_se_sh.exit

si_select_se_sh.exit:                             ; preds = %if.else12.i, %if.then8.i, %if.then3.i, %entry.si_select_se_sh.exit_crit_edge
  %data.0.i = phi i32 [ %or5.i, %if.then3.i ], [ %or11.i, %if.then8.i ], [ %or16.i, %if.else12.i ], [ -536870912, %entry.si_select_se_sh.exit_crit_edge ]
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %2 = tail call i32 @llvm.bswap.i32(i32 %data.0.i) #14
  %rmmio.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %3 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %4, i32 32812
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i, i32 %2) #14, !srcloc !678
  %5 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i = getelementptr i8, ptr %6, i32 35260
  %7 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %8 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i18 = getelementptr i8, ptr %9, i32 35264
  %10 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i18) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %11 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i21 = getelementptr i8, ptr %12, i32 32812
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i21, i32 224) #14, !srcloc !678
  %max_cu_per_sh = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 5, i32 0, i32 2
  %13 = ptrtoint ptr %max_cu_per_sh to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %max_cu_per_sh, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %14)
  %cmp22.not = icmp eq i32 %14, 0
  br i1 %cmp22.not, label %si_select_se_sh.exit.for.end_crit_edge, label %si_select_se_sh.exit.for.body_crit_edge

si_select_se_sh.exit.for.body_crit_edge:          ; preds = %si_select_se_sh.exit
  br label %for.body

si_select_se_sh.exit.for.end_crit_edge:           ; preds = %si_select_se_sh.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end

for.body:                                         ; preds = %for.body.for.body_crit_edge, %si_select_se_sh.exit.for.body_crit_edge
  %i.024 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %si_select_se_sh.exit.for.body_crit_edge ]
  %mask.023 = phi i32 [ %or2, %for.body.for.body_crit_edge ], [ 0, %si_select_se_sh.exit.for.body_crit_edge ]
  %shl = shl i32 %mask.023, 1
  %or2 = or i32 %shl, 1
  %inc = add nuw i32 %i.024, 1
  %exitcond.not = icmp eq i32 %inc, %14
  br i1 %exitcond.not, label %for.body.for.end_crit_edge, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end

for.end:                                          ; preds = %for.body.for.end_crit_edge, %si_select_se_sh.exit.for.end_crit_edge
  %mask.0.lcssa = phi i32 [ 0, %si_select_se_sh.exit.for.end_crit_edge ], [ %or2, %for.body.for.end_crit_edge ]
  %15 = or i32 %10, %7
  %16 = tail call i32 @llvm.bswap.i32(i32 %15)
  %shr = lshr i32 %16, 16
  %neg = xor i32 %shr, -1
  %and3 = and i32 %mask.0.lcssa, %neg
  ret i32 %and3
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @__sw_hweight32(i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @uvd_v2_2_resume(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @radeon_vce_resume(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vce_v1_0_resume(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @r600_ih_ring_alloc(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @r600_ih_ring_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @pci_set_master(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_ucode_print_rlc_hdr(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @si_update_cg(ptr noundef %rdev, i32 noundef %block, i1 noundef zeroext %enable) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %and = and i32 %block, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.if.end3_crit_edge, label %if.then

entry.if.end3_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end3

if.then:                                          ; preds = %entry
  tail call fastcc void @si_enable_gui_idle_interrupt(ptr noundef %rdev, i1 noundef zeroext false)
  br i1 %enable, label %if.then2, label %if.else

if.then2:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  tail call fastcc void @si_enable_mgcg(ptr noundef %rdev, i1 noundef zeroext true)
  tail call fastcc void @si_enable_cgcg(ptr noundef %rdev, i1 noundef zeroext true)
  br label %if.end

if.else:                                          ; preds = %if.then
  %rmmio.i.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %0 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %1, i32 50180
  %2 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #14, !srcloc !674
  %3 = tail call i32 @llvm.bswap.i32(i32 %2) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  tail call fastcc void @si_enable_gui_idle_interrupt(ptr noundef %rdev, i1 noundef zeroext false) #14
  %4 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i59.i = getelementptr i8, ptr %5, i32 39520
  %6 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i59.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %7 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i64.i = getelementptr i8, ptr %8, i32 39520
  %9 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i64.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %10 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i69.i = getelementptr i8, ptr %11, i32 39520
  %12 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i69.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %13 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i74.i = getelementptr i8, ptr %14, i32 39520
  %15 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i74.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and7.i = and i32 %3, -4
  call void @__sanitizer_cov_trace_cmp4(i32 %3, i32 %and7.i)
  %cmp.not.i = icmp eq i32 %3, %and7.i
  br i1 %cmp.not.i, label %if.else.si_enable_cgcg.exit_crit_edge, label %if.then8.i

if.else.si_enable_cgcg.exit_crit_edge:            ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_enable_cgcg.exit

if.then8.i:                                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %16 = tail call i32 @llvm.bswap.i32(i32 %and7.i) #14
  %17 = ptrtoint ptr %rmmio.i.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %rmmio.i.i, align 4
  %add.ptr.i79.i = getelementptr i8, ptr %18, i32 50180
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i79.i, i32 %16) #14, !srcloc !678
  br label %si_enable_cgcg.exit

si_enable_cgcg.exit:                              ; preds = %if.then8.i, %if.else.si_enable_cgcg.exit_crit_edge
  tail call fastcc void @si_enable_mgcg(ptr noundef %rdev, i1 noundef zeroext false)
  br label %if.end

if.end:                                           ; preds = %si_enable_cgcg.exit, %if.then2
  %rmmio.i.i59 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %19 = ptrtoint ptr %rmmio.i.i59 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %rmmio.i.i59, align 4
  %add.ptr.i.i60 = getelementptr i8, ptr %20, i32 49576
  %21 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i60) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %22 = or i32 %21, 6144
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %23 = ptrtoint ptr %rmmio.i.i59 to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %rmmio.i.i59, align 4
  %add.ptr.i21.i = getelementptr i8, ptr %24, i32 49576
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i21.i, i32 %22) #14, !srcloc !678
  br label %if.end3

if.end3:                                          ; preds = %if.end, %entry.if.end3_crit_edge
  %and4 = and i32 %block, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4)
  %tobool5.not = icmp eq i32 %and4, 0
  br i1 %tobool5.not, label %if.end3.if.end9_crit_edge, label %if.then6

if.end3.if.end9_crit_edge:                        ; preds = %if.end3
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end9

if.then6:                                         ; preds = %if.end3
  %rmmio.i.i61 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %cg_flags.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 109
  br label %for.body.i

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %if.then6
  %i.022.i = phi i32 [ 0, %if.then6 ], [ %inc.i, %for.inc.i.for.body.i_crit_edge ]
  %arrayidx.i = getelementptr [9 x i32], ptr @mc_cg_registers, i32 0, i32 %i.022.i
  %25 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %arrayidx.i, align 4
  %27 = ptrtoint ptr %rmmio.i.i61 to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %rmmio.i.i61, align 4
  %add.ptr.i.i62 = getelementptr i8, ptr %28, i32 %26
  %29 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i62) #14, !srcloc !674
  %30 = tail call i32 @llvm.bswap.i32(i32 %29) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  br i1 %enable, label %land.lhs.true.i, label %for.body.i.if.else.i_crit_edge

for.body.i.if.else.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else.i

land.lhs.true.i:                                  ; preds = %for.body.i
  %31 = ptrtoint ptr %cg_flags.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %cg_flags.i, align 4
  %and.i = and i32 %32, 512
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool1.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool1.not.i, label %land.lhs.true.i.if.else.i_crit_edge, label %if.then.i

land.lhs.true.i.if.else.i_crit_edge:              ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else.i

if.then.i:                                        ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #16
  %or.i = or i32 %30, 262144
  br label %if.end.i

if.else.i:                                        ; preds = %land.lhs.true.i.if.else.i_crit_edge, %for.body.i.if.else.i_crit_edge
  %and2.i = and i32 %30, -262145
  br label %if.end.i

if.end.i:                                         ; preds = %if.else.i, %if.then.i
  %data.0.i = phi i32 [ %or.i, %if.then.i ], [ %and2.i, %if.else.i ]
  call void @__sanitizer_cov_trace_cmp4(i32 %data.0.i, i32 %30)
  %cmp3.not.i = icmp eq i32 %data.0.i, %30
  br i1 %cmp3.not.i, label %if.end.i.for.inc.i_crit_edge, label %do.body.i.i

if.end.i.for.inc.i_crit_edge:                     ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc.i

do.body.i.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %33 = tail call i32 @llvm.bswap.i32(i32 %data.0.i) #14
  %34 = ptrtoint ptr %rmmio.i.i61 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %rmmio.i.i61, align 4
  %add.ptr.i20.i = getelementptr i8, ptr %35, i32 %26
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i20.i, i32 %33) #14, !srcloc !678
  br label %for.inc.i

for.inc.i:                                        ; preds = %do.body.i.i, %if.end.i.for.inc.i_crit_edge
  %inc.i = add nuw nsw i32 %i.022.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, 9
  br i1 %exitcond.not.i, label %for.inc.i.for.body.i68_crit_edge, label %for.inc.i.for.body.i_crit_edge

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i

for.inc.i.for.body.i68_crit_edge:                 ; preds = %for.inc.i
  br label %for.body.i68

for.body.i68:                                     ; preds = %for.inc.i83.for.body.i68_crit_edge, %for.inc.i.for.body.i68_crit_edge
  %i.022.i65 = phi i32 [ %inc.i81, %for.inc.i83.for.body.i68_crit_edge ], [ 0, %for.inc.i.for.body.i68_crit_edge ]
  %arrayidx.i66 = getelementptr [9 x i32], ptr @mc_cg_registers, i32 0, i32 %i.022.i65
  %36 = ptrtoint ptr %arrayidx.i66 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %arrayidx.i66, align 4
  %38 = ptrtoint ptr %rmmio.i.i61 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %rmmio.i.i61, align 4
  %add.ptr.i.i67 = getelementptr i8, ptr %39, i32 %37
  %40 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i67) #14, !srcloc !674
  %41 = tail call i32 @llvm.bswap.i32(i32 %40) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  br i1 %enable, label %land.lhs.true.i71, label %for.body.i68.if.else.i75_crit_edge

for.body.i68.if.else.i75_crit_edge:               ; preds = %for.body.i68
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else.i75

land.lhs.true.i71:                                ; preds = %for.body.i68
  %42 = ptrtoint ptr %cg_flags.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %cg_flags.i, align 4
  %and.i69 = and i32 %43, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i69)
  %tobool1.not.i70 = icmp eq i32 %and.i69, 0
  br i1 %tobool1.not.i70, label %land.lhs.true.i71.if.else.i75_crit_edge, label %if.then.i73

land.lhs.true.i71.if.else.i75_crit_edge:          ; preds = %land.lhs.true.i71
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else.i75

if.then.i73:                                      ; preds = %land.lhs.true.i71
  call void @__sanitizer_cov_trace_pc() #16
  %or.i72 = or i32 %41, 524288
  br label %if.end.i78

if.else.i75:                                      ; preds = %land.lhs.true.i71.if.else.i75_crit_edge, %for.body.i68.if.else.i75_crit_edge
  %and2.i74 = and i32 %41, -524289
  br label %if.end.i78

if.end.i78:                                       ; preds = %if.else.i75, %if.then.i73
  %data.0.i76 = phi i32 [ %or.i72, %if.then.i73 ], [ %and2.i74, %if.else.i75 ]
  call void @__sanitizer_cov_trace_cmp4(i32 %data.0.i76, i32 %41)
  %cmp3.not.i77 = icmp eq i32 %data.0.i76, %41
  br i1 %cmp3.not.i77, label %if.end.i78.for.inc.i83_crit_edge, label %do.body.i.i80

if.end.i78.for.inc.i83_crit_edge:                 ; preds = %if.end.i78
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc.i83

do.body.i.i80:                                    ; preds = %if.end.i78
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %44 = tail call i32 @llvm.bswap.i32(i32 %data.0.i76) #14
  %45 = ptrtoint ptr %rmmio.i.i61 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %rmmio.i.i61, align 4
  %add.ptr.i20.i79 = getelementptr i8, ptr %46, i32 %37
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i20.i79, i32 %44) #14, !srcloc !678
  br label %for.inc.i83

for.inc.i83:                                      ; preds = %do.body.i.i80, %if.end.i78.for.inc.i83_crit_edge
  %inc.i81 = add nuw nsw i32 %i.022.i65, 1
  %exitcond.not.i82 = icmp eq i32 %inc.i81, 9
  br i1 %exitcond.not.i82, label %for.inc.i83.if.end9_crit_edge, label %for.inc.i83.for.body.i68_crit_edge

for.inc.i83.for.body.i68_crit_edge:               ; preds = %for.inc.i83
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i68

for.inc.i83.if.end9_crit_edge:                    ; preds = %for.inc.i83
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end9

if.end9:                                          ; preds = %for.inc.i83.if.end9_crit_edge, %if.end3.if.end9_crit_edge
  %and10 = and i32 %block, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and10)
  %tobool11.not = icmp eq i32 %and10, 0
  br i1 %tobool11.not, label %if.end9.if.end14_crit_edge, label %if.then12

if.end9.if.end14_crit_edge:                       ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end14

if.then12:                                        ; preds = %if.end9
  br i1 %enable, label %land.lhs.true.i87, label %if.then12.if.else10.i_crit_edge

if.then12.if.else10.i_crit_edge:                  ; preds = %if.then12
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else10.i

land.lhs.true.i87:                                ; preds = %if.then12
  %cg_flags.i84 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 109
  %47 = ptrtoint ptr %cg_flags.i84 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %cg_flags.i84, align 4
  %and.i85 = and i32 %48, 2048
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i85)
  %tobool1.not.i86 = icmp eq i32 %and.i85, 0
  br i1 %tobool1.not.i86, label %land.lhs.true.i87.if.else10.i_crit_edge, label %for.cond.preheader.i

land.lhs.true.i87.if.else10.i_crit_edge:          ; preds = %land.lhs.true.i87
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else10.i

for.cond.preheader.i:                             ; preds = %land.lhs.true.i87
  %rmmio.i.i88 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %49 = ptrtoint ptr %rmmio.i.i88 to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %rmmio.i.i88, align 4
  %add.ptr.i.i89 = getelementptr i8, ptr %50, i32 53436
  %51 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i89) #14, !srcloc !674
  %52 = tail call i32 @llvm.bswap.i32(i32 %51) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and4.i = and i32 %52, -257
  call void @__sanitizer_cov_trace_cmp4(i32 %and4.i, i32 %52)
  %cmp5.not.i = icmp eq i32 %and4.i, %52
  br i1 %cmp5.not.i, label %for.cond.preheader.i.do.body.i75.i_crit_edge, label %do.body.i.i90

for.cond.preheader.i.do.body.i75.i_crit_edge:     ; preds = %for.cond.preheader.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %do.body.i75.i

do.body.i.i90:                                    ; preds = %for.cond.preheader.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %53 = tail call i32 @llvm.bswap.i32(i32 %and4.i) #14
  %54 = ptrtoint ptr %rmmio.i.i88 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %rmmio.i.i88, align 4
  %add.ptr.i67.i = getelementptr i8, ptr %55, i32 53436
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i67.i, i32 %53) #14, !srcloc !678
  br label %do.body.i75.i

do.body.i75.i:                                    ; preds = %do.body.i.i90, %for.cond.preheader.i.do.body.i75.i_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %56 = ptrtoint ptr %rmmio.i.i88 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %rmmio.i.i88, align 4
  %add.ptr.i74.i91 = getelementptr i8, ptr %57, i32 53440
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i74.i91, i32 65536) #14, !srcloc !678
  %58 = ptrtoint ptr %rmmio.i.i88 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %rmmio.i.i88, align 4
  %add.ptr.i.1.i = getelementptr i8, ptr %59, i32 55484
  %60 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.1.i) #14, !srcloc !674
  %61 = tail call i32 @llvm.bswap.i32(i32 %60) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and4.1.i = and i32 %61, -257
  call void @__sanitizer_cov_trace_cmp4(i32 %and4.1.i, i32 %61)
  %cmp5.not.1.i = icmp eq i32 %and4.1.i, %61
  br i1 %cmp5.not.1.i, label %do.body.i75.i.if.end14.thread_crit_edge, label %do.body.i.1.i

do.body.i75.i.if.end14.thread_crit_edge:          ; preds = %do.body.i75.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end14.thread

do.body.i.1.i:                                    ; preds = %do.body.i75.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %62 = tail call i32 @llvm.bswap.i32(i32 %and4.1.i) #14
  %63 = ptrtoint ptr %rmmio.i.i88 to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %rmmio.i.i88, align 4
  %add.ptr.i67.1.i = getelementptr i8, ptr %64, i32 55484
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i67.1.i, i32 %62) #14, !srcloc !678
  br label %if.end14.thread

if.else10.i:                                      ; preds = %land.lhs.true.i87.if.else10.i_crit_edge, %if.then12.if.else10.i_crit_edge
  %rmmio.i82.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %65 = ptrtoint ptr %rmmio.i82.i to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load ptr, ptr %rmmio.i82.i, align 4
  %add.ptr.i83.i = getelementptr i8, ptr %66, i32 53436
  %67 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i83.i) #14, !srcloc !674
  %68 = tail call i32 @llvm.bswap.i32(i32 %67) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %or.i92 = or i32 %68, 256
  call void @__sanitizer_cov_trace_cmp4(i32 %or.i92, i32 %68)
  %cmp20.not.i = icmp eq i32 %or.i92, %68
  br i1 %cmp20.not.i, label %if.else10.i.if.end23.i_crit_edge, label %do.body.i95.i

if.else10.i.if.end23.i_crit_edge:                 ; preds = %if.else10.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end23.i

do.body.i95.i:                                    ; preds = %if.else10.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %69 = tail call i32 @llvm.bswap.i32(i32 %or.i92) #14
  %70 = ptrtoint ptr %rmmio.i82.i to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %rmmio.i82.i, align 4
  %add.ptr.i94.i = getelementptr i8, ptr %71, i32 53436
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i94.i, i32 %69) #14, !srcloc !678
  br label %if.end23.i

if.end23.i:                                       ; preds = %do.body.i95.i, %if.else10.i.if.end23.i_crit_edge
  %72 = ptrtoint ptr %rmmio.i82.i to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %rmmio.i82.i, align 4
  %add.ptr.i103.i = getelementptr i8, ptr %73, i32 53440
  %74 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i103.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  call void @__sanitizer_cov_trace_const_cmp4(i32 255, i32 %74)
  %cmp26.not.i = icmp eq i32 %74, 255
  br i1 %cmp26.not.i, label %if.end23.i.for.inc30.i_crit_edge, label %do.body.i115.i

if.end23.i.for.inc30.i_crit_edge:                 ; preds = %if.end23.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.inc30.i

do.body.i115.i:                                   ; preds = %if.end23.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %75 = ptrtoint ptr %rmmio.i82.i to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %rmmio.i82.i, align 4
  %add.ptr.i114.i = getelementptr i8, ptr %76, i32 53440
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i114.i, i32 255) #14, !srcloc !678
  br label %for.inc30.i

for.inc30.i:                                      ; preds = %do.body.i115.i, %if.end23.i.for.inc30.i_crit_edge
  %77 = ptrtoint ptr %rmmio.i82.i to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load ptr, ptr %rmmio.i82.i, align 4
  %add.ptr.i83.1.i = getelementptr i8, ptr %78, i32 55484
  %79 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i83.1.i) #14, !srcloc !674
  %80 = tail call i32 @llvm.bswap.i32(i32 %79) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %or.1.i = or i32 %80, 256
  call void @__sanitizer_cov_trace_cmp4(i32 %or.1.i, i32 %80)
  %cmp20.not.1.i = icmp eq i32 %or.1.i, %80
  br i1 %cmp20.not.1.i, label %for.inc30.i.if.end23.1.i_crit_edge, label %do.body.i95.1.i

for.inc30.i.if.end23.1.i_crit_edge:               ; preds = %for.inc30.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end23.1.i

do.body.i95.1.i:                                  ; preds = %for.inc30.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %81 = tail call i32 @llvm.bswap.i32(i32 %or.1.i) #14
  %82 = ptrtoint ptr %rmmio.i82.i to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %rmmio.i82.i, align 4
  %add.ptr.i94.1.i = getelementptr i8, ptr %83, i32 55484
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i94.1.i, i32 %81) #14, !srcloc !678
  br label %if.end23.1.i

if.end23.1.i:                                     ; preds = %do.body.i95.1.i, %for.inc30.i.if.end23.1.i_crit_edge
  %84 = ptrtoint ptr %rmmio.i82.i to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %rmmio.i82.i, align 4
  %add.ptr.i103.1.i = getelementptr i8, ptr %85, i32 55488
  %86 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i103.1.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  call void @__sanitizer_cov_trace_const_cmp4(i32 255, i32 %86)
  %cmp26.not.1.i = icmp eq i32 %86, 255
  br i1 %cmp26.not.1.i, label %if.end23.1.i.if.end14_crit_edge, label %do.body.i115.1.i

if.end23.1.i.if.end14_crit_edge:                  ; preds = %if.end23.1.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end14

do.body.i115.1.i:                                 ; preds = %if.end23.1.i
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %87 = ptrtoint ptr %rmmio.i82.i to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load ptr, ptr %rmmio.i82.i, align 4
  %add.ptr.i114.1.i = getelementptr i8, ptr %88, i32 55488
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i114.1.i, i32 255) #14, !srcloc !678
  br label %if.end14

if.end14:                                         ; preds = %do.body.i115.1.i, %if.end23.1.i.if.end14_crit_edge, %if.end9.if.end14_crit_edge
  %and15 = and i32 %block, 64
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and15)
  %tobool16.not = icmp eq i32 %and15, 0
  br i1 %tobool16.not, label %if.end14.if.end19_crit_edge, label %if.then17

if.end14.if.end19_crit_edge:                      ; preds = %if.end14
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end19

if.end14.thread:                                  ; preds = %do.body.i.1.i, %do.body.i75.i.if.end14.thread_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %89 = ptrtoint ptr %rmmio.i.i88 to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load ptr, ptr %rmmio.i.i88, align 4
  %add.ptr.i74.1.i = getelementptr i8, ptr %90, i32 55488
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i74.1.i, i32 65536) #14, !srcloc !678
  %and15144 = and i32 %block, 64
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and15144)
  %tobool16.not145 = icmp eq i32 %and15144, 0
  br i1 %tobool16.not145, label %if.end14.thread.if.end19_crit_edge, label %if.then17.thread

if.end14.thread.if.end19_crit_edge:               ; preds = %if.end14.thread
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end19

if.then17.thread:                                 ; preds = %if.end14.thread
  call void @__sanitizer_cov_trace_pc() #16
  %call.i146 = tail call i32 @rv370_pcie_rreg(ptr noundef %rdev, i32 noundef 28) #14
  br label %land.lhs.true.i96

if.then17:                                        ; preds = %if.end14
  %call.i = tail call i32 @rv370_pcie_rreg(ptr noundef %rdev, i32 noundef 28) #14
  br i1 %enable, label %if.then17.land.lhs.true.i96_crit_edge, label %if.then17.if.else.i100_crit_edge

if.then17.if.else.i100_crit_edge:                 ; preds = %if.then17
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else.i100

if.then17.land.lhs.true.i96_crit_edge:            ; preds = %if.then17
  call void @__sanitizer_cov_trace_pc() #16
  br label %land.lhs.true.i96

land.lhs.true.i96:                                ; preds = %if.then17.land.lhs.true.i96_crit_edge, %if.then17.thread
  %call.i148 = phi i32 [ %call.i146, %if.then17.thread ], [ %call.i, %if.then17.land.lhs.true.i96_crit_edge ]
  %cg_flags.i93 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 109
  %91 = ptrtoint ptr %cg_flags.i93 to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load i32, ptr %cg_flags.i93, align 4
  %and.i94 = and i32 %92, 4096
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i94)
  %tobool1.not.i95 = icmp eq i32 %and.i94, 0
  br i1 %tobool1.not.i95, label %land.lhs.true.i96.if.else.i100_crit_edge, label %if.then.i98

land.lhs.true.i96.if.else.i100_crit_edge:         ; preds = %land.lhs.true.i96
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else.i100

if.then.i98:                                      ; preds = %land.lhs.true.i96
  call void @__sanitizer_cov_trace_pc() #16
  %or.i97 = or i32 %call.i148, 983040
  br label %if.end.i103

if.else.i100:                                     ; preds = %land.lhs.true.i96.if.else.i100_crit_edge, %if.then17.if.else.i100_crit_edge
  %call.i147 = phi i32 [ %call.i148, %land.lhs.true.i96.if.else.i100_crit_edge ], [ %call.i, %if.then17.if.else.i100_crit_edge ]
  %and2.i99 = and i32 %call.i147, -983041
  br label %if.end.i103

if.end.i103:                                      ; preds = %if.else.i100, %if.then.i98
  %call.i149 = phi i32 [ %call.i148, %if.then.i98 ], [ %call.i147, %if.else.i100 ]
  %data.0.i101 = phi i32 [ %or.i97, %if.then.i98 ], [ %and2.i99, %if.else.i100 ]
  call void @__sanitizer_cov_trace_cmp4(i32 %call.i149, i32 %data.0.i101)
  %cmp.not.i102 = icmp eq i32 %call.i149, %data.0.i101
  br i1 %cmp.not.i102, label %if.end.i103.if.end19_crit_edge, label %if.then3.i

if.end.i103.if.end19_crit_edge:                   ; preds = %if.end.i103
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end19

if.then3.i:                                       ; preds = %if.end.i103
  call void @__sanitizer_cov_trace_pc() #16
  tail call void @rv370_pcie_wreg(ptr noundef %rdev, i32 noundef 28, i32 noundef %data.0.i101) #14
  br label %if.end19

if.end19:                                         ; preds = %if.then3.i, %if.end.i103.if.end19_crit_edge, %if.end14.thread.if.end19_crit_edge, %if.end14.if.end19_crit_edge
  %and20 = and i32 %block, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and20)
  %tobool21.not = icmp eq i32 %and20, 0
  br i1 %tobool21.not, label %if.end19.if.end27_crit_edge, label %if.then22

if.end19.if.end27_crit_edge:                      ; preds = %if.end19
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end27

if.then22:                                        ; preds = %if.end19
  %has_uvd = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 93
  %93 = ptrtoint ptr %has_uvd to i32
  call void @__asan_load1_noabort(i32 %93)
  %94 = load i8, ptr %has_uvd, align 4, !range !676
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %94)
  %tobool23.not = icmp eq i8 %94, 0
  br i1 %tobool23.not, label %if.then22.if.end27_crit_edge, label %if.then24

if.then22.if.end27_crit_edge:                     ; preds = %if.then22
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end27

if.then24:                                        ; preds = %if.then22
  br i1 %enable, label %land.lhs.true.i107, label %if.then24.if.else.i114_crit_edge

if.then24.if.else.i114_crit_edge:                 ; preds = %if.then24
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else.i114

land.lhs.true.i107:                               ; preds = %if.then24
  %cg_flags.i104 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 109
  %95 = ptrtoint ptr %cg_flags.i104 to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load i32, ptr %cg_flags.i104, align 4
  %and.i105 = and i32 %96, 8192
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i105)
  %tobool1.not.i106 = icmp eq i32 %and.i105, 0
  br i1 %tobool1.not.i106, label %land.lhs.true.i107.if.else.i114_crit_edge, label %if.then.i113

land.lhs.true.i107.if.else.i114_crit_edge:        ; preds = %land.lhs.true.i107
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else.i114

if.then.i113:                                     ; preds = %land.lhs.true.i107
  %call.i108 = tail call i32 @r600_uvd_ctx_rreg(ptr noundef %rdev, i32 noundef 192) #14
  %or.i109 = or i32 %call.i108, 16383
  tail call void @r600_uvd_ctx_wreg(ptr noundef %rdev, i32 noundef 192, i32 noundef %or.i109) #14
  %rmmio.i.i110 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %97 = ptrtoint ptr %rmmio.i.i110 to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load ptr, ptr %rmmio.i.i110, align 4
  %add.ptr.i.i111 = getelementptr i8, ptr %98, i32 62640
  %99 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i111) #14, !srcloc !674
  %100 = tail call i32 @llvm.bswap.i32(i32 %99) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %or3.i = or i32 %100, 1
  call void @__sanitizer_cov_trace_cmp4(i32 %100, i32 %or3.i)
  %cmp.not.i112 = icmp eq i32 %100, %or3.i
  br i1 %cmp.not.i112, label %if.then.i113.si_enable_uvd_mgcg.exit_crit_edge, label %if.then4.i

if.then.i113.si_enable_uvd_mgcg.exit_crit_edge:   ; preds = %if.then.i113
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_enable_uvd_mgcg.exit

if.then4.i:                                       ; preds = %if.then.i113
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %101 = tail call i32 @llvm.bswap.i32(i32 %or3.i) #14
  %102 = ptrtoint ptr %rmmio.i.i110 to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %rmmio.i.i110, align 4
  %add.ptr.i37.i = getelementptr i8, ptr %103, i32 62640
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i37.i, i32 %101) #14, !srcloc !678
  br label %si_enable_uvd_mgcg.exit

if.else.i114:                                     ; preds = %land.lhs.true.i107.if.else.i114_crit_edge, %if.then24.if.else.i114_crit_edge
  %call5.i = tail call i32 @r600_uvd_ctx_rreg(ptr noundef %rdev, i32 noundef 192) #14
  %and6.i = and i32 %call5.i, -16384
  tail call void @r600_uvd_ctx_wreg(ptr noundef %rdev, i32 noundef 192, i32 noundef %and6.i) #14
  %rmmio.i40.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %104 = ptrtoint ptr %rmmio.i40.i to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load ptr, ptr %rmmio.i40.i, align 4
  %add.ptr.i41.i = getelementptr i8, ptr %105, i32 62640
  %106 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i41.i) #14, !srcloc !674
  %107 = tail call i32 @llvm.bswap.i32(i32 %106) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and8.i = and i32 %107, -2
  call void @__sanitizer_cov_trace_cmp4(i32 %107, i32 %and8.i)
  %cmp9.not.i = icmp eq i32 %107, %and8.i
  br i1 %cmp9.not.i, label %if.else.i114.si_enable_uvd_mgcg.exit_crit_edge, label %if.then10.i

if.else.i114.si_enable_uvd_mgcg.exit_crit_edge:   ; preds = %if.else.i114
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_enable_uvd_mgcg.exit

if.then10.i:                                      ; preds = %if.else.i114
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %108 = tail call i32 @llvm.bswap.i32(i32 %and8.i) #14
  %109 = ptrtoint ptr %rmmio.i40.i to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load ptr, ptr %rmmio.i40.i, align 4
  %add.ptr.i45.i = getelementptr i8, ptr %110, i32 62640
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i45.i, i32 %108) #14, !srcloc !678
  br label %si_enable_uvd_mgcg.exit

si_enable_uvd_mgcg.exit:                          ; preds = %if.then10.i, %if.else.i114.si_enable_uvd_mgcg.exit_crit_edge, %if.then4.i, %if.then.i113.si_enable_uvd_mgcg.exit_crit_edge
  %.sink46.i = phi i32 [ 0, %if.then4.i ], [ 0, %if.then.i113.si_enable_uvd_mgcg.exit_crit_edge ], [ -1, %if.then10.i ], [ -1, %if.else.i114.si_enable_uvd_mgcg.exit_crit_edge ]
  tail call void @tn_smc_wreg(ptr noundef %rdev, i32 noundef -1073544192, i32 noundef %.sink46.i) #14
  tail call void @tn_smc_wreg(ptr noundef %rdev, i32 noundef -1073544191, i32 noundef %.sink46.i) #14
  br label %if.end27

if.end27:                                         ; preds = %si_enable_uvd_mgcg.exit, %if.then22.if.end27_crit_edge, %if.end19.if.end27_crit_edge
  %and28 = and i32 %block, 32
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and28)
  %tobool29.not = icmp eq i32 %and28, 0
  br i1 %tobool29.not, label %if.end27.if.end33_crit_edge, label %if.then30

if.end27.if.end33_crit_edge:                      ; preds = %if.end27
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end33

if.then30:                                        ; preds = %if.end27
  %rmmio.i.i115 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %111 = ptrtoint ptr %rmmio.i.i115 to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load ptr, ptr %rmmio.i.i115, align 4
  %add.ptr.i.i116 = getelementptr i8, ptr %112, i32 11264
  %113 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i116) #14, !srcloc !674
  %114 = tail call i32 @llvm.bswap.i32(i32 %113) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  br i1 %enable, label %land.lhs.true.i120, label %if.then30.if.else.i124_crit_edge

if.then30.if.else.i124_crit_edge:                 ; preds = %if.then30
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else.i124

land.lhs.true.i120:                               ; preds = %if.then30
  %cg_flags.i117 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 109
  %115 = ptrtoint ptr %cg_flags.i117 to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load i32, ptr %cg_flags.i117, align 4
  %and.i118 = and i32 %116, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i118)
  %tobool1.not.i119 = icmp eq i32 %and.i118, 0
  br i1 %tobool1.not.i119, label %land.lhs.true.i120.if.else.i124_crit_edge, label %if.then.i122

land.lhs.true.i120.if.else.i124_crit_edge:        ; preds = %land.lhs.true.i120
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else.i124

if.then.i122:                                     ; preds = %land.lhs.true.i120
  call void @__sanitizer_cov_trace_pc() #16
  %and2.i121 = and i32 %114, -8388609
  br label %if.end.i127

if.else.i124:                                     ; preds = %land.lhs.true.i120.if.else.i124_crit_edge, %if.then30.if.else.i124_crit_edge
  %or.i123 = or i32 %114, 8388608
  br label %if.end.i127

if.end.i127:                                      ; preds = %if.else.i124, %if.then.i122
  %data.0.i125 = phi i32 [ %and2.i121, %if.then.i122 ], [ %or.i123, %if.else.i124 ]
  call void @__sanitizer_cov_trace_cmp4(i32 %114, i32 %data.0.i125)
  %cmp.not.i126 = icmp eq i32 %114, %data.0.i125
  br i1 %cmp.not.i126, label %if.end.i127.si_enable_hdp_mgcg.exit_crit_edge, label %if.then3.i128

if.end.i127.si_enable_hdp_mgcg.exit_crit_edge:    ; preds = %if.end.i127
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_enable_hdp_mgcg.exit

if.then3.i128:                                    ; preds = %if.end.i127
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %117 = tail call i32 @llvm.bswap.i32(i32 %data.0.i125) #14
  %118 = ptrtoint ptr %rmmio.i.i115 to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load ptr, ptr %rmmio.i.i115, align 4
  %add.ptr.i13.i = getelementptr i8, ptr %119, i32 11264
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i13.i, i32 %117) #14, !srcloc !678
  br label %si_enable_hdp_mgcg.exit

si_enable_hdp_mgcg.exit:                          ; preds = %if.then3.i128, %if.end.i127.si_enable_hdp_mgcg.exit_crit_edge
  %120 = ptrtoint ptr %rmmio.i.i115 to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load ptr, ptr %rmmio.i.i115, align 4
  %add.ptr.i.i130 = getelementptr i8, ptr %121, i32 12112
  %122 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i130) #14, !srcloc !674
  %123 = tail call i32 @llvm.bswap.i32(i32 %122) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  br i1 %enable, label %land.lhs.true.i134, label %si_enable_hdp_mgcg.exit.if.else.i138_crit_edge

si_enable_hdp_mgcg.exit.if.else.i138_crit_edge:   ; preds = %si_enable_hdp_mgcg.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else.i138

land.lhs.true.i134:                               ; preds = %si_enable_hdp_mgcg.exit
  %cg_flags.i131 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 109
  %124 = ptrtoint ptr %cg_flags.i131 to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %cg_flags.i131, align 4
  %and.i132 = and i32 %125, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i132)
  %tobool1.not.i133 = icmp eq i32 %and.i132, 0
  br i1 %tobool1.not.i133, label %land.lhs.true.i134.if.else.i138_crit_edge, label %if.then.i136

land.lhs.true.i134.if.else.i138_crit_edge:        ; preds = %land.lhs.true.i134
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else.i138

if.then.i136:                                     ; preds = %land.lhs.true.i134
  call void @__sanitizer_cov_trace_pc() #16
  %or.i135 = or i32 %123, 1
  br label %if.end.i141

if.else.i138:                                     ; preds = %land.lhs.true.i134.if.else.i138_crit_edge, %si_enable_hdp_mgcg.exit.if.else.i138_crit_edge
  %and2.i137 = and i32 %123, -2
  br label %if.end.i141

if.end.i141:                                      ; preds = %if.else.i138, %if.then.i136
  %data.0.i139 = phi i32 [ %or.i135, %if.then.i136 ], [ %and2.i137, %if.else.i138 ]
  call void @__sanitizer_cov_trace_cmp4(i32 %123, i32 %data.0.i139)
  %cmp.not.i140 = icmp eq i32 %123, %data.0.i139
  br i1 %cmp.not.i140, label %if.end.i141.if.end33_crit_edge, label %if.then3.i143

if.end.i141.if.end33_crit_edge:                   ; preds = %if.end.i141
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end33

if.then3.i143:                                    ; preds = %if.end.i141
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %126 = tail call i32 @llvm.bswap.i32(i32 %data.0.i139) #14
  %127 = ptrtoint ptr %rmmio.i.i115 to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load ptr, ptr %rmmio.i.i115, align 4
  %add.ptr.i13.i142 = getelementptr i8, ptr %128, i32 12112
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i13.i142, i32 %126) #14, !srcloc !678
  br label %if.end33

if.end33:                                         ; preds = %if.then3.i143, %if.end.i141.if.end33_crit_edge, %if.end27.if.end33_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @si_enable_mgcg(ptr noundef readonly %rdev, i1 noundef zeroext %enable) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  br i1 %enable, label %land.lhs.true, label %entry.if.else_crit_edge

entry.if.else_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else

land.lhs.true:                                    ; preds = %entry
  %cg_flags = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 109
  %0 = ptrtoint ptr %cg_flags to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %cg_flags, align 4
  %and = and i32 %1, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool1.not = icmp eq i32 %and, 0
  br i1 %tobool1.not, label %land.lhs.true.if.else_crit_edge, label %if.then

land.lhs.true.if.else_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else

if.then:                                          ; preds = %land.lhs.true
  %rmmio.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %2 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i = getelementptr i8, ptr %3, i32 37200
  %4 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  call void @__sanitizer_cov_trace_const_cmp4(i32 169110, i32 %4)
  %cmp.not = icmp eq i32 %4, 169110
  br i1 %cmp.not, label %if.then.if.end_crit_edge, label %if.then2

if.then.if.end_crit_edge:                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

if.then2:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %5 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i83 = getelementptr i8, ptr %6, i32 37200
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i83, i32 169110) #14, !srcloc !678
  br label %if.end

if.end:                                           ; preds = %if.then2, %if.then.if.end_crit_edge
  %7 = ptrtoint ptr %cg_flags to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cg_flags, align 4
  %and4 = and i32 %8, 64
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4)
  %tobool5.not = icmp eq i32 %and4, 0
  br i1 %tobool5.not, label %if.end.if.end11_crit_edge, label %if.then6

if.end.if.end11_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end11

if.then6:                                         ; preds = %if.end
  %9 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i87 = getelementptr i8, ptr %10, i32 49636
  %11 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i87) #14, !srcloc !674
  %12 = tail call i32 @llvm.bswap.i32(i32 %11) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %or = or i32 %12, 1
  call void @__sanitizer_cov_trace_cmp4(i32 %12, i32 %or)
  %cmp8.not = icmp eq i32 %12, %or
  br i1 %cmp8.not, label %if.then6.if.end11_crit_edge, label %if.then9

if.then6.if.end11_crit_edge:                      ; preds = %if.then6
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end11

if.then9:                                         ; preds = %if.then6
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %13 = tail call i32 @llvm.bswap.i32(i32 %or) #14
  %14 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i91 = getelementptr i8, ptr %15, i32 49636
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i91, i32 %13) #14, !srcloc !678
  br label %if.end11

if.end11:                                         ; preds = %if.then9, %if.then6.if.end11_crit_edge, %if.end.if.end11_crit_edge
  %16 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i95 = getelementptr i8, ptr %17, i32 50176
  %18 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i95) #14, !srcloc !674
  %19 = tail call i32 @llvm.bswap.i32(i32 %18) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and13 = and i32 %19, -64
  call void @__sanitizer_cov_trace_cmp4(i32 %19, i32 %and13)
  %cmp14.not = icmp eq i32 %19, %and13
  br i1 %cmp14.not, label %if.end11.if.end16_crit_edge, label %if.then15

if.end11.if.end16_crit_edge:                      ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end16

if.then15:                                        ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %20 = tail call i32 @llvm.bswap.i32(i32 %and13) #14
  %21 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i99 = getelementptr i8, ptr %22, i32 50176
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i99, i32 %20) #14, !srcloc !678
  br label %if.end16

if.end16:                                         ; preds = %if.then15, %if.end11.if.end16_crit_edge
  %call17 = tail call fastcc i32 @si_halt_rlc(ptr noundef %rdev)
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %23 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i103 = getelementptr i8, ptr %24, i32 50260
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i103, i32 -1) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %25 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i107 = getelementptr i8, ptr %26, i32 50264
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i107, i32 -1) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %27 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i111 = getelementptr i8, ptr %28, i32 50268
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i111, i32 -16723968) #14, !srcloc !678
  %29 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %30, i32 49920
  %31 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #14, !srcloc !674
  %32 = tail call i32 @llvm.bswap.i32(i32 %31) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  call void @__sanitizer_cov_trace_cmp4(i32 %32, i32 %call17)
  %cmp.not.i = icmp eq i32 %32, %call17
  br i1 %cmp.not.i, label %if.end16.if.end35_crit_edge, label %if.then.i

if.end16.if.end35_crit_edge:                      ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end35

if.then.i:                                        ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %33 = tail call i32 @llvm.bswap.i32(i32 %call17) #14
  %34 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i6.i = getelementptr i8, ptr %35, i32 49920
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i6.i, i32 %33) #14, !srcloc !678
  br label %if.end35

if.else:                                          ; preds = %land.lhs.true.if.else_crit_edge, %entry.if.else_crit_edge
  %rmmio.i114 = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %36 = ptrtoint ptr %rmmio.i114 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %rmmio.i114, align 4
  %add.ptr.i115 = getelementptr i8, ptr %37, i32 50176
  %38 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i115) #14, !srcloc !674
  %39 = tail call i32 @llvm.bswap.i32(i32 %38) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %or19 = or i32 %39, 3
  call void @__sanitizer_cov_trace_cmp4(i32 %39, i32 %or19)
  %cmp20.not = icmp eq i32 %39, %or19
  br i1 %cmp20.not, label %if.else.if.end22_crit_edge, label %if.then21

if.else.if.end22_crit_edge:                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end22

if.then21:                                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %40 = tail call i32 @llvm.bswap.i32(i32 %or19) #14
  %41 = ptrtoint ptr %rmmio.i114 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %rmmio.i114, align 4
  %add.ptr.i120 = getelementptr i8, ptr %42, i32 50176
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i120, i32 %40) #14, !srcloc !678
  br label %if.end22

if.end22:                                         ; preds = %if.then21, %if.else.if.end22_crit_edge
  %43 = ptrtoint ptr %rmmio.i114 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %rmmio.i114, align 4
  %add.ptr.i124 = getelementptr i8, ptr %44, i32 49636
  %45 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i124) #14, !srcloc !674
  %46 = tail call i32 @llvm.bswap.i32(i32 %45) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and24 = and i32 %46, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and24)
  %tobool25.not = icmp eq i32 %and24, 0
  br i1 %tobool25.not, label %if.end22.if.end28_crit_edge, label %if.then26

if.end22.if.end28_crit_edge:                      ; preds = %if.end22
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end28

if.then26:                                        ; preds = %if.end22
  call void @__sanitizer_cov_trace_pc() #16
  %and27 = and i32 %46, -2
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %47 = tail call i32 @llvm.bswap.i32(i32 %and27) #14
  %48 = ptrtoint ptr %rmmio.i114 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %rmmio.i114, align 4
  %add.ptr.i129 = getelementptr i8, ptr %49, i32 49636
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i129, i32 %47) #14, !srcloc !678
  br label %if.end28

if.end28:                                         ; preds = %if.then26, %if.end22.if.end28_crit_edge
  %50 = ptrtoint ptr %rmmio.i114 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %rmmio.i114, align 4
  %add.ptr.i133 = getelementptr i8, ptr %51, i32 37200
  %52 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i133) #14, !srcloc !674
  %53 = tail call i32 @llvm.bswap.i32(i32 %52) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %or30 = or i32 %53, 6291456
  call void @__sanitizer_cov_trace_cmp4(i32 %53, i32 %or30)
  %cmp31.not = icmp eq i32 %53, %or30
  br i1 %cmp31.not, label %if.end28.if.end33_crit_edge, label %if.then32

if.end28.if.end33_crit_edge:                      ; preds = %if.end28
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end33

if.then32:                                        ; preds = %if.end28
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %54 = tail call i32 @llvm.bswap.i32(i32 %or30) #14
  %55 = ptrtoint ptr %rmmio.i114 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load ptr, ptr %rmmio.i114, align 4
  %add.ptr.i138 = getelementptr i8, ptr %56, i32 37200
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i138, i32 %54) #14, !srcloc !678
  br label %if.end33

if.end33:                                         ; preds = %if.then32, %if.end28.if.end33_crit_edge
  %call34 = tail call fastcc i32 @si_halt_rlc(ptr noundef %rdev)
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %57 = ptrtoint ptr %rmmio.i114 to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %rmmio.i114, align 4
  %add.ptr.i142 = getelementptr i8, ptr %58, i32 50260
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i142, i32 -1) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %59 = ptrtoint ptr %rmmio.i114 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %rmmio.i114, align 4
  %add.ptr.i146 = getelementptr i8, ptr %60, i32 50264
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i146, i32 -1) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %61 = ptrtoint ptr %rmmio.i114 to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %rmmio.i114, align 4
  %add.ptr.i150 = getelementptr i8, ptr %62, i32 50268
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i150, i32 -16719872) #14, !srcloc !678
  %63 = ptrtoint ptr %rmmio.i114 to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %rmmio.i114, align 4
  %add.ptr.i.i152 = getelementptr i8, ptr %64, i32 49920
  %65 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i152) #14, !srcloc !674
  %66 = tail call i32 @llvm.bswap.i32(i32 %65) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  call void @__sanitizer_cov_trace_cmp4(i32 %66, i32 %call34)
  %cmp.not.i153 = icmp eq i32 %66, %call34
  br i1 %cmp.not.i153, label %if.end33.if.end35_crit_edge, label %if.then.i155

if.end33.if.end35_crit_edge:                      ; preds = %if.end33
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end35

if.then.i155:                                     ; preds = %if.end33
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %67 = tail call i32 @llvm.bswap.i32(i32 %call34) #14
  %68 = ptrtoint ptr %rmmio.i114 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %rmmio.i114, align 4
  %add.ptr.i6.i154 = getelementptr i8, ptr %69, i32 49920
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i6.i154, i32 %67) #14, !srcloc !678
  br label %if.end35

if.end35:                                         ; preds = %if.then.i155, %if.end33.if.end35_crit_edge, %if.then.i, %if.end16.if.end35_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @si_enable_cgcg(ptr noundef %rdev, i1 noundef zeroext %enable) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %rmmio.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %0 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i = getelementptr i8, ptr %1, i32 50180
  %2 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #14, !srcloc !674
  %3 = tail call i32 @llvm.bswap.i32(i32 %2) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  br i1 %enable, label %land.lhs.true, label %entry.if.else_crit_edge

entry.if.else_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else

land.lhs.true:                                    ; preds = %entry
  %cg_flags = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 109
  %4 = ptrtoint ptr %cg_flags to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %cg_flags, align 4
  %and = and i32 %5, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool1.not = icmp eq i32 %and, 0
  br i1 %tobool1.not, label %land.lhs.true.if.else_crit_edge, label %if.then

land.lhs.true.if.else_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.else

if.then:                                          ; preds = %land.lhs.true
  %6 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %7, i32 49576
  %8 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %9 = or i32 %8, 6144
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %10 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i21.i = getelementptr i8, ptr %11, i32 49576
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i21.i, i32 %9) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %12 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i32 = getelementptr i8, ptr %13, i32 50296
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i32, i32 -2147483648) #14, !srcloc !678
  %call2 = tail call fastcc i32 @si_halt_rlc(ptr noundef %rdev)
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %14 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i36 = getelementptr i8, ptr %15, i32 50260
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i36, i32 -1) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %16 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i40 = getelementptr i8, ptr %17, i32 50264
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i40, i32 -1) #14, !srcloc !678
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %18 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i44 = getelementptr i8, ptr %19, i32 50268
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i44, i32 -16732160) #14, !srcloc !678
  %usec_timeout.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 8
  %20 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %usec_timeout.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %21)
  %cmp23.i = icmp sgt i32 %21, 0
  br i1 %cmp23.i, label %if.then.for.body.i_crit_edge, label %if.then.si_wait_for_rlc_serdes.exit_crit_edge

if.then.si_wait_for_rlc_serdes.exit_crit_edge:    ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_wait_for_rlc_serdes.exit

if.then.for.body.i_crit_edge:                     ; preds = %if.then
  br label %for.body.i

for.body.i:                                       ; preds = %if.end.i.for.body.i_crit_edge, %if.then.for.body.i_crit_edge
  %i.024.i = phi i32 [ %inc.i, %if.end.i.for.body.i_crit_edge ], [ 0, %if.then.for.body.i_crit_edge ]
  %22 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i.i46 = getelementptr i8, ptr %23, i32 50276
  %24 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i46) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %24)
  %cmp1.i = icmp eq i32 %24, 0
  br i1 %cmp1.i, label %for.endthread-pre-split.i, label %if.end.i

if.end.i:                                         ; preds = %for.body.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %25 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %25(i32 noundef 214748) #14
  %inc.i = add nuw nsw i32 %i.024.i, 1
  %26 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %usec_timeout.i, align 4
  %cmp.i47 = icmp slt i32 %inc.i, %27
  br i1 %cmp.i47, label %if.end.i.for.body.i_crit_edge, label %if.end.i.for.end.i_crit_edge

if.end.i.for.end.i_crit_edge:                     ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end.i

if.end.i.for.body.i_crit_edge:                    ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i

for.endthread-pre-split.i:                        ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #16
  %28 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %.pr.i = load i32, ptr %usec_timeout.i, align 4
  br label %for.end.i

for.end.i:                                        ; preds = %for.endthread-pre-split.i, %if.end.i.for.end.i_crit_edge
  %29 = phi i32 [ %.pr.i, %for.endthread-pre-split.i ], [ %27, %if.end.i.for.end.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %29)
  %cmp425.i = icmp sgt i32 %29, 0
  br i1 %cmp425.i, label %for.end.i.for.body5.i_crit_edge, label %for.end.i.si_wait_for_rlc_serdes.exit_crit_edge

for.end.i.si_wait_for_rlc_serdes.exit_crit_edge:  ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_wait_for_rlc_serdes.exit

for.end.i.for.body5.i_crit_edge:                  ; preds = %for.end.i
  br label %for.body5.i

for.body5.i:                                      ; preds = %if.end9.i.for.body5.i_crit_edge, %for.end.i.for.body5.i_crit_edge
  %i.126.i = phi i32 [ %inc11.i, %if.end9.i.for.body5.i_crit_edge ], [ 0, %for.end.i.for.body5.i_crit_edge ]
  %30 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i22.i = getelementptr i8, ptr %31, i32 50280
  %32 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i22.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %32)
  %cmp7.i = icmp eq i32 %32, 0
  br i1 %cmp7.i, label %for.body5.i.si_wait_for_rlc_serdes.exit_crit_edge, label %if.end9.i

for.body5.i.si_wait_for_rlc_serdes.exit_crit_edge: ; preds = %for.body5.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_wait_for_rlc_serdes.exit

if.end9.i:                                        ; preds = %for.body5.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %33 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %33(i32 noundef 214748) #14
  %inc11.i = add nuw nsw i32 %i.126.i, 1
  %34 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %usec_timeout.i, align 4
  %cmp4.i = icmp slt i32 %inc11.i, %35
  br i1 %cmp4.i, label %if.end9.i.for.body5.i_crit_edge, label %if.end9.i.si_wait_for_rlc_serdes.exit_crit_edge

if.end9.i.si_wait_for_rlc_serdes.exit_crit_edge:  ; preds = %if.end9.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_wait_for_rlc_serdes.exit

if.end9.i.for.body5.i_crit_edge:                  ; preds = %if.end9.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body5.i

si_wait_for_rlc_serdes.exit:                      ; preds = %if.end9.i.si_wait_for_rlc_serdes.exit_crit_edge, %for.body5.i.si_wait_for_rlc_serdes.exit_crit_edge, %for.end.i.si_wait_for_rlc_serdes.exit_crit_edge, %if.then.si_wait_for_rlc_serdes.exit_crit_edge
  %36 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i.i49 = getelementptr i8, ptr %37, i32 49920
  %38 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i49) #14, !srcloc !674
  %39 = tail call i32 @llvm.bswap.i32(i32 %38) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  call void @__sanitizer_cov_trace_cmp4(i32 %39, i32 %call2)
  %cmp.not.i = icmp eq i32 %39, %call2
  br i1 %cmp.not.i, label %si_wait_for_rlc_serdes.exit.si_update_rlc.exit_crit_edge, label %if.then.i

si_wait_for_rlc_serdes.exit.si_update_rlc.exit_crit_edge: ; preds = %si_wait_for_rlc_serdes.exit
  call void @__sanitizer_cov_trace_pc() #16
  br label %si_update_rlc.exit

if.then.i:                                        ; preds = %si_wait_for_rlc_serdes.exit
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %40 = tail call i32 @llvm.bswap.i32(i32 %call2) #14
  %41 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i6.i = getelementptr i8, ptr %42, i32 49920
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i6.i, i32 %40) #14, !srcloc !678
  br label %si_update_rlc.exit

si_update_rlc.exit:                               ; preds = %if.then.i, %si_wait_for_rlc_serdes.exit.si_update_rlc.exit_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %43 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i54 = getelementptr i8, ptr %44, i32 50268
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i54, i32 -16748544) #14, !srcloc !678
  %or = or i32 %3, 3
  br label %if.end

if.else:                                          ; preds = %land.lhs.true.if.else_crit_edge, %entry.if.else_crit_edge
  tail call fastcc void @si_enable_gui_idle_interrupt(ptr noundef %rdev, i1 noundef zeroext false)
  %45 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i59 = getelementptr i8, ptr %46, i32 39520
  %47 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i59) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %48 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i64 = getelementptr i8, ptr %49, i32 39520
  %50 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i64) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %51 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i69 = getelementptr i8, ptr %52, i32 39520
  %53 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i69) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %54 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i74 = getelementptr i8, ptr %55, i32 39520
  %56 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i74) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and7 = and i32 %3, -4
  br label %if.end

if.end:                                           ; preds = %if.else, %si_update_rlc.exit
  %data.0 = phi i32 [ %or, %si_update_rlc.exit ], [ %and7, %if.else ]
  call void @__sanitizer_cov_trace_cmp4(i32 %3, i32 %data.0)
  %cmp.not = icmp eq i32 %3, %data.0
  br i1 %cmp.not, label %if.end.if.end9_crit_edge, label %if.then8

if.end.if.end9_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end9

if.then8:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #16
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %57 = tail call i32 @llvm.bswap.i32(i32 %data.0) #14
  %58 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i79 = getelementptr i8, ptr %59, i32 50180
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i79, i32 %57) #14, !srcloc !678
  br label %if.end9

if.end9:                                          ; preds = %if.then8, %if.end.if.end9_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @si_halt_rlc(ptr nocapture noundef readonly %rdev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #16
  call void @llvm.arm.gnu.eabi.mcount()
  %rmmio.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 31
  %0 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i = getelementptr i8, ptr %1, i32 49920
  %2 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #14, !srcloc !674
  %3 = tail call i32 @llvm.bswap.i32(i32 %2) #14
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  %and = and i32 %3, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

if.then:                                          ; preds = %entry
  %and1 = and i32 %3, -2
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !677
  tail call void @arm_heavy_mb() #14
  %4 = tail call i32 @llvm.bswap.i32(i32 %and1) #14
  %5 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i9 = getelementptr i8, ptr %6, i32 49920
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i9, i32 %4) #14, !srcloc !678
  %usec_timeout.i = getelementptr inbounds %struct.radeon_device, ptr %rdev, i32 0, i32 8
  %7 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %usec_timeout.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %8)
  %cmp23.i = icmp sgt i32 %8, 0
  br i1 %cmp23.i, label %if.then.for.body.i_crit_edge, label %if.then.if.end_crit_edge

if.then.if.end_crit_edge:                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

if.then.for.body.i_crit_edge:                     ; preds = %if.then
  br label %for.body.i

for.body.i:                                       ; preds = %if.end.i.for.body.i_crit_edge, %if.then.for.body.i_crit_edge
  %i.024.i = phi i32 [ %inc.i, %if.end.i.for.body.i_crit_edge ], [ 0, %if.then.for.body.i_crit_edge ]
  %9 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %10, i32 50276
  %11 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %11)
  %cmp1.i = icmp eq i32 %11, 0
  br i1 %cmp1.i, label %for.endthread-pre-split.i, label %if.end.i

if.end.i:                                         ; preds = %for.body.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %12 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %12(i32 noundef 214748) #14
  %inc.i = add nuw nsw i32 %i.024.i, 1
  %13 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %usec_timeout.i, align 4
  %cmp.i10 = icmp slt i32 %inc.i, %14
  br i1 %cmp.i10, label %if.end.i.for.body.i_crit_edge, label %if.end.i.for.end.i_crit_edge

if.end.i.for.end.i_crit_edge:                     ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.end.i

if.end.i.for.body.i_crit_edge:                    ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body.i

for.endthread-pre-split.i:                        ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #16
  %15 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %.pr.i = load i32, ptr %usec_timeout.i, align 4
  br label %for.end.i

for.end.i:                                        ; preds = %for.endthread-pre-split.i, %if.end.i.for.end.i_crit_edge
  %16 = phi i32 [ %.pr.i, %for.endthread-pre-split.i ], [ %14, %if.end.i.for.end.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %16)
  %cmp425.i = icmp sgt i32 %16, 0
  br i1 %cmp425.i, label %for.end.i.for.body5.i_crit_edge, label %for.end.i.if.end_crit_edge

for.end.i.if.end_crit_edge:                       ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

for.end.i.for.body5.i_crit_edge:                  ; preds = %for.end.i
  br label %for.body5.i

for.body5.i:                                      ; preds = %if.end9.i.for.body5.i_crit_edge, %for.end.i.for.body5.i_crit_edge
  %i.126.i = phi i32 [ %inc11.i, %if.end9.i.for.body5.i_crit_edge ], [ 0, %for.end.i.for.body5.i_crit_edge ]
  %17 = ptrtoint ptr %rmmio.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %rmmio.i, align 4
  %add.ptr.i22.i = getelementptr i8, ptr %18, i32 50280
  %19 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i22.i) #14, !srcloc !674
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #14, !srcloc !675
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %19)
  %cmp7.i = icmp eq i32 %19, 0
  br i1 %cmp7.i, label %for.body5.i.if.end_crit_edge, label %if.end9.i

for.body5.i.if.end_crit_edge:                     ; preds = %for.body5.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

if.end9.i:                                        ; preds = %for.body5.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %20 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %20(i32 noundef 214748) #14
  %inc11.i = add nuw nsw i32 %i.126.i, 1
  %21 = ptrtoint ptr %usec_timeout.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %usec_timeout.i, align 4
  %cmp4.i = icmp slt i32 %inc11.i, %22
  br i1 %cmp4.i, label %if.end9.i.for.body5.i_crit_edge, label %if.end9.i.if.end_crit_edge

if.end9.i.if.end_crit_edge:                       ; preds = %if.end9.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %if.end

if.end9.i.for.body5.i_crit_edge:                  ; preds = %if.end9.i
  call void @__sanitizer_cov_trace_pc() #16
  br label %for.body5.i

if.end:                                           ; preds = %if.end9.i.if.end_crit_edge, %for.body5.i.if.end_crit_edge, %for.end.i.if.end_crit_edge, %if.then.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 %3
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @r600_uvd_ctx_rreg(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_ucode_print_gfx_hdr(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_ttm_set_active_vram_size(ptr noundef, i64 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @radeon_ring_lock(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_ring_unlock_commit(ptr noundef, ptr noundef, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @uvd_v1_0_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vce_v1_0_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_gart_table_vram_unpin(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_update_bandwidth_info(ptr noundef) local_unnamed_addr #2

; Function Attrs: nofree nounwind null_pointer_is_valid
declare dso_local noundef i32 @snprintf(ptr noalias nocapture noundef writeonly, i32 noundef, ptr nocapture noundef readonly, ...) local_unnamed_addr #13

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @request_firmware(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @radeon_ucode_validate(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @release_firmware(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @radeon_uvd_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @radeon_vce_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_ring_fini(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_scratch_free(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_gart_table_vram_free(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @radeon_gart_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.umax.i32(i32, i32) #3

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.umin.i32(i32, i32) #3

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i64 @llvm.bswap.i64(i64) #3

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #14

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp2(i16 zeroext, i16 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp8(i64, i64)

declare void @__sanitizer_cov_trace_switch(i64, ptr)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load1_noabort(i32)

declare void @__asan_load2_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_load8_noabort(i32)

declare void @__asan_store1_noabort(i32)

declare void @__asan_store2_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare void @__asan_store8_noabort(i32)

declare ptr @memcpy(ptr, ptr, i32)

declare ptr @memset(ptr, i32, i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #15 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 281)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #15 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 281)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #2 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #4 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #5 = { argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn writeonly uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #6 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #7 = { nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #8 = { nofree nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #9 = { inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #10 = { argmemonly nofree nounwind null_pointer_is_valid readonly sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #11 = { inlinehint nofree nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #12 = { inaccessiblemem_or_argmemonly nocallback nofree nosync nounwind willreturn }
attributes #13 = { nofree nounwind null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #14 = { nounwind }
attributes #15 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #16 = { nomerge }
attributes #17 = { nounwind readnone }
attributes #18 = { cold nounwind }

!llvm.asan.globals = !{!0, !2, !4, !6, !8, !10, !12, !14, !16, !18, !20, !22, !24, !26, !28, !30, !32, !34, !36, !38, !40, !42, !44, !46, !48, !50, !52, !54, !56, !58, !60, !62, !64, !66, !68, !70, !72, !74, !76, !78, !80, !82, !84, !86, !88, !90, !92, !94, !96, !98, !100, !102, !104, !106, !108, !110, !112, !114, !116, !118, !120, !122, !124, !126, !128, !130, !132, !134, !136, !138, !140, !142, !144, !146, !147, !148, !149, !150, !151, !152, !154, !155, !156, !157, !158, !160, !161, !162, !164, !165, !166, !168, !169, !170, !172, !173, !174, !176, !178, !180, !182, !184, !186, !188, !190, !192, !194, !196, !198, !200, !202, !204, !206, !208, !210, !212, !214, !216, !217, !218, !219, !221, !222, !223, !225, !226, !227, !229, !231, !233, !235, !237, !239, !241, !243, !244, !245, !246, !248, !249, !250, !252, !253, !254, !256, !258, !259, !260, !262, !264, !266, !268, !270, !272, !274, !276, !278, !279, !280, !281, !282, !284, !285, !286, !288, !289, !290, !291, !293, !294, !296, !297, !299, !300, !301, !303, !304, !305, !307, !308, !309, !311, !313, !315, !317, !319, !321, !323, !325, !327, !328, !329, !330, !332, !334, !336, !338, !340, !342, !344, !346, !348, !350, !352, !354, !356, !358, !360, !362, !364, !366, !368, !369, !370, !371, !372, !373, !375, !377, !379, !381, !383, !385, !387, !389, !391, !393, !395, !397, !399, !401, !403, !405, !407, !409, !411, !413, !414, !415, !416, !418, !419, !421, !422, !424, !425, !426, !428, !429, !431, !433, !434, !435, !437, !438, !439, !441, !442, !443, !444, !446, !447, !448, !450, !451, !452, !454, !455, !456, !458, !459, !460, !462, !463, !465, !466, !467, !468, !470, !471, !472, !474, !476, !478, !480, !482, !484, !486, !488, !490, !492, !494, !496, !497, !498, !499, !501, !502, !503, !505, !506, !507, !508, !510, !511, !513, !514, !515, !517, !518, !519, !521, !523, !525, !526, !527, !528, !530, !531, !532, !534, !535, !536, !537, !539, !540, !542, !543, !544, !546, !547, !548, !549, !551, !553, !555, !557, !559, !561, !563, !565, !567, !569, !571, !573, !574, !575, !576, !578, !580, !581, !582, !584, !585, !586, !588, !590, !591, !593, !594, !596, !598, !599, !601, !602, !604, !606, !607, !608, !610, !611, !613, !615, !617, !619, !620, !621, !623, !624, !625, !627, !628, !630, !632, !634, !636, !637, !638, !640, !641, !642, !644, !645, !647, !648, !649, !651, !652, !653, !655, !656, !657, !658, !660, !661, !662, !663}
!llvm.module.flags = !{!665, !666, !667, !668, !669, !670, !671, !672}
!llvm.ident = !{!673}

!0 = !{ptr @__UNIQUE_ID_firmware324, !1, !"__UNIQUE_ID_firmware324", i1 false, i1 false}
!1 = !{!"../drivers/gpu/drm/radeon/si.c", i32 46, i32 1}
!2 = !{ptr @__UNIQUE_ID_firmware325, !3, !"__UNIQUE_ID_firmware325", i1 false, i1 false}
!3 = !{!"../drivers/gpu/drm/radeon/si.c", i32 47, i32 1}
!4 = !{ptr @__UNIQUE_ID_firmware326, !5, !"__UNIQUE_ID_firmware326", i1 false, i1 false}
!5 = !{!"../drivers/gpu/drm/radeon/si.c", i32 48, i32 1}
!6 = !{ptr @__UNIQUE_ID_firmware327, !7, !"__UNIQUE_ID_firmware327", i1 false, i1 false}
!7 = !{!"../drivers/gpu/drm/radeon/si.c", i32 49, i32 1}
!8 = !{ptr @__UNIQUE_ID_firmware328, !9, !"__UNIQUE_ID_firmware328", i1 false, i1 false}
!9 = !{!"../drivers/gpu/drm/radeon/si.c", i32 50, i32 1}
!10 = !{ptr @__UNIQUE_ID_firmware329, !11, !"__UNIQUE_ID_firmware329", i1 false, i1 false}
!11 = !{!"../drivers/gpu/drm/radeon/si.c", i32 51, i32 1}
!12 = !{ptr @__UNIQUE_ID_firmware330, !13, !"__UNIQUE_ID_firmware330", i1 false, i1 false}
!13 = !{!"../drivers/gpu/drm/radeon/si.c", i32 52, i32 1}
!14 = !{ptr @__UNIQUE_ID_firmware331, !15, !"__UNIQUE_ID_firmware331", i1 false, i1 false}
!15 = !{!"../drivers/gpu/drm/radeon/si.c", i32 54, i32 1}
!16 = !{ptr @__UNIQUE_ID_firmware332, !17, !"__UNIQUE_ID_firmware332", i1 false, i1 false}
!17 = !{!"../drivers/gpu/drm/radeon/si.c", i32 55, i32 1}
!18 = !{ptr @__UNIQUE_ID_firmware333, !19, !"__UNIQUE_ID_firmware333", i1 false, i1 false}
!19 = !{!"../drivers/gpu/drm/radeon/si.c", i32 56, i32 1}
!20 = !{ptr @__UNIQUE_ID_firmware334, !21, !"__UNIQUE_ID_firmware334", i1 false, i1 false}
!21 = !{!"../drivers/gpu/drm/radeon/si.c", i32 57, i32 1}
!22 = !{ptr @__UNIQUE_ID_firmware335, !23, !"__UNIQUE_ID_firmware335", i1 false, i1 false}
!23 = !{!"../drivers/gpu/drm/radeon/si.c", i32 58, i32 1}
!24 = !{ptr @__UNIQUE_ID_firmware336, !25, !"__UNIQUE_ID_firmware336", i1 false, i1 false}
!25 = !{!"../drivers/gpu/drm/radeon/si.c", i32 59, i32 1}
!26 = !{ptr @__UNIQUE_ID_firmware337, !27, !"__UNIQUE_ID_firmware337", i1 false, i1 false}
!27 = !{!"../drivers/gpu/drm/radeon/si.c", i32 61, i32 1}
!28 = !{ptr @__UNIQUE_ID_firmware338, !29, !"__UNIQUE_ID_firmware338", i1 false, i1 false}
!29 = !{!"../drivers/gpu/drm/radeon/si.c", i32 62, i32 1}
!30 = !{ptr @__UNIQUE_ID_firmware339, !31, !"__UNIQUE_ID_firmware339", i1 false, i1 false}
!31 = !{!"../drivers/gpu/drm/radeon/si.c", i32 63, i32 1}
!32 = !{ptr @__UNIQUE_ID_firmware340, !33, !"__UNIQUE_ID_firmware340", i1 false, i1 false}
!33 = !{!"../drivers/gpu/drm/radeon/si.c", i32 64, i32 1}
!34 = !{ptr @__UNIQUE_ID_firmware341, !35, !"__UNIQUE_ID_firmware341", i1 false, i1 false}
!35 = !{!"../drivers/gpu/drm/radeon/si.c", i32 65, i32 1}
!36 = !{ptr @__UNIQUE_ID_firmware342, !37, !"__UNIQUE_ID_firmware342", i1 false, i1 false}
!37 = !{!"../drivers/gpu/drm/radeon/si.c", i32 66, i32 1}
!38 = !{ptr @__UNIQUE_ID_firmware343, !39, !"__UNIQUE_ID_firmware343", i1 false, i1 false}
!39 = !{!"../drivers/gpu/drm/radeon/si.c", i32 67, i32 1}
!40 = !{ptr @__UNIQUE_ID_firmware344, !41, !"__UNIQUE_ID_firmware344", i1 false, i1 false}
!41 = !{!"../drivers/gpu/drm/radeon/si.c", i32 69, i32 1}
!42 = !{ptr @__UNIQUE_ID_firmware345, !43, !"__UNIQUE_ID_firmware345", i1 false, i1 false}
!43 = !{!"../drivers/gpu/drm/radeon/si.c", i32 70, i32 1}
!44 = !{ptr @__UNIQUE_ID_firmware346, !45, !"__UNIQUE_ID_firmware346", i1 false, i1 false}
!45 = !{!"../drivers/gpu/drm/radeon/si.c", i32 71, i32 1}
!46 = !{ptr @__UNIQUE_ID_firmware347, !47, !"__UNIQUE_ID_firmware347", i1 false, i1 false}
!47 = !{!"../drivers/gpu/drm/radeon/si.c", i32 72, i32 1}
!48 = !{ptr @__UNIQUE_ID_firmware348, !49, !"__UNIQUE_ID_firmware348", i1 false, i1 false}
!49 = !{!"../drivers/gpu/drm/radeon/si.c", i32 73, i32 1}
!50 = !{ptr @__UNIQUE_ID_firmware349, !51, !"__UNIQUE_ID_firmware349", i1 false, i1 false}
!51 = !{!"../drivers/gpu/drm/radeon/si.c", i32 74, i32 1}
!52 = !{ptr @__UNIQUE_ID_firmware350, !53, !"__UNIQUE_ID_firmware350", i1 false, i1 false}
!53 = !{!"../drivers/gpu/drm/radeon/si.c", i32 75, i32 1}
!54 = !{ptr @__UNIQUE_ID_firmware351, !55, !"__UNIQUE_ID_firmware351", i1 false, i1 false}
!55 = !{!"../drivers/gpu/drm/radeon/si.c", i32 77, i32 1}
!56 = !{ptr @__UNIQUE_ID_firmware352, !57, !"__UNIQUE_ID_firmware352", i1 false, i1 false}
!57 = !{!"../drivers/gpu/drm/radeon/si.c", i32 78, i32 1}
!58 = !{ptr @__UNIQUE_ID_firmware353, !59, !"__UNIQUE_ID_firmware353", i1 false, i1 false}
!59 = !{!"../drivers/gpu/drm/radeon/si.c", i32 79, i32 1}
!60 = !{ptr @__UNIQUE_ID_firmware354, !61, !"__UNIQUE_ID_firmware354", i1 false, i1 false}
!61 = !{!"../drivers/gpu/drm/radeon/si.c", i32 80, i32 1}
!62 = !{ptr @__UNIQUE_ID_firmware355, !63, !"__UNIQUE_ID_firmware355", i1 false, i1 false}
!63 = !{!"../drivers/gpu/drm/radeon/si.c", i32 81, i32 1}
!64 = !{ptr @__UNIQUE_ID_firmware356, !65, !"__UNIQUE_ID_firmware356", i1 false, i1 false}
!65 = !{!"../drivers/gpu/drm/radeon/si.c", i32 82, i32 1}
!66 = !{ptr @__UNIQUE_ID_firmware357, !67, !"__UNIQUE_ID_firmware357", i1 false, i1 false}
!67 = !{!"../drivers/gpu/drm/radeon/si.c", i32 83, i32 1}
!68 = !{ptr @__UNIQUE_ID_firmware358, !69, !"__UNIQUE_ID_firmware358", i1 false, i1 false}
!69 = !{!"../drivers/gpu/drm/radeon/si.c", i32 85, i32 1}
!70 = !{ptr @__UNIQUE_ID_firmware359, !71, !"__UNIQUE_ID_firmware359", i1 false, i1 false}
!71 = !{!"../drivers/gpu/drm/radeon/si.c", i32 86, i32 1}
!72 = !{ptr @__UNIQUE_ID_firmware360, !73, !"__UNIQUE_ID_firmware360", i1 false, i1 false}
!73 = !{!"../drivers/gpu/drm/radeon/si.c", i32 87, i32 1}
!74 = !{ptr @__UNIQUE_ID_firmware361, !75, !"__UNIQUE_ID_firmware361", i1 false, i1 false}
!75 = !{!"../drivers/gpu/drm/radeon/si.c", i32 88, i32 1}
!76 = !{ptr @__UNIQUE_ID_firmware362, !77, !"__UNIQUE_ID_firmware362", i1 false, i1 false}
!77 = !{!"../drivers/gpu/drm/radeon/si.c", i32 89, i32 1}
!78 = !{ptr @__UNIQUE_ID_firmware363, !79, !"__UNIQUE_ID_firmware363", i1 false, i1 false}
!79 = !{!"../drivers/gpu/drm/radeon/si.c", i32 90, i32 1}
!80 = !{ptr @__UNIQUE_ID_firmware364, !81, !"__UNIQUE_ID_firmware364", i1 false, i1 false}
!81 = !{!"../drivers/gpu/drm/radeon/si.c", i32 91, i32 1}
!82 = !{ptr @__UNIQUE_ID_firmware365, !83, !"__UNIQUE_ID_firmware365", i1 false, i1 false}
!83 = !{!"../drivers/gpu/drm/radeon/si.c", i32 93, i32 1}
!84 = !{ptr @__UNIQUE_ID_firmware366, !85, !"__UNIQUE_ID_firmware366", i1 false, i1 false}
!85 = !{!"../drivers/gpu/drm/radeon/si.c", i32 94, i32 1}
!86 = !{ptr @__UNIQUE_ID_firmware367, !87, !"__UNIQUE_ID_firmware367", i1 false, i1 false}
!87 = !{!"../drivers/gpu/drm/radeon/si.c", i32 95, i32 1}
!88 = !{ptr @__UNIQUE_ID_firmware368, !89, !"__UNIQUE_ID_firmware368", i1 false, i1 false}
!89 = !{!"../drivers/gpu/drm/radeon/si.c", i32 96, i32 1}
!90 = !{ptr @__UNIQUE_ID_firmware369, !91, !"__UNIQUE_ID_firmware369", i1 false, i1 false}
!91 = !{!"../drivers/gpu/drm/radeon/si.c", i32 97, i32 1}
!92 = !{ptr @__UNIQUE_ID_firmware370, !93, !"__UNIQUE_ID_firmware370", i1 false, i1 false}
!93 = !{!"../drivers/gpu/drm/radeon/si.c", i32 98, i32 1}
!94 = !{ptr @__UNIQUE_ID_firmware371, !95, !"__UNIQUE_ID_firmware371", i1 false, i1 false}
!95 = !{!"../drivers/gpu/drm/radeon/si.c", i32 99, i32 1}
!96 = !{ptr @__UNIQUE_ID_firmware372, !97, !"__UNIQUE_ID_firmware372", i1 false, i1 false}
!97 = !{!"../drivers/gpu/drm/radeon/si.c", i32 101, i32 1}
!98 = !{ptr @__UNIQUE_ID_firmware373, !99, !"__UNIQUE_ID_firmware373", i1 false, i1 false}
!99 = !{!"../drivers/gpu/drm/radeon/si.c", i32 102, i32 1}
!100 = !{ptr @__UNIQUE_ID_firmware374, !101, !"__UNIQUE_ID_firmware374", i1 false, i1 false}
!101 = !{!"../drivers/gpu/drm/radeon/si.c", i32 103, i32 1}
!102 = !{ptr @__UNIQUE_ID_firmware375, !103, !"__UNIQUE_ID_firmware375", i1 false, i1 false}
!103 = !{!"../drivers/gpu/drm/radeon/si.c", i32 104, i32 1}
!104 = !{ptr @__UNIQUE_ID_firmware376, !105, !"__UNIQUE_ID_firmware376", i1 false, i1 false}
!105 = !{!"../drivers/gpu/drm/radeon/si.c", i32 105, i32 1}
!106 = !{ptr @__UNIQUE_ID_firmware377, !107, !"__UNIQUE_ID_firmware377", i1 false, i1 false}
!107 = !{!"../drivers/gpu/drm/radeon/si.c", i32 106, i32 1}
!108 = !{ptr @__UNIQUE_ID_firmware378, !109, !"__UNIQUE_ID_firmware378", i1 false, i1 false}
!109 = !{!"../drivers/gpu/drm/radeon/si.c", i32 107, i32 1}
!110 = !{ptr @__UNIQUE_ID_firmware379, !111, !"__UNIQUE_ID_firmware379", i1 false, i1 false}
!111 = !{!"../drivers/gpu/drm/radeon/si.c", i32 109, i32 1}
!112 = !{ptr @__UNIQUE_ID_firmware380, !113, !"__UNIQUE_ID_firmware380", i1 false, i1 false}
!113 = !{!"../drivers/gpu/drm/radeon/si.c", i32 110, i32 1}
!114 = !{ptr @__UNIQUE_ID_firmware381, !115, !"__UNIQUE_ID_firmware381", i1 false, i1 false}
!115 = !{!"../drivers/gpu/drm/radeon/si.c", i32 111, i32 1}
!116 = !{ptr @__UNIQUE_ID_firmware382, !117, !"__UNIQUE_ID_firmware382", i1 false, i1 false}
!117 = !{!"../drivers/gpu/drm/radeon/si.c", i32 112, i32 1}
!118 = !{ptr @__UNIQUE_ID_firmware383, !119, !"__UNIQUE_ID_firmware383", i1 false, i1 false}
!119 = !{!"../drivers/gpu/drm/radeon/si.c", i32 113, i32 1}
!120 = !{ptr @__UNIQUE_ID_firmware384, !121, !"__UNIQUE_ID_firmware384", i1 false, i1 false}
!121 = !{!"../drivers/gpu/drm/radeon/si.c", i32 114, i32 1}
!122 = !{ptr @__UNIQUE_ID_firmware385, !123, !"__UNIQUE_ID_firmware385", i1 false, i1 false}
!123 = !{!"../drivers/gpu/drm/radeon/si.c", i32 115, i32 1}
!124 = !{ptr @__UNIQUE_ID_firmware386, !125, !"__UNIQUE_ID_firmware386", i1 false, i1 false}
!125 = !{!"../drivers/gpu/drm/radeon/si.c", i32 117, i32 1}
!126 = !{ptr @__UNIQUE_ID_firmware387, !127, !"__UNIQUE_ID_firmware387", i1 false, i1 false}
!127 = !{!"../drivers/gpu/drm/radeon/si.c", i32 118, i32 1}
!128 = !{ptr @__UNIQUE_ID_firmware388, !129, !"__UNIQUE_ID_firmware388", i1 false, i1 false}
!129 = !{!"../drivers/gpu/drm/radeon/si.c", i32 119, i32 1}
!130 = !{ptr @__UNIQUE_ID_firmware389, !131, !"__UNIQUE_ID_firmware389", i1 false, i1 false}
!131 = !{!"../drivers/gpu/drm/radeon/si.c", i32 120, i32 1}
!132 = !{ptr @__UNIQUE_ID_firmware390, !133, !"__UNIQUE_ID_firmware390", i1 false, i1 false}
!133 = !{!"../drivers/gpu/drm/radeon/si.c", i32 121, i32 1}
!134 = !{ptr @__UNIQUE_ID_firmware391, !135, !"__UNIQUE_ID_firmware391", i1 false, i1 false}
!135 = !{!"../drivers/gpu/drm/radeon/si.c", i32 122, i32 1}
!136 = !{ptr @__UNIQUE_ID_firmware392, !137, !"__UNIQUE_ID_firmware392", i1 false, i1 false}
!137 = !{!"../drivers/gpu/drm/radeon/si.c", i32 123, i32 1}
!138 = !{ptr @__UNIQUE_ID_firmware393, !139, !"__UNIQUE_ID_firmware393", i1 false, i1 false}
!139 = !{!"../drivers/gpu/drm/radeon/si.c", i32 124, i32 1}
!140 = !{ptr @__UNIQUE_ID_firmware394, !141, !"__UNIQUE_ID_firmware394", i1 false, i1 false}
!141 = !{!"../drivers/gpu/drm/radeon/si.c", i32 126, i32 1}
!142 = !{ptr @.str, !143, !"<string literal>", i1 false, i1 false}
!143 = !{!"../drivers/gpu/drm/radeon/si.c", i32 3843, i32 3}
!144 = !{ptr @.str.1, !145, !"<string literal>", i1 false, i1 false}
!145 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4192, i32 3}
!146 = !{ptr @.str.2, !145, !"<string literal>", i1 false, i1 false}
!147 = !{ptr @.str.3, !145, !"<string literal>", i1 false, i1 false}
!148 = !{ptr @.str.4, !145, !"<string literal>", i1 false, i1 false}
!149 = !{ptr @.str.5, !145, !"<string literal>", i1 false, i1 false}
!150 = !{ptr @si_vram_gtt_location._entry, !145, !"_entry", i1 false, i1 false}
!151 = !{ptr @si_vram_gtt_location._entry_ptr, !145, !"_entry_ptr", i1 false, i1 false}
!152 = !{ptr @.str.6, !153, !"<string literal>", i1 false, i1 false}
!153 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4744, i32 4}
!154 = !{ptr @.str.7, !153, !"<string literal>", i1 false, i1 false}
!155 = !{ptr @.str.8, !153, !"<string literal>", i1 false, i1 false}
!156 = !{ptr @si_ib_parse._entry, !153, !"_entry", i1 false, i1 false}
!157 = !{ptr @si_ib_parse._entry_ptr, !153, !"_entry_ptr", i1 false, i1 false}
!158 = !{ptr @.str.10, !159, !"<string literal>", i1 false, i1 false}
!159 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4764, i32 6}
!160 = !{ptr @si_ib_parse._entry.9, !159, !"_entry", i1 false, i1 false}
!161 = !{ptr @si_ib_parse._entry_ptr.11, !159, !"_entry_ptr", i1 false, i1 false}
!162 = !{ptr @.str.13, !163, !"<string literal>", i1 false, i1 false}
!163 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4772, i32 4}
!164 = !{ptr @si_ib_parse._entry.12, !163, !"_entry", i1 false, i1 false}
!165 = !{ptr @si_ib_parse._entry_ptr.14, !163, !"_entry_ptr", i1 false, i1 false}
!166 = !{ptr @.str.16, !167, !"<string literal>", i1 false, i1 false}
!167 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4779, i32 6}
!168 = !{ptr @si_ib_parse._entry.15, !167, !"_entry", i1 false, i1 false}
!169 = !{ptr @si_ib_parse._entry_ptr.17, !167, !"_entry_ptr", i1 false, i1 false}
!170 = !{ptr @.str.19, !171, !"<string literal>", i1 false, i1 false}
!171 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4781, i32 6}
!172 = !{ptr @si_ib_parse._entry.18, !171, !"_entry", i1 false, i1 false}
!173 = !{ptr @si_ib_parse._entry_ptr.20, !171, !"_entry_ptr", i1 false, i1 false}
!174 = !{ptr @.str.21, !175, !"<string literal>", i1 false, i1 false}
!175 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6055, i32 3}
!176 = !{ptr @.str.22, !177, !"<string literal>", i1 false, i1 false}
!177 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6077, i32 3}
!178 = !{ptr @.str.23, !179, !"<string literal>", i1 false, i1 false}
!179 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6081, i32 3}
!180 = !{ptr @.str.24, !181, !"<string literal>", i1 false, i1 false}
!181 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6085, i32 3}
!182 = !{ptr @.str.25, !183, !"<string literal>", i1 false, i1 false}
!183 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6089, i32 3}
!184 = !{ptr @.str.26, !185, !"<string literal>", i1 false, i1 false}
!185 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6094, i32 3}
!186 = !{ptr @.str.27, !187, !"<string literal>", i1 false, i1 false}
!187 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6108, i32 3}
!188 = !{ptr @.str.28, !189, !"<string literal>", i1 false, i1 false}
!189 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6116, i32 41}
!190 = !{ptr @.str.29, !191, !"<string literal>", i1 false, i1 false}
!191 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6127, i32 26}
!192 = !{ptr @.str.30, !193, !"<string literal>", i1 false, i1 false}
!193 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6266, i32 2}
!194 = !{ptr @.str.31, !195, !"<string literal>", i1 false, i1 false}
!195 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6306, i32 18}
!196 = !{ptr @.str.32, !197, !"<string literal>", i1 false, i1 false}
!197 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6308, i32 5}
!198 = !{ptr @.str.33, !199, !"<string literal>", i1 false, i1 false}
!199 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6314, i32 5}
!200 = !{ptr @.str.34, !201, !"<string literal>", i1 false, i1 false}
!201 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6319, i32 4}
!202 = !{ptr @.str.35, !203, !"<string literal>", i1 false, i1 false}
!203 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6328, i32 4}
!204 = !{ptr @.str.36, !205, !"<string literal>", i1 false, i1 false}
!205 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6343, i32 18}
!206 = !{ptr @.str.37, !207, !"<string literal>", i1 false, i1 false}
!207 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6352, i32 5}
!208 = !{ptr @.str.38, !209, !"<string literal>", i1 false, i1 false}
!209 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6355, i32 4}
!210 = !{ptr @.str.39, !211, !"<string literal>", i1 false, i1 false}
!211 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6358, i32 4}
!212 = !{ptr @.str.40, !213, !"<string literal>", i1 false, i1 false}
!213 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6362, i32 4}
!214 = !{ptr @.str.41, !215, !"<string literal>", i1 false, i1 false}
!215 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6373, i32 4}
!216 = !{ptr @.str.42, !215, !"<string literal>", i1 false, i1 false}
!217 = !{ptr @si_irq_process._entry, !215, !"_entry", i1 false, i1 false}
!218 = !{ptr @si_irq_process._entry_ptr, !215, !"_entry_ptr", i1 false, i1 false}
!219 = !{ptr @.str.44, !220, !"<string literal>", i1 false, i1 false}
!220 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6374, i32 4}
!221 = !{ptr @si_irq_process._entry.43, !220, !"_entry", i1 false, i1 false}
!222 = !{ptr @si_irq_process._entry_ptr.45, !220, !"_entry_ptr", i1 false, i1 false}
!223 = !{ptr @.str.47, !224, !"<string literal>", i1 false, i1 false}
!224 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6376, i32 4}
!225 = !{ptr @si_irq_process._entry.46, !224, !"_entry", i1 false, i1 false}
!226 = !{ptr @si_irq_process._entry_ptr.48, !224, !"_entry_ptr", i1 false, i1 false}
!227 = !{ptr @.str.49, !228, !"<string literal>", i1 false, i1 false}
!228 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6390, i32 4}
!229 = !{ptr @.str.50, !230, !"<string literal>", i1 false, i1 false}
!230 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6404, i32 4}
!231 = !{ptr @.str.51, !232, !"<string literal>", i1 false, i1 false}
!232 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6408, i32 4}
!233 = !{ptr @.str.52, !234, !"<string literal>", i1 false, i1 false}
!234 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6413, i32 4}
!235 = !{ptr @.str.53, !236, !"<string literal>", i1 false, i1 false}
!236 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6418, i32 4}
!237 = !{ptr @.str.54, !238, !"<string literal>", i1 false, i1 false}
!238 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6421, i32 4}
!239 = !{ptr @.str.55, !240, !"<string literal>", i1 false, i1 false}
!240 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6786, i32 3}
!241 = !{ptr @.str.56, !242, !"<string literal>", i1 false, i1 false}
!242 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6834, i32 3}
!243 = !{ptr @.str.57, !242, !"<string literal>", i1 false, i1 false}
!244 = !{ptr @si_init._entry, !242, !"_entry", i1 false, i1 false}
!245 = !{ptr @si_init._entry_ptr, !242, !"_entry_ptr", i1 false, i1 false}
!246 = !{ptr @.str.59, !247, !"<string literal>", i1 false, i1 false}
!247 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6844, i32 4}
!248 = !{ptr @si_init._entry.58, !247, !"_entry", i1 false, i1 false}
!249 = !{ptr @si_init._entry_ptr.60, !247, !"_entry_ptr", i1 false, i1 false}
!250 = !{ptr @.str.62, !251, !"<string literal>", i1 false, i1 false}
!251 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6847, i32 3}
!252 = !{ptr @si_init._entry.61, !251, !"_entry", i1 false, i1 false}
!253 = !{ptr @si_init._entry_ptr.63, !251, !"_entry_ptr", i1 false, i1 false}
!254 = !{ptr @.str.64, !255, !"<string literal>", i1 false, i1 false}
!255 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6875, i32 4}
!256 = !{ptr @.str.66, !257, !"<string literal>", i1 false, i1 false}
!257 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6916, i32 3}
!258 = !{ptr @si_init._entry.65, !257, !"_entry", i1 false, i1 false}
!259 = !{ptr @si_init._entry_ptr.67, !257, !"_entry_ptr", i1 false, i1 false}
!260 = !{ptr @.str.68, !261, !"<string literal>", i1 false, i1 false}
!261 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6934, i32 3}
!262 = !{ptr @tahiti_io_mc_regs, !263, !"tahiti_io_mc_regs", i1 false, i1 false}
!263 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1375, i32 18}
!264 = !{ptr @pitcairn_io_mc_regs, !265, !"pitcairn_io_mc_regs", i1 false, i1 false}
!265 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1414, i32 18}
!266 = !{ptr @verde_io_mc_regs, !267, !"verde_io_mc_regs", i1 false, i1 false}
!267 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1453, i32 18}
!268 = !{ptr @oland_io_mc_regs, !269, !"oland_io_mc_regs", i1 false, i1 false}
!269 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1492, i32 18}
!270 = !{ptr @hainan_io_mc_regs, !271, !"hainan_io_mc_regs", i1 false, i1 false}
!271 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1531, i32 18}
!272 = !{ptr @.str.69, !273, !"<string literal>", i1 false, i1 false}
!273 = !{!"../drivers/gpu/drm/radeon/si.c", i32 2388, i32 4}
!274 = !{ptr @.str.70, !275, !"<string literal>", i1 false, i1 false}
!275 = !{!"../drivers/gpu/drm/radeon/radeon.h", i32 2721, i32 3}
!276 = !{ptr @.str.71, !277, !"<string literal>", i1 false, i1 false}
!277 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4035, i32 2}
!278 = !{ptr @.str.72, !277, !"<string literal>", i1 false, i1 false}
!279 = !{ptr @.str.73, !277, !"<string literal>", i1 false, i1 false}
!280 = !{ptr @si_gpu_pci_config_reset._entry, !277, !"_entry", i1 false, i1 false}
!281 = !{ptr @si_gpu_pci_config_reset._entry_ptr, !277, !"_entry_ptr", i1 false, i1 false}
!282 = !{ptr @.str.75, !283, !"<string literal>", i1 false, i1 false}
!283 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4063, i32 3}
!284 = !{ptr @si_gpu_pci_config_reset._entry.74, !283, !"_entry", i1 false, i1 false}
!285 = !{ptr @si_gpu_pci_config_reset._entry_ptr.76, !283, !"_entry_ptr", i1 false, i1 false}
!286 = !{ptr @.str.77, !287, !"<string literal>", i1 false, i1 false}
!287 = !{!"../drivers/gpu/drm/radeon/si.c", i32 3859, i32 2}
!288 = !{ptr @.str.78, !287, !"<string literal>", i1 false, i1 false}
!289 = !{ptr @si_gpu_soft_reset._entry, !287, !"_entry", i1 false, i1 false}
!290 = !{ptr @si_gpu_soft_reset._entry_ptr, !287, !"_entry_ptr", i1 false, i1 false}
!291 = !{ptr @si_gpu_soft_reset._entry.79, !292, !"_entry", i1 false, i1 false}
!292 = !{!"../drivers/gpu/drm/radeon/si.c", i32 3862, i32 2}
!293 = !{ptr @si_gpu_soft_reset._entry_ptr.80, !292, !"_entry_ptr", i1 false, i1 false}
!294 = !{ptr @si_gpu_soft_reset._entry.81, !295, !"_entry", i1 false, i1 false}
!295 = !{!"../drivers/gpu/drm/radeon/si.c", i32 3864, i32 2}
!296 = !{ptr @si_gpu_soft_reset._entry_ptr.82, !295, !"_entry_ptr", i1 false, i1 false}
!297 = !{ptr @.str.84, !298, !"<string literal>", i1 false, i1 false}
!298 = !{!"../drivers/gpu/drm/radeon/si.c", i32 3894, i32 3}
!299 = !{ptr @si_gpu_soft_reset._entry.83, !298, !"_entry", i1 false, i1 false}
!300 = !{ptr @si_gpu_soft_reset._entry_ptr.85, !298, !"_entry_ptr", i1 false, i1 false}
!301 = !{ptr @.str.87, !302, !"<string literal>", i1 false, i1 false}
!302 = !{!"../drivers/gpu/drm/radeon/si.c", i32 3948, i32 3}
!303 = !{ptr @si_gpu_soft_reset._entry.86, !302, !"_entry", i1 false, i1 false}
!304 = !{ptr @si_gpu_soft_reset._entry_ptr.88, !302, !"_entry_ptr", i1 false, i1 false}
!305 = !{ptr @.str.90, !306, !"<string literal>", i1 false, i1 false}
!306 = !{!"../drivers/gpu/drm/radeon/si.c", i32 3962, i32 3}
!307 = !{ptr @si_gpu_soft_reset._entry.89, !306, !"_entry", i1 false, i1 false}
!308 = !{ptr @si_gpu_soft_reset._entry_ptr.91, !306, !"_entry_ptr", i1 false, i1 false}
!309 = !{ptr @.str.92, !310, !"<string literal>", i1 false, i1 false}
!310 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4468, i32 3}
!311 = !{ptr @.str.93, !312, !"<string literal>", i1 false, i1 false}
!312 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4622, i32 4}
!313 = !{ptr @.str.94, !314, !"<string literal>", i1 false, i1 false}
!314 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4637, i32 3}
!315 = !{ptr @.str.95, !316, !"<string literal>", i1 false, i1 false}
!316 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4447, i32 3}
!317 = !{ptr @.str.96, !318, !"<string literal>", i1 false, i1 false}
!318 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4487, i32 6}
!319 = !{ptr @.str.97, !320, !"<string literal>", i1 false, i1 false}
!320 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4508, i32 6}
!321 = !{ptr @.str.98, !322, !"<string literal>", i1 false, i1 false}
!322 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4725, i32 3}
!323 = !{ptr @crtc_offsets, !324, !"crtc_offsets", i1 false, i1 false}
!324 = !{!"../drivers/gpu/drm/radeon/si.c", i32 141, i32 18}
!325 = !{ptr @.str.99, !326, !"<string literal>", i1 false, i1 false}
!326 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6220, i32 3}
!327 = !{ptr @.str.100, !326, !"<string literal>", i1 false, i1 false}
!328 = !{ptr @si_get_ih_wptr._entry, !326, !"_entry", i1 false, i1 false}
!329 = !{ptr @si_get_ih_wptr._entry_ptr, !326, !"_entry_ptr", i1 false, i1 false}
!330 = !{ptr @si_disp_int_status, !331, !"si_disp_int_status", i1 false, i1 false}
!331 = !{!"../drivers/gpu/drm/radeon/si.c", i32 151, i32 18}
!332 = !{ptr @.str.101, !333, !"<string literal>", i1 false, i1 false}
!333 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4834, i32 12}
!334 = !{ptr @.str.102, !335, !"<string literal>", i1 false, i1 false}
!335 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4844, i32 12}
!336 = !{ptr @.str.103, !337, !"<string literal>", i1 false, i1 false}
!337 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4854, i32 12}
!338 = !{ptr @.str.104, !339, !"<string literal>", i1 false, i1 false}
!339 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4864, i32 12}
!340 = !{ptr @.str.105, !341, !"<string literal>", i1 false, i1 false}
!341 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4874, i32 12}
!342 = !{ptr @.str.106, !343, !"<string literal>", i1 false, i1 false}
!343 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4884, i32 12}
!344 = !{ptr @.str.107, !345, !"<string literal>", i1 false, i1 false}
!345 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4894, i32 12}
!346 = !{ptr @.str.108, !347, !"<string literal>", i1 false, i1 false}
!347 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4908, i32 12}
!348 = !{ptr @.str.109, !349, !"<string literal>", i1 false, i1 false}
!349 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4912, i32 12}
!350 = !{ptr @.str.110, !351, !"<string literal>", i1 false, i1 false}
!351 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4918, i32 12}
!352 = !{ptr @.str.111, !353, !"<string literal>", i1 false, i1 false}
!353 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4922, i32 12}
!354 = !{ptr @.str.112, !355, !"<string literal>", i1 false, i1 false}
!355 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4925, i32 12}
!356 = !{ptr @.str.113, !357, !"<string literal>", i1 false, i1 false}
!357 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4929, i32 12}
!358 = !{ptr @.str.114, !359, !"<string literal>", i1 false, i1 false}
!359 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4933, i32 12}
!360 = !{ptr @.str.115, !361, !"<string literal>", i1 false, i1 false}
!361 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4936, i32 12}
!362 = !{ptr @.str.116, !363, !"<string literal>", i1 false, i1 false}
!363 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4940, i32 12}
!364 = !{ptr @.str.117, !365, !"<string literal>", i1 false, i1 false}
!365 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4943, i32 12}
!366 = !{ptr @.str.118, !367, !"<string literal>", i1 false, i1 false}
!367 = !{!"../drivers/gpu/drm/radeon/si.c", i32 5065, i32 2}
!368 = !{ptr @.str.119, !367, !"<string literal>", i1 false, i1 false}
!369 = !{ptr @si_vm_decode_fault._entry, !367, !"_entry", i1 false, i1 false}
!370 = !{ptr @si_vm_decode_fault._entry_ptr, !367, !"_entry_ptr", i1 false, i1 false}
!371 = !{ptr @.str.120, !367, !"<string literal>", i1 false, i1 false}
!372 = !{ptr @.str.121, !367, !"<string literal>", i1 false, i1 false}
!373 = !{ptr @tahiti_golden_registers, !374, !"tahiti_golden_registers", i1 false, i1 false}
!374 = !{!"../drivers/gpu/drm/radeon/si.c", i32 397, i32 18}
!375 = !{ptr @tahiti_golden_rlc_registers, !376, !"tahiti_golden_rlc_registers", i1 false, i1 false}
!376 = !{!"../drivers/gpu/drm/radeon/si.c", i32 387, i32 18}
!377 = !{ptr @tahiti_mgcg_cgcg_init, !378, !"tahiti_mgcg_cgcg_init", i1 false, i1 false}
!378 = !{!"../drivers/gpu/drm/radeon/si.c", i32 616, i32 18}
!379 = !{ptr @tahiti_golden_registers2, !380, !"tahiti_golden_registers2", i1 false, i1 false}
!380 = !{!"../drivers/gpu/drm/radeon/si.c", i32 432, i32 18}
!381 = !{ptr @pitcairn_golden_registers, !382, !"pitcairn_golden_registers", i1 false, i1 false}
!382 = !{!"../drivers/gpu/drm/radeon/si.c", i32 446, i32 18}
!383 = !{ptr @pitcairn_golden_rlc_registers, !384, !"pitcairn_golden_rlc_registers", i1 false, i1 false}
!384 = !{!"../drivers/gpu/drm/radeon/si.c", i32 437, i32 18}
!385 = !{ptr @pitcairn_mgcg_cgcg_init, !386, !"pitcairn_mgcg_cgcg_init", i1 false, i1 false}
!386 = !{!"../drivers/gpu/drm/radeon/si.c", i32 746, i32 18}
!387 = !{ptr @verde_golden_registers, !388, !"verde_golden_registers", i1 false, i1 false}
!388 = !{!"../drivers/gpu/drm/radeon/si.c", i32 486, i32 18}
!389 = !{ptr @verde_golden_rlc_registers, !390, !"verde_golden_rlc_registers", i1 false, i1 false}
!390 = !{!"../drivers/gpu/drm/radeon/si.c", i32 477, i32 18}
!391 = !{ptr @verde_mgcg_cgcg_init, !392, !"verde_mgcg_cgcg_init", i1 false, i1 false}
!392 = !{!"../drivers/gpu/drm/radeon/si.c", i32 844, i32 18}
!393 = !{ptr @verde_pg_init, !394, !"verde_pg_init", i1 false, i1 false}
!394 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1101, i32 12}
!395 = !{ptr @oland_golden_registers, !396, !"oland_golden_registers", i1 false, i1 false}
!396 = !{!"../drivers/gpu/drm/radeon/si.c", i32 551, i32 18}
!397 = !{ptr @oland_golden_rlc_registers, !398, !"oland_golden_rlc_registers", i1 false, i1 false}
!398 = !{!"../drivers/gpu/drm/radeon/si.c", i32 542, i32 18}
!399 = !{ptr @oland_mgcg_cgcg_init, !400, !"oland_mgcg_cgcg_init", i1 false, i1 false}
!400 = !{!"../drivers/gpu/drm/radeon/si.c", i32 944, i32 18}
!401 = !{ptr @hainan_golden_registers, !402, !"hainan_golden_registers", i1 false, i1 false}
!402 = !{!"../drivers/gpu/drm/radeon/si.c", i32 582, i32 18}
!403 = !{ptr @hainan_golden_registers2, !404, !"hainan_golden_registers2", i1 false, i1 false}
!404 = !{!"../drivers/gpu/drm/radeon/si.c", i32 611, i32 18}
!405 = !{ptr @hainan_mgcg_cgcg_init, !406, !"hainan_mgcg_cgcg_init", i1 false, i1 false}
!406 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1024, i32 18}
!407 = !{ptr @.str.122, !408, !"<string literal>", i1 false, i1 false}
!408 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6627, i32 4}
!409 = !{ptr @.str.123, !410, !"<string literal>", i1 false, i1 false}
!410 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6646, i32 3}
!411 = !{ptr @.str.124, !412, !"<string literal>", i1 false, i1 false}
!412 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6657, i32 3}
!413 = !{ptr @.str.125, !412, !"<string literal>", i1 false, i1 false}
!414 = !{ptr @si_startup._entry, !412, !"_entry", i1 false, i1 false}
!415 = !{ptr @si_startup._entry_ptr, !412, !"_entry_ptr", i1 false, i1 false}
!416 = !{ptr @si_startup._entry.126, !417, !"_entry", i1 false, i1 false}
!417 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6663, i32 3}
!418 = !{ptr @si_startup._entry_ptr.127, !417, !"_entry_ptr", i1 false, i1 false}
!419 = !{ptr @si_startup._entry.128, !420, !"_entry", i1 false, i1 false}
!420 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6669, i32 3}
!421 = !{ptr @si_startup._entry_ptr.129, !420, !"_entry_ptr", i1 false, i1 false}
!422 = !{ptr @.str.131, !423, !"<string literal>", i1 false, i1 false}
!423 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6675, i32 3}
!424 = !{ptr @si_startup._entry.130, !423, !"_entry", i1 false, i1 false}
!425 = !{ptr @si_startup._entry_ptr.132, !423, !"_entry_ptr", i1 false, i1 false}
!426 = !{ptr @si_startup._entry.133, !427, !"_entry", i1 false, i1 false}
!427 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6681, i32 3}
!428 = !{ptr @si_startup._entry_ptr.134, !427, !"_entry_ptr", i1 false, i1 false}
!429 = !{ptr @.str.135, !430, !"<string literal>", i1 false, i1 false}
!430 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6697, i32 3}
!431 = !{ptr @.str.137, !432, !"<string literal>", i1 false, i1 false}
!432 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6749, i32 3}
!433 = !{ptr @si_startup._entry.136, !432, !"_entry", i1 false, i1 false}
!434 = !{ptr @si_startup._entry_ptr.138, !432, !"_entry_ptr", i1 false, i1 false}
!435 = !{ptr @.str.140, !436, !"<string literal>", i1 false, i1 false}
!436 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6755, i32 3}
!437 = !{ptr @si_startup._entry.139, !436, !"_entry", i1 false, i1 false}
!438 = !{ptr @si_startup._entry_ptr.141, !436, !"_entry_ptr", i1 false, i1 false}
!439 = !{ptr @.str.142, !440, !"<string literal>", i1 false, i1 false}
!440 = !{!"../drivers/gpu/drm/radeon/si.c", i32 7112, i32 4}
!441 = !{ptr @.str.143, !440, !"<string literal>", i1 false, i1 false}
!442 = !{ptr @si_pcie_gen3_enable._entry, !440, !"_entry", i1 false, i1 false}
!443 = !{ptr @si_pcie_gen3_enable._entry_ptr, !440, !"_entry_ptr", i1 false, i1 false}
!444 = !{ptr @.str.145, !445, !"<string literal>", i1 false, i1 false}
!445 = !{!"../drivers/gpu/drm/radeon/si.c", i32 7115, i32 3}
!446 = !{ptr @si_pcie_gen3_enable._entry.144, !445, !"_entry", i1 false, i1 false}
!447 = !{ptr @si_pcie_gen3_enable._entry_ptr.146, !445, !"_entry_ptr", i1 false, i1 false}
!448 = !{ptr @.str.148, !449, !"<string literal>", i1 false, i1 false}
!449 = !{!"../drivers/gpu/drm/radeon/si.c", i32 7118, i32 4}
!450 = !{ptr @si_pcie_gen3_enable._entry.147, !449, !"_entry", i1 false, i1 false}
!451 = !{ptr @si_pcie_gen3_enable._entry_ptr.149, !449, !"_entry_ptr", i1 false, i1 false}
!452 = !{ptr @.str.151, !453, !"<string literal>", i1 false, i1 false}
!453 = !{!"../drivers/gpu/drm/radeon/si.c", i32 7121, i32 3}
!454 = !{ptr @si_pcie_gen3_enable._entry.150, !453, !"_entry", i1 false, i1 false}
!455 = !{ptr @si_pcie_gen3_enable._entry_ptr.152, !453, !"_entry_ptr", i1 false, i1 false}
!456 = !{ptr @.str.153, !457, !"<string literal>", i1 false, i1 false}
!457 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4154, i32 3}
!458 = !{ptr @si_mc_program._entry, !457, !"_entry", i1 false, i1 false}
!459 = !{ptr @si_mc_program._entry_ptr, !457, !"_entry_ptr", i1 false, i1 false}
!460 = !{ptr @si_mc_program._entry.154, !461, !"_entry", i1 false, i1 false}
!461 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4177, i32 3}
!462 = !{ptr @si_mc_program._entry_ptr.155, !461, !"_entry_ptr", i1 false, i1 false}
!463 = !{ptr @.str.156, !464, !"<string literal>", i1 false, i1 false}
!464 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4285, i32 3}
!465 = !{ptr @.str.157, !464, !"<string literal>", i1 false, i1 false}
!466 = !{ptr @si_pcie_gart_enable._entry, !464, !"_entry", i1 false, i1 false}
!467 = !{ptr @si_pcie_gart_enable._entry_ptr, !464, !"_entry_ptr", i1 false, i1 false}
!468 = !{ptr @.str.159, !469, !"<string literal>", i1 false, i1 false}
!469 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4361, i32 2}
!470 = !{ptr @si_pcie_gart_enable._entry.158, !469, !"_entry", i1 false, i1 false}
!471 = !{ptr @si_pcie_gart_enable._entry_ptr.160, !469, !"_entry_ptr", i1 false, i1 false}
!472 = !{ptr @.str.161, !473, !"<string literal>", i1 false, i1 false}
!473 = !{!"../drivers/gpu/drm/radeon/si.c", i32 2942, i32 3}
!474 = !{ptr @verde_rlc_save_restore_register_list, !475, !"verde_rlc_save_restore_register_list", i1 false, i1 false}
!475 = !{!"../drivers/gpu/drm/radeon/si.c", i32 165, i32 18}
!476 = !{ptr @si_cs_data, !477, !"si_cs_data", i1 false, i1 false}
!477 = !{!"../drivers/gpu/drm/radeon/clearstate_si.h", i32 940, i32 36}
!478 = !{ptr @si_SECT_CONTEXT_defs, !479, !"si_SECT_CONTEXT_defs", i1 false, i1 false}
!479 = !{!"../drivers/gpu/drm/radeon/clearstate_si.h", i32 929, i32 35}
!480 = !{ptr @si_SECT_CONTEXT_def_1, !481, !"si_SECT_CONTEXT_def_1", i1 false, i1 false}
!481 = !{!"../drivers/gpu/drm/radeon/clearstate_si.h", i32 26, i32 18}
!482 = !{ptr @si_SECT_CONTEXT_def_2, !483, !"si_SECT_CONTEXT_def_2", i1 false, i1 false}
!483 = !{!"../drivers/gpu/drm/radeon/clearstate_si.h", i32 241, i32 18}
!484 = !{ptr @si_SECT_CONTEXT_def_3, !485, !"si_SECT_CONTEXT_def_3", i1 false, i1 false}
!485 = !{!"../drivers/gpu/drm/radeon/clearstate_si.h", i32 516, i32 18}
!486 = !{ptr @si_SECT_CONTEXT_def_4, !487, !"si_SECT_CONTEXT_def_4", i1 false, i1 false}
!487 = !{!"../drivers/gpu/drm/radeon/clearstate_si.h", i32 525, i32 18}
!488 = !{ptr @si_SECT_CONTEXT_def_5, !489, !"si_SECT_CONTEXT_def_5", i1 false, i1 false}
!489 = !{!"../drivers/gpu/drm/radeon/clearstate_si.h", i32 685, i32 18}
!490 = !{ptr @si_SECT_CONTEXT_def_6, !491, !"si_SECT_CONTEXT_def_6", i1 false, i1 false}
!491 = !{!"../drivers/gpu/drm/radeon/clearstate_si.h", i32 689, i32 18}
!492 = !{ptr @si_SECT_CONTEXT_def_7, !493, !"si_SECT_CONTEXT_def_7", i1 false, i1 false}
!493 = !{!"../drivers/gpu/drm/radeon/clearstate_si.h", i32 693, i32 18}
!494 = !{ptr @.str.164, !495, !"<string literal>", i1 false, i1 false}
!495 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6486, i32 3}
!496 = !{ptr @.str.165, !495, !"<string literal>", i1 false, i1 false}
!497 = !{ptr @si_uvd_start._entry, !495, !"_entry", i1 false, i1 false}
!498 = !{ptr @si_uvd_start._entry_ptr, !495, !"_entry_ptr", i1 false, i1 false}
!499 = !{ptr @.str.167, !500, !"<string literal>", i1 false, i1 false}
!500 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6491, i32 3}
!501 = !{ptr @si_uvd_start._entry.166, !500, !"_entry", i1 false, i1 false}
!502 = !{ptr @si_uvd_start._entry_ptr.168, !500, !"_entry_ptr", i1 false, i1 false}
!503 = !{ptr @.str.169, !504, !"<string literal>", i1 false, i1 false}
!504 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6555, i32 3}
!505 = !{ptr @.str.170, !504, !"<string literal>", i1 false, i1 false}
!506 = !{ptr @si_vce_start._entry, !504, !"_entry", i1 false, i1 false}
!507 = !{ptr @si_vce_start._entry_ptr, !504, !"_entry_ptr", i1 false, i1 false}
!508 = !{ptr @si_vce_start._entry.171, !509, !"_entry", i1 false, i1 false}
!509 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6560, i32 3}
!510 = !{ptr @si_vce_start._entry_ptr.172, !509, !"_entry_ptr", i1 false, i1 false}
!511 = !{ptr @.str.174, !512, !"<string literal>", i1 false, i1 false}
!512 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6565, i32 3}
!513 = !{ptr @si_vce_start._entry.173, !512, !"_entry", i1 false, i1 false}
!514 = !{ptr @si_vce_start._entry_ptr.175, !512, !"_entry_ptr", i1 false, i1 false}
!515 = !{ptr @.str.177, !516, !"<string literal>", i1 false, i1 false}
!516 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6570, i32 3}
!517 = !{ptr @si_vce_start._entry.176, !516, !"_entry", i1 false, i1 false}
!518 = !{ptr @si_vce_start._entry_ptr.178, !516, !"_entry_ptr", i1 false, i1 false}
!519 = !{ptr @mc_cg_registers, !520, !"mc_cg_registers", i1 false, i1 false}
!520 = !{!"../drivers/gpu/drm/radeon/si.c", i32 5478, i32 18}
!521 = !{ptr @.str.179, !522, !"<string literal>", i1 false, i1 false}
!522 = !{!"../drivers/gpu/drm/radeon/si.c", i32 3563, i32 3}
!523 = !{ptr @.str.180, !524, !"<string literal>", i1 false, i1 false}
!524 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6511, i32 3}
!525 = !{ptr @.str.181, !524, !"<string literal>", i1 false, i1 false}
!526 = !{ptr @si_uvd_resume._entry, !524, !"_entry", i1 false, i1 false}
!527 = !{ptr @si_uvd_resume._entry_ptr, !524, !"_entry_ptr", i1 false, i1 false}
!528 = !{ptr @.str.183, !529, !"<string literal>", i1 false, i1 false}
!529 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6516, i32 3}
!530 = !{ptr @si_uvd_resume._entry.182, !529, !"_entry", i1 false, i1 false}
!531 = !{ptr @si_uvd_resume._entry_ptr.184, !529, !"_entry_ptr", i1 false, i1 false}
!532 = !{ptr @.str.185, !533, !"<string literal>", i1 false, i1 false}
!533 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6591, i32 3}
!534 = !{ptr @.str.186, !533, !"<string literal>", i1 false, i1 false}
!535 = !{ptr @si_vce_resume._entry, !533, !"_entry", i1 false, i1 false}
!536 = !{ptr @si_vce_resume._entry_ptr, !533, !"_entry_ptr", i1 false, i1 false}
!537 = !{ptr @si_vce_resume._entry.187, !538, !"_entry", i1 false, i1 false}
!538 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6597, i32 3}
!539 = !{ptr @si_vce_resume._entry_ptr.188, !538, !"_entry_ptr", i1 false, i1 false}
!540 = !{ptr @.str.190, !541, !"<string literal>", i1 false, i1 false}
!541 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6602, i32 3}
!542 = !{ptr @si_vce_resume._entry.189, !541, !"_entry", i1 false, i1 false}
!543 = !{ptr @si_vce_resume._entry_ptr.191, !541, !"_entry_ptr", i1 false, i1 false}
!544 = !{ptr @.str.192, !545, !"<string literal>", i1 false, i1 false}
!545 = !{!"../drivers/gpu/drm/radeon/si.c", i32 4255, i32 3}
!546 = !{ptr @.str.193, !545, !"<string literal>", i1 false, i1 false}
!547 = !{ptr @si_mc_init._entry, !545, !"_entry", i1 false, i1 false}
!548 = !{ptr @si_mc_init._entry_ptr, !545, !"_entry_ptr", i1 false, i1 false}
!549 = !{ptr @.str.194, !550, !"<string literal>", i1 false, i1 false}
!550 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1682, i32 2}
!551 = !{ptr @.str.195, !552, !"<string literal>", i1 false, i1 false}
!552 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1686, i32 15}
!553 = !{ptr @.str.196, !554, !"<string literal>", i1 false, i1 false}
!554 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1687, i32 19}
!555 = !{ptr @.str.197, !556, !"<string literal>", i1 false, i1 false}
!556 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1697, i32 15}
!557 = !{ptr @.str.198, !558, !"<string literal>", i1 false, i1 false}
!558 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1702, i32 19}
!559 = !{ptr @.str.199, !560, !"<string literal>", i1 false, i1 false}
!560 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1712, i32 15}
!561 = !{ptr @.str.200, !562, !"<string literal>", i1 false, i1 false}
!562 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1723, i32 19}
!563 = !{ptr @.str.201, !564, !"<string literal>", i1 false, i1 false}
!564 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1733, i32 15}
!565 = !{ptr @.str.202, !566, !"<string literal>", i1 false, i1 false}
!566 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1742, i32 19}
!567 = !{ptr @.str.203, !568, !"<string literal>", i1 false, i1 false}
!568 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1751, i32 15}
!569 = !{ptr @.str.204, !570, !"<string literal>", i1 false, i1 false}
!570 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1763, i32 19}
!571 = !{ptr @.str.205, !572, !"<string literal>", i1 false, i1 false}
!572 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1778, i32 2}
!573 = !{ptr @.str.206, !572, !"<string literal>", i1 false, i1 false}
!574 = !{ptr @si_init_microcode._entry, !572, !"_entry", i1 false, i1 false}
!575 = !{ptr @si_init_microcode._entry_ptr, !572, !"_entry_ptr", i1 false, i1 false}
!576 = !{ptr @.str.207, !577, !"<string literal>", i1 false, i1 false}
!577 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1780, i32 37}
!578 = !{ptr @.str.209, !579, !"<string literal>", i1 false, i1 false}
!579 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1788, i32 4}
!580 = !{ptr @si_init_microcode._entry.208, !579, !"_entry", i1 false, i1 false}
!581 = !{ptr @si_init_microcode._entry_ptr.210, !579, !"_entry_ptr", i1 false, i1 false}
!582 = !{ptr @.str.212, !583, !"<string literal>", i1 false, i1 false}
!583 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1796, i32 4}
!584 = !{ptr @si_init_microcode._entry.211, !583, !"_entry", i1 false, i1 false}
!585 = !{ptr @si_init_microcode._entry_ptr.213, !583, !"_entry_ptr", i1 false, i1 false}
!586 = !{ptr @.str.214, !587, !"<string literal>", i1 false, i1 false}
!587 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1804, i32 37}
!588 = !{ptr @si_init_microcode._entry.215, !589, !"_entry", i1 false, i1 false}
!589 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1812, i32 4}
!590 = !{ptr @si_init_microcode._entry_ptr.216, !589, !"_entry_ptr", i1 false, i1 false}
!591 = !{ptr @si_init_microcode._entry.217, !592, !"_entry", i1 false, i1 false}
!592 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1819, i32 4}
!593 = !{ptr @si_init_microcode._entry_ptr.218, !592, !"_entry_ptr", i1 false, i1 false}
!594 = !{ptr @.str.219, !595, !"<string literal>", i1 false, i1 false}
!595 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1827, i32 37}
!596 = !{ptr @si_init_microcode._entry.220, !597, !"_entry", i1 false, i1 false}
!597 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1835, i32 4}
!598 = !{ptr @si_init_microcode._entry_ptr.221, !597, !"_entry_ptr", i1 false, i1 false}
!599 = !{ptr @si_init_microcode._entry.222, !600, !"_entry", i1 false, i1 false}
!600 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1842, i32 4}
!601 = !{ptr @si_init_microcode._entry_ptr.223, !600, !"_entry_ptr", i1 false, i1 false}
!602 = !{ptr @.str.224, !603, !"<string literal>", i1 false, i1 false}
!603 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1850, i32 37}
!604 = !{ptr @.str.226, !605, !"<string literal>", i1 false, i1 false}
!605 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1858, i32 4}
!606 = !{ptr @si_init_microcode._entry.225, !605, !"_entry", i1 false, i1 false}
!607 = !{ptr @si_init_microcode._entry_ptr.227, !605, !"_entry_ptr", i1 false, i1 false}
!608 = !{ptr @si_init_microcode._entry.228, !609, !"_entry", i1 false, i1 false}
!609 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1865, i32 4}
!610 = !{ptr @si_init_microcode._entry_ptr.229, !609, !"_entry_ptr", i1 false, i1 false}
!611 = !{ptr @.str.230, !612, !"<string literal>", i1 false, i1 false}
!612 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1874, i32 38}
!613 = !{ptr @.str.231, !614, !"<string literal>", i1 false, i1 false}
!614 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1876, i32 38}
!615 = !{ptr @.str.232, !616, !"<string literal>", i1 false, i1 false}
!616 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1879, i32 38}
!617 = !{ptr @.str.234, !618, !"<string literal>", i1 false, i1 false}
!618 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1889, i32 4}
!619 = !{ptr @si_init_microcode._entry.233, !618, !"_entry", i1 false, i1 false}
!620 = !{ptr @si_init_microcode._entry_ptr.235, !618, !"_entry_ptr", i1 false, i1 false}
!621 = !{ptr @.str.237, !622, !"<string literal>", i1 false, i1 false}
!622 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1893, i32 3}
!623 = !{ptr @si_init_microcode._entry.236, !622, !"_entry", i1 false, i1 false}
!624 = !{ptr @si_init_microcode._entry_ptr.238, !622, !"_entry_ptr", i1 false, i1 false}
!625 = !{ptr @si_init_microcode._entry.239, !626, !"_entry", i1 false, i1 false}
!626 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1897, i32 4}
!627 = !{ptr @si_init_microcode._entry_ptr.240, !626, !"_entry_ptr", i1 false, i1 false}
!628 = !{ptr @.str.241, !629, !"<string literal>", i1 false, i1 false}
!629 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1906, i32 38}
!630 = !{ptr @.str.242, !631, !"<string literal>", i1 false, i1 false}
!631 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1908, i32 38}
!632 = !{ptr @.str.243, !633, !"<string literal>", i1 false, i1 false}
!633 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1910, i32 38}
!634 = !{ptr @.str.245, !635, !"<string literal>", i1 false, i1 false}
!635 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1916, i32 4}
!636 = !{ptr @si_init_microcode._entry.244, !635, !"_entry", i1 false, i1 false}
!637 = !{ptr @si_init_microcode._entry_ptr.246, !635, !"_entry_ptr", i1 false, i1 false}
!638 = !{ptr @.str.248, !639, !"<string literal>", i1 false, i1 false}
!639 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1921, i32 4}
!640 = !{ptr @si_init_microcode._entry.247, !639, !"_entry", i1 false, i1 false}
!641 = !{ptr @si_init_microcode._entry_ptr.249, !639, !"_entry_ptr", i1 false, i1 false}
!642 = !{ptr @si_init_microcode._entry.250, !643, !"_entry", i1 false, i1 false}
!643 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1928, i32 4}
!644 = !{ptr @si_init_microcode._entry_ptr.251, !643, !"_entry_ptr", i1 false, i1 false}
!645 = !{ptr @.str.253, !646, !"<string literal>", i1 false, i1 false}
!646 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1939, i32 3}
!647 = !{ptr @si_init_microcode._entry.252, !646, !"_entry", i1 false, i1 false}
!648 = !{ptr @si_init_microcode._entry_ptr.254, !646, !"_entry_ptr", i1 false, i1 false}
!649 = !{ptr @.str.256, !650, !"<string literal>", i1 false, i1 false}
!650 = !{!"../drivers/gpu/drm/radeon/si.c", i32 1947, i32 4}
!651 = !{ptr @si_init_microcode._entry.255, !650, !"_entry", i1 false, i1 false}
!652 = !{ptr @si_init_microcode._entry_ptr.257, !650, !"_entry_ptr", i1 false, i1 false}
!653 = !{ptr @.str.258, !654, !"<string literal>", i1 false, i1 false}
!654 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6463, i32 3}
!655 = !{ptr @.str.259, !654, !"<string literal>", i1 false, i1 false}
!656 = !{ptr @si_uvd_init._entry, !654, !"_entry", i1 false, i1 false}
!657 = !{ptr @si_uvd_init._entry_ptr, !654, !"_entry_ptr", i1 false, i1 false}
!658 = !{ptr @.str.260, !659, !"<string literal>", i1 false, i1 false}
!659 = !{!"../drivers/gpu/drm/radeon/si.c", i32 6530, i32 3}
!660 = !{ptr @.str.261, !659, !"<string literal>", i1 false, i1 false}
!661 = !{ptr @si_vce_init._entry, !659, !"_entry", i1 false, i1 false}
!662 = !{ptr @si_vce_init._entry_ptr, !659, !"_entry_ptr", i1 false, i1 false}
!663 = !{ptr @.str.262, !664, !"<string literal>", i1 false, i1 false}
!664 = !{!"../drivers/gpu/drm/radeon/si.c", i32 7495, i32 3}
!665 = !{i32 1, !"wchar_size", i32 2}
!666 = !{i32 1, !"min_enum_size", i32 4}
!667 = !{i32 8, !"branch-target-enforcement", i32 0}
!668 = !{i32 8, !"sign-return-address", i32 0}
!669 = !{i32 8, !"sign-return-address-all", i32 0}
!670 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!671 = !{i32 7, !"uwtable", i32 1}
!672 = !{i32 7, !"frame-pointer", i32 2}
!673 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!674 = !{i64 5193183}
!675 = !{i64 2158584346}
!676 = !{i8 0, i8 2}
!677 = !{i64 2158584753}
!678 = !{i64 5192765}
!679 = !{i32 0, i32 16385}
!680 = !{!"branch_weights", i32 2000, i32 1}
!681 = !{i64 2148619216, i64 2148619496, i64 2148619830, i64 2148620164}
!682 = !{i64 2149029331}
!683 = !{i64 1276199, i64 1276216, i64 1276240, i64 1276266, i64 1276284}
!684 = !{i64 2149029701}
!685 = !{i64 2159076275}
!686 = !{!"auto-init"}
!687 = !{i64 2158910053, i64 2158910546, i64 2158910090, i64 2158910146, i64 2158910180, i64 2158910204, i64 2158910245, i64 2158910266, i64 2158910294, i64 2158910328}
!688 = !{i64 1133385, i64 1133412}
!689 = !{i64 1134080, i64 1134107, i64 1134140, i64 1134161, i64 1134188, i64 1134214}
!690 = !{i64 1133555, i64 1133582}
!691 = !{i64 1133895, i64 1133922, i64 1133956, i64 1133977}
!692 = !{i32 0, i32 33}
