#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-31-g7e238e7ca)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0xaaaae996c5b0 .scope module, "flush_mgmt" "flush_mgmt" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "flush_mgmt_input";
    .port_info 3 /OUTPUT 1 "flush_mgmt_output";
o0xffffb67cf018 .functor BUFZ 1, c4<z>; HiZ drive
v0xaaaae9959f70_0 .net "clk", 0 0, o0xffffb67cf018;  0 drivers
o0xffffb67cf048 .functor BUFZ 1, c4<z>; HiZ drive
v0xaaaae995a070_0 .net "flush_mgmt_input", 0 0, o0xffffb67cf048;  0 drivers
o0xffffb67cf078 .functor BUFZ 1, c4<z>; HiZ drive
v0xaaaae995ff80_0 .net "flush_mgmt_output", 0 0, o0xffffb67cf078;  0 drivers
o0xffffb67cf0a8 .functor BUFZ 1, c4<z>; HiZ drive
v0xaaaae9960020_0 .net "reset", 0 0, o0xffffb67cf0a8;  0 drivers
S_0xaaaae99602f0 .scope module, "pipeline_tb" "pipeline_tb" 3 4;
 .timescale -9 -12;
v0xaaaae9992b40_0 .var "clk", 0 0;
v0xaaaae9992c00_0 .net "data_1", 31 0, L_0xaaaae99a4c70;  1 drivers
v0xaaaae9992cc0_0 .net "data_2", 31 0, L_0xaaaae99a4ce0;  1 drivers
v0xaaaae9992d60_0 .var/i "i", 31 0;
v0xaaaae9992e40_0 .var "reset", 0 0;
v0xaaaae9992ee0_0 .net "valid_1", 0 0, L_0xaaaae9993020;  1 drivers
v0xaaaae9992f80_0 .net "valid_2", 0 0, L_0xaaaae9993150;  1 drivers
E_0xaaaae990a1f0 .event posedge, v0xaaaae9954fe0_0;
E_0xaaaae9909500 .event negedge, v0xaaaae9954fe0_0;
S_0xaaaae9961160 .scope module, "dut" "top" 3 14, 4 1 0, S_0xaaaae99602f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "out_data_1";
    .port_info 3 /OUTPUT 32 "out_data_2";
    .port_info 4 /OUTPUT 1 "out_valid_1";
    .port_info 5 /OUTPUT 1 "out_valid_2";
v0xaaaae9991cb0_0 .net "clk", 0 0, v0xaaaae9992b40_0;  1 drivers
v0xaaaae9991d70_0 .net "flush_1", 0 0, L_0xaaaae9993290;  1 drivers
v0xaaaae9991e30_0 .net "flush_2", 0 0, L_0xaaaae99931f0;  1 drivers
v0xaaaae9991ed0_0 .net "in_valid", 1 0, v0xaaaae9991ab0_0;  1 drivers
v0xaaaae9991f70_0 .net "out_data_1", 31 0, L_0xaaaae99a4c70;  alias, 1 drivers
v0xaaaae9992010_0 .net "out_data_2", 31 0, L_0xaaaae99a4ce0;  alias, 1 drivers
v0xaaaae99920b0_0 .net "out_valid", 1 0, v0xaaaae998f4b0_0;  1 drivers
v0xaaaae9992150_0 .net "out_valid_1", 0 0, L_0xaaaae9993020;  alias, 1 drivers
v0xaaaae9992210_0 .net "out_valid_2", 0 0, L_0xaaaae9993150;  alias, 1 drivers
o0xffffb67cfd08 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xaaaae9992360_0 .net "pipeline1_inputs", 31 0, o0xffffb67cfd08;  0 drivers
v0xaaaae99924b0_0 .net "pipeline1_outputs", 31 0, L_0xaaaae99a3f60;  1 drivers
o0xffffb67d0a58 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xaaaae9992570_0 .net "pipeline2_inputs", 31 0, o0xffffb67d0a58;  0 drivers
v0xaaaae99926c0_0 .net "pipeline2_outputs", 31 0, L_0xaaaae99a4aa0;  1 drivers
v0xaaaae9992780_0 .net "reset", 0 0, v0xaaaae9992e40_0;  1 drivers
v0xaaaae9992820_0 .net "stall_1", 0 0, L_0xaaaae99a3d20;  1 drivers
v0xaaaae9992950_0 .net "stall_2", 0 0, L_0xaaaae99a4860;  1 drivers
L_0xaaaae9993020 .part v0xaaaae998f4b0_0, 0, 1;
L_0xaaaae9993150 .part v0xaaaae998f4b0_0, 1, 1;
S_0xaaaae996b740 .scope module, "consumer_inst" "consumer_fsm" 4 51, 5 1 0, S_0xaaaae9961160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pipeline1_outputs";
    .port_info 3 /INPUT 32 "pipeline2_outputs";
    .port_info 4 /INPUT 2 "valid";
    .port_info 5 /OUTPUT 32 "out_data_1";
    .port_info 6 /OUTPUT 32 "out_data_2";
L_0xaaaae99a4c70 .functor BUFZ 32, v0xaaaae9986070_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xaaaae99a4ce0 .functor BUFZ 32, v0xaaaae9986150_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xaaaae9954fe0_0 .net "clk", 0 0, v0xaaaae9992b40_0;  alias, 1 drivers
v0xaaaae99550e0_0 .net "out_data_1", 31 0, L_0xaaaae99a4c70;  alias, 1 drivers
v0xaaaae9970730_0 .net "out_data_2", 31 0, L_0xaaaae99a4ce0;  alias, 1 drivers
v0xaaaae9986070_0 .var "output_data_1", 31 0;
v0xaaaae9986150_0 .var "output_data_2", 31 0;
v0xaaaae9986230_0 .net "pipeline1_outputs", 31 0, L_0xaaaae99a3f60;  alias, 1 drivers
v0xaaaae9986310_0 .net "pipeline2_outputs", 31 0, L_0xaaaae99a4aa0;  alias, 1 drivers
v0xaaaae99863f0_0 .net "reset", 0 0, v0xaaaae9992e40_0;  alias, 1 drivers
v0xaaaae99864b0_0 .net "valid", 1 0, v0xaaaae998f4b0_0;  alias, 1 drivers
E_0xaaaae9909c10 .event posedge, v0xaaaae99863f0_0, v0xaaaae9954fe0_0;
S_0xaaaae9986700 .scope module, "pipeline_inst" "pipeline_wrapped" 4 35, 6 1 0, S_0xaaaae9961160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pipeline1_inputs";
    .port_info 3 /INPUT 32 "pipeline2_inputs";
    .port_info 4 /INPUT 2 "in_valid";
    .port_info 5 /INPUT 1 "flush_1";
    .port_info 6 /INPUT 1 "flush_2";
    .port_info 7 /OUTPUT 32 "pipeline1_outputs";
    .port_info 8 /OUTPUT 32 "pipeline2_outputs";
    .port_info 9 /OUTPUT 2 "out_valid";
    .port_info 10 /OUTPUT 1 "stall_1";
    .port_info 11 /OUTPUT 1 "stall_2";
v0xaaaae998f970_0 .net "_out_valid_1", 0 0, v0xaaaae99885c0_0;  1 drivers
v0xaaaae998fa80_0 .net "_out_valid_2", 0 0, v0xaaaae998c140_0;  1 drivers
v0xaaaae998fb90_0 .net "arbiter_grant_1", 0 0, v0xaaaae9986e50_0;  1 drivers
v0xaaaae998fc80_0 .net "arbiter_grant_2", 0 0, v0xaaaae9986fb0_0;  1 drivers
v0xaaaae998fd70_0 .net "arbiter_req_1", 0 0, L_0xaaaae99a3e30;  1 drivers
v0xaaaae998feb0_0 .net "arbiter_req_2", 0 0, L_0xaaaae99a4970;  1 drivers
v0xaaaae998ffa0_0 .net "clk", 0 0, v0xaaaae9992b40_0;  alias, 1 drivers
v0xaaaae9990040_0 .net "flush_1", 0 0, L_0xaaaae9993290;  alias, 1 drivers
v0xaaaae99900e0_0 .net "flush_2", 0 0, L_0xaaaae99931f0;  alias, 1 drivers
v0xaaaae9990180_0 .net "in_valid", 1 0, v0xaaaae9991ab0_0;  alias, 1 drivers
v0xaaaae9990220_0 .net "out_valid", 1 0, v0xaaaae998f4b0_0;  alias, 1 drivers
v0xaaaae99902e0_0 .net "pipeline1_inputs", 31 0, o0xffffb67cfd08;  alias, 0 drivers
v0xaaaae99903f0_0 .net "pipeline1_outputs", 31 0, L_0xaaaae99a3f60;  alias, 1 drivers
v0xaaaae9990500_0 .net "pipeline2_inputs", 31 0, o0xffffb67d0a58;  alias, 0 drivers
v0xaaaae9990610_0 .net "pipeline2_outputs", 31 0, L_0xaaaae99a4aa0;  alias, 1 drivers
v0xaaaae9990720_0 .net "reset", 0 0, v0xaaaae9992e40_0;  alias, 1 drivers
v0xaaaae99907c0_0 .net "resource_input_1", 31 0, L_0xaaaae99a3ea0;  1 drivers
v0xaaaae9990990_0 .net "resource_input_2", 31 0, L_0xaaaae99a49e0;  1 drivers
v0xaaaae9990a30_0 .net "resource_output", 31 0, v0xaaaae998f3f0_0;  1 drivers
v0xaaaae9990ad0_0 .net "stall_1", 0 0, L_0xaaaae99a3d20;  alias, 1 drivers
v0xaaaae9990b70_0 .net "stall_2", 0 0, L_0xaaaae99a4860;  alias, 1 drivers
L_0xaaaae9993500 .concat [ 1 1 0 0], v0xaaaae99885c0_0, v0xaaaae998c140_0;
L_0xaaaae99935a0 .functor MUXZ 32, L_0xaaaae99a49e0, L_0xaaaae99a3ea0, v0xaaaae9986e50_0, C4<>;
L_0xaaaae99a4060 .part v0xaaaae9991ab0_0, 0, 1;
L_0xaaaae99a4ba0 .part v0xaaaae9991ab0_0, 1, 1;
S_0xaaaae9986a40 .scope module, "arbiter_inst" "arbiter" 6 32, 7 1 0, S_0xaaaae9986700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "req_1";
    .port_info 3 /INPUT 1 "req_2";
    .port_info 4 /OUTPUT 1 "grant_1";
    .port_info 5 /OUTPUT 1 "grant_2";
v0xaaaae9986cf0_0 .net "clk", 0 0, v0xaaaae9992b40_0;  alias, 1 drivers
v0xaaaae9986db0_0 .net "grant_1", 0 0, v0xaaaae9986e50_0;  alias, 1 drivers
v0xaaaae9986e50_0 .var "grant_1_reg", 0 0;
v0xaaaae9986ef0_0 .net "grant_2", 0 0, v0xaaaae9986fb0_0;  alias, 1 drivers
v0xaaaae9986fb0_0 .var "grant_2_reg", 0 0;
v0xaaaae99870c0_0 .var "last_grant", 0 0;
v0xaaaae9987180_0 .net "req_1", 0 0, L_0xaaaae99a3e30;  alias, 1 drivers
v0xaaaae9987240_0 .net "req_2", 0 0, L_0xaaaae99a4970;  alias, 1 drivers
v0xaaaae9987300_0 .net "reset", 0 0, v0xaaaae9992e40_0;  alias, 1 drivers
S_0xaaaae9987510 .scope module, "pipeline_1" "pipeline_top" 6 52, 8 1 0, S_0xaaaae9986700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "inputs";
    .port_info 3 /INPUT 1 "in_valid";
    .port_info 4 /INPUT 1 "flush";
    .port_info 5 /INPUT 1 "arbiter_grant";
    .port_info 6 /INPUT 32 "resource_output";
    .port_info 7 /OUTPUT 32 "outputs";
    .port_info 8 /OUTPUT 1 "out_valid";
    .port_info 9 /OUTPUT 1 "arbiter_req";
    .port_info 10 /OUTPUT 32 "resource_input";
    .port_info 11 /OUTPUT 1 "stall_signal";
L_0xaaaae99a3cb0 .functor NOT 1, v0xaaaae9986e50_0, C4<0>, C4<0>, C4<0>;
L_0xaaaae99a3d90 .functor NOT 1, v0xaaaae9986e50_0, C4<0>, C4<0>, C4<0>;
L_0xaaaae99a3e30 .functor BUFZ 1, v0xaaaae99885c0_0, C4<0>, C4<0>, C4<0>;
v0xaaaae9987de0_0 .array/port v0xaaaae9987de0, 0;
L_0xaaaae99a3ea0 .functor BUFZ 32, v0xaaaae9987de0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xaaaae99a3f60 .functor BUFZ 32, v0xaaaae998f3f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xaaaae998a280_0 .net "_out_valid", 0 0, L_0xaaaae9993760;  1 drivers
v0xaaaae998a340_0 .net "arbiter_grant", 0 0, v0xaaaae9986e50_0;  alias, 1 drivers
v0xaaaae998a400_0 .net "arbiter_req", 0 0, L_0xaaaae99a3e30;  alias, 1 drivers
v0xaaaae998a4d0_0 .net "clk", 0 0, v0xaaaae9992b40_0;  alias, 1 drivers
v0xaaaae998a570_0 .net "flush", 0 0, L_0xaaaae9993290;  alias, 1 drivers
v0xaaaae998a6b0_0 .net "in_valid", 0 0, L_0xaaaae99a4060;  1 drivers
v0xaaaae998a750_0 .net "inputs", 31 0, o0xffffb67cfd08;  alias, 0 drivers
v0xaaaae998a7f0_0 .net "out_valid", 0 0, v0xaaaae99885c0_0;  alias, 1 drivers
v0xaaaae998a8c0_0 .net "outputs", 31 0, L_0xaaaae99a3f60;  alias, 1 drivers
v0xaaaae998aa20_0 .net "outputs_buffer", 31 0, v0xaaaae9987de0_0;  1 drivers
v0xaaaae998aaf0_0 .net "pipeline_unit_outputs", 31 0, L_0xaaaae99936d0;  1 drivers
v0xaaaae998ab90_0 .net "reset", 0 0, v0xaaaae9992e40_0;  alias, 1 drivers
v0xaaaae998ac30_0 .net "resource_input", 31 0, L_0xaaaae99a3ea0;  alias, 1 drivers
v0xaaaae998acd0_0 .net "resource_output", 31 0, v0xaaaae998f3f0_0;  alias, 1 drivers
v0xaaaae998ad70_0 .net "stall_signal", 0 0, L_0xaaaae99a3d20;  alias, 1 drivers
v0xaaaae998ae60_0 .net "to_stall_mgmt_signal", 0 0, L_0xaaaae99a3960;  1 drivers
S_0xaaaae9987850 .scope module, "buffer_slots_inst" "buffer_slots" 8 36, 9 1 0, S_0xaaaae9987510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "inputs";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 1 "flush";
    .port_info 5 /INPUT 1 "in_valid";
    .port_info 6 /OUTPUT 1 "out_valid";
    .port_info 7 /OUTPUT 32 "outputs";
    .port_info 8 /OUTPUT 1 "to_stall_mgmt";
L_0xffffb6786018 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaae9987a80_0 .net/2s *"_ivl_0", 31 0, L_0xffffb6786018;  1 drivers
v0xaaaae9987b80_0 .net *"_ivl_2", 0 0, L_0xaaaae99a3800;  1 drivers
L_0xffffb6786060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xaaaae9987c40_0 .net/2u *"_ivl_4", 0 0, L_0xffffb6786060;  1 drivers
L_0xffffb67860a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaae9987d00_0 .net/2u *"_ivl_6", 0 0, L_0xffffb67860a8;  1 drivers
v0xaaaae9987de0 .array "buffer_slots", 0 7, 31 0;
v0xaaaae9988040_0 .net "clk", 0 0, v0xaaaae9992b40_0;  alias, 1 drivers
v0xaaaae9988130_0 .net "flush", 0 0, L_0xaaaae9993290;  alias, 1 drivers
v0xaaaae99881f0_0 .var/i "i", 31 0;
v0xaaaae99882d0_0 .net "in_valid", 0 0, L_0xaaaae9993760;  alias, 1 drivers
v0xaaaae9988420_0 .net "inputs", 31 0, L_0xaaaae99936d0;  alias, 1 drivers
v0xaaaae9988500_0 .net "out_valid", 0 0, v0xaaaae99885c0_0;  alias, 1 drivers
v0xaaaae99885c0_0 .var "output_valid", 0 0;
v0xaaaae9988680_0 .net "outputs", 31 0, v0xaaaae9987de0_0;  alias, 1 drivers
v0xaaaae9988760_0 .net "reset", 0 0, v0xaaaae9992e40_0;  alias, 1 drivers
v0xaaaae9988800_0 .var/i "slots_filled", 31 0;
v0xaaaae99888e0_0 .net "stall", 0 0, L_0xaaaae99a3cb0;  1 drivers
v0xaaaae99889a0_0 .net "to_stall_mgmt", 0 0, L_0xaaaae99a3960;  alias, 1 drivers
L_0xaaaae99a3800 .cmp/eeq 32, v0xaaaae9988800_0, L_0xffffb6786018;
L_0xaaaae99a3960 .functor MUXZ 1, L_0xffffb67860a8, L_0xffffb6786060, L_0xaaaae99a3800, C4<>;
S_0xaaaae9988bd0 .scope module, "pipeline_unit_inst" "pipeline_unit" 8 25, 10 1 0, S_0xaaaae9987510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "inputs";
    .port_info 3 /INPUT 1 "in_valid";
    .port_info 4 /INPUT 1 "flush";
    .port_info 5 /INPUT 1 "stall";
    .port_info 6 /OUTPUT 32 "outputs";
    .port_info 7 /OUTPUT 1 "out_valid";
L_0xaaaae99936d0 .functor BUFZ 32, v0xaaaae9989740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xaaaae9993760 .functor BUFZ 1, v0xaaaae9989820_0, C4<0>, C4<0>, C4<0>;
v0xaaaae9988dd0_0 .net "clk", 0 0, v0xaaaae9992b40_0;  alias, 1 drivers
v0xaaaae9988e70_0 .net "flush", 0 0, L_0xaaaae9993290;  alias, 1 drivers
v0xaaaae9988f30_0 .net "in_valid", 0 0, L_0xaaaae99a4060;  alias, 1 drivers
v0xaaaae9988fd0_0 .net "inputs", 31 0, o0xffffb67cfd08;  alias, 0 drivers
v0xaaaae9989070_0 .net "out_valid", 0 0, L_0xaaaae9993760;  alias, 1 drivers
v0xaaaae9989160_0 .net "outputs", 31 0, L_0xaaaae99936d0;  alias, 1 drivers
v0xaaaae9989200_0 .net "reset", 0 0, v0xaaaae9992e40_0;  alias, 1 drivers
v0xaaaae99892a0_0 .var "stage_1_flush", 0 0;
v0xaaaae9989340_0 .var "stage_1_output", 31 0;
v0xaaaae9989420_0 .var "stage_1_valid", 0 0;
v0xaaaae99894e0_0 .var "stage_2_flush", 0 0;
v0xaaaae99895a0_0 .var "stage_2_output", 31 0;
v0xaaaae9989680_0 .var "stage_2_valid", 0 0;
v0xaaaae9989740_0 .var "stage_3_output", 31 0;
v0xaaaae9989820_0 .var "stage_3_valid", 0 0;
v0xaaaae99898e0_0 .net "stall", 0 0, L_0xaaaae99a3d20;  alias, 1 drivers
S_0xaaaae9989aa0 .scope module, "stall_mgmt_inst" "stall_mgmt" 8 48, 11 1 0, S_0xaaaae9987510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall_input";
    .port_info 3 /INPUT 1 "to_stall_mgmt";
    .port_info 4 /OUTPUT 1 "stall_output";
L_0xaaaae99a3d20 .functor BUFZ 1, v0xaaaae9989f10_0, C4<0>, C4<0>, C4<0>;
v0xaaaae9989c90_0 .net "clk", 0 0, v0xaaaae9992b40_0;  alias, 1 drivers
v0xaaaae9989dc0_0 .net "reset", 0 0, v0xaaaae9992e40_0;  alias, 1 drivers
v0xaaaae9989f10_0 .var "stall", 0 0;
v0xaaaae9989fe0_0 .net "stall_input", 0 0, L_0xaaaae99a3d90;  1 drivers
v0xaaaae998a080_0 .net "stall_output", 0 0, L_0xaaaae99a3d20;  alias, 1 drivers
v0xaaaae998a120_0 .net "to_stall_mgmt", 0 0, L_0xaaaae99a3960;  alias, 1 drivers
S_0xaaaae998b0b0 .scope module, "pipeline_2" "pipeline_top" 6 68, 8 1 0, S_0xaaaae9986700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "inputs";
    .port_info 3 /INPUT 1 "in_valid";
    .port_info 4 /INPUT 1 "flush";
    .port_info 5 /INPUT 1 "arbiter_grant";
    .port_info 6 /INPUT 32 "resource_output";
    .port_info 7 /OUTPUT 32 "outputs";
    .port_info 8 /OUTPUT 1 "out_valid";
    .port_info 9 /OUTPUT 1 "arbiter_req";
    .port_info 10 /OUTPUT 32 "resource_input";
    .port_info 11 /OUTPUT 1 "stall_signal";
L_0xaaaae99a4760 .functor NOT 1, v0xaaaae9986fb0_0, C4<0>, C4<0>, C4<0>;
L_0xaaaae99a48d0 .functor NOT 1, v0xaaaae9986fb0_0, C4<0>, C4<0>, C4<0>;
L_0xaaaae99a4970 .functor BUFZ 1, v0xaaaae998c140_0, C4<0>, C4<0>, C4<0>;
v0xaaaae998b9b0_0 .array/port v0xaaaae998b9b0, 0;
L_0xaaaae99a49e0 .functor BUFZ 32, v0xaaaae998b9b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xaaaae99a4aa0 .functor BUFZ 32, v0xaaaae998f3f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xaaaae998e150_0 .net "_out_valid", 0 0, L_0xaaaae99a4220;  1 drivers
v0xaaaae998e260_0 .net "arbiter_grant", 0 0, v0xaaaae9986fb0_0;  alias, 1 drivers
v0xaaaae998e320_0 .net "arbiter_req", 0 0, L_0xaaaae99a4970;  alias, 1 drivers
v0xaaaae998e3f0_0 .net "clk", 0 0, v0xaaaae9992b40_0;  alias, 1 drivers
v0xaaaae998e490_0 .net "flush", 0 0, L_0xaaaae99931f0;  alias, 1 drivers
v0xaaaae998e5d0_0 .net "in_valid", 0 0, L_0xaaaae99a4ba0;  1 drivers
v0xaaaae998e670_0 .net "inputs", 31 0, o0xffffb67d0a58;  alias, 0 drivers
v0xaaaae998e710_0 .net "out_valid", 0 0, v0xaaaae998c140_0;  alias, 1 drivers
v0xaaaae998e7e0_0 .net "outputs", 31 0, L_0xaaaae99a4aa0;  alias, 1 drivers
v0xaaaae998e8b0_0 .net "outputs_buffer", 31 0, v0xaaaae998b9b0_0;  1 drivers
v0xaaaae998e980_0 .net "pipeline_unit_outputs", 31 0, L_0xaaaae99a4190;  1 drivers
v0xaaaae998ea20_0 .net "reset", 0 0, v0xaaaae9992e40_0;  alias, 1 drivers
v0xaaaae998eac0_0 .net "resource_input", 31 0, L_0xaaaae99a49e0;  alias, 1 drivers
v0xaaaae998eb60_0 .net "resource_output", 31 0, v0xaaaae998f3f0_0;  alias, 1 drivers
v0xaaaae998ec00_0 .net "stall_signal", 0 0, L_0xaaaae99a4860;  alias, 1 drivers
v0xaaaae998ecf0_0 .net "to_stall_mgmt_signal", 0 0, L_0xaaaae99a4410;  1 drivers
S_0xaaaae998b420 .scope module, "buffer_slots_inst" "buffer_slots" 8 36, 9 1 0, S_0xaaaae998b0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "inputs";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 1 "flush";
    .port_info 5 /INPUT 1 "in_valid";
    .port_info 6 /OUTPUT 1 "out_valid";
    .port_info 7 /OUTPUT 32 "outputs";
    .port_info 8 /OUTPUT 1 "to_stall_mgmt";
L_0xffffb67860f0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaae998b650_0 .net/2s *"_ivl_0", 31 0, L_0xffffb67860f0;  1 drivers
v0xaaaae998b750_0 .net *"_ivl_2", 0 0, L_0xaaaae99a4310;  1 drivers
L_0xffffb6786138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xaaaae998b810_0 .net/2u *"_ivl_4", 0 0, L_0xffffb6786138;  1 drivers
L_0xffffb6786180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaae998b8d0_0 .net/2u *"_ivl_6", 0 0, L_0xffffb6786180;  1 drivers
v0xaaaae998b9b0 .array "buffer_slots", 0 7, 31 0;
v0xaaaae998bc10_0 .net "clk", 0 0, v0xaaaae9992b40_0;  alias, 1 drivers
v0xaaaae998bcb0_0 .net "flush", 0 0, L_0xaaaae99931f0;  alias, 1 drivers
v0xaaaae998bd70_0 .var/i "i", 31 0;
v0xaaaae998be50_0 .net "in_valid", 0 0, L_0xaaaae99a4220;  alias, 1 drivers
v0xaaaae998bfa0_0 .net "inputs", 31 0, L_0xaaaae99a4190;  alias, 1 drivers
v0xaaaae998c080_0 .net "out_valid", 0 0, v0xaaaae998c140_0;  alias, 1 drivers
v0xaaaae998c140_0 .var "output_valid", 0 0;
v0xaaaae998c200_0 .net "outputs", 31 0, v0xaaaae998b9b0_0;  alias, 1 drivers
v0xaaaae998c2e0_0 .net "reset", 0 0, v0xaaaae9992e40_0;  alias, 1 drivers
v0xaaaae998c380_0 .var/i "slots_filled", 31 0;
v0xaaaae998c460_0 .net "stall", 0 0, L_0xaaaae99a4760;  1 drivers
v0xaaaae998c520_0 .net "to_stall_mgmt", 0 0, L_0xaaaae99a4410;  alias, 1 drivers
L_0xaaaae99a4310 .cmp/eeq 32, v0xaaaae998c380_0, L_0xffffb67860f0;
L_0xaaaae99a4410 .functor MUXZ 1, L_0xffffb6786180, L_0xffffb6786138, L_0xaaaae99a4310, C4<>;
S_0xaaaae998c810 .scope module, "pipeline_unit_inst" "pipeline_unit" 8 25, 10 1 0, S_0xaaaae998b0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "inputs";
    .port_info 3 /INPUT 1 "in_valid";
    .port_info 4 /INPUT 1 "flush";
    .port_info 5 /INPUT 1 "stall";
    .port_info 6 /OUTPUT 32 "outputs";
    .port_info 7 /OUTPUT 1 "out_valid";
L_0xaaaae99a4190 .functor BUFZ 32, v0xaaaae998d4c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xaaaae99a4220 .functor BUFZ 1, v0xaaaae998d5a0_0, C4<0>, C4<0>, C4<0>;
v0xaaaae998cb20_0 .net "clk", 0 0, v0xaaaae9992b40_0;  alias, 1 drivers
v0xaaaae998cbc0_0 .net "flush", 0 0, L_0xaaaae99931f0;  alias, 1 drivers
v0xaaaae998cc80_0 .net "in_valid", 0 0, L_0xaaaae99a4ba0;  alias, 1 drivers
v0xaaaae998cd20_0 .net "inputs", 31 0, o0xffffb67d0a58;  alias, 0 drivers
v0xaaaae998cdc0_0 .net "out_valid", 0 0, L_0xaaaae99a4220;  alias, 1 drivers
v0xaaaae998ceb0_0 .net "outputs", 31 0, L_0xaaaae99a4190;  alias, 1 drivers
v0xaaaae998cf80_0 .net "reset", 0 0, v0xaaaae9992e40_0;  alias, 1 drivers
v0xaaaae998d020_0 .var "stage_1_flush", 0 0;
v0xaaaae998d0c0_0 .var "stage_1_output", 31 0;
v0xaaaae998d1a0_0 .var "stage_1_valid", 0 0;
v0xaaaae998d260_0 .var "stage_2_flush", 0 0;
v0xaaaae998d320_0 .var "stage_2_output", 31 0;
v0xaaaae998d400_0 .var "stage_2_valid", 0 0;
v0xaaaae998d4c0_0 .var "stage_3_output", 31 0;
v0xaaaae998d5a0_0 .var "stage_3_valid", 0 0;
v0xaaaae998d660_0 .net "stall", 0 0, L_0xaaaae99a4860;  alias, 1 drivers
S_0xaaaae998d820 .scope module, "stall_mgmt_inst" "stall_mgmt" 8 48, 11 1 0, S_0xaaaae998b0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall_input";
    .port_info 3 /INPUT 1 "to_stall_mgmt";
    .port_info 4 /OUTPUT 1 "stall_output";
L_0xaaaae99a4860 .functor BUFZ 1, v0xaaaae998dd90_0, C4<0>, C4<0>, C4<0>;
v0xaaaae998da10_0 .net "clk", 0 0, v0xaaaae9992b40_0;  alias, 1 drivers
v0xaaaae998dbc0_0 .net "reset", 0 0, v0xaaaae9992e40_0;  alias, 1 drivers
v0xaaaae998dd90_0 .var "stall", 0 0;
v0xaaaae998de60_0 .net "stall_input", 0 0, L_0xaaaae99a48d0;  1 drivers
v0xaaaae998df00_0 .net "stall_output", 0 0, L_0xaaaae99a4860;  alias, 1 drivers
v0xaaaae998dff0_0 .net "to_stall_mgmt", 0 0, L_0xaaaae99a4410;  alias, 1 drivers
S_0xaaaae998ef00 .scope module, "shared_resource_inst" "shared_resource" 6 42, 12 1 0, S_0xaaaae9986700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "in_valid";
    .port_info 3 /OUTPUT 2 "out_valid";
    .port_info 4 /INPUT 32 "resource_input";
    .port_info 5 /OUTPUT 32 "resource_output";
v0xaaaae998f1b0_0 .net "clk", 0 0, v0xaaaae9992b40_0;  alias, 1 drivers
v0xaaaae998f270_0 .net "in_valid", 1 0, L_0xaaaae9993500;  1 drivers
v0xaaaae998f350_0 .net "out_valid", 1 0, v0xaaaae998f4b0_0;  alias, 1 drivers
v0xaaaae998f3f0_0 .var "output_data", 31 0;
v0xaaaae998f4b0_0 .var "output_valid", 1 0;
v0xaaaae998f5e0_0 .net "reset", 0 0, v0xaaaae9992e40_0;  alias, 1 drivers
v0xaaaae998f680_0 .net "resource_input", 31 0, L_0xaaaae99935a0;  1 drivers
v0xaaaae998f760_0 .net "resource_output", 31 0, v0xaaaae998f3f0_0;  alias, 1 drivers
S_0xaaaae9990d90 .scope module, "producer_inst" "producer_fsm" 4 24, 13 2 0, S_0xaaaae9961160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall_1";
    .port_info 3 /INPUT 1 "stall_2";
    .port_info 4 /OUTPUT 32 "pipeline1_inputs";
    .port_info 5 /OUTPUT 32 "pipeline2_inputs";
    .port_info 6 /OUTPUT 2 "in_valid";
    .port_info 7 /OUTPUT 1 "flush_1";
    .port_info 8 /OUTPUT 1 "flush_2";
v0xaaaae9990fc0_0 .net *"_ivl_6", 1 0, v0xaaaae99912e0_0;  1 drivers
v0xaaaae99910a0_0 .net "clk", 0 0, v0xaaaae9992b40_0;  alias, 1 drivers
v0xaaaae9991160_0 .var "counter_1", 31 0;
v0xaaaae9991200_0 .var "counter_2", 31 0;
v0xaaaae99912e0_0 .var "flush", 1 0;
v0xaaaae9991410_0 .net "flush_1", 0 0, L_0xaaaae9993290;  alias, 1 drivers
v0xaaaae99914b0_0 .net "flush_2", 0 0, L_0xaaaae99931f0;  alias, 1 drivers
v0xaaaae99915e0_0 .net "in_valid", 1 0, v0xaaaae9991ab0_0;  alias, 1 drivers
v0xaaaae99916a0_0 .net "pipeline1_inputs", 31 0, o0xffffb67cfd08;  alias, 0 drivers
v0xaaaae99917d0_0 .net "pipeline2_inputs", 31 0, o0xffffb67d0a58;  alias, 0 drivers
v0xaaaae9991890_0 .net "reset", 0 0, v0xaaaae9992e40_0;  alias, 1 drivers
o0xffffb67d1688 .functor BUFZ 1, c4<z>; HiZ drive
v0xaaaae9991930_0 .net "stall_1", 0 0, o0xffffb67d1688;  0 drivers
o0xffffb67d16b8 .functor BUFZ 1, c4<z>; HiZ drive
v0xaaaae99919f0_0 .net "stall_2", 0 0, o0xffffb67d16b8;  0 drivers
v0xaaaae9991ab0_0 .var "valid", 1 0;
L_0xaaaae99931f0 .part v0xaaaae99912e0_0, 1, 1;
L_0xaaaae9993290 .part v0xaaaae99912e0_0, 0, 1;
    .scope S_0xaaaae9990d90;
T_0 ;
    %wait E_0xaaaae9909c10;
    %load/vec4 v0xaaaae9991890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae9991ab0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae99912e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae9991160_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0xaaaae9991200_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xaaaae9991930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae9991ab0_0, 4, 5;
    %load/vec4 v0xaaaae9991160_0;
    %assign/vec4 v0xaaaae9991160_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xaaaae9991160_0;
    %addi 2, 0, 32;
    %assign/vec4 v0xaaaae9991160_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae9991ab0_0, 4, 5;
T_0.3 ;
    %load/vec4 v0xaaaae99919f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae9991ab0_0, 4, 5;
    %load/vec4 v0xaaaae9991200_0;
    %assign/vec4 v0xaaaae9991200_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0xaaaae9991200_0;
    %addi 2, 0, 32;
    %assign/vec4 v0xaaaae9991200_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae9991ab0_0, 4, 5;
T_0.5 ;
    %load/vec4 v0xaaaae9991160_0;
    %parti/s 6, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae99912e0_0, 4, 5;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae99912e0_0, 4, 5;
T_0.7 ;
    %load/vec4 v0xaaaae9991160_0;
    %parti/s 6, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae99912e0_0, 4, 5;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae99912e0_0, 4, 5;
T_0.9 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xaaaae9986a40;
T_1 ;
    %wait E_0xaaaae9909c10;
    %load/vec4 v0xaaaae9987300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae9986e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae9986fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae99870c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xaaaae9987180_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0xaaaae9987240_0;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0xaaaae99870c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae9986e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae9986fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae99870c0_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae9986e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae9986fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae99870c0_0, 0;
T_1.6 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0xaaaae9987180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae9986e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae9986fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae99870c0_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0xaaaae9987240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae9986e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae9986fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae99870c0_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae9986e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae9986fb0_0, 0;
T_1.10 ;
T_1.8 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xaaaae998ef00;
T_2 ;
    %wait E_0xaaaae9909c10;
    %load/vec4 v0xaaaae998f5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae998f3f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae998f4b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xaaaae998f680_0;
    %muli 2, 0, 32;
    %assign/vec4 v0xaaaae998f3f0_0, 0;
    %load/vec4 v0xaaaae998f270_0;
    %assign/vec4 v0xaaaae998f4b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xaaaae9988bd0;
T_3 ;
    %wait E_0xaaaae9909c10;
    %load/vec4 v0xaaaae9989200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae9989420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae9989340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae9989680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae99895a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae9989820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae9989740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae99892a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae99894e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xaaaae99894e0_0;
    %assign/vec4 v0xaaaae99892a0_0, 0;
    %load/vec4 v0xaaaae9988e70_0;
    %assign/vec4 v0xaaaae99894e0_0, 0;
    %load/vec4 v0xaaaae99892a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae9989420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae9989340_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0xaaaae99898e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae9989420_0, 0;
    %load/vec4 v0xaaaae9989340_0;
    %assign/vec4 v0xaaaae9989340_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0xaaaae9988f30_0;
    %assign/vec4 v0xaaaae9989420_0, 0;
    %load/vec4 v0xaaaae9988fd0_0;
    %assign/vec4 v0xaaaae9989340_0, 0;
T_3.5 ;
T_3.3 ;
    %load/vec4 v0xaaaae99894e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae9989680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae99895a0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0xaaaae99898e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae9989680_0, 0;
    %load/vec4 v0xaaaae99895a0_0;
    %assign/vec4 v0xaaaae99895a0_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0xaaaae9989420_0;
    %assign/vec4 v0xaaaae9989680_0, 0;
    %load/vec4 v0xaaaae9989340_0;
    %assign/vec4 v0xaaaae99895a0_0, 0;
T_3.9 ;
T_3.7 ;
    %load/vec4 v0xaaaae9988e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae9989820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae9989740_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0xaaaae99898e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae9989820_0, 0;
    %load/vec4 v0xaaaae9989740_0;
    %assign/vec4 v0xaaaae9989740_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0xaaaae9989680_0;
    %assign/vec4 v0xaaaae9989820_0, 0;
    %load/vec4 v0xaaaae99895a0_0;
    %assign/vec4 v0xaaaae9989740_0, 0;
T_3.13 ;
T_3.11 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xaaaae9987850;
T_4 ;
    %wait E_0xaaaae9909c10;
    %load/vec4 v0xaaaae9988760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae99881f0_0, 0, 32;
T_4.2 ; Top of for-loop
    %load/vec4 v0xaaaae99881f0_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0xaaaae99881f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae9987de0, 0, 4;
T_4.4 ; for-loop step statement
    %load/vec4 v0xaaaae99881f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae99881f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ; for-loop exit label
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae9988800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae99885c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaaae9988130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae99881f0_0, 0, 32;
T_4.7 ; Top of for-loop
    %load/vec4 v0xaaaae99881f0_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_4.8, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0xaaaae99881f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae9987de0, 0, 4;
T_4.9 ; for-loop step statement
    %load/vec4 v0xaaaae99881f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae99881f0_0, 0, 32;
    %jmp T_4.7;
T_4.8 ; for-loop exit label
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae9988800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae99885c0_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0xaaaae99888e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0xaaaae9988800_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_4.14, 5;
    %load/vec4 v0xaaaae99882d0_0;
    %and;
T_4.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v0xaaaae9988420_0;
    %ix/getv/s 3, v0xaaaae9988800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae9987de0, 0, 4;
    %load/vec4 v0xaaaae9988800_0;
    %addi 1, 0, 32;
    %assign/vec4 v0xaaaae9988800_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae99881f0_0, 0, 32;
T_4.15 ; Top of for-loop
    %load/vec4 v0xaaaae99881f0_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_4.16, 5;
    %ix/getv/s 4, v0xaaaae99881f0_0;
    %load/vec4a v0xaaaae9987de0, 4;
    %ix/getv/s 3, v0xaaaae99881f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae9987de0, 0, 4;
T_4.17 ; for-loop step statement
    %load/vec4 v0xaaaae99881f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae99881f0_0, 0, 32;
    %jmp T_4.15;
T_4.16 ; for-loop exit label
T_4.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae99885c0_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0xaaaae9988800_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.18, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae99881f0_0, 0, 32;
T_4.20 ; Top of for-loop
    %load/vec4 v0xaaaae99881f0_0;
    %cmpi/s 7, 0, 32;
	  %jmp/0xz T_4.21, 5;
    %load/vec4 v0xaaaae99881f0_0;
    %load/vec4 v0xaaaae9988800_0;
    %subi 1, 0, 32;
    %cmp/s;
    %jmp/0xz  T_4.23, 5;
    %load/vec4 v0xaaaae99881f0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaae9987de0, 4;
    %ix/getv/s 3, v0xaaaae99881f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae9987de0, 0, 4;
T_4.23 ;
T_4.22 ; for-loop step statement
    %load/vec4 v0xaaaae99881f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae99881f0_0, 0, 32;
    %jmp T_4.20;
T_4.21 ; for-loop exit label
    %load/vec4 v0xaaaae99882d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.25, 8;
    %load/vec4 v0xaaaae9988420_0;
    %load/vec4 v0xaaaae9988800_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae9987de0, 0, 4;
T_4.25 ;
    %load/vec4 v0xaaaae9988800_0;
    %subi 1, 0, 32;
    %assign/vec4 v0xaaaae9988800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae99885c0_0, 0;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v0xaaaae99882d0_0;
    %assign/vec4 v0xaaaae99885c0_0, 0;
    %load/vec4 v0xaaaae9988420_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae9987de0, 0, 4;
T_4.19 ;
T_4.11 ;
T_4.6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaae9989aa0;
T_5 ;
    %wait E_0xaaaae9909c10;
    %load/vec4 v0xaaaae9989dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae9989f10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xaaaae9989fe0_0;
    %load/vec4 v0xaaaae998a120_0;
    %and;
    %assign/vec4 v0xaaaae9989f10_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaaae998c810;
T_6 ;
    %wait E_0xaaaae9909c10;
    %load/vec4 v0xaaaae998cf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae998d1a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae998d0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae998d400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae998d320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae998d5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae998d4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae998d020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae998d260_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xaaaae998d260_0;
    %assign/vec4 v0xaaaae998d020_0, 0;
    %load/vec4 v0xaaaae998cbc0_0;
    %assign/vec4 v0xaaaae998d260_0, 0;
    %load/vec4 v0xaaaae998d020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae998d1a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae998d0c0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0xaaaae998d660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae998d1a0_0, 0;
    %load/vec4 v0xaaaae998d0c0_0;
    %assign/vec4 v0xaaaae998d0c0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0xaaaae998cc80_0;
    %assign/vec4 v0xaaaae998d1a0_0, 0;
    %load/vec4 v0xaaaae998cd20_0;
    %assign/vec4 v0xaaaae998d0c0_0, 0;
T_6.5 ;
T_6.3 ;
    %load/vec4 v0xaaaae998d260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae998d400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae998d320_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0xaaaae998d660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae998d400_0, 0;
    %load/vec4 v0xaaaae998d320_0;
    %assign/vec4 v0xaaaae998d320_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0xaaaae998d1a0_0;
    %assign/vec4 v0xaaaae998d400_0, 0;
    %load/vec4 v0xaaaae998d0c0_0;
    %assign/vec4 v0xaaaae998d320_0, 0;
T_6.9 ;
T_6.7 ;
    %load/vec4 v0xaaaae998cbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae998d5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae998d4c0_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0xaaaae998d660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae998d5a0_0, 0;
    %load/vec4 v0xaaaae998d4c0_0;
    %assign/vec4 v0xaaaae998d4c0_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0xaaaae998d400_0;
    %assign/vec4 v0xaaaae998d5a0_0, 0;
    %load/vec4 v0xaaaae998d320_0;
    %assign/vec4 v0xaaaae998d4c0_0, 0;
T_6.13 ;
T_6.11 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaaae998b420;
T_7 ;
    %wait E_0xaaaae9909c10;
    %load/vec4 v0xaaaae998c2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae998bd70_0, 0, 32;
T_7.2 ; Top of for-loop
    %load/vec4 v0xaaaae998bd70_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0xaaaae998bd70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae998b9b0, 0, 4;
T_7.4 ; for-loop step statement
    %load/vec4 v0xaaaae998bd70_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae998bd70_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae998c380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae998c140_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xaaaae998bcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae998bd70_0, 0, 32;
T_7.7 ; Top of for-loop
    %load/vec4 v0xaaaae998bd70_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_7.8, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0xaaaae998bd70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae998b9b0, 0, 4;
T_7.9 ; for-loop step statement
    %load/vec4 v0xaaaae998bd70_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae998bd70_0, 0, 32;
    %jmp T_7.7;
T_7.8 ; for-loop exit label
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae998c380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae998c140_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0xaaaae998c460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0xaaaae998c380_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_7.14, 5;
    %load/vec4 v0xaaaae998be50_0;
    %and;
T_7.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/vec4 v0xaaaae998bfa0_0;
    %ix/getv/s 3, v0xaaaae998c380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae998b9b0, 0, 4;
    %load/vec4 v0xaaaae998c380_0;
    %addi 1, 0, 32;
    %assign/vec4 v0xaaaae998c380_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae998bd70_0, 0, 32;
T_7.15 ; Top of for-loop
    %load/vec4 v0xaaaae998bd70_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_7.16, 5;
    %ix/getv/s 4, v0xaaaae998bd70_0;
    %load/vec4a v0xaaaae998b9b0, 4;
    %ix/getv/s 3, v0xaaaae998bd70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae998b9b0, 0, 4;
T_7.17 ; for-loop step statement
    %load/vec4 v0xaaaae998bd70_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae998bd70_0, 0, 32;
    %jmp T_7.15;
T_7.16 ; for-loop exit label
T_7.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae998c140_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0xaaaae998c380_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.18, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae998bd70_0, 0, 32;
T_7.20 ; Top of for-loop
    %load/vec4 v0xaaaae998bd70_0;
    %cmpi/s 7, 0, 32;
	  %jmp/0xz T_7.21, 5;
    %load/vec4 v0xaaaae998bd70_0;
    %load/vec4 v0xaaaae998c380_0;
    %subi 1, 0, 32;
    %cmp/s;
    %jmp/0xz  T_7.23, 5;
    %load/vec4 v0xaaaae998bd70_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaae998b9b0, 4;
    %ix/getv/s 3, v0xaaaae998bd70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae998b9b0, 0, 4;
T_7.23 ;
T_7.22 ; for-loop step statement
    %load/vec4 v0xaaaae998bd70_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae998bd70_0, 0, 32;
    %jmp T_7.20;
T_7.21 ; for-loop exit label
    %load/vec4 v0xaaaae998be50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.25, 8;
    %load/vec4 v0xaaaae998bfa0_0;
    %load/vec4 v0xaaaae998c380_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae998b9b0, 0, 4;
T_7.25 ;
    %load/vec4 v0xaaaae998c380_0;
    %subi 1, 0, 32;
    %assign/vec4 v0xaaaae998c380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae998c140_0, 0;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v0xaaaae998be50_0;
    %assign/vec4 v0xaaaae998c140_0, 0;
    %load/vec4 v0xaaaae998bfa0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae998b9b0, 0, 4;
T_7.19 ;
T_7.11 ;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaaae998d820;
T_8 ;
    %wait E_0xaaaae9909c10;
    %load/vec4 v0xaaaae998dbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae998dd90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xaaaae998de60_0;
    %load/vec4 v0xaaaae998dff0_0;
    %and;
    %assign/vec4 v0xaaaae998dd90_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaaaae996b740;
T_9 ;
    %wait E_0xaaaae9909c10;
    %load/vec4 v0xaaaae99863f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae9986070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae9986150_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xaaaae99864b0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0xaaaae9986230_0;
    %assign/vec4 v0xaaaae9986070_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0xaaaae9986070_0;
    %assign/vec4 v0xaaaae9986070_0, 0;
T_9.3 ;
    %load/vec4 v0xaaaae99864b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0xaaaae9986310_0;
    %assign/vec4 v0xaaaae9986150_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0xaaaae9986150_0;
    %assign/vec4 v0xaaaae9986150_0, 0;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xaaaae99602f0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae9992b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae9992e40_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0xaaaae99602f0;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0xaaaae9992b40_0;
    %inv;
    %store/vec4 v0xaaaae9992b40_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0xaaaae99602f0;
T_12 ;
    %wait E_0xaaaae990a1f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae9992e40_0, 0, 1;
    %wait E_0xaaaae9909500;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae9992e40_0, 0, 1;
    %wait E_0xaaaae990a1f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae9992d60_0, 0, 32;
T_12.0 ; Top of for-loop
    %load/vec4 v0xaaaae9992d60_0;
    %cmpi/s 65535, 0, 32;
	  %jmp/0xz T_12.1, 5;
    %vpi_call 3 41 "$display", "Cycle %d:\012\011 Pipeline 1: \012\011\011 Data: %d, Valid: %d \012\011 Pipeline 2: \012\011\011 Data: %d, Valid: %d", v0xaaaae9992d60_0, v0xaaaae9992c00_0, v0xaaaae9992ee0_0, v0xaaaae9992cc0_0, v0xaaaae9992f80_0 {0 0 0};
    %wait E_0xaaaae990a1f0;
T_12.2 ; for-loop step statement
    %load/vec4 v0xaaaae9992d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae9992d60_0, 0, 32;
    %jmp T_12.0;
T_12.1 ; for-loop exit label
    %vpi_call 3 45 "$display", "Testbench Finished" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "../verilog/flush_mgmt.v";
    "pipeline_tb.v";
    "../verilog/top.v";
    "../verilog/consumer_fsm.v";
    "../verilog/pipeline_wrapped.v";
    "../verilog/arbiter.v";
    "../verilog/pipeline_top.v";
    "../verilog/buffer.v";
    "../verilog/pipeline_unit.v";
    "../verilog/stall_mgmt.v";
    "../verilog/shared_resource.v";
    "../verilog/producer_fsm.v";
