// Seed: 1413752973
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    input reg id_3,
    output logic id_4
);
  reg id_5;
  initial begin
    id_5 <= id_3;
    id_5 <= 1;
  end
endmodule
