// Seed: 3816183030
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    input logic id_3
);
  type_0 id_4 (
      .id_0(id_3),
      .id_1(1),
      .id_2(id_3 - 1),
      .id_3(),
      .id_4(id_5 / 1)
  );
  type_9(
      id_0, 1, id_2
  );
  always @(*) begin
    SystemTFIdentifier(id_3);
  end
  logic id_6;
  assign id_0 = id_5 - 1;
endmodule
