** Name: SymmetricalOpAmp60

.MACRO SymmetricalOpAmp60 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=3e-6 W=6e-6
mDiodeTransistorNmos2 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=5e-6 W=67e-6
mDiodeTransistorPmos3 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=147e-6
mDiodeTransistorPmos4 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=147e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=5e-6 W=279e-6
mNormalTransistorNmos6 inSourceStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=5e-6 W=245e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=8e-6 W=338e-6
mNormalTransistorNmos8 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=5e-6 W=245e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=8e-6 W=338e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=3e-6 W=230e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=3e-6 W=97e-6
mNormalTransistorNmos12 FirstStageYsourceTransconductance inOutputStageBiasComplementarySecondStage FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=5e-6 W=107e-6
mNormalTransistorNmos13 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=5e-6 W=21e-6
mNormalTransistorNmos14 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=5e-6 W=21e-6
mNormalTransistorPmos15 inOutputStageBiasComplementarySecondStage outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=5e-6 W=440e-6
mNormalTransistorPmos16 inSourceStageBiasComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=207e-6
mNormalTransistorPmos17 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=207e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp60

** Expected Performance Values: 
** Gain: 53 dB
** Power consumption: 6.91901 mW
** Area: 14240 (mu_m)^2
** Transit frequency: 23.8101 MHz
** Transit frequency with error factor: 23.8099 MHz
** Slew rate: 22.6604 V/mu_s
** Phase margin: 70.4739Â°
** CMRR: 107 dB
** negPSRR: 101 dB
** posPSRR: 53 dB
** VoutMax: 4.83001 V
** VoutMin: 0.730001 V
** VcmMax: 4.67001 V
** VcmMin: 1.5 V


** Expected Currents: 
** NormalTransistorNmos: 383.91 muA
** NormalTransistorPmos: -600.13 muA
** DiodeTransistorPmos: -80.4719 muA
** DiodeTransistorPmos: -80.4719 muA
** NormalTransistorNmos: 160.942 muA
** NormalTransistorNmos: 160.941 muA
** NormalTransistorNmos: 80.4711 muA
** NormalTransistorNmos: 80.4711 muA
** NormalTransistorNmos: 114.428 muA
** NormalTransistorNmos: 114.427 muA
** NormalTransistorPmos: -114.427 muA
** NormalTransistorNmos: 114.428 muA
** NormalTransistorNmos: 114.427 muA
** NormalTransistorPmos: -114.427 muA
** DiodeTransistorNmos: 600.131 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -383.909 muA


** Expected Voltages: 
** ibias: 0.647001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 1.13601  V
** inSourceStageBiasComplementarySecondStage: 0.970001  V
** inTransconductanceComplementarySecondStage: 4.26101  V
** out: 2.5  V
** outFirstStage: 4.26101  V
** outVoltageBiasXXpXX0: 3.81601  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.433001  V
** sourceTransconductance: 1.94501  V
** innerStageBias: 0.565001  V
** inner: 0.565001  V


.END