#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Tue Jun 23 00:13:59 2015
# Process ID: 10236
# Log file: C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/System_wrapper.vds
# Journal file: C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source System_wrapper.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir C:/Users/Dan/Desktop/Ahmed/FFT/FFT.cache/wt [current_project]
# set_property parent.project_path C:/Users/Dan/Desktop/Ahmed/FFT/FFT.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# set_property board_part em.avnet.com:zed:part0:1.2 [current_project]
# set_property ip_repo_paths C:/Users/Dan/Desktop/Ahmed/SineWave_Rom_1.0 [current_project]
# add_files C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/System.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dan/Desktop/Ahmed/SineWave_Rom_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_xfft_0_0/System_xfft_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_axi_dma_0_0/System_axi_dma_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_axi_dma_0_0/System_axi_dma_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_axi_dma_0_0/System_axi_dma_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_xbar_0/System_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_auto_pc_0/System_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_auto_pc_1/System_auto_pc_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_auto_us_0/System_auto_us_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_auto_us_0/System_auto_us_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_auto_us_1/System_auto_us_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_auto_us_1/System_auto_us_1_clocks.xdc]
# set_property used_in_implementation false [get_files -all C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/System_ooc.xdc]
# set_property is_locked true [get_files C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/System.bd]
# read_vhdl -library xil_defaultlib C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System_wrapper.vhd
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file System_wrapper.hwdef }
# synth_design -top System_wrapper -part xc7z020clg484-1
Command: synth_design -top System_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 312.949 ; gain = 116.918
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System_wrapper' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'System' declared at 'C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:2257' bound to instance 'System_i' of component 'System' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'System' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:2283]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:2729]
INFO: [Synth 8-3491] module 'System_SineWave_Rom_0_0' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_SineWave_Rom_0_0/synth/System_SineWave_Rom_0_0.vhd:56' bound to instance 'SineWave_Rom_0' of component 'System_SineWave_Rom_0_0' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:2733]
INFO: [Synth 8-638] synthesizing module 'System_SineWave_Rom_0_0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_SineWave_Rom_0_0/synth/System_SineWave_Rom_0_0.vhd:68]
INFO: [Synth 8-3491] module 'SineWave_Rom_v1_0' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/SineWave_Rom_v1_0/c342daf3/hdl/SineWave_Rom_v1_0.vhd:7' bound to instance 'U0' of component 'SineWave_Rom_v1_0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_SineWave_Rom_0_0/synth/System_SineWave_Rom_0_0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'SineWave_Rom_v1_0__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/SineWave_Rom_v1_0/c342daf3/hdl/SineWave_Rom_v1_0.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'SineWave_Rom_v1_0__parameterized0' (1#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/SineWave_Rom_v1_0/c342daf3/hdl/SineWave_Rom_v1_0.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'System_SineWave_Rom_0_0' (2#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_SineWave_Rom_0_0/synth/System_SineWave_Rom_0_0.vhd:68]
INFO: [Synth 8-113] binding component instance 'VCC' to cell 'VCC' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:2743]
INFO: [Synth 8-3491] module 'System_axi_dma_0_0' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_axi_dma_0_0/synth/System_axi_dma_0_0.vhd:59' bound to instance 'axi_dma_0' of component 'System_axi_dma_0_0' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:2747]
INFO: [Synth 8-638] synthesizing module 'System_axi_dma_0_0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_axi_dma_0_0/synth/System_axi_dma_0_0.vhd:128]
INFO: [Synth 8-3491] module 'axi_dma' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:76' bound to instance 'U0' of component 'axi_dma' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_axi_dma_0_0/synth/System_axi_dma_0_0.vhd:356]
INFO: [Synth 8-638] synthesizing module 'axi_dma__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:192]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:193]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (3#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:110]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:112]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:114]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:116]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:118]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (4#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (5#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:225]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:354]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (6#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:158]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (7#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:158]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register_s2mm does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register_s2mm.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (8#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (9#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:274]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:281]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:282]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:283]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_smple_sm.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (10#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_smple_sm.vhd:115]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (11#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (12#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (13#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (14#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:284]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:285]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:293]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:294]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (15#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (16#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (17#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (18#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (19#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (19#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (20#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (21#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (22#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (22#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (23#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (24#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (25#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (26#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (27#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (28#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (29#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (30#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (30#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12298]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12299]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12301]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12302]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12304]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12305]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (31#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (32#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6579]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (33#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (34#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (35#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (36#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (37#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (38#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (39#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (40#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory' (41#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (42#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare' (43#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (44#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (45#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (46#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (47#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-226] default block is never used [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (48#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (49#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (50#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (51#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15254]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (52#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15254]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (53#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (54#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (55#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (56#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (57#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (58#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (59#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (60#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (61#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:138]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:139]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:141]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (62#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (63#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (63#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (63#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (63#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (63#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (63#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (63#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (63#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (63#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (63#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (63#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (64#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:769]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:770]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (65#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (65#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (65#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (65#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (65#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:152]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:153]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:155]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:177]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:178]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:179]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (66#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (67#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (68#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (68#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (68#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (68#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (68#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (68#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (69#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:757]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (70#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (71#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (71#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (71#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
INFO: [Synth 8-256] done synthesizing module 'dmem' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6579]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized2' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (72#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (73#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (73#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (74#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:150]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:151]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:153]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (75#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (76#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (77#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (78#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma__parameterized0 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:265]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma__parameterized0 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:291]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma__parameterized0 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:933]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma__parameterized0 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:842]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma__parameterized0 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:913]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma__parameterized0 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:842]
INFO: [Synth 8-256] done synthesizing module 'axi_dma__parameterized0' (79#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-256] done synthesizing module 'System_axi_dma_0_0' (80#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_axi_dma_0_0/synth/System_axi_dma_0_0.vhd:128]
INFO: [Synth 8-638] synthesizing module 'System_axi_mem_intercon_0' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:1232]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:1551]
INFO: [Synth 8-113] binding component instance 'VCC' to cell 'VCC' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:1555]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1TII6JI' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:100]
INFO: [Synth 8-3491] module 'System_auto_pc_1' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_auto_pc_1/synth/System_auto_pc_1.v:57' bound to instance 'auto_pc' of component 'System_auto_pc_1' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:343]
INFO: [Synth 8-638] synthesizing module 'System_auto_pc_1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_auto_pc_1/synth/System_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (80#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (80#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (80#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (80#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (80#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized1' (80#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (80#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-226] default block is never used [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (80#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (80#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (80#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (80#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (80#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (80#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (80#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (80#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized2' (80#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized2' (80#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (81#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (82#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (83#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' (84#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' (85#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (85#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (85#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (85#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (85#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (85#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (85#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized3' (85#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized3' (85#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (85#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (85#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' (85#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (86#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (87#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (88#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'System_auto_pc_1' (89#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_auto_pc_1/synth/System_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1TII6JI' (90#1) [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:100]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1OXAHOV' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:467]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:569]
INFO: [Synth 8-3491] module 'System_auto_us_0' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_auto_us_0/synth/System_auto_us_0.v:57' bound to instance 'auto_us' of component 'System_auto_us_0' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:573]
INFO: [Synth 8-638] synthesizing module 'System_auto_us_0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_auto_us_0/synth/System_auto_us_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (91#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (92#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (92#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (92#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (92#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (92#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (93#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (94#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_command_fifo' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_command_fifo' (95#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' (96#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' (97#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (97#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (97#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (97#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (97#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (97#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' (98#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top' (99#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'System_auto_us_0' (100#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_auto_us_0/synth/System_auto_us_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1OXAHOV' (101#1) [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:467]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_WQHDI6' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:974]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:1094]
INFO: [Synth 8-3491] module 'System_auto_us_1' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_auto_us_1/synth/System_auto_us_1.v:57' bound to instance 'auto_us' of component 'System_auto_us_1' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:1098]
INFO: [Synth 8-638] synthesizing module 'System_auto_us_1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_auto_us_1/synth/System_auto_us_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (101#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' (101#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' (102#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_axi_upsizer__parameterized0 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:210]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized0' (102#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' (102#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'System_auto_us_1' (103#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_auto_us_1/synth/System_auto_us_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_WQHDI6' (104#1) [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:974]
INFO: [Synth 8-3491] module 'System_xbar_0' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_xbar_0/synth/System_xbar_0.v:57' bound to instance 'xbar' of component 'System_xbar_0' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:1719]
INFO: [Synth 8-638] synthesizing module 'System_xbar_0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_xbar_0/synth/System_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (105#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (106#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (107#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (108#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (109#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (110#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (111#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (112#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (112#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (112#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (113#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (114#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (115#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' (115#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' (115#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (115#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' (115#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (115#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (116#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (116#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (116#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (116#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (116#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (116#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' (116#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' (116#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' (116#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (116#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (116#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (116#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' (116#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (117#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (118#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (119#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (120#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'System_xbar_0' (121#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_xbar_0/synth/System_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'System_axi_mem_intercon_0' (122#1) [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:1232]
INFO: [Synth 8-3491] module 'System_processing_system7_0_0' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/synth/System_processing_system7_0_0.v:57' bound to instance 'processing_system7_0' of component 'System_processing_system7_0_0' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:2891]
INFO: [Synth 8-638] synthesizing module 'System_processing_system7_0_0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/synth/System_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (123#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2232]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (124#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2234]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2236]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2238]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2239]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2243]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (125#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (126#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/synth/System_processing_system7_0_0.v:472]
INFO: [Synth 8-256] done synthesizing module 'System_processing_system7_0_0' (127#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/synth/System_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'System_processing_system7_0_axi_periph_0' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:2073]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_J8AD5I' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:684]
INFO: [Synth 8-3491] module 'System_auto_pc_0' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_auto_pc_0/synth/System_auto_pc_0.v:57' bound to instance 'auto_pc' of component 'System_auto_pc_0' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:864]
INFO: [Synth 8-638] synthesizing module 'System_auto_pc_0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_auto_pc_0/synth/System_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' (127#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (127#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (127#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (127#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' (127#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' (127#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' (127#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (128#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (129#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (130#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (131#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (132#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (133#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (133#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (134#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (135#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (136#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (136#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (136#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (137#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' (137#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' (137#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' (137#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' (137#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' (137#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' (137#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' (137#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (138#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (138#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'System_auto_pc_0' (139#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_auto_pc_0/synth/System_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_J8AD5I' (140#1) [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:684]
INFO: [Synth 8-256] done synthesizing module 'System_processing_system7_0_axi_periph_0' (141#1) [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:2073]
INFO: [Synth 8-3491] module 'System_rst_processing_system7_0_100M_0' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/synth/System_rst_processing_system7_0_100M_0.vhd:59' bound to instance 'rst_processing_system7_0_100M' of component 'System_rst_processing_system7_0_100M_0' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:3083]
INFO: [Synth 8-638] synthesizing module 'System_rst_processing_system7_0_100M_0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/synth/System_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/synth/System_rst_processing_system7_0_100M_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (142#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (142#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (143#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (144#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (145#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (146#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'System_rst_processing_system7_0_100M_0' (147#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/synth/System_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'System_xfft_0_0' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_xfft_0_0/synth/System_xfft_0_0.vhd:59' bound to instance 'xfft_0' of component 'System_xfft_0_0' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:3096]
INFO: [Synth 8-638] synthesizing module 'System_xfft_0_0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_xfft_0_0/synth/System_xfft_0_0.vhd:82]
INFO: [Synth 8-3491] module 'xfft_v9_0' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0.vhd:111' bound to instance 'U0' of component 'xfft_v9_0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_xfft_0_0/synth/System_xfft_0_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0.vhd:191]
INFO: [Synth 8-3491] module 'xfft_v9_0_viv' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:100874' bound to instance 'i_synth' of component 'xfft_v9_0_viv' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0.vhd:200]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_viv__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:100966]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92157]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_input_fifo' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:91301]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2412' bound to instance 'fifo0' of component 'glb_srl_fifo' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2928]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized0' (148#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave' (149#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_input_fifo' (150#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:91301]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_input_fifo__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:91301]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2412' bound to instance 'fifo0' of component 'glb_srl_fifo' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2928]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized2' (150#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave__parameterized0' (150#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_input_fifo__parameterized0' (150#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:91301]
INFO: [Synth 8-226] default block is never used [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93932]
INFO: [Synth 8-226] default block is never used [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93993]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_output_fifo' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:91709]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_master' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:3088]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2412' bound to instance 'fifo0' of component 'glb_srl_fifo' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:3124]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized4' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized4' (150#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_master' (151#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:3088]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_output_fifo' (152#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:91709]
WARNING: [Synth 8-3848] Net m_axis_status_tdata in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:91983]
WARNING: [Synth 8-3848] Net m_axis_status_tvalid in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:91984]
WARNING: [Synth 8-3848] Net config_fifo_out_cp_len in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92249]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv1 in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92251]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv2 in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92252]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv3 in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92253]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv4 in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92254]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv5 in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92255]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv6 in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92256]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv7 in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92257]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv8 in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92258]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv9 in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92259]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv10 in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92260]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv11 in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92261]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch1 in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92263]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch2 in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92264]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch3 in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92265]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch4 in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92266]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch5 in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92267]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch6 in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92268]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch7 in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92269]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch8 in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92270]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch9 in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92271]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch10 in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92272]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch11 in module/entity axi_wrapper does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92273]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper' (153#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92157]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_core' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99999]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_d' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:95988]
INFO: [Synth 8-638] synthesizing module 'r22_flow_ctrl' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:64923]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23454]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' (154#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:3254]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:3262]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:3274]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' (155#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' (156#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized0' (157#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv' (158#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-113] binding component instance 'carryinmux' to cell 'MUXCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23549]
INFO: [Synth 8-638] synthesizing module 'equ_rtl' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22953]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22953]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22953]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22953]
INFO: [Synth 8-113] binding component instance 'fast_xor_out' to cell 'XORCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22963]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl' (159#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-113] binding component instance 'i_tc_compare_reg' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23570]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a' (160#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23454]
INFO: [Synth 8-638] synthesizing module 'shift_ram' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy' (161#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv' (162#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram' (163#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'r22_flow_ctrl' (164#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:64923]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-113] binding component instance 'cnt_valid_asy_lut' to cell 'LUT3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:64699]
INFO: [Synth 8-113] binding component instance 'cnt_valid_reg' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:64707]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23454]
INFO: [Synth 8-113] binding component instance 'carryinmux' to cell 'MUXCY' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23549]
INFO: [Synth 8-113] binding component instance 'i_tc_compare_reg' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23570]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized0' (164#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23454]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized0' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-113] binding component instance 'reg' to cell 'FDR' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:24933]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized1' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized2' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:96501]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:96502]
INFO: [Synth 8-638] synthesizing module 'r22_pe' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized0' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized0' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized1' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized3' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized4' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/f11256b0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized0' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized0' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized4' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized5' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized1' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized1' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized5' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized6' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized2' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized2' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized6' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized7' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized7' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized8' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized8' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized9' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized9' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized10' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized10' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:62273]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized11' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized11' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized12' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized12' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized13' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized13' (165#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2' (166#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux' (167#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized0' (167#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized14' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized14' (167#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized15' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized15' (167#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'dpm' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'dpm' (168#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'r22_memory' (169#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:62033]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:62033]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:62033]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:62033]
INFO: [Synth 8-638] synthesizing module 'adder_bypass' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized2' (169#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized2' (169#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized2' (169#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized2' (169#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized0' (169#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass' (170#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'sub_byp' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized4' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized4' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized4' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized4' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized4' (170#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized4' (170#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized4' (170#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized4' (170#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized1' (170#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'sub_byp' (171#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp' (172#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-256] done synthesizing module 'r22_bf' (173#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized16' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized16' (173#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized0' (173#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized1' (173#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized2' (173#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized17' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized17' (173#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized18' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized18' (173#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:28076]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized0' (173#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized0' (173#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized19' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized19' (173#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized0' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized20' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized20' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized21' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized21' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized6' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized6' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized6' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized6' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized6' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized6' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized6' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized6' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized2' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized0' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized8' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized8' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized8' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized8' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized8' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized8' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized8' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized8' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized3' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized0' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp__parameterized0' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized0' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'adder' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized4' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized10' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized10' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized10' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized10' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized10' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized10' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized10' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized10' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized4' (174#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder' (175#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'mux_bus4' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4' (176#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-638] synthesizing module 'twgen_half_sincos' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:53015]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:53066]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:53084]
INFO: [Synth 8-256] done synthesizing module 'twgen_half_sincos' (177#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:53015]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen' (178#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen' (179#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'cmpy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:36171]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_synth' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:11624]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4938]
INFO: [Synth 8-63] RTL assertion: "mult1 pps: a b extra_b  1 1 0" [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9762]
INFO: [Synth 8-63] RTL assertion: "mult2 pps: a b extra_b  1 2 0" [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9763]
INFO: [Synth 8-638] synthesizing module 'input_negation' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1917]
INFO: [Synth 8-256] done synthesizing module 'input_negation' (180#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1917]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line' (181#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized0' (181#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = yes [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1802]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized1' (181#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'dsp' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-638] synthesizing module 'op_resize' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (182#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line' (183#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:10719]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = yes [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4375]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized0' (183#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:10802]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized1' (183#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'dsp' (184#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult' (185#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized0' (185#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized2' (185#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:10719]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized3' (185#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:10802]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized0' (185#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized0' (185#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:10719]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:10802]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized1' (185#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized1' (185#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized2' (185#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48' (186#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4938]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_synth' (187#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:11624]
INFO: [Synth 8-256] done synthesizing module 'cmpy' (188#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:36171]
INFO: [Synth 8-638] synthesizing module 'arith_shift3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30830]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized0' (188#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'arith_shift3' (189#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30830]
INFO: [Synth 8-256] done synthesizing module 'r22_pe' (190#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized2' (190#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized3' (190#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized22' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized22' (190#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized23' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized23' (190#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized24' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized24' (190#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized3' (190#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized4' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized4' (190#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized25' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized25' (190#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized26' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized26' (190#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized1' (190#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized1' (190#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized1' (190#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized5' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized5' (190#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized6' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized6' (190#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized27' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized27' (190#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized28' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized28' (190#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'r22_srl_memory' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = yes [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2043]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized3' (190#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized3' (190#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'r22_srl_memory' (191#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized2' (191#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized2' (191#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized5' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized12' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized12' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized12' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized12' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized12' (191#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized12' (191#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized12' (191#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized12' (191#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized5' (191#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized0' (191#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized1' (191#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized29' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized4' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized4' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized4' (191#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized4' (191#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized29' (191#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:52327]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:52328]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = distributed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:52336]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = distributed [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:52337]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized0' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized0' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized0' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized4' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized4' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized5' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized5' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized30' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized5' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized5' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized5' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized5' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized30' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized31' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized6' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized6' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/f11256b0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized6' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized6' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized31' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized32' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized7' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized7' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized7' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized7' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized32' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized33' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized8' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized8' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized8' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized8' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized33' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized34' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized9' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized9' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized9' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized9' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized34' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized35' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized35' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized36' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized36' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized7' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized7' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized8' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized8' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized37' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized37' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized38' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized38' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'r22_srl_memory__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized10' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized10' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized10' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized10' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'r22_srl_memory__parameterized0' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized3' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized3' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:63113]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:63114]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized39' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized39' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized40' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized40' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized41' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized41' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized6' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized14' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized14' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized14' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized14' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized14' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized14' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized6' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized1' (192#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized42' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized11' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized11' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized11' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized11' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized42' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized43' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized12' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized12' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized12' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized12' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized43' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized7' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized16' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized16' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized16' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized14' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized14' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized16' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized16' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized16' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized7' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized2' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized2' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem__parameterized0' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized1' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized1' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized1' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized6' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized6' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized7' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized7' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized44' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized13' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized13' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized13' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized13' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized44' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized45' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized14' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized14' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/f11256b0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized14' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized14' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized45' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized46' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized15' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized15' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized15' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized15' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized46' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized47' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized16' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized16' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized16' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized16' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized47' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized48' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized17' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized17' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized17' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized17' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized48' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized49' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized18' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized18' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized18' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized18' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized49' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized50' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized50' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized51' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized51' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized52' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized19' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized19' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized19' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized19' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized52' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized53' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized53' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized1' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized8' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized18' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized18' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized18' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized16' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized16' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized18' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized18' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized18' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized8' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized3' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized54' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized54' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized0' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized55' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized55' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized56' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized56' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized1' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized57' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized57' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized4' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized9' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized20' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized20' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized20' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized18' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized18' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized20' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized20' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized20' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized9' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized4' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized3' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem__parameterized1' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem__parameterized1' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized2' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized2' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized2' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized58' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized20' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized20' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/f11256b0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized20' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized20' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized58' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized59' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized21' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized21' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized21' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized21' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized59' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized60' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized60' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized61' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized61' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized62' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized62' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized63' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized63' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized64' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized64' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized2' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized65' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized65' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized66' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized66' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized67' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized67' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized2' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized3' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized68' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized68' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized69' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized69' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized3' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'arith_shift3__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30830]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized4' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized4' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'arith_shift3__parameterized0' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30830]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized3' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized70' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized70' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized71' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized71' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_busy' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:65986]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized72' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized22' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized22' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/f11256b0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized22' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized22' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized72' (193#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'r22_busy' (194#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:65986]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized73' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized73' (194#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_d' (195#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:95988]
WARNING: [Synth 8-3848] Net XK0_RE in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99946]
WARNING: [Synth 8-3848] Net XK0_IM in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99947]
WARNING: [Synth 8-3848] Net XK1_RE in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99948]
WARNING: [Synth 8-3848] Net XK1_IM in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99949]
WARNING: [Synth 8-3848] Net XK2_RE in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99950]
WARNING: [Synth 8-3848] Net XK2_IM in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99951]
WARNING: [Synth 8-3848] Net XK3_RE in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99952]
WARNING: [Synth 8-3848] Net XK3_IM in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99953]
WARNING: [Synth 8-3848] Net XK4_RE in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99954]
WARNING: [Synth 8-3848] Net XK4_IM in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99955]
WARNING: [Synth 8-3848] Net XK5_RE in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99956]
WARNING: [Synth 8-3848] Net XK5_IM in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99957]
WARNING: [Synth 8-3848] Net XK6_RE in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99958]
WARNING: [Synth 8-3848] Net XK6_IM in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99959]
WARNING: [Synth 8-3848] Net XK7_RE in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99960]
WARNING: [Synth 8-3848] Net XK7_IM in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99961]
WARNING: [Synth 8-3848] Net XK8_RE in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99962]
WARNING: [Synth 8-3848] Net XK8_IM in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99963]
WARNING: [Synth 8-3848] Net XK9_RE in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99964]
WARNING: [Synth 8-3848] Net XK9_IM in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99965]
WARNING: [Synth 8-3848] Net XK10_RE in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99966]
WARNING: [Synth 8-3848] Net XK10_IM in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99967]
WARNING: [Synth 8-3848] Net XK11_RE in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99968]
WARNING: [Synth 8-3848] Net XK11_IM in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99969]
WARNING: [Synth 8-3848] Net BLK_EXP0 in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99970]
WARNING: [Synth 8-3848] Net BLK_EXP1 in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99971]
WARNING: [Synth 8-3848] Net BLK_EXP2 in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99972]
WARNING: [Synth 8-3848] Net BLK_EXP3 in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99973]
WARNING: [Synth 8-3848] Net BLK_EXP4 in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99974]
WARNING: [Synth 8-3848] Net BLK_EXP5 in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99975]
WARNING: [Synth 8-3848] Net BLK_EXP6 in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99976]
WARNING: [Synth 8-3848] Net BLK_EXP7 in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99977]
WARNING: [Synth 8-3848] Net BLK_EXP8 in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99978]
WARNING: [Synth 8-3848] Net BLK_EXP9 in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99979]
WARNING: [Synth 8-3848] Net BLK_EXP10 in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99980]
WARNING: [Synth 8-3848] Net BLK_EXP11 in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99981]
WARNING: [Synth 8-3848] Net OVFLO0 in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99982]
WARNING: [Synth 8-3848] Net OVFLO1 in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99983]
WARNING: [Synth 8-3848] Net OVFLO2 in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99984]
WARNING: [Synth 8-3848] Net OVFLO3 in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99985]
WARNING: [Synth 8-3848] Net OVFLO4 in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99986]
WARNING: [Synth 8-3848] Net OVFLO5 in module/entity xfft_v9_0_core does not have driver. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99987]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_core' (196#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99999]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_viv__parameterized0' (197#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:100966]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0__parameterized0' (198#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'System_xfft_0_0' (199#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_xfft_0_0/synth/System_xfft_0_0.vhd:82]
INFO: [Synth 8-3491] module 'System_xlconstant_0_0' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_xlconstant_0_0/sim/System_xlconstant_0_0.vhd:29' bound to instance 'xlconstant_0' of component 'System_xlconstant_0_0' [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:3132]
INFO: [Synth 8-638] synthesizing module 'System_xlconstant_0_0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_xlconstant_0_0/sim/System_xlconstant_0_0.vhd:35]
INFO: [Synth 8-3491] module 'xlconstant' declared at 'c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_xlconstant_0_0/sim/System_xlconstant_0_0.vhd:49]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (200#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'System_xlconstant_0_0' (201#1) [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_xlconstant_0_0/sim/System_xlconstant_0_0.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'System' (202#1) [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System.vhd:2283]
INFO: [Synth 8-256] done synthesizing module 'System_wrapper' (203#1) [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/hdl/System_wrapper.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:08:13 ; elapsed = 00:08:21 . Memory (MB): peak = 680.715 ; gain = 484.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[70] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[69] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[68] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[67] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[61] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[60] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[59] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[52] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[51] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[50] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[44] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[43] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[42] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[41] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[5] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[31] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:08:15 ; elapsed = 00:08:23 . Memory (MB): peak = 680.715 ; gain = 484.684
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1143 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'System_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'System_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'System_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_axi_dma_0_0/System_axi_dma_0_0.xdc] for cell 'System_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_axi_dma_0_0/System_axi_dma_0_0.xdc] for cell 'System_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0_board.xdc] for cell 'System_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0_board.xdc] for cell 'System_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0.xdc] for cell 'System_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0.xdc] for cell 'System_i/rst_processing_system7_0_100M'
Parsing XDC File [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_axi_dma_0_0/System_axi_dma_0_0_clocks.xdc] for cell 'System_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_axi_dma_0_0/System_axi_dma_0_0_clocks.xdc] for cell 'System_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_auto_us_0/System_auto_us_0_clocks.xdc] for cell 'System_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_auto_us_0/System_auto_us_0_clocks.xdc] for cell 'System_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_auto_us_1/System_auto_us_1_clocks.xdc] for cell 'System_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/bd/System/ip/System_auto_us_1/System_auto_us_1_clocks.xdc] for cell 'System_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 258 instances were transformed.
  FD => FDRE: 5 instances
  FDE => FDRE: 216 instances
  FDR => FDRE: 33 instances
  RAMB18SDP => RAMB18E1: 3 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 868.453 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:08:33 ; elapsed = 00:08:42 . Memory (MB): peak = 868.453 ; gain = 672.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:08:33 ; elapsed = 00:08:42 . Memory (MB): peak = 868.453 ; gain = 672.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for System_i. (constraint file  C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/dont_touch.xdc, line 5).
Applied set_property DONT_TOUCH = true for System_i/xfft_0. (constraint file  C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for System_i/processing_system7_0. (constraint file  C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/dont_touch.xdc, line 11).
Applied set_property DONT_TOUCH = true for System_i/axi_dma_0. (constraint file  C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for System_i/processing_system7_0_axi_periph. (constraint file  C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for System_i/rst_processing_system7_0_100M. (constraint file  C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for System_i/SineWave_Rom_0. (constraint file  C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for System_i/axi_mem_intercon. (constraint file  C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for System_i/axi_mem_intercon/xbar. (constraint file  C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/dont_touch.xdc, line 29).
Applied set_property DONT_TOUCH = true for System_i/xlconstant_0. (constraint file  C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/dont_touch.xdc, line 32).
Applied set_property DONT_TOUCH = true for System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/dont_touch.xdc, line 35).
Applied set_property DONT_TOUCH = true for System_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/dont_touch.xdc, line 38).
Applied set_property DONT_TOUCH = true for System_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/dont_touch.xdc, line 41).
Applied set_property DONT_TOUCH = true for System_i/axi_mem_intercon/s01_couplers/auto_us. (constraint file  C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/dont_touch.xdc, line 44).
Applied set_property DONT_TOUCH = true for System_i/processing_system7_0/inst. (constraint file  C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for System_i/axi_dma_0/U0. (constraint file  C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/dont_touch.xdc, line 54).
Applied set_property DONT_TOUCH = true for System_i/axi_mem_intercon/s00_couplers/auto_us/inst. (constraint file  C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for System_i/axi_mem_intercon/s01_couplers/auto_us/inst. (constraint file  C:/Users/Dan/Desktop/Ahmed/FFT/FFT.runs/synth_1/dont_touch.xdc, line 81).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:08:35 ; elapsed = 00:08:44 . Memory (MB): peak = 868.453 ; gain = 672.422
---------------------------------------------------------------------------------
ROM "valid" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:271]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:1042]
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse.
ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:181]
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:218]
ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_token_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_token_eq_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_token_eq_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse.
ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "sig_dbc_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-4471] merging register 'CP_LEN_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93485]
INFO: [Synth 8-4471] merging register 'SCALE_SCH_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93487]
INFO: [Synth 8-4471] merging register 'FWD_INV0_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93488]
INFO: [Synth 8-4471] merging register 'FWD_INV1_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93489]
INFO: [Synth 8-4471] merging register 'FWD_INV2_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93490]
INFO: [Synth 8-4471] merging register 'FWD_INV3_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93491]
INFO: [Synth 8-4471] merging register 'FWD_INV4_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93492]
INFO: [Synth 8-4471] merging register 'FWD_INV5_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93493]
INFO: [Synth 8-4471] merging register 'FWD_INV6_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93494]
INFO: [Synth 8-4471] merging register 'FWD_INV7_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93495]
INFO: [Synth 8-4471] merging register 'FWD_INV8_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93496]
INFO: [Synth 8-4471] merging register 'FWD_INV9_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93497]
INFO: [Synth 8-4471] merging register 'FWD_INV10_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93498]
INFO: [Synth 8-4471] merging register 'FWD_INV11_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93499]
INFO: [Synth 8-4471] merging register 'SCALE_SCH0_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93500]
INFO: [Synth 8-4471] merging register 'SCALE_SCH1_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93501]
INFO: [Synth 8-4471] merging register 'SCALE_SCH2_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93502]
INFO: [Synth 8-4471] merging register 'SCALE_SCH3_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93503]
INFO: [Synth 8-4471] merging register 'SCALE_SCH4_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93504]
INFO: [Synth 8-4471] merging register 'SCALE_SCH5_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93505]
INFO: [Synth 8-4471] merging register 'SCALE_SCH6_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93506]
INFO: [Synth 8-4471] merging register 'SCALE_SCH7_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93507]
INFO: [Synth 8-4471] merging register 'SCALE_SCH8_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93508]
INFO: [Synth 8-4471] merging register 'SCALE_SCH9_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93509]
INFO: [Synth 8-4471] merging register 'SCALE_SCH10_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93510]
INFO: [Synth 8-4471] merging register 'SCALE_SCH11_WE_reg' into 'fwd_inv_we_int_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93511]
ROM "reading_last_symbol" won't be mapped to RAM because it is too sparse.
ROM "event_tlast_unexpected" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic.
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:08:48 ; elapsed = 00:08:58 . Memory (MB): peak = 868.453 ; gain = 672.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:08:48 ; elapsed = 00:08:58 . Memory (MB): peak = 868.453 ; gain = 672.422
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1810]
INFO: [Synth 8-4471] merging register 'dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' into 'dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1810]
WARNING: [Synth 8-115] binding instance 'i_1' in module 'partition' to reference 'logic__1618' which has no pins
WARNING: [Synth 8-115] binding instance 'i_2' in module 'partition' to reference 'logic__1619' which has no pins
WARNING: [Synth 8-115] binding instance 'i_1' in module 'partition' to reference 'logic__1627' which has no pins
WARNING: [Synth 8-115] binding instance 'i_2' in module 'partition' to reference 'logic__1628' which has no pins
WARNING: [Synth 8-115] binding instance 'i_1' in module 'partition' to reference 'logic__1636' which has no pins
WARNING: [Synth 8-115] binding instance 'i_2' in module 'partition' to reference 'logic__1637' which has no pins
WARNING: [Synth 8-115] binding instance 'i_1' in module 'partition' to reference 'logic__1643' which has no pins
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:950]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:691]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:199]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
ROM "I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "I_MSTR_PCC/sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "I_MSTR_PCC/sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "I_RD_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "I_RD_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "I_RD_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/sig_halt_reg_reg' into 'I_WR_STATUS_CNTLR/sig_halt_reg_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:1155]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/sig_halt_reg_dly1_reg' into 'I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:2135]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' into 'I_WR_DATA_CNTL/sig_halt_reg_dly2_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:1403]
INFO: [Synth 8-4471] merging register 'I_S2MM_MMAP_SKID_BUF/sig_reset_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:191]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg_reg[3:0]' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:983]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_user_type_reg_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_cache_type_reg_reg[3:0]' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:1648]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_user_type_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_cache_type_reg[3:0]' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:1701]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_user_reg_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg_reg[3:0]' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:832]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:199]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:234]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:229]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[13:0]' into 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13:0]' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:944]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' into 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:420]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:199]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' into 'I_WR_DATA_CNTL/sig_halt_reg_dly3_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:1347]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
ROM "I_WR_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "I_WR_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "I_WR_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse.
ROM "GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse.
ROM "GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg' into 'I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:271]
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4225]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4225]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4225]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4225]
ROM "axi_wrapper/reading_last_symbol" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-115] binding instance 'i_181' in module 'partition' to reference 'logic__2544' which has no pins
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:08:53 ; elapsed = 00:09:03 . Memory (MB): peak = 868.453 ; gain = 672.422
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:08:53 ; elapsed = 00:09:03 . Memory (MB): peak = 868.453 ; gain = 672.422

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:09:05 ; elapsed = 00:09:17 . Memory (MB): peak = 868.453 ; gain = 672.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:09:05 ; elapsed = 00:09:17 . Memory (MB): peak = 868.453 ; gain = 672.422
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:09:05 ; elapsed = 00:09:17 . Memory (MB): peak = 868.453 ; gain = 672.422

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:09:05 ; elapsed = 00:09:17 . Memory (MB): peak = 868.453 ; gain = 672.422
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:23 ; elapsed = 00:09:35 . Memory (MB): peak = 995.695 ; gain = 799.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:27 ; elapsed = 00:09:40 . Memory (MB): peak = 1024.711 ; gain = 828.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[149] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[148] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[147] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[146] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[145] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[144] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[143] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[142] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[141] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[140] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[139] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[138] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[137] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[136] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[135] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[134] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[133] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[132] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[131] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[130] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[129] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[128] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[127] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[126] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[125] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[124] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[123] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[122] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[121] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[120] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[119] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[118] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[117] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[116] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[115] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[114] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[113] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[112] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[111] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[110] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[109] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[108] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[107] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[106] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[105] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[104] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[103] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[102] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[101] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[100] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[99] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[98] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[97] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[96] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[95] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[94] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[93] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[92] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[91] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[90] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[89] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[88] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[87] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[86] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[85] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[84] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[83] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[82] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[81] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[80] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[79] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[78] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[77] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[76] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[75] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[74] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[73] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[72] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[71] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[70] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[69] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[68] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[67] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[66] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[65] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[64] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[29] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[28] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[27] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[26] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[25] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[24] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[22] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[21] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[20] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[19] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[18] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[17] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[16] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_LESS_23.cmnd_data_reg[15] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:41 ; elapsed = 00:09:57 . Memory (MB): peak = 1060.316 ; gain = 864.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 28 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 48 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 32 to 17 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 33 to 17 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__4 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Dan/Desktop/Ahmed/FFT/FFT.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:44 ; elapsed = 00:09:59 . Memory (MB): peak = 1060.316 ; gain = 864.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:44 ; elapsed = 00:09:59 . Memory (MB): peak = 1060.316 ; gain = 864.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:46 ; elapsed = 00:10:02 . Memory (MB): peak = 1060.316 ; gain = 864.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |   100|
|4     |DSP48E1    |     8|
|5     |DSP48E1_1  |     4|
|6     |GND        |     4|
|7     |LUT1       |   266|
|8     |LUT2       |   930|
|9     |LUT3       |  2229|
|10    |LUT4       |   698|
|11    |LUT5       |   630|
|12    |LUT6       |  1271|
|13    |MUXCY      |   882|
|14    |MUXCY_L    |    78|
|15    |MUXF7      |     7|
|16    |PS7        |     1|
|17    |RAM32M     |     4|
|18    |RAM32X1D   |     1|
|19    |RAM64X1S   |    32|
|20    |RAMB18E1_1 |     1|
|21    |RAMB18SDP  |     3|
|22    |RAMB36E1   |     2|
|23    |SRL16      |     1|
|24    |SRL16E     |   860|
|25    |SRLC32E    |   236|
|26    |VCC        |     3|
|27    |XORCY      |   935|
|28    |FD         |     5|
|29    |FDCE       |    66|
|30    |FDE        |   216|
|31    |FDPE       |    33|
|32    |FDR        |    24|
|33    |FDRE       |  7880|
|34    |FDSE       |   142|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:47 ; elapsed = 00:10:02 . Memory (MB): peak = 1060.316 ; gain = 864.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 831 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:09:41 . Memory (MB): peak = 1060.316 ; gain = 601.191
Synthesis Optimization Complete : Time (s): cpu = 00:09:47 ; elapsed = 00:10:03 . Memory (MB): peak = 1060.316 ; gain = 864.285
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'System_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/half_sincos_table_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 1414 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'System_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'System_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'System_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and System_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 586 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 297 instances
  FD => FDRE: 5 instances
  FDE => FDRE: 216 instances
  FDR => FDRE: 24 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances
  RAMB18SDP => RAMB18E1: 3 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
1782 Infos, 322 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:50 ; elapsed = 00:10:05 . Memory (MB): peak = 1060.316 ; gain = 800.949
# write_checkpoint -noxdef System_wrapper.dcp
# catch { report_utilization -file System_wrapper_utilization_synth.rpt -pb System_wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.302 . Memory (MB): peak = 1060.316 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 23 00:24:13 2015...
