#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-546-g5cfb7d68)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc8dd58b310 .scope module, "Mips_tb" "Mips_tb" 2 3;
 .timescale -9 -10;
v0x7fc8dd5a70e0_0 .var "clk", 0 0;
v0x7fc8dd5a7170_0 .var "i", 10 0;
v0x7fc8dd5a7220_0 .var "rst", 0 0;
S_0x7fc8dd54ed30 .scope module, "U_mips" "pipeMips" 2 9, 3 4 0, S_0x7fc8dd58b310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
L_0x7fc8dd5a9960 .functor OR 1, v0x7fc8dd5a7220_0, L_0x7fc8dd5adb80, C4<0>, C4<0>;
L_0x10769c008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fc8dd5a9a10 .functor AND 1, L_0x10769c008, L_0x7fc8dd5ad710, C4<1>, C4<1>;
L_0x7fc8dd5ab520 .functor OR 1, v0x7fc8dd5a7220_0, L_0x7fc8dd5ada60, C4<0>, C4<0>;
L_0x7fc8dd5ab610 .functor AND 1, L_0x10769c008, L_0x7fc8dd5ad530, C4<1>, C4<1>;
L_0x7fc8dd5ac810 .functor OR 1, v0x7fc8dd5a7220_0, L_0x7fc8dd5add90, C4<0>, C4<0>;
L_0x7fc8dd5acac0 .functor AND 1, L_0x10769c008, L_0x7fc8dd5ad900, C4<1>, C4<1>;
L_0x7fc8dd5acbb0 .functor AND 1, v0x7fc8dd59c0d0_0, v0x7fc8dd59bc80_0, C4<1>, C4<1>;
L_0x7fc8dd5ad2c0 .functor OR 1, v0x7fc8dd5a7220_0, L_0x7fc8dd5adc60, C4<0>, C4<0>;
L_0x7fc8dd5ac9e0 .functor AND 1, L_0x10769c008, L_0x7fc8dd5ad7f0, C4<1>, C4<1>;
v0x7fc8dd5a2860_0 .net "EX_M_clear", 0 0, L_0x7fc8dd5add90;  1 drivers
v0x7fc8dd5a28f0_0 .net "EX_M_lock", 0 0, L_0x7fc8dd5ad900;  1 drivers
v0x7fc8dd5a2990_0 .net "EX_aluCtrl_alu", 4 0, v0x7fc8dd59e530_0;  1 drivers
v0x7fc8dd5a2a20_0 .net "EX_aluResult_next", 31 0, v0x7fc8dd5951d0_0;  1 drivers
v0x7fc8dd5a2af0_0 .net "EX_aluZero_next", 0 0, v0x7fc8dd5953f0_0;  1 drivers
v0x7fc8dd5a2c00_0 .net "EX_branchAddr_next", 31 0, L_0x7fc8dd5ab8e0;  1 drivers
v0x7fc8dd5a2c90_0 .net "EX_last_PC", 31 0, v0x7fc8dd59f1f0_0;  1 drivers
v0x7fc8dd5a2d20_0 .net "EX_last_aluSrc_muxB", 0 0, v0x7fc8dd59e760_0;  1 drivers
v0x7fc8dd5a2db0_0 .net "EX_last_ext", 31 0, v0x7fc8dd59f860_0;  1 drivers
v0x7fc8dd5a2ee0_0 .net "EX_last_gprA_alu", 31 0, v0x7fc8dd59fba0_0;  1 drivers
v0x7fc8dd5a2f70_0 .net "EX_last_gprB_muxB", 31 0, v0x7fc8dd59fd80_0;  1 drivers
v0x7fc8dd5a3040_0 .net "EX_last_memR", 0 0, v0x7fc8dd59eb60_0;  1 drivers
v0x7fc8dd5a3110_0 .net "EX_last_memToR", 0 0, v0x7fc8dd59ed30_0;  1 drivers
v0x7fc8dd5a31e0_0 .net "EX_last_memW", 0 0, v0x7fc8dd59f020_0;  1 drivers
v0x7fc8dd5a32b0_0 .net "EX_last_pcSel", 0 0, v0x7fc8dd59e910_0;  1 drivers
v0x7fc8dd5a3380_0 .net "EX_last_rd_mux", 4 0, v0x7fc8dd59ff90_0;  1 drivers
v0x7fc8dd5a3410_0 .net "EX_last_regDst_muxR", 0 0, v0x7fc8dd59f3a0_0;  1 drivers
v0x7fc8dd5a35a0_0 .net "EX_last_regW", 0 0, v0x7fc8dd59f550_0;  1 drivers
v0x7fc8dd5a3630_0 .net "EX_last_rs_forward", 4 0, v0x7fc8dd5a01a0_0;  1 drivers
v0x7fc8dd5a36c0_0 .net "EX_last_rt_mux", 4 0, v0x7fc8dd5a0450_0;  1 drivers
v0x7fc8dd5a3790_0 .net "EX_muxB_alu", 31 0, L_0x7fc8dd5abd10;  1 drivers
v0x7fc8dd5a3820_0 .net "EX_muxR_next", 4 0, L_0x7fc8dd5ac040;  1 drivers
v0x7fc8dd5a38b0_0 .net "ID_EX_clear", 0 0, L_0x7fc8dd5ada60;  1 drivers
v0x7fc8dd5a3940_0 .net "ID_EX_lock", 0 0, L_0x7fc8dd5ad530;  1 drivers
v0x7fc8dd5a39d0_0 .net "ID_RegW_next", 0 0, v0x7fc8dd596bb0_0;  1 drivers
v0x7fc8dd5a3aa0_0 .net "ID_aluCtrl_next", 4 0, v0x7fc8dd596490_0;  1 drivers
v0x7fc8dd5a3b70_0 .net "ID_aluSrc_next", 0 0, v0x7fc8dd596540_0;  1 drivers
v0x7fc8dd5a3c40_0 .net "ID_extended_next", 31 0, v0x7fc8dd597290_0;  1 drivers
v0x7fc8dd5a3d10_0 .net "ID_extop_ext", 1 0, v0x7fc8dd596690_0;  1 drivers
v0x7fc8dd5a3de0_0 .net "ID_funct_ctrl", 5 0, L_0x7fc8dd5a9e50;  1 drivers
v0x7fc8dd5a3e70_0 .net "ID_gprA_next", 31 0, L_0x7fc8dd5aab10;  1 drivers
v0x7fc8dd5a3f40_0 .net "ID_gprB_next", 31 0, L_0x7fc8dd5ab400;  1 drivers
v0x7fc8dd5a4010_0 .net "ID_imm_ext", 15 0, L_0x7fc8dd5aa220;  1 drivers
v0x7fc8dd5a34a0_0 .net "ID_last_IR", 31 0, v0x7fc8dd5a0b90_0;  1 drivers
v0x7fc8dd5a42a0_0 .net "ID_last_PC", 31 0, v0x7fc8dd5a0df0_0;  1 drivers
v0x7fc8dd5a4330_0 .net "ID_memR_next", 0 0, v0x7fc8dd596820_0;  1 drivers
v0x7fc8dd5a4400_0 .net "ID_memToR_next", 0 0, v0x7fc8dd596780_0;  1 drivers
v0x7fc8dd5a44d0_0 .net "ID_memW_next", 0 0, v0x7fc8dd5968c0_0;  1 drivers
v0x7fc8dd5a4560_0 .net "ID_opcode_ctrl", 5 0, L_0x7fc8dd5a9b00;  1 drivers
v0x7fc8dd5a45f0_0 .net "ID_pcSel_next", 0 0, v0x7fc8dd5965f0_0;  1 drivers
v0x7fc8dd5a46c0_0 .net "ID_rd_gpr", 4 0, L_0x7fc8dd5aa0f0;  1 drivers
v0x7fc8dd5a4750_0 .net "ID_regDst_next", 0 0, v0x7fc8dd596b10_0;  1 drivers
v0x7fc8dd5a4820_0 .net "ID_rs_gpr", 4 0, L_0x7fc8dd5a9fb0;  1 drivers
v0x7fc8dd5a48f0_0 .net "ID_rt_gpr", 4 0, L_0x7fc8dd5aa050;  1 drivers
v0x7fc8dd5a49c0_0 .net "ID_shamt_next", 5 0, L_0x7fc8dd5a9cc0;  1 drivers
v0x7fc8dd5a4a50_0 .net "IF_ID_clear", 0 0, L_0x7fc8dd5adb80;  1 drivers
v0x7fc8dd5a4ae0_0 .net "IF_ID_lock", 0 0, L_0x7fc8dd5ad710;  1 drivers
v0x7fc8dd5a4b70_0 .net "IF_ir_next", 31 0, L_0x7fc8dd5a9850;  1 drivers
v0x7fc8dd5a4c40_0 .net "IF_pc_im", 31 0, v0x7fc8dd5999b0_0;  1 drivers
v0x7fc8dd5a4cd0_0 .net "IF_pc_return", 31 0, L_0x7fc8dd5a9710;  1 drivers
v0x7fc8dd5a4da0_0 .net "M_IF_BPC", 31 0, v0x7fc8dd59aca0_0;  1 drivers
v0x7fc8dd5a4e70_0 .net "M_IF_doBranch", 0 0, L_0x7fc8dd5acda0;  1 drivers
v0x7fc8dd5a4f40_0 .net "M_WB_clear", 0 0, L_0x7fc8dd5adc60;  1 drivers
v0x7fc8dd5a4fd0_0 .net "M_WB_lock", 0 0, L_0x7fc8dd5ad7f0;  1 drivers
v0x7fc8dd5a5060_0 .net "M_dmResult_next", 31 0, L_0x7fc8dd5ad040;  1 drivers
v0x7fc8dd5a5130_0 .net "M_last_aluResult", 31 0, v0x7fc8dd59af70_0;  1 drivers
v0x7fc8dd5a5200_0 .net "M_last_gprB", 31 0, v0x7fc8dd59b290_0;  1 drivers
v0x7fc8dd5a52d0_0 .net "M_last_gprDes", 4 0, v0x7fc8dd59b470_0;  1 drivers
v0x7fc8dd5a5360_0 .net "M_last_memR", 0 0, v0x7fc8dd59b650_0;  1 drivers
v0x7fc8dd5a5430_0 .net "M_last_memToR", 0 0, v0x7fc8dd59b920_0;  1 drivers
v0x7fc8dd5a5500_0 .net "M_last_memW", 0 0, v0x7fc8dd59bad0_0;  1 drivers
v0x7fc8dd5a55d0_0 .net "M_last_pcSel", 0 0, v0x7fc8dd59bc80_0;  1 drivers
v0x7fc8dd5a5660_0 .net "M_last_regW", 0 0, v0x7fc8dd59be50_0;  1 drivers
v0x7fc8dd5a56f0_0 .net "M_last_zero", 0 0, v0x7fc8dd59c0d0_0;  1 drivers
v0x7fc8dd5a5780_0 .net "WB_ID_gprWrite", 0 0, v0x7fc8dd5a2550_0;  1 drivers
v0x7fc8dd5a40a0_0 .net "WB_ID_gprWriteAddr", 4 0, v0x7fc8dd5a1f10_0;  1 drivers
v0x7fc8dd5a4130_0 .net "WB_ID_writeBack", 31 0, L_0x7fc8dd5ad630;  1 drivers
v0x7fc8dd5a41c0_0 .net "WB_last_aluOut", 31 0, v0x7fc8dd5a1c20_0;  1 drivers
v0x7fc8dd5a5810_0 .net "WB_last_memOut", 31 0, v0x7fc8dd5a2190_0;  1 drivers
v0x7fc8dd5a58a0_0 .net "WB_last_memToReg", 0 0, v0x7fc8dd5a2340_0;  1 drivers
L_0x10769c5a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd5a5930_0 .net/2u *"_s100", 31 0, L_0x10769c5a8;  1 drivers
v0x7fc8dd5a59c0_0 .net *"_s102", 0 0, L_0x7fc8dd5ad410;  1 drivers
v0x7fc8dd5a5a50_0 .net *"_s15", 4 0, L_0x7fc8dd5a9c20;  1 drivers
L_0x10769c098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd5a5ae0_0 .net *"_s19", 0 0, L_0x10769c098;  1 drivers
L_0x10769c050 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd5a5b70_0 .net/2u *"_s2", 31 0, L_0x10769c050;  1 drivers
v0x7fc8dd5a5c00_0 .net *"_s34", 31 0, L_0x7fc8dd5ab7c0;  1 drivers
v0x7fc8dd5a5c90_0 .net *"_s36", 29 0, L_0x7fc8dd5ab680;  1 drivers
L_0x10769c320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd5a5d20_0 .net *"_s38", 1 0, L_0x10769c320;  1 drivers
v0x7fc8dd5a5db0_0 .net *"_s42", 31 0, L_0x7fc8dd5abad0;  1 drivers
L_0x10769c368 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd5a5e40_0 .net *"_s45", 30 0, L_0x10769c368;  1 drivers
L_0x10769c3b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd5a5ed0_0 .net/2u *"_s46", 31 0, L_0x10769c3b0;  1 drivers
v0x7fc8dd5a5f70_0 .net *"_s48", 0 0, L_0x7fc8dd5abb70;  1 drivers
v0x7fc8dd5a6010_0 .net *"_s52", 31 0, L_0x7fc8dd5abdf0;  1 drivers
L_0x10769c3f8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd5a60c0_0 .net *"_s55", 30 0, L_0x10769c3f8;  1 drivers
L_0x10769c440 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd5a6170_0 .net/2u *"_s56", 31 0, L_0x10769c440;  1 drivers
v0x7fc8dd5a6220_0 .net *"_s58", 0 0, L_0x7fc8dd5abfa0;  1 drivers
v0x7fc8dd5a62c0_0 .net *"_s63", 0 0, L_0x7fc8dd5ac1c0;  1 drivers
v0x7fc8dd5a6370_0 .net *"_s65", 0 0, L_0x7fc8dd5ac2a0;  1 drivers
v0x7fc8dd5a6420_0 .net *"_s66", 31 0, L_0x7fc8dd5ac0e0;  1 drivers
v0x7fc8dd5a64d0_0 .net *"_s71", 0 0, L_0x7fc8dd5ac650;  1 drivers
v0x7fc8dd5a6580_0 .net *"_s73", 0 0, L_0x7fc8dd5ac730;  1 drivers
v0x7fc8dd5a6630_0 .net *"_s74", 31 0, L_0x7fc8dd5ac8a0;  1 drivers
v0x7fc8dd5a66e0_0 .net *"_s82", 0 0, L_0x7fc8dd5acbb0;  1 drivers
L_0x10769c488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd5a6780_0 .net/2u *"_s84", 0 0, L_0x10769c488;  1 drivers
L_0x10769c4d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd5a6830_0 .net/2u *"_s86", 0 0, L_0x10769c4d0;  1 drivers
v0x7fc8dd5a68e0_0 .net *"_s96", 31 0, L_0x7fc8dd5ad330;  1 drivers
L_0x10769c560 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd5a6990_0 .net *"_s99", 30 0, L_0x10769c560;  1 drivers
v0x7fc8dd5a6a40_0 .net "clock", 0 0, v0x7fc8dd5a70e0_0;  1 drivers
v0x7fc8dd5a6bd0_0 .net "forwardA", 1 0, L_0x7fc8dd5aed50;  1 drivers
v0x7fc8dd5a6c90_0 .net "forwardB", 1 0, L_0x7fc8dd5afb50;  1 drivers
v0x7fc8dd5a6d20_0 .net "forward_alu_final_in_A", 31 0, L_0x7fc8dd5ac4b0;  1 drivers
v0x7fc8dd5a6db0_0 .net "forward_alu_final_in_B", 31 0, L_0x7fc8dd5ac940;  1 drivers
v0x7fc8dd5a6e40_0 .net "pRegWrite", 0 0, L_0x10769c008;  1 drivers
v0x7fc8dd5a6ed0_0 .net "pipeClear", 3 0, L_0x7fc8dd5ae0d0;  1 drivers
v0x7fc8dd5a6f80_0 .net "pipeLock", 3 0, L_0x7fc8dd5adff0;  1 drivers
v0x7fc8dd5a7030_0 .net "reset", 0 0, v0x7fc8dd5a7220_0;  1 drivers
L_0x7fc8dd5a9710 .arith/sum 32, v0x7fc8dd5999b0_0, L_0x10769c050;
L_0x7fc8dd5a98c0 .part v0x7fc8dd5999b0_0, 2, 5;
L_0x7fc8dd5a9b00 .part v0x7fc8dd5a0b90_0, 26, 6;
L_0x7fc8dd5a9c20 .part v0x7fc8dd5a0b90_0, 6, 5;
L_0x7fc8dd5a9cc0 .concat [ 5 1 0 0], L_0x7fc8dd5a9c20, L_0x10769c098;
L_0x7fc8dd5a9e50 .part v0x7fc8dd5a0b90_0, 0, 6;
L_0x7fc8dd5a9fb0 .part v0x7fc8dd5a0b90_0, 21, 5;
L_0x7fc8dd5aa050 .part v0x7fc8dd5a0b90_0, 16, 5;
L_0x7fc8dd5aa0f0 .part v0x7fc8dd5a0b90_0, 11, 5;
L_0x7fc8dd5aa220 .part v0x7fc8dd5a0b90_0, 0, 16;
L_0x7fc8dd5ab680 .part v0x7fc8dd59f860_0, 0, 30;
L_0x7fc8dd5ab7c0 .concat [ 2 30 0 0], L_0x10769c320, L_0x7fc8dd5ab680;
L_0x7fc8dd5ab8e0 .arith/sum 32, v0x7fc8dd59f1f0_0, L_0x7fc8dd5ab7c0;
L_0x7fc8dd5abad0 .concat [ 1 31 0 0], v0x7fc8dd59e760_0, L_0x10769c368;
L_0x7fc8dd5abb70 .cmp/eq 32, L_0x7fc8dd5abad0, L_0x10769c3b0;
L_0x7fc8dd5abd10 .functor MUXZ 32, L_0x7fc8dd5ac940, v0x7fc8dd59f860_0, L_0x7fc8dd5abb70, C4<>;
L_0x7fc8dd5abdf0 .concat [ 1 31 0 0], v0x7fc8dd59f3a0_0, L_0x10769c3f8;
L_0x7fc8dd5abfa0 .cmp/eq 32, L_0x7fc8dd5abdf0, L_0x10769c440;
L_0x7fc8dd5ac040 .functor MUXZ 5, v0x7fc8dd59ff90_0, v0x7fc8dd5a0450_0, L_0x7fc8dd5abfa0, C4<>;
L_0x7fc8dd5ac1c0 .part L_0x7fc8dd5aed50, 1, 1;
L_0x7fc8dd5ac2a0 .part L_0x7fc8dd5aed50, 0, 1;
L_0x7fc8dd5ac0e0 .functor MUXZ 32, v0x7fc8dd59af70_0, L_0x7fc8dd5ad630, L_0x7fc8dd5ac2a0, C4<>;
L_0x7fc8dd5ac4b0 .functor MUXZ 32, v0x7fc8dd59fba0_0, L_0x7fc8dd5ac0e0, L_0x7fc8dd5ac1c0, C4<>;
L_0x7fc8dd5ac650 .part L_0x7fc8dd5afb50, 1, 1;
L_0x7fc8dd5ac730 .part L_0x7fc8dd5afb50, 0, 1;
L_0x7fc8dd5ac8a0 .functor MUXZ 32, v0x7fc8dd59af70_0, L_0x7fc8dd5ad630, L_0x7fc8dd5ac730, C4<>;
L_0x7fc8dd5ac940 .functor MUXZ 32, v0x7fc8dd59fd80_0, L_0x7fc8dd5ac8a0, L_0x7fc8dd5ac650, C4<>;
L_0x7fc8dd5acda0 .functor MUXZ 1, L_0x10769c4d0, L_0x10769c488, L_0x7fc8dd5acbb0, C4<>;
L_0x7fc8dd5ad0f0 .part v0x7fc8dd59af70_0, 0, 5;
L_0x7fc8dd5ad330 .concat [ 1 31 0 0], v0x7fc8dd5a2340_0, L_0x10769c560;
L_0x7fc8dd5ad410 .cmp/eq 32, L_0x7fc8dd5ad330, L_0x10769c5a8;
L_0x7fc8dd5ad630 .functor MUXZ 32, v0x7fc8dd5a1c20_0, v0x7fc8dd5a2190_0, L_0x7fc8dd5ad410, C4<>;
L_0x7fc8dd5ad710 .part L_0x7fc8dd5adff0, 0, 1;
L_0x7fc8dd5ad530 .part L_0x7fc8dd5adff0, 1, 1;
L_0x7fc8dd5ad900 .part L_0x7fc8dd5adff0, 2, 1;
L_0x7fc8dd5ad7f0 .part L_0x7fc8dd5adff0, 3, 1;
L_0x7fc8dd5adb80 .part L_0x7fc8dd5ae0d0, 0, 1;
L_0x7fc8dd5ada60 .part L_0x7fc8dd5ae0d0, 1, 1;
L_0x7fc8dd5add90 .part L_0x7fc8dd5ae0d0, 2, 1;
L_0x7fc8dd5adc60 .part L_0x7fc8dd5ae0d0, 3, 1;
S_0x7fc8dd57cc60 .scope module, "ALU" "Alu" 3 235, 4 3 0, S_0x7fc8dd54ed30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "AluResult";
    .port_info 1 /OUTPUT 1 "Zero";
    .port_info 2 /INPUT 32 "DataIn1";
    .port_info 3 /INPUT 32 "DataIn2";
    .port_info 4 /INPUT 5 "AluCtrl";
v0x7fc8dd54c850_0 .net "AluCtrl", 4 0, v0x7fc8dd59e530_0;  alias, 1 drivers
v0x7fc8dd5951d0_0 .var "AluResult", 31 0;
v0x7fc8dd595280_0 .net "DataIn1", 31 0, L_0x7fc8dd5ac4b0;  alias, 1 drivers
v0x7fc8dd595340_0 .net "DataIn2", 31 0, L_0x7fc8dd5abd10;  alias, 1 drivers
v0x7fc8dd5953f0_0 .var "Zero", 0 0;
v0x7fc8dd5954d0_0 .var "temp", 31 0;
E_0x7fc8dd587cf0 .event edge, v0x7fc8dd54c850_0, v0x7fc8dd595340_0, v0x7fc8dd595280_0;
S_0x7fc8dd595600 .scope module, "DMEM" "DMem" 3 268, 5 2 0, S_0x7fc8dd54ed30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 5 "DataAdr";
    .port_info 2 /INPUT 32 "DataIn";
    .port_info 3 /INPUT 1 "DMemW";
    .port_info 4 /INPUT 1 "DMemR";
    .port_info 5 /INPUT 1 "clk";
L_0x7fc8dd5ad040 .functor BUFZ 32, L_0x7fc8dd5ace80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc8dd595880 .array "DMem", 0 1023, 31 0;
v0x7fc8dd595930_0 .net "DMemR", 0 0, v0x7fc8dd59b650_0;  alias, 1 drivers
v0x7fc8dd5959d0_0 .net "DMemW", 0 0, v0x7fc8dd59bad0_0;  alias, 1 drivers
v0x7fc8dd595a80_0 .net "DataAdr", 4 0, L_0x7fc8dd5ad0f0;  1 drivers
v0x7fc8dd595b30_0 .net "DataIn", 31 0, v0x7fc8dd59b290_0;  alias, 1 drivers
v0x7fc8dd595c20_0 .net "DataOut", 31 0, L_0x7fc8dd5ad040;  alias, 1 drivers
v0x7fc8dd595cd0_0 .net *"_s0", 31 0, L_0x7fc8dd5ace80;  1 drivers
v0x7fc8dd595d80_0 .net *"_s2", 11 0, L_0x7fc8dd5acf20;  1 drivers
L_0x10769c518 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd595e30_0 .net *"_s5", 6 0, L_0x10769c518;  1 drivers
v0x7fc8dd595f40_0 .net "clk", 0 0, v0x7fc8dd5a70e0_0;  alias, 1 drivers
E_0x7fc8dd595850 .event posedge, v0x7fc8dd595f40_0;
L_0x7fc8dd5ace80 .array/port v0x7fc8dd595880, L_0x7fc8dd5acf20;
L_0x7fc8dd5acf20 .concat [ 5 7 0 0], L_0x7fc8dd5ad0f0, L_0x10769c518;
S_0x7fc8dd596070 .scope module, "ELOHIM" "Ctrl" 3 174, 6 5 0, S_0x7fc8dd54ed30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "jump";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "Branch";
    .port_info 3 /OUTPUT 1 "NBranch";
    .port_info 4 /OUTPUT 1 "MemR";
    .port_info 5 /OUTPUT 1 "Mem2R";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "RegW";
    .port_info 8 /OUTPUT 1 "Alusrc";
    .port_info 9 /OUTPUT 1 "AluShift";
    .port_info 10 /OUTPUT 2 "ExtOp";
    .port_info 11 /OUTPUT 5 "Aluctrl";
    .port_info 12 /INPUT 6 "OpCode";
    .port_info 13 /INPUT 6 "funct";
v0x7fc8dd5963f0_0 .var "AluShift", 0 0;
v0x7fc8dd596490_0 .var "Aluctrl", 4 0;
v0x7fc8dd596540_0 .var "Alusrc", 0 0;
v0x7fc8dd5965f0_0 .var "Branch", 0 0;
v0x7fc8dd596690_0 .var "ExtOp", 1 0;
v0x7fc8dd596780_0 .var "Mem2R", 0 0;
v0x7fc8dd596820_0 .var "MemR", 0 0;
v0x7fc8dd5968c0_0 .var "MemW", 0 0;
v0x7fc8dd596960_0 .var "NBranch", 0 0;
v0x7fc8dd596a70_0 .net "OpCode", 5 0, L_0x7fc8dd5a9b00;  alias, 1 drivers
v0x7fc8dd596b10_0 .var "RegDst", 0 0;
v0x7fc8dd596bb0_0 .var "RegW", 0 0;
v0x7fc8dd596c50_0 .net "funct", 5 0, L_0x7fc8dd5a9e50;  alias, 1 drivers
v0x7fc8dd596d00_0 .var "jump", 0 0;
E_0x7fc8dd56d8a0 .event edge, v0x7fc8dd596c50_0, v0x7fc8dd596a70_0;
S_0x7fc8dd596ef0 .scope module, "EXT" "Extender" 3 168, 7 2 0, S_0x7fc8dd54ed30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ExtOut";
    .port_info 1 /INPUT 16 "DataIn";
    .port_info 2 /INPUT 2 "ExtOp";
v0x7fc8dd597130_0 .net "DataIn", 15 0, L_0x7fc8dd5aa220;  alias, 1 drivers
v0x7fc8dd5971f0_0 .net "ExtOp", 1 0, v0x7fc8dd596690_0;  alias, 1 drivers
v0x7fc8dd597290_0 .var "ExtOut", 31 0;
E_0x7fc8dd597100 .event edge, v0x7fc8dd596690_0, v0x7fc8dd597130_0;
S_0x7fc8dd597340 .scope module, "FORWARD" "Forwarding" 3 320, 8 1 0, S_0x7fc8dd54ed30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EX_M_regWrite";
    .port_info 1 /INPUT 5 "EX_M_rd";
    .port_info 2 /INPUT 5 "ID_EX_rs";
    .port_info 3 /INPUT 5 "ID_EX_rt";
    .port_info 4 /INPUT 1 "M_WB_regWrite";
    .port_info 5 /INPUT 5 "M_WB_rd";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
L_0x7fc8dd5ae4b0 .functor AND 1, v0x7fc8dd59be50_0, L_0x7fc8dd5ae390, C4<1>, C4<1>;
L_0x7fc8dd5ae640 .functor AND 1, L_0x7fc8dd5ae4b0, L_0x7fc8dd5ae5a0, C4<1>, C4<1>;
L_0x7fc8dd5ae930 .functor AND 1, v0x7fc8dd5a2550_0, L_0x7fc8dd5ae810, C4<1>, C4<1>;
L_0x7fc8dd5aeb00 .functor AND 1, L_0x7fc8dd5ae930, L_0x7fc8dd5ae9e0, C4<1>, C4<1>;
L_0x7fc8dd5af220 .functor AND 1, v0x7fc8dd59be50_0, L_0x7fc8dd5acca0, C4<1>, C4<1>;
L_0x7fc8dd5af450 .functor AND 1, L_0x7fc8dd5af220, L_0x7fc8dd5af2d0, C4<1>, C4<1>;
L_0x7fc8dd5af7b0 .functor AND 1, v0x7fc8dd5a2550_0, L_0x7fc8dd5af660, C4<1>, C4<1>;
L_0x7fc8dd5af900 .functor AND 1, L_0x7fc8dd5af7b0, L_0x7fc8dd5af860, C4<1>, C4<1>;
v0x7fc8dd597640_0 .net "EX_M_rd", 4 0, v0x7fc8dd59b470_0;  alias, 1 drivers
v0x7fc8dd5976e0_0 .net "EX_M_regWrite", 0 0, v0x7fc8dd59be50_0;  alias, 1 drivers
v0x7fc8dd597780_0 .net "ID_EX_rs", 4 0, v0x7fc8dd5a01a0_0;  alias, 1 drivers
v0x7fc8dd597820_0 .net "ID_EX_rt", 4 0, v0x7fc8dd5a0450_0;  alias, 1 drivers
v0x7fc8dd5978d0_0 .net "M_WB_rd", 4 0, v0x7fc8dd5a1f10_0;  alias, 1 drivers
v0x7fc8dd5979c0_0 .net "M_WB_regWrite", 0 0, v0x7fc8dd5a2550_0;  alias, 1 drivers
v0x7fc8dd597a60_0 .net *"_s0", 31 0, L_0x7fc8dd5ae2f0;  1 drivers
v0x7fc8dd597b10_0 .net *"_s10", 0 0, L_0x7fc8dd5ae5a0;  1 drivers
v0x7fc8dd597bb0_0 .net *"_s12", 0 0, L_0x7fc8dd5ae640;  1 drivers
L_0x10769c7a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd597cc0_0 .net/2u *"_s14", 1 0, L_0x10769c7a0;  1 drivers
v0x7fc8dd597d60_0 .net *"_s16", 31 0, L_0x7fc8dd5ae730;  1 drivers
L_0x10769c7e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd597e10_0 .net *"_s19", 26 0, L_0x10769c7e8;  1 drivers
L_0x10769c830 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd597ec0_0 .net/2u *"_s20", 31 0, L_0x10769c830;  1 drivers
v0x7fc8dd597f70_0 .net *"_s22", 0 0, L_0x7fc8dd5ae810;  1 drivers
v0x7fc8dd598010_0 .net *"_s24", 0 0, L_0x7fc8dd5ae930;  1 drivers
v0x7fc8dd5980b0_0 .net *"_s26", 0 0, L_0x7fc8dd5ae9e0;  1 drivers
v0x7fc8dd598150_0 .net *"_s28", 0 0, L_0x7fc8dd5aeb00;  1 drivers
L_0x10769c710 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd5982e0_0 .net *"_s3", 26 0, L_0x10769c710;  1 drivers
L_0x10769c878 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd598370_0 .net/2u *"_s30", 1 0, L_0x10769c878;  1 drivers
L_0x10769c8c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd598410_0 .net/2u *"_s32", 1 0, L_0x10769c8c0;  1 drivers
v0x7fc8dd5984c0_0 .net *"_s34", 1 0, L_0x7fc8dd5aebb0;  1 drivers
v0x7fc8dd598570_0 .net *"_s38", 31 0, L_0x7fc8dd5aeef0;  1 drivers
L_0x10769c758 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd598620_0 .net/2u *"_s4", 31 0, L_0x10769c758;  1 drivers
L_0x10769c908 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd5986d0_0 .net *"_s41", 26 0, L_0x10769c908;  1 drivers
L_0x10769c950 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd598780_0 .net/2u *"_s42", 31 0, L_0x10769c950;  1 drivers
v0x7fc8dd598830_0 .net *"_s44", 0 0, L_0x7fc8dd5acca0;  1 drivers
v0x7fc8dd5988d0_0 .net *"_s46", 0 0, L_0x7fc8dd5af220;  1 drivers
v0x7fc8dd598970_0 .net *"_s48", 0 0, L_0x7fc8dd5af2d0;  1 drivers
v0x7fc8dd598a10_0 .net *"_s50", 0 0, L_0x7fc8dd5af450;  1 drivers
L_0x10769c998 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd598ab0_0 .net/2u *"_s52", 1 0, L_0x10769c998;  1 drivers
v0x7fc8dd598b60_0 .net *"_s54", 31 0, L_0x7fc8dd5af4c0;  1 drivers
L_0x10769c9e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd598c10_0 .net *"_s57", 26 0, L_0x10769c9e0;  1 drivers
L_0x10769ca28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd598cc0_0 .net/2u *"_s58", 31 0, L_0x10769ca28;  1 drivers
v0x7fc8dd598200_0 .net *"_s6", 0 0, L_0x7fc8dd5ae390;  1 drivers
v0x7fc8dd598f50_0 .net *"_s60", 0 0, L_0x7fc8dd5af660;  1 drivers
v0x7fc8dd598fe0_0 .net *"_s62", 0 0, L_0x7fc8dd5af7b0;  1 drivers
v0x7fc8dd599070_0 .net *"_s64", 0 0, L_0x7fc8dd5af860;  1 drivers
v0x7fc8dd599100_0 .net *"_s66", 0 0, L_0x7fc8dd5af900;  1 drivers
L_0x10769ca70 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd599190_0 .net/2u *"_s68", 1 0, L_0x10769ca70;  1 drivers
L_0x10769cab8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd599240_0 .net/2u *"_s70", 1 0, L_0x10769cab8;  1 drivers
v0x7fc8dd5992f0_0 .net *"_s72", 1 0, L_0x7fc8dd5af9b0;  1 drivers
v0x7fc8dd5993a0_0 .net *"_s8", 0 0, L_0x7fc8dd5ae4b0;  1 drivers
v0x7fc8dd599440_0 .net "forwardA", 1 0, L_0x7fc8dd5aed50;  alias, 1 drivers
v0x7fc8dd5994f0_0 .net "forwardB", 1 0, L_0x7fc8dd5afb50;  alias, 1 drivers
L_0x7fc8dd5ae2f0 .concat [ 5 27 0 0], v0x7fc8dd59b470_0, L_0x10769c710;
L_0x7fc8dd5ae390 .cmp/ne 32, L_0x7fc8dd5ae2f0, L_0x10769c758;
L_0x7fc8dd5ae5a0 .cmp/eq 5, v0x7fc8dd59b470_0, v0x7fc8dd5a01a0_0;
L_0x7fc8dd5ae730 .concat [ 5 27 0 0], v0x7fc8dd5a1f10_0, L_0x10769c7e8;
L_0x7fc8dd5ae810 .cmp/ne 32, L_0x7fc8dd5ae730, L_0x10769c830;
L_0x7fc8dd5ae9e0 .cmp/eq 5, v0x7fc8dd5a1f10_0, v0x7fc8dd5a01a0_0;
L_0x7fc8dd5aebb0 .functor MUXZ 2, L_0x10769c8c0, L_0x10769c878, L_0x7fc8dd5aeb00, C4<>;
L_0x7fc8dd5aed50 .functor MUXZ 2, L_0x7fc8dd5aebb0, L_0x10769c7a0, L_0x7fc8dd5ae640, C4<>;
L_0x7fc8dd5aeef0 .concat [ 5 27 0 0], v0x7fc8dd59b470_0, L_0x10769c908;
L_0x7fc8dd5acca0 .cmp/ne 32, L_0x7fc8dd5aeef0, L_0x10769c950;
L_0x7fc8dd5af2d0 .cmp/eq 5, v0x7fc8dd59b470_0, v0x7fc8dd5a0450_0;
L_0x7fc8dd5af4c0 .concat [ 5 27 0 0], v0x7fc8dd5a1f10_0, L_0x10769c9e0;
L_0x7fc8dd5af660 .cmp/ne 32, L_0x7fc8dd5af4c0, L_0x10769ca28;
L_0x7fc8dd5af860 .cmp/eq 5, v0x7fc8dd5a1f10_0, v0x7fc8dd5a0450_0;
L_0x7fc8dd5af9b0 .functor MUXZ 2, L_0x10769cab8, L_0x10769ca70, L_0x7fc8dd5af900, C4<>;
L_0x7fc8dd5afb50 .functor MUXZ 2, L_0x7fc8dd5af9b0, L_0x10769c998, L_0x7fc8dd5af450, C4<>;
S_0x7fc8dd599660 .scope module, "PC_UNIT" "PcUnit" 3 122, 9 2 0, S_0x7fc8dd54ed30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "PcReSet";
    .port_info 2 /INPUT 1 "PcSel";
    .port_info 3 /INPUT 32 "nextPC";
    .port_info 4 /INPUT 1 "Clk";
    .port_info 5 /INPUT 32 "branchAddr";
v0x7fc8dd5998f0_0 .net "Clk", 0 0, v0x7fc8dd5a70e0_0;  alias, 1 drivers
v0x7fc8dd5999b0_0 .var "PC", 31 0;
v0x7fc8dd599a40_0 .net "PcReSet", 0 0, v0x7fc8dd5a7220_0;  alias, 1 drivers
v0x7fc8dd599ad0_0 .net "PcSel", 0 0, L_0x7fc8dd5acda0;  alias, 1 drivers
v0x7fc8dd599b60_0 .net "branchAddr", 31 0, v0x7fc8dd59aca0_0;  alias, 1 drivers
v0x7fc8dd599c50_0 .net "nextPC", 31 0, L_0x7fc8dd5a9710;  alias, 1 drivers
v0x7fc8dd599d00_0 .var "realBranchAddr", 31 0;
E_0x7fc8dd599860 .event posedge, v0x7fc8dd599a40_0, v0x7fc8dd595f40_0;
E_0x7fc8dd5998b0 .event negedge, v0x7fc8dd595f40_0;
S_0x7fc8dd599e40 .scope module, "PIP_CTRL" "pipeline_ctrl" 3 311, 10 1 0, S_0x7fc8dd54ed30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "branch";
    .port_info 2 /OUTPUT 4 "pipeline_lock";
    .port_info 3 /OUTPUT 4 "pipeline_clear";
L_0x10769c5f0 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd59a060_0 .net/2u *"_s0", 3 0, L_0x10769c5f0;  1 drivers
L_0x10769c638 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd59a120_0 .net/2u *"_s2", 3 0, L_0x10769c638;  1 drivers
L_0x10769c680 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd59a1c0_0 .net/2u *"_s6", 3 0, L_0x10769c680;  1 drivers
L_0x10769c6c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd59a260_0 .net/2u *"_s8", 3 0, L_0x10769c6c8;  1 drivers
v0x7fc8dd59a310_0 .net "branch", 0 0, L_0x7fc8dd5acda0;  alias, 1 drivers
v0x7fc8dd59a3e0_0 .net "clock", 0 0, v0x7fc8dd5a70e0_0;  alias, 1 drivers
v0x7fc8dd59a4b0_0 .net "pipeline_clear", 3 0, L_0x7fc8dd5ae0d0;  alias, 1 drivers
v0x7fc8dd59a550_0 .net "pipeline_lock", 3 0, L_0x7fc8dd5adff0;  alias, 1 drivers
L_0x7fc8dd5adff0 .functor MUXZ 4, L_0x10769c638, L_0x10769c5f0, L_0x7fc8dd5acda0, C4<>;
L_0x7fc8dd5ae0d0 .delay 4 (50,50,50) L_0x7fc8dd5ae0d0/d;
L_0x7fc8dd5ae0d0/d .functor MUXZ 4, L_0x10769c6c8, L_0x10769c680, L_0x7fc8dd5acda0, C4<>;
S_0x7fc8dd59a640 .scope module, "P_EXMEM" "EXMEM" 3 244, 11 1 0, S_0x7fc8dd54ed30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Write";
    .port_info 3 /INPUT 32 "BPC_in";
    .port_info 4 /OUTPUT 32 "BPC_out";
    .port_info 5 /INPUT 5 "gprDes_in";
    .port_info 6 /OUTPUT 5 "gprDes_out";
    .port_info 7 /INPUT 32 "aluOut_in";
    .port_info 8 /OUTPUT 32 "aluOut_out";
    .port_info 9 /INPUT 32 "gprB_in";
    .port_info 10 /OUTPUT 32 "gprB_out";
    .port_info 11 /INPUT 1 "zero_in";
    .port_info 12 /OUTPUT 1 "zero_out";
    .port_info 13 /INPUT 1 "pcSel_in";
    .port_info 14 /OUTPUT 1 "pcSel_out";
    .port_info 15 /INPUT 1 "memR_in";
    .port_info 16 /OUTPUT 1 "memR_out";
    .port_info 17 /INPUT 1 "memW_in";
    .port_info 18 /OUTPUT 1 "memW_out";
    .port_info 19 /INPUT 1 "regW_in";
    .port_info 20 /OUTPUT 1 "regW_out";
    .port_info 21 /INPUT 1 "memToR_in";
    .port_info 22 /OUTPUT 1 "memToR_out";
v0x7fc8dd59ab40_0 .net "BPC_in", 31 0, L_0x7fc8dd5ab8e0;  alias, 1 drivers
v0x7fc8dd59ac00_0 .var "BPC_mid", 31 0;
v0x7fc8dd59aca0_0 .var "BPC_out", 31 0;
v0x7fc8dd59ad70_0 .net "Write", 0 0, L_0x7fc8dd5acac0;  1 drivers
v0x7fc8dd59ae00_0 .net "aluOut_in", 31 0, v0x7fc8dd5951d0_0;  alias, 1 drivers
v0x7fc8dd59aed0_0 .var "aluOut_mid", 31 0;
v0x7fc8dd59af70_0 .var "aluOut_out", 31 0;
v0x7fc8dd59b020_0 .net "clk", 0 0, v0x7fc8dd5a70e0_0;  alias, 1 drivers
v0x7fc8dd59b0b0_0 .net "gprB_in", 31 0, v0x7fc8dd59fd80_0;  alias, 1 drivers
v0x7fc8dd59b1e0_0 .var "gprB_mid", 31 0;
v0x7fc8dd59b290_0 .var "gprB_out", 31 0;
v0x7fc8dd59b350_0 .net "gprDes_in", 4 0, L_0x7fc8dd5ac040;  alias, 1 drivers
v0x7fc8dd59b3e0_0 .var "gprDes_mid", 4 0;
v0x7fc8dd59b470_0 .var "gprDes_out", 4 0;
v0x7fc8dd59b520_0 .net "memR_in", 0 0, v0x7fc8dd59eb60_0;  alias, 1 drivers
v0x7fc8dd59b5b0_0 .var "memR_mid", 0 0;
v0x7fc8dd59b650_0 .var "memR_out", 0 0;
v0x7fc8dd59b800_0 .net "memToR_in", 0 0, v0x7fc8dd59ed30_0;  alias, 1 drivers
v0x7fc8dd59b890_0 .var "memToR_mid", 0 0;
v0x7fc8dd59b920_0 .var "memToR_out", 0 0;
v0x7fc8dd59b9b0_0 .net "memW_in", 0 0, v0x7fc8dd59f020_0;  alias, 1 drivers
v0x7fc8dd59ba40_0 .var "memW_mid", 0 0;
v0x7fc8dd59bad0_0 .var "memW_out", 0 0;
v0x7fc8dd59bb60_0 .net "pcSel_in", 0 0, v0x7fc8dd59e910_0;  alias, 1 drivers
v0x7fc8dd59bbf0_0 .var "pcSel_mid", 0 0;
v0x7fc8dd59bc80_0 .var "pcSel_out", 0 0;
v0x7fc8dd59bd10_0 .net "regW_in", 0 0, v0x7fc8dd59f550_0;  alias, 1 drivers
v0x7fc8dd59bdb0_0 .var "regW_mid", 0 0;
v0x7fc8dd59be50_0 .var "regW_out", 0 0;
v0x7fc8dd59bf00_0 .net "rst", 0 0, L_0x7fc8dd5ac810;  1 drivers
v0x7fc8dd59bf90_0 .net "zero_in", 0 0, v0x7fc8dd5953f0_0;  alias, 1 drivers
v0x7fc8dd59c040_0 .var "zero_mid", 0 0;
v0x7fc8dd59c0d0_0 .var "zero_out", 0 0;
E_0x7fc8dd59aaf0 .event posedge, v0x7fc8dd59bf00_0, v0x7fc8dd595f40_0;
S_0x7fc8dd59c4a0 .scope module, "P_GPR" "GPR" 3 157, 12 2 0, S_0x7fc8dd54ed30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut1";
    .port_info 1 /OUTPUT 32 "DataOut2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 32 "WData";
    .port_info 4 /INPUT 1 "WE";
    .port_info 5 /INPUT 5 "WeSel";
    .port_info 6 /INPUT 5 "ReSel1";
    .port_info 7 /INPUT 5 "ReSel2";
L_0x7fc8dd5aa4e0 .functor AND 1, v0x7fc8dd5a2550_0, L_0x7fc8dd5aa3c0, C4<1>, C4<1>;
L_0x7fc8dd5aadd0 .functor AND 1, v0x7fc8dd5a2550_0, L_0x7fc8dd5aacb0, C4<1>, C4<1>;
v0x7fc8dd59c6e0_0 .net "DataOut1", 31 0, L_0x7fc8dd5aab10;  alias, 1 drivers
v0x7fc8dd59c7a0_0 .net "DataOut2", 31 0, L_0x7fc8dd5ab400;  alias, 1 drivers
v0x7fc8dd59c850 .array "Gpr", 0 31, 31 0;
v0x7fc8dd59c900_0 .net "ReSel1", 4 0, L_0x7fc8dd5a9fb0;  alias, 1 drivers
v0x7fc8dd59c9b0_0 .net "ReSel2", 4 0, L_0x7fc8dd5aa050;  alias, 1 drivers
v0x7fc8dd59caa0_0 .net "WData", 31 0, L_0x7fc8dd5ad630;  alias, 1 drivers
v0x7fc8dd59cb50_0 .net "WE", 0 0, v0x7fc8dd5a2550_0;  alias, 1 drivers
v0x7fc8dd59cbe0_0 .net "WeSel", 4 0, v0x7fc8dd5a1f10_0;  alias, 1 drivers
v0x7fc8dd59cc90_0 .net *"_s0", 0 0, L_0x7fc8dd5aa3c0;  1 drivers
v0x7fc8dd59cda0_0 .net *"_s10", 0 0, L_0x7fc8dd5aa670;  1 drivers
L_0x10769c170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd59ce40_0 .net/2u *"_s12", 31 0, L_0x10769c170;  1 drivers
v0x7fc8dd59cef0_0 .net *"_s14", 31 0, L_0x7fc8dd5aa790;  1 drivers
v0x7fc8dd59cfa0_0 .net *"_s16", 6 0, L_0x7fc8dd5aa870;  1 drivers
L_0x10769c1b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd59d050_0 .net *"_s19", 1 0, L_0x10769c1b8;  1 drivers
v0x7fc8dd59d100_0 .net *"_s2", 0 0, L_0x7fc8dd5aa4e0;  1 drivers
v0x7fc8dd59d1a0_0 .net *"_s20", 31 0, L_0x7fc8dd5aa9b0;  1 drivers
v0x7fc8dd59d250_0 .net *"_s24", 0 0, L_0x7fc8dd5aacb0;  1 drivers
v0x7fc8dd59d3e0_0 .net *"_s26", 0 0, L_0x7fc8dd5aadd0;  1 drivers
v0x7fc8dd59d470_0 .net *"_s28", 31 0, L_0x7fc8dd5aae40;  1 drivers
L_0x10769c200 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd59d500_0 .net *"_s31", 26 0, L_0x10769c200;  1 drivers
L_0x10769c248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd59d5b0_0 .net/2u *"_s32", 31 0, L_0x10769c248;  1 drivers
v0x7fc8dd59d660_0 .net *"_s34", 0 0, L_0x7fc8dd5aafb0;  1 drivers
L_0x10769c290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd59d700_0 .net/2u *"_s36", 31 0, L_0x10769c290;  1 drivers
v0x7fc8dd59d7b0_0 .net *"_s38", 31 0, L_0x7fc8dd5ab050;  1 drivers
v0x7fc8dd59d860_0 .net *"_s4", 31 0, L_0x7fc8dd5aa5d0;  1 drivers
v0x7fc8dd59d910_0 .net *"_s40", 6 0, L_0x7fc8dd5ab150;  1 drivers
L_0x10769c2d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd59d9c0_0 .net *"_s43", 1 0, L_0x10769c2d8;  1 drivers
v0x7fc8dd59da70_0 .net *"_s44", 31 0, L_0x7fc8dd5ab270;  1 drivers
L_0x10769c0e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd59db20_0 .net *"_s7", 26 0, L_0x10769c0e0;  1 drivers
L_0x10769c128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc8dd59dbd0_0 .net/2u *"_s8", 31 0, L_0x10769c128;  1 drivers
v0x7fc8dd59dc80_0 .net "clk", 0 0, v0x7fc8dd5a70e0_0;  alias, 1 drivers
L_0x7fc8dd5aa3c0 .cmp/eq 5, L_0x7fc8dd5a9fb0, v0x7fc8dd5a1f10_0;
L_0x7fc8dd5aa5d0 .concat [ 5 27 0 0], L_0x7fc8dd5a9fb0, L_0x10769c0e0;
L_0x7fc8dd5aa670 .cmp/eq 32, L_0x7fc8dd5aa5d0, L_0x10769c128;
L_0x7fc8dd5aa790 .array/port v0x7fc8dd59c850, L_0x7fc8dd5aa870;
L_0x7fc8dd5aa870 .concat [ 5 2 0 0], L_0x7fc8dd5a9fb0, L_0x10769c1b8;
L_0x7fc8dd5aa9b0 .functor MUXZ 32, L_0x7fc8dd5aa790, L_0x10769c170, L_0x7fc8dd5aa670, C4<>;
L_0x7fc8dd5aab10 .functor MUXZ 32, L_0x7fc8dd5aa9b0, L_0x7fc8dd5ad630, L_0x7fc8dd5aa4e0, C4<>;
L_0x7fc8dd5aacb0 .cmp/eq 5, L_0x7fc8dd5aa050, v0x7fc8dd5a1f10_0;
L_0x7fc8dd5aae40 .concat [ 5 27 0 0], L_0x7fc8dd5aa050, L_0x10769c200;
L_0x7fc8dd5aafb0 .cmp/eq 32, L_0x7fc8dd5aae40, L_0x10769c248;
L_0x7fc8dd5ab050 .array/port v0x7fc8dd59c850, L_0x7fc8dd5ab150;
L_0x7fc8dd5ab150 .concat [ 5 2 0 0], L_0x7fc8dd5aa050, L_0x10769c2d8;
L_0x7fc8dd5ab270 .functor MUXZ 32, L_0x7fc8dd5ab050, L_0x10769c290, L_0x7fc8dd5aafb0, C4<>;
L_0x7fc8dd5ab400 .functor MUXZ 32, L_0x7fc8dd5ab270, L_0x7fc8dd5ad630, L_0x7fc8dd5aadd0, C4<>;
S_0x7fc8dd59dd90 .scope module, "P_IDEX" "IDEX" 3 191, 13 1 0, S_0x7fc8dd54ed30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Write";
    .port_info 3 /INPUT 32 "PC_in";
    .port_info 4 /OUTPUT 32 "PC_out";
    .port_info 5 /INPUT 5 "rd_in";
    .port_info 6 /OUTPUT 5 "rd_out";
    .port_info 7 /INPUT 5 "rt_in";
    .port_info 8 /OUTPUT 5 "rt_out";
    .port_info 9 /INPUT 5 "rs_in";
    .port_info 10 /OUTPUT 5 "rs_out";
    .port_info 11 /INPUT 32 "ext_in";
    .port_info 12 /OUTPUT 32 "ext_out";
    .port_info 13 /INPUT 32 "gprA_in";
    .port_info 14 /OUTPUT 32 "gprA_out";
    .port_info 15 /INPUT 32 "gprB_in";
    .port_info 16 /OUTPUT 32 "gprB_out";
    .port_info 17 /INPUT 1 "RegDst_in";
    .port_info 18 /OUTPUT 1 "RegDst_out";
    .port_info 19 /INPUT 5 "ALUop_in";
    .port_info 20 /OUTPUT 5 "ALUop_out";
    .port_info 21 /INPUT 1 "ALUsrc_in";
    .port_info 22 /OUTPUT 1 "ALUsrc_out";
    .port_info 23 /INPUT 1 "Branch_in";
    .port_info 24 /OUTPUT 1 "Branch_out";
    .port_info 25 /INPUT 1 "Mwrite_in";
    .port_info 26 /OUTPUT 1 "Mwrite_out";
    .port_info 27 /INPUT 1 "Mread_in";
    .port_info 28 /OUTPUT 1 "Mread_out";
    .port_info 29 /INPUT 1 "RegWrite_in";
    .port_info 30 /OUTPUT 1 "RegWrite_out";
    .port_info 31 /INPUT 1 "MtoR_in";
    .port_info 32 /OUTPUT 1 "MtoR_out";
v0x7fc8dd59e3d0_0 .net "ALUop_in", 4 0, v0x7fc8dd596490_0;  alias, 1 drivers
v0x7fc8dd59e4a0_0 .var "ALUop_mid", 4 0;
v0x7fc8dd59e530_0 .var "ALUop_out", 4 0;
v0x7fc8dd59e5e0_0 .net "ALUsrc_in", 0 0, v0x7fc8dd596540_0;  alias, 1 drivers
v0x7fc8dd59e690_0 .var "ALUsrc_mid", 0 0;
v0x7fc8dd59e760_0 .var "ALUsrc_out", 0 0;
v0x7fc8dd59e7f0_0 .net "Branch_in", 0 0, v0x7fc8dd5965f0_0;  alias, 1 drivers
v0x7fc8dd59e880_0 .var "Branch_mid", 0 0;
v0x7fc8dd59e910_0 .var "Branch_out", 0 0;
v0x7fc8dd59ea40_0 .net "Mread_in", 0 0, v0x7fc8dd596820_0;  alias, 1 drivers
v0x7fc8dd59ead0_0 .var "Mread_mid", 0 0;
v0x7fc8dd59eb60_0 .var "Mread_out", 0 0;
v0x7fc8dd59ebf0_0 .net "MtoR_in", 0 0, v0x7fc8dd596780_0;  alias, 1 drivers
v0x7fc8dd59eca0_0 .var "MtoR_mid", 0 0;
v0x7fc8dd59ed30_0 .var "MtoR_out", 0 0;
v0x7fc8dd59ede0_0 .net "Mwrite_in", 0 0, v0x7fc8dd5968c0_0;  alias, 1 drivers
v0x7fc8dd59ee90_0 .var "Mwrite_mid", 0 0;
v0x7fc8dd59f020_0 .var "Mwrite_out", 0 0;
v0x7fc8dd59f0d0_0 .net "PC_in", 31 0, v0x7fc8dd5a0df0_0;  alias, 1 drivers
v0x7fc8dd59f160_0 .var "PC_mid", 31 0;
v0x7fc8dd59f1f0_0 .var "PC_out", 31 0;
v0x7fc8dd59f280_0 .net "RegDst_in", 0 0, v0x7fc8dd596b10_0;  alias, 1 drivers
v0x7fc8dd59f310_0 .var "RegDst_mid", 0 0;
v0x7fc8dd59f3a0_0 .var "RegDst_out", 0 0;
v0x7fc8dd59f430_0 .net "RegWrite_in", 0 0, v0x7fc8dd596bb0_0;  alias, 1 drivers
v0x7fc8dd59f4c0_0 .var "RegWrite_mid", 0 0;
v0x7fc8dd59f550_0 .var "RegWrite_out", 0 0;
v0x7fc8dd59f5e0_0 .net "Write", 0 0, L_0x7fc8dd5ab610;  1 drivers
v0x7fc8dd59f670_0 .net "clk", 0 0, v0x7fc8dd5a70e0_0;  alias, 1 drivers
v0x7fc8dd59f700_0 .net "ext_in", 31 0, v0x7fc8dd597290_0;  alias, 1 drivers
v0x7fc8dd59f7c0_0 .var "ext_mid", 31 0;
v0x7fc8dd59f860_0 .var "ext_out", 31 0;
v0x7fc8dd59f910_0 .net "gprA_in", 31 0, L_0x7fc8dd5aab10;  alias, 1 drivers
v0x7fc8dd59ef50_0 .var "gprA_mid", 31 0;
v0x7fc8dd59fba0_0 .var "gprA_out", 31 0;
v0x7fc8dd59fc30_0 .net "gprB_in", 31 0, L_0x7fc8dd5ab400;  alias, 1 drivers
v0x7fc8dd59fce0_0 .var "gprB_mid", 31 0;
v0x7fc8dd59fd80_0 .var "gprB_out", 31 0;
v0x7fc8dd59fe40_0 .net "rd_in", 4 0, L_0x7fc8dd5aa0f0;  alias, 1 drivers
v0x7fc8dd59fee0_0 .var "rd_mid", 4 0;
v0x7fc8dd59ff90_0 .var "rd_out", 4 0;
v0x7fc8dd5a0040_0 .net "rs_in", 4 0, L_0x7fc8dd5a9fb0;  alias, 1 drivers
v0x7fc8dd5a0100_0 .var "rs_mid", 4 0;
v0x7fc8dd5a01a0_0 .var "rs_out", 4 0;
v0x7fc8dd5a0260_0 .net "rst", 0 0, L_0x7fc8dd5ab520;  1 drivers
v0x7fc8dd5a02f0_0 .net "rt_in", 4 0, L_0x7fc8dd5aa050;  alias, 1 drivers
v0x7fc8dd5a03b0_0 .var "rt_mid", 4 0;
v0x7fc8dd5a0450_0 .var "rt_out", 4 0;
E_0x7fc8dd59e380 .event posedge, v0x7fc8dd5a0260_0, v0x7fc8dd595f40_0;
S_0x7fc8dd5a0820 .scope module, "P_IFID" "IFID" 3 138, 14 1 0, S_0x7fc8dd54ed30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Write";
    .port_info 3 /INPUT 32 "PC_in";
    .port_info 4 /OUTPUT 32 "PC_out";
    .port_info 5 /INPUT 32 "IR_in";
    .port_info 6 /OUTPUT 32 "IR_out";
    .port_info 7 /NODIR 0 "";
v0x7fc8dd5a0a50_0 .net "IR_in", 31 0, L_0x7fc8dd5a9850;  alias, 1 drivers
v0x7fc8dd5a0ae0_0 .var "IR_mid", 31 0;
v0x7fc8dd5a0b90_0 .var "IR_out", 31 0;
v0x7fc8dd5a0c50_0 .net "PC_in", 31 0, L_0x7fc8dd5a9710;  alias, 1 drivers
v0x7fc8dd5a0d10_0 .var "PC_mid", 31 0;
v0x7fc8dd5a0df0_0 .var "PC_out", 31 0;
v0x7fc8dd5a0e90_0 .net "Write", 0 0, L_0x7fc8dd5a9a10;  1 drivers
v0x7fc8dd5a0f20_0 .net "clk", 0 0, v0x7fc8dd5a70e0_0;  alias, 1 drivers
v0x7fc8dd5a0fb0_0 .net "rst", 0 0, L_0x7fc8dd5a9960;  1 drivers
E_0x7fc8dd59dfe0 .event posedge, v0x7fc8dd5a0fb0_0, v0x7fc8dd595f40_0;
S_0x7fc8dd5a1140 .scope module, "P_IM" "IM" 3 133, 15 3 0, S_0x7fc8dd54ed30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "OpCode";
    .port_info 1 /INPUT 5 "ImAdress";
L_0x7fc8dd5a9850 .functor BUFZ 32, v0x7fc8dd5a1590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc8dd5a1390 .array "IMem", 0 1024, 31 0;
v0x7fc8dd5a1440_0 .net "ImAdress", 4 0, L_0x7fc8dd5a98c0;  1 drivers
v0x7fc8dd5a14e0_0 .net "OpCode", 31 0, L_0x7fc8dd5a9850;  alias, 1 drivers
v0x7fc8dd5a1590_0 .var "Opcode", 31 0;
E_0x7fc8dd5a1340 .event edge, v0x7fc8dd5a1440_0;
S_0x7fc8dd5a1650 .scope module, "P_MEMWB" "MEMWB" 3 277, 16 1 0, S_0x7fc8dd54ed30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Write";
    .port_info 3 /INPUT 5 "gprDes_in";
    .port_info 4 /OUTPUT 5 "gprDes_out";
    .port_info 5 /INPUT 32 "aluOut_in";
    .port_info 6 /OUTPUT 32 "aluOut_out";
    .port_info 7 /INPUT 32 "memOut_in";
    .port_info 8 /OUTPUT 32 "memOut_out";
    .port_info 9 /INPUT 1 "regW_in";
    .port_info 10 /OUTPUT 1 "regW_out";
    .port_info 11 /INPUT 1 "memToR_in";
    .port_info 12 /OUTPUT 1 "memToR_out";
v0x7fc8dd5a1a00_0 .net "Write", 0 0, L_0x7fc8dd5ac9e0;  1 drivers
v0x7fc8dd5a1ab0_0 .net "aluOut_in", 31 0, v0x7fc8dd59af70_0;  alias, 1 drivers
v0x7fc8dd5a1b70_0 .var "aluOut_mid", 31 0;
v0x7fc8dd5a1c20_0 .var "aluOut_out", 31 0;
v0x7fc8dd5a1cd0_0 .net "clk", 0 0, v0x7fc8dd5a70e0_0;  alias, 1 drivers
v0x7fc8dd5a1da0_0 .net "gprDes_in", 4 0, v0x7fc8dd59b470_0;  alias, 1 drivers
v0x7fc8dd5a1e80_0 .var "gprDes_mid", 4 0;
v0x7fc8dd5a1f10_0 .var "gprDes_out", 4 0;
v0x7fc8dd5a1ff0_0 .net "memOut_in", 31 0, L_0x7fc8dd5ad040;  alias, 1 drivers
v0x7fc8dd5a2100_0 .var "memOut_mid", 31 0;
v0x7fc8dd5a2190_0 .var "memOut_out", 31 0;
v0x7fc8dd5a2220_0 .net "memToR_in", 0 0, v0x7fc8dd59b920_0;  alias, 1 drivers
v0x7fc8dd5a22b0_0 .var "memToR_mid", 0 0;
v0x7fc8dd5a2340_0 .var "memToR_out", 0 0;
v0x7fc8dd5a23e0_0 .net "regW_in", 0 0, v0x7fc8dd59be50_0;  alias, 1 drivers
v0x7fc8dd5a24b0_0 .var "regW_mid", 0 0;
v0x7fc8dd5a2550_0 .var "regW_out", 0 0;
v0x7fc8dd5a2720_0 .net "rst", 0 0, L_0x7fc8dd5ad2c0;  1 drivers
E_0x7fc8dd5a19c0 .event posedge, v0x7fc8dd5a2720_0, v0x7fc8dd595f40_0;
S_0x7fc8dd57bfb0 .scope module, "mux16" "mux16" 17 71;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 8 "d4";
    .port_info 5 /INPUT 8 "d5";
    .port_info 6 /INPUT 8 "d6";
    .port_info 7 /INPUT 8 "d7";
    .port_info 8 /INPUT 8 "d8";
    .port_info 9 /INPUT 8 "d9";
    .port_info 10 /INPUT 8 "d10";
    .port_info 11 /INPUT 8 "d11";
    .port_info 12 /INPUT 8 "d12";
    .port_info 13 /INPUT 8 "d13";
    .port_info 14 /INPUT 8 "d14";
    .port_info 15 /INPUT 8 "d15";
    .port_info 16 /INPUT 4 "s";
    .port_info 17 /OUTPUT 8 "y";
P_0x7fc8dd5367a0 .param/l "WIDTH" 0 17 71, +C4<00000000000000000000000000001000>;
L_0x7fc8dd5afcf0 .functor BUFZ 8, v0x7fc8dd5a8190_0, C4<00000000>, C4<00000000>, C4<00000000>;
o0x10766e268 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a73d0_0 .net "d0", 7 0, o0x10766e268;  0 drivers
o0x10766e298 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a7490_0 .net "d1", 7 0, o0x10766e298;  0 drivers
o0x10766e2c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a7530_0 .net "d10", 7 0, o0x10766e2c8;  0 drivers
o0x10766e2f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a75e0_0 .net "d11", 7 0, o0x10766e2f8;  0 drivers
o0x10766e328 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a7690_0 .net "d12", 7 0, o0x10766e328;  0 drivers
o0x10766e358 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a7780_0 .net "d13", 7 0, o0x10766e358;  0 drivers
o0x10766e388 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a7830_0 .net "d14", 7 0, o0x10766e388;  0 drivers
o0x10766e3b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a78e0_0 .net "d15", 7 0, o0x10766e3b8;  0 drivers
o0x10766e3e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a7990_0 .net "d2", 7 0, o0x10766e3e8;  0 drivers
o0x10766e418 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a7aa0_0 .net "d3", 7 0, o0x10766e418;  0 drivers
o0x10766e448 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a7b50_0 .net "d4", 7 0, o0x10766e448;  0 drivers
o0x10766e478 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a7c00_0 .net "d5", 7 0, o0x10766e478;  0 drivers
o0x10766e4a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a7cb0_0 .net "d6", 7 0, o0x10766e4a8;  0 drivers
o0x10766e4d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a7d60_0 .net "d7", 7 0, o0x10766e4d8;  0 drivers
o0x10766e508 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a7e10_0 .net "d8", 7 0, o0x10766e508;  0 drivers
o0x10766e538 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a7ec0_0 .net "d9", 7 0, o0x10766e538;  0 drivers
o0x10766e568 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fc8dd5a7f70_0 .net "s", 3 0, o0x10766e568;  0 drivers
v0x7fc8dd5a8100_0 .net "y", 7 0, L_0x7fc8dd5afcf0;  1 drivers
v0x7fc8dd5a8190_0 .var "y_r", 7 0;
E_0x7fc8dd5a7310/0 .event edge, v0x7fc8dd5a7f70_0, v0x7fc8dd5a73d0_0, v0x7fc8dd5a7490_0, v0x7fc8dd5a7990_0;
E_0x7fc8dd5a7310/1 .event edge, v0x7fc8dd5a7aa0_0, v0x7fc8dd5a7b50_0, v0x7fc8dd5a7c00_0, v0x7fc8dd5a7cb0_0;
E_0x7fc8dd5a7310/2 .event edge, v0x7fc8dd5a7d60_0, v0x7fc8dd5a7e10_0, v0x7fc8dd5a7ec0_0, v0x7fc8dd5a7530_0;
E_0x7fc8dd5a7310/3 .event edge, v0x7fc8dd5a75e0_0, v0x7fc8dd5a7690_0, v0x7fc8dd5a7780_0, v0x7fc8dd5a7830_0;
E_0x7fc8dd5a7310/4 .event edge, v0x7fc8dd5a78e0_0;
E_0x7fc8dd5a7310 .event/or E_0x7fc8dd5a7310/0, E_0x7fc8dd5a7310/1, E_0x7fc8dd5a7310/2, E_0x7fc8dd5a7310/3, E_0x7fc8dd5a7310/4;
S_0x7fc8dd57ae90 .scope module, "mux2" "mux2" 17 2;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0x7fc8dd5204b0 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000001000>;
o0x10766ea18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x10769cb00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fc8dd5afd60 .functor XNOR 1, o0x10766ea18, L_0x10769cb00, C4<0>, C4<0>;
v0x7fc8dd563660_0 .net/2u *"_s0", 0 0, L_0x10769cb00;  1 drivers
v0x7fc8dd5a83f0_0 .net *"_s2", 0 0, L_0x7fc8dd5afd60;  1 drivers
o0x10766e9b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a8480_0 .net "d0", 7 0, o0x10766e9b8;  0 drivers
o0x10766e9e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a8510_0 .net "d1", 7 0, o0x10766e9e8;  0 drivers
v0x7fc8dd5a85b0_0 .net "s", 0 0, o0x10766ea18;  0 drivers
v0x7fc8dd5a8690_0 .net "y", 7 0, L_0x7fc8dd5afe10;  1 drivers
L_0x7fc8dd5afe10 .functor MUXZ 8, o0x10766e9b8, o0x10766e9e8, L_0x7fc8dd5afd60, C4<>;
S_0x7fc8dd58a670 .scope module, "mux4" "mux4" 17 15;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_0x7fc8dd518620 .param/l "WIDTH" 0 17 15, +C4<00000000000000000000000000001000>;
L_0x7fc8dd5afef0 .functor BUFZ 8, v0x7fc8dd5a8c50_0, C4<00000000>, C4<00000000>, C4<00000000>;
o0x10766eb38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a87f0_0 .net "d0", 7 0, o0x10766eb38;  0 drivers
o0x10766eb68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a88b0_0 .net "d1", 7 0, o0x10766eb68;  0 drivers
o0x10766eb98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a8950_0 .net "d2", 7 0, o0x10766eb98;  0 drivers
o0x10766ebc8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a8a00_0 .net "d3", 7 0, o0x10766ebc8;  0 drivers
o0x10766ebf8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fc8dd5a8ab0_0 .net "s", 1 0, o0x10766ebf8;  0 drivers
v0x7fc8dd5a8ba0_0 .net "y", 7 0, L_0x7fc8dd5afef0;  1 drivers
v0x7fc8dd5a8c50_0 .var "y_r", 7 0;
E_0x7fc8dd5a8780/0 .event edge, v0x7fc8dd5a8ab0_0, v0x7fc8dd5a87f0_0, v0x7fc8dd5a88b0_0, v0x7fc8dd5a8950_0;
E_0x7fc8dd5a8780/1 .event edge, v0x7fc8dd5a8a00_0;
E_0x7fc8dd5a8780 .event/or E_0x7fc8dd5a8780/0, E_0x7fc8dd5a8780/1;
S_0x7fc8dd577370 .scope module, "mux8" "mux8" 17 40;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 8 "d4";
    .port_info 5 /INPUT 8 "d5";
    .port_info 6 /INPUT 8 "d6";
    .port_info 7 /INPUT 8 "d7";
    .port_info 8 /INPUT 3 "s";
    .port_info 9 /OUTPUT 8 "y";
P_0x7fc8dd51dee0 .param/l "WIDTH" 0 17 40, +C4<00000000000000000000000000001000>;
L_0x7fc8dd5aff60 .functor BUFZ 8, v0x7fc8dd5a9570_0, C4<00000000>, C4<00000000>, C4<00000000>;
o0x10766eda8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a8de0_0 .net "d0", 7 0, o0x10766eda8;  0 drivers
o0x10766edd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a8e90_0 .net "d1", 7 0, o0x10766edd8;  0 drivers
o0x10766ee08 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a8f40_0 .net "d2", 7 0, o0x10766ee08;  0 drivers
o0x10766ee38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a9000_0 .net "d3", 7 0, o0x10766ee38;  0 drivers
o0x10766ee68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a90b0_0 .net "d4", 7 0, o0x10766ee68;  0 drivers
o0x10766ee98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a91a0_0 .net "d5", 7 0, o0x10766ee98;  0 drivers
o0x10766eec8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a9250_0 .net "d6", 7 0, o0x10766eec8;  0 drivers
o0x10766eef8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc8dd5a9300_0 .net "d7", 7 0, o0x10766eef8;  0 drivers
o0x10766ef28 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fc8dd5a93b0_0 .net "s", 2 0, o0x10766ef28;  0 drivers
v0x7fc8dd5a94c0_0 .net "y", 7 0, L_0x7fc8dd5aff60;  1 drivers
v0x7fc8dd5a9570_0 .var "y_r", 7 0;
E_0x7fc8dd54c1c0/0 .event edge, v0x7fc8dd5a93b0_0, v0x7fc8dd5a8de0_0, v0x7fc8dd5a8e90_0, v0x7fc8dd5a8f40_0;
E_0x7fc8dd54c1c0/1 .event edge, v0x7fc8dd5a9000_0, v0x7fc8dd5a90b0_0, v0x7fc8dd5a91a0_0, v0x7fc8dd5a9250_0;
E_0x7fc8dd54c1c0/2 .event edge, v0x7fc8dd5a9300_0;
E_0x7fc8dd54c1c0 .event/or E_0x7fc8dd54c1c0/0, E_0x7fc8dd54c1c0/1, E_0x7fc8dd54c1c0/2;
    .scope S_0x7fc8dd599660;
T_0 ;
    %wait E_0x7fc8dd5998b0;
    %load/vec4 v0x7fc8dd599b60_0;
    %store/vec4 v0x7fc8dd599d00_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fc8dd599660;
T_1 ;
    %wait E_0x7fc8dd599860;
    %load/vec4 v0x7fc8dd599a40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 12288, 0, 32;
    %assign/vec4 v0x7fc8dd5999b0_0, 0;
T_1.0 ;
    %load/vec4 v0x7fc8dd599ad0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.2 ;
    %vpi_call 9 26 "$display", "[PC:BRANCH]" {0 0 0};
    %load/vec4 v0x7fc8dd599d00_0;
    %store/vec4 v0x7fc8dd5999b0_0, 0, 32;
    %jmp T_1.4;
T_1.3 ;
    %vpi_call 9 32 "$display", "[PC:NORMAL]" {0 0 0};
    %load/vec4 v0x7fc8dd599c50_0;
    %store/vec4 v0x7fc8dd5999b0_0, 0, 32;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc8dd5a1140;
T_2 ;
    %wait E_0x7fc8dd5a1340;
    %load/vec4 v0x7fc8dd5a1440_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fc8dd5a1390, 4;
    %store/vec4 v0x7fc8dd5a1590_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fc8dd5a0820;
T_3 ;
    %wait E_0x7fc8dd5998b0;
    %load/vec4 v0x7fc8dd5a0e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fc8dd5a0c50_0;
    %store/vec4 v0x7fc8dd5a0d10_0, 0, 32;
    %load/vec4 v0x7fc8dd5a0a50_0;
    %store/vec4 v0x7fc8dd5a0ae0_0, 0, 32;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fc8dd5a0820;
T_4 ;
    %wait E_0x7fc8dd59dfe0;
    %load/vec4 v0x7fc8dd5a0fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %vpi_call 14 32 "$display", "[IF/ID flush]" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd5a0df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd5a0b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd5a0d10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd5a0ae0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fc8dd5a0e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fc8dd5a0d10_0;
    %store/vec4 v0x7fc8dd5a0df0_0, 0, 32;
    %load/vec4 v0x7fc8dd5a0ae0_0;
    %store/vec4 v0x7fc8dd5a0b90_0, 0, 32;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fc8dd59c4a0;
T_5 ;
    %wait E_0x7fc8dd595850;
    %load/vec4 v0x7fc8dd59cb50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7fc8dd59caa0_0;
    %load/vec4 v0x7fc8dd59cbe0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fc8dd59c850, 4, 0;
    %vpi_call 12 20 "$display", "[Register File Write]" {0 0 0};
    %vpi_call 12 21 "$display", "R[00-07] = %8X, %8X, %8X, %8X, %8X, %8X, %8X, %8X", 32'sb00000000000000000000000000000000, &A<v0x7fc8dd59c850, 1>, &A<v0x7fc8dd59c850, 2>, &A<v0x7fc8dd59c850, 3>, &A<v0x7fc8dd59c850, 4>, &A<v0x7fc8dd59c850, 5>, &A<v0x7fc8dd59c850, 6>, &A<v0x7fc8dd59c850, 7> {0 0 0};
    %vpi_call 12 22 "$display", "R[08-15] = %8X, %8X, %8X, %8X, %8X, %8X, %8X, %8X", &A<v0x7fc8dd59c850, 8>, &A<v0x7fc8dd59c850, 9>, &A<v0x7fc8dd59c850, 10>, &A<v0x7fc8dd59c850, 11>, &A<v0x7fc8dd59c850, 12>, &A<v0x7fc8dd59c850, 13>, &A<v0x7fc8dd59c850, 14>, &A<v0x7fc8dd59c850, 15> {0 0 0};
    %vpi_call 12 23 "$display", "R[16-23] = %8X, %8X, %8X, %8X, %8X, %8X, %8X, %8X", &A<v0x7fc8dd59c850, 16>, &A<v0x7fc8dd59c850, 17>, &A<v0x7fc8dd59c850, 18>, &A<v0x7fc8dd59c850, 19>, &A<v0x7fc8dd59c850, 20>, &A<v0x7fc8dd59c850, 21>, &A<v0x7fc8dd59c850, 22>, &A<v0x7fc8dd59c850, 23> {0 0 0};
    %vpi_call 12 24 "$display", "R[24-31] = %8X, %8X, %8X, %8X, %8X, %8X, %8X, %8X", &A<v0x7fc8dd59c850, 24>, &A<v0x7fc8dd59c850, 25>, &A<v0x7fc8dd59c850, 26>, &A<v0x7fc8dd59c850, 27>, &A<v0x7fc8dd59c850, 28>, &A<v0x7fc8dd59c850, 29>, &A<v0x7fc8dd59c850, 30>, &A<v0x7fc8dd59c850, 31> {0 0 0};
    %vpi_call 12 25 "$display", "[Write] R[%4d] = %8X", v0x7fc8dd59cbe0_0, v0x7fc8dd59caa0_0 {0 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fc8dd596ef0;
T_6 ;
    %wait E_0x7fc8dd597100;
    %load/vec4 v0x7fc8dd5971f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fc8dd597130_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc8dd597290_0, 0, 32;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x7fc8dd597130_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fc8dd597130_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc8dd597290_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x7fc8dd597130_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7fc8dd597290_0, 0, 32;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fc8dd596070;
T_7 ;
    %wait E_0x7fc8dd56d8a0;
    %load/vec4 v0x7fc8dd596a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %vpi_call 6 255 "$display", "unkown command!!" {0 0 0};
    %jmp T_7.10;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5965f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596960_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596d00_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596b10_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596820_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596780_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5968c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596540_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5963f0_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x7fc8dd596690_0;
    %load/vec4 v0x7fc8dd596c50_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %jmp T_7.23;
T_7.11 ;
    %vpi_call 6 59 "$display", "[ADDU]" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %cassign/vec4 v0x7fc8dd596490_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596bb0_0;
    %jmp T_7.23;
T_7.12 ;
    %vpi_call 6 65 "$display", "[SUBU]" {0 0 0};
    %pushi/vec4 3, 0, 5;
    %cassign/vec4 v0x7fc8dd596490_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596bb0_0;
    %jmp T_7.23;
T_7.13 ;
    %vpi_call 6 71 "$display", "[SLT]" {0 0 0};
    %pushi/vec4 9, 0, 5;
    %cassign/vec4 v0x7fc8dd596490_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596bb0_0;
    %jmp T_7.23;
T_7.14 ;
    %vpi_call 6 77 "$display", "[SLL]" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd5963f0_0;
    %pushi/vec4 17, 0, 5;
    %cassign/vec4 v0x7fc8dd596490_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596bb0_0;
    %jmp T_7.23;
T_7.15 ;
    %vpi_call 6 84 "$display", "[SRL]" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd5963f0_0;
    %pushi/vec4 18, 0, 5;
    %cassign/vec4 v0x7fc8dd596490_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596bb0_0;
    %jmp T_7.23;
T_7.16 ;
    %vpi_call 6 91 "$display", "[AND]" {0 0 0};
    %pushi/vec4 5, 0, 5;
    %cassign/vec4 v0x7fc8dd596490_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596bb0_0;
    %jmp T_7.23;
T_7.17 ;
    %vpi_call 6 97 "$display", "[OR]" {0 0 0};
    %pushi/vec4 6, 0, 5;
    %cassign/vec4 v0x7fc8dd596490_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596bb0_0;
    %jmp T_7.23;
T_7.18 ;
    %vpi_call 6 103 "$display", "[XOR]" {0 0 0};
    %pushi/vec4 8, 0, 5;
    %cassign/vec4 v0x7fc8dd596490_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596bb0_0;
    %jmp T_7.23;
T_7.19 ;
    %vpi_call 6 109 "$display", "[SRA]" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd5963f0_0;
    %pushi/vec4 19, 0, 5;
    %cassign/vec4 v0x7fc8dd596490_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596bb0_0;
    %jmp T_7.23;
T_7.20 ;
    %vpi_call 6 116 "$display", "[BREAK]!" {0 0 0};
    %vpi_call 6 117 "$finish" {0 0 0};
    %jmp T_7.23;
T_7.21 ;
    %vpi_call 6 121 "$display", "[NOP]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596bb0_0;
    %jmp T_7.23;
T_7.23 ;
    %pop/vec4 1;
    %jmp T_7.10;
T_7.1 ;
    %vpi_call 6 129 "$display", "[ORI]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5965f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596960_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596d00_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596b10_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596820_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596780_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5968c0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596bb0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596540_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5963f0_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x7fc8dd596690_0;
    %pushi/vec4 6, 0, 5;
    %cassign/vec4 v0x7fc8dd596490_0;
    %jmp T_7.10;
T_7.2 ;
    %vpi_call 6 145 "$display", "[LUI]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5965f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596960_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596d00_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596b10_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596820_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596780_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5968c0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596bb0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596540_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5963f0_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x7fc8dd596690_0;
    %pushi/vec4 1, 0, 5;
    %cassign/vec4 v0x7fc8dd596490_0;
    %jmp T_7.10;
T_7.3 ;
    %vpi_call 6 161 "$display", "[LW]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5965f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596960_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596d00_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596b10_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596820_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596780_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5968c0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596bb0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596540_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5963f0_0;
    %pushi/vec4 1, 0, 2;
    %cassign/vec4 v0x7fc8dd596690_0;
    %pushi/vec4 1, 0, 5;
    %cassign/vec4 v0x7fc8dd596490_0;
    %jmp T_7.10;
T_7.4 ;
    %vpi_call 6 177 "$display", "[SW]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5965f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596960_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596d00_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596b10_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596820_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596780_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd5968c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596bb0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596540_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5963f0_0;
    %pushi/vec4 1, 0, 5;
    %cassign/vec4 v0x7fc8dd596490_0;
    %pushi/vec4 1, 0, 2;
    %cassign/vec4 v0x7fc8dd596690_0;
    %jmp T_7.10;
T_7.5 ;
    %vpi_call 6 193 "$display", "[BEQ]" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd5965f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596960_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596d00_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596b10_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596820_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596780_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5968c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596bb0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596540_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5963f0_0;
    %pushi/vec4 3, 0, 5;
    %cassign/vec4 v0x7fc8dd596490_0;
    %pushi/vec4 1, 0, 2;
    %cassign/vec4 v0x7fc8dd596690_0;
    %jmp T_7.10;
T_7.6 ;
    %vpi_call 6 209 "$display", "[BNE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5965f0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596960_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596d00_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596b10_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596820_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596780_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5968c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596bb0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596540_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5963f0_0;
    %pushi/vec4 3, 0, 5;
    %cassign/vec4 v0x7fc8dd596490_0;
    %pushi/vec4 1, 0, 2;
    %cassign/vec4 v0x7fc8dd596690_0;
    %jmp T_7.10;
T_7.7 ;
    %vpi_call 6 225 "$display", "[J]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5965f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596960_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596d00_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596b10_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596820_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596780_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5968c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596bb0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596540_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5963f0_0;
    %pushi/vec4 3, 0, 5;
    %cassign/vec4 v0x7fc8dd596490_0;
    %pushi/vec4 1, 0, 2;
    %cassign/vec4 v0x7fc8dd596690_0;
    %jmp T_7.10;
T_7.8 ;
    %vpi_call 6 241 "$display", "[ADDI]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5965f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596960_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596d00_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596b10_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596820_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd596780_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5968c0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596bb0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x7fc8dd596540_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x7fc8dd5963f0_0;
    %pushi/vec4 1, 0, 5;
    %cassign/vec4 v0x7fc8dd596490_0;
    %pushi/vec4 1, 0, 2;
    %cassign/vec4 v0x7fc8dd596690_0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fc8dd59dd90;
T_8 ;
    %wait E_0x7fc8dd5998b0;
    %load/vec4 v0x7fc8dd59f5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fc8dd59f0d0_0;
    %store/vec4 v0x7fc8dd59f160_0, 0, 32;
    %load/vec4 v0x7fc8dd59fe40_0;
    %store/vec4 v0x7fc8dd59fee0_0, 0, 5;
    %load/vec4 v0x7fc8dd5a02f0_0;
    %store/vec4 v0x7fc8dd5a03b0_0, 0, 5;
    %load/vec4 v0x7fc8dd5a0040_0;
    %store/vec4 v0x7fc8dd5a0100_0, 0, 5;
    %load/vec4 v0x7fc8dd59f910_0;
    %store/vec4 v0x7fc8dd59ef50_0, 0, 32;
    %load/vec4 v0x7fc8dd59fc30_0;
    %store/vec4 v0x7fc8dd59fce0_0, 0, 32;
    %load/vec4 v0x7fc8dd59f280_0;
    %store/vec4 v0x7fc8dd59f310_0, 0, 1;
    %load/vec4 v0x7fc8dd59e3d0_0;
    %store/vec4 v0x7fc8dd59e4a0_0, 0, 5;
    %load/vec4 v0x7fc8dd59e5e0_0;
    %store/vec4 v0x7fc8dd59e690_0, 0, 1;
    %load/vec4 v0x7fc8dd59e7f0_0;
    %store/vec4 v0x7fc8dd59e880_0, 0, 1;
    %load/vec4 v0x7fc8dd59ea40_0;
    %store/vec4 v0x7fc8dd59ead0_0, 0, 1;
    %load/vec4 v0x7fc8dd59ede0_0;
    %store/vec4 v0x7fc8dd59ee90_0, 0, 1;
    %load/vec4 v0x7fc8dd59f430_0;
    %store/vec4 v0x7fc8dd59f4c0_0, 0, 1;
    %load/vec4 v0x7fc8dd59ebf0_0;
    %store/vec4 v0x7fc8dd59eca0_0, 0, 1;
    %load/vec4 v0x7fc8dd59f700_0;
    %store/vec4 v0x7fc8dd59f7c0_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fc8dd59dd90;
T_9 ;
    %wait E_0x7fc8dd59e380;
    %load/vec4 v0x7fc8dd5a0260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %vpi_call 13 114 "$display", "[ID/EX flush]" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd59f1f0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc8dd59ff90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc8dd5a0450_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc8dd5a01a0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd59f860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd59fba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd59fd80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59f3a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc8dd59e530_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59e760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59e910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59f020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59eb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59f550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59ed30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd59f160_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc8dd59fee0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc8dd5a03b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc8dd5a0100_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd59f7c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd59ef50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd59fce0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59f310_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc8dd59e4a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59e690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59e880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59ee90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59ead0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59f4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59eca0_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fc8dd59f5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %vpi_call 13 150 "$display", "[----------------------------------ID/EX PIPELINE REGISTER WORKING!!]" {0 0 0};
    %load/vec4 v0x7fc8dd59f160_0;
    %store/vec4 v0x7fc8dd59f1f0_0, 0, 32;
    %load/vec4 v0x7fc8dd59fee0_0;
    %store/vec4 v0x7fc8dd59ff90_0, 0, 5;
    %load/vec4 v0x7fc8dd5a03b0_0;
    %store/vec4 v0x7fc8dd5a0450_0, 0, 5;
    %load/vec4 v0x7fc8dd5a0040_0;
    %store/vec4 v0x7fc8dd5a01a0_0, 0, 5;
    %load/vec4 v0x7fc8dd59ef50_0;
    %store/vec4 v0x7fc8dd59fba0_0, 0, 32;
    %load/vec4 v0x7fc8dd59fce0_0;
    %store/vec4 v0x7fc8dd59fd80_0, 0, 32;
    %load/vec4 v0x7fc8dd59f310_0;
    %store/vec4 v0x7fc8dd59f3a0_0, 0, 1;
    %load/vec4 v0x7fc8dd59e4a0_0;
    %store/vec4 v0x7fc8dd59e530_0, 0, 5;
    %load/vec4 v0x7fc8dd59e690_0;
    %store/vec4 v0x7fc8dd59e760_0, 0, 1;
    %load/vec4 v0x7fc8dd59e880_0;
    %store/vec4 v0x7fc8dd59e910_0, 0, 1;
    %load/vec4 v0x7fc8dd59ead0_0;
    %store/vec4 v0x7fc8dd59eb60_0, 0, 1;
    %load/vec4 v0x7fc8dd59ee90_0;
    %store/vec4 v0x7fc8dd59f020_0, 0, 1;
    %load/vec4 v0x7fc8dd59f4c0_0;
    %store/vec4 v0x7fc8dd59f550_0, 0, 1;
    %load/vec4 v0x7fc8dd59eca0_0;
    %store/vec4 v0x7fc8dd59ed30_0, 0, 1;
    %load/vec4 v0x7fc8dd59f7c0_0;
    %store/vec4 v0x7fc8dd59f860_0, 0, 32;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fc8dd57cc60;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd5954d0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fc8dd57cc60;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd5953f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd5951d0_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x7fc8dd57cc60;
T_12 ;
    %wait E_0x7fc8dd587cf0;
    %load/vec4 v0x7fc8dd54c850_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %jmp T_12.10;
T_12.0 ;
    %load/vec4 v0x7fc8dd595280_0;
    %load/vec4 v0x7fc8dd595340_0;
    %add;
    %store/vec4 v0x7fc8dd5951d0_0, 0, 32;
    %jmp T_12.10;
T_12.1 ;
    %load/vec4 v0x7fc8dd595280_0;
    %load/vec4 v0x7fc8dd595340_0;
    %sub;
    %store/vec4 v0x7fc8dd5951d0_0, 0, 32;
    %jmp T_12.10;
T_12.2 ;
    %load/vec4 v0x7fc8dd595280_0;
    %load/vec4 v0x7fc8dd595340_0;
    %or;
    %store/vec4 v0x7fc8dd5951d0_0, 0, 32;
    %jmp T_12.10;
T_12.3 ;
    %load/vec4 v0x7fc8dd595280_0;
    %load/vec4 v0x7fc8dd595340_0;
    %sub;
    %cassign/vec4 v0x7fc8dd5954d0_0;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x7fc8dd5954d0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc8dd5951d0_0, 0, 32;
    %jmp T_12.10;
T_12.4 ;
    %load/vec4 v0x7fc8dd595340_0;
    %ix/getv 4, v0x7fc8dd595280_0;
    %shiftl 4;
    %store/vec4 v0x7fc8dd5951d0_0, 0, 32;
    %jmp T_12.10;
T_12.5 ;
    %load/vec4 v0x7fc8dd595340_0;
    %ix/getv 4, v0x7fc8dd595280_0;
    %shiftr 4;
    %store/vec4 v0x7fc8dd5951d0_0, 0, 32;
    %jmp T_12.10;
T_12.6 ;
    %load/vec4 v0x7fc8dd595280_0;
    %load/vec4 v0x7fc8dd595340_0;
    %and;
    %store/vec4 v0x7fc8dd5951d0_0, 0, 32;
    %jmp T_12.10;
T_12.7 ;
    %load/vec4 v0x7fc8dd595280_0;
    %load/vec4 v0x7fc8dd595340_0;
    %xor;
    %store/vec4 v0x7fc8dd5951d0_0, 0, 32;
    %jmp T_12.10;
T_12.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd5954d0_0, 0, 32;
T_12.11 ;
    %load/vec4 v0x7fc8dd5954d0_0;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_12.12, 5;
    %load/vec4 v0x7fc8dd5954d0_0;
    %load/vec4 v0x7fc8dd595280_0;
    %cmp/u;
    %jmp/0xz  T_12.13, 5;
    %load/vec4 v0x7fc8dd595340_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x7fc8dd5954d0_0;
    %sub;
    %ix/vec4 4;
    %store/vec4 v0x7fc8dd5951d0_0, 4, 1;
    %jmp T_12.14;
T_12.13 ;
    %load/vec4 v0x7fc8dd595340_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x7fc8dd5954d0_0;
    %load/vec4 v0x7fc8dd595280_0;
    %sub;
    %sub;
    %part/u 1;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x7fc8dd5954d0_0;
    %sub;
    %ix/vec4 4;
    %store/vec4 v0x7fc8dd5951d0_0, 4, 1;
T_12.14 ;
    %load/vec4 v0x7fc8dd5954d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc8dd5954d0_0, 0, 32;
    %jmp T_12.11;
T_12.12 ;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc8dd5951d0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.16, 8;
T_12.15 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.16, 8;
 ; End of false expr.
    %blend;
T_12.16;
    %pad/s 1;
    %cassign/vec4 v0x7fc8dd5953f0_0;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fc8dd59a640;
T_13 ;
    %wait E_0x7fc8dd5998b0;
    %load/vec4 v0x7fc8dd59ad70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7fc8dd59ab40_0;
    %store/vec4 v0x7fc8dd59ac00_0, 0, 32;
    %load/vec4 v0x7fc8dd59b350_0;
    %store/vec4 v0x7fc8dd59b3e0_0, 0, 5;
    %load/vec4 v0x7fc8dd59ae00_0;
    %store/vec4 v0x7fc8dd59aed0_0, 0, 32;
    %load/vec4 v0x7fc8dd59b0b0_0;
    %store/vec4 v0x7fc8dd59b1e0_0, 0, 32;
    %load/vec4 v0x7fc8dd59bf90_0;
    %store/vec4 v0x7fc8dd59c040_0, 0, 1;
    %load/vec4 v0x7fc8dd59bb60_0;
    %store/vec4 v0x7fc8dd59bbf0_0, 0, 1;
    %load/vec4 v0x7fc8dd59b520_0;
    %store/vec4 v0x7fc8dd59b5b0_0, 0, 1;
    %load/vec4 v0x7fc8dd59b9b0_0;
    %store/vec4 v0x7fc8dd59ba40_0, 0, 1;
    %load/vec4 v0x7fc8dd59bd10_0;
    %store/vec4 v0x7fc8dd59bdb0_0, 0, 1;
    %load/vec4 v0x7fc8dd59b800_0;
    %store/vec4 v0x7fc8dd59b890_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fc8dd59a640;
T_14 ;
    %wait E_0x7fc8dd59aaf0;
    %load/vec4 v0x7fc8dd59bf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call 11 80 "$display", "[EX/MEM flush]" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd59aca0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc8dd59b470_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd59af70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd59b290_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59c0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59bc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59b650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59bad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59b920_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd59ac00_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc8dd59b3e0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd59aed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd59b1e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59c040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59bbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59b5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59ba40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd59b890_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fc8dd59ad70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x7fc8dd59ac00_0;
    %store/vec4 v0x7fc8dd59aca0_0, 0, 32;
    %load/vec4 v0x7fc8dd59b3e0_0;
    %store/vec4 v0x7fc8dd59b470_0, 0, 5;
    %load/vec4 v0x7fc8dd59aed0_0;
    %store/vec4 v0x7fc8dd59af70_0, 0, 32;
    %load/vec4 v0x7fc8dd59b1e0_0;
    %store/vec4 v0x7fc8dd59b290_0, 0, 32;
    %load/vec4 v0x7fc8dd59c040_0;
    %store/vec4 v0x7fc8dd59c0d0_0, 0, 1;
    %load/vec4 v0x7fc8dd59bbf0_0;
    %store/vec4 v0x7fc8dd59bc80_0, 0, 1;
    %load/vec4 v0x7fc8dd59b5b0_0;
    %store/vec4 v0x7fc8dd59b650_0, 0, 1;
    %load/vec4 v0x7fc8dd59ba40_0;
    %store/vec4 v0x7fc8dd59bad0_0, 0, 1;
    %load/vec4 v0x7fc8dd59bdb0_0;
    %store/vec4 v0x7fc8dd59be50_0, 0, 1;
    %load/vec4 v0x7fc8dd59b890_0;
    %store/vec4 v0x7fc8dd59b920_0, 0, 1;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fc8dd595600;
T_15 ;
    %wait E_0x7fc8dd595850;
    %load/vec4 v0x7fc8dd5959d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7fc8dd595b30_0;
    %load/vec4 v0x7fc8dd595a80_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc8dd595880, 0, 4;
T_15.0 ;
    %vpi_call 5 17 "$display", "[DMem Write]" {0 0 0};
    %vpi_call 5 18 "$display", "addr = %8X", v0x7fc8dd595a80_0 {0 0 0};
    %vpi_call 5 19 "$display", "Data in = %8X", v0x7fc8dd595b30_0 {0 0 0};
    %vpi_call 5 20 "$display", "Mem[00-07] = %8X, %8X, %8X, %8X, %8X, %8X, %8X, %8X", &A<v0x7fc8dd595880, 0>, &A<v0x7fc8dd595880, 1>, &A<v0x7fc8dd595880, 2>, &A<v0x7fc8dd595880, 3>, &A<v0x7fc8dd595880, 4>, &A<v0x7fc8dd595880, 5>, &A<v0x7fc8dd595880, 6>, &A<v0x7fc8dd595880, 7> {0 0 0};
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fc8dd5a1650;
T_16 ;
    %wait E_0x7fc8dd5998b0;
    %load/vec4 v0x7fc8dd5a1a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x7fc8dd5a1da0_0;
    %store/vec4 v0x7fc8dd5a1e80_0, 0, 5;
    %load/vec4 v0x7fc8dd5a1ab0_0;
    %store/vec4 v0x7fc8dd5a1b70_0, 0, 32;
    %load/vec4 v0x7fc8dd5a1ff0_0;
    %store/vec4 v0x7fc8dd5a2100_0, 0, 32;
    %load/vec4 v0x7fc8dd5a23e0_0;
    %store/vec4 v0x7fc8dd5a24b0_0, 0, 1;
    %load/vec4 v0x7fc8dd5a2220_0;
    %store/vec4 v0x7fc8dd5a22b0_0, 0, 1;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fc8dd5a1650;
T_17 ;
    %wait E_0x7fc8dd5a19c0;
    %load/vec4 v0x7fc8dd5a2720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call 16 49 "$display", "[MEM/WB flush]" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc8dd5a1f10_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd5a1c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd5a2190_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd5a2550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd5a2340_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc8dd5a1e80_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd5a1b70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc8dd5a2100_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd5a24b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd5a22b0_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fc8dd5a1a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x7fc8dd5a1e80_0;
    %assign/vec4 v0x7fc8dd5a1f10_0, 0;
    %load/vec4 v0x7fc8dd5a1b70_0;
    %assign/vec4 v0x7fc8dd5a1c20_0, 0;
    %load/vec4 v0x7fc8dd5a2100_0;
    %assign/vec4 v0x7fc8dd5a2190_0, 0;
    %load/vec4 v0x7fc8dd5a24b0_0;
    %assign/vec4 v0x7fc8dd5a2550_0, 0;
    %load/vec4 v0x7fc8dd5a22b0_0;
    %assign/vec4 v0x7fc8dd5a2340_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fc8dd58b310;
T_18 ;
    %vpi_call 2 15 "$readmemh", "pipecodehex.txt", v0x7fc8dd5a1390 {0 0 0};
    %vpi_call 2 16 "$monitor", "PC = 0x%8X", v0x7fc8dd5999b0_0 {0 0 0};
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x7fc8dd5a7170_0, 0, 11;
T_18.0 ;
    %load/vec4 v0x7fc8dd5a7170_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %jmp/0xz T_18.1, 5;
    %load/vec4 v0x7fc8dd5a7170_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fc8dd5a1390, 4;
    %vpi_call 2 19 "$display", "im[%d]=%h", v0x7fc8dd5a7170_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x7fc8dd5a7170_0;
    %addi 1, 0, 11;
    %store/vec4 v0x7fc8dd5a7170_0, 0, 11;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc8dd5a70e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd5a7220_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc8dd5a7220_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8dd5a7220_0, 0, 1;
    %vpi_call 2 26 "$dumpfile", "dff.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x7fc8dd58b310;
T_19 ;
    %vpi_call 2 32 "$display", "--------------NEW CYCLE-------------" {0 0 0};
    %delay 500, 0;
    %load/vec4 v0x7fc8dd5a70e0_0;
    %inv;
    %store/vec4 v0x7fc8dd5a70e0_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fc8dd57bfb0;
T_20 ;
    %wait E_0x7fc8dd5a7310;
    %load/vec4 v0x7fc8dd5a7f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_20.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_20.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_20.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_20.15, 6;
    %jmp T_20.17;
T_20.0 ;
    %load/vec4 v0x7fc8dd5a73d0_0;
    %store/vec4 v0x7fc8dd5a8190_0, 0, 8;
    %jmp T_20.17;
T_20.1 ;
    %load/vec4 v0x7fc8dd5a7490_0;
    %store/vec4 v0x7fc8dd5a8190_0, 0, 8;
    %jmp T_20.17;
T_20.2 ;
    %load/vec4 v0x7fc8dd5a7990_0;
    %store/vec4 v0x7fc8dd5a8190_0, 0, 8;
    %jmp T_20.17;
T_20.3 ;
    %load/vec4 v0x7fc8dd5a7aa0_0;
    %store/vec4 v0x7fc8dd5a8190_0, 0, 8;
    %jmp T_20.17;
T_20.4 ;
    %load/vec4 v0x7fc8dd5a7b50_0;
    %store/vec4 v0x7fc8dd5a8190_0, 0, 8;
    %jmp T_20.17;
T_20.5 ;
    %load/vec4 v0x7fc8dd5a7c00_0;
    %store/vec4 v0x7fc8dd5a8190_0, 0, 8;
    %jmp T_20.17;
T_20.6 ;
    %load/vec4 v0x7fc8dd5a7cb0_0;
    %store/vec4 v0x7fc8dd5a8190_0, 0, 8;
    %jmp T_20.17;
T_20.7 ;
    %load/vec4 v0x7fc8dd5a7d60_0;
    %store/vec4 v0x7fc8dd5a8190_0, 0, 8;
    %jmp T_20.17;
T_20.8 ;
    %load/vec4 v0x7fc8dd5a7e10_0;
    %store/vec4 v0x7fc8dd5a8190_0, 0, 8;
    %jmp T_20.17;
T_20.9 ;
    %load/vec4 v0x7fc8dd5a7ec0_0;
    %store/vec4 v0x7fc8dd5a8190_0, 0, 8;
    %jmp T_20.17;
T_20.10 ;
    %load/vec4 v0x7fc8dd5a7530_0;
    %store/vec4 v0x7fc8dd5a8190_0, 0, 8;
    %jmp T_20.17;
T_20.11 ;
    %load/vec4 v0x7fc8dd5a75e0_0;
    %store/vec4 v0x7fc8dd5a8190_0, 0, 8;
    %jmp T_20.17;
T_20.12 ;
    %load/vec4 v0x7fc8dd5a7690_0;
    %store/vec4 v0x7fc8dd5a8190_0, 0, 8;
    %jmp T_20.17;
T_20.13 ;
    %load/vec4 v0x7fc8dd5a7780_0;
    %store/vec4 v0x7fc8dd5a8190_0, 0, 8;
    %jmp T_20.17;
T_20.14 ;
    %load/vec4 v0x7fc8dd5a7830_0;
    %store/vec4 v0x7fc8dd5a8190_0, 0, 8;
    %jmp T_20.17;
T_20.15 ;
    %load/vec4 v0x7fc8dd5a78e0_0;
    %store/vec4 v0x7fc8dd5a8190_0, 0, 8;
    %jmp T_20.17;
T_20.17 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fc8dd58a670;
T_21 ;
    %wait E_0x7fc8dd5a8780;
    %load/vec4 v0x7fc8dd5a8ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %jmp T_21.5;
T_21.0 ;
    %load/vec4 v0x7fc8dd5a87f0_0;
    %store/vec4 v0x7fc8dd5a8c50_0, 0, 8;
    %jmp T_21.5;
T_21.1 ;
    %load/vec4 v0x7fc8dd5a88b0_0;
    %store/vec4 v0x7fc8dd5a8c50_0, 0, 8;
    %jmp T_21.5;
T_21.2 ;
    %load/vec4 v0x7fc8dd5a8950_0;
    %store/vec4 v0x7fc8dd5a8c50_0, 0, 8;
    %jmp T_21.5;
T_21.3 ;
    %load/vec4 v0x7fc8dd5a8a00_0;
    %store/vec4 v0x7fc8dd5a8c50_0, 0, 8;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fc8dd577370;
T_22 ;
    %wait E_0x7fc8dd54c1c0;
    %load/vec4 v0x7fc8dd5a93b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %jmp T_22.9;
T_22.0 ;
    %load/vec4 v0x7fc8dd5a8de0_0;
    %store/vec4 v0x7fc8dd5a9570_0, 0, 8;
    %jmp T_22.9;
T_22.1 ;
    %load/vec4 v0x7fc8dd5a8e90_0;
    %store/vec4 v0x7fc8dd5a9570_0, 0, 8;
    %jmp T_22.9;
T_22.2 ;
    %load/vec4 v0x7fc8dd5a8f40_0;
    %store/vec4 v0x7fc8dd5a9570_0, 0, 8;
    %jmp T_22.9;
T_22.3 ;
    %load/vec4 v0x7fc8dd5a9000_0;
    %store/vec4 v0x7fc8dd5a9570_0, 0, 8;
    %jmp T_22.9;
T_22.4 ;
    %load/vec4 v0x7fc8dd5a90b0_0;
    %store/vec4 v0x7fc8dd5a9570_0, 0, 8;
    %jmp T_22.9;
T_22.5 ;
    %load/vec4 v0x7fc8dd5a91a0_0;
    %store/vec4 v0x7fc8dd5a9570_0, 0, 8;
    %jmp T_22.9;
T_22.6 ;
    %load/vec4 v0x7fc8dd5a9250_0;
    %store/vec4 v0x7fc8dd5a9570_0, 0, 8;
    %jmp T_22.9;
T_22.7 ;
    %load/vec4 v0x7fc8dd5a9300_0;
    %store/vec4 v0x7fc8dd5a9570_0, 0, 8;
    %jmp T_22.9;
T_22.9 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "mips_tb.v";
    "PIPELINEMIPS.v";
    "Alu.v";
    "DMem.v";
    "Ctrl.v";
    "Extender.v";
    "Forwarding.v";
    "PcUnit.v";
    "pipeline_ctrl.v";
    "EXMEM.v";
    "GPR.v";
    "IDEX.v";
    "IFID.v";
    "IM.v";
    "MEMWB.v";
    "mux.v";
