// Seed: 1312865538
module module_0 (
    input  tri   id_0,
    output uwire id_1,
    input  uwire id_2
);
  wire id_4;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output wire id_3,
    input uwire id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1
  );
endmodule
module module_2 (
    input  uwire id_0,
    input  tri0  id_1,
    output tri1  id_2,
    input  tri0  id_3,
    inout  uwire id_4
);
  logic [1 : -1] id_6;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_0
  );
  logic [7:0] id_7;
  assign id_6 = id_4;
  assign id_6 = id_7[(1)] == 1;
  wire id_8;
endmodule
