/*
* <:copyright-BRCM:2012:DUAL/GPL:standard
* 
*    Copyright (c) 2012 Broadcom Corporation
*    All Rights Reserved
* 
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License, version 2, as published by
* the Free Software Foundation (the "GPL").
* 
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
* GNU General Public License for more details.
* 
* 
* A copy of the GPL is available at http://www.broadcom.com/licenses/GPLv2.php, or by
* writing to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
* Boston, MA 02111-1307, USA.
* 
* :> 
*/

#ifndef __MIPS_BLOCKS_H_INCLUDED
#define __MIPS_BLOCKS_H_INCLUDED

/*  File automatically generated by Reggae at 29/01/2012  07:35:33   */

#include "stt_basic_defs.h"
#include "access_macros.h"
#include "packing.h"

/*****************************************************************************************/
/* The following table lists the MIPS Subsytem registers.                                */
/*****************************************************************************************/

/*****************************************************************************************/
/* Blocks offsets                                                                        */
/*****************************************************************************************/
#define CE_MIPS_BLOCKS_OBIU_OFFSET	( 0x18000000 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_OFFSET	( 0x18002400 )
#define CE_MIPS_BLOCKS_MIPSD_IH_OFFSET	( 0x18002800 )
#define CE_MIPS_BLOCKS_VPB_OFFSET	( 0x19000000 )
/*****************************************************************************************/
/* Functions offsets and addresses                                                       */
/*****************************************************************************************/
#define CE_MIPS_BLOCKS_OBIU_CFG_OFFSET 	( 0x00000000 )
#define CE_MIPS_BLOCKS_OBIU_CFG_ADDRESS	( CE_MIPS_BLOCKS_OBIU_OFFSET + CE_MIPS_BLOCKS_OBIU_CFG_OFFSET )

#ifdef __MIPS_D  /* only MIPS_D */

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_OFFSET 	( 0x00000000 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS	( CE_MIPS_BLOCKS_MIPSD_CONFIG_OFFSET + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_OFFSET )

#endif /* __MIPS */

#ifdef __MIPS_D  /* only MIPS_D */

#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_OFFSET 	( 0x00000000 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_ADDRESS	( CE_MIPS_BLOCKS_MIPSD_IH_OFFSET + CE_MIPS_BLOCKS_MIPSD_IH_REGS_OFFSET )

#endif /* __MIPS */

#define CE_MIPS_BLOCKS_VPB_IC_0_OFFSET 	( 0x0009F000 )
#define CE_MIPS_BLOCKS_VPB_IC_0_ADDRESS	( CE_MIPS_BLOCKS_VPB_OFFSET + CE_MIPS_BLOCKS_VPB_IC_0_OFFSET )

#define CE_MIPS_BLOCKS_VPB_IC_1_OFFSET 	( 0x0009F400 )
#define CE_MIPS_BLOCKS_VPB_IC_1_ADDRESS	( CE_MIPS_BLOCKS_VPB_OFFSET + CE_MIPS_BLOCKS_VPB_IC_1_OFFSET )

#define CE_MIPS_BLOCKS_VPB_TIMER_0_OFFSET 	( 0x0009F800 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_ADDRESS	( CE_MIPS_BLOCKS_VPB_OFFSET + CE_MIPS_BLOCKS_VPB_TIMER_0_OFFSET )

#define CE_MIPS_BLOCKS_VPB_TIMER_1_OFFSET 	( 0x0009F840 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_ADDRESS	( CE_MIPS_BLOCKS_VPB_OFFSET + CE_MIPS_BLOCKS_VPB_TIMER_1_OFFSET )

#define CE_MIPS_BLOCKS_VPB_TIMER_2_OFFSET 	( 0x0009F880 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_ADDRESS	( CE_MIPS_BLOCKS_VPB_OFFSET + CE_MIPS_BLOCKS_VPB_TIMER_2_OFFSET )

#define CE_MIPS_BLOCKS_VPB_TIMER_3_OFFSET 	( 0x0009F8C0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_ADDRESS	( CE_MIPS_BLOCKS_VPB_OFFSET + CE_MIPS_BLOCKS_VPB_TIMER_3_OFFSET )

#ifdef __MIPS_C  /* only MIPS_C */

#define CE_MIPS_BLOCKS_VPB_I2C_OFFSET 	( 0x0009FC00 )
#define CE_MIPS_BLOCKS_VPB_I2C_ADDRESS	( CE_MIPS_BLOCKS_VPB_OFFSET + CE_MIPS_BLOCKS_VPB_I2C_OFFSET )

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#define CE_MIPS_BLOCKS_VPB_SPI_OFFSET 	( 0x000A0000 )
#define CE_MIPS_BLOCKS_VPB_SPI_ADDRESS	( CE_MIPS_BLOCKS_VPB_OFFSET + CE_MIPS_BLOCKS_VPB_SPI_OFFSET )

#endif /* __MIPS */

#define CE_MIPS_BLOCKS_VPB_UART_OFFSET 	( 0x000A0400 )
#define CE_MIPS_BLOCKS_VPB_UART_ADDRESS	( CE_MIPS_BLOCKS_VPB_OFFSET + CE_MIPS_BLOCKS_VPB_UART_OFFSET )

#define CE_MIPS_BLOCKS_VPB_GPIO_A_OFFSET 	( 0x000A0800 )
#define CE_MIPS_BLOCKS_VPB_GPIO_A_ADDRESS	( CE_MIPS_BLOCKS_VPB_OFFSET + CE_MIPS_BLOCKS_VPB_GPIO_A_OFFSET )

#define CE_MIPS_BLOCKS_VPB_GPIO_B_OFFSET 	( 0x000A0C00 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_ADDRESS	( CE_MIPS_BLOCKS_VPB_OFFSET + CE_MIPS_BLOCKS_VPB_GPIO_B_OFFSET )

#ifdef __MIPS_C  /* only MIPS_C */

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_OFFSET 	( 0x000A5000 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ADDRESS	( CE_MIPS_BLOCKS_VPB_OFFSET + CE_MIPS_BLOCKS_VPB_NAND_FLASH_OFFSET )

#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_OFFSET 	( 0x000A5400 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_ADDRESS	( CE_MIPS_BLOCKS_VPB_OFFSET + CE_MIPS_BLOCKS_VPB_SPI_FLASH_OFFSET )

#endif /* __MIPS */

#define CE_MIPS_BLOCKS_VPB_BRIDGE_OFFSET 	( 0x000A6000 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS	( CE_MIPS_BLOCKS_VPB_OFFSET + CE_MIPS_BLOCKS_VPB_BRIDGE_OFFSET )

#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_OFFSET 	( 0x000A6800 )
#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_ADDRESS	( CE_MIPS_BLOCKS_VPB_OFFSET + CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_OFFSET )

#ifdef __MIPS_C  /* only MIPS_C */

#define CE_MIPS_BLOCKS_VPB_BAT_0_OFFSET 	( 0x000A7C00 )
#define CE_MIPS_BLOCKS_VPB_BAT_0_ADDRESS	( CE_MIPS_BLOCKS_VPB_OFFSET + CE_MIPS_BLOCKS_VPB_BAT_0_OFFSET )

#define CE_MIPS_BLOCKS_VPB_BAT_1_OFFSET 	( 0x000A8000 )
#define CE_MIPS_BLOCKS_VPB_BAT_1_ADDRESS	( CE_MIPS_BLOCKS_VPB_OFFSET + CE_MIPS_BLOCKS_VPB_BAT_1_OFFSET )

#endif /* __MIPS */

#define CE_MIPS_BLOCKS_VPB_DOORBELL_OFFSET 	( 0x000A8400 )
#define CE_MIPS_BLOCKS_VPB_DOORBELL_ADDRESS	( CE_MIPS_BLOCKS_VPB_OFFSET + CE_MIPS_BLOCKS_VPB_DOORBELL_OFFSET )

#ifdef __MIPS_C  /* only MIPS_C */

#define CE_MIPS_BLOCKS_VPB_OTP_OFFSET 	( 0x000A9000 )
#define CE_MIPS_BLOCKS_VPB_OTP_ADDRESS	( CE_MIPS_BLOCKS_VPB_OFFSET + CE_MIPS_BLOCKS_VPB_OTP_OFFSET )

#endif /* __MIPS */

/*   'i' is block index    */
/*   'j' is function index */
/*   'e' is function entry */
/*   'k' is register index */

/*****************************************************************************************/
/* VPB_internal_peripherals_base                                                         */
/* The VPB peripheral base address.                                                      */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_OBIU_CFG_VPB_BASE_INT_VPB_BASE_DEFAULT_VALUE             ( 0x19000000 )
#define CE_MIPS_BLOCKS_OBIU_CFG_VPB_BASE_INT_VPB_BASE_DEFAULT_VALUE_RESET_VALUE ( 0x19000000 )


#define CE_MIPS_BLOCKS_OBIU_CFG_VPB_BASE_OFFSET ( 0x00000000 )

#define CE_MIPS_BLOCKS_OBIU_CFG_VPB_BASE_ADDRESS   	( CE_MIPS_BLOCKS_OBIU_CFG_ADDRESS + CE_MIPS_BLOCKS_OBIU_CFG_VPB_BASE_OFFSET )
#define BL_MIPS_BLOCKS_OBIU_CFG_VPB_BASE_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_OBIU_CFG_VPB_BASE_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_OBIU_CFG_VPB_BASE_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_OBIU_CFG_VPB_BASE_ADDRESS ), (v) )

typedef struct
{
	/* Internal_VPB_base_address */
	stt_uint32 int_vpb_base	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_CFG_VPB_BASE_DTE ;


/*****************************************************************************************/
/* DDR_base                                                                              */
/* Base address of ddr memory                                                            */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_OBIU_CFG_DDR_BASE_DDR_BASE_BASE_ADDRESS_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_OBIU_CFG_DDR_BASE_DDR_BASE_BASE_ADDRESS_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_OBIU_CFG_DDR_BASE_OFFSET ( 0x00000004 )

#define CE_MIPS_BLOCKS_OBIU_CFG_DDR_BASE_ADDRESS   	( CE_MIPS_BLOCKS_OBIU_CFG_ADDRESS + CE_MIPS_BLOCKS_OBIU_CFG_DDR_BASE_OFFSET )
#define BL_MIPS_BLOCKS_OBIU_CFG_DDR_BASE_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_OBIU_CFG_DDR_BASE_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_OBIU_CFG_DDR_BASE_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_OBIU_CFG_DDR_BASE_ADDRESS ), (v) )

typedef struct
{
	/* ddr_base */
	stt_uint32 ddr_base	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_CFG_DDR_BASE_DTE ;


/*****************************************************************************************/
/* DDR_REG_Base                                                                          */
/* DDR registers memory address base.                                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_OBIU_CFG_DDR_REG_BASE_REG_BASE_DEFAULT_VALUE             ( 0x18001000 )
#define CE_MIPS_BLOCKS_OBIU_CFG_DDR_REG_BASE_REG_BASE_DEFAULT_VALUE_RESET_VALUE ( 0x18001000 )


#define CE_MIPS_BLOCKS_OBIU_CFG_DDR_REG_BASE_OFFSET ( 0x00000008 )

#define CE_MIPS_BLOCKS_OBIU_CFG_DDR_REG_BASE_ADDRESS   	( CE_MIPS_BLOCKS_OBIU_CFG_ADDRESS + CE_MIPS_BLOCKS_OBIU_CFG_DDR_REG_BASE_OFFSET )
#define BL_MIPS_BLOCKS_OBIU_CFG_DDR_REG_BASE_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_OBIU_CFG_DDR_REG_BASE_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_OBIU_CFG_DDR_REG_BASE_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_OBIU_CFG_DDR_REG_BASE_ADDRESS ), (v) )

typedef struct
{
	/* DDR_REG_Base */
	stt_uint32 reg_base	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_CFG_DDR_REG_BASE_DTE ;


/*****************************************************************************************/
/* SRAM_BASE                                                                             */
/* SRAM memory address base.                                                             */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_OBIU_CFG_SRAM_BASE_BASE_DEFAULT_VALUE             ( 0x18100000 )
#define CE_MIPS_BLOCKS_OBIU_CFG_SRAM_BASE_BASE_DEFAULT_VALUE_RESET_VALUE ( 0x18100000 )


#define CE_MIPS_BLOCKS_OBIU_CFG_SRAM_BASE_OFFSET ( 0x0000000C )

#define CE_MIPS_BLOCKS_OBIU_CFG_SRAM_BASE_ADDRESS   	( CE_MIPS_BLOCKS_OBIU_CFG_ADDRESS + CE_MIPS_BLOCKS_OBIU_CFG_SRAM_BASE_OFFSET )
#define BL_MIPS_BLOCKS_OBIU_CFG_SRAM_BASE_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_OBIU_CFG_SRAM_BASE_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_OBIU_CFG_SRAM_BASE_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_OBIU_CFG_SRAM_BASE_ADDRESS ), (v) )

typedef struct
{
	/* SRAM_BASE */
	stt_uint32 base	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_CFG_SRAM_BASE_DTE ;


/*****************************************************************************************/
/* SRAM_REG_BASE                                                                         */
/* sRAM registers base address.                                                          */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_OBIU_CFG_SRAM_REG_BASE_BASE_DEFAULT_VALUE             ( 0x18002000 )
#define CE_MIPS_BLOCKS_OBIU_CFG_SRAM_REG_BASE_BASE_DEFAULT_VALUE_RESET_VALUE ( 0x18002000 )


#define CE_MIPS_BLOCKS_OBIU_CFG_SRAM_REG_BASE_OFFSET ( 0x00000010 )

#define CE_MIPS_BLOCKS_OBIU_CFG_SRAM_REG_BASE_ADDRESS   	( CE_MIPS_BLOCKS_OBIU_CFG_ADDRESS + CE_MIPS_BLOCKS_OBIU_CFG_SRAM_REG_BASE_OFFSET )
#define BL_MIPS_BLOCKS_OBIU_CFG_SRAM_REG_BASE_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_OBIU_CFG_SRAM_REG_BASE_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_OBIU_CFG_SRAM_REG_BASE_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_OBIU_CFG_SRAM_REG_BASE_ADDRESS ), (v) )

typedef struct
{
	/* SRAM_REG_BASE */
	stt_uint32 base	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_CFG_SRAM_REG_BASE_DTE ;


/*****************************************************************************************/
/* MIPS_CFG_BASE                                                                         */
/* MIPS configuration base address.                                                      */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_OBIU_CFG_MIPS_CFG_BASE_BASE_DEFAULT_VALUE             ( 0x18002400 )
#define CE_MIPS_BLOCKS_OBIU_CFG_MIPS_CFG_BASE_BASE_DEFAULT_VALUE_RESET_VALUE ( 0x18002400 )


#define CE_MIPS_BLOCKS_OBIU_CFG_MIPS_CFG_BASE_OFFSET ( 0x00000014 )

#define CE_MIPS_BLOCKS_OBIU_CFG_MIPS_CFG_BASE_ADDRESS   	( CE_MIPS_BLOCKS_OBIU_CFG_ADDRESS + CE_MIPS_BLOCKS_OBIU_CFG_MIPS_CFG_BASE_OFFSET )
#define BL_MIPS_BLOCKS_OBIU_CFG_MIPS_CFG_BASE_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_OBIU_CFG_MIPS_CFG_BASE_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_OBIU_CFG_MIPS_CFG_BASE_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_OBIU_CFG_MIPS_CFG_BASE_ADDRESS ), (v) )

typedef struct
{
	/* MIPS_CFG_BASE */
	stt_uint32 base	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_CFG_MIPS_CFG_BASE_DTE ;


/*****************************************************************************************/
/* AHB_A_BASE                                                                            */
/* AHB A base address.                                                                   */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_OBIU_CFG_AHB_A_BASE_BASE_DEFAULT_VALUE             ( 0x18004000 )
#define CE_MIPS_BLOCKS_OBIU_CFG_AHB_A_BASE_BASE_DEFAULT_VALUE_RESET_VALUE ( 0x18004000 )


#define CE_MIPS_BLOCKS_OBIU_CFG_AHB_A_BASE_OFFSET ( 0x00000018 )

#define CE_MIPS_BLOCKS_OBIU_CFG_AHB_A_BASE_ADDRESS   	( CE_MIPS_BLOCKS_OBIU_CFG_ADDRESS + CE_MIPS_BLOCKS_OBIU_CFG_AHB_A_BASE_OFFSET )
#define BL_MIPS_BLOCKS_OBIU_CFG_AHB_A_BASE_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_OBIU_CFG_AHB_A_BASE_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_OBIU_CFG_AHB_A_BASE_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_OBIU_CFG_AHB_A_BASE_ADDRESS ), (v) )

typedef struct
{
	/* AHB_A_BASE */
	stt_uint32 base	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_CFG_AHB_A_BASE_DTE ;


/*****************************************************************************************/
/* AHB_B_BASE                                                                            */
/* AHB B base address.                                                                   */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_OBIU_CFG_AHB_B_BASE_BASE_DEFAULT_VALUE             ( 0x10000000 )
#define CE_MIPS_BLOCKS_OBIU_CFG_AHB_B_BASE_BASE_DEFAULT_VALUE_RESET_VALUE ( 0x10000000 )


#define CE_MIPS_BLOCKS_OBIU_CFG_AHB_B_BASE_OFFSET ( 0x0000001C )

#define CE_MIPS_BLOCKS_OBIU_CFG_AHB_B_BASE_ADDRESS   	( CE_MIPS_BLOCKS_OBIU_CFG_ADDRESS + CE_MIPS_BLOCKS_OBIU_CFG_AHB_B_BASE_OFFSET )
#define BL_MIPS_BLOCKS_OBIU_CFG_AHB_B_BASE_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_OBIU_CFG_AHB_B_BASE_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_OBIU_CFG_AHB_B_BASE_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_OBIU_CFG_AHB_B_BASE_ADDRESS ), (v) )

typedef struct
{
	/* AHB_B_BASE */
	stt_uint32 base	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_CFG_AHB_B_BASE_DTE ;


/*****************************************************************************************/
/* AHB_B_REG_BASE                                                                        */
/* AHB B registers base address.                                                         */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_OBIU_CFG_AHB_B_REG_BASE_BASE_DEFAULT_VALUE             ( 0x18008000 )
#define CE_MIPS_BLOCKS_OBIU_CFG_AHB_B_REG_BASE_BASE_DEFAULT_VALUE_RESET_VALUE ( 0x18008000 )


#define CE_MIPS_BLOCKS_OBIU_CFG_AHB_B_REG_BASE_OFFSET ( 0x00000020 )

#define CE_MIPS_BLOCKS_OBIU_CFG_AHB_B_REG_BASE_ADDRESS   	( CE_MIPS_BLOCKS_OBIU_CFG_ADDRESS + CE_MIPS_BLOCKS_OBIU_CFG_AHB_B_REG_BASE_OFFSET )
#define BL_MIPS_BLOCKS_OBIU_CFG_AHB_B_REG_BASE_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_OBIU_CFG_AHB_B_REG_BASE_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_OBIU_CFG_AHB_B_REG_BASE_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_OBIU_CFG_AHB_B_REG_BASE_ADDRESS ), (v) )

typedef struct
{
	/* AHB_B_REG_BASE */
	stt_uint32 base	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_CFG_AHB_B_REG_BASE_DTE ;


/*****************************************************************************************/
/* IR_BASE                                                                               */
/* Internal registers base address.                                                      */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_OBIU_CFG_IR_BASE_BASE_DEFAULT_VALUE             ( 0x18000000 )
#define CE_MIPS_BLOCKS_OBIU_CFG_IR_BASE_BASE_DEFAULT_VALUE_RESET_VALUE ( 0x18000000 )


#define CE_MIPS_BLOCKS_OBIU_CFG_IR_BASE_OFFSET ( 0x00000024 )

#define CE_MIPS_BLOCKS_OBIU_CFG_IR_BASE_ADDRESS   	( CE_MIPS_BLOCKS_OBIU_CFG_ADDRESS + CE_MIPS_BLOCKS_OBIU_CFG_IR_BASE_OFFSET )
#define BL_MIPS_BLOCKS_OBIU_CFG_IR_BASE_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_OBIU_CFG_IR_BASE_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_OBIU_CFG_IR_BASE_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_OBIU_CFG_IR_BASE_ADDRESS ), (v) )

typedef struct
{
	/* IR_BASE */
	stt_uint32 base	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_CFG_IR_BASE_DTE ;


/*****************************************************************************************/
/* OBIU_CFG                                                                              */
/* Configure OBIU settings                                                               */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_OBIU_CFG_OBIU_CFG_CFG_ON_VALUE             ( 0x8000001 )
#define CE_MIPS_BLOCKS_OBIU_CFG_OBIU_CFG_CFG_ON_VALUE_RESET_VALUE ( 0x8000001 )


#define CE_MIPS_BLOCKS_OBIU_CFG_OBIU_CFG_OFFSET ( 0x00000028 )

#define CE_MIPS_BLOCKS_OBIU_CFG_OBIU_CFG_ADDRESS   	( CE_MIPS_BLOCKS_OBIU_CFG_ADDRESS + CE_MIPS_BLOCKS_OBIU_CFG_OBIU_CFG_OFFSET )
#define BL_MIPS_BLOCKS_OBIU_CFG_OBIU_CFG_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_OBIU_CFG_OBIU_CFG_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_OBIU_CFG_OBIU_CFG_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_OBIU_CFG_OBIU_CFG_ADDRESS ), (v) )

typedef struct
{
	/* OBIU_CFG */
	stt_uint32 cfg	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_CFG_OBIU_CFG_DTE ;


/*****************************************************************************************/
/* TIMEOUT_VAL                                                                           */
/* Sets timeout value                                                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_OBIU_CFG_TOUT_VAL_VAL_DEFAULT_VALUE             ( 0x80000001 )
#define CE_MIPS_BLOCKS_OBIU_CFG_TOUT_VAL_VAL_DEFAULT_VALUE_RESET_VALUE ( 0x80000001 )


#define CE_MIPS_BLOCKS_OBIU_CFG_TOUT_VAL_OFFSET ( 0x0000002C )

#define CE_MIPS_BLOCKS_OBIU_CFG_TOUT_VAL_ADDRESS   	( CE_MIPS_BLOCKS_OBIU_CFG_ADDRESS + CE_MIPS_BLOCKS_OBIU_CFG_TOUT_VAL_OFFSET )
#define BL_MIPS_BLOCKS_OBIU_CFG_TOUT_VAL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_OBIU_CFG_TOUT_VAL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_OBIU_CFG_TOUT_VAL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_OBIU_CFG_TOUT_VAL_ADDRESS ), (v) )

typedef struct
{
	/* TIMEOUT_VAL */
	stt_uint32 val	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_CFG_TOUT_VAL_DTE ;


/*****************************************************************************************/
/* WR_ERR_INFO                                                                           */
/* Provides latest write error status and information                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_INFO_RSV1_DEFAULT_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_INFO_RSV1_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_INFO_MAP_ERR_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_INFO_MAP_ERR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_INFO_BURST_DEFAULT_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_INFO_BURST_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_INFO_TAG_DEFAULT_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_INFO_TAG_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_INFO_BYTE_EN_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_INFO_BYTE_EN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_INFO_OFFSET ( 0x00000030 )

#define CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_INFO_ADDRESS   	( CE_MIPS_BLOCKS_OBIU_CFG_ADDRESS + CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_INFO_OFFSET )
#define BL_MIPS_BLOCKS_OBIU_CFG_WR_ERR_INFO_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_INFO_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_OBIU_CFG_WR_ERR_INFO_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_INFO_ADDRESS ), (v) )

typedef struct
{
	/* RSV1 */
	stt_uint32 rsv1   	: 18 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MAP_ERR */
	stt_uint32 map_err	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BURST */
	stt_uint32 burst  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TAG */
	stt_uint32 tag    	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BYTE_EN */
	stt_uint32 byte_en	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_CFG_WR_ERR_INFO_DTE ;


/*****************************************************************************************/
/* WR_ERR_ADDR                                                                           */
/* Provides address of latest write error                                                */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_ADDR_ADDR_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_ADDR_ADDR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_ADDR_OFFSET ( 0x00000034 )

#define CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_ADDR_ADDRESS   	( CE_MIPS_BLOCKS_OBIU_CFG_ADDRESS + CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_ADDR_OFFSET )
#define BL_MIPS_BLOCKS_OBIU_CFG_WR_ERR_ADDR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_ADDR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_OBIU_CFG_WR_ERR_ADDR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_ADDR_ADDRESS ), (v) )

typedef struct
{
	/* WR_ERR_ADDR */
	stt_uint32 addr	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_CFG_WR_ERR_ADDR_DTE ;


/*****************************************************************************************/
/* WR_ERR_CLR                                                                            */
/* Clears write error information                                                        */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_CLR_CLR_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_CLR_CLR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_CLR_OFFSET ( 0x00000038 )

#define CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_CLR_ADDRESS   	( CE_MIPS_BLOCKS_OBIU_CFG_ADDRESS + CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_CLR_OFFSET )
#define BL_MIPS_BLOCKS_OBIU_CFG_WR_ERR_CLR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_CLR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_OBIU_CFG_WR_ERR_CLR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_OBIU_CFG_WR_ERR_CLR_ADDRESS ), (v) )

typedef struct
{
	/* WR_ERR_CLR */
	stt_uint32 clr	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_CFG_WR_ERR_CLR_DTE ;


/*****************************************************************************************/
/* DDR2_base                                                                             */
/* Base address of second chunk of ddr memory                                            */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_OBIU_CFG_DDR2_BASE_DDR_BASE_BASE_ADDRESS_VALUE             ( 0x20000000 )
#define CE_MIPS_BLOCKS_OBIU_CFG_DDR2_BASE_DDR_BASE_BASE_ADDRESS_VALUE_RESET_VALUE ( 0x20000000 )


#define CE_MIPS_BLOCKS_OBIU_CFG_DDR2_BASE_OFFSET ( 0x0000003C )

#define CE_MIPS_BLOCKS_OBIU_CFG_DDR2_BASE_ADDRESS   	( CE_MIPS_BLOCKS_OBIU_CFG_ADDRESS + CE_MIPS_BLOCKS_OBIU_CFG_DDR2_BASE_OFFSET )
#define BL_MIPS_BLOCKS_OBIU_CFG_DDR2_BASE_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_OBIU_CFG_DDR2_BASE_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_OBIU_CFG_DDR2_BASE_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_OBIU_CFG_DDR2_BASE_ADDRESS ), (v) )

typedef struct
{
	/* ddr_base */
	stt_uint32 ddr_base	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_CFG_DDR2_BASE_DTE ;


/*****************************************************************************************/
/* SYNC_ADDR                                                                             */
/* Configures address for dummy sync transaction                                         */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_OBIU_CFG_SYNC_ADDR_ADDR_DEFAULT_VALUE             ( 0xFFFF0000 )
#define CE_MIPS_BLOCKS_OBIU_CFG_SYNC_ADDR_ADDR_DEFAULT_VALUE_RESET_VALUE ( 0xFFFF0000 )


#define CE_MIPS_BLOCKS_OBIU_CFG_SYNC_ADDR_OFFSET ( 0x00000040 )

#define CE_MIPS_BLOCKS_OBIU_CFG_SYNC_ADDR_ADDRESS   	( CE_MIPS_BLOCKS_OBIU_CFG_ADDRESS + CE_MIPS_BLOCKS_OBIU_CFG_SYNC_ADDR_OFFSET )
#define BL_MIPS_BLOCKS_OBIU_CFG_SYNC_ADDR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_OBIU_CFG_SYNC_ADDR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_OBIU_CFG_SYNC_ADDR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_OBIU_CFG_SYNC_ADDR_ADDRESS ), (v) )

typedef struct
{
	/* SYNC_ADDR */
	stt_uint32 addr	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_CFG_SYNC_ADDR_DTE ;


/*****************************************************************************************/
/* PCI_0_MEM_BASE                                                                        */
/* PCI 0 memory address base.                                                            */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_0_MEM_BASE_RSV_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_0_MEM_BASE_RSV_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_0_MEM_BASE_BASE_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_0_MEM_BASE_BASE_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_0_MEM_BASE_OFFSET ( 0x00000044 )

#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_0_MEM_BASE_ADDRESS   	( CE_MIPS_BLOCKS_OBIU_CFG_ADDRESS + CE_MIPS_BLOCKS_OBIU_CFG_PCI_0_MEM_BASE_OFFSET )
#define BL_MIPS_BLOCKS_OBIU_CFG_PCI_0_MEM_BASE_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_OBIU_CFG_PCI_0_MEM_BASE_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_OBIU_CFG_PCI_0_MEM_BASE_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_OBIU_CFG_PCI_0_MEM_BASE_ADDRESS ), (v) )

typedef struct
{
	/* RSV */
	stt_uint32 rsv 	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PCI_0_MEM_BASE */
	stt_uint32 base	: 28 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_CFG_PCI_0_MEM_BASE_DTE ;


/*****************************************************************************************/
/* PCI_1_MEM_BASE                                                                        */
/* PCI 1 memory address base.                                                            */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_1_MEM_BASE_RSV_DEFAULT_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_1_MEM_BASE_RSV_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_1_MEM_BASE_PCINONPRE_DEFAULT_VALUE             ( 0x4000000 )
#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_1_MEM_BASE_PCINONPRE_DEFAULT_VALUE_RESET_VALUE ( 0x4000000 )


#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_1_MEM_BASE_OFFSET ( 0x00000048 )

#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_1_MEM_BASE_ADDRESS   	( CE_MIPS_BLOCKS_OBIU_CFG_ADDRESS + CE_MIPS_BLOCKS_OBIU_CFG_PCI_1_MEM_BASE_OFFSET )
#define BL_MIPS_BLOCKS_OBIU_CFG_PCI_1_MEM_BASE_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_OBIU_CFG_PCI_1_MEM_BASE_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_OBIU_CFG_PCI_1_MEM_BASE_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_OBIU_CFG_PCI_1_MEM_BASE_ADDRESS ), (v) )

typedef struct
{
	/* RSV */
	stt_uint32 rsv      	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PCI_Non_Prefetch_Base */
	stt_uint32 pcinonpre	: 28 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_CFG_PCI_1_MEM_BASE_DTE ;


/*****************************************************************************************/
/* PCI_0_MASK                                                                            */
/* PCI 0 mask.                                                                           */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_0_MASK_BASE_RSV_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_0_MASK_BASE_RSV_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_0_MASK_BASE_BASE_DEFAULT_VALUE             ( 0xFFFFFFF )
#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_0_MASK_BASE_BASE_DEFAULT_VALUE_RESET_VALUE ( 0xFFFFFFF )


#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_0_MASK_BASE_OFFSET ( 0x0000004C )

#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_0_MASK_BASE_ADDRESS   	( CE_MIPS_BLOCKS_OBIU_CFG_ADDRESS + CE_MIPS_BLOCKS_OBIU_CFG_PCI_0_MASK_BASE_OFFSET )
#define BL_MIPS_BLOCKS_OBIU_CFG_PCI_0_MASK_BASE_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_OBIU_CFG_PCI_0_MASK_BASE_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_OBIU_CFG_PCI_0_MASK_BASE_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_OBIU_CFG_PCI_0_MASK_BASE_ADDRESS ), (v) )

typedef struct
{
	/* RSV */
	stt_uint32 rsv 	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PCI_0_MASK_BASE */
	stt_uint32 base	: 28 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_CFG_PCI_0_MASK_BASE_DTE ;


/*****************************************************************************************/
/* PCI_1_MASK                                                                            */
/* PCI 1 mask.                                                                           */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_1_MASK_BASE_RSV_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_1_MASK_BASE_RSV_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_1_MASK_BASE_BASE_DEFAULT_VALUE             ( 0xFFFFFFF )
#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_1_MASK_BASE_BASE_DEFAULT_VALUE_RESET_VALUE ( 0xFFFFFFF )


#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_1_MASK_BASE_OFFSET ( 0x00000050 )

#define CE_MIPS_BLOCKS_OBIU_CFG_PCI_1_MASK_BASE_ADDRESS   	( CE_MIPS_BLOCKS_OBIU_CFG_ADDRESS + CE_MIPS_BLOCKS_OBIU_CFG_PCI_1_MASK_BASE_OFFSET )
#define BL_MIPS_BLOCKS_OBIU_CFG_PCI_1_MASK_BASE_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_OBIU_CFG_PCI_1_MASK_BASE_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_OBIU_CFG_PCI_1_MASK_BASE_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_OBIU_CFG_PCI_1_MASK_BASE_ADDRESS ), (v) )

typedef struct
{
	/* RSV */
	stt_uint32 rsv 	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PCI_1_MASK_BASE */
	stt_uint32 base	: 28 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_CFG_PCI_1_MASK_BASE_DTE ;


#ifdef __MIPS_D  /* only MIPS_D */

/*****************************************************************************************/
/* Bbtx_Spram_start_address                                                              */
/* Start of address for BBTX transaction in the SPRAM.in resolution of bytes,  Aligned t */
/* o 8 bytes.                                                                            */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_START_ADDRESS_R1_RESERVED_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_START_ADDRESS_R1_RESERVED_VALUE_RESET_VALUE     ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_START_ADDRESS_ST_ADDR_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_START_ADDRESS_ST_ADDR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_START_ADDRESS_OFFSET ( 0x00000000 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_START_ADDRESS_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_START_ADDRESS_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_START_ADDRESS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_START_ADDRESS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_START_ADDRESS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_START_ADDRESS_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1     	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Bbtx_Spram_start_address */
	stt_uint32 st_addr	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_START_ADDRESS_DTE ;


/*****************************************************************************************/
/* Bbtx_Spram_config                                                                     */
/* 15:0 – BB destination address.  22-16 – BB destination port defines the routing addre */
/* ss.  31:24 – BB byte count. Number of bytes to transfer.    Writing to this command r */
/* egister inserts a new command into the BBTX command fifo. the command fifo depth is 8 */
/*  commands. If fifo is full writing to this register will be neglected.                */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_CONFIG_BB_BC_DEFAULT_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_CONFIG_BB_BC_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_CONFIG_R1_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_CONFIG_R1_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_CONFIG_DEST_PORT_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_CONFIG_DEST_PORT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_CONFIG_DEST_ADDR_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_CONFIG_DEST_ADDR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_CONFIG_OFFSET ( 0x00000004 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_CONFIG_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_CONFIG_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_CONFIG_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_CONFIG_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_CONFIG_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_CONFIG_ADDRESS ), (v) )

typedef struct
{
	/* BB_BC */
	stt_uint32 bb_bc    	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RESERVED */
	stt_uint32 r1       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BB_destination_port */
	stt_uint32 dest_port	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BB_destination_addr */
	stt_uint32 dest_addr	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_CONFIG_DTE ;


/*****************************************************************************************/
/* Bbtx_Spram_task_register                                                              */
/* 4:0 – this register will be pushed into the command fifo indicating which interrupt s */
/* hould be asserted upon command completed.  5 - interrupt_enable - This register indic */
/* ates whether interrupt should be generated upon BBTX command completion.   6 - Increm */
/* ent address. Should always be one                                                     */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_TASK_REGISTER_RESERVED_DEFAULT_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_TASK_REGISTER_RESERVED_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_TASK_REGISTER_BBTX_INC_ADDR_INC_ADDR_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_TASK_REGISTER_BBTX_INC_ADDR_INC_ADDR_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_TASK_REGISTER_INT_EN_DEFAULT_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_TASK_REGISTER_INT_EN_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_TASK_REGISTER_TASK_NUM_DEFAULT_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_TASK_REGISTER_TASK_NUM_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_TASK_REGISTER_OFFSET ( 0x00000008 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_TASK_REGISTER_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_TASK_REGISTER_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_TASK_REGISTER_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_TASK_REGISTER_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_TASK_REGISTER_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_TASK_REGISTER_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 reserved     	: 25 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BBTX_INC_ADDR */
	stt_uint32 bbtx_inc_addr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BBTX_SPRAM_INT_EN */
	stt_uint32 int_en       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Bbtx_Spram_task_num */
	stt_uint32 task_num     	: 5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_TASK_REGISTER_DTE ;


/*****************************************************************************************/
/* Bbtx_sparm_fifo_occupancy                                                             */
/* Command FIFO occupancy, number of commands in FIFO.                                   */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPARM_FIFO_OCCUPANCY_R1_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPARM_FIFO_OCCUPANCY_R1_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPARM_FIFO_OCCUPANCY_FIFO_OCCU_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPARM_FIFO_OCCUPANCY_FIFO_OCCU_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPARM_FIFO_OCCUPANCY_OFFSET ( 0x0000000C )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPARM_FIFO_OCCUPANCY_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPARM_FIFO_OCCUPANCY_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPARM_FIFO_OCCUPANCY_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPARM_FIFO_OCCUPANCY_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPARM_FIFO_OCCUPANCY_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPARM_FIFO_OCCUPANCY_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1       	: 28 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Bbtx_sparm_fifo_occupancy */
	stt_uint32 fifo_occu	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPARM_FIFO_OCCUPANCY_DTE ;


/*****************************************************************************************/
/* Bbtx_message_data_low_word                                                            */
/* low word of data to be transferred through BB.                                        */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_DATA_LOW_WORD_LW_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_DATA_LOW_WORD_LW_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_DATA_LOW_WORD_OFFSET ( 0x00000010 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_DATA_LOW_WORD_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_DATA_LOW_WORD_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_DATA_LOW_WORD_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_DATA_LOW_WORD_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_DATA_LOW_WORD_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_DATA_LOW_WORD_ADDRESS ), (v) )

typedef struct
{
	/* Bbtx_message_data_low_word */
	stt_uint32 lw	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_DATA_LOW_WORD_DTE ;


/*****************************************************************************************/
/* Bbtx_message_data_high_word                                                           */
/* high word of data to be transferred through BB.                                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_DATA_HIGH_WORD_HW_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_DATA_HIGH_WORD_HW_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_DATA_HIGH_WORD_OFFSET ( 0x00000014 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_DATA_HIGH_WORD_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_DATA_HIGH_WORD_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_DATA_HIGH_WORD_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_DATA_HIGH_WORD_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_DATA_HIGH_WORD_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_DATA_HIGH_WORD_ADDRESS ), (v) )

typedef struct
{
	/* Bbtx_message_data_high_word */
	stt_uint32 hw	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_DATA_HIGH_WORD_DTE ;


/*****************************************************************************************/
/* Bbtx_message_address                                                                  */
/* 6:0 – BB routing address.  22:7 – BB destination address.  Upon accessing this regist */
/* er a BBTX message will be generated.BBTX messages arent pushed into command fifo.     */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_ADDRESS_R1_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_ADDRESS_R1_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_ADDRESS_DEST_ADDR_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_ADDRESS_DEST_ADDR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_ADDRESS_ROU_ADDR_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_ADDRESS_ROU_ADDR_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_ADDRESS_OFFSET ( 0x00000018 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_ADDRESS_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_ADDRESS_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_ADDRESS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_ADDRESS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_ADDRESS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_ADDRESS_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1       	: 9 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Bbtx_message_dest_addr */
	stt_uint32 dest_addr	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Bbtx_message_routing_addr */
	stt_uint32 rou_addr 	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_ADDRESS_DTE ;


/*****************************************************************************************/
/* bbtx_spram_req_comp_cnt                                                               */
/* D-MIPS has direct access to DMA engines. D-MIPS BBTX engine has   request queues up t */
/* o 8 entries and can generate optional Interrupt Collector events upon   request compl */
/* etion. When BBTX completes execution of request with interrupt enabled, it   incremen */
/* ts 16-bit request_completed counter that can be read  by D-MIPS.  The following desig */
/* n enables packet processing pipelining when the processing function issues   BBTX req */
/* uests.                                                                                */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_REQ_COMP_CNT_RESERVED_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_REQ_COMP_CNT_RESERVED_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_REQ_COMP_CNT_COMP_CNT_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_REQ_COMP_CNT_COMP_CNT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_REQ_COMP_CNT_OFFSET ( 0x0000001C )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_REQ_COMP_CNT_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_REQ_COMP_CNT_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_REQ_COMP_CNT_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_REQ_COMP_CNT_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_REQ_COMP_CNT_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_REQ_COMP_CNT_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 reserved	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bbtx_spram_req_comp_cnt */
	stt_uint32 comp_cnt	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_REQ_COMP_CNT_DTE ;


/*****************************************************************************************/
/* bbtx_msg_trig                                                                         */
/* 1 – bbtx message in progress.  0 – bbtx message completed                             */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MSG_TRIG_R1_DEFAULT_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MSG_TRIG_R1_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MSG_TRIG_MSG_TRIG_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MSG_TRIG_MSG_TRIG_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MSG_TRIG_OFFSET ( 0x00000020 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MSG_TRIG_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MSG_TRIG_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MSG_TRIG_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MSG_TRIG_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MSG_TRIG_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MSG_TRIG_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1      	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bbtx_msg_trig */
	stt_uint32 msg_trig	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MSG_TRIG_DTE ;


/*****************************************************************************************/
/* dma_spram_start_address                                                               */
/* Start of address for DMA transaction in the SPRAM In byte resolution.                 */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDRESS_R1_DEFAULT_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDRESS_R1_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDRESS_START_ADDR_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDRESS_START_ADDR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDRESS_OFFSET ( 0x00000040 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDRESS_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDRESS_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDRESS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDRESS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDRESS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDRESS_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1        	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* dma_spram_start_address */
	stt_uint32 start_addr	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDRESS_DTE ;


/*****************************************************************************************/
/* dma_spram_start_addr_ddr_PSRAM                                                        */
/* Start of address in ddr or packet ram. In byte resolution.                            */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDR_DDR_PSRAM_TAR_START_ADDR_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDR_DDR_PSRAM_TAR_START_ADDR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDR_DDR_PSRAM_OFFSET ( 0x00000044 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDR_DDR_PSRAM_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDR_DDR_PSRAM_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDR_DDR_PSRAM_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDR_DDR_PSRAM_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDR_DDR_PSRAM_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDR_DDR_PSRAM_ADDRESS ), (v) )

typedef struct
{
	/* dma_spram_start_addr_ddr_PSRAM */
	stt_uint32 tar_start_addr	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDR_DDR_PSRAM_DTE ;


/*****************************************************************************************/
/* dma_spram_task_number                                                                 */
/* 4:0 - Task number in interrupt register to be activated.  5 – interrupt enable.       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_TASK_NUMBER_R1_DEFAULT_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_TASK_NUMBER_R1_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_TASK_NUMBER_INT_EN_DEFAULT_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_TASK_NUMBER_INT_EN_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_TASK_NUMBER_TASK_NUM_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_TASK_NUMBER_TASK_NUM_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_TASK_NUMBER_OFFSET ( 0x00000048 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_TASK_NUMBER_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_TASK_NUMBER_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_TASK_NUMBER_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_TASK_NUMBER_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_TASK_NUMBER_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_TASK_NUMBER_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1      	: 26 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* dma_task_interrupt_en */
	stt_uint32 int_en  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* dma_task_number */
	stt_uint32 task_num	: 5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_TASK_NUMBER_DTE ;


/*****************************************************************************************/
/* dma_spram_byte_length_rd_wr                                                           */
/* 15:0 – number of bytes to written to DDR and PSRAM.  16 – RD/WR – read from ddr/ PSRA */
/* M -0. write to ddr/ PSRAM – 1.  17 – 0 – command to DDR. 1 – Command to PSRAM.   18 – */
/*  maximum  number of bytes to be pushed into command fifo.  0 – 64 bytes.  1 – 128 byt */
/* es  Upon accessing this register command will be pushed into command split fifo.      */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_BYTE_LENGTH_RD_WR_R1_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_BYTE_LENGTH_RD_WR_R1_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_BYTE_LENGTH_RD_WR_MAX_BC_DEFAULT_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_BYTE_LENGTH_RD_WR_MAX_BC_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_BYTE_LENGTH_RD_WR_DDR_PSRAM_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_BYTE_LENGTH_RD_WR_DDR_PSRAM_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_BYTE_LENGTH_RD_WR_RD_WR_DEFAULT_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_BYTE_LENGTH_RD_WR_RD_WR_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_BYTE_LENGTH_RD_WR_BC_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_BYTE_LENGTH_RD_WR_BC_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_BYTE_LENGTH_RD_WR_OFFSET ( 0x0000004C )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_BYTE_LENGTH_RD_WR_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_BYTE_LENGTH_RD_WR_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_BYTE_LENGTH_RD_WR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_BYTE_LENGTH_RD_WR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_BYTE_LENGTH_RD_WR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_BYTE_LENGTH_RD_WR_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1       	: 13 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* dma_cmd_max_bc */
	stt_uint32 max_bc   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* dma_cmd_ddr_psram */
	stt_uint32 ddr_psram	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* dma_rd_wr */
	stt_uint32 rd_wr    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* dma_bc */
	stt_uint32 bc       	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_BYTE_LENGTH_RD_WR_DTE ;


/*****************************************************************************************/
/* dma_spram_req_comp_cnt                                                                */
/* D-MIPS has direct access to DMA engines. D-MIPS DMA engine has   request queues up to */
/*  8 entries and can generate optional Interrupt Collector events upon   request comple */
/* tion. When DMA completes execution of request with interrupt enabled, it   increments */
/*  16-bit request_completed counter that can be read  by D-MIPS.  The following design  */
/* enables packet processing pipelining when the processing function issues   DMA reques */
/* ts.                                                                                   */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_REQ_COMP_CNT_R1_DEFAULT_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_REQ_COMP_CNT_R1_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_REQ_COMP_CNT_COMP_CNT_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_REQ_COMP_CNT_COMP_CNT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_REQ_COMP_CNT_OFFSET ( 0x00000050 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_REQ_COMP_CNT_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_REQ_COMP_CNT_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_REQ_COMP_CNT_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_REQ_COMP_CNT_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_REQ_COMP_CNT_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_REQ_COMP_CNT_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1      	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* dma_spram_req_comp_cnt */
	stt_uint32 comp_cnt	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_REQ_COMP_CNT_DTE ;


/*****************************************************************************************/
/* dma_nr_req_in_progress                                                                */
/* This register indicates to the split state machine whether it can move between client */
/* s. In order to move between clients all transaction should be completed which means t */
/* hat register value should be zero. For debug mode writing to this register is also en */
/* abled.                                                                                */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_NR_REQ_IN_PROGRESS_R1_DEFAULT_VALUE                      ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_NR_REQ_IN_PROGRESS_R1_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_NR_REQ_IN_PROGRESS_NR_REQ_PROG_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_NR_REQ_IN_PROGRESS_NR_REQ_PROG_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_NR_REQ_IN_PROGRESS_OFFSET ( 0x0000005C )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_NR_REQ_IN_PROGRESS_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_NR_REQ_IN_PROGRESS_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_NR_REQ_IN_PROGRESS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_NR_REQ_IN_PROGRESS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_NR_REQ_IN_PROGRESS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_NR_REQ_IN_PROGRESS_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1         	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* dma_nr_req_in_progress */
	stt_uint32 nr_req_prog	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_NR_REQ_IN_PROGRESS_DTE ;


/*****************************************************************************************/
/* spram_wakeup_mask                                                                     */
/* wakeup mask of non Philips interrupt collector.                                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_MASK_WAKEUP_MASK_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_MASK_WAKEUP_MASK_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_MASK_OFFSET ( 0x00000080 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_MASK_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_MASK_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_MASK_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_MASK_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_MASK_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_MASK_ADDRESS ), (v) )

typedef struct
{
	/* spram_wakeup_mask */
	stt_uint32 wakeup_mask	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_MASK_DTE ;


/*****************************************************************************************/
/* spram_wakeup_wr_clr_cb                                                                */
/* there are two options to clear the wakeup from machines. if cb is 0 - wakeup from mac */
/* hine is read cleared. 1 - wakeup from machine is write cleared.                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_WR_CLR_CB_R1_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_WR_CLR_CB_R1_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_WR_CLR_CB_WR_CLR_CB_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_WR_CLR_CB_WR_CLR_CB_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_WR_CLR_CB_OFFSET ( 0x00000084 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_WR_CLR_CB_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_WR_CLR_CB_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_WR_CLR_CB_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_WR_CLR_CB_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_WR_CLR_CB_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_WR_CLR_CB_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1       	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spram_wakeup_wr_clr_cb */
	stt_uint32 wr_clr_cb	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_WR_CLR_CB_DTE ;


/*****************************************************************************************/
/* spram_wakeup_from_machine                                                             */
/* these registers are accessed by BBRX, BBTX and dma machine. Registers are cleared by  */
/* SW upon write.                                                                        */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_FROM_MACHINE_WAK_FROM_MACH_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_FROM_MACHINE_WAK_FROM_MACH_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_FROM_MACHINE_OFFSET ( 0x00000088 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_FROM_MACHINE_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_FROM_MACHINE_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_FROM_MACHINE_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_FROM_MACHINE_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_FROM_MACHINE_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_FROM_MACHINE_ADDRESS ), (v) )

typedef struct
{
	/* spram_wakeup_from_machine */
	stt_uint32 wak_from_mach	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_FROM_MACHINE_DTE ;


/*****************************************************************************************/
/* Spram_wakeup_cb                                                                       */
/* This bit enables interrupt handling in two modes. One is through the regular interrup */
/* t collector and the other is through peripheral ICU (Philips module).   0 – use regul */
/* ar ICU.  1-  use interrupt collector machine and priority.                            */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_CB_R1_DEFAULT_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_CB_R1_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_CB_WAK_CB_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_CB_WAK_CB_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_CB_OFFSET ( 0x0000008C )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_CB_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_CB_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_CB_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_CB_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_CB_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_CB_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1    	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Spram_wakeup_cb */
	stt_uint32 wak_cb	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_CB_DTE ;


/*****************************************************************************************/
/* spram_highest_priority_task                                                           */
/* Interrupt collector will update this register with the highest priority task number.  */
/* SW will access this register upon receiving MIPSD_SI_Int[2].                          */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_HIGHEST_PRIORITY_TASK_R1_DEFAULT_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_HIGHEST_PRIORITY_TASK_R1_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_HIGHEST_PRIORITY_TASK_HPRIO_TASK_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_HIGHEST_PRIORITY_TASK_HPRIO_TASK_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_HIGHEST_PRIORITY_TASK_OFFSET ( 0x00000090 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_HIGHEST_PRIORITY_TASK_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_HIGHEST_PRIORITY_TASK_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_HIGHEST_PRIORITY_TASK_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_HIGHEST_PRIORITY_TASK_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_HIGHEST_PRIORITY_TASK_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_HIGHEST_PRIORITY_TASK_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1        	: 27 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spram_highest_priority_task */
	stt_uint32 hprio_task	: 5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_HIGHEST_PRIORITY_TASK_DTE ;


/*****************************************************************************************/
/* bbrx_async_fifo_pop_almost_empty                                                      */
/* Bbrx_async_fifo pop almost empty.                                                     */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_FIFO_POP_ALMOST_EMPTY_R1_DEFAULT_VALUE                           ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_FIFO_POP_ALMOST_EMPTY_R1_DEFAULT_VALUE_RESET_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_FIFO_POP_ALMOST_EMPTY_POP_ALMOST_EMPTY_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_FIFO_POP_ALMOST_EMPTY_POP_ALMOST_EMPTY_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_FIFO_POP_ALMOST_EMPTY_OFFSET ( 0x00000094 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_FIFO_POP_ALMOST_EMPTY_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_FIFO_POP_ALMOST_EMPTY_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_FIFO_POP_ALMOST_EMPTY_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_FIFO_POP_ALMOST_EMPTY_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_FIFO_POP_ALMOST_EMPTY_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_FIFO_POP_ALMOST_EMPTY_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1              	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bbrx_async_fifo_pop_almost_empty */
	stt_uint32 pop_almost_empty	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_FIFO_POP_ALMOST_EMPTY_DTE ;


/*****************************************************************************************/
/* bbrx_async_regf_fifo_pop_empty                                                        */
/* Bbrx_async_fifo pop empty.                                                            */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_REGF_FIFO_POP_EMPTY_R1_DEFAULT_VALUE                         ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_REGF_FIFO_POP_EMPTY_R1_DEFAULT_VALUE_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_REGF_FIFO_POP_EMPTY_FIFO_POP_EMPTY_DEFAULT_VALUE             ( 0x1 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_REGF_FIFO_POP_EMPTY_FIFO_POP_EMPTY_DEFAULT_VALUE_RESET_VALUE ( 0x1 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_REGF_FIFO_POP_EMPTY_OFFSET ( 0x00000098 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_REGF_FIFO_POP_EMPTY_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_REGF_FIFO_POP_EMPTY_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_REGF_FIFO_POP_EMPTY_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_REGF_FIFO_POP_EMPTY_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_REGF_FIFO_POP_EMPTY_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_REGF_FIFO_POP_EMPTY_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1            	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bbrx_async_regf_fifo_pop_empty */
	stt_uint32 fifo_pop_empty	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_REGF_FIFO_POP_EMPTY_DTE ;


/*****************************************************************************************/
/* prb_bb_rx_1                                                                           */
/* Probe mode of bbrx machine.                                                           */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_RX_1_PRB_1_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_RX_1_PRB_1_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_RX_1_OFFSET ( 0x0000009C )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_RX_1_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_RX_1_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_RX_1_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_RX_1_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_RX_1_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_RX_1_ADDRESS ), (v) )

typedef struct
{
	/* prb_bb_rx_1 */
	stt_uint32 prb_1	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_RX_1_DTE ;


/*****************************************************************************************/
/* prb_bb_rx_2                                                                           */
/* Probe mode of bbrx machine                                                            */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_RX_2_PRB_2_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_RX_2_PRB_2_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_RX_2_OFFSET ( 0x000000A0 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_RX_2_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_RX_2_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_RX_2_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_RX_2_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_RX_2_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_RX_2_ADDRESS ), (v) )

typedef struct
{
	/* prb_bb_rx_2 */
	stt_uint32 prb_2	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_RX_2_DTE ;


/*****************************************************************************************/
/* BBRX_ASYNC_SW_POP_RST                                                                 */
/* 1- upon activating this bit the bbrx_async pop side of the fifo will be reset. (ocp c */
/* lock domain).                                                                         */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_POP_RST_R1_DEFAULT_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_POP_RST_R1_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_POP_RST_SW_POP_RST_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_POP_RST_SW_POP_RST_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_POP_RST_OFFSET ( 0x000000A4 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_POP_RST_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_POP_RST_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_POP_RST_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_POP_RST_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_POP_RST_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_POP_RST_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1        	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BBRX_ASYNC_SW_POP_RST */
	stt_uint32 sw_pop_rst	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_POP_RST_DTE ;


/*****************************************************************************************/
/* BBRX_ASYNC_SW_PUSH_RST                                                                */
/* 1- upon activating this bit the bbrx_async push side of the fifo will be reset. (runn */
/* er clock domain)                                                                      */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_PUSH_RST_R1_DEFAULT_VALUE                      ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_PUSH_RST_R1_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_PUSH_RST_SW_PUSH_RST_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_PUSH_RST_SW_PUSH_RST_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_PUSH_RST_OFFSET ( 0x000000A8 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_PUSH_RST_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_PUSH_RST_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_PUSH_RST_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_PUSH_RST_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_PUSH_RST_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_PUSH_RST_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1         	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BBRX_ASYNC_SW_PUSH_RST */
	stt_uint32 sw_push_rst	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_PUSH_RST_DTE ;


/*****************************************************************************************/
/* bbtx_async_eob_fifo_push_almost_full                                                  */
/* Bbtx_async_fifo push eob fifo almost full.                                            */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_ALMOST_FULL_R1_DEFAULT_VALUE                               ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_ALMOST_FULL_R1_DEFAULT_VALUE_RESET_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_ALMOST_FULL_EOB_PUSH_ALMOST_FULL_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_ALMOST_FULL_EOB_PUSH_ALMOST_FULL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_ALMOST_FULL_OFFSET ( 0x000000C0 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_ALMOST_FULL_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_ALMOST_FULL_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_ALMOST_FULL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_ALMOST_FULL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_ALMOST_FULL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_ALMOST_FULL_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1                  	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bbtx_async_eob_fifo_push_almost_full */
	stt_uint32 eob_push_almost_full	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_ALMOST_FULL_DTE ;


/*****************************************************************************************/
/* bbtx_async_fifo_push_almost_full                                                      */
/* Bbtx_async_fifo push fifo almost full.                                                */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_ALMOST_FULL_R1_DEFAULT_VALUE                           ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_ALMOST_FULL_R1_DEFAULT_VALUE_RESET_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_ALMOST_FULL_PUSH_ALMOST_FULL_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_ALMOST_FULL_PUSH_ALMOST_FULL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_ALMOST_FULL_OFFSET ( 0x000000C4 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_ALMOST_FULL_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_ALMOST_FULL_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_ALMOST_FULL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_ALMOST_FULL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_ALMOST_FULL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_ALMOST_FULL_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1              	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bbtx_async_fifo_push_almost_full */
	stt_uint32 push_almost_full	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_ALMOST_FULL_DTE ;


/*****************************************************************************************/
/* prb_bb_tx_1                                                                           */
/* Probe mode of bbtx machine.                                                           */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_TX_1_PRB_1_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_TX_1_PRB_1_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_TX_1_OFFSET ( 0x000000C8 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_TX_1_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_TX_1_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_TX_1_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_TX_1_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_TX_1_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_TX_1_ADDRESS ), (v) )

typedef struct
{
	/* prb_bb_tx_1 */
	stt_uint32 prb_1	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_TX_1_DTE ;


/*****************************************************************************************/
/* prb_bb_tx_2                                                                           */
/* Probe mode of bbtx machine.                                                           */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_TX_2_PRB_2_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_TX_2_PRB_2_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_TX_2_OFFSET ( 0x000000CC )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_TX_2_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_TX_2_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_TX_2_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_TX_2_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_TX_2_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_TX_2_ADDRESS ), (v) )

typedef struct
{
	/* PRB_BB_TX_2 */
	stt_uint32 prb_2	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_TX_2_DTE ;


/*****************************************************************************************/
/* bb_buf_fifo_empty                                                                     */
/* Inidicates if command fifo is full. (not split fifo)                                  */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_EMPTY_R1_RESERVED_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_EMPTY_R1_RESERVED_VALUE_RESET_VALUE        ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_EMPTY_FIFO_EMPTY_DEFAULT_VALUE             ( 0x1 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_EMPTY_FIFO_EMPTY_DEFAULT_VALUE_RESET_VALUE ( 0x1 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_EMPTY_OFFSET ( 0x000000D0 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_EMPTY_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_EMPTY_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_EMPTY_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_EMPTY_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_EMPTY_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_EMPTY_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1        	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bb_buf_fifo_empty */
	stt_uint32 fifo_empty	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_EMPTY_DTE ;


/*****************************************************************************************/
/* bb_buf_fifo_full                                                                      */
/* bbtx command fifo full(this isnt the split fifo)                                      */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_FULL_R1_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_FULL_R1_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_FULL_FIFO_FULL_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_FULL_FIFO_FULL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_FULL_OFFSET ( 0x000000D4 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_FULL_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_FULL_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_FULL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_FULL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_FULL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_FULL_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1       	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bb_buf_fifo_full */
	stt_uint32 fifo_full	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_FULL_DTE ;


/*****************************************************************************************/
/* BBTX_ASYNC_SW_POP_RST                                                                 */
/* 1- upon activating this bit the bbtx_async pop side of the fifo will be reset. (runne */
/* r clock domain).                                                                      */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_POP_RST_RESERVED_DEFAULT_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_POP_RST_RESERVED_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_POP_RST_SW_POP_RST_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_POP_RST_SW_POP_RST_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_POP_RST_OFFSET ( 0x000000D8 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_POP_RST_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_POP_RST_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_POP_RST_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_POP_RST_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_POP_RST_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_POP_RST_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 reserved  	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BBTX_ASYNC_SW_POP_RST */
	stt_uint32 sw_pop_rst	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_POP_RST_DTE ;


/*****************************************************************************************/
/* BBTX_ASYNC_SW_PUSH_RST                                                                */
/* 1- upon activating this bit the bbtx_async push side of the fifo will be reset. (ocp  */
/* clock domain).                                                                        */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_PUSH_RST_R1_DEFAULT_VALUE                      ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_PUSH_RST_R1_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_PUSH_RST_SW_PUSH_RST_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_PUSH_RST_SW_PUSH_RST_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_PUSH_RST_OFFSET ( 0x000000DC )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_PUSH_RST_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_PUSH_RST_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_PUSH_RST_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_PUSH_RST_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_PUSH_RST_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_PUSH_RST_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1         	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BBTX_ASYNC_SW_PUSH_RST */
	stt_uint32 sw_push_rst	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_PUSH_RST_DTE ;


/*****************************************************************************************/
/* BBTX_ASYNC_EOB_SW_POP_RST                                                             */
/* 1- upon activating this bit the bbtx_async pop side of the eob_fifo will be reset. (r */
/* unner clock domain).                                                                  */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_POP_RST_R1_DEFAULT_VALUE                         ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_POP_RST_R1_DEFAULT_VALUE_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_POP_RST_EOB_SW_POP_RST_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_POP_RST_EOB_SW_POP_RST_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_POP_RST_OFFSET ( 0x000000E0 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_POP_RST_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_POP_RST_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_POP_RST_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_POP_RST_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_POP_RST_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_POP_RST_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1            	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BBTX_ASYNC_EOB_SW_POP_RST */
	stt_uint32 eob_sw_pop_rst	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_POP_RST_DTE ;


/*****************************************************************************************/
/* BBTX_ASYNC_EOB_SW_PUSH_RST                                                            */
/* 1- upon activating this bit the bbtx_async push side of the eob_fifo will be reset. ( */
/* ocp clock domain).                                                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_PUSH_RST_R1_DEFAULT_VALUE                          ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_PUSH_RST_R1_DEFAULT_VALUE_RESET_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_PUSH_RST_EOB_SW_PUSH_RST_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_PUSH_RST_EOB_SW_PUSH_RST_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_PUSH_RST_OFFSET ( 0x000000E4 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_PUSH_RST_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_PUSH_RST_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_PUSH_RST_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_PUSH_RST_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_PUSH_RST_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_PUSH_RST_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1             	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BBTX_ASYNC_EOB_SW_PUSH_RST */
	stt_uint32 eob_sw_push_rst	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_PUSH_RST_DTE ;


/*****************************************************************************************/
/* bbtx_async_fifo_push_full                                                             */
/* Bbtx_async_fifo push fifo full.                                                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_FULL_R1_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_FULL_R1_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_FULL_PUSH_FULL_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_FULL_PUSH_FULL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_FULL_OFFSET ( 0x000000E8 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_FULL_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_FULL_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_FULL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_FULL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_FULL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_FULL_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1       	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bbtx_async_fifo_push_full */
	stt_uint32 push_full	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_FULL_DTE ;


/*****************************************************************************************/
/* bbtx_async_eob_fifo_push_full                                                         */
/* Bbtx_async_fifo push eob fifo full.                                                   */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_FULL_R1_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_FULL_R1_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_FULL_PUSH_FULL_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_FULL_PUSH_FULL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_FULL_OFFSET ( 0x000000EC )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_FULL_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_FULL_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_FULL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_FULL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_FULL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_FULL_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1       	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bbtx_async_eob_fifo_push_full */
	stt_uint32 push_full	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_FULL_DTE ;


/*****************************************************************************************/
/* prb_dma_regf_fifo                                                                     */
/* Dma fifo probe mode.                                                                  */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_FIFO_PRB_FIFO_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_FIFO_PRB_FIFO_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_FIFO_OFFSET ( 0x00000140 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_FIFO_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_FIFO_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_FIFO_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_FIFO_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_FIFO_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_FIFO_ADDRESS ), (v) )

typedef struct
{
	/* prb_dma_regf_fifo */
	stt_uint32 prb_fifo	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_FIFO_DTE ;


/*****************************************************************************************/
/* prb_dma_regf_st1                                                                      */
/* Dma probe mode statge 1                                                               */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST1_PRB_ST1_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST1_PRB_ST1_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST1_OFFSET ( 0x00000144 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST1_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST1_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST1_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST1_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST1_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST1_ADDRESS ), (v) )

typedef struct
{
	/* prb_dma_regf_st1 */
	stt_uint32 prb_st1	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST1_DTE ;


/*****************************************************************************************/
/* prb_dma_regf_st2                                                                      */
/* Dma probe mode statge 2                                                               */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST2_PRB_ST2_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST2_PRB_ST2_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST2_OFFSET ( 0x00000148 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST2_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST2_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST2_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST2_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST2_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST2_ADDRESS ), (v) )

typedef struct
{
	/* prb_dma_regf_st2 */
	stt_uint32 prb_st2	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST2_DTE ;


/*****************************************************************************************/
/* prb_dma_regf_st3                                                                      */
/* Dma probe mode statge 3                                                               */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST3_PRB_ST3_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST3_PRB_ST3_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST3_OFFSET ( 0x0000014C )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST3_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST3_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST3_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST3_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST3_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST3_ADDRESS ), (v) )

typedef struct
{
	/* prb_dma_regf_st3 */
	stt_uint32 prb_st3	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST3_DTE ;


/*****************************************************************************************/
/* dma_split_cmd_fifo_full                                                               */
/* Dma split machine fifo full.                                                          */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPLIT_CMD_FIFO_FULL_R1_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPLIT_CMD_FIFO_FULL_R1_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPLIT_CMD_FIFO_FULL_FIFO_FULL_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPLIT_CMD_FIFO_FULL_FIFO_FULL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPLIT_CMD_FIFO_FULL_OFFSET ( 0x00000150 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPLIT_CMD_FIFO_FULL_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPLIT_CMD_FIFO_FULL_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPLIT_CMD_FIFO_FULL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPLIT_CMD_FIFO_FULL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPLIT_CMD_FIFO_FULL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPLIT_CMD_FIFO_FULL_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1       	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* dma_split_cmd_fifo_full */
	stt_uint32 fifo_full	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPLIT_CMD_FIFO_FULL_DTE ;


/*****************************************************************************************/
/* Spctrl_arb_priority                                                                   */
/* These bits change the priority between arbiter clients. Default configuration 0 -   1 */
/* .BBRX (highest priority)  2.DMA RX  3.BBTX  4. DPI  5..DMA TX  1 –   1.DMA RX (highes */
/* t priority)  2.BBRX  3.BBTX  4. DPI  5. DMA TX    2 –   1.DMA RX (highest priority)   */
/* 2.BBRX  3.DMA TX  4.BBTX  5.PSE  3-   1.BBRX (highest priority)  2.DMA RX  3.DMA TX   */
/* 4.BBTX  5.PSE  4-   1.BBRX (highest priority)  2.DMA RX  3.DMA TX  4.PSE  5.BBTX  5-  */
/*   1.BBRX (highest priority)  2. BBTX  3.PSE  4.DMA RX  5.DMA TX                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARB_PRIORITY_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARB_PRIORITY_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARB_PRIORITY_PRIO_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARB_PRIORITY_PRIO_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARB_PRIORITY_OFFSET ( 0x00000154 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARB_PRIORITY_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARB_PRIORITY_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARB_PRIORITY_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARB_PRIORITY_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARB_PRIORITY_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARB_PRIORITY_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1  	: 29 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Spctrl_arb_priority */
	stt_uint32 prio	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARB_PRIORITY_DTE ;


/*****************************************************************************************/
/* Spctrl_arbiter_status                                                                 */
/* Sticky bit indicating an error has occurred in the OCP_DMA interface. This error can  */
/* happen if user accesses a wrong address in SPRAM. This bit can be cleared by SW.      */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARBITER_STATUS_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARBITER_STATUS_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARBITER_STATUS_STAT_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARBITER_STATUS_STAT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARBITER_STATUS_OFFSET ( 0x00000158 )

#define CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARBITER_STATUS_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARBITER_STATUS_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARBITER_STATUS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARBITER_STATUS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARBITER_STATUS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARBITER_STATUS_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1  	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Spctrl_arbiter_status */
	stt_uint32 stat	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARBITER_STATUS_DTE ;


#endif /* __MIPS */

#ifdef __MIPS_D  /* only MIPS_D */

/*****************************************************************************************/
/* Highest_Priority_Active_Interrupt_Register                                            */
/* 7:2 - Interrupt number of the highest priority currently active interrupt.  The conte */
/* nt of this register can be used as an index in an interrupt vector  table to read the */
/*  address of the interrupt handler corresponding to the next  interrupt which should b */
/* e processed  If no interrupt is active when the processor reads this register,  INTGH */
/* OST[5:0]*4 is returned.  1:0 - not used.                                              */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTHPAI_R2_DEFAULT_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTHPAI_R2_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTHPAI_INTRN_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTHPAI_INTRN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTHPAI_R1_DEFAULT_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTHPAI_R1_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTHPAI_OFFSET ( 0x00000000 )

#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTHPAI_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_IH_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTHPAI_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_IH_REGS_INTHPAI_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTHPAI_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_IH_REGS_INTHPAI_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTHPAI_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r2   	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Interrupt_number */
	stt_uint32 intrn	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint32 r1   	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_IH_REGS_INTHPAI_DTE ;


/*****************************************************************************************/
/* Interrupt_Level_Register                                                              */
/* 2:0 - Contains the current internal level that is the priority of the interrupt curre */
/* ntly  being served. Priorities of the different interrupts are compared against this  */
/*  register.  7:3- not used                                                             */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTLEVEL_R1_DEFAULT_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTLEVEL_R1_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTLEVEL_LEVEL_DEFAULT_VALUE             ( 0x7 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTLEVEL_LEVEL_DEFAULT_VALUE_RESET_VALUE ( 0x7 )


#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTLEVEL_OFFSET ( 0x00000004 )

#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTLEVEL_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_IH_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTLEVEL_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_IH_REGS_INTLEVEL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTLEVEL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_IH_REGS_INTLEVEL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTLEVEL_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r1   	: 29 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Interrupt_level */
	stt_uint32 level	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_IH_REGS_INTLEVEL_DTE ;


/*****************************************************************************************/
/* End_Of_Interrupt_Register                                                             */
/* 7 - 1 should be written to this bit at the end of the interrupt handler to signal tha */
/* t  the hardware should re-evaluate LEVEL[2:0], hence taking into account a  lower pri */
/* ority interrupt which is pending.  6:0 - not used                                     */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTEOI_R2_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTEOI_R2_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTEOI_EOI_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTEOI_EOI_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTEOI_R1_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTEOI_R1_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTEOI_OFFSET ( 0x00000008 )

#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTEOI_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_IH_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTEOI_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_IH_REGS_INTEOI_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTEOI_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_IH_REGS_INTEOI_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTEOI_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r2 	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* End_of_Interrupt */
	stt_uint32 eoi	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint32 r1 	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_IH_REGS_INTEOI_DTE ;


/*****************************************************************************************/
/* Ghost_Register                                                                        */
/* Used for vectoring to dummy (ghost) service routine.Due to latencies in the system, a */
/* n interrupt may disappear between the time  the processor decides to service the inte */
/* rrupt and the time the software  actually reads the INTHPAI register. For example, th */
/* e interrupt could be  masked by software or, in case of a level-triggered interrupt,  */
/* the signal could  simply be de-asserted. In such conditions, the INTHPAI register wil */
/* l return the value INTGHOST*4. The instruction located at the corresponding address   */
/* should contain a SUBS PC, R14, #4 instruction which acts as a return.                 */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTGHOST_R1_DEFAULT_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTGHOST_R1_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTGHOST_GHOST_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTGHOST_GHOST_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTGHOST_OFFSET ( 0x0000000C )

#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTGHOST_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_IH_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTGHOST_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_IH_REGS_INTGHOST_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTGHOST_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_IH_REGS_INTGHOST_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTGHOST_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r1   	: 26 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Ghost_value */
	stt_uint32 ghost	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_IH_REGS_INTGHOST_DTE ;


/*****************************************************************************************/
/* Mask_Register                                                                         */
/* 31:0 - When 1 is written in Mask(k), the interrupt number k is masked.  Note: for not */
/*  used interrupt, Mask(k) returns zero during a read access.                           */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTMASK_MSK_DEFAULT_VALUE             ( 0xFFFFFFFF )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTMASK_MSK_DEFAULT_VALUE_RESET_VALUE ( 0xFFFFFFFF )


#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTMASK_OFFSET ( 0x00000010 )

#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTMASK_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_IH_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTMASK_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_IH_REGS_INTMASK_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTMASK_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_IH_REGS_INTMASK_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTMASK_ADDRESS ), (v) )

typedef struct
{
	/* Imterrupt_Mask */
	stt_uint32 msk	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_IH_REGS_INTMASK_DTE ;


/*****************************************************************************************/
/* Status_/_Interrupt_Acknowledge_Register                                               */
/* On Read - returns current state active interrupts. When 1 is read on bit k, the inter */
/* rupt k is pending and has not been acknowledge(cleared) yet. This is the status after */
/*  the mask. For unused interrupt, zero is returned    On Write:- acknowledge individua */
/* l interrupts. When 1 is written to bit k, interrupt number k is acknowledged (the edg */
/* e detection is reset so that a new edge can be detected). Only edge triggered interru */
/* pt need to be acknowledged. Writing 0 has no effect. Writing 1 is not required if AUT */
/* OACK equals 1                                                                         */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTSTAT_INTACK_STATE_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTSTAT_INTACK_STATE_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTSTAT_INTACK_OFFSET ( 0x00000014 )

#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTSTAT_INTACK_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_IH_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTSTAT_INTACK_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_IH_REGS_INTSTAT_INTACK_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTSTAT_INTACK_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_IH_REGS_INTSTAT_INTACK_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTSTAT_INTACK_ADDRESS ), (v) )

typedef struct
{
	/* Interrupt_State */
	stt_uint32 state	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_IH_REGS_INTSTAT_INTACK_DTE ;


/*****************************************************************************************/
/* Global_Control_Register                                                               */
/* 7 - When 1, acknowledge is automatically done when reading INTHPAI  register.  When 0 */
/* , an explicit acknowledge for edge triggered interrupt is required by  writing 1 in t */
/* he corresponding bit of INTACK.  Note : Even when AUTOACK=1, interrupts can still be  */
/* acknowledged by  software by writing to the INTACK register.  6:0 - not used          */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTGCNTL_R2_DEFAULT_VALUE                       ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTGCNTL_R2_DEFAULT_VALUE_RESET_VALUE           ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTGCNTL_AUTOACK_ACK_REQUIRED_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTGCNTL_AUTOACK_ACK_REQUIRED_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTGCNTL_AUTOACK_ACK_NOT_REQUIRED_VALUE         ( 0x1 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTGCNTL_R1_DEFAULT_VALUE                       ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTGCNTL_R1_DEFAULT_VALUE_RESET_VALUE           ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTGCNTL_OFFSET ( 0x00000018 )

#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTGCNTL_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_IH_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTGCNTL_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_IH_REGS_INTGCNTL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTGCNTL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_IH_REGS_INTGCNTL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTGCNTL_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r2     	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Auto_Acknowledge */
	stt_uint32 autoack	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint32 r1     	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_IH_REGS_INTGCNTL_DTE ;


/*****************************************************************************************/
/* Interrupt_in_Service                                                                  */
/* 31:0 - When 1 is read in IS (k), the handler of the corresponding interrupt has  star */
/* ted (the software read the INTHPAI register which returned this interrupt  number) bu */
/* t is not complete (EOI has not been issued). This bit is  automatically reset when wr */
/* iting 0x80 in INTEOI register.  Note: for not used interrupt, IS (k) returns zero.    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTIS_IS_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTIS_IS_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTIS_OFFSET ( 0x0000001C )

#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTIS_ADDRESS   	( CE_MIPS_BLOCKS_MIPSD_IH_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTIS_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_IH_REGS_INTIS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTIS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_MIPSD_IH_REGS_INTIS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTIS_ADDRESS ), (v) )

typedef struct
{
	/* Interrupt_in_Service */
	stt_uint32 is	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_IH_REGS_INTIS_DTE ;


/*****************************************************************************************/
/* Interrupt_control_registers_array                                                     */
/* Array of 32 control register for the individual interrupt lines                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_R2_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_R2_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_EDGE_LOW_VALUE                      ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_EDGE_LOW_VALUE_RESET_VALUE          ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_EDGE_HIGH_VALUE                     ( 0x1 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_EDGE_NEGEDGE_VALUE                  ( 0x2 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_EDGE_POSEDGE_VALUE                  ( 0x3 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_R1_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_R1_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_REENT_NO_RE_ENTRY_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_REENT_NO_RE_ENTRY_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_REENT_RE_ENTRY_VALUE                ( 0x1 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_PRIO_DEFAULT_VALUE                  ( 0x0 )
#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_PRIO_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )


#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_OFFSET ( 0x00000080 )

#define CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_ADDRESS        	( CE_MIPS_BLOCKS_MIPSD_IH_REGS_ADDRESS + CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_OFFSET )
#define BL_MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_READ_I( r, i ) 	BL_READ_I_32( ( CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_ADDRESS ), (i), (r) )
#define BL_MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_WRITE_I( v, i )	BL_WRITE_I_32( ( CE_MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_ADDRESS ), (i), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r2   	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Interrupt_Edge_Level */
	stt_uint32 edge 	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint32 r1   	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* re_entrant_interrupt */
	stt_uint32 reent	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Priority_Level */
	stt_uint32 prio 	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_DTE ;


#endif /* __MIPS */

/*****************************************************************************************/
/* Highest_Priority_Active_Interrupt_Register                                            */
/* 7:2 - Interrupt number of the highest priority currently active interrupt.  The conte */
/* nt of this register can be used as an index in an interrupt vector  table to read the */
/*  address of the interrupt handler corresponding to the next  interrupt which should b */
/* e processed  If no interrupt is active when the processor reads this register,  INTGH */
/* OST[5:0]*4 is returned.  1:0 - not used.                                              */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_IC_INTHPAI_R2_DEFAULT_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTHPAI_R2_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTHPAI_INTRN_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTHPAI_INTRN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTHPAI_R1_DEFAULT_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTHPAI_R1_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_IC_INTHPAI_OFFSET ( 0x00000000 )

#define CE_MIPS_BLOCKS_VPB_IC_0_INTHPAI_ADDRESS   	( CE_MIPS_BLOCKS_VPB_IC_0_ADDRESS + CE_MIPS_BLOCKS_VPB_IC_INTHPAI_OFFSET )
#define BL_MIPS_BLOCKS_VPB_IC_0_INTHPAI_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_IC_0_INTHPAI_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_IC_0_INTHPAI_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_IC_0_INTHPAI_ADDRESS ), (v) )

#define CE_MIPS_BLOCKS_VPB_IC_1_INTHPAI_ADDRESS   	( CE_MIPS_BLOCKS_VPB_IC_1_ADDRESS + CE_MIPS_BLOCKS_VPB_IC_INTHPAI_OFFSET )
#define BL_MIPS_BLOCKS_VPB_IC_1_INTHPAI_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_IC_1_INTHPAI_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_IC_1_INTHPAI_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_IC_1_INTHPAI_ADDRESS ), (v) )


extern stt_uint32 MIPS_BLOCKS_VPB_IC_INTHPAI_ARRAY [ ] ;

#define BL_MIPS_BLOCKS_VPB_IC_INTHPAI_WRITE( j, v )	BL_WRITE_32( ( MIPS_BLOCKS_VPB_IC_INTHPAI_ARRAY [ j ] ), (v) )
#define BL_MIPS_BLOCKS_VPB_IC_INTHPAI_READ( j, v ) 	BL_READ_32( ( MIPS_BLOCKS_VPB_IC_INTHPAI_ARRAY [ j ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r2   	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Interrupt_number */
	stt_uint32 intrn	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint32 r1   	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_IC_INTHPAI_DTE ;


/*****************************************************************************************/
/* Interrupt_Level_Register                                                              */
/* 2:0 - Contains the current internal level that is the priority of the interrupt curre */
/* ntly  being served. Priorities of the different interrupts are compared against this  */
/*  register.  7:3- not used                                                             */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_IC_INTLEVEL_R1_DEFAULT_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTLEVEL_R1_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTLEVEL_LEVEL_DEFAULT_VALUE             ( 0x7 )
#define CE_MIPS_BLOCKS_VPB_IC_INTLEVEL_LEVEL_DEFAULT_VALUE_RESET_VALUE ( 0x7 )


#define CE_MIPS_BLOCKS_VPB_IC_INTLEVEL_OFFSET ( 0x00000004 )

#define CE_MIPS_BLOCKS_VPB_IC_0_INTLEVEL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_IC_0_ADDRESS + CE_MIPS_BLOCKS_VPB_IC_INTLEVEL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_IC_0_INTLEVEL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_IC_0_INTLEVEL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_IC_0_INTLEVEL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_IC_0_INTLEVEL_ADDRESS ), (v) )

#define CE_MIPS_BLOCKS_VPB_IC_1_INTLEVEL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_IC_1_ADDRESS + CE_MIPS_BLOCKS_VPB_IC_INTLEVEL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_IC_1_INTLEVEL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_IC_1_INTLEVEL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_IC_1_INTLEVEL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_IC_1_INTLEVEL_ADDRESS ), (v) )


extern stt_uint32 MIPS_BLOCKS_VPB_IC_INTLEVEL_ARRAY [ ] ;

#define BL_MIPS_BLOCKS_VPB_IC_INTLEVEL_WRITE( j, v )	BL_WRITE_32( ( MIPS_BLOCKS_VPB_IC_INTLEVEL_ARRAY [ j ] ), (v) )
#define BL_MIPS_BLOCKS_VPB_IC_INTLEVEL_READ( j, v ) 	BL_READ_32( ( MIPS_BLOCKS_VPB_IC_INTLEVEL_ARRAY [ j ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1   	: 29 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Interrupt_level */
	stt_uint32 level	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_IC_INTLEVEL_DTE ;


/*****************************************************************************************/
/* End_Of_Interrupt_Register                                                             */
/* 7 - 1 should be written to this bit at the end of the interrupt handler to signal tha */
/* t  the hardware should re-evaluate LEVEL[2:0], hence taking into account a  lower pri */
/* ority interrupt which is pending.  6:0 - not used                                     */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_IC_INTEOI_R2_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTEOI_R2_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTEOI_EOI_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTEOI_EOI_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTEOI_R1_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTEOI_R1_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_IC_INTEOI_OFFSET ( 0x00000008 )

#define CE_MIPS_BLOCKS_VPB_IC_0_INTEOI_ADDRESS   	( CE_MIPS_BLOCKS_VPB_IC_0_ADDRESS + CE_MIPS_BLOCKS_VPB_IC_INTEOI_OFFSET )
#define BL_MIPS_BLOCKS_VPB_IC_0_INTEOI_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_IC_0_INTEOI_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_IC_0_INTEOI_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_IC_0_INTEOI_ADDRESS ), (v) )

#define CE_MIPS_BLOCKS_VPB_IC_1_INTEOI_ADDRESS   	( CE_MIPS_BLOCKS_VPB_IC_1_ADDRESS + CE_MIPS_BLOCKS_VPB_IC_INTEOI_OFFSET )
#define BL_MIPS_BLOCKS_VPB_IC_1_INTEOI_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_IC_1_INTEOI_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_IC_1_INTEOI_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_IC_1_INTEOI_ADDRESS ), (v) )


extern stt_uint32 MIPS_BLOCKS_VPB_IC_INTEOI_ARRAY [ ] ;

#define BL_MIPS_BLOCKS_VPB_IC_INTEOI_WRITE( j, v )	BL_WRITE_32( ( MIPS_BLOCKS_VPB_IC_INTEOI_ARRAY [ j ] ), (v) )
#define BL_MIPS_BLOCKS_VPB_IC_INTEOI_READ( j, v ) 	BL_READ_32( ( MIPS_BLOCKS_VPB_IC_INTEOI_ARRAY [ j ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r2 	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* End_of_Interrupt */
	stt_uint32 eoi	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint32 r1 	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_IC_INTEOI_DTE ;


/*****************************************************************************************/
/* Ghost_Register                                                                        */
/* Used for vectoring to dummy (ghost) service routine.Due to latencies in the system, a */
/* n interrupt may disappear between the time  the processor decides to service the inte */
/* rrupt and the time the software  actually reads the INTHPAI register. For example, th */
/* e interrupt could be  masked by software or, in case of a level-triggered interrupt,  */
/* the signal could  simply be de-asserted. In such conditions, the INTHPAI register wil */
/* l return the value INTGHOST*4. The instruction located at the corresponding address   */
/* should contain a SUBS PC, R14, #4 instruction which acts as a return.                 */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_IC_INTGHOST_R1_DEFAULT_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTGHOST_R1_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTGHOST_GHOST_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTGHOST_GHOST_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_IC_INTGHOST_OFFSET ( 0x0000000C )

#define CE_MIPS_BLOCKS_VPB_IC_0_INTGHOST_ADDRESS   	( CE_MIPS_BLOCKS_VPB_IC_0_ADDRESS + CE_MIPS_BLOCKS_VPB_IC_INTGHOST_OFFSET )
#define BL_MIPS_BLOCKS_VPB_IC_0_INTGHOST_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_IC_0_INTGHOST_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_IC_0_INTGHOST_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_IC_0_INTGHOST_ADDRESS ), (v) )

#define CE_MIPS_BLOCKS_VPB_IC_1_INTGHOST_ADDRESS   	( CE_MIPS_BLOCKS_VPB_IC_1_ADDRESS + CE_MIPS_BLOCKS_VPB_IC_INTGHOST_OFFSET )
#define BL_MIPS_BLOCKS_VPB_IC_1_INTGHOST_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_IC_1_INTGHOST_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_IC_1_INTGHOST_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_IC_1_INTGHOST_ADDRESS ), (v) )


extern stt_uint32 MIPS_BLOCKS_VPB_IC_INTGHOST_ARRAY [ ] ;

#define BL_MIPS_BLOCKS_VPB_IC_INTGHOST_WRITE( j, v )	BL_WRITE_32( ( MIPS_BLOCKS_VPB_IC_INTGHOST_ARRAY [ j ] ), (v) )
#define BL_MIPS_BLOCKS_VPB_IC_INTGHOST_READ( j, v ) 	BL_READ_32( ( MIPS_BLOCKS_VPB_IC_INTGHOST_ARRAY [ j ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1   	: 26 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Ghost_value */
	stt_uint32 ghost	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_IC_INTGHOST_DTE ;


/*****************************************************************************************/
/* Mask_Register                                                                         */
/* 31:0 - When 1 is written in Mask(k), the interrupt number k is masked.  Note: for not */
/*  used interrupt, Mask(k) returns zero during a read access.                           */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_IC_INTMASK_MSK_DEFAULT_VALUE             ( 0xFFFFFFFF )
#define CE_MIPS_BLOCKS_VPB_IC_INTMASK_MSK_DEFAULT_VALUE_RESET_VALUE ( 0xFFFFFFFF )


#define CE_MIPS_BLOCKS_VPB_IC_INTMASK_OFFSET ( 0x00000010 )

#define CE_MIPS_BLOCKS_VPB_IC_0_INTMASK_ADDRESS   	( CE_MIPS_BLOCKS_VPB_IC_0_ADDRESS + CE_MIPS_BLOCKS_VPB_IC_INTMASK_OFFSET )
#define BL_MIPS_BLOCKS_VPB_IC_0_INTMASK_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_IC_0_INTMASK_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_IC_0_INTMASK_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_IC_0_INTMASK_ADDRESS ), (v) )

#define CE_MIPS_BLOCKS_VPB_IC_1_INTMASK_ADDRESS   	( CE_MIPS_BLOCKS_VPB_IC_1_ADDRESS + CE_MIPS_BLOCKS_VPB_IC_INTMASK_OFFSET )
#define BL_MIPS_BLOCKS_VPB_IC_1_INTMASK_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_IC_1_INTMASK_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_IC_1_INTMASK_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_IC_1_INTMASK_ADDRESS ), (v) )


extern stt_uint32 MIPS_BLOCKS_VPB_IC_INTMASK_ARRAY [ ] ;

#define BL_MIPS_BLOCKS_VPB_IC_INTMASK_WRITE( j, v )	BL_WRITE_32( ( MIPS_BLOCKS_VPB_IC_INTMASK_ARRAY [ j ] ), (v) )
#define BL_MIPS_BLOCKS_VPB_IC_INTMASK_READ( j, v ) 	BL_READ_32( ( MIPS_BLOCKS_VPB_IC_INTMASK_ARRAY [ j ] ), (v) )  

typedef struct
{
	/* Imterrupt_Mask */
	stt_uint32 msk	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_IC_INTMASK_DTE ;


/*****************************************************************************************/
/* Status_/_Interrupt_Acknowledge_Register                                               */
/* On Read - returns current state active interrupts. When 1 is read on bit k, the inter */
/* rupt k is pending and has not been acknowledge(cleared) yet. This is the status after */
/*  the mask. For unused interrupt, zero is returned    On Write:- acknowledge individua */
/* l interrupts. When 1 is written to bit k, interrupt number k is acknowledged (the edg */
/* e detection is reset so that a new edge can be detected). Only edge triggered interru */
/* pt need to be acknowledged. Writing 0 has no effect. Writing 1 is not required if AUT */
/* OACK equals 1                                                                         */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_IC_INTSTAT_INTACK_STATE_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTSTAT_INTACK_STATE_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_IC_INTSTAT_INTACK_OFFSET ( 0x00000014 )

#define CE_MIPS_BLOCKS_VPB_IC_0_INTSTAT_INTACK_ADDRESS   	( CE_MIPS_BLOCKS_VPB_IC_0_ADDRESS + CE_MIPS_BLOCKS_VPB_IC_INTSTAT_INTACK_OFFSET )
#define BL_MIPS_BLOCKS_VPB_IC_0_INTSTAT_INTACK_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_IC_0_INTSTAT_INTACK_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_IC_0_INTSTAT_INTACK_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_IC_0_INTSTAT_INTACK_ADDRESS ), (v) )

#define CE_MIPS_BLOCKS_VPB_IC_1_INTSTAT_INTACK_ADDRESS   	( CE_MIPS_BLOCKS_VPB_IC_1_ADDRESS + CE_MIPS_BLOCKS_VPB_IC_INTSTAT_INTACK_OFFSET )
#define BL_MIPS_BLOCKS_VPB_IC_1_INTSTAT_INTACK_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_IC_1_INTSTAT_INTACK_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_IC_1_INTSTAT_INTACK_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_IC_1_INTSTAT_INTACK_ADDRESS ), (v) )


extern stt_uint32 MIPS_BLOCKS_VPB_IC_INTSTAT_INTACK_ARRAY [ ] ;

#define BL_MIPS_BLOCKS_VPB_IC_INTSTAT_INTACK_WRITE( j, v )	BL_WRITE_32( ( MIPS_BLOCKS_VPB_IC_INTSTAT_INTACK_ARRAY [ j ] ), (v) )
#define BL_MIPS_BLOCKS_VPB_IC_INTSTAT_INTACK_READ( j, v ) 	BL_READ_32( ( MIPS_BLOCKS_VPB_IC_INTSTAT_INTACK_ARRAY [ j ] ), (v) )  

typedef struct
{
	/* Interrupt_State */
	stt_uint32 state	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_IC_INTSTAT_INTACK_DTE ;


/*****************************************************************************************/
/* Global_Control_Register                                                               */
/* 7 - When 1, acknowledge is automatically done when reading INTHPAI  register.  When 0 */
/* , an explicit acknowledge for edge triggered interrupt is required by  writing 1 in t */
/* he corresponding bit of INTACK.  Note : Even when AUTOACK=1, interrupts can still be  */
/* acknowledged by  software by writing to the INTACK register.  6:0 - not used          */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_IC_INTGCNTL_R2_DEFAULT_VALUE                       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTGCNTL_R2_DEFAULT_VALUE_RESET_VALUE           ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTGCNTL_AUTOACK_ACK_REQUIRED_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTGCNTL_AUTOACK_ACK_REQUIRED_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTGCNTL_AUTOACK_ACK_NOT_REQUIRED_VALUE         ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_IC_INTGCNTL_R1_DEFAULT_VALUE                       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTGCNTL_R1_DEFAULT_VALUE_RESET_VALUE           ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_IC_INTGCNTL_OFFSET ( 0x00000018 )

#define CE_MIPS_BLOCKS_VPB_IC_0_INTGCNTL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_IC_0_ADDRESS + CE_MIPS_BLOCKS_VPB_IC_INTGCNTL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_IC_0_INTGCNTL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_IC_0_INTGCNTL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_IC_0_INTGCNTL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_IC_0_INTGCNTL_ADDRESS ), (v) )

#define CE_MIPS_BLOCKS_VPB_IC_1_INTGCNTL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_IC_1_ADDRESS + CE_MIPS_BLOCKS_VPB_IC_INTGCNTL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_IC_1_INTGCNTL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_IC_1_INTGCNTL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_IC_1_INTGCNTL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_IC_1_INTGCNTL_ADDRESS ), (v) )


extern stt_uint32 MIPS_BLOCKS_VPB_IC_INTGCNTL_ARRAY [ ] ;

#define BL_MIPS_BLOCKS_VPB_IC_INTGCNTL_WRITE( j, v )	BL_WRITE_32( ( MIPS_BLOCKS_VPB_IC_INTGCNTL_ARRAY [ j ] ), (v) )
#define BL_MIPS_BLOCKS_VPB_IC_INTGCNTL_READ( j, v ) 	BL_READ_32( ( MIPS_BLOCKS_VPB_IC_INTGCNTL_ARRAY [ j ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r2     	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Auto_Acknowledge */
	stt_uint32 autoack	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint32 r1     	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_IC_INTGCNTL_DTE ;


/*****************************************************************************************/
/* Interrupt_in_Service                                                                  */
/* 31:0 - When 1 is read in IS (k), the handler of the corresponding interrupt has  star */
/* ted (the software read the INTHPAI register which returned this interrupt  number) bu */
/* t is not complete (EOI has not been issued). This bit is  automatically reset when wr */
/* iting 0x80 in INTEOI register.  Note: for not used interrupt, IS (k) returns zero.    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_IC_INTIS_IS_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTIS_IS_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_IC_INTIS_OFFSET ( 0x0000001C )

#define CE_MIPS_BLOCKS_VPB_IC_0_INTIS_ADDRESS   	( CE_MIPS_BLOCKS_VPB_IC_0_ADDRESS + CE_MIPS_BLOCKS_VPB_IC_INTIS_OFFSET )
#define BL_MIPS_BLOCKS_VPB_IC_0_INTIS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_IC_0_INTIS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_IC_0_INTIS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_IC_0_INTIS_ADDRESS ), (v) )

#define CE_MIPS_BLOCKS_VPB_IC_1_INTIS_ADDRESS   	( CE_MIPS_BLOCKS_VPB_IC_1_ADDRESS + CE_MIPS_BLOCKS_VPB_IC_INTIS_OFFSET )
#define BL_MIPS_BLOCKS_VPB_IC_1_INTIS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_IC_1_INTIS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_IC_1_INTIS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_IC_1_INTIS_ADDRESS ), (v) )


extern stt_uint32 MIPS_BLOCKS_VPB_IC_INTIS_ARRAY [ ] ;

#define BL_MIPS_BLOCKS_VPB_IC_INTIS_WRITE( j, v )	BL_WRITE_32( ( MIPS_BLOCKS_VPB_IC_INTIS_ARRAY [ j ] ), (v) )
#define BL_MIPS_BLOCKS_VPB_IC_INTIS_READ( j, v ) 	BL_READ_32( ( MIPS_BLOCKS_VPB_IC_INTIS_ARRAY [ j ] ), (v) )  

typedef struct
{
	/* Interrupt_in_Service */
	stt_uint32 is	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_IC_INTIS_DTE ;


/*****************************************************************************************/
/* Interrupt_control_registers_array                                                     */
/* Array of 32 control register for the individual interrupt lines                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_IC_INTCNTL_R2_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTCNTL_R2_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTCNTL_EDGE_LOW_VALUE                      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTCNTL_EDGE_LOW_VALUE_RESET_VALUE          ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTCNTL_EDGE_HIGH_VALUE                     ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_IC_INTCNTL_EDGE_NEGEDGE_VALUE                  ( 0x2 )
#define CE_MIPS_BLOCKS_VPB_IC_INTCNTL_EDGE_POSEDGE_VALUE                  ( 0x3 )
#define CE_MIPS_BLOCKS_VPB_IC_INTCNTL_R1_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTCNTL_R1_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTCNTL_REENT_NO_RE_ENTRY_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTCNTL_REENT_NO_RE_ENTRY_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTCNTL_REENT_RE_ENTRY_VALUE                ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_IC_INTCNTL_PRIO_DEFAULT_VALUE                  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_IC_INTCNTL_PRIO_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_IC_INTCNTL_OFFSET ( 0x00000080 )

#define CE_MIPS_BLOCKS_VPB_IC_0_INTCNTL_ADDRESS        	( CE_MIPS_BLOCKS_VPB_IC_0_ADDRESS + CE_MIPS_BLOCKS_VPB_IC_INTCNTL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_IC_0_INTCNTL_READ_I( r, i ) 	BL_READ_I_32( ( CE_MIPS_BLOCKS_VPB_IC_0_INTCNTL_ADDRESS ), (i), (r) )
#define BL_MIPS_BLOCKS_VPB_IC_0_INTCNTL_WRITE_I( v, i )	BL_WRITE_I_32( ( CE_MIPS_BLOCKS_VPB_IC_0_INTCNTL_ADDRESS ), (i), (v) )

#define CE_MIPS_BLOCKS_VPB_IC_1_INTCNTL_ADDRESS        	( CE_MIPS_BLOCKS_VPB_IC_1_ADDRESS + CE_MIPS_BLOCKS_VPB_IC_INTCNTL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_IC_1_INTCNTL_READ_I( r, i ) 	BL_READ_I_32( ( CE_MIPS_BLOCKS_VPB_IC_1_INTCNTL_ADDRESS ), (i), (r) )
#define BL_MIPS_BLOCKS_VPB_IC_1_INTCNTL_WRITE_I( v, i )	BL_WRITE_I_32( ( CE_MIPS_BLOCKS_VPB_IC_1_INTCNTL_ADDRESS ), (i), (v) )


extern stt_uint32 MIPS_BLOCKS_VPB_IC_INTCNTL_ARRAY [ ] ;

#define BL_MIPS_BLOCKS_VPB_IC_INTCNTL_WRITE( j, k, v )	BL_WRITE_I_32( ( MIPS_BLOCKS_VPB_IC_INTCNTL_ARRAY [ j ] ) , (k), (v) )
#define BL_MIPS_BLOCKS_VPB_IC_INTCNTL_READ( j, k, v ) 	BL_READ_I_32( ( MIPS_BLOCKS_VPB_IC_INTCNTL_ARRAY [ j ] ), (k), (v) )   

typedef struct
{
	/* Reserved */
	stt_uint32 r2   	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Interrupt_Edge_Level */
	stt_uint32 edge 	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint32 r1   	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* re_entrant_interrupt */
	stt_uint32 reent	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Priority_Level */
	stt_uint32 prio 	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_IC_INTCNTL_DTE ;


/*****************************************************************************************/
/* Interrupt_Register                                                                    */
/* Bit 0 will be set by H/W when an interrupt occurs.  The IR can be written to clear in */
/* terrupts.If an interrupt is being generated then bit 0 in the IR will  be one. Otherw */
/* ise, the bit will be zero. Writing a logic one to the bit 0  will reset the interrupt */
/* . Writing a zero has no effect.                                                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_0_IR0_RSV_DEFAULT_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_IR0_RSV_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_IR0_INTR_M0_NOINT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_IR0_INTR_M0_NOINT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_IR0_INTR_M0_INT_VALUE               ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_TIMER_0_IR0_OFFSET ( 0x00000000 )

#define CE_MIPS_BLOCKS_VPB_TIMER_0_IR0_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_0_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_0_IR0_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_0_IR0_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_0_IR0_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_0_IR0_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_0_IR0_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv    	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MR0_interrupt_bit */
	stt_uint32 intr_m0	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_0_IR0_DTE ;


/*****************************************************************************************/
/* Timer_Control_Register                                                                */
/* The Timer Control Register maintains 3-bits which control the Timer. The  Timer Enabl */
/* e of the TCR gates the Counter Enable (CE) pin of the Timer  Counter, so the counter  */
/* is disabled regardless of the Prescale Counter’s  TCI pin state. The Timer Enable als */
/* o gates CE of the Prescale Counter,  so it is disabled along with the Timer Counter.  */
/* The Reset bit of the TCR  synchronously resets both the TC and PC at the rising edge  */
/* of VPB bus clock (main clock divided by 4). The  pause enable bit (active high) enabl */
/* es the suspend feature of the timer.  When a logic one is present on pin pause and th */
/* e pause feature is  enabled, the timer will enter suspend mode. It will exit suspend  */
/* mode  when the user either de-asserts the pause enable feature via the VPB  interface */
/*  or applies a logic zero to pin pause.                                                */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_0_TCR0_RSV_DEFAULT_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_TCR0_RSV_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_TCR0_PAUSE_RUN_VALUE                  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_TCR0_PAUSE_RUN_VALUE_RESET_VALUE      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_TCR0_PAUSE_PAUSE_VALUE                ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_TCR0_RESET_NORESET_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_TCR0_RESET_NORESET_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_TCR0_RESET_RESET_VALUE                ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_TCR0_ENABLE_DISABLE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_TCR0_ENABLE_DISABLE_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_TCR0_ENABLE_ENABLE_VALUE              ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_TIMER_0_TCR0_OFFSET ( 0x00000004 )

#define CE_MIPS_BLOCKS_VPB_TIMER_0_TCR0_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_0_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_0_TCR0_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_0_TCR0_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_0_TCR0_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_0_TCR0_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_0_TCR0_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv   	: 29 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Pause_Enable */
	stt_uint32 pause 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Counter_Reset */
	stt_uint32 reset 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Counter_Enable */
	stt_uint32 enable	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_0_TCR0_DTE ;


/*****************************************************************************************/
/* Timer_Counter                                                                         */
/* The counter is clocked on the rising  edge of VPB bus clock (main clock divided by 4) */
/* . The Count Enable (CE) pin of the TC is  enabled through the Timer Control Register  */
/* (TCR). The counter can be read and loaded by user.  The counter behaviour is controll */
/* ed via TCR register.                                                                  */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_0_TC0_TIMERCNT_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_TC0_TIMERCNT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_TIMER_0_TC0_OFFSET ( 0x00000008 )

#define CE_MIPS_BLOCKS_VPB_TIMER_0_TC0_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_0_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_0_TC0_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_0_TC0_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_0_TC0_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_0_TC0_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_0_TC0_ADDRESS ), (v) )

typedef struct
{
	/* Timer_Counter_Bits */
	stt_uint32 timercnt	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_0_TC0_DTE ;


/*****************************************************************************************/
/* Prescale_Register                                                                     */
/* The Prescale Register specifies the maximum  value (MAXVAL) for the Prescale Counter  */
/*  (PC).The PR allows the user to specify that the TC  be incremented every PR+1 cycles */
/*  of VPB bus clock (main clock divided by 4).                                          */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_0_PR0_RSV_DEFAULT_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_PR0_RSV_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_PR0_PRESCALEREG_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_PR0_PRESCALEREG_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_TIMER_0_PR0_OFFSET ( 0x0000000C )

#define CE_MIPS_BLOCKS_VPB_TIMER_0_PR0_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_0_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_0_PR0_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_0_PR0_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_0_PR0_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_0_PR0_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_0_PR0_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv        	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Prescale_Register */
	stt_uint32 prescalereg	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_0_PR0_DTE ;


/*****************************************************************************************/
/* Prescale_Counter                                                                      */
/* The Prescale Counter is an 16-bit register clocked on the rising edge  of VPB bus clo */
/* ck (main clock divided by 4), and counts from 0 to PR. The Terminal Count Increment ( */
/* TCI)  pin of the Prescale Counter is used to enable the Timer Counter which  will cou */
/* nt once during the single clock period that TCI is asserted. In this  way the user ca */
/* n specify that TC be incremented every 1 to 2^16  cycles. The Prescale Counter is res */
/* et along with the TC when the Reset  bit is set to one in the TCR.                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_0_PC0_RSV_DEFAULT_VALUE                  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_PC0_RSV_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_PC0_PRESCALE_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_PC0_PRESCALE_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_TIMER_0_PC0_OFFSET ( 0x00000010 )

#define CE_MIPS_BLOCKS_VPB_TIMER_0_PC0_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_0_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_0_PC0_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_0_PC0_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_0_PC0_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_0_PC0_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_0_PC0_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv     	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Prescale_bits */
	stt_uint32 prescale	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_0_PC0_DTE ;


/*****************************************************************************************/
/* Match_Control_Register                                                                */
/*  Match Register can be configured through the Match Control Register to stop both the */
/*   Timer Counter and Prescale Counter thus maintaining their value at the  time of the */
/*  match, restart the Timer Counter at zero, allow the counters to  continue counting,  */
/* and/or generate an interrupt when its contents match  those of the TC. When MR0=TC, R */
/* eset on MR0 is enabled through the  MCR, and the TC is enabled through the TCR and th */
/* e Prescale Counter’s  TCI pin, then the Timer Counter is reset on rising edge of VPB  */
/* bus clock (main clock divided by 4). It should  be noted that stop on match has highe */
/* r priority than reset on match.                                                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_0_MCR0_RSV_DEFAULT_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_MCR0_RSV_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_MCR0_STOP_0_DISABLE_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_MCR0_STOP_0_DISABLE_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_MCR0_STOP_0_ENABLE_VALUE               ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_MCR0_RESET_0_DISABLE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_MCR0_RESET_0_DISABLE_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_MCR0_RESET_0_ENABLE_VALUE              ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_MCR0_INTR_0_DISABLE_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_MCR0_INTR_0_DISABLE_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_MCR0_INTR_0_ENABLE_VALUE               ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_TIMER_0_MCR0_OFFSET ( 0x00000014 )

#define CE_MIPS_BLOCKS_VPB_TIMER_0_MCR0_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_0_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_0_MCR0_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_0_MCR0_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_0_MCR0_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_0_MCR0_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_0_MCR0_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv    	: 29 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Stop_on_MR0 */
	stt_uint32 stop_0 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reset_on_MR0 */
	stt_uint32 reset_0	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Interrupt_on_MR0 */
	stt_uint32 intr_0 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_0_MCR0_DTE ;


/*****************************************************************************************/
/* Match_Register_0                                                                      */
/* The  MR0 can be enabled through MCR to  reset the TC, stop both the TC and PC, and/or */
/*  generate  an interrupt every time MR0 matches that of  the TC.                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_0_MR0_0_MATCHVAL_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_0_MR0_0_MATCHVAL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_TIMER_0_MR0_0_OFFSET ( 0x00000018 )

#define CE_MIPS_BLOCKS_VPB_TIMER_0_MR0_0_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_0_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_0_MR0_0_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_0_MR0_0_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_0_MR0_0_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_0_MR0_0_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_0_MR0_0_ADDRESS ), (v) )

typedef struct
{
	/* Match_value */
	stt_uint32 matchval	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_0_MR0_0_DTE ;


/*****************************************************************************************/
/* Interrupt_Register                                                                    */
/* Bit 0 will be set by H/W when an interrupt occurs.   The IR can be written to clear i */
/* nterrupts.If an interrupt is being generated then bit 0 in the IR will  be one. Other */
/* wise, the bit will be zero. Writing a logic one to bit 0 will reset the interrupt. Wr */
/* iting a zero has no effect.                                                           */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_1_IR1_RSV_DEFAULT_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_IR1_RSV_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_IR1_INTR_M0_NOINT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_IR1_INTR_M0_NOINT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_IR1_INTR_M0_INT_VALUE               ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_TIMER_1_IR1_OFFSET ( 0x00000000 )

#define CE_MIPS_BLOCKS_VPB_TIMER_1_IR1_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_1_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_1_IR1_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_1_IR1_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_1_IR1_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_1_IR1_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_1_IR1_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv    	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MR0_interrupt_bit */
	stt_uint32 intr_m0	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_1_IR1_DTE ;


/*****************************************************************************************/
/* Timer_Control_Register                                                                */
/* The Timer Control Register maintains 3-bits which control the Timer. The  Timer Enabl */
/* e of the TCR gates the Counter Enable (CE) pin of the Timer  Counter, so the counter  */
/* is disabled regardless of the Prescale Counter’s  TCI pin state. The Timer Enable als */
/* o gates CE of the Prescale Counter,  so it is disabled along with the Timer Counter.  */
/* The Reset bit of the TCR  synchronously resets both the TC and PC at the rising edge  */
/* of VPB bus clock (main clock divided by 4)k. The  pause enable bit (active high) enab */
/* les the suspend feature of the timer.  When a logic one is present on pin pause and t */
/* he pause feature is  enabled, the timer will enter suspend mode. It will exit suspend */
/*  mode  when the user either de-asserts the pause enable feature via the VPB  interfac */
/* e or applies a logic zero to pin pause.                                               */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_1_TCR1_RSV_DEFAULT_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_TCR1_RSV_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_TCR1_PAUSE_RUN_VALUE                  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_TCR1_PAUSE_RUN_VALUE_RESET_VALUE      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_TCR1_PAUSE_PAUSE_VALUE                ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_TCR1_RESET_NORESET_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_TCR1_RESET_NORESET_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_TCR1_RESET_RESET_VALUE                ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_TCR1_ENABLE_DISABLE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_TCR1_ENABLE_DISABLE_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_TCR1_ENABLE_ENABLE_VALUE              ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_TIMER_1_TCR1_OFFSET ( 0x00000004 )

#define CE_MIPS_BLOCKS_VPB_TIMER_1_TCR1_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_1_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_1_TCR1_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_1_TCR1_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_1_TCR1_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_1_TCR1_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_1_TCR1_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv   	: 29 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Pause_Enable */
	stt_uint32 pause 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Counter_Reset */
	stt_uint32 reset 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Counter_Enable */
	stt_uint32 enable	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_1_TCR1_DTE ;


/*****************************************************************************************/
/* Timer_Counter                                                                         */
/* The counter is clocked on the rising  edge of VPB bus clock (main clock divided by 4) */
/* . The Count Enable (CE) pin of the TC is  enabled through the Timer Control Register  */
/* (TCR). The counter can be read and loaded by user.  The counter behaviour is controll */
/* ed via TCR register.                                                                  */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_1_TC1_TIMERCNT_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_TC1_TIMERCNT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_TIMER_1_TC1_OFFSET ( 0x00000008 )

#define CE_MIPS_BLOCKS_VPB_TIMER_1_TC1_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_1_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_1_TC1_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_1_TC1_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_1_TC1_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_1_TC1_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_1_TC1_ADDRESS ), (v) )

typedef struct
{
	/* Timer_Counter_Bits */
	stt_uint32 timercnt	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_1_TC1_DTE ;


/*****************************************************************************************/
/* Prescale_Register                                                                     */
/* The Prescale Register specifies the maximum  value (MAXVAL) for the Prescale Counter  */
/*  (PC).The PR allows the user to specify that the TC  be incremented every PR+1 cycles */
/*  of VPB bus clock (main clock divided by 4).                                          */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_1_PR1_RSV_DEFAULT_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_PR1_RSV_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_PR1_PRESCALEREG_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_PR1_PRESCALEREG_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_TIMER_1_PR1_OFFSET ( 0x0000000C )

#define CE_MIPS_BLOCKS_VPB_TIMER_1_PR1_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_1_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_1_PR1_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_1_PR1_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_1_PR1_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_1_PR1_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_1_PR1_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv        	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Prescale_Register */
	stt_uint32 prescalereg	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_1_PR1_DTE ;


/*****************************************************************************************/
/* Prescale_Counter                                                                      */
/* The Prescale Counter is an 16-bit register clocked on the rising edge  of VPB bus clo */
/* ck (main clock divided by 4), and counts from 0 to PR. The Terminal Count Increment ( */
/* TCI)  pin of the Prescale Counter is used to enable the Timer Counter which  will cou */
/* nt once during the single clock period that TCI is asserted. In this  way the user ca */
/* n specify that TC be incremented every 1 to 2^16  cycles. The Prescale Counter is res */
/* et along with the TC when the Reset  bit is set to one in the TCR.                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_1_PC1_RSV_DEFAULT_VALUE                  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_PC1_RSV_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_PC1_PRESCALE_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_PC1_PRESCALE_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_TIMER_1_PC1_OFFSET ( 0x00000010 )

#define CE_MIPS_BLOCKS_VPB_TIMER_1_PC1_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_1_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_1_PC1_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_1_PC1_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_1_PC1_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_1_PC1_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_1_PC1_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv     	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Prescale_bits */
	stt_uint32 prescale	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_1_PC1_DTE ;


/*****************************************************************************************/
/* Match_Control_Register                                                                */
/*  Match Register can be configured through the Match Control Register to stop both the */
/*   Timer Counter and Prescale Counter thus maintaining their value at the  time of the */
/*  match, restart the Timer Counter at zero, allow the counters to  continue counting,  */
/* and/or generate an interrupt when its contents match  those of the TC. When MR0=TC, R */
/* eset on MR0 is enabled through the  MCR, and the TC is enabled through the TCR and th */
/* e Prescale Counter’s  TCI pin, then the Timer Counter is reset on rising edge of VPB  */
/* bus clock (main clock divided by 4). It should  be noted that stop on match has highe */
/* r priority than reset on match.                                                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_1_MCR1_RSV_DEFAULT_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_MCR1_RSV_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_MCR1_STOP_0_DISABLE_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_MCR1_STOP_0_DISABLE_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_MCR1_STOP_0_ENABLE_VALUE               ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_MCR1_RESET_0_DISABLE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_MCR1_RESET_0_DISABLE_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_MCR1_RESET_0_ENABLE_VALUE              ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_MCR1_INTR_0_DISABLE_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_MCR1_INTR_0_DISABLE_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_MCR1_INTR_0_ENABLE_VALUE               ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_TIMER_1_MCR1_OFFSET ( 0x00000014 )

#define CE_MIPS_BLOCKS_VPB_TIMER_1_MCR1_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_1_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_1_MCR1_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_1_MCR1_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_1_MCR1_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_1_MCR1_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_1_MCR1_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv    	: 29 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Stop_on_MR0 */
	stt_uint32 stop_0 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reset_on_MR0 */
	stt_uint32 reset_0	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Interrupt_on_MR0 */
	stt_uint32 intr_0 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_1_MCR1_DTE ;


/*****************************************************************************************/
/* Match_Register_0                                                                      */
/* The  MR0 can be enabled through MCR to  reset the TC, stop both the TC and PC, and/or */
/*  generate  an interrupt every time MR0 matches that of  the TC.                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_1_MR0_1_MATCHVAL_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_1_MR0_1_MATCHVAL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_TIMER_1_MR0_1_OFFSET ( 0x00000018 )

#define CE_MIPS_BLOCKS_VPB_TIMER_1_MR0_1_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_1_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_1_MR0_1_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_1_MR0_1_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_1_MR0_1_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_1_MR0_1_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_1_MR0_1_ADDRESS ), (v) )

typedef struct
{
	/* Match_value */
	stt_uint32 matchval	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_1_MR0_1_DTE ;


/*****************************************************************************************/
/* Interrupt_Register                                                                    */
/* Bit 0 will be set by H/W when an interrupt occurs.  The IR can be written to clear in */
/* terrupts.If an interrupt is being generated then bit 0 in the IR will  be one. Otherw */
/* ise, the bit will be zero. Writing a logic one to bit0  will reset the interrupt. Wri */
/* ting a zero has no effect.                                                            */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_2_IR2_RSV_DEFAULT_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_IR2_RSV_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_IR2_INTR_M0_NOINT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_IR2_INTR_M0_NOINT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_IR2_INTR_M0_INT_VALUE               ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_TIMER_2_IR2_OFFSET ( 0x00000000 )

#define CE_MIPS_BLOCKS_VPB_TIMER_2_IR2_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_2_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_2_IR2_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_2_IR2_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_2_IR2_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_2_IR2_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_2_IR2_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv    	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MR0_interrupt_bit */
	stt_uint32 intr_m0	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_2_IR2_DTE ;


/*****************************************************************************************/
/* Timer_Control_Register                                                                */
/* The Timer Control Register maintains 3-bits which control the Timer. The  Timer Enabl */
/* e of the TCR gates the Counter Enable (CE) pin of the Timer  Counter, so the counter  */
/* is disabled regardless of the Prescale Counter’s  TCI pin state. The Timer Enable als */
/* o gates CE of the Prescale Counter,  so it is disabled along with the Timer Counter.  */
/* The Reset bit of the TCR  synchronously resets both the TC and PC at the rising edge  */
/* of VPB bus clock (main clock divided by 4). The  pause enable bit (active high) enabl */
/* es the suspend feature of the timer.  When a logic one is present on pin pause and th */
/* e pause feature is  enabled, the timer will enter suspend mode. It will exit suspend  */
/* mode  when the user either de-asserts the pause enable feature via the VPB  interface */
/*  or applies a logic zero to pin pause.                                                */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_2_TCR2_RSV_DEFAULT_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_TCR2_RSV_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_TCR2_PAUSE_RUN_VALUE                  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_TCR2_PAUSE_RUN_VALUE_RESET_VALUE      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_TCR2_PAUSE_PAUSE_VALUE                ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_TCR2_RESET_NORESET_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_TCR2_RESET_NORESET_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_TCR2_RESET_RESET_VALUE                ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_TCR2_ENABLE_DISABLE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_TCR2_ENABLE_DISABLE_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_TCR2_ENABLE_ENABLE_VALUE              ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_TIMER_2_TCR2_OFFSET ( 0x00000004 )

#define CE_MIPS_BLOCKS_VPB_TIMER_2_TCR2_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_2_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_2_TCR2_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_2_TCR2_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_2_TCR2_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_2_TCR2_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_2_TCR2_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv   	: 29 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Pause_Enable */
	stt_uint32 pause 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Counter_Reset */
	stt_uint32 reset 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Counter_Enable */
	stt_uint32 enable	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_2_TCR2_DTE ;


/*****************************************************************************************/
/* Timer_Counter                                                                         */
/* The counter is clocked on the rising  edge of the VPB bus clock (main clock divided b */
/* y 4). The Count Enable (CE) pin of the TC is  enabled through the Timer Control Regis */
/* ter (TCR). The counter can be read and loaded by user.  The counter behaviour is cont */
/* rolled via TCR register.                                                              */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_2_TC2_TIMERCNT_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_TC2_TIMERCNT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_TIMER_2_TC2_OFFSET ( 0x00000008 )

#define CE_MIPS_BLOCKS_VPB_TIMER_2_TC2_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_2_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_2_TC2_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_2_TC2_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_2_TC2_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_2_TC2_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_2_TC2_ADDRESS ), (v) )

typedef struct
{
	/* Timer_Counter_Bits */
	stt_uint32 timercnt	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_2_TC2_DTE ;


/*****************************************************************************************/
/* Prescale_Register                                                                     */
/* The Prescale Register specifies the maximum  value (MAXVAL) for the Prescale Counter  */
/*  (PC).The PR allows the user to specify that the TC  be incremented every PR+1 cycles */
/*  of VPB bus clock (main clock divided by 4).                                          */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_2_PR2_RSV_DEFAULT_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_PR2_RSV_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_PR2_PRESCALEREG_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_PR2_PRESCALEREG_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_TIMER_2_PR2_OFFSET ( 0x0000000C )

#define CE_MIPS_BLOCKS_VPB_TIMER_2_PR2_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_2_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_2_PR2_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_2_PR2_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_2_PR2_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_2_PR2_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_2_PR2_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv        	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Prescale_Register */
	stt_uint32 prescalereg	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_2_PR2_DTE ;


/*****************************************************************************************/
/* Prescale_Counter                                                                      */
/* The Prescale Counter is an 16-bit register clocked on the rising edge  of VPB bus clo */
/* ck (main clock divided by 4), and counts from 0 to PR. The Terminal Count Increment ( */
/* TCI)  pin of the Prescale Counter is used to enable the Timer Counter which  will cou */
/* nt once during the single clock period that TCI is asserted. In this  way the user ca */
/* n specify that TC be incremented every 1 to 2^16  cycles. The Prescale Counter is res */
/* et along with the TC when the Reset  bit is set to one in the TCR.                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_2_PC2_RSV_DEFAULT_VALUE                  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_PC2_RSV_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_PC2_PRESCALE_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_PC2_PRESCALE_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_TIMER_2_PC2_OFFSET ( 0x00000010 )

#define CE_MIPS_BLOCKS_VPB_TIMER_2_PC2_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_2_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_2_PC2_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_2_PC2_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_2_PC2_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_2_PC2_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_2_PC2_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv     	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Prescale_bits */
	stt_uint32 prescale	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_2_PC2_DTE ;


/*****************************************************************************************/
/* Match_Control_Register                                                                */
/*  Match Register can be configured through the Match Control Register to stop both the */
/*   Timer Counter and Prescale Counter thus maintaining their value at the  time of the */
/*  match, restart the Timer Counter at zero, allow the counters to  continue counting,  */
/* and/or generate an interrupt when its contents match  those of the TC. When MR0=TC, R */
/* eset on MR0 is enabled through the  MCR, and the TC is enabled through the TCR and th */
/* e Prescale Counter’s  TCI pin, then the Timer Counter is reset on rising edge of VPB  */
/* bus clock (main clock divided by 4). It should  be noted that stop on match has highe */
/* r priority than reset on match.                                                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_2_MCR2_RSV_DEFAULT_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_MCR2_RSV_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_MCR2_STOP_0_DISABLE_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_MCR2_STOP_0_DISABLE_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_MCR2_STOP_0_ENABLE_VALUE               ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_MCR2_RESET_0_DISABLE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_MCR2_RESET_0_DISABLE_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_MCR2_RESET_0_ENABLE_VALUE              ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_MCR2_INTR_0_DISABLE_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_MCR2_INTR_0_DISABLE_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_MCR2_INTR_0_ENABLE_VALUE               ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_TIMER_2_MCR2_OFFSET ( 0x00000014 )

#define CE_MIPS_BLOCKS_VPB_TIMER_2_MCR2_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_2_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_2_MCR2_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_2_MCR2_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_2_MCR2_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_2_MCR2_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_2_MCR2_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv    	: 29 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Stop_on_MR0 */
	stt_uint32 stop_0 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reset_on_MR0 */
	stt_uint32 reset_0	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Interrupt_on_MR0 */
	stt_uint32 intr_0 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_2_MCR2_DTE ;


/*****************************************************************************************/
/* Match_Register_0                                                                      */
/* The  MR0 can be enabled through MCR to  reset the TC, stop both the TC and PC, and/or */
/*  generate  an interrupt every time MR0 matches that of  the TC.                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_2_MR0_2_MATCHVAL_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_2_MR0_2_MATCHVAL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_TIMER_2_MR0_2_OFFSET ( 0x00000018 )

#define CE_MIPS_BLOCKS_VPB_TIMER_2_MR0_2_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_2_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_2_MR0_2_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_2_MR0_2_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_2_MR0_2_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_2_MR0_2_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_2_MR0_2_ADDRESS ), (v) )

typedef struct
{
	/* Match_value */
	stt_uint32 matchval	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_2_MR0_2_DTE ;


/*****************************************************************************************/
/* Interrupt_Register                                                                    */
/* Bit 0 will be set by H/W when an interrupt occurs.  The IR can be written to clear in */
/* terrupts.If an interrupt is being generated then bit 0 in the IR will  be one. Otherw */
/* ise, the bit will be zero. Writing a logic one to bit0  will reset the interrupt. Wri */
/* ting a zero has no effect.                                                            */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_3_IR3_RSV_DEFAULT_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_IR3_RSV_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_IR3_INTR_M0_NOINT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_IR3_INTR_M0_NOINT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_IR3_INTR_M0_INT_VALUE               ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_TIMER_3_IR3_OFFSET ( 0x00000000 )

#define CE_MIPS_BLOCKS_VPB_TIMER_3_IR3_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_3_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_3_IR3_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_3_IR3_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_3_IR3_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_3_IR3_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_3_IR3_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv    	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MR0_interrupt_bit */
	stt_uint32 intr_m0	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_3_IR3_DTE ;


/*****************************************************************************************/
/* Timer_Control_Register                                                                */
/* The Timer Control Register maintains 3-bits which control the Timer. The  Timer Enabl */
/* e of the TCR gates the Counter Enable (CE) pin of the Timer  Counter, so the counter  */
/* is disabled regardless of the Prescale Counter’s  TCI pin state. The Timer Enable als */
/* o gates CE of the Prescale Counter,  so it is disabled along with the Timer Counter.  */
/* The Reset bit of the TCR  synchronously resets both the TC and PC at the rising edge  */
/* of VPB bus clock (main clock divided by 4). The  pause enable bit (active high) enabl */
/* es the suspend feature of the timer.  When a logic one is present on pin pause and th */
/* e pause feature is  enabled, the timer will enter suspend mode. It will exit suspend  */
/* mode  when the user either de-asserts the pause enable feature via the VPB  interface */
/*  or applies a logic zero to pin pause.                                                */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_3_TCR3_RSV_DEFAULT_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_TCR3_RSV_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_TCR3_PAUSE_RUN_VALUE                  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_TCR3_PAUSE_RUN_VALUE_RESET_VALUE      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_TCR3_PAUSE_PAUSE_VALUE                ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_TCR3_RESET_NORESET_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_TCR3_RESET_NORESET_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_TCR3_RESET_RESET_VALUE                ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_TCR3_ENABLE_DISABLE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_TCR3_ENABLE_DISABLE_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_TCR3_ENABLE_ENABLE_VALUE              ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_TIMER_3_TCR3_OFFSET ( 0x00000004 )

#define CE_MIPS_BLOCKS_VPB_TIMER_3_TCR3_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_3_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_3_TCR3_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_3_TCR3_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_3_TCR3_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_3_TCR3_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_3_TCR3_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv   	: 29 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Pause_Enable */
	stt_uint32 pause 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Counter_Reset */
	stt_uint32 reset 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Counter_Enable */
	stt_uint32 enable	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_3_TCR3_DTE ;


/*****************************************************************************************/
/* Timer_Counter                                                                         */
/* The counter is clocked on the rising  edge of the VPB bus clock (main clock divided b */
/* y 4). The Count Enable (CE) pin of the TC is  enabled through the Timer Control Regis */
/* ter (TCR). The counter can be read and loaded by user.  The counter behaviour is cont */
/* rolled via TCR register.                                                              */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_3_TC3_TIMERCNT_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_TC3_TIMERCNT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_TIMER_3_TC3_OFFSET ( 0x00000008 )

#define CE_MIPS_BLOCKS_VPB_TIMER_3_TC3_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_3_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_3_TC3_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_3_TC3_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_3_TC3_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_3_TC3_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_3_TC3_ADDRESS ), (v) )

typedef struct
{
	/* Timer_Counter_Bits */
	stt_uint32 timercnt	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_3_TC3_DTE ;


/*****************************************************************************************/
/* Prescale_Register                                                                     */
/* The Prescale Register specifies the maximum  value (MAXVAL) for the Prescale Counter  */
/*  (PC).The PR allows the user to specify that the TC  be incremented every PR+1 cycles */
/*  of VPB bus clock (main clock divided by 4).                                          */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_3_PR3_RSV_DEFAULT_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_PR3_RSV_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_PR3_PRESCALEREG_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_PR3_PRESCALEREG_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_TIMER_3_PR3_OFFSET ( 0x0000000C )

#define CE_MIPS_BLOCKS_VPB_TIMER_3_PR3_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_3_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_3_PR3_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_3_PR3_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_3_PR3_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_3_PR3_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_3_PR3_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv        	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Prescale_Register */
	stt_uint32 prescalereg	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_3_PR3_DTE ;


/*****************************************************************************************/
/* Prescale_Counter                                                                      */
/* The Prescale Counter is an 16-bit register clocked on the rising edge  of VPB bus clo */
/* ck (main clock divided by 4), and counts from 0 to PR. The Terminal Count Increment ( */
/* TCI)  pin of the Prescale Counter is used to enable the Timer Counter which  will cou */
/* nt once during the single clock period that TCI is asserted. In this  way the user ca */
/* n specify that TC be incremented every 1 to 2^16  cycles. The Prescale Counter is res */
/* et along with the TC when the Reset  bit is set to one in the TCR.                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_3_PC3_RSV_DEFAULT_VALUE                  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_PC3_RSV_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_PC3_PRESCALE_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_PC3_PRESCALE_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_TIMER_3_PC3_OFFSET ( 0x00000010 )

#define CE_MIPS_BLOCKS_VPB_TIMER_3_PC3_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_3_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_3_PC3_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_3_PC3_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_3_PC3_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_3_PC3_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_3_PC3_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv     	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Prescale_bits */
	stt_uint32 prescale	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_3_PC3_DTE ;


/*****************************************************************************************/
/* Match_Control_Register                                                                */
/*  Match Register can be configured through the Match Control Register to stop both the */
/*   Timer Counter and Prescale Counter thus maintaining their value at the  time of the */
/*  match, restart the Timer Counter at zero, allow the counters to  continue counting,  */
/* and/or generate an interrupt when its contents match  those of the TC. When MR0=TC, R */
/* eset on MR0 is enabled through the  MCR, and the TC is enabled through the TCR and th */
/* e Prescale Counter’s  TCI pin, then the Timer Counter is reset on rising edge of VPB  */
/* bus clock (main clock divided by 4). It should  be noted that stop on match has highe */
/* r priority than reset on match.                                                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_3_MCR3_RSV_DEFAULT_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_MCR3_RSV_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_MCR3_STOP_0_DISABLE_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_MCR3_STOP_0_DISABLE_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_MCR3_STOP_0_ENABLE_VALUE               ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_MCR3_RESET_0_DISABLE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_MCR3_RESET_0_DISABLE_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_MCR3_RESET_0_ENABLE_VALUE              ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_MCR3_INTR_0_DISABLE_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_MCR3_INTR_0_DISABLE_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_MCR3_INTR_0_ENABLE_VALUE               ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_TIMER_3_MCR3_OFFSET ( 0x00000014 )

#define CE_MIPS_BLOCKS_VPB_TIMER_3_MCR3_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_3_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_3_MCR3_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_3_MCR3_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_3_MCR3_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_3_MCR3_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_3_MCR3_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv    	: 29 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Stop_on_MR0 */
	stt_uint32 stop_0 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reset_on_MR0 */
	stt_uint32 reset_0	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Interrupt_on_MR0 */
	stt_uint32 intr_0 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_3_MCR3_DTE ;


/*****************************************************************************************/
/* Match_Register_0                                                                      */
/* The  MR0 can be enabled through MCR to  reset the TC, stop both the TC and PC, and/or */
/*  generate  an interrupt every time MR0 matches that of  the TC.                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_TIMER_3_MR0_3_MATCHVAL_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_TIMER_3_MR0_3_MATCHVAL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_TIMER_3_MR0_3_OFFSET ( 0x00000018 )

#define CE_MIPS_BLOCKS_VPB_TIMER_3_MR0_3_ADDRESS   	( CE_MIPS_BLOCKS_VPB_TIMER_3_ADDRESS + CE_MIPS_BLOCKS_VPB_TIMER_3_MR0_3_OFFSET )
#define BL_MIPS_BLOCKS_VPB_TIMER_3_MR0_3_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_TIMER_3_MR0_3_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_TIMER_3_MR0_3_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_TIMER_3_MR0_3_ADDRESS ), (v) )

typedef struct
{
	/* Match_value */
	stt_uint32 matchval	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_3_MR0_3_DTE ;


#ifdef __MIPS_C  /* only MIPS_C */

/*****************************************************************************************/
/* I2C_Data_FIFO                                                                         */
/* When register is read, the oldest received  byte of RX FIFO is returned. When the reg */
/* ister is written, the byte is inserted into TX FIFO for transmission. Additional bits */
/*  control issuing start and stop condition when transmitting the byte.                 */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_I2C_FIFODATA_RSV_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_FIFODATA_RSV_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_FIFODATA_STOPCOND_NO_STOP_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_FIFODATA_STOPCOND_NO_STOP_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_FIFODATA_STOPCOND_STOP_VALUE                  ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_I2C_FIFODATA_STARTCOND_NO_START_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_FIFODATA_STARTCOND_NO_START_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_FIFODATA_STARTCOND_START_VALUE                ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_I2C_FIFODATA_DATA_DEFAULT_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_FIFODATA_DATA_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_I2C_FIFODATA_OFFSET ( 0x00000000 )

#define CE_MIPS_BLOCKS_VPB_I2C_FIFODATA_ADDRESS   	( CE_MIPS_BLOCKS_VPB_I2C_ADDRESS + CE_MIPS_BLOCKS_VPB_I2C_FIFODATA_OFFSET )
#define BL_MIPS_BLOCKS_VPB_I2C_FIFODATA_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_I2C_FIFODATA_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_I2C_FIFODATA_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_I2C_FIFODATA_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv      	: 22 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Stop_condition */
	stt_uint32 stopcond 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Start_condition */
	stt_uint32 startcond	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* FIFO_data */
	stt_uint32 data     	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_I2C_FIFODATA_DTE ;


/*****************************************************************************************/
/* Status_register                                                                       */
/* Read-only register that provides status information on TX and RX blocks, and current  */
/* state of external busses. An active reset, PNRES=0, will clear this register with the */
/*  exception of RFE an TFE (these will be 1) ans SCL and SDA(indeterminate).            */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_I2C_STS_RSV_DEFAULT_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_RSV_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_TFE_NOTEMPTY_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_TFE_EMPTY_VALUE                       ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_TFE_EMPTY_VALUE_RESET_VALUE           ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_TFF_NOTFULL_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_TFF_NOTFULL_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_TFF_FULL_VALUE                        ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_RFE_NOTEMPTY_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_RFE_EMPTY_VALUE                       ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_RFE_EMPTY_VALUE_RESET_VALUE           ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_RFF_NOTFULL_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_RFF_NOTFULL_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_RFF_FULL_VALUE                        ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_SDA_DEFAULT_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_SDA_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_SCL_DEFAULT_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_SCL_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_ACTIVE_IDLE_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_ACTIVE_IDLE_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_ACTIVE_BUSY_VALUE                     ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_RSV1_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_RSV1_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_DRMI_NONEEDDATA_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_DRMI_NONEEDDATA_VALUE_RESET_VALUE     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_DRMI_NEEDDATA_VALUE                   ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_NAI_GOTACK_VALUE                      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_NAI_GOTACK_VALUE_RESET_VALUE          ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_NAI_NOACK_VALUE                       ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_AFI_DEFAULT_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_AFI_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_TDI_TRANSINCOMPLETE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_TDI_TRANSINCOMPLETE_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_STS_TDI_TRANSCOMPLETE_VALUE               ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_I2C_STS_OFFSET ( 0x00000004 )

#define CE_MIPS_BLOCKS_VPB_I2C_STS_ADDRESS   	( CE_MIPS_BLOCKS_VPB_I2C_ADDRESS + CE_MIPS_BLOCKS_VPB_I2C_STS_OFFSET )
#define BL_MIPS_BLOCKS_VPB_I2C_STS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_I2C_STS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_I2C_STS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_I2C_STS_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv   	: 20 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_FIFO_empty */
	stt_uint32 tfe   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_FIFO_full */
	stt_uint32 tff   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_FIFO_empty */
	stt_uint32 rfe   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_FIFO_full */
	stt_uint32 rff   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SDA_value */
	stt_uint32 sda   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SCL_value */
	stt_uint32 scl   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Bus_Active */
	stt_uint32 active	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint32 rsv1  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Master_Data_Request */
	stt_uint32 drmi  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* No_Acknowledge */
	stt_uint32 nai   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Arbitration_Failure */
	stt_uint32 afi   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transaction_Done */
	stt_uint32 tdi   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_I2C_STS_DTE ;


/*****************************************************************************************/
/* Control_Register                                                                      */
/* The CTL register is used to enable interrupts and reset the I2C state machine.        */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_I2C_CTL_RSV_DEFAULT_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_RSV_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_TFFSIE_TFFSIE_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_TFFSIE_TFFSIE_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_SEVEN_SEVEN_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_SEVEN_SEVEN_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_SRST_NORMAL_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_SRST_NORMAL_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_SRST_IDLE_VALUE                  ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_TFFIE_DISABLE_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_TFFIE_DISABLE_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_TFFIE_ENABLE_VALUE               ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_RFDAIE_DISABLE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_RFDAIE_DISABLE_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_RFDAIE_ENABLE_VALUE              ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_DAIE_DISABLE_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_DAIE_DISABLE_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_DAIE_ENABLE_VALUE                ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_DRMIES_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_DRMIES_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_DRMIE_DISABLE_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_DRMIE_DISABLE_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_DRMIE_ENABLE_VALUE               ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_NAIE_DISABLE_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_NAIE_DISABLE_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_NAIE_ENABLE_VALUE                ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_AFIE_DEFAULT_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_AFIE_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_TDIE_DISABLE_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_TDIE_DISABLE_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CTL_TDIE_ENABLE_VALUE                ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_I2C_CTL_OFFSET ( 0x00000008 )

#define CE_MIPS_BLOCKS_VPB_I2C_CTL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_I2C_ADDRESS + CE_MIPS_BLOCKS_VPB_I2C_CTL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_I2C_CTL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_I2C_CTL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_I2C_CTL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_I2C_CTL_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv   	: 21 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TFFSIE */
	stt_uint32 tffsie	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SEVEN */
	stt_uint32 seven 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Soft_Reset */
	stt_uint32 srst  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_FIFO_Not_Full_Interrupt_Enable */
	stt_uint32 tffie 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_Data_Available_Interrupt_Enable */
	stt_uint32 rfdaie	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receive_FIFO_Full_Interrupt_Enable */
	stt_uint32 daie  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* DRMIES */
	stt_uint32 drmies	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Master_Transmitter_Data_Request_Interrupt_Enable */
	stt_uint32 drmie 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmitter_No_Acknowledge_Interrupt_Enable */
	stt_uint32 naie  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* AFIE */
	stt_uint32 afie  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmit_Done_Interrupt_Enable */
	stt_uint32 tdie  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_I2C_CTL_DTE ;


/*****************************************************************************************/
/* Clock_Divisor_High                                                                    */
/* The CLK register holds a terminal count for counting VPB clock cycles to create  the  */
/* high period of the slower I2C serial clock, SCL. CLKHI[n:0] are read and  written fro */
/* m data bus PD[n:0]. When reset, the clock divider will be set to run  at its minimum  */
/* frequency.  Assuming main clock 200 MHz and VPB bus clock 50 MHz, use following equat */
/* ion for 50% duty cycle clock:  clkhi_period = 0.5*(desired_period/20ns)  clklo_period */
/*  = 0.5*(desired_period/20ns)    For example, to obtain 100 Khz clock , period 10000 n */
/* s : CLKHI = 250, CLKLO =250  For example, to obtain 400 Khz clock , period 2500 ns :  */
/* CLKHI = 62, CLKLO = 63                                                                */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_I2C_CLKHI_RESERVED1_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CLKHI_RESERVED1_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CLKHI_CLKDIVHI_DEFAULT_VALUE              ( 0x1F2 )
#define CE_MIPS_BLOCKS_VPB_I2C_CLKHI_CLKDIVHI_DEFAULT_VALUE_RESET_VALUE  ( 0x1F2 )


#define CE_MIPS_BLOCKS_VPB_I2C_CLKHI_OFFSET ( 0x0000000C )

#define CE_MIPS_BLOCKS_VPB_I2C_CLKHI_ADDRESS   	( CE_MIPS_BLOCKS_VPB_I2C_ADDRESS + CE_MIPS_BLOCKS_VPB_I2C_CLKHI_OFFSET )
#define BL_MIPS_BLOCKS_VPB_I2C_CLKHI_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_I2C_CLKHI_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_I2C_CLKHI_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_I2C_CLKHI_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 reserved1	: 23 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Clock_Divisor_High */
	stt_uint32 clkdivhi 	: 9 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_I2C_CLKHI_DTE ;


/*****************************************************************************************/
/* Clock_Divisor_Low                                                                     */
/* The CLK register holds a terminal count for countingVPB clock cycles to create  the l */
/* ow period of the slower I2C serial clock, SCL. CLKLO[n:0] are read and  written from  */
/* data bus PD[n:0]. When reset, the clock divider will be set to run  at its minimum fr */
/* equency.  Assuming main clock 200 MHz and VPB bus clock 50 MHz, use following equatio */
/* n for 50% duty cycle clock:  clkhi_period = 0.5*(desired_period/20ns)  clklo_period = */
/*  0.5*(desired_period/20ns)    For example, to obtain 100 Khz clock , period 10000 ns  */
/* : CLKHI = 250, CLKLO =250  For example, to obtain 400 Khz clock , period 2500 ns : CL */
/* KHI = 62, CLKLO = 63                                                                  */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_I2C_CLKLO_RESERVED1_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CLKLO_RESERVED1_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_CLKLO_CLKDIVLO_DEFAULT_VALUE              ( 0x1F2 )
#define CE_MIPS_BLOCKS_VPB_I2C_CLKLO_CLKDIVLO_DEFAULT_VALUE_RESET_VALUE  ( 0x1F2 )


#define CE_MIPS_BLOCKS_VPB_I2C_CLKLO_OFFSET ( 0x00000010 )

#define CE_MIPS_BLOCKS_VPB_I2C_CLKLO_ADDRESS   	( CE_MIPS_BLOCKS_VPB_I2C_ADDRESS + CE_MIPS_BLOCKS_VPB_I2C_CLKLO_OFFSET )
#define BL_MIPS_BLOCKS_VPB_I2C_CLKLO_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_I2C_CLKLO_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_I2C_CLKLO_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_I2C_CLKLO_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 reserved1	: 23 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Clock_Divisor_Low */
	stt_uint32 clkdivlo 	: 9 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_I2C_CLKLO_DTE ;


/*****************************************************************************************/
/* RX_FIFO_Level                                                                         */
/* Read current level of receive FIFO                                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_I2C_RXLEVEL_RSV_DEFAULT_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_RXLEVEL_RSV_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_RXLEVEL_RXLEVEL_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_RXLEVEL_RXLEVEL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_I2C_RXLEVEL_OFFSET ( 0x00000018 )

#define CE_MIPS_BLOCKS_VPB_I2C_RXLEVEL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_I2C_ADDRESS + CE_MIPS_BLOCKS_VPB_I2C_RXLEVEL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_I2C_RXLEVEL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_I2C_RXLEVEL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_I2C_RXLEVEL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_I2C_RXLEVEL_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv    	: 27 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Rx_FIFO_Level */
	stt_uint32 rxlevel	: 5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_I2C_RXLEVEL_DTE ;


/*****************************************************************************************/
/* TX_FIFO_level                                                                         */
/* Read current level of transmit FIFO                                                   */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_I2C_TXLEVEL_RSV_DEFAULT_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_TXLEVEL_RSV_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_TXLEVEL_TXLEVEL_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_I2C_TXLEVEL_TXLEVEL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_I2C_TXLEVEL_OFFSET ( 0x0000001C )

#define CE_MIPS_BLOCKS_VPB_I2C_TXLEVEL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_I2C_ADDRESS + CE_MIPS_BLOCKS_VPB_I2C_TXLEVEL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_I2C_TXLEVEL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_I2C_TXLEVEL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_I2C_TXLEVEL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_I2C_TXLEVEL_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv    	: 27 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TX_FIFO_level */
	stt_uint32 txlevel	: 5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_I2C_TXLEVEL_DTE ;


#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

/*****************************************************************************************/
/* Control_Register                                                                      */
/* Configures parameters of SPI block                                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_SPI_SPCR_R2_DEFAULT_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPCR_R2_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPCR_SPIE_DISABLE_IRQ_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPCR_SPIE_DISABLE_IRQ_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPCR_SPIE_ENABLE_IRQ_VALUE              ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPCR_LSBF_MSB_FIRST_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPCR_LSBF_MSB_FIRST_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPCR_LSBF_LSB_FIRST_VALUE               ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPCR_MSTR_SLAVE_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPCR_MSTR_SLAVE_VALUE_RESET_VALUE       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPCR_MSTR_MASTER_VALUE                  ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPCR_CPOL_ACTIVE_HIGH_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPCR_CPOL_ACTIVE_HIGH_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPCR_CPOL_ACTIVE_LOW_VALUE              ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPCR_CPHA_FIRST_EDGE_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPCR_CPHA_FIRST_EDGE_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPCR_CPHA_SECOND_EDGE_VALUE             ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPCR_R1_DEFAULT_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPCR_R1_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_SPI_SPCR_OFFSET ( 0x00000000 )

#define CE_MIPS_BLOCKS_VPB_SPI_SPCR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_SPI_ADDRESS + CE_MIPS_BLOCKS_VPB_SPI_SPCR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_SPI_SPCR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_SPI_SPCR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_SPI_SPCR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_SPI_SPCR_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r2  	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Serial_peripheral_interrupt_enable */
	stt_uint32 spie	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* LSB_first_enable */
	stt_uint32 lsbf	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Master_mode_select */
	stt_uint32 mstr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Clock_Polarity */
	stt_uint32 cpol	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Clock_Phase */
	stt_uint32 cpha	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint32 r1  	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_SPI_SPCR_DTE ;


/*****************************************************************************************/
/* Status_Register                                                                       */
/* Provides SPI status indications                                                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_SPI_SPSR_R2_DEFAULT_VALUE                          ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPSR_R2_DEFAULT_VALUE_RESET_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPSR_SPIF_INCOMPLETE_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPSR_SPIF_INCOMPLETE_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPSR_SPIF_COMPLETE_VALUE                       ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPSR_WCOL_NO_WRITE_COLLISION_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPSR_WCOL_NO_WRITE_COLLISION_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPSR_WCOL_WRITE_COLLISION_VALUE                ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPSR_ROVR_NO_READ_OVERRUN_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPSR_ROVR_NO_READ_OVERRUN_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPSR_ROVR_READ_OVERRUN_VALUE                   ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPSR_MODF_NO_MODE_FAULT_VALUE                  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPSR_MODF_NO_MODE_FAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPSR_MODF_MODE_FAULT_VALUE                     ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPSR_ABRT_NO_ABORT_VALUE                       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPSR_ABRT_NO_ABORT_VALUE_RESET_VALUE           ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPSR_ABRT_ABORT_VALUE                          ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPSR_R1_DEFAULT_VALUE                          ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPSR_R1_DEFAULT_VALUE_RESET_VALUE              ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_SPI_SPSR_OFFSET ( 0x00000004 )

#define CE_MIPS_BLOCKS_VPB_SPI_SPSR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_SPI_ADDRESS + CE_MIPS_BLOCKS_VPB_SPI_SPSR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_SPI_SPSR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_SPI_SPSR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_SPI_SPSR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_SPI_SPSR_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r2  	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transfer_complete_flag */
	stt_uint32 spif	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Write_collision */
	stt_uint32 wcol	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Read_overrun */
	stt_uint32 rovr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Mode_fault */
	stt_uint32 modf	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Slave_abort */
	stt_uint32 abrt	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint32 r1  	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_SPI_SPSR_DTE ;


/*****************************************************************************************/
/* Data_Register                                                                         */
/* This register provides the transmit and receive data for the SPI.  Transmit data is p */
/* rovided to the SPI by writing to this register. Data  received by the SPI can be read */
/*  from this register. When a master, a  write to this register will start a SPI data t */
/* ransfer. Writes to this register  will be blocked from when a data transfer starts to */
/*  when the SPIF  status bit is set, and the status register has not been read.         */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_SPI_SPDR_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPDR_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPDR_DATA_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPDR_DATA_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_SPI_SPDR_OFFSET ( 0x00000008 )

#define CE_MIPS_BLOCKS_VPB_SPI_SPDR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_SPI_ADDRESS + CE_MIPS_BLOCKS_VPB_SPI_SPDR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_SPI_SPDR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_SPI_SPDR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_SPI_SPDR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_SPI_SPDR_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Data_Port */
	stt_uint32 data	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_SPI_SPDR_DTE ;


/*****************************************************************************************/
/* Clock_Counter                                                                         */
/* This register is used by the master to generate the SPI_SCK signal.  The register ind */
/* icates the number of clock cycles that make up a SPI  clock. The value of this regist */
/* er must always be an even number. As a  result, bit 0 is reserved, and will always be */
/*  0. The value of the register  must also always be greater than or equal to 8. Violat */
/* ions of this  can result in unpredictable behavior.  For example, assuming main clock */
/*  200 MHz and VPB bus clock 50 MHz,  to obtain SPI clock frequency 5 MHz, set register */
/*  value to hA (d10)                                                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_SPI_SPCCR_R1_DEFAULT_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPCCR_R1_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPCCR_CLKCNT_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPCCR_CLKCNT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_SPI_SPCCR_OFFSET ( 0x0000000C )

#define CE_MIPS_BLOCKS_VPB_SPI_SPCCR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_SPI_ADDRESS + CE_MIPS_BLOCKS_VPB_SPI_SPCCR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_SPI_SPCCR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_SPI_SPCCR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_SPI_SPCCR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_SPI_SPCCR_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r1    	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Clock_counter */
	stt_uint32 clkcnt	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_SPI_SPCCR_DTE ;


/*****************************************************************************************/
/* Test_Control_Register                                                                 */
/* Puts SPI block in test mode. This register is intended for verification only. It shou */
/* ldnt be used in normal operation.                                                     */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_SPI_SPTCR_R1_DEFAULT_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTCR_R1_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTCR_SCK_TST_NORMAL_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTCR_SCK_TST_NORMAL_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTCR_SCK_TST_ALWAYS_ON_VALUE          ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_SPI_SPTCR_OFFSET ( 0x00000010 )

#define CE_MIPS_BLOCKS_VPB_SPI_SPTCR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_SPI_ADDRESS + CE_MIPS_BLOCKS_VPB_SPI_SPTCR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_SPI_SPTCR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_SPI_SPTCR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_SPI_SPTCR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_SPI_SPTCR_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r1     	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPI_SCL_test_mode */
	stt_uint32 sck_tst	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_SPI_SPTCR_DTE ;


/*****************************************************************************************/
/* Test_Status_Register                                                                  */
/* Note that the bits in this register are intended for functional  verification only. T */
/* his register should not be used for normal  operation.  This register is a replicatio */
/* n of the SPI status register. The difference  between the registers is that a read of */
/*  this register will not start the  sequence of events required to clear these status  */
/* bits. A write to this  register will set an interrupt if the write data for the respe */
/* ctive bit is a  1.                                                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_SPI_SPTSR_R2_DEFAULT_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTSR_R2_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTSR_SPIF_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTSR_SPIF_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTSR_WCOL_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTSR_WCOL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTSR_ROVR_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTSR_ROVR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTSR_MODF_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTSR_MODF_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTSR_ABRT_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTSR_ABRT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTSR_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTSR_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_SPI_SPTSR_OFFSET ( 0x00000014 )

#define CE_MIPS_BLOCKS_VPB_SPI_SPTSR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_SPI_ADDRESS + CE_MIPS_BLOCKS_VPB_SPI_SPTSR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_SPI_SPTSR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_SPI_SPTSR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_SPI_SPTSR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_SPI_SPTSR_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r2  	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transfer_complete */
	stt_uint32 spif	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Write_collision */
	stt_uint32 wcol	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Read_overrun */
	stt_uint32 rovr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Mode_fault */
	stt_uint32 modf	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Slave_abort */
	stt_uint32 abrt	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint32 r1  	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_SPI_SPTSR_DTE ;


/*****************************************************************************************/
/* Test_Observe_Register                                                                 */
/* Note that the bits in this register are intended for functional  verification only. T */
/* his register should not be used for normal  operation.  This read only register is us */
/* ed to observe the state of some of the  internal signals and state machines in the SP */
/* I entity.                                                                             */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_SPI_SPTOR_R1_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTOR_R1_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTOR_STATE_IDLE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTOR_STATE_IDLE_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTOR_STATE_MASTER_VALUE           ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTOR_STATE_SLAVE_VALUE            ( 0x2 )
#define CE_MIPS_BLOCKS_VPB_SPI_SPTOR_STATE_RSV_VALUE              ( 0x3 )


#define CE_MIPS_BLOCKS_VPB_SPI_SPTOR_OFFSET ( 0x00000018 )

#define CE_MIPS_BLOCKS_VPB_SPI_SPTOR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_SPI_ADDRESS + CE_MIPS_BLOCKS_VPB_SPI_SPTOR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_SPI_SPTOR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_SPI_SPTOR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_SPI_SPTOR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_SPI_SPTOR_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r1   	: 29 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* FSM_state */
	stt_uint32 state	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_SPI_SPTOR_DTE ;


#endif /* __MIPS */

/*****************************************************************************************/
/* RX_buffer/TX_buffer/Divisor_Latch                                                     */
/* RBR - Receiver Buffer Register (Read, bit DLAB in LCR set to 0):  Received bytes are  */
/* stored in 16-byte RX FIFO.  The RBR is the top byte of the Rx FIFO. The top byte of t */
/* he Rx FIFO contains  the oldest character received and can be read via the bus interf */
/* ace. In ‘450  mode, received data is passed from the Receive Shift Register (RSR) to  */
/* the  top byte of the RBR, essentially producing a 1 byte Rx FIFO. The LSB (bit 0)  re */
/* presents the “oldest” received data bit. If the character received is less than  8 bi */
/* ts, the unused MSBs are padded with zeroes.    THR - Transmitter Holding Register (Wr */
/* ite, bit DLAB in LCR set to 0):  Bytes intended for transmission are placed into 16-b */
/* yte TX FIFO.  The THR is the top byte of the Tx FIFO. The top byte is the newest char */
/* acter  in the Tx FIFO and can be written via the bus interface. In ‘450 mode, data is */
/*   passed from the THR to the Transmit Shift Register (TSR), essentially producing  a  */
/* 1 byte Tx FIFO. The LSB represents the first bit to transmit.    DLL - Divisor Latch  */
/* LSB Register (Write/Read, bit DLAB in LCR set to 1):  The DLL and DLM registers toget */
/* her form a 16 bit divisor where DLL  contains the lower 8 bits of the divisor and DLM */
/*  contains the higher 8 bits of  the divisor. A ‘h0000 value is treated like a ‘h0001  */
/* value as division by zero is  not allowed.    Assuming 200 MHz main clockand 50 MHz V */
/* PB bus clock, calculate divisor values as follows:  DIV = 50000000/(Rate * 16)  to ob */
/* tain 9600 Baud rate, set DLL = h45, DLM = h1 (divisor = h145 = 325 = 50 MHz/(9600*16) */
/* )  to obtain 115200 Baud rate, set DLL = h1B, DLM = h0 (divisor = h1B = 27 = 50 MHz/( */
/* 115200*16))                                                                           */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_UART_RBR_THR_DLL_RSV_DEFAULT_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_RBR_THR_DLL_RSV_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_RBR_THR_DLL_RBR_THR_DLL_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_RBR_THR_DLL_RBR_THR_DLL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_UART_RBR_THR_DLL_OFFSET ( 0x00000000 )

#define CE_MIPS_BLOCKS_VPB_UART_RBR_THR_DLL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_UART_ADDRESS + CE_MIPS_BLOCKS_VPB_UART_RBR_THR_DLL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_UART_RBR_THR_DLL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_UART_RBR_THR_DLL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_UART_RBR_THR_DLL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_UART_RBR_THR_DLL_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv        	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RX_buffer/TX_buffer/_Divisor_Latch_LSB */
	stt_uint32 rbr_thr_dll	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_UART_RBR_THR_DLL_DTE ;


/*****************************************************************************************/
/* Interrupt_Enable_Register/Divisor_Latch_MSB                                           */
/* IER (bit DLAB in LCR register set to 0):  The IER is used to enable the four interrup */
/* t sources that control the INTR output  pin.    DLM (bit DLAB in LCR register set to  */
/* 1):  Divisor Latch MSB register  The DLL and DLM registers together form a 16 bit div */
/* isor where DLL  contains the lower 8 bits of the divisor and DLM contains the higher  */
/* 8 bits of  the divisor. A ‘h0000 value is treated like a ‘h0001 value as division by  */
/* zero is  not allowed.    Assuming 200 MHz main clockand 50 MHz VPB bus clock, calcula */
/* te divisor values as follows:  DIV = 50000000/(Rate * 16)  to obtain 9600 Baud rate,  */
/* set DLL = h45, DLM = h1 (divisor = h145 = 325 = 50 MHz/(9600*16))  to obtain 115200 B */
/* aud rate, set DLL = h1B, DLM = h0 (divisor = h1B = 27 = 50 MHz/(115200*16))           */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_UART_IER_DLM_RSV_DEFAULT_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_IER_DLM_RSV_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_IER_DLM_IER_DLM_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_IER_DLM_IER_DLM_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_UART_IER_DLM_OFFSET ( 0x00000004 )

#define CE_MIPS_BLOCKS_VPB_UART_IER_DLM_ADDRESS   	( CE_MIPS_BLOCKS_VPB_UART_ADDRESS + CE_MIPS_BLOCKS_VPB_UART_IER_DLM_OFFSET )
#define BL_MIPS_BLOCKS_VPB_UART_IER_DLM_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_UART_IER_DLM_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_UART_IER_DLM_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_UART_IER_DLM_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv    	: 28 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Interrupt_Enable_Divisor_Latch_MSB */
	stt_uint32 ier_dlm	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_UART_IER_DLM_DTE ;


/*****************************************************************************************/
/* Interrupt_ID_Register/FIFO_Control_Register                                           */
/* Read (IIR) : The IIR provides a status code that denotes the priority and source of a */
/*  pending  interrupt. The interrupts are frozen during an IIR access. If an interrupt  */
/*  occurs during an IIR access, the interrupt is recorded for the next IIR access.    W */
/* rite (FCR): The FCR controls the operation of RX and TX FIFOs                         */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_UART_IIR_FCR_RSV_DEFAULT_VALUE                      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_IIR_FCR_RSV_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_IIR_FCR_IIR_FCR_BITS_DEFAULT_VALUE             ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_UART_IIR_FCR_IIR_FCR_BITS_DEFAULT_VALUE_RESET_VALUE ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_UART_IIR_FCR_OFFSET ( 0x00000008 )

#define CE_MIPS_BLOCKS_VPB_UART_IIR_FCR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_UART_ADDRESS + CE_MIPS_BLOCKS_VPB_UART_IIR_FCR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_UART_IIR_FCR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_UART_IIR_FCR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_UART_IIR_FCR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_UART_IIR_FCR_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv         	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* IIR_FCR_bits */
	stt_uint32 iir_fcr_bits	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_UART_IIR_FCR_DTE ;


/*****************************************************************************************/
/* Line_Control_Register                                                                 */
/* The LCR determines the format of the data character that is to be transmitted  or rec */
/* eived.                                                                                */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_UART_LCR_RSV_DEFAULT_VALUE                      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_RSV_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_DLAB_NO_DLAB_ACCESS_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_DLAB_NO_DLAB_ACCESS_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_DLAB_ENABLE_DLAB_ACCES_VALUE           ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_BRKCTL_DISABLE_BREAK_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_BRKCTL_DISABLE_BREAK_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_BRKCTL_ENABLE_BREAK_VALUE              ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_PARSEL_ODD_VALUE                       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_PARSEL_ODD_VALUE_RESET_VALUE           ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_PARSEL_EVEN_VALUE                      ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_PARSEL_ALWAYS_1_VALUE                  ( 0x2 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_PARSEL_ALWAYS_0_VALUE                  ( 0x3 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_PAREN_DISABLE_PARITY_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_PAREN_DISABLE_PARITY_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_PAREN_ENABLE_PARITY_VALUE              ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_STOPSEL_STOP_BIT_1_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_STOPSEL_STOP_BIT_1_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_STOPSEL_STOP_BITS_2_VALUE              ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_WLS_BIT_5_VALUE                        ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_WLS_BIT_5_VALUE_RESET_VALUE            ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_WLS_BIT_6_VALUE                        ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_WLS_BIT_7_VALUE                        ( 0x2 )
#define CE_MIPS_BLOCKS_VPB_UART_LCR_WLS_BIT_8_VALUE                        ( 0x3 )


#define CE_MIPS_BLOCKS_VPB_UART_LCR_OFFSET ( 0x0000000C )

#define CE_MIPS_BLOCKS_VPB_UART_LCR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_UART_ADDRESS + CE_MIPS_BLOCKS_VPB_UART_LCR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_UART_LCR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_UART_LCR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_UART_LCR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_UART_LCR_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv    	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Divisor_Latch_Access */
	stt_uint32 dlab   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Breal_control */
	stt_uint32 brkctl 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Parity_Select */
	stt_uint32 parsel 	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Parity_Enable */
	stt_uint32 paren  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Stop_Bit_Select */
	stt_uint32 stopsel	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Word_Length_Select */
	stt_uint32 wls    	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_UART_LCR_DTE ;


/*****************************************************************************************/
/* Line_Status_Register                                                                  */
/* Read-only register that provides status information on TX and RX blocks               */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_UART_LSR_RSV_DEFAULT_VALUE                        ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_RSV_DEFAULT_VALUE_RESET_VALUE            ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_RXFE_NO_ERROR_VALUE                      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_RXFE_NO_ERROR_VALUE_RESET_VALUE          ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_RXFE_ERROR_VALUE                         ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_TEMT_TRANSMITTER_NON_EMPTY_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_TEMT_TRANSMITTER_EMPTY_VALUE             ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_TEMT_TRANSMITTER_EMPTY_VALUE_RESET_VALUE ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_THRE_THR_NON_EMPTY_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_THRE_THR_EMPTY_VALUE                     ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_THRE_THR_EMPTY_VALUE_RESET_VALUE         ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_BI_NO_BREAK_INTERRUPT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_BI_NO_BREAK_INTERRUPT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_BI_BREAK_INTERRUPT_VALUE                 ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_FE_NO_ERROR_VALUE                        ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_FE_NO_ERROR_VALUE_RESET_VALUE            ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_FE_ERROR_VALUE                           ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_PE_NO_ERROR_VALUE                        ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_PE_NO_ERROR_VALUE_RESET_VALUE            ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_PE_ERROR_VALUE                           ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_OE_NO_ERROR_VALUE                        ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_OE_NO_ERROR_VALUE_RESET_VALUE            ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_OE_ERROR_VALUE                           ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_RDR_RBR_EMPTY_VALUE                      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_RDR_RBR_EMPTY_VALUE_RESET_VALUE          ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_LSR_RDR_RBR_NOT_EMPTY_VALUE                  ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_UART_LSR_OFFSET ( 0x00000014 )

#define CE_MIPS_BLOCKS_VPB_UART_LSR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_UART_ADDRESS + CE_MIPS_BLOCKS_VPB_UART_LSR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_UART_LSR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_UART_LSR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_UART_LSR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_UART_LSR_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 rsv 	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RX_error */
	stt_uint32 rxfe	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmitter_Empty */
	stt_uint32 temt	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transmitter_Holding_Register_Empty */
	stt_uint32 thre	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Break_Interrupt */
	stt_uint32 bi  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Framing_Error */
	stt_uint32 fe  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Parity_Error */
	stt_uint32 pe  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Overrun_Error */
	stt_uint32 oe  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Receiver_Data_Ready */
	stt_uint32 rdr 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_UART_LSR_DTE ;


/*****************************************************************************************/
/* Scratchpad_Register                                                                   */
/* The SCR has no effect on the UART operation. This register can be written  and/or rea */
/* d at user’s discretion. There is no provision in the interrupt interface  that would  */
/* indicate to the host that a read or write of the SCR has occurred.                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_UART_SCR_R1_DEFAULT_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_SCR_R1_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_SCR_SCRBIT_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_UART_SCR_SCRBIT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_UART_SCR_OFFSET ( 0x0000001C )

#define CE_MIPS_BLOCKS_VPB_UART_SCR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_UART_ADDRESS + CE_MIPS_BLOCKS_VPB_UART_SCR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_UART_SCR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_UART_SCR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_UART_SCR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_UART_SCR_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r1    	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Scratchpad_bits */
	stt_uint32 scrbit	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_UART_SCR_DTE ;


/*****************************************************************************************/
/* GPIO_Pin_Values                                                                       */
/* On reads GPIO input values are returned, on write GPIO[31:0] output values register i */
/* s written.                                                                            */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_GPIO_A_PINS_A_PINS_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_A_PINS_A_PINS_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_GPIO_A_PINS_A_OFFSET ( 0x00000000 )

#define CE_MIPS_BLOCKS_VPB_GPIO_A_PINS_A_ADDRESS   	( CE_MIPS_BLOCKS_VPB_GPIO_A_ADDRESS + CE_MIPS_BLOCKS_VPB_GPIO_A_PINS_A_OFFSET )
#define BL_MIPS_BLOCKS_VPB_GPIO_A_PINS_A_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_GPIO_A_PINS_A_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_GPIO_A_PINS_A_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_GPIO_A_PINS_A_ADDRESS ), (v) )

typedef struct
{
	/* GPIO_Pins */
	stt_uint32 pins	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_GPIO_A_PINS_A_DTE ;


/*****************************************************************************************/
/* GPIO_Output_Register                                                                  */
/* Read and write GPIO[31:0] output register                                             */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_GPIO_A_OR_REG_A_OR_REG_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_A_OR_REG_A_OR_REG_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_GPIO_A_OR_REG_A_OFFSET ( 0x00000004 )

#define CE_MIPS_BLOCKS_VPB_GPIO_A_OR_REG_A_ADDRESS   	( CE_MIPS_BLOCKS_VPB_GPIO_A_ADDRESS + CE_MIPS_BLOCKS_VPB_GPIO_A_OR_REG_A_OFFSET )
#define BL_MIPS_BLOCKS_VPB_GPIO_A_OR_REG_A_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_GPIO_A_OR_REG_A_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_GPIO_A_OR_REG_A_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_GPIO_A_OR_REG_A_ADDRESS ), (v) )

typedef struct
{
	/* GPIO_output_register */
	stt_uint32 or_reg	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_GPIO_A_OR_REG_A_DTE ;


/*****************************************************************************************/
/* GPIO_Direction_Register                                                               */
/* Set input or output configuration for each GPIO[31:0]  pin.                           */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_GPIO_A_DR_A_DR_INPUT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_A_DR_A_DR_INPUT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_A_DR_A_DR_OUTPUT_VALUE            ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_GPIO_A_DR_A_OFFSET ( 0x00000008 )

#define CE_MIPS_BLOCKS_VPB_GPIO_A_DR_A_ADDRESS   	( CE_MIPS_BLOCKS_VPB_GPIO_A_ADDRESS + CE_MIPS_BLOCKS_VPB_GPIO_A_DR_A_OFFSET )
#define BL_MIPS_BLOCKS_VPB_GPIO_A_DR_A_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_GPIO_A_DR_A_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_GPIO_A_DR_A_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_GPIO_A_DR_A_ADDRESS ), (v) )

typedef struct
{
	/* Data_Direction_Register */
	stt_uint32 dr	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_GPIO_A_DR_A_DTE ;


/*****************************************************************************************/
/* GPIO_Pin_Values                                                                       */
/* On reads GPIO input values are returned, on write GPIO output values register is writ */
/* ten.                                                                                  */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_GPIO_B_PINS_B_RSV_DEFAULT_VALUE                  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_PINS_B_RSV_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_PINS_B_GPI_PINS_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_PINS_B_GPI_PINS_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_PINS_B_RSV1_DEFAULT_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_PINS_B_RSV1_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_PINS_B_PINS_DEFAULT_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_PINS_B_PINS_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_GPIO_B_PINS_B_OFFSET ( 0x00000000 )

#define CE_MIPS_BLOCKS_VPB_GPIO_B_PINS_B_ADDRESS   	( CE_MIPS_BLOCKS_VPB_GPIO_B_ADDRESS + CE_MIPS_BLOCKS_VPB_GPIO_B_PINS_B_OFFSET )
#define BL_MIPS_BLOCKS_VPB_GPIO_B_PINS_B_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_GPIO_B_PINS_B_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_GPIO_B_PINS_B_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_GPIO_B_PINS_B_ADDRESS ), (v) )

typedef struct
{
	/* RSV */
	stt_uint32 rsv     	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* GPI_Pins */
	stt_uint32 gpi_pins	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RSV1 */
	stt_uint32 rsv1    	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* GPIO_Pins */
	stt_uint32 pins    	: 17 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_GPIO_B_PINS_B_DTE ;


/*****************************************************************************************/
/* GPIO_Output_Register                                                                  */
/* Read and write GPIO output register                                                   */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_GPIO_B_OR_REG_B_RSV_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_OR_REG_B_RSV_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_OR_REG_B_OR_REG_GPO_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_OR_REG_B_OR_REG_GPO_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_OR_REG_B_RSV1_DEFAULT_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_OR_REG_B_RSV1_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_OR_REG_B_OR_REG_DEFAULT_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_OR_REG_B_OR_REG_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_GPIO_B_OR_REG_B_OFFSET ( 0x00000004 )

#define CE_MIPS_BLOCKS_VPB_GPIO_B_OR_REG_B_ADDRESS   	( CE_MIPS_BLOCKS_VPB_GPIO_B_ADDRESS + CE_MIPS_BLOCKS_VPB_GPIO_B_OR_REG_B_OFFSET )
#define BL_MIPS_BLOCKS_VPB_GPIO_B_OR_REG_B_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_GPIO_B_OR_REG_B_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_GPIO_B_OR_REG_B_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_GPIO_B_OR_REG_B_ADDRESS ), (v) )

typedef struct
{
	/* RSV */
	stt_uint32 rsv       	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* GPO_output_register */
	stt_uint32 or_reg_gpo	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RSV1 */
	stt_uint32 rsv1      	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* GPIO_output_register */
	stt_uint32 or_reg    	: 17 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_GPIO_B_OR_REG_B_DTE ;


/*****************************************************************************************/
/* GPIO_Direction_Register                                                               */
/* Set input or output configuration for each GPIO pin.                                  */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_GPIO_B_DR_B_RSV_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_DR_B_RSV_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_DR_B_DR_GPO_INPUT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_DR_B_DR_GPO_INPUT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_DR_B_DR_GPO_OUTPUT_VALUE            ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_DR_B_RSV1_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_DR_B_RSV1_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_DR_B_DR_INPUT_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_DR_B_DR_INPUT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_GPIO_B_DR_B_DR_OUTPUT_VALUE                ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_GPIO_B_DR_B_OFFSET ( 0x00000008 )

#define CE_MIPS_BLOCKS_VPB_GPIO_B_DR_B_ADDRESS   	( CE_MIPS_BLOCKS_VPB_GPIO_B_ADDRESS + CE_MIPS_BLOCKS_VPB_GPIO_B_DR_B_OFFSET )
#define BL_MIPS_BLOCKS_VPB_GPIO_B_DR_B_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_GPIO_B_DR_B_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_GPIO_B_DR_B_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_GPIO_B_DR_B_ADDRESS ), (v) )

typedef struct
{
	/* RSV */
	stt_uint32 rsv   	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Data_Direction_Register_GPO */
	stt_uint32 dr_gpo	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RSV1 */
	stt_uint32 rsv1  	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Data_Direction_Register */
	stt_uint32 dr    	: 17 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_GPIO_B_DR_B_DTE ;


#ifdef __MIPS_C  /* only MIPS_C */

/*****************************************************************************************/
/* Command                                                                               */
/* NAND Flash Command Register                                                           */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CMD_RESERVED_RESERVED_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CMD_RESERVED_RESERVED_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CMD_CMD_CMD_VALUE                       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CMD_CMD_CMD_VALUE_RESET_VALUE           ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CMD_OFFSET ( 0x00000000 )

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CMD_ADDRESS   	( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_NAND_FLASH_CMD_OFFSET )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_CMD_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_CMD_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_CMD_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_CMD_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 reserved	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cmd */
	stt_uint32 cmd     	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_NAND_FLASH_CMD_DTE ;


/*****************************************************************************************/
/* Column                                                                                */
/* This Register holds the Column Address. Writing to this register initiates an address */
/*  phase with the column address on the NAND Flash interface.                           */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_COL_ADDR_R1_RESET_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_COL_ADDR_R1_RESET_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_COL_ADDR_ADDR_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_COL_ADDR_ADDR_RESET_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_COL_ADDR_OFFSET ( 0x00000004 )

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_COL_ADDR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_NAND_FLASH_COL_ADDR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_COL_ADDR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_COL_ADDR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_COL_ADDR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_COL_ADDR_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* addr */
	stt_uint32 addr	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_NAND_FLASH_COL_ADDR_DTE ;


/*****************************************************************************************/
/* Row                                                                                   */
/* This Register holds the Row Address. Writing to this register initiates an address ph */
/* ase with the row address on the NAND Flash interface.                                 */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ROW_ADDR_ADDRESS_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ROW_ADDR_ADDRESS_RESET_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ROW_ADDR_OFFSET ( 0x00000008 )

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ROW_ADDR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_NAND_FLASH_ROW_ADDR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_ROW_ADDR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ROW_ADDR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_ROW_ADDR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ROW_ADDR_ADDRESS ), (v) )

typedef struct
{
	/* Address */
	stt_uint32 address	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_NAND_FLASH_ROW_ADDR_DTE ;


/*****************************************************************************************/
/* Data                                                                                  */
/* Writing to this register initiates a data write cycle on the NAND flash interface usi */
/* ng the Data field. Reading this register initiates a data read cycle on the NAND flas */
/* h interface and sends the result to the VPB interface.                                */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_DATA_REG_R1_RESET_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_DATA_REG_R1_RESET_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_DATA_REG_DATA_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_DATA_REG_DATA_RESET_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_DATA_REG_OFFSET ( 0x0000000C )

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_DATA_REG_ADDRESS   	( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_NAND_FLASH_DATA_REG_OFFSET )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_DATA_REG_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_DATA_REG_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_DATA_REG_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_DATA_REG_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Data */
	stt_uint32 data	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_NAND_FLASH_DATA_REG_DTE ;


/*****************************************************************************************/
/* Timing0                                                                               */
/* This register holds programmable timing parameters.                                   */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING0_TWP_RESET_VALUE             ( 0x1A )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING0_TWP_RESET_VALUE_RESET_VALUE ( 0x1A )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING0_TWH_RESET_VALUE             ( 0xD )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING0_TWH_RESET_VALUE_RESET_VALUE ( 0xD )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING0_TRP_RESET_VALUE             ( 0x1A )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING0_TRP_RESET_VALUE_RESET_VALUE ( 0x1A )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING0_TRH_RESET_VALUE             ( 0x14 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING0_TRH_RESET_VALUE_RESET_VALUE ( 0x14 )


#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING0_OFFSET ( 0x00000010 )

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING0_ADDRESS   	( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING0_OFFSET )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING0_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING0_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING0_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING0_ADDRESS ), (v) )

typedef struct
{
	/* TWP */
	stt_uint32 twp	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TWH */
	stt_uint32 twh	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TRP */
	stt_uint32 trp	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TRH */
	stt_uint32 trh	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_NAND_FLASH_TIMING0_DTE ;


/*****************************************************************************************/
/* Timing1                                                                               */
/* This register holds programmable timing parameters                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING1_TS_RESET_VALUE             ( 0x14 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING1_TS_RESET_VALUE_RESET_VALUE ( 0x14 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING1_TH_RESET_VALUE             ( 0xA )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING1_TH_RESET_VALUE_RESET_VALUE ( 0xA )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING1_R1_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING1_R1_RESET_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING1_OFFSET ( 0x00000014 )

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING1_ADDRESS   	( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING1_OFFSET )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING1_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING1_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING1_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING1_ADDRESS ), (v) )

typedef struct
{
	/* TS */
	stt_uint32 ts	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TH */
	stt_uint32 th	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint32 r1	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_NAND_FLASH_TIMING1_DTE ;


/*****************************************************************************************/
/* Timing2                                                                               */
/* This register holds programmable timing parameters.                                   */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING2_TRR_RESET_VALUE              ( 0xD )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING2_TRR_RESET_VALUE_RESET_VALUE  ( 0xD )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING2_TADL_RESET_VALUE             ( 0x41 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING2_TADL_RESET_VALUE_RESET_VALUE ( 0x41 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING2_TWHR_RESET_VALUE             ( 0x41 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING2_TWHR_RESET_VALUE_RESET_VALUE ( 0x41 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING2_TCHZ_RESET_VALUE             ( 0x21 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING2_TCHZ_RESET_VALUE_RESET_VALUE ( 0x21 )


#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING2_OFFSET ( 0x00000018 )

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING2_ADDRESS   	( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING2_OFFSET )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING2_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING2_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING2_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_TIMING2_ADDRESS ), (v) )

typedef struct
{
	/* TRR */
	stt_uint32 trr 	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TADL */
	stt_uint32 tadl	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TWHR */
	stt_uint32 twhr	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TCHZ */
	stt_uint32 tchz	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_NAND_FLASH_TIMING2_DTE ;


/*****************************************************************************************/
/* Control                                                                               */
/* This Register holds the control signal values                                         */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_R1_RESET_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_R1_RESET_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_CLE_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_CLE_RESET_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ALE_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ALE_RESET_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_CE_RESET_VALUE              ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_CE_RESET_VALUE_RESET_VALUE  ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_WP_RESET_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_WP_RESET_VALUE_RESET_VALUE  ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_OFFSET ( 0x0000001C )

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r1 	: 28 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* CLE */
	stt_uint32 cle	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ALE */
	stt_uint32 ale	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* CE */
	stt_uint32 ce 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* WP */
	stt_uint32 wp 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_DTE ;


/*****************************************************************************************/
/* Control_Assert                                                                        */
/* Reading this register will return the nand flash asserted control field values.  Writ */
/* ing a ‘1’ to the bits of this register will assert their value. Writing ‘0’ will do n */
/* othing.                                                                               */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ASSERT_R1_RESET_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ASSERT_R1_RESET_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ASSERT_CLE_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ASSERT_CLE_RESET_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ASSERT_ALE_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ASSERT_ALE_RESET_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ASSERT_CE_RESET_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ASSERT_CE_RESET_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ASSERT_WP_RESET_VALUE              ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ASSERT_WP_RESET_VALUE_RESET_VALUE  ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ASSERT_OFFSET ( 0x00000020 )

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ASSERT_ADDRESS   	( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ASSERT_OFFSET )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ASSERT_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ASSERT_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ASSERT_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ASSERT_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r1 	: 28 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* CLE */
	stt_uint32 cle	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ALE */
	stt_uint32 ale	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* CE */
	stt_uint32 ce 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* WP */
	stt_uint32 wp 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ASSERT_DTE ;


/*****************************************************************************************/
/* Control_Deassert                                                                      */
/* Reading this register will return the nand flash de-asserted control field values.  W */
/* riting a ‘1’ to the bits of this register will deassert their value. Writing ‘0’ will */
/*  do nothing.                                                                          */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_DEASSERT_R1_RESET_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_DEASSERT_R1_RESET_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_DEASSERT_CLE_RESET_VALUE             ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_DEASSERT_CLE_RESET_VALUE_RESET_VALUE ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_DEASSERT_ALE_RESET_VALUE             ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_DEASSERT_ALE_RESET_VALUE_RESET_VALUE ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_DEASSERT_CE_RESET_VALUE              ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_DEASSERT_CE_RESET_VALUE_RESET_VALUE  ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_DEASSERT_WP_RESET_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_DEASSERT_WP_RESET_VALUE_RESET_VALUE  ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_DEASSERT_OFFSET ( 0x00000024 )

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_DEASSERT_ADDRESS   	( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_DEASSERT_OFFSET )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_DEASSERT_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_DEASSERT_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_DEASSERT_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_DEASSERT_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r1 	: 28 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* CLE */
	stt_uint32 cle	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ALE */
	stt_uint32 ale	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* CE */
	stt_uint32 ce 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* WP */
	stt_uint32 wp 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_DEASSERT_DTE ;


/*****************************************************************************************/
/* Status                                                                                */
/* This register holds status indications                                                */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_STATUS_ECC_ERROR_RESET_VALUE                         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_STATUS_ECC_ERROR_RESET_VALUE_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_STATUS_BOOT_FAIL_RESET_VALUE                         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_STATUS_BOOT_FAIL_RESET_VALUE_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_STATUS_R2_RESET_VALUE                                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_STATUS_R2_RESET_VALUE_RESET_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_STATUS_BOOT_STRAP_REFLECTION_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_STATUS_BOOT_STRAP_REFLECTION_RESET_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_STATUS_R1_RESET_VALUE                                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_STATUS_R1_RESET_VALUE_RESET_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_STATUS_FLASH_BUSY_RESET_VALUE                        ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_STATUS_FLASH_BUSY_RESET_VALUE_RESET_VALUE            ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_STATUS_OFFSET ( 0x00000028 )

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_STATUS_ADDRESS   	( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_NAND_FLASH_STATUS_OFFSET )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_STATUS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_STATUS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_STATUS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_STATUS_ADDRESS ), (v) )

typedef struct
{
	/* ECC_Error */
	stt_uint32 ecc_error            	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Boot_Fail */
	stt_uint32 boot_fail            	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint32 r2                   	: 15 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Boot_strap_reflection */
	stt_uint32 boot_strap_reflection	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint32 r1                   	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Flash_busy */
	stt_uint32 flash_busy           	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_NAND_FLASH_STATUS_DTE ;


/*****************************************************************************************/
/* ECC_Status1                                                                           */
/* This register holds ECC status indications. This register will be cleared when read.  */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS1_UNCORRECTABLE_ERROR_COUNTER_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS1_UNCORRECTABLE_ERROR_COUNTER_RESET_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS1_SUCCESSFUL_ECC_COUNTER_RESET_VALUE                  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS1_SUCCESSFUL_ECC_COUNTER_RESET_VALUE_RESET_VALUE      ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS1_OFFSET ( 0x0000002C )

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS1_ADDRESS   	( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS1_OFFSET )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS1_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS1_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS1_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS1_ADDRESS ), (v) )

typedef struct
{
	/* Uncorrectable_error_counter */
	stt_uint32 uncorrectable_error_counter	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Successful_ECC_counter */
	stt_uint32 successful_ecc_counter     	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS1_DTE ;


/*****************************************************************************************/
/* ECC_Status2                                                                           */
/* This register holds ECC status indications. This register will be cleared when read.  */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS2_ONE_DATA_ERROR_COUNTER_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS2_ONE_DATA_ERROR_COUNTER_RESET_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS2_ONE_ECC_ERROR_COUNTER_RESET_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS2_ONE_ECC_ERROR_COUNTER_RESET_VALUE_RESET_VALUE  ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS2_OFFSET ( 0x00000030 )

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS2_ADDRESS   	( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS2_OFFSET )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS2_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS2_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS2_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS2_ADDRESS ), (v) )

typedef struct
{
	/* One_data_error_counter */
	stt_uint32 one_data_error_counter	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* One_ECC_error_counter */
	stt_uint32 one_ecc_error_counter 	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS2_DTE ;


/*****************************************************************************************/
/* ECC_Error_Address                                                                     */
/* This register holds the first address read using random access, which caused an uncor */
/* rectable ECC error. This register will be cleared when the ecc_error bit in the statu */
/* s register is cleared.                                                                */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_ERR_ADDR_ECC_ERROR_ADDRESS_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_ERR_ADDR_ECC_ERROR_ADDRESS_RESET_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_ERR_ADDR_OFFSET ( 0x00000034 )

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_ERR_ADDR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_ERR_ADDR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_ERR_ADDR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_ERR_ADDR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_ERR_ADDR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ECC_ERR_ADDR_ADDRESS ), (v) )

typedef struct
{
	/* ECC_error_Address */
	stt_uint32 ecc_error_address	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_NAND_FLASH_ECC_ERR_ADDR_DTE ;


/*****************************************************************************************/
/* Access_Control                                                                        */
/* By writing to the access mode field of this register, the relevant access mode is cho */
/* sen.  Once a mode is selected, all the following read request addresses are considere */
/* d to be a part of its address space.                                                  */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ACCESS_CONTROL_R1_RESET_VALUE                      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ACCESS_CONTROL_R1_RESET_VALUE_RESET_VALUE          ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ACCESS_CONTROL_ACCESS_MODE_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ACCESS_CONTROL_ACCESS_MODE_RESET_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ACCESS_CONTROL_OFFSET ( 0x00000038 )

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_ACCESS_CONTROL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_NAND_FLASH_ACCESS_CONTROL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_ACCESS_CONTROL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ACCESS_CONTROL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_ACCESS_CONTROL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ACCESS_CONTROL_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r1         	: 30 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Access_Mode */
	stt_uint32 access_mode	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_NAND_FLASH_ACCESS_CONTROL_DTE ;


/*****************************************************************************************/
/* BBM_Status                                                                            */
/* This block holds all information gathered during the bad block detection mechanism    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS_BLOCK_SIZE_RESET_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS_BLOCK_SIZE_RESET_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS_BBM_NOTATIONS_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS_BBM_NOTATIONS_RESET_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS_BBM_CHECKSUM_RESET_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS_BBM_CHECKSUM_RESET_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS_DYNAMIC_BBM_RESET_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS_DYNAMIC_BBM_RESET_VALUE_RESET_VALUE   ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS_OFFSET ( 0x0000003C )

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS_ADDRESS   	( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS_OFFSET )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS_ADDRESS ), (v) )

typedef struct
{
	/* Block_size */
	stt_uint32 block_size   	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BBM_notations */
	stt_uint32 bbm_notations	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BBM_checksum */
	stt_uint32 bbm_checksum 	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Dynamic_BBM */
	stt_uint32 dynamic_bbm  	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS_DTE ;


/*****************************************************************************************/
/* BBM_Status2                                                                           */
/* This block holds the address from which the valid block size was taken.               */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS2_BLOCK_SIZE_ADDRESS_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS2_BLOCK_SIZE_ADDRESS_RESET_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS2_OFFSET ( 0x00000040 )

#define CE_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS2_ADDRESS   	( CE_MIPS_BLOCKS_VPB_NAND_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS2_OFFSET )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS2_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS2_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS2_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS2_ADDRESS ), (v) )

typedef struct
{
	/* Block_size_address */
	stt_uint32 block_size_address	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS2_DTE ;


#endif /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

/*****************************************************************************************/
/* Control_Register                                                                      */
/* Configures parameters of SPI block                                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_R2_DEFAULT_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_R2_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_SPIE_DISABLE_IRQ_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_SPIE_DISABLE_IRQ_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_SPIE_ENABLE_IRQ_VALUE              ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_LSBF_MSB_FIRST_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_LSBF_MSB_FIRST_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_LSBF_LSB_FIRST_VALUE               ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_MSTR_SLAVE_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_MSTR_SLAVE_VALUE_RESET_VALUE       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_MSTR_MASTER_VALUE                  ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_CPOL_ACTIVE_HIGH_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_CPOL_ACTIVE_HIGH_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_CPOL_ACTIVE_LOW_VALUE              ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_CPHA_FIRST_EDGE_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_CPHA_FIRST_EDGE_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_CPHA_SECOND_EDGE_VALUE             ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_R1_DEFAULT_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_R1_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_OFFSET ( 0x00000000 )

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_SPI_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r2  	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Serial_peripheral_interrupt_enable */
	stt_uint32 spie	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* LSB_first_enable */
	stt_uint32 lsbf	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Master_mode_select */
	stt_uint32 mstr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Clock_Polarity */
	stt_uint32 cpol	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Clock_Phase */
	stt_uint32 cpha	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint32 r1  	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_DTE ;


/*****************************************************************************************/
/* Status_Register                                                                       */
/* Provides SPI status indications                                                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_R2_DEFAULT_VALUE                          ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_R2_DEFAULT_VALUE_RESET_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_SPIF_INCOMPLETE_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_SPIF_INCOMPLETE_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_SPIF_COMPLETE_VALUE                       ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_WCOL_NO_WRITE_COLLISION_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_WCOL_NO_WRITE_COLLISION_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_WCOL_WRITE_COLLISION_VALUE                ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_ROVR_NO_READ_OVERRUN_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_ROVR_NO_READ_OVERRUN_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_ROVR_READ_OVERRUN_VALUE                   ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_MODF_NO_MODE_FAULT_VALUE                  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_MODF_NO_MODE_FAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_MODF_MODE_FAULT_VALUE                     ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_ABRT_NO_ABORT_VALUE                       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_ABRT_NO_ABORT_VALUE_RESET_VALUE           ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_ABRT_ABORT_VALUE                          ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_R1_DEFAULT_VALUE                          ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_R1_DEFAULT_VALUE_RESET_VALUE              ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_OFFSET ( 0x00000004 )

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_SPI_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r2  	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transfer_complete_flag */
	stt_uint32 spif	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Write_collision */
	stt_uint32 wcol	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Read_overrun */
	stt_uint32 rovr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Mode_fault */
	stt_uint32 modf	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Slave_abort */
	stt_uint32 abrt	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint32 r1  	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_DTE ;


/*****************************************************************************************/
/* Data_Register                                                                         */
/* This register provides the transmit and receive data for the SPI.  Transmit data is p */
/* rovided to the SPI by writing to this register. Data  received by the SPI can be read */
/*  from this register. When a master, a  write to this register will start a SPI data t */
/* ransfer. Writes to this register  will be blocked from when a data transfer starts to */
/*  when the SPIF  status bit is set, and the status register has not been read.         */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPDR_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPDR_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPDR_DATA_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPDR_DATA_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPDR_OFFSET ( 0x00000008 )

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPDR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_SPI_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPDR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_SPI_FLASH_SPDR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPDR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_SPI_FLASH_SPDR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPDR_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r1  	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Data_Port */
	stt_uint32 data	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_SPI_FLASH_SPDR_DTE ;


/*****************************************************************************************/
/* Clock_Counter                                                                         */
/* This register is used by the master to generate the SPI_SCK signal.  The register ind */
/* icates the number of clock cycles that make up a SPI  clock. The value of this regist */
/* er must always be an even number. As a  result, bit 0 is reserved, and will always be */
/*  0. The value of the register  must also always be greater than or equal to 8. Violat */
/* ions of this  can result in unpredictable behavior.  For example, assuming main clock */
/*  200 MHz and VPB bus clock 50 MHz,  to obtain SPI clock frequency 5 MHz, set register */
/*  value to hA (d10)                                                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCCR_R1_DEFAULT_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCCR_R1_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCCR_CLKCNT_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCCR_CLKCNT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCCR_OFFSET ( 0x0000000C )

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCCR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_SPI_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCCR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_SPI_FLASH_SPCCR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCCR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_SPI_FLASH_SPCCR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPCCR_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r1    	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Clock_counter */
	stt_uint32 clkcnt	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_SPI_FLASH_SPCCR_DTE ;


/*****************************************************************************************/
/* Test_Control_Register                                                                 */
/* Puts SPI block in test mode. This register is intended for verification only. It shou */
/* ldnt be used in normal operation.                                                     */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTCR_R1_DEFAULT_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTCR_R1_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTCR_SCK_TST_NORMAL_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTCR_SCK_TST_NORMAL_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTCR_SCK_TST_ALWAYS_ON_VALUE          ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTCR_OFFSET ( 0x00000010 )

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTCR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_SPI_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTCR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_SPI_FLASH_SPTCR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTCR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_SPI_FLASH_SPTCR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTCR_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r1     	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPI_SCL_test_mode */
	stt_uint32 sck_tst	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_SPI_FLASH_SPTCR_DTE ;


/*****************************************************************************************/
/* Test_Status_Register                                                                  */
/* Note that the bits in this register are intended for functional  verification only. T */
/* his register should not be used for normal  operation.  This register is a replicatio */
/* n of the SPI status register. The difference  between the registers is that a read of */
/*  this register will not start the  sequence of events required to clear these status  */
/* bits. A write to this  register will set an interrupt if the write data for the respe */
/* ctive bit is a  1.                                                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_R2_DEFAULT_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_R2_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_SPIF_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_SPIF_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_WCOL_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_WCOL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_ROVR_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_ROVR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_MODF_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_MODF_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_ABRT_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_ABRT_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_OFFSET ( 0x00000014 )

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_SPI_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r2  	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Transfer_complete */
	stt_uint32 spif	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Write_collision */
	stt_uint32 wcol	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Read_overrun */
	stt_uint32 rovr	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Mode_fault */
	stt_uint32 modf	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Slave_abort */
	stt_uint32 abrt	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint32 r1  	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_DTE ;


/*****************************************************************************************/
/* Test_Observe_Register                                                                 */
/* Note that the bits in this register are intended for functional  verification only. T */
/* his register should not be used for normal  operation.  This read only register is us */
/* ed to observe the state of some of the  internal signals and state machines in the SP */
/* I entity.                                                                             */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTOR_R1_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTOR_R1_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTOR_STATE_IDLE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTOR_STATE_IDLE_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTOR_STATE_MASTER_VALUE           ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTOR_STATE_SLAVE_VALUE            ( 0x2 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTOR_STATE_RSV_VALUE              ( 0x3 )


#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTOR_OFFSET ( 0x00000018 )

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTOR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_SPI_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTOR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_SPI_FLASH_SPTOR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTOR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_SPI_FLASH_SPTOR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPTOR_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r1   	: 29 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* FSM_state */
	stt_uint32 state	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_SPI_FLASH_SPTOR_DTE ;


/*****************************************************************************************/
/* SPIFC_ACCES_CONTROL                                                                   */
/* By writing to the access mode field of this register, the relevant access mode is cho */
/* sen.  Once a mode is selected, all the following read request addresses are considere */
/* d to be a part of its address space.                                                  */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_ACCESS_CONTROL_RESERVED_RESEREVD_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_ACCESS_CONTROL_RESERVED_RESEREVD_VALUE_RESET_VALUE       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_ACCESS_CONTROL_ACCESS_MODE_ACCESS_MODE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_ACCESS_CONTROL_ACCESS_MODE_ACCESS_MODE_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_ACCESS_CONTROL_OFFSET ( 0x00000040 )

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_ACCESS_CONTROL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_SPI_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_ACCESS_CONTROL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_ACCESS_CONTROL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_ACCESS_CONTROL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_ACCESS_CONTROL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_ACCESS_CONTROL_ADDRESS ), (v) )

typedef struct
{
	/* RESEREVD */
	stt_uint32 reserved   	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ACCESS_MODE */
	stt_uint32 access_mode	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_ACCESS_CONTROL_DTE ;


/*****************************************************************************************/
/* SPIFC_CONTROL                                                                         */
/* This Register holds the control signal values.                                        */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_CONTROL_RESERVED_RESEREVD_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_CONTROL_RESERVED_RESEREVD_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_CONTROL_CE_WP_VALUE                         ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_CONTROL_CE_WP_VALUE_RESET_VALUE             ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_CONTROL_SPIFC_CONTROL_WP_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_CONTROL_SPIFC_CONTROL_WP_VALUE_RESET_VALUE  ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_CONTROL_OFFSET ( 0x00000044 )

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_CONTROL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_SPI_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_CONTROL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_CONTROL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_CONTROL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_CONTROL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_CONTROL_ADDRESS ), (v) )

typedef struct
{
	/* RESEREVD */
	stt_uint32 reserved     	: 30 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* CE */
	stt_uint32 ce           	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* WP */
	stt_uint32 spifc_control	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_CONTROL_DTE ;


/*****************************************************************************************/
/* SPIFC_XIP_CONTROL                                                                     */
/* This Register holds the control signal values.                                        */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_XIP_CONTROL_NR_BYTES_NR_BYTES_VALUE                               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_XIP_CONTROL_NR_BYTES_NR_BYTES_VALUE_RESET_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_XIP_CONTROL_DUMMY_BYTE_ENABLE_DUMMY_BYTE_ENABLE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_XIP_CONTROL_DUMMY_BYTE_ENABLE_DUMMY_BYTE_ENABLE_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_XIP_CONTROL_RESERVED_RESEREVD_VALUE                               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_XIP_CONTROL_RESERVED_RESEREVD_VALUE_RESET_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_XIP_CONTROL_READ_OPCODE_READ_OPCODE_VALUE                         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_XIP_CONTROL_READ_OPCODE_READ_OPCODE_VALUE_RESET_VALUE             ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_XIP_CONTROL_OFFSET ( 0x00000048 )

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_XIP_CONTROL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_SPI_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_XIP_CONTROL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_XIP_CONTROL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_XIP_CONTROL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_XIP_CONTROL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_XIP_CONTROL_ADDRESS ), (v) )

typedef struct
{
	/* NR_BYTES */
	stt_uint32 nr_bytes         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* DUMMY_BYTE_ENABLE */
	stt_uint32 dummy_byte_enable	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RESEREVD */
	stt_uint32 reserved         	: 22 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* READ_OPCODE */
	stt_uint32 read_opcode      	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_XIP_CONTROL_DTE ;


/*****************************************************************************************/
/* SPIFC_STATUS                                                                          */
/* This register holds status indications.                                               */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_STATUS_RESERVED_RESEREVED_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_STATUS_RESERVED_RESEREVED_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_STATUS_BOOT_STRAP_BOOT_STRAP_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_STATUS_BOOT_STRAP_BOOT_STRAP_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_STATUS_OFFSET ( 0x0000004C )

#define CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_STATUS_ADDRESS   	( CE_MIPS_BLOCKS_VPB_SPI_FLASH_ADDRESS + CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_STATUS_OFFSET )
#define BL_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_STATUS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_STATUS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_STATUS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_STATUS_ADDRESS ), (v) )

typedef struct
{
	/* RESEREVED */
	stt_uint32 reserved  	: 27 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BOOT_STRAP */
	stt_uint32 boot_strap	: 5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_STATUS_DTE ;


#endif /* __MIPS */

/*****************************************************************************************/
/* Mode_select                                                                           */
/* Allows to select Network Interface and PON rates                                      */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_MODESEL_RESERVED_RESEREVED_VALUE                  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MODESEL_RESERVED_RESEREVED_VALUE_RESET_VALUE      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MODESEL_E4_MODE_E4_MODE_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MODESEL_E4_MODE_E4_MODE_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MODESEL_R1_RESERVED_VALUE                         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MODESEL_R1_RESERVED_VALUE_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MODESEL_WAN_UBB_SEL_WAN_UBB_SEL_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MODESEL_WAN_UBB_SEL_WAN_UBB_SEL_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MODESEL_R2_DEFAULT_VALUE                          ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MODESEL_R2_DEFAULT_VALUE_RESET_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MODESEL_ETHM_DEFAULT_VALUE                        ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MODESEL_ETHM_DEFAULT_VALUE_RESET_VALUE            ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_MODESEL_OFFSET ( 0x00000000 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_MODESEL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_MODESEL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_MODESEL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_MODESEL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_MODESEL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_MODESEL_ADDRESS ), (v) )

typedef struct
{
	/* RESEREVED */
	stt_uint32 reserved   	: 23 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* E4_MODE */
	stt_uint32 e4_mode    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RESERVED */
	stt_uint32 r1         	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* WAN_UBB_SEL */
	stt_uint32 wan_ubb_sel	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RESERVED */
	stt_uint32 r2         	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Ethernet_Mode */
	stt_uint32 ethm       	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_MODESEL_DTE ;


/*****************************************************************************************/
/* Chip_version                                                                          */
/* Allows the software to identify chip version                                          */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_VERSION_VERSNUML_DEFAULT_VALUE             ( 0x2350 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_VERSION_VERSNUML_DEFAULT_VALUE_RESET_VALUE ( 0x2350 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_VERSION_OFFSET ( 0x00000004 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_VERSION_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_VERSION_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_VERSION_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_VERSION_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_VERSION_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_VERSION_ADDRESS ), (v) )

typedef struct
{
	/* Version_number */
	stt_uint32 versnuml	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_VERSION_DTE ;


/*****************************************************************************************/
/* Spare_Out                                                                             */
/* Provide spare read/write register. Allows to drive additional signals from MIPS.      */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPAREOUT_SPAREBITS_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPAREOUT_SPAREBITS_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPAREOUT_OFFSET ( 0x00000008 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPAREOUT_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_SPAREOUT_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_SPAREOUT_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_SPAREOUT_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_SPAREOUT_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_SPAREOUT_ADDRESS ), (v) )

typedef struct
{
	/* Spare_Bits */
	stt_uint32 sparebits	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_SPAREOUT_DTE ;


/*****************************************************************************************/
/* Spare_In                                                                              */
/* Allows to connect additional signals to be read by MIPS                               */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPAREIN_SPAREBITS_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPAREIN_SPAREBITS_DEFAULT_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPAREIN_OFFSET ( 0x0000000C )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPAREIN_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_SPAREIN_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_SPAREIN_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_SPAREIN_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_SPAREIN_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_SPAREIN_ADDRESS ), (v) )

typedef struct
{
	/* Spare_Bits */
	stt_uint32 sparebits	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_SPAREIN_DTE ;


/*****************************************************************************************/
/* SPI_EN                                                                                */
/* enable spi interface                                                                  */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_EN_R1_RESERVED_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_EN_R1_RESERVED_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_EN_SPI_EN_SPI_EN_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_EN_SPI_EN_SPI_EN_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_EN_OFFSET ( 0x00000010 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_EN_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_EN_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_SPI_EN_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_EN_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_SPI_EN_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_EN_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1    	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPI_EN */
	stt_uint32 spi_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_SPI_EN_DTE ;


/*****************************************************************************************/
/* INT_STATUS_0                                                                          */
/* this register samples all the interrupts intended to ICU0.  Timer 0	0  Timer 1	1  Tim */
/* er 2	2  Timer 3	3  UART	4  I2C	5  SPI	6  Runner Subsystem	16-7  OBIU	17  PCIe	19-18   */
/* DSP Subsystem	20  EMAC Subsystem 	21  BPM	22  SBPM	23  GPON TX	24  GPON RX 	25  Ip_cl */
/* ock_1588	26  Nand Flash ECC error	27  USB 	29-28                                      */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_MIPS_EARLY_WATCHDOG_MIPS_EARLY_WATCHDOG_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_MIPS_EARLY_WATCHDOG_MIPS_EARLY_WATCHDOG_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_SPI_FLASH_INT_SPI_FLASH_INT_VALUE                         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_SPI_FLASH_INT_SPI_FLASH_INT_VALUE_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_USB_INT_USB_INT_VALUE                                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_USB_INT_USB_INT_VALUE_RESET_VALUE                         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_NFMC_ERR_INT_NFMC_ERR_INT_VALUE                           ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_NFMC_ERR_INT_NFMC_ERR_INT_VALUE_RESET_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_IP1588_INT_IP1588_INT_VALUE                               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_IP1588_INT_IP1588_INT_VALUE_RESET_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_GPONRX_INT_GPONRX_INT_VALUE                               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_GPONRX_INT_GPONRX_INT_VALUE_RESET_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_GPONTX_INT_GPONTX_INT_VALUE                               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_GPONTX_INT_GPONTX_INT_VALUE_RESET_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_SBPM_INT_SBPM_INT_VALUE                                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_SBPM_INT_SBPM_INT_VALUE_RESET_VALUE                       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_BPM_INT_BPM_INT_VALUE                                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_BPM_INT_BPM_INT_VALUE_RESET_VALUE                         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_EMAC_INT_EMAC_INT_VALUE                                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_EMAC_INT_EMAC_INT_VALUE_RESET_VALUE                       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_DSP_INT_DSP_INT_VALUE                                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_DSP_INT_DSP_INT_VALUE_RESET_VALUE                         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_PCIE_INT_PCIE_INT_VALUE                                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_PCIE_INT_PCIE_INT_VALUE_RESET_VALUE                       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_OBIU_INT_OBIU_INT_VALUE                                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_OBIU_INT_OBIU_INT_VALUE_RESET_VALUE                       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_RUNNER_INT_RUNNER_INT_VALUE                               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_RUNNER_INT_RUNNER_INT_VALUE_RESET_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_SPI_INT_SPI_INT_VALUE                                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_SPI_INT_SPI_INT_VALUE_RESET_VALUE                         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_I2C_INT_I2C_INT_VALUE                                     ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_I2C_INT_I2C_INT_VALUE_RESET_VALUE                         ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_UART_INT_UART_INT_VALUE                                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_UART_INT_UART_INT_VALUE_RESET_VALUE                       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_TIMER3_INT_TIMER3_INT_VALUE                               ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_TIMER3_INT_TIMER3_INT_VALUE_RESET_VALUE                   ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_TIMER2_INT_TIMER2_INT_VALUE                               ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_TIMER2_INT_TIMER2_INT_VALUE_RESET_VALUE                   ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_TIMER1_INT_TIMER1_INT_VALUE                               ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_TIMER1_INT_TIMER1_INT_VALUE_RESET_VALUE                   ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_TIMER0_INT_TIMER0_INT_VALUE                               ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_TIMER0_INT_TIMER0_INT_VALUE_RESET_VALUE                   ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_OFFSET ( 0x00000048 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_ADDRESS ), (v) )

typedef struct
{
	/* MIPS_EARLY_WATCHDOG */
	stt_uint32 mips_early_watchdog	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPI_FLASH_INT */
	stt_uint32 spi_flash_int      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* USB_INT */
	stt_uint32 usb_int            	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* NFMC_ERR_INT */
	stt_uint32 nfmc_err_int       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* IP1588_INT */
	stt_uint32 ip1588_int         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* GPONRX_INT */
	stt_uint32 gponrx_int         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* GPONTX_INT */
	stt_uint32 gpontx_int         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SBPM_INT */
	stt_uint32 sbpm_int           	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BPM_INT */
	stt_uint32 bpm_int            	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* EMAC_INT */
	stt_uint32 emac_int           	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* DSP_INT */
	stt_uint32 dsp_int            	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PCIE_INT */
	stt_uint32 pcie_int           	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OBIU_INT */
	stt_uint32 obiu_int           	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RUNNER_INT */
	stt_uint32 runner_int         	: 10 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPI_INT */
	stt_uint32 spi_int            	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* I2C_INT */
	stt_uint32 i2c_int            	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* UART_INT */
	stt_uint32 uart_int           	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TIMER3_INT */
	stt_uint32 timer3_int         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TIMER2_INT */
	stt_uint32 timer2_int         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TIMER1_INT */
	stt_uint32 timer1_int         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TIMER0_INT */
	stt_uint32 timer0_int         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_DTE ;


/*****************************************************************************************/
/* INT_STATUS_1                                                                          */
/* non maskable interrupt status.                                                        */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_1_R1_RESERVED_VALUE                                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_1_R1_RESERVED_VALUE_RESET_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_1_DDR_MSI_IRQ_DDR_MSI_IRQ_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_1_DDR_MSI_IRQ_DDR_MSI_IRQ_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_1_IRQ_GRX_8K_IRQ_GRX_8K_VALUE                       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_1_IRQ_GRX_8K_IRQ_GRX_8K_VALUE_RESET_VALUE           ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_1_IRQ_EXT_IRQ_EXT_VALUE                             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_1_IRQ_EXT_IRQ_EXT_VALUE_RESET_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_1_IRQ_MIPSC_MIPSD_IRQ_MIPSC_MIPSD_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_1_IRQ_MIPSC_MIPSD_IRQ_MIPSC_MIPSD_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_1_OFFSET ( 0x0000004C )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_1_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_1_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_1_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_1_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_1_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_1_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1             	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ddr_msi_irq */
	stt_uint32 ddr_msi_irq    	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* irq_grx_8k */
	stt_uint32 irq_grx_8k     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* IRQ_EXT */
	stt_uint32 irq_ext        	: 10 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* IRQ_MIPSC_MIPSD */
	stt_uint32 irq_mipsc_mipsd	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_1_DTE ;


/*****************************************************************************************/
/* NFMC_SPI_CONFIG                                                                       */
/* this register oevrrides the values of strapping for NFMC and SPIFC.                   */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_R1_RESERVED_VALUE                                                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_R1_RESERVED_VALUE_RESET_VALUE                                         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_SPIFC_BYPASS_ADDR_MODE_SPIFC_BYPASS_ADDR_MODE_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_SPIFC_BYPASS_ADDR_MODE_SPIFC_BYPASS_ADDR_MODE_VALUE_RESET_VALUE       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_SPIFC_BYPASS_FAST_READ_SPIFC_BYPASS_FAST_READ_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_SPIFC_BYPASS_FAST_READ_SPIFC_BYPASS_FAST_READ_VALUE_RESET_VALUE       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_SPIFC_BYPASS_CLK_PHASE_SPIFC_BYPASS_CLK_PHASE_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_SPIFC_BYPASS_CLK_PHASE_SPIFC_BYPASS_CLK_PHASE_VALUE_RESET_VALUE       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_SPIFC_BYPASS_CPOL_SPIFC_BYPASS_CPOL_VALUE                             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_SPIFC_BYPASS_CPOL_SPIFC_BYPASS_CPOL_VALUE_RESET_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_SPIFC_BYPASS_STRAP_EN_SPIFC_BYPASS_STRAP_EN_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_SPIFC_BYPASS_STRAP_EN_SPIFC_BYPASS_STRAP_EN_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_NFMC_BYPASS_ECC_NFMC_BYPASS_ECC_VALUE                                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_NFMC_BYPASS_ECC_NFMC_BYPASS_ECC_VALUE_RESET_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_NFMC_BYPASS_ROW_ADDR_SIZE_NFMC_BYPASS_ROW_ADDR_SIZE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_NFMC_BYPASS_ROW_ADDR_SIZE_NFMC_BYPASS_ROW_ADDR_SIZE_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_NFMC_BYPASS_PAGE_SIZE_NFMC_BYPASS_PAGE_SIZE_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_NFMC_BYPASS_PAGE_SIZE_NFMC_BYPASS_PAGE_SIZE_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_NFMC_BYPASS_MODE_NFMC_BYPASS_MODE_VALUE                               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_NFMC_BYPASS_MODE_NFMC_BYPASS_MODE_VALUE_RESET_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_NFMC_BYPASS_BOOT_STRAP_NFMC_BYPASS_BOOT_STRAP_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_NFMC_BYPASS_BOOT_STRAP_NFMC_BYPASS_BOOT_STRAP_VALUE_RESET_VALUE       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_NFMC_BYPASS_EN_NFMC_BYPASS_STRAP_EN_VALUE                             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_NFMC_BYPASS_EN_NFMC_BYPASS_STRAP_EN_VALUE_RESET_VALUE                 ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_OFFSET ( 0x00000050 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1                       	: 19 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPIFC_BYPASS_ADDR_MODE */
	stt_uint32 spifc_bypass_addr_mode   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPIFC_BYPASS_FAST_READ */
	stt_uint32 spifc_bypass_fast_read   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPIFC_BYPASS_CLK_PHASE */
	stt_uint32 spifc_bypass_clk_phase   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPIFC_BYPASS_CPOL */
	stt_uint32 spifc_bypass_cpol        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPIFC_BYPASS_STRAP_EN */
	stt_uint32 spifc_bypass_strap_en    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* NFMC_BYPASS_ECC */
	stt_uint32 nfmc_bypass_ecc          	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* NFMC_BYPASS_ROW_ADDR_SIZE */
	stt_uint32 nfmc_bypass_row_addr_size	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* NFMC_BYPASS_PAGE_SIZE */
	stt_uint32 nfmc_bypass_page_size    	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* NFMC_BYPASS_MODE */
	stt_uint32 nfmc_bypass_mode         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* NFMC_BYPASS_BOOT_STRAP */
	stt_uint32 nfmc_bypass_boot_strap   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* NFMC_BYPASS_STRAP_EN */
	stt_uint32 nfmc_bypass_en           	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_DTE ;


/*****************************************************************************************/
/* ETH_PARAMS                                                                            */
/* sfr_eth_params[1:0] – Ethernet core 0 frequency.                                      */
/*                // 0: mac in 1000 mode.                                                */
/*      // 1: mac in 100  mode                                                    // 2:  */
/* mac in 10   mode.     sfr_eth_params[3:2] – Ethernet core 1 frequency.    sfr_eth_par */
/* ams[5:4] – Ethernet core 2 frequency.    sfr_eth_params[7:6] – Ethernet core 3 freque */
/* ncy.    sfr_eth_params[9:8] – Ethernet core 4 frequency.    sfr_eth_params[11:10] – E */
/* thernet core 5 frequency.                                                             */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_R2_RESERVED_VALUE                       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_R2_RESERVED_VALUE_RESET_VALUE           ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_R1_RESERVED_VALUE                       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_R1_RESERVED_VALUE_RESET_VALUE           ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_CORE5_FREQ_CORE5_FREQ_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_CORE5_FREQ_CORE5_FREQ_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_CORE4_FREQ_CORE4_FREQ_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_CORE4_FREQ_CORE4_FREQ_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_CORE3_FREQ_CORE3_FREQ_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_CORE3_FREQ_CORE3_FREQ_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_CORE2_FREQ_CORE2_FREQ_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_CORE2_FREQ_CORE2_FREQ_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_CORE1_FREQ_CORE1_FREQ_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_CORE1_FREQ_CORE1_FREQ_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_CORE0_FREQ_CORE0_FREQ_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_CORE0_FREQ_CORE0_FREQ_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_OFFSET ( 0x00000054 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED1 */
	stt_uint32 r2        	: 19 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RESERVED */
	stt_uint32 r1        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* CORE5_FREQ */
	stt_uint32 core5_freq	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* CORE4_FREQ */
	stt_uint32 core4_freq	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* CORE3_FREQ */
	stt_uint32 core3_freq	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* CORE2_FREQ */
	stt_uint32 core2_freq	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* CORE1_FREQ */
	stt_uint32 core1_freq	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* CORE0_FREQ */
	stt_uint32 core0_freq	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_DTE ;


/*****************************************************************************************/
/* DC_LS_DIS                                                                             */
/* disable LS to mips core data cache                                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_DC_LS_DIS_R1_RESERVED_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DC_LS_DIS_R1_RESERVED_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DC_LS_DIS_DC_LS_DIS_DC_LS_DIS_VALUE             ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DC_LS_DIS_DC_LS_DIS_DC_LS_DIS_VALUE_RESET_VALUE ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_DC_LS_DIS_OFFSET ( 0x0000005C )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_DC_LS_DIS_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_DC_LS_DIS_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_DC_LS_DIS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_DC_LS_DIS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_DC_LS_DIS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_DC_LS_DIS_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1       	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* DC_LS_DIS */
	stt_uint32 dc_ls_dis	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_DC_LS_DIS_DTE ;


/*****************************************************************************************/
/* IC_LS_DIS                                                                             */
/* disable LS to mips core instruction cache                                             */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_IC_LS_DIS_R1_RESERVED_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_IC_LS_DIS_R1_RESERVED_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_IC_LS_DIS_IC_LS_DIS_IC_LS_DIS_VALUE             ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_IC_LS_DIS_IC_LS_DIS_IC_LS_DIS_VALUE_RESET_VALUE ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_IC_LS_DIS_OFFSET ( 0x00000060 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_IC_LS_DIS_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_IC_LS_DIS_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_IC_LS_DIS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_IC_LS_DIS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_IC_LS_DIS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_IC_LS_DIS_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1       	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* IC_LS_DIS */
	stt_uint32 ic_ls_dis	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_IC_LS_DIS_DTE ;


/*****************************************************************************************/
/* SP_LS_DIS                                                                             */
/* disable LS to mipsd core scratch pad ram                                              */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_SP_LS_DIS_R1_RESERVED_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SP_LS_DIS_R1_RESERVED_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SP_LS_DIS_SP_LS_DIS_SP_LS_DIS_VALUE             ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SP_LS_DIS_SP_LS_DIS_SP_LS_DIS_VALUE_RESET_VALUE ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_SP_LS_DIS_OFFSET ( 0x00000064 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_SP_LS_DIS_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_SP_LS_DIS_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_SP_LS_DIS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_SP_LS_DIS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_SP_LS_DIS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_SP_LS_DIS_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1       	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SP_LS_DIS */
	stt_uint32 sp_ls_dis	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_SP_LS_DIS_DTE ;


/*****************************************************************************************/
/* USB_SEL_OBIUC_OBIUD                                                                   */
/* usb controlled by mipsc or mipsd                                                      */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_SEL_OBIUC_OBIUD_R1_RESERVED_VALUE                                         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_SEL_OBIUC_OBIUD_R1_RESERVED_VALUE_RESET_VALUE                             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_SEL_OBIUC_OBIUD_USB_SEL_OBIUC_OBIUD_USB_SEL_OBIUC_OBIUD_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_SEL_OBIUC_OBIUD_USB_SEL_OBIUC_OBIUD_USB_SEL_OBIUC_OBIUD_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_SEL_OBIUC_OBIUD_OFFSET ( 0x00000068 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_SEL_OBIUC_OBIUD_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_USB_SEL_OBIUC_OBIUD_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_USB_SEL_OBIUC_OBIUD_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_USB_SEL_OBIUC_OBIUD_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_USB_SEL_OBIUC_OBIUD_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_USB_SEL_OBIUC_OBIUD_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1                 	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* USB_SEL_OBIUC_OBIUD */
	stt_uint32 usb_sel_obiuc_obiud	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_USB_SEL_OBIUC_OBIUD_DTE ;


/*****************************************************************************************/
/* PCIE0_SEL_OBIUC_OBIUD                                                                 */
/* pcie0 controlled by mipsc or mipsd                                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE0_SEL_OBIUC_OBIUD_R1_RESERVED_VALUE                                             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE0_SEL_OBIUC_OBIUD_R1_RESERVED_VALUE_RESET_VALUE                                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE0_SEL_OBIUC_OBIUD_PCIE0_SEL_OBIUC_OBIUD_PCIE0_SEL_OBIUC_OBIUD_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE0_SEL_OBIUC_OBIUD_PCIE0_SEL_OBIUC_OBIUD_PCIE0_SEL_OBIUC_OBIUD_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE0_SEL_OBIUC_OBIUD_OFFSET ( 0x0000006C )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE0_SEL_OBIUC_OBIUD_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE0_SEL_OBIUC_OBIUD_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_PCIE0_SEL_OBIUC_OBIUD_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE0_SEL_OBIUC_OBIUD_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_PCIE0_SEL_OBIUC_OBIUD_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE0_SEL_OBIUC_OBIUD_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1                   	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PCIE0_SEL_OBIUC_OBIUD */
	stt_uint32 pcie0_sel_obiuc_obiud	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_PCIE0_SEL_OBIUC_OBIUD_DTE ;


/*****************************************************************************************/
/* PCIE1_SEL_OBIUC_OBIUD                                                                 */
/* pcie1 controlled by mipsc or mipsd                                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE1_SEL_OBIUC_OBIUD_R1_RESERVED_VALUE                                             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE1_SEL_OBIUC_OBIUD_R1_RESERVED_VALUE_RESET_VALUE                                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE1_SEL_OBIUC_OBIUD_PCIE1_SEL_OBIUC_OBIUD_PCIE1_SEL_OBIUC_OBIUD_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE1_SEL_OBIUC_OBIUD_PCIE1_SEL_OBIUC_OBIUD_PCIE1_SEL_OBIUC_OBIUD_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE1_SEL_OBIUC_OBIUD_OFFSET ( 0x00000070 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE1_SEL_OBIUC_OBIUD_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE1_SEL_OBIUC_OBIUD_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_PCIE1_SEL_OBIUC_OBIUD_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE1_SEL_OBIUC_OBIUD_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_PCIE1_SEL_OBIUC_OBIUD_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE1_SEL_OBIUC_OBIUD_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1                   	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PCIE1_SEL_OBIUC_OBIUD */
	stt_uint32 pcie1_sel_obiuc_obiud	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_PCIE1_SEL_OBIUC_OBIUD_DTE ;


/*****************************************************************************************/
/* PIN_MUX_IO_CONFIG                                                                     */
/* There are 50 3.3V CMOS I/Os which can be used for more than one funcion. This registe */
/* r array is used for configuring each one of these I/Os. For detailed description of t */
/* he order of the I/Os within the array and the possible functions of each I/O, please  */
/* refer to the pin muxing spread sheet                                                  */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_R1_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_R1_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_DS_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_DS_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_PS_DOWN_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_PS_DOWN_VALUE_RESET_VALUE     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_PS_UP_VALUE                   ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_PE_DISABLE_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_PE_ENABLE_VALUE               ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_PE_ENABLE_VALUE_RESET_VALUE   ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_CLK_DISABLE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_CLK_DISABLE_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_CLK_ENABLE_VALUE              ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_SEC_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_SEC_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_PRI_ENABLE_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_PRI_DISABLE_VALUE             ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_PRI_DISABLE_VALUE_RESET_VALUE ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_OFFSET ( 0x0000007C )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_ADDRESS        	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_READ_I( r, i ) 	BL_READ_I_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_ADDRESS ), (i), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_WRITE_I( v, i )	BL_WRITE_I_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_ADDRESS ), (i), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1 	: 20 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* driving_strength */
	stt_uint32 ds 	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pull_up_down_sel */
	stt_uint32 ps 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pull_up_down_en */
	stt_uint32 pe 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* clock_en */
	stt_uint32 clk	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* secondary_en */
	stt_uint32 sec	: 5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* primary_dis */
	stt_uint32 pri	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_DTE ;


/*****************************************************************************************/
/* PIN_MUX_RGMII_CONFIG                                                                  */
/* In terms of pin muxing the 12 RGMII I/Os are treated as any of the CMOS I/Os presente */
/* d in the previous register, with one exception:  The RGMII pads are not bidirectional */
/* . There are 6 output pads and 6 input pads. They are numbered 51-56 (see pin muxing s */
/* pread sheet), when each register in this array is responsible for configuring one out */
/* put pads and its matching input pads.                                                 */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_R1_DEFAULT_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_R1_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_PDN_DISABLED_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_PDN_ENABLED_VALUE              ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_PDN_ENABLED_VALUE_RESET_VALUE  ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_SLEW_FASTEST_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_SLEW_FASTEST_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_SLEW_SLOWEST_VALUE             ( 0x3 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_DS_DS_6MA_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_DS_DS_6MA_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_DS_DS_8MA_VALUE                ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_CLK_DISABLE_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_CLK_DISABLE_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_CLK_ENABLE_VALUE               ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_SEC_DEFAULT_VALUE              ( 0x8 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_SEC_DEFAULT_VALUE_RESET_VALUE  ( 0x8 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_PRI_ENABLE_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_PRI_DISABLE_VALUE              ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_PRI_DISABLE_VALUE_RESET_VALUE  ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_OFFSET ( 0x00000148 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_ADDRESS        	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_READ_I( r, i ) 	BL_READ_I_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_ADDRESS ), (i), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_WRITE_I( v, i )	BL_WRITE_I_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_ADDRESS ), (i), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1  	: 21 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Input_en */
	stt_uint32 pdn 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Slew_rate */
	stt_uint32 slew	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* driving_strength */
	stt_uint32 ds  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* clock_en */
	stt_uint32 clk 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* secondary_en */
	stt_uint32 sec 	: 5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* primary_dis */
	stt_uint32 pri 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_DTE ;


/*****************************************************************************************/
/* TDM_rx_clk_loop_en                                                                    */
/* enables loop between the TDM tx clock and TDM rx clock, meaning the voip_tdmrx_clk_in */
/*  will be driven by the TX clock                                                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXCLK_LOOP_R1_DEFAULT_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXCLK_LOOP_R1_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXCLK_LOOP_LP_EN_DISBALE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXCLK_LOOP_LP_EN_DISBALE_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXCLK_LOOP_LP_EN_ENABLE_VALUE              ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXCLK_LOOP_OFFSET ( 0x00000160 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXCLK_LOOP_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXCLK_LOOP_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXCLK_LOOP_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXCLK_LOOP_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXCLK_LOOP_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXCLK_LOOP_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1   	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* loop_en */
	stt_uint32 lp_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_TDM_RXCLK_LOOP_DTE ;


/*****************************************************************************************/
/* TDM_tx_clk_loop_en                                                                    */
/* enables loop between the TDM rx clock and TDM tx clock, meaning the voip_tdmtx_clk_in */
/*  will be driven by the RX clock                                                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXCLK_LOOP_R1_DEFAULT_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXCLK_LOOP_R1_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXCLK_LOOP_LP_EN_DISBALE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXCLK_LOOP_LP_EN_DISBALE_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXCLK_LOOP_LP_EN_ENABLE_VALUE              ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXCLK_LOOP_OFFSET ( 0x00000164 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXCLK_LOOP_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXCLK_LOOP_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXCLK_LOOP_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXCLK_LOOP_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXCLK_LOOP_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXCLK_LOOP_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1   	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* loop_en */
	stt_uint32 lp_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_TDM_TXCLK_LOOP_DTE ;


/*****************************************************************************************/
/* TDM_rx_fsp_loop_en                                                                    */
/* enables loop between the TDM tx fsp and TDM rx fsp, meaning the voip_tdm_rx_fsp_in wi */
/* ll be driven by the TX fsp                                                            */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXFSP_LOOP_R1_DEFAULT_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXFSP_LOOP_R1_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXFSP_LOOP_LP_EN_DISBALE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXFSP_LOOP_LP_EN_DISBALE_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXFSP_LOOP_LP_EN_ENABLE_VALUE              ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXFSP_LOOP_OFFSET ( 0x0000016C )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXFSP_LOOP_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXFSP_LOOP_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXFSP_LOOP_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXFSP_LOOP_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXFSP_LOOP_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_RXFSP_LOOP_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1   	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* loop_en */
	stt_uint32 lp_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_TDM_RXFSP_LOOP_DTE ;


/*****************************************************************************************/
/* TDM_tx_fsp_loop_en                                                                    */
/* enables loop between the TDM rx fsp and TDM tx fsp, meaning the voip_tdm_tx_fsp_in wi */
/* ll be driven by the RX fsp                                                            */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXFSP_LOOP_R1_DEFAULT_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXFSP_LOOP_R1_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXFSP_LOOP_LP_EN_DISBALE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXFSP_LOOP_LP_EN_DISBALE_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXFSP_LOOP_LP_EN_ENABLE_VALUE              ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXFSP_LOOP_OFFSET ( 0x00000170 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXFSP_LOOP_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXFSP_LOOP_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXFSP_LOOP_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXFSP_LOOP_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXFSP_LOOP_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_TDM_TXFSP_LOOP_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1   	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* loop_en */
	stt_uint32 lp_en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_TDM_TXFSP_LOOP_DTE ;


/*****************************************************************************************/
/* USB_OVRCUR0_in_sel                                                                    */
/* selectes which pad if any, will serve as input for the function.  there are 57 possib */
/* le options for this: 51 CMOS bidirectional I/Os and 6 RGMII input pads. the numbering */
/*  of the pads is according to the pin muxing spreadsheet.                              */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_SEL_R1_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_SEL_R1_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_SEL_SEL_DEFAULT_VALUE             ( 0x3F )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_SEL_SEL_DEFAULT_VALUE_RESET_VALUE ( 0x3F )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_SEL_OFFSET ( 0x00000174 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_SEL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_SEL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_SEL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_SEL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_SEL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_SEL_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1 	: 26 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pad_sel */
	stt_uint32 sel	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_SEL_DTE ;


/*****************************************************************************************/
/* USB_OVRCUR1_in_sel                                                                    */
/* selectes which pad if any, will serve as input for the function.  there are 57 possib */
/* le options for this: 51 CMOS bidirectional I/Os and 6 RGMII input pads. the numbering */
/*  of the pads is according to the pin muxing spreadsheet.                              */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_SEL_R1_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_SEL_R1_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_SEL_SEL_DEFAULT_VALUE             ( 0x3F )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_SEL_SEL_DEFAULT_VALUE_RESET_VALUE ( 0x3F )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_SEL_OFFSET ( 0x00000178 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_SEL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_SEL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_SEL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_SEL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_SEL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_SEL_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1 	: 26 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pad_sel */
	stt_uint32 sel	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_SEL_DTE ;


/*****************************************************************************************/
/* MIPSD_UART_RXD_in_sel                                                                 */
/* selectes which pad if any, will serve as input for the function.  there are 57 possib */
/* le options for this: 51 CMOS bidirectional I/Os and 6 RGMII input pads. the numbering */
/*  of the pads is according to the pin muxing spreadsheet.                              */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_SEL_R1_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_SEL_R1_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_SEL_SEL_DEFAULT_VALUE             ( 0x3F )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_SEL_SEL_DEFAULT_VALUE_RESET_VALUE ( 0x3F )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_SEL_OFFSET ( 0x0000017C )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_SEL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_SEL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_SEL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_SEL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_SEL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_SEL_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1 	: 26 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pad_sel */
	stt_uint32 sel	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_SEL_DTE ;


/*****************************************************************************************/
/* MS1588_EXT_CAPTURE_in_sel                                                             */
/* selectes which pad if any, will serve as input for the function.  there are 57 possib */
/* le options for this: 51 CMOS bidirectional I/Os and 6 RGMII input pads. the numbering */
/*  of the pads is according to the pin muxing spreadsheet.                              */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_MS1588_CAPTURE_SEL_R1_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MS1588_CAPTURE_SEL_R1_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MS1588_CAPTURE_SEL_SEL_DEFAULT_VALUE             ( 0x3F )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MS1588_CAPTURE_SEL_SEL_DEFAULT_VALUE_RESET_VALUE ( 0x3F )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_MS1588_CAPTURE_SEL_OFFSET ( 0x00000180 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_MS1588_CAPTURE_SEL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_MS1588_CAPTURE_SEL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_MS1588_CAPTURE_SEL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_MS1588_CAPTURE_SEL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_MS1588_CAPTURE_SEL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_MS1588_CAPTURE_SEL_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1 	: 26 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pad_sel */
	stt_uint32 sel	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_MS1588_CAPTURE_SEL_DTE ;


/*****************************************************************************************/
/* GPON_TXEN_LOOP_in_sel                                                                 */
/* selectes which pad if any, will serve as input for the function.  there are 57 possib */
/* le options for this: 51 CMOS bidirectional I/Os and 6 RGMII input pads. the numbering */
/*  of the pads is according to the pin muxing spreadsheet.                              */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_GPN_TXEN_LP_SEL_R1_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_GPN_TXEN_LP_SEL_R1_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_GPN_TXEN_LP_SEL_SEL_DEFAULT_VALUE             ( 0x3F )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_GPN_TXEN_LP_SEL_SEL_DEFAULT_VALUE_RESET_VALUE ( 0x3F )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_GPN_TXEN_LP_SEL_OFFSET ( 0x00000184 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_GPN_TXEN_LP_SEL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_GPN_TXEN_LP_SEL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_GPN_TXEN_LP_SEL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_GPN_TXEN_LP_SEL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_GPN_TXEN_LP_SEL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_GPN_TXEN_LP_SEL_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1 	: 26 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pad_sel */
	stt_uint32 sel	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_GPN_TXEN_LP_SEL_DTE ;


/*****************************************************************************************/
/* SEC_I2C_SCL_in_sel                                                                    */
/* selectes which pad if any, will serve as input for the function.  there are 57 possib */
/* le options for this: 51 CMOS bidirectional I/Os and 6 RGMII input pads. the numbering */
/*  of the pads is according to the pin muxing spreadsheet.                              */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_SEL_R1_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_SEL_R1_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_SEL_SEL_DEFAULT_VALUE             ( 0x3F )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_SEL_SEL_DEFAULT_VALUE_RESET_VALUE ( 0x3F )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_SEL_OFFSET ( 0x00000188 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_SEL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_SEL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_SEL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_SEL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_SEL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_SEL_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1 	: 26 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pad_sel */
	stt_uint32 sel	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_SEL_DTE ;


/*****************************************************************************************/
/* SEC_I2C_SDA_in_sel                                                                    */
/* selectes which pad if any, will serve as input for the function.  there are 57 possib */
/* le options for this: 51 CMOS bidirectional I/Os and 6 RGMII input pads. the numbering */
/*  of the pads is according to the pin muxing spreadsheet.                              */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_SEL_R1_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_SEL_R1_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_SEL_SEL_DEFAULT_VALUE             ( 0x3F )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_SEL_SEL_DEFAULT_VALUE_RESET_VALUE ( 0x3F )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_SEL_OFFSET ( 0x0000018C )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_SEL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_SEL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_SEL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_SEL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_SEL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_SEL_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1 	: 26 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pad_sel */
	stt_uint32 sel	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_SEL_DTE ;


/*****************************************************************************************/
/* USB_OVRCUR0_data                                                                      */
/* This function can be driven by pad or by SW (according to func_in_sel register). When */
/*  driven by SW, this register determines its value.                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_D_R1_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_D_R1_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_D_D_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_D_D_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_D_OFFSET ( 0x00000190 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_D_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_D_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_D_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_D_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_D_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_D_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* data */
	stt_uint32 d 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_D_DTE ;


/*****************************************************************************************/
/* USB_OVRCUR1_data                                                                      */
/* This function can be driven by pad or by SW (according to func_in_sel register). When */
/*  driven by SW, this register determines its value.                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_D_R1_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_D_R1_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_D_D_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_D_D_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_D_OFFSET ( 0x00000194 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_D_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_D_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_D_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_D_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_D_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_D_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* data */
	stt_uint32 d 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_D_DTE ;


/*****************************************************************************************/
/* MIPSD_UART_RXD_data                                                                   */
/* This function can be driven by pad or by SW (according to func_in_sel register). When */
/*  driven by SW, this register determines its value.                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_D_R1_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_D_R1_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_D_D_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_D_D_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_D_OFFSET ( 0x00000198 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_D_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_D_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_D_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_D_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_D_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_D_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* data */
	stt_uint32 d 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_D_DTE ;


/*****************************************************************************************/
/* MS1588_EXT_CAPTURE_data                                                               */
/* This function can be driven by pad or by SW (according to func_in_sel register). When */
/*  driven by SW, this register determines its value.                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_MS1588_EXT_CAPTURE_D_R1_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MS1588_EXT_CAPTURE_D_R1_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MS1588_EXT_CAPTURE_D_D_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_MS1588_EXT_CAPTURE_D_D_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_MS1588_EXT_CAPTURE_D_OFFSET ( 0x0000019C )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_MS1588_EXT_CAPTURE_D_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_MS1588_EXT_CAPTURE_D_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_MS1588_EXT_CAPTURE_D_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_MS1588_EXT_CAPTURE_D_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_MS1588_EXT_CAPTURE_D_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_MS1588_EXT_CAPTURE_D_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* data */
	stt_uint32 d 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_MS1588_EXT_CAPTURE_D_DTE ;


/*****************************************************************************************/
/* GPON_TXEN_LOOP_data                                                                   */
/* This function can be driven by pad or by SW (according to func_in_sel register). When */
/*  driven by SW, this register determines its value.                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_GPON_TXEN_LOOP_D_R1_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_GPON_TXEN_LOOP_D_R1_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_GPON_TXEN_LOOP_D_D_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_GPON_TXEN_LOOP_D_D_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_GPON_TXEN_LOOP_D_OFFSET ( 0x000001A0 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_GPON_TXEN_LOOP_D_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_GPON_TXEN_LOOP_D_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_GPON_TXEN_LOOP_D_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_GPON_TXEN_LOOP_D_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_GPON_TXEN_LOOP_D_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_GPON_TXEN_LOOP_D_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* data */
	stt_uint32 d 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_GPON_TXEN_LOOP_D_DTE ;


/*****************************************************************************************/
/* SEC_I2C_SCL_data                                                                      */
/* This function can be driven by pad or by SW (according to func_in_sel register). When */
/*  driven by SW, this register determines its value.                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_D_R1_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_D_R1_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_D_D_DEFAULT_VALUE              ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_D_D_DEFAULT_VALUE_RESET_VALUE  ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_D_OFFSET ( 0x000001A4 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_D_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_D_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_D_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_D_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_D_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_D_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* data */
	stt_uint32 d 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_D_DTE ;


/*****************************************************************************************/
/* SEC_I2C_SDA_data                                                                      */
/* This function can be driven by pad or by SW (according to func_in_sel register). When */
/*  driven by SW, this register determines its value.                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_D_R1_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_D_R1_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_D_D_DEFAULT_VALUE              ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_D_D_DEFAULT_VALUE_RESET_VALUE  ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_D_OFFSET ( 0x000001A8 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_D_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_D_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_D_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_D_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_D_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_D_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* data */
	stt_uint32 d 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_D_DTE ;


/*****************************************************************************************/
/* I2C_PRI_SEC_sel                                                                       */
/* the i2c interface has 2 dedicated pads in which it serves as primary function. If one */
/*  wished to allocate these pads to other function and to allocate other pads for i2c i */
/* t can be done. Since i2c is also a secondary function, it can use each one of the pin */
/*  muxing pads (57 pads) by configuring them to work with secondary i2c. This register  */
/* is responsible for determining whether the i2c is used as primary or secondary.       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_I2C_SEL_R1_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_I2C_SEL_R1_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_I2C_SEL_SEL_PRIMARY_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_I2C_SEL_SEL_PRIMARY_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_I2C_SEL_SEL_SECONDARY_VALUE           ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_I2C_SEL_OFFSET ( 0x000001AC )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_I2C_SEL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_I2C_SEL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_I2C_SEL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_I2C_SEL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_I2C_SEL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_I2C_SEL_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1 	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sel */
	stt_uint32 sel	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_I2C_SEL_DTE ;


/*****************************************************************************************/
/* VOIP_EJTAG_disable                                                                    */
/* The inputs to the VOIP EJTAG are from I/Os. Since each I/O can drive multiple functio */
/* ns, it is not desired that while driving other function, the EJTAG interface of the V */
/* OIP will be driven. This register disables the inputs to the interface, meaning it sh */
/* ould be configured in order for the VOIP ejtag to work properly.                      */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_VOIP_EJTAG_DIS_R1_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_VOIP_EJTAG_DIS_R1_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_VOIP_EJTAG_DIS_DIS_ENABLE_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_VOIP_EJTAG_DIS_DIS_DISABLE_VALUE             ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_VOIP_EJTAG_DIS_DIS_DISABLE_VALUE_RESET_VALUE ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_VOIP_EJTAG_DIS_OFFSET ( 0x000001B0 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_VOIP_EJTAG_DIS_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_VOIP_EJTAG_DIS_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_VOIP_EJTAG_DIS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_VOIP_EJTAG_DIS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_VOIP_EJTAG_DIS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_VOIP_EJTAG_DIS_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1 	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* disable */
	stt_uint32 dis	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_VOIP_EJTAG_DIS_DTE ;


/*****************************************************************************************/
/* GPON_TDM_disable                                                                      */
/* The TDM pads can be serving several functions besides the GPON TDM (VOIP TDM or any o */
/* ther secondary function). In this case we do not want the TDM interface of the GPON t */
/* o be driven. This bit is responsible for blocking the inputs of the interface         */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_GPON_TDM_DIS_R1_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_GPON_TDM_DIS_R1_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_GPON_TDM_DIS_DIS_ENABLE_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_GPON_TDM_DIS_DIS_DISABLE_VALUE             ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_GPON_TDM_DIS_DIS_DISABLE_VALUE_RESET_VALUE ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_GPON_TDM_DIS_OFFSET ( 0x000001B4 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_GPON_TDM_DIS_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_GPON_TDM_DIS_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_GPON_TDM_DIS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_GPON_TDM_DIS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_GPON_TDM_DIS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_GPON_TDM_DIS_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1 	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* disable */
	stt_uint32 dis	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_GPON_TDM_DIS_DTE ;


/*****************************************************************************************/
/* FSPI_strap_override_en                                                                */
/* The interface from which the BOOT process occur (FSPI or FMI) and its pads functionin */
/* g is selected by strap. According to the strap value, the interface from which the bo */
/* ot is done is determined to work in its primary function, while the other is determin */
/* ed according to SW configuration default value (MIPSC_GPI). This register enables the */
/*  SW to override the strap determination of the FSPI pads.                             */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_FSPI_STRAP_OVRD_R1_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_FSPI_STRAP_OVRD_R1_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_FSPI_STRAP_OVRD_EN_DISABLE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_FSPI_STRAP_OVRD_EN_DISABLE_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_FSPI_STRAP_OVRD_EN_ENABLE_VALUE              ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_FSPI_STRAP_OVRD_OFFSET ( 0x000001B8 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_FSPI_STRAP_OVRD_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_FSPI_STRAP_OVRD_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_FSPI_STRAP_OVRD_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_FSPI_STRAP_OVRD_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_FSPI_STRAP_OVRD_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_FSPI_STRAP_OVRD_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* override */
	stt_uint32 en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_FSPI_STRAP_OVRD_DTE ;


/*****************************************************************************************/
/* FMI_strap_override_en                                                                 */
/* The interface from which the BOOT process occur (FSPI or FMI) and its pads functionin */
/* g is selected by strap. According to the strap value, the interface from which the bo */
/* ot is done is determined to work in its primary function, while the other is determin */
/* ed according to SW configuration default value (MIPSC_GPI). This register enables the */
/*  SW to override the strap determination of the FMI pads.                              */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_FMI_STRAP_OVRD_R1_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_FMI_STRAP_OVRD_R1_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_FMI_STRAP_OVRD_EN_DISABLE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_FMI_STRAP_OVRD_EN_DISABLE_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_FMI_STRAP_OVRD_EN_ENABLE_VALUE              ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_FMI_STRAP_OVRD_OFFSET ( 0x000001BC )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_FMI_STRAP_OVRD_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_FMI_STRAP_OVRD_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_FMI_STRAP_OVRD_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_FMI_STRAP_OVRD_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_FMI_STRAP_OVRD_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_FMI_STRAP_OVRD_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* override */
	stt_uint32 en	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_FMI_STRAP_OVRD_DTE ;


/*****************************************************************************************/
/* AMD2SEL                                                                               */
/* This register selects whether the slave is AMD2 or 1588                               */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_AMD2SEL_R1_DEFAULT_VALUE                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_AMD2SEL_R1_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_AMD2SEL_AMD2SEL_S1588_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_AMD2SEL_AMD2SEL_S1588_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_AMD2SEL_AMD2SEL_AMD2_VALUE              ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_AMD2SEL_OFFSET ( 0x000001D4 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_AMD2SEL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_AMD2SEL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_AMD2SEL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_AMD2SEL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_AMD2SEL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_AMD2SEL_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1     	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* AMD2SEL */
	stt_uint32 amd2sel	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_AMD2SEL_DTE ;


/*****************************************************************************************/
/* SERDES_configurations                                                                 */
/* This register holds the general configurations (jtag,resets, etc.) of the GPON, PCIE  */
/* and ETH SerDes                                                                        */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_R1_DEFAULT_VALUE                                ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_R1_DEFAULT_VALUE_RESET_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_CDR_FIFO_RST_N_RESET_VALUE                      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_CDR_FIFO_RST_N_RESET_VALUE_RESET_VALUE          ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_CDR_FIFO_RST_N_OUT_OF_RESET_VALUE               ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_CDR_FIFO_STATUS_CLR_NOT_CLEAR_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_CDR_FIFO_STATUS_CLR_NOT_CLEAR_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_CDR_FIFO_STATUS_CLR_CLEAR_VALUE                 ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_GPON_CDR_TXFIFO_RST_N_RESET_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_GPON_CDR_TXFIFO_RST_N_RESET_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_GPON_CDR_TXFIFO_RST_N_OUT_OF_RESET_VALUE        ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_GPON_CDR_RXFIFO_RST_N_RESET_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_GPON_CDR_RXFIFO_RST_N_RESET_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_GPON_CDR_RXFIFO_RST_N_OUT_OF_RESET_VALUE        ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_CDR_FASTLOCK_DISABLE_VALUE                      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_CDR_FASTLOCK_DISABLE_VALUE_RESET_VALUE          ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_CDR_FASTLOCK_ENABLE_VALUE                       ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_GPON_JTAG_EN_DISABLE_VALUE                      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_GPON_JTAG_EN_DISABLE_VALUE_RESET_VALUE          ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_GPON_JTAG_EN_ENABLE_VALUE                       ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_GPON_JTAG_MODE_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_GPON_JTAG_MODE_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_PCIE_JTAG_EN_DISABLE_VALUE                      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_PCIE_JTAG_EN_DISABLE_VALUE_RESET_VALUE          ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_PCIE_JTAG_EN_ENABLE_VALUE                       ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_PCIE_JTAG_MODE_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_PCIE_JTAG_MODE_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_SGMII_JTAG_EN_DISABLE_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_SGMII_JTAG_EN_DISABLE_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_SGMII_JTAG_EN_ENABLE_VALUE                      ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_SGMII_JTAG_MODE_DEFAULT_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_SGMII_JTAG_MODE_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_GPON_LN0_JTAG_DEFAULT_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_GPON_LN0_JTAG_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_PCIE_LN0_JTAG_DEFAULT_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_PCIE_LN0_JTAG_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_PCIE_LN1_JTAG_DEFAULT_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_PCIE_LN1_JTAG_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_SGMII_LN0_JTAG_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_SGMII_LN0_JTAG_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_SGMII_LN1_JTAG_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_SGMII_LN1_JTAG_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_SGMII_LN2_JTAG_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_SGMII_LN2_JTAG_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_SGMII_LN3_JTAG_DEFAULT_VALUE                    ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_SGMII_LN3_JTAG_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_OFFSET ( 0x000001D8 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1                   	: 14 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* gpon_cdr_fifo_rst_n */
	stt_uint32 cdr_fifo_rst_n       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cdr_fifo_status_clr */
	stt_uint32 cdr_fifo_status_clr  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* gpon_txfifo_rst_n */
	stt_uint32 gpon_cdr_txfifo_rst_n	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* gpon_rxfifo_rst_n */
	stt_uint32 gpon_cdr_rxfifo_rst_n	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* gpon_cdrfastlock */
	stt_uint32 cdr_fastlock         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* gpon_jtag_en */
	stt_uint32 gpon_jtag_en         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* gpon_jtag_mode */
	stt_uint32 gpon_jtag_mode       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pcie_jtag_en */
	stt_uint32 pcie_jtag_en         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pcie_jtag_mode */
	stt_uint32 pcie_jtag_mode       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sgmii_jtag_en */
	stt_uint32 sgmii_jtag_en        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sgmii_jtag_mode */
	stt_uint32 sgmii_jtag_mode      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* gpon_ln0_jtag */
	stt_uint32 gpon_ln0_jtag        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pcie_ln0_jtag */
	stt_uint32 pcie_ln0_jtag        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pcie_ln1_jtag */
	stt_uint32 pcie_ln1_jtag        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sgmii_ln0_jtag */
	stt_uint32 sgmii_ln0_jtag       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sgmii_ln1_jtag */
	stt_uint32 sgmii_ln1_jtag       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sgmii_ln2_jtag */
	stt_uint32 sgmii_ln2_jtag       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sgmii_ln3_jtag */
	stt_uint32 sgmii_ln3_jtag       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_DTE ;


/*****************************************************************************************/
/* SERDES_jtag_outputs                                                                   */
/* JTAG outputs of SGMII, PCIE and GPON SERDES                                           */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_R1_DEFAULT_VALUE                           ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_R1_DEFAULT_VALUE_RESET_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_SGMII_LN3_JTAG_M_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_SGMII_LN3_JTAG_M_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_SGMII_LN3_JTAG_P_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_SGMII_LN3_JTAG_P_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_SGMII_LN2_JTAG_M_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_SGMII_LN2_JTAG_M_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_SGMII_LN2_JTAG_P_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_SGMII_LN2_JTAG_P_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_SGMII_LN1_JTAG_M_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_SGMII_LN1_JTAG_M_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_SGMII_LN1_JTAG_P_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_SGMII_LN1_JTAG_P_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_SGMII_LN0_JTAG_M_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_SGMII_LN0_JTAG_M_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_SGMII_LN0_JTAG_P_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_SGMII_LN0_JTAG_P_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_PCIE_LN1_JTAG_M_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_PCIE_LN1_JTAG_M_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_PCIE_LN1_JTAG_P_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_PCIE_LN1_JTAG_P_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_PCIE_LN0_JTAG_M_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_PCIE_LN0_JTAG_M_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_PCIE_LN0_JTAG_P_DEFAULT_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_PCIE_LN0_JTAG_P_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_GPON_JTAG_M_DEFAULT_VALUE                  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_GPON_JTAG_M_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_GPON_JTAG_P_DEFAULT_VALUE                  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_GPON_JTAG_P_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_OFFSET ( 0x000001DC )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1              	: 18 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sgmii_jtag_ln3_m */
	stt_uint32 sgmii_ln3_jtag_m	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sgmii_jtag_ln3_p */
	stt_uint32 sgmii_ln3_jtag_p	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sgmii_jtag_ln2_m */
	stt_uint32 sgmii_ln2_jtag_m	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sgmii_jtag_ln2_p */
	stt_uint32 sgmii_ln2_jtag_p	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sgmii_jtag_ln1_m */
	stt_uint32 sgmii_ln1_jtag_m	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sgmii_jtag_ln1_p */
	stt_uint32 sgmii_ln1_jtag_p	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sgmii_jtag_ln0_m */
	stt_uint32 sgmii_ln0_jtag_m	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sgmii_jtag_ln0_p */
	stt_uint32 sgmii_ln0_jtag_p	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pcie_jtag_ln1_m */
	stt_uint32 pcie_ln1_jtag_m 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pcie_jtag_ln1_p */
	stt_uint32 pcie_ln1_jtag_p 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pcie_jtag_ln0_m */
	stt_uint32 pcie_ln0_jtag_m 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pcie_jtag_ln0_p */
	stt_uint32 pcie_ln0_jtag_p 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* gpon_jtag_ln0_m */
	stt_uint32 gpon_jtag_m     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* gpon_jtag_ln0_p */
	stt_uint32 gpon_jtag_p     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_DTE ;


/*****************************************************************************************/
/* SPI_FLASH_TIMING_DELAY                                                                */
/* spi flash timing delay configuration                                                  */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_FLASH_TIMING_DELAY_R1_RESERVED_VALUE                                                                         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_FLASH_TIMING_DELAY_R1_RESERVED_VALUE_RESET_VALUE                                                             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_FLASH_TIMING_DELAY_SPI_BYPASS_ON_META_FF_SPI_BYPASS_ON_META_FF_VALUE                                         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_FLASH_TIMING_DELAY_SPI_BYPASS_ON_META_FF_SPI_BYPASS_ON_META_FF_VALUE_RESET_VALUE                             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_FLASH_TIMING_DELAY_SPI_DELAY_INTERNAL_SAMPLE_BY_N_CLKS_SPI_DELAY_INTERNAL_SAMPLE_BY_N_CLKS_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_FLASH_TIMING_DELAY_SPI_DELAY_INTERNAL_SAMPLE_BY_N_CLKS_SPI_DELAY_INTERNAL_SAMPLE_BY_N_CLKS_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_FLASH_TIMING_DELAY_SPI_DELAY_SCK_OUT_BY_N_CLKS_SPI_DELAY_SCK_OUT_BY_N_CLKS_VALUE                             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_FLASH_TIMING_DELAY_SPI_DELAY_SCK_OUT_BY_N_CLKS_SPI_DELAY_SCK_OUT_BY_N_CLKS_VALUE_RESET_VALUE                 ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_FLASH_TIMING_DELAY_OFFSET ( 0x000001E4 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_FLASH_TIMING_DELAY_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_FLASH_TIMING_DELAY_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_SPI_FLASH_TIMING_DELAY_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_FLASH_TIMING_DELAY_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_SPI_FLASH_TIMING_DELAY_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_FLASH_TIMING_DELAY_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1                                 	: 26 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPI_bypass_on_meta_FF */
	stt_uint32 spi_bypass_on_meta_ff              	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPI_delay_internal_sample_by_N_clks */
	stt_uint32 spi_delay_internal_sample_by_n_clks	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPI_delay_SCK_out_by_N_clks */
	stt_uint32 spi_delay_sck_out_by_n_clks        	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_SPI_FLASH_TIMING_DELAY_DTE ;


/*****************************************************************************************/
/* RUNNER_GPIO_0_OEN                                                                     */
/* gpio oen of runner                                                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_RUNNER_GPIO_0_OEN_RUNNER_GPIO_0_OEN_RUNNER_GPIO_0_OEN_VALUE             ( 0xFFFFFFFF )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_RUNNER_GPIO_0_OEN_RUNNER_GPIO_0_OEN_RUNNER_GPIO_0_OEN_VALUE_RESET_VALUE ( 0xFFFFFFFF )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_RUNNER_GPIO_0_OEN_OFFSET ( 0x000001E8 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_RUNNER_GPIO_0_OEN_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_RUNNER_GPIO_0_OEN_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_RUNNER_GPIO_0_OEN_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_RUNNER_GPIO_0_OEN_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_RUNNER_GPIO_0_OEN_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_RUNNER_GPIO_0_OEN_ADDRESS ), (v) )

typedef struct
{
	/* RUNNER_GPIO_0_OEN */
	stt_uint32 runner_gpio_0_oen	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_RUNNER_GPIO_0_OEN_DTE ;


/*****************************************************************************************/
/* RUNNER_GPIO_1_OEN                                                                     */
/* gpio oen of runner                                                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_RUNNER_GPIO_1_OEN_RUNNER_GPIO_1_OEN_RUNNER_GPIO_1_OEN_VALUE             ( 0xFFFFFFFF )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_RUNNER_GPIO_1_OEN_RUNNER_GPIO_1_OEN_RUNNER_GPIO_1_OEN_VALUE_RESET_VALUE ( 0xFFFFFFFF )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_RUNNER_GPIO_1_OEN_OFFSET ( 0x000001EC )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_RUNNER_GPIO_1_OEN_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_RUNNER_GPIO_1_OEN_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_RUNNER_GPIO_1_OEN_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_RUNNER_GPIO_1_OEN_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_RUNNER_GPIO_1_OEN_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_RUNNER_GPIO_1_OEN_ADDRESS ), (v) )

typedef struct
{
	/* RUNNER_GPIO_1_OEN */
	stt_uint32 runner_gpio_1_oen	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_RUNNER_GPIO_1_OEN_DTE ;


/*****************************************************************************************/
/* SPI_TIMING_DELAY                                                                      */
/* spi timing delay configuration                                                        */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_TIMING_DELAY_R1_RESERVED_VALUE                                                                         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_TIMING_DELAY_R1_RESERVED_VALUE_RESET_VALUE                                                             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_TIMING_DELAY_SPI_BYPASS_ON_META_FF_SPI_BYPASS_ON_META_FF_VALUE                                         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_TIMING_DELAY_SPI_BYPASS_ON_META_FF_SPI_BYPASS_ON_META_FF_VALUE_RESET_VALUE                             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_TIMING_DELAY_SPI_DELAY_INTERNAL_SAMPLE_BY_N_CLKS_SPI_DELAY_INTERNAL_SAMPLE_BY_N_CLKS_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_TIMING_DELAY_SPI_DELAY_INTERNAL_SAMPLE_BY_N_CLKS_SPI_DELAY_INTERNAL_SAMPLE_BY_N_CLKS_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_TIMING_DELAY_SPI_DELAY_SCK_OUT_BY_N_CLKS_SPI_DELAY_SCK_OUT_BY_N_CLKS_VALUE                             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_TIMING_DELAY_SPI_DELAY_SCK_OUT_BY_N_CLKS_SPI_DELAY_SCK_OUT_BY_N_CLKS_VALUE_RESET_VALUE                 ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_TIMING_DELAY_OFFSET ( 0x000001F4 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_TIMING_DELAY_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_TIMING_DELAY_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_SPI_TIMING_DELAY_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_TIMING_DELAY_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_SPI_TIMING_DELAY_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_SPI_TIMING_DELAY_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1                                 	: 26 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPI_bypass_on_meta_FF */
	stt_uint32 spi_bypass_on_meta_ff              	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPI_delay_internal_sample_by_N_clks */
	stt_uint32 spi_delay_internal_sample_by_n_clks	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPI_delay_SCK_out_by_N_clks */
	stt_uint32 spi_delay_sck_out_by_n_clks        	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_SPI_TIMING_DELAY_DTE ;


/*****************************************************************************************/
/* CDR_FIFO_status                                                                       */
/* This register holds the CDR FIFO full and empty indications. Once the FIFO reached on */
/* e of these stated, the indication will stay asserted until one asserts the cdr_clear_ */
/* indications bit in register xxx                                                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_FIFO_STATE_R1_DEFAULT_VALUE                  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_FIFO_STATE_R1_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_FIFO_STATE_FULL_NOT_FULL_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_FIFO_STATE_FULL_NOT_FULL_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_FIFO_STATE_FULL_FULL_VALUE                   ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_FIFO_STATE_EMPTY_NOT_EMPTY_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_FIFO_STATE_EMPTY_NOT_EMPTY_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_FIFO_STATE_EMPTY_EMPTY_VALUE                 ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_FIFO_STATE_OFFSET ( 0x000001F8 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_FIFO_STATE_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_FIFO_STATE_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_CDR_FIFO_STATE_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_FIFO_STATE_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_CDR_FIFO_STATE_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_CDR_FIFO_STATE_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1   	: 30 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* full */
	stt_uint32 full 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* empty */
	stt_uint32 empty	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_CDR_FIFO_STATE_DTE ;


/*****************************************************************************************/
/* PCIE_SERDES_FIFO_RST_N                                                                */
/* control over the SERDES TX and RX FIFOs reset of both lane 0 and 1.                   */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_R1_DEFAULT_VALUE                      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_R1_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_RX_RST_N_0_ACTIVE_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_RX_RST_N_0_INACTIVE_VALUE             ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_RX_RST_N_0_INACTIVE_VALUE_RESET_VALUE ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_RX_RST_N_1_ACTIVE_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_RX_RST_N_1_INACTIVE_VALUE             ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_RX_RST_N_1_INACTIVE_VALUE_RESET_VALUE ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_TX_RST_N_0_ACTIVE_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_TX_RST_N_0_INACTIVE_VALUE             ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_TX_RST_N_0_INACTIVE_VALUE_RESET_VALUE ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_TX_RST_N_1_ACTIVE_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_TX_RST_N_1_INACTIVE_VALUE             ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_TX_RST_N_1_INACTIVE_VALUE_RESET_VALUE ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_OFFSET ( 0x000001FC )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1        	: 28 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RX_FIFO_lane_0_RST_n */
	stt_uint32 rx_rst_n_0	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RX_FIFO_lane_1_RST_n */
	stt_uint32 rx_rst_n_1	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TX_FIFO_lane_0_RST_n */
	stt_uint32 tx_rst_n_0	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TX_FIFO_lane_1_RST_n */
	stt_uint32 tx_rst_n_1	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_DTE ;


/*****************************************************************************************/
/* Debug_mode                                                                            */
/* This register is used to put the device in debug mode                                 */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMODE_R1_DEFAULT_VALUE                       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMODE_R1_DEFAULT_VALUE_RESET_VALUE           ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMODE_DBG_NORMAL_OPERATION_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMODE_DBG_NORMAL_OPERATION_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMODE_DBG_DEBUG_MODE_VALUE                   ( 0x1 )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMODE_OFFSET ( 0x00000240 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMODE_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMODE_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_DBGMODE_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMODE_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_DBGMODE_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMODE_ADDRESS ), (v) )

typedef struct
{
	/* Reserved */
	stt_uint32 r1 	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Debug_Mode */
	stt_uint32 dbg	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_DBGMODE_DTE ;


/*****************************************************************************************/
/* Debug_Mux_Select                                                                      */
/* Debug mux is used to output debug busses to chip debug bus. This register provides 5- */
/* bit select control for the debug mux.                                                 */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_R1_RESERVED_VALUE                        ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_DEBUG_CLK1_SEL_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_DEBUG_CLK1_SEL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_MIPSMUXSEL_OCP_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_MIPSMUXSEL_OCP_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_MIPSMUXSEL_EC_VALUE                      ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_MIPSMUXSEL_OBIUCFG_VALUE                 ( 0x2 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_MIPSMUXSEL_OBIUADD_VALUE                 ( 0x3 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_MIPSMUXSEL_WDTA3_VALUE                   ( 0x4 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_MIPSMUXSEL_WDTA2_VALUE                   ( 0x5 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_MIPSMUXSEL_WDTA1_VALUE                   ( 0x6 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_DEBUG_CLK0_SEL_DEFAULT_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_DEBUG_CLK0_SEL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_MUXSEL_MIPS_DEBUG_CLK_VALUE              ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_MUXSEL_MIPS_DEBUG_CLK_VALUE_RESET_VALUE  ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_MUXSEL_RUNNER_0_VALUE                    ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_MUXSEL_GPON_VALUE                        ( 0x2 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_MUXSEL_RUNNER_1_VALUE                    ( 0x3 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_MUXSEL_PCI_VALUE                         ( 0x4 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_MUXSEL_VOIP_VALUE                        ( 0x6 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_MUXSEL_NET_IF_VALUE                      ( 0x8 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_MUXSEL_DMA_VALUE                         ( 0x9 )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_MUXSEL_BPM_VALUE                         ( 0xA )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_MUXSEL_DDR_VALUE                         ( 0xB )
#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_MUXSEL_OTHER_VALUE                       ( 0xC )


#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_OFFSET ( 0x00000244 )

#define CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BRIDGE_ADDRESS + CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1            	: 14 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* debug_clk1_sel */
	stt_uint32 debug_clk1_sel	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Mips_Debug_Mux_Select */
	stt_uint32 mipsmuxsel    	: 5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* copy-of-debug_clk0_sel */
	stt_uint32 debug_clk0_sel	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Chip_Debug_Mux_Select */
	stt_uint32 muxsel        	: 5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_DTE ;


/*****************************************************************************************/
/* Bootb_bb_source                                                                       */
/* MIPSD broadbus source address                                                         */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_BB_SOURCE_RESERVED_RESERVED_VALUE                           ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_BB_SOURCE_RESERVED_RESERVED_VALUE_RESET_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_BB_SOURCE_BOOTB_BB_SOURCE_BOOTB_BB_SOURCE_VALUE             ( 0x7 )
#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_BB_SOURCE_BOOTB_BB_SOURCE_BOOTB_BB_SOURCE_VALUE_RESET_VALUE ( 0x7 )


#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_BB_SOURCE_OFFSET ( 0x00000000 )

#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_BB_SOURCE_ADDRESS   	( CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_ADDRESS + CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_BB_SOURCE_OFFSET )
#define BL_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_BB_SOURCE_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_BB_SOURCE_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_BB_SOURCE_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_BB_SOURCE_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 reserved       	: 27 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Bootb_bb_source */
	stt_uint32 bootb_bb_source	: 5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_BB_SOURCE_DTE ;


/*****************************************************************************************/
/* Bootb_SI_ExceptionBase                                                                */
/* exception base address                                                                */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_EXCEPTIONBASE_R1_RESERVED_VALUE                                               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_EXCEPTIONBASE_R1_RESERVED_VALUE_RESET_VALUE                                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_EXCEPTIONBASE_BOOTB_SI_EXCEPTIONBASE_BOOTB_SI_EXCEPTIONBASE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_EXCEPTIONBASE_BOOTB_SI_EXCEPTIONBASE_BOOTB_SI_EXCEPTIONBASE_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_EXCEPTIONBASE_OFFSET ( 0x00000008 )

#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_EXCEPTIONBASE_ADDRESS   	( CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_ADDRESS + CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_EXCEPTIONBASE_OFFSET )
#define BL_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_EXCEPTIONBASE_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_EXCEPTIONBASE_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_EXCEPTIONBASE_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_EXCEPTIONBASE_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1                    	: 14 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Bootb_SI_ExceptionBase */
	stt_uint32 bootb_si_exceptionbase	: 18 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_EXCEPTIONBASE_DTE ;


/*****************************************************************************************/
/* Bootb_SI_USEExceptionBase                                                             */
/* MIPSD use boot address                                                                */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_USEEXCEPTIONBASE_R1_RESERVED_VALUE                                                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_USEEXCEPTIONBASE_R1_RESERVED_VALUE_RESET_VALUE                                         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_USEEXCEPTIONBASE_BOOTB_SI_USEEXCEPTIONBASE_BOOTB_SI_USEEXCEPTIONBASE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_USEEXCEPTIONBASE_BOOTB_SI_USEEXCEPTIONBASE_BOOTB_SI_USEEXCEPTIONBASE_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_USEEXCEPTIONBASE_OFFSET ( 0x0000000C )

#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_USEEXCEPTIONBASE_ADDRESS   	( CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_ADDRESS + CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_USEEXCEPTIONBASE_OFFSET )
#define BL_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_USEEXCEPTIONBASE_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_USEEXCEPTIONBASE_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_USEEXCEPTIONBASE_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_USEEXCEPTIONBASE_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1                       	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Bootb_SI_UseExceptionBase */
	stt_uint32 bootb_si_useexceptionbase	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_USEEXCEPTIONBASE_DTE ;


/*****************************************************************************************/
/* Bootb_SPRAM_Base_Addr                                                                 */
/* Register will change the offset of SPRAM base address. This base address should be id */
/* entical to the base address initialized through the SW microcode.                     */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SPRAM_BASE_ADDR_R1_RESERVED_VALUE                                             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SPRAM_BASE_ADDR_R1_RESERVED_VALUE_RESET_VALUE                                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SPRAM_BASE_ADDR_BOOTB_SPRAM_BASE_ADDR_BOOTB_SPRAM_BASE_ADDR_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SPRAM_BASE_ADDR_BOOTB_SPRAM_BASE_ADDR_BOOTB_SPRAM_BASE_ADDR_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SPRAM_BASE_ADDR_OFFSET ( 0x00000010 )

#define CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SPRAM_BASE_ADDR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_ADDRESS + CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SPRAM_BASE_ADDR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SPRAM_BASE_ADDR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SPRAM_BASE_ADDR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SPRAM_BASE_ADDR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SPRAM_BASE_ADDR_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1                   	: 15 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Bootb_SPRAM_Base_Addr */
	stt_uint32 bootb_spram_base_addr	: 17 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SPRAM_BASE_ADDR_DTE ;


#ifdef __MIPS_C  /* only MIPS_C */

/*****************************************************************************************/
/* src_addr                                                                              */
/* bat_cfg_src_addr                                                                      */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BAT_SRC_ADDR_R1_RESET_VALUE                           ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BAT_SRC_ADDR_R1_RESET_VALUE_RESET_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BAT_SRC_ADDR_BAT_CFG_SRC_ADDR_RESET_VALUE             ( 0xFFFF )
#define CE_MIPS_BLOCKS_VPB_BAT_SRC_ADDR_BAT_CFG_SRC_ADDR_RESET_VALUE_RESET_VALUE ( 0xFFFF )


#define CE_MIPS_BLOCKS_VPB_BAT_SRC_ADDR_OFFSET ( 0x00000000 )

#define CE_MIPS_BLOCKS_VPB_BAT_0_SRC_ADDR_ADDRESS        	( CE_MIPS_BLOCKS_VPB_BAT_0_ADDRESS + CE_MIPS_BLOCKS_VPB_BAT_SRC_ADDR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BAT_0_SRC_ADDR_READ_I( r, i ) 	BL_READ_I_32( ( CE_MIPS_BLOCKS_VPB_BAT_0_SRC_ADDR_ADDRESS ), (i), (r) )
#define BL_MIPS_BLOCKS_VPB_BAT_0_SRC_ADDR_WRITE_I( v, i )	BL_WRITE_I_32( ( CE_MIPS_BLOCKS_VPB_BAT_0_SRC_ADDR_ADDRESS ), (i), (v) )

#define CE_MIPS_BLOCKS_VPB_BAT_1_SRC_ADDR_ADDRESS        	( CE_MIPS_BLOCKS_VPB_BAT_1_ADDRESS + CE_MIPS_BLOCKS_VPB_BAT_SRC_ADDR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BAT_1_SRC_ADDR_READ_I( r, i ) 	BL_READ_I_32( ( CE_MIPS_BLOCKS_VPB_BAT_1_SRC_ADDR_ADDRESS ), (i), (r) )
#define BL_MIPS_BLOCKS_VPB_BAT_1_SRC_ADDR_WRITE_I( v, i )	BL_WRITE_I_32( ( CE_MIPS_BLOCKS_VPB_BAT_1_SRC_ADDR_ADDRESS ), (i), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 MIPS_BLOCKS_VPB_BAT_SRC_ADDR_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_MIPS_BLOCKS_VPB_BAT_SRC_ADDR_WRITE( j, k, v )	BL_WRITE_I_32( ( MIPS_BLOCKS_VPB_BAT_SRC_ADDR_ARRAY [ j ] ) , (k), (v) )
#define BL_MIPS_BLOCKS_VPB_BAT_SRC_ADDR_READ( j, k, v ) 	BL_READ_I_32( ( MIPS_BLOCKS_VPB_BAT_SRC_ADDR_ARRAY [ j ] ), (k), (v) )   

typedef struct
{
	/* Reserved */
	stt_uint32 r1              	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bat_cfg_src_addr */
	stt_uint32 bat_cfg_src_addr	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BAT_SRC_ADDR_DTE ;


/*****************************************************************************************/
/* trg_addr                                                                              */
/* bat_cfg_trg_addr                                                                      */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BAT_TRG_ADDR_R1_RESET_VALUE                           ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BAT_TRG_ADDR_R1_RESET_VALUE_RESET_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BAT_TRG_ADDR_BAT_CFG_TRG_ADDR_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BAT_TRG_ADDR_BAT_CFG_TRG_ADDR_RESET_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BAT_TRG_ADDR_OFFSET ( 0x00000030 )

#define CE_MIPS_BLOCKS_VPB_BAT_0_TRG_ADDR_ADDRESS        	( CE_MIPS_BLOCKS_VPB_BAT_0_ADDRESS + CE_MIPS_BLOCKS_VPB_BAT_TRG_ADDR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BAT_0_TRG_ADDR_READ_I( r, i ) 	BL_READ_I_32( ( CE_MIPS_BLOCKS_VPB_BAT_0_TRG_ADDR_ADDRESS ), (i), (r) )
#define BL_MIPS_BLOCKS_VPB_BAT_0_TRG_ADDR_WRITE_I( v, i )	BL_WRITE_I_32( ( CE_MIPS_BLOCKS_VPB_BAT_0_TRG_ADDR_ADDRESS ), (i), (v) )

#define CE_MIPS_BLOCKS_VPB_BAT_1_TRG_ADDR_ADDRESS        	( CE_MIPS_BLOCKS_VPB_BAT_1_ADDRESS + CE_MIPS_BLOCKS_VPB_BAT_TRG_ADDR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BAT_1_TRG_ADDR_READ_I( r, i ) 	BL_READ_I_32( ( CE_MIPS_BLOCKS_VPB_BAT_1_TRG_ADDR_ADDRESS ), (i), (r) )
#define BL_MIPS_BLOCKS_VPB_BAT_1_TRG_ADDR_WRITE_I( v, i )	BL_WRITE_I_32( ( CE_MIPS_BLOCKS_VPB_BAT_1_TRG_ADDR_ADDRESS ), (i), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 MIPS_BLOCKS_VPB_BAT_TRG_ADDR_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_MIPS_BLOCKS_VPB_BAT_TRG_ADDR_WRITE( j, k, v )	BL_WRITE_I_32( ( MIPS_BLOCKS_VPB_BAT_TRG_ADDR_ARRAY [ j ] ) , (k), (v) )
#define BL_MIPS_BLOCKS_VPB_BAT_TRG_ADDR_READ( j, k, v ) 	BL_READ_I_32( ( MIPS_BLOCKS_VPB_BAT_TRG_ADDR_ARRAY [ j ] ), (k), (v) )   

typedef struct
{
	/* Reserved */
	stt_uint32 r1              	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bat_cfg_trg_addr */
	stt_uint32 bat_cfg_trg_addr	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BAT_TRG_ADDR_DTE ;


/*****************************************************************************************/
/* size_msk                                                                              */
/* bat_cfg_size_msk                                                                      */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BAT_SIZE_MSK_R1_RESET_VALUE                           ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BAT_SIZE_MSK_R1_RESET_VALUE_RESET_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BAT_SIZE_MSK_BAT_CFG_SIZE_MSK_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BAT_SIZE_MSK_BAT_CFG_SIZE_MSK_RESET_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BAT_SIZE_MSK_OFFSET ( 0x00000060 )

#define CE_MIPS_BLOCKS_VPB_BAT_0_SIZE_MSK_ADDRESS        	( CE_MIPS_BLOCKS_VPB_BAT_0_ADDRESS + CE_MIPS_BLOCKS_VPB_BAT_SIZE_MSK_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BAT_0_SIZE_MSK_READ_I( r, i ) 	BL_READ_I_32( ( CE_MIPS_BLOCKS_VPB_BAT_0_SIZE_MSK_ADDRESS ), (i), (r) )
#define BL_MIPS_BLOCKS_VPB_BAT_0_SIZE_MSK_WRITE_I( v, i )	BL_WRITE_I_32( ( CE_MIPS_BLOCKS_VPB_BAT_0_SIZE_MSK_ADDRESS ), (i), (v) )

#define CE_MIPS_BLOCKS_VPB_BAT_1_SIZE_MSK_ADDRESS        	( CE_MIPS_BLOCKS_VPB_BAT_1_ADDRESS + CE_MIPS_BLOCKS_VPB_BAT_SIZE_MSK_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BAT_1_SIZE_MSK_READ_I( r, i ) 	BL_READ_I_32( ( CE_MIPS_BLOCKS_VPB_BAT_1_SIZE_MSK_ADDRESS ), (i), (r) )
#define BL_MIPS_BLOCKS_VPB_BAT_1_SIZE_MSK_WRITE_I( v, i )	BL_WRITE_I_32( ( CE_MIPS_BLOCKS_VPB_BAT_1_SIZE_MSK_ADDRESS ), (i), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 MIPS_BLOCKS_VPB_BAT_SIZE_MSK_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_MIPS_BLOCKS_VPB_BAT_SIZE_MSK_WRITE( j, k, v )	BL_WRITE_I_32( ( MIPS_BLOCKS_VPB_BAT_SIZE_MSK_ARRAY [ j ] ) , (k), (v) )
#define BL_MIPS_BLOCKS_VPB_BAT_SIZE_MSK_READ( j, k, v ) 	BL_READ_I_32( ( MIPS_BLOCKS_VPB_BAT_SIZE_MSK_ARRAY [ j ] ), (k), (v) )   

typedef struct
{
	/* Reserved */
	stt_uint32 r1              	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bat_cfg_size_msk */
	stt_uint32 bat_cfg_size_msk	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BAT_SIZE_MSK_DTE ;


/*****************************************************************************************/
/* rw                                                                                    */
/* bat_cfg_rw                                                                            */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BAT_RW_R1_RESET_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BAT_RW_R1_RESET_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BAT_RW_BAT_CFG_RW_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BAT_RW_BAT_CFG_RW_RESET_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BAT_RW_OFFSET ( 0x00000090 )

#define CE_MIPS_BLOCKS_VPB_BAT_0_RW_ADDRESS        	( CE_MIPS_BLOCKS_VPB_BAT_0_ADDRESS + CE_MIPS_BLOCKS_VPB_BAT_RW_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BAT_0_RW_READ_I( r, i ) 	BL_READ_I_32( ( CE_MIPS_BLOCKS_VPB_BAT_0_RW_ADDRESS ), (i), (r) )
#define BL_MIPS_BLOCKS_VPB_BAT_0_RW_WRITE_I( v, i )	BL_WRITE_I_32( ( CE_MIPS_BLOCKS_VPB_BAT_0_RW_ADDRESS ), (i), (v) )

#define CE_MIPS_BLOCKS_VPB_BAT_1_RW_ADDRESS        	( CE_MIPS_BLOCKS_VPB_BAT_1_ADDRESS + CE_MIPS_BLOCKS_VPB_BAT_RW_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BAT_1_RW_READ_I( r, i ) 	BL_READ_I_32( ( CE_MIPS_BLOCKS_VPB_BAT_1_RW_ADDRESS ), (i), (r) )
#define BL_MIPS_BLOCKS_VPB_BAT_1_RW_WRITE_I( v, i )	BL_WRITE_I_32( ( CE_MIPS_BLOCKS_VPB_BAT_1_RW_ADDRESS ), (i), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 MIPS_BLOCKS_VPB_BAT_RW_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_MIPS_BLOCKS_VPB_BAT_RW_WRITE( j, k, v )	BL_WRITE_I_32( ( MIPS_BLOCKS_VPB_BAT_RW_ARRAY [ j ] ) , (k), (v) )
#define BL_MIPS_BLOCKS_VPB_BAT_RW_READ( j, k, v ) 	BL_READ_I_32( ( MIPS_BLOCKS_VPB_BAT_RW_ARRAY [ j ] ), (k), (v) )   

typedef struct
{
	/* Reserved */
	stt_uint32 r1        	: 30 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bat_cfg_rw */
	stt_uint32 bat_cfg_rw	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BAT_RW_DTE ;


/*****************************************************************************************/
/* rw_default                                                                            */
/* bat_cfg_rw_default                                                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_BAT_RW_DEFAULT_R1_RESET_VALUE                             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BAT_RW_DEFAULT_R1_RESET_VALUE_RESET_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BAT_RW_DEFAULT_BAT_CFG_RW_DEFAULT_RESET_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_BAT_RW_DEFAULT_BAT_CFG_RW_DEFAULT_RESET_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_BAT_RW_DEFAULT_OFFSET ( 0x000000C0 )

#define CE_MIPS_BLOCKS_VPB_BAT_0_RW_DEFAULT_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BAT_0_ADDRESS + CE_MIPS_BLOCKS_VPB_BAT_RW_DEFAULT_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BAT_0_RW_DEFAULT_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BAT_0_RW_DEFAULT_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BAT_0_RW_DEFAULT_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BAT_0_RW_DEFAULT_ADDRESS ), (v) )

#define CE_MIPS_BLOCKS_VPB_BAT_1_RW_DEFAULT_ADDRESS   	( CE_MIPS_BLOCKS_VPB_BAT_1_ADDRESS + CE_MIPS_BLOCKS_VPB_BAT_RW_DEFAULT_OFFSET )
#define BL_MIPS_BLOCKS_VPB_BAT_1_RW_DEFAULT_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_BAT_1_RW_DEFAULT_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_BAT_1_RW_DEFAULT_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_BAT_1_RW_DEFAULT_ADDRESS ), (v) )

#ifdef __MIPS_C  /* only MIPS_C */

extern stt_uint32 MIPS_BLOCKS_VPB_BAT_RW_DEFAULT_ARRAY [ ] ;
#endif /* __MIPS */


#define BL_MIPS_BLOCKS_VPB_BAT_RW_DEFAULT_WRITE( j, v )	BL_WRITE_32( ( MIPS_BLOCKS_VPB_BAT_RW_DEFAULT_ARRAY [ j ] ), (v) )
#define BL_MIPS_BLOCKS_VPB_BAT_RW_DEFAULT_READ( j, v ) 	BL_READ_32( ( MIPS_BLOCKS_VPB_BAT_RW_DEFAULT_ARRAY [ j ] ), (v) )  

typedef struct
{
	/* Reserved */
	stt_uint32 r1                	: 30 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bat_cfg_rw_default */
	stt_uint32 bat_cfg_rw_default	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BAT_RW_DEFAULT_DTE ;


#endif /* __MIPS */

/*****************************************************************************************/
/* MIPSC_to_MIPSD_intr                                                                   */
/* 15:0 – set bit to 1 to enable interrupt to MIPSD interrupt controller.                */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_DOORBELL_C_TO_D_INTR_R1_RESERVED_VALUE                                      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_DOORBELL_C_TO_D_INTR_R1_RESERVED_VALUE_RESET_VALUE                          ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_DOORBELL_C_TO_D_INTR_MIPSC_MIPSD_INTR_MIPSC_TO_MIPSD_INTR_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_DOORBELL_C_TO_D_INTR_MIPSC_MIPSD_INTR_MIPSC_TO_MIPSD_INTR_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_DOORBELL_C_TO_D_INTR_OFFSET ( 0x00000000 )

#define CE_MIPS_BLOCKS_VPB_DOORBELL_C_TO_D_INTR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_DOORBELL_ADDRESS + CE_MIPS_BLOCKS_VPB_DOORBELL_C_TO_D_INTR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_DOORBELL_C_TO_D_INTR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_DOORBELL_C_TO_D_INTR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_DOORBELL_C_TO_D_INTR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_DOORBELL_C_TO_D_INTR_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1              	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MIPSC_to_MIPSD_intr */
	stt_uint32 mipsc_mipsd_intr	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_DOORBELL_C_TO_D_INTR_DTE ;


/*****************************************************************************************/
/* MIPSD_to_MIPSC_intr                                                                   */
/* 15:0 – set bit to 1 to enable interrupt to MIPSC interrupt controller.                */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_DOORBELL_D_TO_C_INTR_R1_RESERVED_VALUE                                      ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_DOORBELL_D_TO_C_INTR_R1_RESERVED_VALUE_RESET_VALUE                          ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_DOORBELL_D_TO_C_INTR_MIPSD_MIPSC_INTR_MIPSD_TO_MIPSC_INTR_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_DOORBELL_D_TO_C_INTR_MIPSD_MIPSC_INTR_MIPSD_TO_MIPSC_INTR_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_DOORBELL_D_TO_C_INTR_OFFSET ( 0x00000004 )

#define CE_MIPS_BLOCKS_VPB_DOORBELL_D_TO_C_INTR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_DOORBELL_ADDRESS + CE_MIPS_BLOCKS_VPB_DOORBELL_D_TO_C_INTR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_DOORBELL_D_TO_C_INTR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_DOORBELL_D_TO_C_INTR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_DOORBELL_D_TO_C_INTR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_DOORBELL_D_TO_C_INTR_ADDRESS ), (v) )

typedef struct
{
	/* reserved */
	stt_uint32 r1              	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MIPSD_to_MIPSC_intr */
	stt_uint32 mipsd_mipsc_intr	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_DOORBELL_D_TO_C_INTR_DTE ;


#ifdef __MIPS_C  /* only MIPS_C */

/*****************************************************************************************/
/* OTP_ADDR                                                                              */
/* Byte address of the fuse array used for read and program operation  Bit address used  */
/* only for programming operations. The value is ignored for reads.                      */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_OTP_ADDR_R1_RESERVED_VALUE                             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ADDR_R1_RESERVED_VALUE_RESET_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ADDR_OTP_BYTE_ADDR_OTP_BYTE_ADDR_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ADDR_OTP_BYTE_ADDR_OTP_BYTE_ADDR_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ADDR_OTP_BIT_ADDR_OTP_BIT_ADDR_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ADDR_OTP_BIT_ADDR_OTP_BIT_ADDR_VALUE_RESET_VALUE   ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_OTP_ADDR_OFFSET ( 0x00000000 )

#define CE_MIPS_BLOCKS_VPB_OTP_ADDR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_OTP_ADDRESS + CE_MIPS_BLOCKS_VPB_OTP_ADDR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_OTP_ADDR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_OTP_ADDR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_OTP_ADDR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_OTP_ADDR_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1           	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_BYTE_ADDR */
	stt_uint32 otp_byte_addr	: 5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_BIT_ADDR */
	stt_uint32 otp_bit_addr 	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_OTP_ADDR_DTE ;


/*****************************************************************************************/
/* OTP_DATA                                                                              */
/* Data read from the fuse array. For read operation it holds the byte returned by last  */
/* completed read operation.  For write operation it has no effect (A bit can only be wr */
/* itten a 1 value). If LOCK bit is set this register returns 0.                         */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_OTP_DATA_R1_RESERVED_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_DATA_R1_RESERVED_VALUE_RESET_VALUE       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_DATA_OTP_DATA_OTP_DATA_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_DATA_OTP_DATA_OTP_DATA_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_OTP_DATA_OFFSET ( 0x00000004 )

#define CE_MIPS_BLOCKS_VPB_OTP_DATA_ADDRESS   	( CE_MIPS_BLOCKS_VPB_OTP_ADDRESS + CE_MIPS_BLOCKS_VPB_OTP_DATA_OFFSET )
#define BL_MIPS_BLOCKS_VPB_OTP_DATA_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_OTP_DATA_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_OTP_DATA_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_OTP_DATA_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1      	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_DATA */
	stt_uint32 otp_data	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_OTP_DATA_DTE ;


/*****************************************************************************************/
/* OTP_CNTRL                                                                             */
/* control register                                                                      */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_OTP_CNTRL_R1_RESERVED_VALUE                                       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_CNTRL_R1_RESERVED_VALUE_RESET_VALUE                           ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_CNTRL_OTP_BBANG_CTL_OTP_BBANG_CTL_VALUE                       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_CNTRL_OTP_BBANG_CTL_OTP_BBANG_CTL_VALUE_RESET_VALUE           ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_CNTRL_OTP_POWER_DOWN_DIS_OTP_POWER_DOWN_DIS_VALUE             ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_OTP_CNTRL_OTP_POWER_DOWN_DIS_OTP_POWER_DOWN_DIS_VALUE_RESET_VALUE ( 0x1 )
#define CE_MIPS_BLOCKS_VPB_OTP_CNTRL_OTP_GO_OTP_GO_VALUE                                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_CNTRL_OTP_GO_OTP_GO_VALUE_RESET_VALUE                         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_CNTRL_OTP_RD_WR_OTP_RD_WR_VALUE                               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_CNTRL_OTP_RD_WR_OTP_RD_WR_VALUE_RESET_VALUE                   ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_OTP_CNTRL_OFFSET ( 0x00000008 )

#define CE_MIPS_BLOCKS_VPB_OTP_CNTRL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_OTP_ADDRESS + CE_MIPS_BLOCKS_VPB_OTP_CNTRL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_OTP_CNTRL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_OTP_CNTRL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_OTP_CNTRL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_OTP_CNTRL_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1                	: 28 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_BBANG_CTL */
	stt_uint32 otp_bbang_ctl     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_POWER_DOWN_DIS */
	stt_uint32 otp_power_down_dis	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_GO */
	stt_uint32 otp_go            	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_RD_WR */
	stt_uint32 otp_rd_wr         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_OTP_CNTRL_DTE ;


/*****************************************************************************************/
/* OTP_STATUS                                                                            */
/* This RO bit is set when the module is busy writing or reading E-Fuse bits on either m */
/* ode of OTPM operation. It is cleared when OTPM has completed operation and is ready t */
/* o receive a new read or write command.  This bit is set when a write was initiated on */
/*  a write protected E-Fuse bit. It is cleared by any read or write operation.  INIT ma */
/* chine will set this bit to indicate the OTP automatic read  is done. If EFUSE_fail_n  */
/* is active SW can set this bit.                                                        */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_OTP_STATUS_R2_RESERVED_VALUE                             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_STATUS_R2_RESERVED_VALUE_RESET_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_STATUS_OTP_SM_OTP_SM_VALUE                           ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_STATUS_OTP_SM_OTP_SM_VALUE_RESET_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_STATUS_OTP_INIT_DONE_OTP_INIT_DONE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_STATUS_OTP_INIT_DONE_OTP_INIT_DONE_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_STATUS_OTP_ERROR_OTP_ERROR_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_STATUS_OTP_ERROR_OTP_ERROR_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_STATUS_OTP_BSY_OTP_BSY_VALUE                         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_STATUS_OTP_BSY_OTP_BSY_VALUE_RESET_VALUE             ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_OTP_STATUS_OFFSET ( 0x0000000C )

#define CE_MIPS_BLOCKS_VPB_OTP_STATUS_ADDRESS   	( CE_MIPS_BLOCKS_VPB_OTP_ADDRESS + CE_MIPS_BLOCKS_VPB_OTP_STATUS_OFFSET )
#define BL_MIPS_BLOCKS_VPB_OTP_STATUS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_OTP_STATUS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_OTP_STATUS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_OTP_STATUS_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r2           	: 19 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_SM */
	stt_uint32 otp_sm       	: 10 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_INIT_DONE */
	stt_uint32 otp_init_done	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_ERROR */
	stt_uint32 otp_error    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_BSY */
	stt_uint32 otp_bsy      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_OTP_STATUS_DTE ;


/*****************************************************************************************/
/* OTP_LOCK                                                                              */
/* Write to this bit to prevent any further programming or reading of E-Fuse bits. It is */
/*  a write once bit cleared by HW reset. When this bit is set reading the DATA register */
/*  returns 0x0                                                                          */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_OTP_LOCK_R1_RESERVED_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_LOCK_R1_RESERVED_VALUE_RESET_VALUE       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_LOCK_OTP_LOCK_OTP_LOCK_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_LOCK_OTP_LOCK_OTP_LOCK_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_OTP_LOCK_OFFSET ( 0x00000010 )

#define CE_MIPS_BLOCKS_VPB_OTP_LOCK_ADDRESS   	( CE_MIPS_BLOCKS_VPB_OTP_ADDRESS + CE_MIPS_BLOCKS_VPB_OTP_LOCK_OFFSET )
#define BL_MIPS_BLOCKS_VPB_OTP_LOCK_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_OTP_LOCK_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_OTP_LOCK_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_OTP_LOCK_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1      	: 31 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_LOCK */
	stt_uint32 otp_lock	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_OTP_LOCK_DTE ;


/*****************************************************************************************/
/* OTP_TIMER_TPGM                                                                        */
/* Strobe width during program                                                           */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TPGM_R1_RESERVED_VALUE                               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TPGM_R1_RESERVED_VALUE_RESET_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TPGM_OTP_TIMER_TPGM_OTP_TIMER_TPGM_VALUE             ( 0xAA )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TPGM_OTP_TIMER_TPGM_OTP_TIMER_TPGM_VALUE_RESET_VALUE ( 0xAA )


#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TPGM_OFFSET ( 0x00000014 )

#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TPGM_ADDRESS   	( CE_MIPS_BLOCKS_VPB_OTP_ADDRESS + CE_MIPS_BLOCKS_VPB_OTP_TIMER_TPGM_OFFSET )
#define BL_MIPS_BLOCKS_VPB_OTP_TIMER_TPGM_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_OTP_TIMER_TPGM_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_OTP_TIMER_TPGM_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_OTP_TIMER_TPGM_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1            	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_TIMER_TPGM */
	stt_uint32 otp_timer_tpgm	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_OTP_TIMER_TPGM_DTE ;


/*****************************************************************************************/
/* OTP_TIMER_THL_STROBE_CS                                                               */
/* Hold time between strobe and cs                                                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_STROBE_CS_R1_RESERVED_VALUE                                                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_STROBE_CS_R1_RESERVED_VALUE_RESET_VALUE                                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_STROBE_CS_OTP_TIMER_THL_STROBE_CS_OTP_TIMER_THL_STROBE_CS_VALUE             ( 0x2 )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_STROBE_CS_OTP_TIMER_THL_STROBE_CS_OTP_TIMER_THL_STROBE_CS_VALUE_RESET_VALUE ( 0x2 )


#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_STROBE_CS_OFFSET ( 0x00000018 )

#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_STROBE_CS_ADDRESS   	( CE_MIPS_BLOCKS_VPB_OTP_ADDRESS + CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_STROBE_CS_OFFSET )
#define BL_MIPS_BLOCKS_VPB_OTP_TIMER_THL_STROBE_CS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_STROBE_CS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_OTP_TIMER_THL_STROBE_CS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_STROBE_CS_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1                     	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_TIMER_THL_STROBE_CS */
	stt_uint32 otp_timer_thl_strobe_cs	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_OTP_TIMER_THL_STROBE_CS_DTE ;


/*****************************************************************************************/
/* OTP_TIMER_TSU_CS_STROBE                                                               */
/* Setup time between CS to STROBE assertion                                             */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_STROBE_R1_RESERVED_VALUE                                                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_STROBE_R1_RESERVED_VALUE_RESET_VALUE                                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_STROBE_OTP_TIMER_TSU_CS_STROBE_OTP_TIMER_TSU_CS_STROBE_VALUE             ( 0x2 )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_STROBE_OTP_TIMER_TSU_CS_STROBE_OTP_TIMER_TSU_CS_STROBE_VALUE_RESET_VALUE ( 0x2 )


#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_STROBE_OFFSET ( 0x0000001C )

#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_STROBE_ADDRESS   	( CE_MIPS_BLOCKS_VPB_OTP_ADDRESS + CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_STROBE_OFFSET )
#define BL_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_STROBE_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_STROBE_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_STROBE_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_STROBE_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1                     	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_TIMER_TSU_CS_STROBE */
	stt_uint32 otp_timer_tsu_cs_strobe	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_STROBE_DTE ;


/*****************************************************************************************/
/* OTP_TIMER_TRD                                                                         */
/* Strobe width during read                                                              */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TRD_R1_RESERVED_VALUE                             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TRD_R1_RESERVED_VALUE_RESET_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TRD_OTP_TIMER_TRD_OTP_TIMER_TRD_VALUE             ( 0x5 )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TRD_OTP_TIMER_TRD_OTP_TIMER_TRD_VALUE_RESET_VALUE ( 0x5 )


#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TRD_OFFSET ( 0x00000020 )

#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TRD_ADDRESS   	( CE_MIPS_BLOCKS_VPB_OTP_ADDRESS + CE_MIPS_BLOCKS_VPB_OTP_TIMER_TRD_OFFSET )
#define BL_MIPS_BLOCKS_VPB_OTP_TIMER_TRD_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_OTP_TIMER_TRD_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_OTP_TIMER_TRD_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_OTP_TIMER_TRD_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1           	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_TIMER_TRD */
	stt_uint32 otp_timer_trd	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_OTP_TIMER_TRD_DTE ;


/*****************************************************************************************/
/* OTP_TIMER_TSU_CS_PS                                                                   */
/* Setup time between CS to PS                                                           */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_PS_R1_RESERVED_VALUE                                         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_PS_R1_RESERVED_VALUE_RESET_VALUE                             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_PS_OTP_TIMER_TSU_CS_PS_OTP_TIMER_TSU_CS_PS_VALUE             ( 0x4 )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_PS_OTP_TIMER_TSU_CS_PS_OTP_TIMER_TSU_CS_PS_VALUE_RESET_VALUE ( 0x4 )


#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_PS_OFFSET ( 0x00000024 )

#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_PS_ADDRESS   	( CE_MIPS_BLOCKS_VPB_OTP_ADDRESS + CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_PS_OFFSET )
#define BL_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_PS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_PS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_PS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_PS_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1                 	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_TIMER_TSU_CS_PS */
	stt_uint32 otp_timer_tsu_cs_ps	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_PS_DTE ;


/*****************************************************************************************/
/* OTP_TIMER_TSU_PD_PS                                                                   */
/* Setup time between PD to PS                                                           */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_PD_PS_R1_RESERVED_VALUE                                         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_PD_PS_R1_RESERVED_VALUE_RESET_VALUE                             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_PD_PS_OTP_TIMER_TSU_PD_PS_OTP_TIMER_TSU_PD_PS_VALUE             ( 0x2C )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_PD_PS_OTP_TIMER_TSU_PD_PS_OTP_TIMER_TSU_PD_PS_VALUE_RESET_VALUE ( 0x2C )


#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_PD_PS_OFFSET ( 0x00000028 )

#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_PD_PS_ADDRESS   	( CE_MIPS_BLOCKS_VPB_OTP_ADDRESS + CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_PD_PS_OFFSET )
#define BL_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_PD_PS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_PD_PS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_PD_PS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_OTP_TIMER_TSU_PD_PS_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1                 	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_TIMER_TSU_PD_PS */
	stt_uint32 otp_timer_tsu_pd_ps	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_OTP_TIMER_TSU_PD_PS_DTE ;


/*****************************************************************************************/
/* OTP_TIMER_THL_CS_PS                                                                   */
/* Hold time between CS to PS                                                            */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_CS_PS_R1_RESERVED_VALUE                                         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_CS_PS_R1_RESERVED_VALUE_RESET_VALUE                             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_CS_PS_OTP_TIMER_THL_CS_PS_OTP_TIMER_THL_CS_PS_VALUE             ( 0x4 )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_CS_PS_OTP_TIMER_THL_CS_PS_OTP_TIMER_THL_CS_PS_VALUE_RESET_VALUE ( 0x4 )


#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_CS_PS_OFFSET ( 0x0000002C )

#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_CS_PS_ADDRESS   	( CE_MIPS_BLOCKS_VPB_OTP_ADDRESS + CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_CS_PS_OFFSET )
#define BL_MIPS_BLOCKS_VPB_OTP_TIMER_THL_CS_PS_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_CS_PS_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_OTP_TIMER_THL_CS_PS_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_CS_PS_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1                 	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_TIMER_THL_CS_PS */
	stt_uint32 otp_timer_thl_cs_ps	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_OTP_TIMER_THL_CS_PS_DTE ;


/*****************************************************************************************/
/* OTP_TIMER_THL_PS_PD                                                                   */
/* Hold time between PS to PD                                                            */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_PS_PD_R1_RESERVED_VALUE                                         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_PS_PD_R1_RESERVED_VALUE_RESET_VALUE                             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_PS_PD_OTP_TIMER_THL_PS_PD_OTP_TIMER_THL_PS_PD_VALUE             ( 0x2 )
#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_PS_PD_OTP_TIMER_THL_PS_PD_OTP_TIMER_THL_PS_PD_VALUE_RESET_VALUE ( 0x2 )


#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_PS_PD_OFFSET ( 0x00000030 )

#define CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_PS_PD_ADDRESS   	( CE_MIPS_BLOCKS_VPB_OTP_ADDRESS + CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_PS_PD_OFFSET )
#define BL_MIPS_BLOCKS_VPB_OTP_TIMER_THL_PS_PD_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_PS_PD_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_OTP_TIMER_THL_PS_PD_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_OTP_TIMER_THL_PS_PD_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1                 	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_TIMER_THL_PS_PD */
	stt_uint32 otp_timer_thl_ps_pd	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_OTP_TIMER_THL_PS_PD_DTE ;


/*****************************************************************************************/
/* OTP_HW                                                                                */
/* Hardware Fuse Values 0 Register                                                       */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_OTP_HW_OTP_HW_OTP_HW_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_HW_OTP_HW_OTP_HW_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_OTP_HW_OFFSET ( 0x00000034 )

#define CE_MIPS_BLOCKS_VPB_OTP_HW_ADDRESS   	( CE_MIPS_BLOCKS_VPB_OTP_ADDRESS + CE_MIPS_BLOCKS_VPB_OTP_HW_OFFSET )
#define BL_MIPS_BLOCKS_VPB_OTP_HW_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_OTP_HW_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_OTP_HW_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_OTP_HW_ADDRESS ), (v) )

typedef struct
{
	/* OTP_HW */
	stt_uint32 otp_hw	: 32 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_OTP_HW_DTE ;


/*****************************************************************************************/
/* OTP_ENG_BBANG_CNTRL                                                                   */
/* This RW register is active only in case FUSE_FAIL_n signal is asserted. When not this */
/*  register has no effect. This register allows controlling the value of bits connected */
/*  the E-Fuse macro. The field names are self explanotary.                              */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_R1_RESERVED_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_R1_RESERVED_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_PD_PD_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_PD_PD_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_PS_PS_VALUE                     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_PS_PS_VALUE_RESET_VALUE         ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_PGENB_PGENB_VALUE               ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_PGENB_PGENB_VALUE_RESET_VALUE   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_CSB_CSB_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_CSB_CSB_VALUE_RESET_VALUE       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_LOAD_LOAD_VALUE                 ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_LOAD_LOAD_VALUE_RESET_VALUE     ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_STROBE_STROBE_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_STROBE_STROBE_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_OFFSET ( 0x00000038 )

#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_ADDRESS   	( CE_MIPS_BLOCKS_VPB_OTP_ADDRESS + CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_OFFSET )
#define BL_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1    	: 26 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PD */
	stt_uint32 pd    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PS */
	stt_uint32 ps    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PGENB */
	stt_uint32 pgenb 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* CSB */
	stt_uint32 csb   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* LOAD */
	stt_uint32 load  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* STROBE */
	stt_uint32 strobe	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_DTE ;


/*****************************************************************************************/
/* OTP_ENG_BBANG_ADDR                                                                    */
/* This RW register is active only in case FUSE_FAIL_n signal is asserted. When not this */
/*  register has no effect. This register allows controlling the value of bits connected */
/*  the E-Fuse macro. The field names are self explanotary.                              */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_ADDR_R1_RESERVED_VALUE                                       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_ADDR_R1_RESERVED_VALUE_RESET_VALUE                           ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_ADDR_OTP_ENG_BBANG_ADDR_OTP_ENG_BBANG_ADDR_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_ADDR_OTP_ENG_BBANG_ADDR_OTP_ENG_BBANG_ADDR_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_ADDR_OFFSET ( 0x0000003C )

#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_ADDR_ADDRESS   	( CE_MIPS_BLOCKS_VPB_OTP_ADDRESS + CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_ADDR_OFFSET )
#define BL_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_ADDR_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_ADDR_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_ADDR_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_ADDR_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1                	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_ENG_BBANG_ADDR */
	stt_uint32 otp_eng_bbang_addr	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_OTP_ENG_BBANG_ADDR_DTE ;


/*****************************************************************************************/
/* OTP_ENG_BBANG_DATA                                                                    */
/* This RO register is active only in case FUSE_FAIL_n signal is asserted, when not this */
/*  register has no effect. This register reflects the value of bits driven by the E-Fus */
/* e macro. The field names are self explanotary.                                        */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_DATA_R1_RESERVED_VALUE                                       ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_DATA_R1_RESERVED_VALUE_RESET_VALUE                           ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_DATA_OTP_ENG_BBANG_DATA_OTP_ENG_BBANG_DATA_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_DATA_OTP_ENG_BBANG_DATA_OTP_ENG_BBANG_DATA_VALUE_RESET_VALUE ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_DATA_OFFSET ( 0x00000040 )

#define CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_DATA_ADDRESS   	( CE_MIPS_BLOCKS_VPB_OTP_ADDRESS + CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_DATA_OFFSET )
#define BL_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_DATA_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_DATA_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_DATA_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_OTP_ENG_BBANG_DATA_ADDRESS ), (v) )

typedef struct
{
	/* RESERVED */
	stt_uint32 r1                	: 24 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_ENG_BBANG_DATA */
	stt_uint32 otp_eng_bbang_data	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_OTP_ENG_BBANG_DATA_DTE ;


/*****************************************************************************************/
/* OTP_DBG_MUX                                                                           */
/* debug mux select between 4 options                                                    */
/*****************************************************************************************/

#define CE_MIPS_BLOCKS_VPB_OTP_DBG_MUX_RESERVED_RESERVED_VALUE             ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_DBG_MUX_RESERVED_RESERVED_VALUE_RESET_VALUE ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_DBG_MUX_DBG_MUX_DBG_VALUE                   ( 0x0 )
#define CE_MIPS_BLOCKS_VPB_OTP_DBG_MUX_DBG_MUX_DBG_VALUE_RESET_VALUE       ( 0x0 )


#define CE_MIPS_BLOCKS_VPB_OTP_DBG_MUX_OFFSET ( 0x00000044 )

#define CE_MIPS_BLOCKS_VPB_OTP_DBG_MUX_ADDRESS   	( CE_MIPS_BLOCKS_VPB_OTP_ADDRESS + CE_MIPS_BLOCKS_VPB_OTP_DBG_MUX_OFFSET )
#define BL_MIPS_BLOCKS_VPB_OTP_DBG_MUX_READ( r ) 	BL_READ_32( ( CE_MIPS_BLOCKS_VPB_OTP_DBG_MUX_ADDRESS ), (r) )
#define BL_MIPS_BLOCKS_VPB_OTP_DBG_MUX_WRITE( v )	BL_WRITE_32( ( CE_MIPS_BLOCKS_VPB_OTP_DBG_MUX_ADDRESS ), (v) )

typedef struct
{
	/* RESEVERED */
	stt_uint32 reserved	: 30 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* DBG_MUX */
	stt_uint32 dbg_mux 	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_OTP_DBG_MUX_DTE ;


#endif /* __MIPS */

typedef struct
{
	/* VPB_internal_peripherals_base */
	MIPS_BLOCKS_OBIU_CFG_VPB_BASE_DTE vpb_base __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* DDR_base */
	MIPS_BLOCKS_OBIU_CFG_DDR_BASE_DTE ddr_base __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* DDR_REG_Base */
	MIPS_BLOCKS_OBIU_CFG_DDR_REG_BASE_DTE ddr_reg_base __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SRAM_BASE */
	MIPS_BLOCKS_OBIU_CFG_SRAM_BASE_DTE sram_base __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SRAM_REG_BASE */
	MIPS_BLOCKS_OBIU_CFG_SRAM_REG_BASE_DTE sram_reg_base __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MIPS_CFG_BASE */
	MIPS_BLOCKS_OBIU_CFG_MIPS_CFG_BASE_DTE mips_cfg_base __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* AHB_A_BASE */
	MIPS_BLOCKS_OBIU_CFG_AHB_A_BASE_DTE ahb_a_base __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* AHB_B_BASE */
	MIPS_BLOCKS_OBIU_CFG_AHB_B_BASE_DTE ahb_b_base __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* AHB_B_REG_BASE */
	MIPS_BLOCKS_OBIU_CFG_AHB_B_REG_BASE_DTE ahb_b_reg_base __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* IR_BASE */
	MIPS_BLOCKS_OBIU_CFG_IR_BASE_DTE ir_base __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OBIU_CFG */
	MIPS_BLOCKS_OBIU_CFG_OBIU_CFG_DTE obiu_cfg __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TIMEOUT_VAL */
	MIPS_BLOCKS_OBIU_CFG_TOUT_VAL_DTE tout_val __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* WR_ERR_INFO */
	MIPS_BLOCKS_OBIU_CFG_WR_ERR_INFO_DTE wr_err_info __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* WR_ERR_ADDR */
	MIPS_BLOCKS_OBIU_CFG_WR_ERR_ADDR_DTE wr_err_addr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* WR_ERR_CLR */
	MIPS_BLOCKS_OBIU_CFG_WR_ERR_CLR_DTE wr_err_clr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* DDR2_base */
	MIPS_BLOCKS_OBIU_CFG_DDR2_BASE_DTE ddr2_base __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SYNC_ADDR */
	MIPS_BLOCKS_OBIU_CFG_SYNC_ADDR_DTE sync_addr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PCI_0_MEM_BASE */
	MIPS_BLOCKS_OBIU_CFG_PCI_0_MEM_BASE_DTE pci_0_mem_base __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PCI_1_MEM_BASE */
	MIPS_BLOCKS_OBIU_CFG_PCI_1_MEM_BASE_DTE pci_1_mem_base __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PCI_0_MASK */
	MIPS_BLOCKS_OBIU_CFG_PCI_0_MASK_BASE_DTE pci_0_mask_base __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PCI_1_MASK */
	MIPS_BLOCKS_OBIU_CFG_PCI_1_MASK_BASE_DTE pci_1_mask_base __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_CFG_DTE ;

#ifdef __MIPS_D  /* only MIPS_D */

typedef struct
{
	/* Bbtx_Spram_start_address */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_START_ADDRESS_DTE bbtx_spram_start_address __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Bbtx_Spram_config */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_CONFIG_DTE bbtx_spram_config __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Bbtx_Spram_task_register */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_TASK_REGISTER_DTE bbtx_spram_task_register __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Bbtx_sparm_fifo_occupancy */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPARM_FIFO_OCCUPANCY_DTE bbtx_sparm_fifo_occupancy __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Bbtx_message_data_low_word */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_DATA_LOW_WORD_DTE bbtx_message_data_low_word __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Bbtx_message_data_high_word */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_DATA_HIGH_WORD_DTE bbtx_message_data_high_word __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Bbtx_message_address */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MESSAGE_ADDRESS_DTE bbtx_message_address __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bbtx_spram_req_comp_cnt */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_SPRAM_REQ_COMP_CNT_DTE bbtx_spram_req_comp_cnt __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bbtx_msg_trig */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_MSG_TRIG_DTE bbtx_msg_trig __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved1 [ 28 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* dma_spram_start_address */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDRESS_DTE dma_spram_start_address __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* dma_spram_start_addr_ddr_PSRAM */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_START_ADDR_DDR_PSRAM_DTE dma_spram_start_addr_ddr_psram __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* dma_spram_task_number */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_TASK_NUMBER_DTE dma_spram_task_number __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* dma_spram_byte_length_rd_wr */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_BYTE_LENGTH_RD_WR_DTE dma_spram_byte_length_rd_wr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* dma_spram_req_comp_cnt */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPRAM_REQ_COMP_CNT_DTE dma_spram_req_comp_cnt __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved2 [ 8 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* dma_nr_req_in_progress */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_NR_REQ_IN_PROGRESS_DTE dma_nr_req_in_progress __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved3 [ 32 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spram_wakeup_mask */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_MASK_DTE spram_wakeup_mask __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spram_wakeup_wr_clr_cb */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_WR_CLR_CB_DTE spram_wakeup_wr_clr_cb __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spram_wakeup_from_machine */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_FROM_MACHINE_DTE spram_wakeup_from_machine __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Spram_wakeup_cb */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_WAKEUP_CB_DTE spram_wakeup_cb __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spram_highest_priority_task */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPRAM_HIGHEST_PRIORITY_TASK_DTE spram_highest_priority_task __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bbrx_async_fifo_pop_almost_empty */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_FIFO_POP_ALMOST_EMPTY_DTE bbrx_async_fifo_pop_almost_empty __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bbrx_async_regf_fifo_pop_empty */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_REGF_FIFO_POP_EMPTY_DTE bbrx_async_regf_fifo_pop_empty __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* prb_bb_rx_1 */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_RX_1_DTE prb_bb_rx_1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* prb_bb_rx_2 */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_RX_2_DTE prb_bb_rx_2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BBRX_ASYNC_SW_POP_RST */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_POP_RST_DTE bbrx_async_sw_pop_rst __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BBRX_ASYNC_SW_PUSH_RST */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBRX_ASYNC_SW_PUSH_RST_DTE bbrx_async_sw_push_rst __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved4 [ 20 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bbtx_async_eob_fifo_push_almost_full */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_ALMOST_FULL_DTE bbtx_async_eob_fifo_push_almost_full __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bbtx_async_fifo_push_almost_full */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_ALMOST_FULL_DTE bbtx_async_fifo_push_almost_full __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* prb_bb_tx_1 */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_TX_1_DTE prb_bb_tx_1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* prb_bb_tx_2 */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_BB_TX_2_DTE prb_bb_tx_2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bb_buf_fifo_empty */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_EMPTY_DTE bb_buf_fifo_empty __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bb_buf_fifo_full */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BB_BUF_FIFO_FULL_DTE bb_buf_fifo_full __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BBTX_ASYNC_SW_POP_RST */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_POP_RST_DTE bbtx_async_sw_pop_rst __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BBTX_ASYNC_SW_PUSH_RST */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_SW_PUSH_RST_DTE bbtx_async_sw_push_rst __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BBTX_ASYNC_EOB_SW_POP_RST */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_POP_RST_DTE bbtx_async_eob_sw_pop_rst __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BBTX_ASYNC_EOB_SW_PUSH_RST */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_SW_PUSH_RST_DTE bbtx_async_eob_sw_push_rst __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bbtx_async_fifo_push_full */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_FIFO_PUSH_FULL_DTE bbtx_async_fifo_push_full __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bbtx_async_eob_fifo_push_full */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_BBTX_ASYNC_EOB_FIFO_PUSH_FULL_DTE bbtx_async_eob_fifo_push_full __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved5 [ 80 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* prb_dma_regf_fifo */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_FIFO_DTE prb_dma_regf_fifo __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* prb_dma_regf_st1 */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST1_DTE prb_dma_regf_st1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* prb_dma_regf_st2 */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST2_DTE prb_dma_regf_st2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* prb_dma_regf_st3 */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_PRB_DMA_REGF_ST3_DTE prb_dma_regf_st3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* dma_split_cmd_fifo_full */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_DMA_SPLIT_CMD_FIFO_FULL_DTE dma_split_cmd_fifo_full __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Spctrl_arb_priority */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARB_PRIORITY_DTE spctrl_arb_priority __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Spctrl_arbiter_status */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_SPCTRL_ARBITER_STATUS_DTE spctrl_arbiter_status __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_REGS_DTE ;

#endif  /* __MIPS */

/*****************************************************************************************/
/* Interrupt controller controls interrupts to MIPS                                      */
/*****************************************************************************************/

/*****************************************************************************************/
/* Registers array numbers                                                               */
/*****************************************************************************************/
#define CE_MIPS_BLOCKS_MIPSD_IH_INTCNTL_NUMBER ( 32 )
#ifdef __MIPS_D  /* only MIPS_D */

typedef struct
{
	/* Highest_Priority_Active_Interrupt_Register */
	MIPS_BLOCKS_MIPSD_IH_REGS_INTHPAI_DTE inthpai __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Interrupt_Level_Register */
	MIPS_BLOCKS_MIPSD_IH_REGS_INTLEVEL_DTE intlevel __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* End_Of_Interrupt_Register */
	MIPS_BLOCKS_MIPSD_IH_REGS_INTEOI_DTE inteoi __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Ghost_Register */
	MIPS_BLOCKS_MIPSD_IH_REGS_INTGHOST_DTE intghost __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Mask_Register */
	MIPS_BLOCKS_MIPSD_IH_REGS_INTMASK_DTE intmask __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Status_/_Interrupt_Acknowledge_Register */
	MIPS_BLOCKS_MIPSD_IH_REGS_INTSTAT_INTACK_DTE intstat_intack __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Global_Control_Register */
	MIPS_BLOCKS_MIPSD_IH_REGS_INTGCNTL_DTE intgcntl __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Interrupt_in_Service */
	MIPS_BLOCKS_MIPSD_IH_REGS_INTIS_DTE intis __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved1 [ 96 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Interrupt_control_registers_array */
	MIPS_BLOCKS_MIPSD_IH_REGS_INTCNTL_DTE intcntl [ CE_MIPS_BLOCKS_MIPSD_IH_INTCNTL_NUMBER ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_IH_REGS_DTE ;

#endif  /* __MIPS */

/*****************************************************************************************/
/* Interrupt controller controls interrupts to MIPS                                      */
/*****************************************************************************************/

/*****************************************************************************************/
/* Registers array numbers                                                               */
/*****************************************************************************************/
#define CE_MIPS_BLOCKS_VPB_INTCNTL_NUMBER ( 32 )
typedef struct
{
	/* Highest_Priority_Active_Interrupt_Register */
	MIPS_BLOCKS_VPB_IC_INTHPAI_DTE inthpai __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Interrupt_Level_Register */
	MIPS_BLOCKS_VPB_IC_INTLEVEL_DTE intlevel __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* End_Of_Interrupt_Register */
	MIPS_BLOCKS_VPB_IC_INTEOI_DTE inteoi __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Ghost_Register */
	MIPS_BLOCKS_VPB_IC_INTGHOST_DTE intghost __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Mask_Register */
	MIPS_BLOCKS_VPB_IC_INTMASK_DTE intmask __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Status_/_Interrupt_Acknowledge_Register */
	MIPS_BLOCKS_VPB_IC_INTSTAT_INTACK_DTE intstat_intack __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Global_Control_Register */
	MIPS_BLOCKS_VPB_IC_INTGCNTL_DTE intgcntl __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Interrupt_in_Service */
	MIPS_BLOCKS_VPB_IC_INTIS_DTE intis __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved1 [ 96 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Interrupt_control_registers_array */
	MIPS_BLOCKS_VPB_IC_INTCNTL_DTE intcntl [ CE_MIPS_BLOCKS_VPB_INTCNTL_NUMBER ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_IC_DTE ;

typedef struct
{
	/* Interrupt_Register */
	MIPS_BLOCKS_VPB_TIMER_0_IR0_DTE ir0 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Timer_Control_Register */
	MIPS_BLOCKS_VPB_TIMER_0_TCR0_DTE tcr0 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Timer_Counter */
	MIPS_BLOCKS_VPB_TIMER_0_TC0_DTE tc0 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Prescale_Register */
	MIPS_BLOCKS_VPB_TIMER_0_PR0_DTE pr0 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Prescale_Counter */
	MIPS_BLOCKS_VPB_TIMER_0_PC0_DTE pc0 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Match_Control_Register */
	MIPS_BLOCKS_VPB_TIMER_0_MCR0_DTE mcr0 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Match_Register_0 */
	MIPS_BLOCKS_VPB_TIMER_0_MR0_0_DTE mr0_0 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_0_DTE ;

typedef struct
{
	/* Interrupt_Register */
	MIPS_BLOCKS_VPB_TIMER_1_IR1_DTE ir1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Timer_Control_Register */
	MIPS_BLOCKS_VPB_TIMER_1_TCR1_DTE tcr1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Timer_Counter */
	MIPS_BLOCKS_VPB_TIMER_1_TC1_DTE tc1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Prescale_Register */
	MIPS_BLOCKS_VPB_TIMER_1_PR1_DTE pr1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Prescale_Counter */
	MIPS_BLOCKS_VPB_TIMER_1_PC1_DTE pc1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Match_Control_Register */
	MIPS_BLOCKS_VPB_TIMER_1_MCR1_DTE mcr1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Match_Register_0 */
	MIPS_BLOCKS_VPB_TIMER_1_MR0_1_DTE mr0_1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_1_DTE ;

typedef struct
{
	/* Interrupt_Register */
	MIPS_BLOCKS_VPB_TIMER_2_IR2_DTE ir2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Timer_Control_Register */
	MIPS_BLOCKS_VPB_TIMER_2_TCR2_DTE tcr2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Timer_Counter */
	MIPS_BLOCKS_VPB_TIMER_2_TC2_DTE tc2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Prescale_Register */
	MIPS_BLOCKS_VPB_TIMER_2_PR2_DTE pr2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Prescale_Counter */
	MIPS_BLOCKS_VPB_TIMER_2_PC2_DTE pc2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Match_Control_Register */
	MIPS_BLOCKS_VPB_TIMER_2_MCR2_DTE mcr2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Match_Register_0 */
	MIPS_BLOCKS_VPB_TIMER_2_MR0_2_DTE mr0_2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_2_DTE ;

typedef struct
{
	/* Interrupt_Register */
	MIPS_BLOCKS_VPB_TIMER_3_IR3_DTE ir3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Timer_Control_Register */
	MIPS_BLOCKS_VPB_TIMER_3_TCR3_DTE tcr3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Timer_Counter */
	MIPS_BLOCKS_VPB_TIMER_3_TC3_DTE tc3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Prescale_Register */
	MIPS_BLOCKS_VPB_TIMER_3_PR3_DTE pr3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Prescale_Counter */
	MIPS_BLOCKS_VPB_TIMER_3_PC3_DTE pc3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Match_Control_Register */
	MIPS_BLOCKS_VPB_TIMER_3_MCR3_DTE mcr3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Match_Register_0 */
	MIPS_BLOCKS_VPB_TIMER_3_MR0_3_DTE mr0_3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_TIMER_3_DTE ;

#ifdef __MIPS_C  /* only MIPS_C */

typedef struct
{
	/* I2C_Data_FIFO */
	MIPS_BLOCKS_VPB_I2C_FIFODATA_DTE fifodata __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Status_register */
	MIPS_BLOCKS_VPB_I2C_STS_DTE sts __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Control_Register */
	MIPS_BLOCKS_VPB_I2C_CTL_DTE ctl __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Clock_Divisor_High */
	MIPS_BLOCKS_VPB_I2C_CLKHI_DTE clkhi __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Clock_Divisor_Low */
	MIPS_BLOCKS_VPB_I2C_CLKLO_DTE clklo __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved1 [ 4 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RX_FIFO_Level */
	MIPS_BLOCKS_VPB_I2C_RXLEVEL_DTE rxlevel __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TX_FIFO_level */
	MIPS_BLOCKS_VPB_I2C_TXLEVEL_DTE txlevel __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_I2C_DTE ;

#endif  /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

typedef struct
{
	/* Control_Register */
	MIPS_BLOCKS_VPB_SPI_SPCR_DTE spcr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Status_Register */
	MIPS_BLOCKS_VPB_SPI_SPSR_DTE spsr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Data_Register */
	MIPS_BLOCKS_VPB_SPI_SPDR_DTE spdr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Clock_Counter */
	MIPS_BLOCKS_VPB_SPI_SPCCR_DTE spccr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Test_Control_Register */
	MIPS_BLOCKS_VPB_SPI_SPTCR_DTE sptcr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Test_Status_Register */
	MIPS_BLOCKS_VPB_SPI_SPTSR_DTE sptsr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Test_Observe_Register */
	MIPS_BLOCKS_VPB_SPI_SPTOR_DTE sptor __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_SPI_DTE ;

#endif  /* __MIPS */

typedef struct
{
	/* RX_buffer/TX_buffer/Divisor_Latch */
	MIPS_BLOCKS_VPB_UART_RBR_THR_DLL_DTE rbr_thr_dll __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Interrupt_Enable_Register/Divisor_Latch_MSB */
	MIPS_BLOCKS_VPB_UART_IER_DLM_DTE ier_dlm __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Interrupt_ID_Register/FIFO_Control_Register */
	MIPS_BLOCKS_VPB_UART_IIR_FCR_DTE iir_fcr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Line_Control_Register */
	MIPS_BLOCKS_VPB_UART_LCR_DTE lcr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved1 [ 4 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Line_Status_Register */
	MIPS_BLOCKS_VPB_UART_LSR_DTE lsr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved2 [ 4 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Scratchpad_Register */
	MIPS_BLOCKS_VPB_UART_SCR_DTE scr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_UART_DTE ;

typedef struct
{
	/* GPIO_Pin_Values */
	MIPS_BLOCKS_VPB_GPIO_A_PINS_A_DTE pins_a __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* GPIO_Output_Register */
	MIPS_BLOCKS_VPB_GPIO_A_OR_REG_A_DTE or_reg_a __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* GPIO_Direction_Register */
	MIPS_BLOCKS_VPB_GPIO_A_DR_A_DTE dr_a __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_GPIO_A_DTE ;

typedef struct
{
	/* GPIO_Pin_Values */
	MIPS_BLOCKS_VPB_GPIO_B_PINS_B_DTE pins_b __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* GPIO_Output_Register */
	MIPS_BLOCKS_VPB_GPIO_B_OR_REG_B_DTE or_reg_b __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* GPIO_Direction_Register */
	MIPS_BLOCKS_VPB_GPIO_B_DR_B_DTE dr_b __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_GPIO_B_DTE ;

#ifdef __MIPS_C  /* only MIPS_C */

typedef struct
{
	/* Command */
	MIPS_BLOCKS_VPB_NAND_FLASH_CMD_DTE cmd __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Column */
	MIPS_BLOCKS_VPB_NAND_FLASH_COL_ADDR_DTE col_addr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Row */
	MIPS_BLOCKS_VPB_NAND_FLASH_ROW_ADDR_DTE row_addr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Data */
	MIPS_BLOCKS_VPB_NAND_FLASH_DATA_REG_DTE data_reg __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Timing0 */
	MIPS_BLOCKS_VPB_NAND_FLASH_TIMING0_DTE timing0 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Timing1 */
	MIPS_BLOCKS_VPB_NAND_FLASH_TIMING1_DTE timing1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Timing2 */
	MIPS_BLOCKS_VPB_NAND_FLASH_TIMING2_DTE timing2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Control */
	MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_DTE ctrl __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Control_Assert */
	MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_ASSERT_DTE ctrl_assert __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Control_Deassert */
	MIPS_BLOCKS_VPB_NAND_FLASH_CTRL_DEASSERT_DTE ctrl_deassert __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Status */
	MIPS_BLOCKS_VPB_NAND_FLASH_STATUS_DTE status __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ECC_Status1 */
	MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS1_DTE ecc_status1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ECC_Status2 */
	MIPS_BLOCKS_VPB_NAND_FLASH_ECC_STATUS2_DTE ecc_status2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ECC_Error_Address */
	MIPS_BLOCKS_VPB_NAND_FLASH_ECC_ERR_ADDR_DTE ecc_err_addr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Access_Control */
	MIPS_BLOCKS_VPB_NAND_FLASH_ACCESS_CONTROL_DTE access_control __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BBM_Status */
	MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS_DTE bbm_status __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* BBM_Status2 */
	MIPS_BLOCKS_VPB_NAND_FLASH_BBM_STATUS2_DTE bbm_status2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_NAND_FLASH_DTE ;

#endif  /* __MIPS */

#ifdef __MIPS_C  /* only MIPS_C */

typedef struct
{
	/* Control_Register */
	MIPS_BLOCKS_VPB_SPI_FLASH_SPCR_DTE spcr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Status_Register */
	MIPS_BLOCKS_VPB_SPI_FLASH_SPSR_DTE spsr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Data_Register */
	MIPS_BLOCKS_VPB_SPI_FLASH_SPDR_DTE spdr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Clock_Counter */
	MIPS_BLOCKS_VPB_SPI_FLASH_SPCCR_DTE spccr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Test_Control_Register */
	MIPS_BLOCKS_VPB_SPI_FLASH_SPTCR_DTE sptcr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Test_Status_Register */
	MIPS_BLOCKS_VPB_SPI_FLASH_SPTSR_DTE sptsr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Test_Observe_Register */
	MIPS_BLOCKS_VPB_SPI_FLASH_SPTOR_DTE sptor __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved1 [ 36 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPIFC_ACCES_CONTROL */
	MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_ACCESS_CONTROL_DTE spifc_access_control __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPIFC_CONTROL */
	MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_CONTROL_DTE spifc_control __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPIFC_XIP_CONTROL */
	MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_XIP_CONTROL_DTE spifc_xip_control __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPIFC_STATUS */
	MIPS_BLOCKS_VPB_SPI_FLASH_SPIFC_STATUS_DTE spifc_status __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_SPI_FLASH_DTE ;

#endif  /* __MIPS */

/*****************************************************************************************/
/* The VPB bridge contains general configuration registers.                              */
/*****************************************************************************************/

/*****************************************************************************************/
/* Registers array numbers                                                               */
/*****************************************************************************************/
#define CE_MIPS_BLOCKS_VPB_PIN_MUX_IO_CFG_NUMBER ( 50 )
#define CE_MIPS_BLOCKS_VPB_PIN_MUX_RGMII_CFG_NUMBER ( 6 )
typedef struct
{
	/* Mode_select */
	MIPS_BLOCKS_VPB_BRIDGE_MODESEL_DTE modesel __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Chip_version */
	MIPS_BLOCKS_VPB_BRIDGE_VERSION_DTE version __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Spare_Out */
	MIPS_BLOCKS_VPB_BRIDGE_SPAREOUT_DTE spareout __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Spare_In */
	MIPS_BLOCKS_VPB_BRIDGE_SPAREIN_DTE sparein __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPI_EN */
	MIPS_BLOCKS_VPB_BRIDGE_SPI_EN_DTE spi_en __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved1 [ 52 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* INT_STATUS_0 */
	MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_0_DTE int_status_0 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* INT_STATUS_1 */
	MIPS_BLOCKS_VPB_BRIDGE_INT_STATUS_1_DTE int_status_1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* NFMC_SPI_CONFIG */
	MIPS_BLOCKS_VPB_BRIDGE_NFMC_SPIFC_CONFIG_DTE nfmc_spifc_config __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* ETH_PARAMS */
	MIPS_BLOCKS_VPB_BRIDGE_ETH_PARAMS_DTE eth_params __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved2 [ 4 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* DC_LS_DIS */
	MIPS_BLOCKS_VPB_BRIDGE_DC_LS_DIS_DTE dc_ls_dis __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* IC_LS_DIS */
	MIPS_BLOCKS_VPB_BRIDGE_IC_LS_DIS_DTE ic_ls_dis __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SP_LS_DIS */
	MIPS_BLOCKS_VPB_BRIDGE_SP_LS_DIS_DTE sp_ls_dis __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* USB_SEL_OBIUC_OBIUD */
	MIPS_BLOCKS_VPB_BRIDGE_USB_SEL_OBIUC_OBIUD_DTE usb_sel_obiuc_obiud __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PCIE0_SEL_OBIUC_OBIUD */
	MIPS_BLOCKS_VPB_BRIDGE_PCIE0_SEL_OBIUC_OBIUD_DTE pcie0_sel_obiuc_obiud __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PCIE1_SEL_OBIUC_OBIUD */
	MIPS_BLOCKS_VPB_BRIDGE_PCIE1_SEL_OBIUC_OBIUD_DTE pcie1_sel_obiuc_obiud __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved3 [ 8 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PIN_MUX_IO_CONFIG */
	MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_IO_CFG_DTE pin_mux_io_cfg [ CE_MIPS_BLOCKS_VPB_PIN_MUX_IO_CFG_NUMBER ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved4 [ 4 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PIN_MUX_RGMII_CONFIG */
	MIPS_BLOCKS_VPB_BRIDGE_PIN_MUX_RGMII_CFG_DTE pin_mux_rgmii_cfg [ CE_MIPS_BLOCKS_VPB_PIN_MUX_RGMII_CFG_NUMBER ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TDM_rx_clk_loop_en */
	MIPS_BLOCKS_VPB_BRIDGE_TDM_RXCLK_LOOP_DTE tdm_rxclk_loop __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TDM_tx_clk_loop_en */
	MIPS_BLOCKS_VPB_BRIDGE_TDM_TXCLK_LOOP_DTE tdm_txclk_loop __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved5 [ 4 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TDM_rx_fsp_loop_en */
	MIPS_BLOCKS_VPB_BRIDGE_TDM_RXFSP_LOOP_DTE tdm_rxfsp_loop __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* TDM_tx_fsp_loop_en */
	MIPS_BLOCKS_VPB_BRIDGE_TDM_TXFSP_LOOP_DTE tdm_txfsp_loop __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* USB_OVRCUR0_in_sel */
	MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_SEL_DTE usb_ovrcur0_sel __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* USB_OVRCUR1_in_sel */
	MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_SEL_DTE usb_ovrcur1_sel __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MIPSD_UART_RXD_in_sel */
	MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_SEL_DTE mipsd_uart_rxd_sel __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MS1588_EXT_CAPTURE_in_sel */
	MIPS_BLOCKS_VPB_BRIDGE_MS1588_CAPTURE_SEL_DTE ms1588_capture_sel __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* GPON_TXEN_LOOP_in_sel */
	MIPS_BLOCKS_VPB_BRIDGE_GPN_TXEN_LP_SEL_DTE gpn_txen_lp_sel __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SEC_I2C_SCL_in_sel */
	MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_SEL_DTE sec_i2c_scl_sel __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SEC_I2C_SDA_in_sel */
	MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_SEL_DTE sec_i2c_sda_sel __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* USB_OVRCUR0_data */
	MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR0_D_DTE usb_ovrcur0_d __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* USB_OVRCUR1_data */
	MIPS_BLOCKS_VPB_BRIDGE_USB_OVRCUR1_D_DTE usb_ovrcur1_d __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MIPSD_UART_RXD_data */
	MIPS_BLOCKS_VPB_BRIDGE_MIPSD_UART_RXD_D_DTE mipsd_uart_rxd_d __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MS1588_EXT_CAPTURE_data */
	MIPS_BLOCKS_VPB_BRIDGE_MS1588_EXT_CAPTURE_D_DTE ms1588_ext_capture_d __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* GPON_TXEN_LOOP_data */
	MIPS_BLOCKS_VPB_BRIDGE_GPON_TXEN_LOOP_D_DTE gpon_txen_loop_d __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SEC_I2C_SCL_data */
	MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SCL_D_DTE sec_i2c_scl_d __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SEC_I2C_SDA_data */
	MIPS_BLOCKS_VPB_BRIDGE_SEC_I2C_SDA_D_DTE sec_i2c_sda_d __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* I2C_PRI_SEC_sel */
	MIPS_BLOCKS_VPB_BRIDGE_I2C_SEL_DTE i2c_sel __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* VOIP_EJTAG_disable */
	MIPS_BLOCKS_VPB_BRIDGE_VOIP_EJTAG_DIS_DTE voip_ejtag_dis __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* GPON_TDM_disable */
	MIPS_BLOCKS_VPB_BRIDGE_GPON_TDM_DIS_DTE gpon_tdm_dis __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* FSPI_strap_override_en */
	MIPS_BLOCKS_VPB_BRIDGE_FSPI_STRAP_OVRD_DTE fspi_strap_ovrd __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* FMI_strap_override_en */
	MIPS_BLOCKS_VPB_BRIDGE_FMI_STRAP_OVRD_DTE fmi_strap_ovrd __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved6 [ 20 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* AMD2SEL */
	MIPS_BLOCKS_VPB_BRIDGE_AMD2SEL_DTE amd2sel __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SERDES_configurations */
	MIPS_BLOCKS_VPB_BRIDGE_CDR_CONFIG_DTE cdr_config __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SERDES_jtag_outputs */
	MIPS_BLOCKS_VPB_BRIDGE_CDR_JTAG_O_DTE cdr_jtag_o __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved7 [ 4 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPI_FLASH_TIMING_DELAY */
	MIPS_BLOCKS_VPB_BRIDGE_SPI_FLASH_TIMING_DELAY_DTE spi_flash_timing_delay __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RUNNER_GPIO_0_OEN */
	MIPS_BLOCKS_VPB_BRIDGE_RUNNER_GPIO_0_OEN_DTE runner_gpio_0_oen __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* RUNNER_GPIO_1_OEN */
	MIPS_BLOCKS_VPB_BRIDGE_RUNNER_GPIO_1_OEN_DTE runner_gpio_1_oen __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved8 [ 4 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* SPI_TIMING_DELAY */
	MIPS_BLOCKS_VPB_BRIDGE_SPI_TIMING_DELAY_DTE spi_timing_delay __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* CDR_FIFO_status */
	MIPS_BLOCKS_VPB_BRIDGE_CDR_FIFO_STATE_DTE cdr_fifo_state __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PCIE_SERDES_FIFO_RST_N */
	MIPS_BLOCKS_VPB_BRIDGE_PCIE_FIFO_RST_N_DTE pcie_fifo_rst_n __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved9 [ 64 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Debug_mode */
	MIPS_BLOCKS_VPB_BRIDGE_DBGMODE_DTE dbgmode __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Debug_Mux_Select */
	MIPS_BLOCKS_VPB_BRIDGE_DBGMUXSEL_DTE dbgmuxsel __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BRIDGE_DTE ;

typedef struct
{
	/* Bootb_bb_source */
	MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_BB_SOURCE_DTE bootb_bb_source __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved1 [ 4 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Bootb_SI_ExceptionBase */
	MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_EXCEPTIONBASE_DTE bootb_si_exceptionbase __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Bootb_SI_USEExceptionBase */
	MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SI_USEEXCEPTIONBASE_DTE bootb_si_useexceptionbase __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Bootb_SPRAM_Base_Addr */
	MIPS_BLOCKS_VPB_MIPSD_CONFIG_BOOTB_SPRAM_BASE_ADDR_DTE bootb_spram_base_addr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_MIPSD_CONFIG_DTE ;

/*****************************************************************************************/
/* MIPS C and D bat config                                                               */
/*****************************************************************************************/

/*****************************************************************************************/
/* Registers array numbers                                                               */
/*****************************************************************************************/
#define CE_MIPS_BLOCKS_VPB_SRC_ADDR_NUMBER ( 12 )
#define CE_MIPS_BLOCKS_VPB_TRG_ADDR_NUMBER ( 12 )
#define CE_MIPS_BLOCKS_VPB_SIZE_MSK_NUMBER ( 12 )
#define CE_MIPS_BLOCKS_VPB_RW_NUMBER ( 12 )
#ifdef __MIPS_C  /* only MIPS_C */

typedef struct
{
	/* src_addr */
	MIPS_BLOCKS_VPB_BAT_SRC_ADDR_DTE src_addr [ CE_MIPS_BLOCKS_VPB_SRC_ADDR_NUMBER ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* trg_addr */
	MIPS_BLOCKS_VPB_BAT_TRG_ADDR_DTE trg_addr [ CE_MIPS_BLOCKS_VPB_TRG_ADDR_NUMBER ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* size_msk */
	MIPS_BLOCKS_VPB_BAT_SIZE_MSK_DTE size_msk [ CE_MIPS_BLOCKS_VPB_SIZE_MSK_NUMBER ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rw */
	MIPS_BLOCKS_VPB_BAT_RW_DTE rw [ CE_MIPS_BLOCKS_VPB_RW_NUMBER ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rw_default */
	MIPS_BLOCKS_VPB_BAT_RW_DEFAULT_DTE rw_default __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_BAT_DTE ;

#endif  /* __MIPS */

typedef struct
{
	/* MIPSC_to_MIPSD_intr */
	MIPS_BLOCKS_VPB_DOORBELL_C_TO_D_INTR_DTE c_to_d_intr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MIPSD_to_MIPSC_intr */
	MIPS_BLOCKS_VPB_DOORBELL_D_TO_C_INTR_DTE d_to_c_intr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_DOORBELL_DTE ;

#ifdef __MIPS_C  /* only MIPS_C */

typedef struct
{
	/* OTP_ADDR */
	MIPS_BLOCKS_VPB_OTP_ADDR_DTE addr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_DATA */
	MIPS_BLOCKS_VPB_OTP_DATA_DTE data __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_CNTRL */
	MIPS_BLOCKS_VPB_OTP_CNTRL_DTE cntrl __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_STATUS */
	MIPS_BLOCKS_VPB_OTP_STATUS_DTE status __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_LOCK */
	MIPS_BLOCKS_VPB_OTP_LOCK_DTE lock __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_TIMER_TPGM */
	MIPS_BLOCKS_VPB_OTP_TIMER_TPGM_DTE timer_tpgm __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_TIMER_THL_STROBE_CS */
	MIPS_BLOCKS_VPB_OTP_TIMER_THL_STROBE_CS_DTE timer_thl_strobe_cs __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_TIMER_TSU_CS_STROBE */
	MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_STROBE_DTE timer_tsu_cs_strobe __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_TIMER_TRD */
	MIPS_BLOCKS_VPB_OTP_TIMER_TRD_DTE timer_trd __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_TIMER_TSU_CS_PS */
	MIPS_BLOCKS_VPB_OTP_TIMER_TSU_CS_PS_DTE timer_tsu_cs_ps __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_TIMER_TSU_PD_PS */
	MIPS_BLOCKS_VPB_OTP_TIMER_TSU_PD_PS_DTE timer_tsu_pd_ps __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_TIMER_THL_CS_PS */
	MIPS_BLOCKS_VPB_OTP_TIMER_THL_CS_PS_DTE timer_thl_cs_ps __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_TIMER_THL_PS_PD */
	MIPS_BLOCKS_VPB_OTP_TIMER_THL_PS_PD_DTE timer_thl_ps_pd __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_HW */
	MIPS_BLOCKS_VPB_OTP_HW_DTE hw __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_ENG_BBANG_CNTRL */
	MIPS_BLOCKS_VPB_OTP_ENG_BBANG_CNTRL_DTE eng_bbang_cntrl __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_ENG_BBANG_ADDR */
	MIPS_BLOCKS_VPB_OTP_ENG_BBANG_ADDR_DTE eng_bbang_addr __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_ENG_BBANG_DATA */
	MIPS_BLOCKS_VPB_OTP_ENG_BBANG_DATA_DTE eng_bbang_data __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* OTP_DBG_MUX */
	MIPS_BLOCKS_VPB_OTP_DBG_MUX_DTE dbg_mux __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_OTP_DTE ;

#endif  /* __MIPS */

#define CE_MIPS_BLOCKS_VPB_IC_NUMBER ( 2 )
#define CE_MIPS_BLOCKS_VPB_BAT_NUMBER ( 2 )
typedef struct
{
	/* cfg function */
	MIPS_BLOCKS_OBIU_CFG_DTE cfg __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_OBIU_DTE ;

typedef struct
{
#ifdef __MIPS_D  /* only MIPS_D */

	/* regs function */
	MIPS_BLOCKS_MIPSD_CONFIG_REGS_DTE regs __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

#endif  /* __MIPS */
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_CONFIG_DTE ;

typedef struct
{
#ifdef __MIPS_D  /* only MIPS_D */

	/* regs function */
	MIPS_BLOCKS_MIPSD_IH_REGS_DTE regs __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

#endif  /* __MIPS */
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_MIPSD_IH_DTE ;

typedef struct
{
	/* ic function */
	MIPS_BLOCKS_VPB_IC_DTE ic [ CE_MIPS_BLOCKS_VPB_IC_NUMBER ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved0 [ 1888 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* timer_0 function */
	MIPS_BLOCKS_VPB_TIMER_0_DTE timer_0 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved1 [ 36 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* timer_1 function */
	MIPS_BLOCKS_VPB_TIMER_1_DTE timer_1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved2 [ 36 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* timer_2 function */
	MIPS_BLOCKS_VPB_TIMER_2_DTE timer_2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved3 [ 36 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* timer_3 function */
	MIPS_BLOCKS_VPB_TIMER_3_DTE timer_3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved4 [ 804 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

#ifdef __MIPS_C  /* only MIPS_C */

	/* i2c function */
	MIPS_BLOCKS_VPB_I2C_DTE i2c __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

#endif  /* __MIPS */

	/* Reserved */
	stt_uint8 reserved5 [ 996 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

#ifdef __MIPS_C  /* only MIPS_C */

	/* spi function */
	MIPS_BLOCKS_VPB_SPI_DTE spi __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

#endif  /* __MIPS */

	/* Reserved */
	stt_uint8 reserved6 [ 996 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* uart function */
	MIPS_BLOCKS_VPB_UART_DTE uart __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved7 [ 1000 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* gpio_a function */
	MIPS_BLOCKS_VPB_GPIO_A_DTE gpio_a __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved8 [ 1012 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* gpio_b function */
	MIPS_BLOCKS_VPB_GPIO_B_DTE gpio_b __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved9 [ 17396 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

#ifdef __MIPS_C  /* only MIPS_C */

	/* nand_flash function */
	MIPS_BLOCKS_VPB_NAND_FLASH_DTE nand_flash __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

#endif  /* __MIPS */

	/* Reserved */
	stt_uint8 reserved10 [ 956 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

#ifdef __MIPS_C  /* only MIPS_C */

	/* spi_flash function */
	MIPS_BLOCKS_VPB_SPI_FLASH_DTE spi_flash __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

#endif  /* __MIPS */

	/* Reserved */
	stt_uint8 reserved11 [ 3028 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bridge function */
	MIPS_BLOCKS_VPB_BRIDGE_DTE bridge __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved12 [ 1628 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* mipsd_config function */
	MIPS_BLOCKS_VPB_MIPSD_CONFIG_DTE mipsd_config __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved13 [ 5104 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

#ifdef __MIPS_C  /* only MIPS_C */

	/* bat function */
	MIPS_BLOCKS_VPB_BAT_DTE bat [ CE_MIPS_BLOCKS_VPB_BAT_NUMBER ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

#endif  /* __MIPS */

	/* Reserved */
	stt_uint8 reserved14 [ 1852 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* doorbell function */
	MIPS_BLOCKS_VPB_DOORBELL_DTE doorbell __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved15 [ 3064 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

#ifdef __MIPS_C  /* only MIPS_C */

	/* otp function */
	MIPS_BLOCKS_VPB_OTP_DTE otp __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

#endif  /* __MIPS */
}
 __PACKING_ATTRIBUTE_STRUCT_END__
MIPS_BLOCKS_VPB_DTE ;

typedef struct
{
	/* OBIU */
	MIPS_BLOCKS_OBIU_DTE obiu __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved1 [ 9132 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MIPSD_CONFIG */
	MIPS_BLOCKS_MIPSD_CONFIG_DTE mipsd_config __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved2 [ 844 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* MIPSD_IH */
	MIPS_BLOCKS_MIPSD_IH_DTE mipsd_ih __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved3 [ 16766816 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* VPB */
	MIPS_BLOCKS_VPB_DTE vpb __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__ 
MIPS_BLOCKS_DTE ;
#endif /* MIPS_BLOCKS_H_INCLUDED */

