# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../UART_receiver.srcs/sources_1/new/UART_receiver.vhd" \
"../../../../UART_receiver.srcs/sources_1/new/delay_line.vhd" \
"../../../../UART_receiver.srcs/sources_1/new/pulse_gen.vhd" \
"../../../../UART_receiver.srcs/sources_1/new/sampler_gen.vhd" \
"../../../../UART_receiver.srcs/sim_1/new/tb_UART_receiver.vhd" \

# Do not sort compile order
nosort
