circuit CoreSoc :
  module CSR :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip stall : UInt<1>, flip cmd : UInt<3>, flip in : UInt<32>, out : UInt<32>, flip pc : UInt<32>, flip addr : UInt<32>, flip inst_wky : UInt<32>, flip illegal : UInt<1>, flip st_type : UInt<2>, flip ld_type : UInt<3>, flip pc_check : UInt<1>, expt : UInt<1>, evec : UInt<32>, epc : UInt<32>, host : { flip fromhost : { valid : UInt<1>, bits_wky : UInt<32>}, tohost : UInt<32>}}

    node csr_addr = bits(io.inst_wky, 31, 20) @[CSR.scala 126:25]
    node rs1_addr = bits(io.inst_wky, 19, 15) @[CSR.scala 127:25]
    reg time : UInt<32>, clock with :
      reset => (reset_wky, UInt<32>("h0")) @[CSR.scala 130:21]
    reg timeh : UInt<32>, clock with :
      reset => (reset_wky, UInt<32>("h0")) @[CSR.scala 131:22]
    reg cycle : UInt<32>, clock with :
      reset => (reset_wky, UInt<32>("h0")) @[CSR.scala 132:22]
    reg cycleh : UInt<32>, clock with :
      reset => (reset_wky, UInt<32>("h0")) @[CSR.scala 133:23]
    reg instret : UInt<32>, clock with :
      reset => (reset_wky, UInt<32>("h0")) @[CSR.scala 134:24]
    reg instreth : UInt<32>, clock with :
      reset => (reset_wky, UInt<32>("h0")) @[CSR.scala 135:25]
    node mcpuid_hi = cat(UInt<2>("h0"), UInt<4>("h0")) @[Cat.scala 33:92]
    node mcpuid = cat(mcpuid_hi, UInt<26>("h100100")) @[Cat.scala 33:92]
    reg PRV : UInt<2>, clock with :
      reset => (reset_wky, UInt<2>("h3")) @[CSR.scala 147:20]
    reg PRV1 : UInt<2>, clock with :
      reset => (reset_wky, UInt<2>("h3")) @[CSR.scala 148:21]
    reg IE : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 151:19]
    reg IE1 : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 152:20]
    node mstatus_lo_lo_hi = cat(IE1, PRV) @[Cat.scala 33:92]
    node mstatus_lo_lo = cat(mstatus_lo_lo_hi, IE) @[Cat.scala 33:92]
    node mstatus_lo_hi_lo = cat(UInt<1>("h0"), PRV1) @[Cat.scala 33:92]
    node mstatus_lo_hi_hi = cat(UInt<1>("h0"), UInt<2>("h0")) @[Cat.scala 33:92]
    node mstatus_lo_hi = cat(mstatus_lo_hi_hi, mstatus_lo_hi_lo) @[Cat.scala 33:92]
    node mstatus_lo = cat(mstatus_lo_hi, mstatus_lo_lo) @[Cat.scala 33:92]
    node mstatus_hi_lo_hi = cat(UInt<2>("h0"), UInt<2>("h0")) @[Cat.scala 33:92]
    node mstatus_hi_lo = cat(mstatus_hi_lo_hi, UInt<2>("h0")) @[Cat.scala 33:92]
    node mstatus_hi_hi_lo = cat(UInt<5>("h0"), UInt<1>("h0")) @[Cat.scala 33:92]
    node mstatus_hi_hi_hi = cat(UInt<1>("h0"), UInt<9>("h0")) @[Cat.scala 33:92]
    node mstatus_hi_hi = cat(mstatus_hi_hi_hi, mstatus_hi_hi_lo) @[Cat.scala 33:92]
    node mstatus_hi = cat(mstatus_hi_hi, mstatus_hi_lo) @[Cat.scala 33:92]
    node mstatus = cat(mstatus_hi, mstatus_lo) @[Cat.scala 33:92]
    reg MTIP : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 168:21]
    reg MTIE : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 171:21]
    reg MSIP : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 174:21]
    reg MSIE : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 177:21]
    node mip_lo_lo = cat(UInt<1>("h0"), UInt<1>("h0")) @[Cat.scala 33:92]
    node mip_lo_hi = cat(MSIP, UInt<1>("h0")) @[Cat.scala 33:92]
    node mip_lo = cat(mip_lo_hi, mip_lo_lo) @[Cat.scala 33:92]
    node mip_hi_lo = cat(UInt<1>("h0"), UInt<1>("h0")) @[Cat.scala 33:92]
    node mip_hi_hi_hi = cat(UInt<24>("h0"), MTIP) @[Cat.scala 33:92]
    node mip_hi_hi = cat(mip_hi_hi_hi, UInt<1>("h0")) @[Cat.scala 33:92]
    node mip_hi = cat(mip_hi_hi, mip_hi_lo) @[Cat.scala 33:92]
    node mip = cat(mip_hi, mip_lo) @[Cat.scala 33:92]
    node mie_lo_lo = cat(UInt<1>("h0"), UInt<1>("h0")) @[Cat.scala 33:92]
    node mie_lo_hi = cat(MSIE, UInt<1>("h0")) @[Cat.scala 33:92]
    node mie_lo = cat(mie_lo_hi, mie_lo_lo) @[Cat.scala 33:92]
    node mie_hi_lo = cat(UInt<1>("h0"), UInt<1>("h0")) @[Cat.scala 33:92]
    node mie_hi_hi_hi = cat(UInt<24>("h0"), MTIE) @[Cat.scala 33:92]
    node mie_hi_hi = cat(mie_hi_hi_hi, UInt<1>("h0")) @[Cat.scala 33:92]
    node mie_hi = cat(mie_hi_hi, mie_hi_lo) @[Cat.scala 33:92]
    node mie = cat(mie_hi, mie_lo) @[Cat.scala 33:92]
    reg mtimecmp : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mtimecmp) @[CSR.scala 183:21]
    reg mscratch : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mscratch) @[CSR.scala 185:21]
    reg mepc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mepc) @[CSR.scala 187:17]
    reg mcause : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mcause) @[CSR.scala 188:19]
    reg mbadaddr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mbadaddr) @[CSR.scala 189:21]
    reg mtohost : UInt<32>, clock with :
      reset => (reset_wky, UInt<32>("h0")) @[CSR.scala 191:24]
    reg mfromhost : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mfromhost) @[CSR.scala 192:22]
    io.host.tohost <= mtohost @[CSR.scala 193:18]
    when io.host.fromhost.valid : @[CSR.scala 194:32]
    {
      mfromhost <= io.host.fromhost.bits_wky @[CSR.scala 195:15]
    }
    node _io_out_T = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_1 = eq(UInt<12>("hc00"), _io_out_T) @[Lookup.scala 31:38]
    node _io_out_T_2 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_3 = eq(UInt<12>("hc01"), _io_out_T_2) @[Lookup.scala 31:38]
    node _io_out_T_4 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_5 = eq(UInt<12>("hc02"), _io_out_T_4) @[Lookup.scala 31:38]
    node _io_out_T_6 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_7 = eq(UInt<12>("hc80"), _io_out_T_6) @[Lookup.scala 31:38]
    node _io_out_T_8 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_9 = eq(UInt<12>("hc81"), _io_out_T_8) @[Lookup.scala 31:38]
    node _io_out_T_10 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_11 = eq(UInt<12>("hc82"), _io_out_T_10) @[Lookup.scala 31:38]
    node _io_out_T_12 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_13 = eq(UInt<12>("h900"), _io_out_T_12) @[Lookup.scala 31:38]
    node _io_out_T_14 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_15 = eq(UInt<12>("h901"), _io_out_T_14) @[Lookup.scala 31:38]
    node _io_out_T_16 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_17 = eq(UInt<12>("h902"), _io_out_T_16) @[Lookup.scala 31:38]
    node _io_out_T_18 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_19 = eq(UInt<12>("h980"), _io_out_T_18) @[Lookup.scala 31:38]
    node _io_out_T_20 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_21 = eq(UInt<12>("h981"), _io_out_T_20) @[Lookup.scala 31:38]
    node _io_out_T_22 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_23 = eq(UInt<12>("h982"), _io_out_T_22) @[Lookup.scala 31:38]
    node _io_out_T_24 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_25 = eq(UInt<12>("hf00"), _io_out_T_24) @[Lookup.scala 31:38]
    node _io_out_T_26 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_27 = eq(UInt<12>("hf01"), _io_out_T_26) @[Lookup.scala 31:38]
    node _io_out_T_28 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_29 = eq(UInt<12>("hf10"), _io_out_T_28) @[Lookup.scala 31:38]
    node _io_out_T_30 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_31 = eq(UInt<10>("h301"), _io_out_T_30) @[Lookup.scala 31:38]
    node _io_out_T_32 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_33 = eq(UInt<10>("h302"), _io_out_T_32) @[Lookup.scala 31:38]
    node _io_out_T_34 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_35 = eq(UInt<10>("h304"), _io_out_T_34) @[Lookup.scala 31:38]
    node _io_out_T_36 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_37 = eq(UInt<10>("h321"), _io_out_T_36) @[Lookup.scala 31:38]
    node _io_out_T_38 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_39 = eq(UInt<11>("h701"), _io_out_T_38) @[Lookup.scala 31:38]
    node _io_out_T_40 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_41 = eq(UInt<11>("h741"), _io_out_T_40) @[Lookup.scala 31:38]
    node _io_out_T_42 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_43 = eq(UInt<10>("h340"), _io_out_T_42) @[Lookup.scala 31:38]
    node _io_out_T_44 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_45 = eq(UInt<10>("h341"), _io_out_T_44) @[Lookup.scala 31:38]
    node _io_out_T_46 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_47 = eq(UInt<10>("h342"), _io_out_T_46) @[Lookup.scala 31:38]
    node _io_out_T_48 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_49 = eq(UInt<10>("h343"), _io_out_T_48) @[Lookup.scala 31:38]
    node _io_out_T_50 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_51 = eq(UInt<10>("h344"), _io_out_T_50) @[Lookup.scala 31:38]
    node _io_out_T_52 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_53 = eq(UInt<11>("h780"), _io_out_T_52) @[Lookup.scala 31:38]
    node _io_out_T_54 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_55 = eq(UInt<11>("h781"), _io_out_T_54) @[Lookup.scala 31:38]
    node _io_out_T_56 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _io_out_T_57 = eq(UInt<10>("h300"), _io_out_T_56) @[Lookup.scala 31:38]
    node _io_out_T_58 = mux(_io_out_T_57, mstatus, UInt<1>("h0")) @[Lookup.scala 34:39]
    node _io_out_T_59 = mux(_io_out_T_55, mfromhost, _io_out_T_58) @[Lookup.scala 34:39]
    node _io_out_T_60 = mux(_io_out_T_53, mtohost, _io_out_T_59) @[Lookup.scala 34:39]
    node _io_out_T_61 = mux(_io_out_T_51, mip, _io_out_T_60) @[Lookup.scala 34:39]
    node _io_out_T_62 = mux(_io_out_T_49, mbadaddr, _io_out_T_61) @[Lookup.scala 34:39]
    node _io_out_T_63 = mux(_io_out_T_47, mcause, _io_out_T_62) @[Lookup.scala 34:39]
    node _io_out_T_64 = mux(_io_out_T_45, mepc, _io_out_T_63) @[Lookup.scala 34:39]
    node _io_out_T_65 = mux(_io_out_T_43, mscratch, _io_out_T_64) @[Lookup.scala 34:39]
    node _io_out_T_66 = mux(_io_out_T_41, timeh, _io_out_T_65) @[Lookup.scala 34:39]
    node _io_out_T_67 = mux(_io_out_T_39, time, _io_out_T_66) @[Lookup.scala 34:39]
    node _io_out_T_68 = mux(_io_out_T_37, mtimecmp, _io_out_T_67) @[Lookup.scala 34:39]
    node _io_out_T_69 = mux(_io_out_T_35, mie, _io_out_T_68) @[Lookup.scala 34:39]
    node _io_out_T_70 = mux(_io_out_T_33, UInt<32>("h0"), _io_out_T_69) @[Lookup.scala 34:39]
    node _io_out_T_71 = mux(_io_out_T_31, UInt<32>("h100"), _io_out_T_70) @[Lookup.scala 34:39]
    node _io_out_T_72 = mux(_io_out_T_29, UInt<32>("h0"), _io_out_T_71) @[Lookup.scala 34:39]
    node _io_out_T_73 = mux(_io_out_T_27, UInt<32>("h0"), _io_out_T_72) @[Lookup.scala 34:39]
    node _io_out_T_74 = mux(_io_out_T_25, mcpuid, _io_out_T_73) @[Lookup.scala 34:39]
    node _io_out_T_75 = mux(_io_out_T_23, instreth, _io_out_T_74) @[Lookup.scala 34:39]
    node _io_out_T_76 = mux(_io_out_T_21, timeh, _io_out_T_75) @[Lookup.scala 34:39]
    node _io_out_T_77 = mux(_io_out_T_19, cycleh, _io_out_T_76) @[Lookup.scala 34:39]
    node _io_out_T_78 = mux(_io_out_T_17, instret, _io_out_T_77) @[Lookup.scala 34:39]
    node _io_out_T_79 = mux(_io_out_T_15, time, _io_out_T_78) @[Lookup.scala 34:39]
    node _io_out_T_80 = mux(_io_out_T_13, cycle, _io_out_T_79) @[Lookup.scala 34:39]
    node _io_out_T_81 = mux(_io_out_T_11, instreth, _io_out_T_80) @[Lookup.scala 34:39]
    node _io_out_T_82 = mux(_io_out_T_9, timeh, _io_out_T_81) @[Lookup.scala 34:39]
    node _io_out_T_83 = mux(_io_out_T_7, cycleh, _io_out_T_82) @[Lookup.scala 34:39]
    node _io_out_T_84 = mux(_io_out_T_5, instret, _io_out_T_83) @[Lookup.scala 34:39]
    node _io_out_T_85 = mux(_io_out_T_3, time, _io_out_T_84) @[Lookup.scala 34:39]
    node _io_out_T_86 = mux(_io_out_T_1, cycle, _io_out_T_85) @[Lookup.scala 34:39]
    io.out <= _io_out_T_86 @[CSR.scala 230:10]
    node _privValid_T = bits(csr_addr, 9, 8) @[CSR.scala 232:27]
    node privValid = leq(_privValid_T, PRV) @[CSR.scala 232:34]
    node privInst = eq(io.cmd, UInt<3>("h4")) @[CSR.scala 233:25]
    node _isEcall_T = bits(csr_addr, 0, 0) @[CSR.scala 234:38]
    node _isEcall_T_1 = eq(_isEcall_T, UInt<1>("h0")) @[CSR.scala 234:29]
    node _isEcall_T_2 = and(privInst, _isEcall_T_1) @[CSR.scala 234:26]
    node _isEcall_T_3 = bits(csr_addr, 8, 8) @[CSR.scala 234:54]
    node _isEcall_T_4 = eq(_isEcall_T_3, UInt<1>("h0")) @[CSR.scala 234:45]
    node isEcall = and(_isEcall_T_2, _isEcall_T_4) @[CSR.scala 234:42]
    node _isEbreak_T = bits(csr_addr, 0, 0) @[CSR.scala 235:38]
    node _isEbreak_T_1 = and(privInst, _isEbreak_T) @[CSR.scala 235:27]
    node _isEbreak_T_2 = bits(csr_addr, 8, 8) @[CSR.scala 235:54]
    node _isEbreak_T_3 = eq(_isEbreak_T_2, UInt<1>("h0")) @[CSR.scala 235:45]
    node isEbreak = and(_isEbreak_T_1, _isEbreak_T_3) @[CSR.scala 235:42]
    node _isEret_T = bits(csr_addr, 0, 0) @[CSR.scala 236:37]
    node _isEret_T_1 = eq(_isEret_T, UInt<1>("h0")) @[CSR.scala 236:28]
    node _isEret_T_2 = and(privInst, _isEret_T_1) @[CSR.scala 236:25]
    node _isEret_T_3 = bits(csr_addr, 8, 8) @[CSR.scala 236:52]
    node isEret = and(_isEret_T_2, _isEret_T_3) @[CSR.scala 236:41]
    node _csrValid_T = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_1 = eq(UInt<12>("hc00"), _csrValid_T) @[CSR.scala 237:35]
    node _csrValid_T_2 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_3 = eq(UInt<12>("hc01"), _csrValid_T_2) @[CSR.scala 237:35]
    node _csrValid_T_4 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_5 = eq(UInt<12>("hc02"), _csrValid_T_4) @[CSR.scala 237:35]
    node _csrValid_T_6 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_7 = eq(UInt<12>("hc80"), _csrValid_T_6) @[CSR.scala 237:35]
    node _csrValid_T_8 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_9 = eq(UInt<12>("hc81"), _csrValid_T_8) @[CSR.scala 237:35]
    node _csrValid_T_10 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_11 = eq(UInt<12>("hc82"), _csrValid_T_10) @[CSR.scala 237:35]
    node _csrValid_T_12 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_13 = eq(UInt<12>("h900"), _csrValid_T_12) @[CSR.scala 237:35]
    node _csrValid_T_14 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_15 = eq(UInt<12>("h901"), _csrValid_T_14) @[CSR.scala 237:35]
    node _csrValid_T_16 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_17 = eq(UInt<12>("h902"), _csrValid_T_16) @[CSR.scala 237:35]
    node _csrValid_T_18 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_19 = eq(UInt<12>("h980"), _csrValid_T_18) @[CSR.scala 237:35]
    node _csrValid_T_20 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_21 = eq(UInt<12>("h981"), _csrValid_T_20) @[CSR.scala 237:35]
    node _csrValid_T_22 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_23 = eq(UInt<12>("h982"), _csrValid_T_22) @[CSR.scala 237:35]
    node _csrValid_T_24 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_25 = eq(UInt<12>("hf00"), _csrValid_T_24) @[CSR.scala 237:35]
    node _csrValid_T_26 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_27 = eq(UInt<12>("hf01"), _csrValid_T_26) @[CSR.scala 237:35]
    node _csrValid_T_28 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_29 = eq(UInt<12>("hf10"), _csrValid_T_28) @[CSR.scala 237:35]
    node _csrValid_T_30 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_31 = eq(UInt<10>("h301"), _csrValid_T_30) @[CSR.scala 237:35]
    node _csrValid_T_32 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_33 = eq(UInt<10>("h302"), _csrValid_T_32) @[CSR.scala 237:35]
    node _csrValid_T_34 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_35 = eq(UInt<10>("h304"), _csrValid_T_34) @[CSR.scala 237:35]
    node _csrValid_T_36 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_37 = eq(UInt<10>("h321"), _csrValid_T_36) @[CSR.scala 237:35]
    node _csrValid_T_38 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_39 = eq(UInt<11>("h701"), _csrValid_T_38) @[CSR.scala 237:35]
    node _csrValid_T_40 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_41 = eq(UInt<11>("h741"), _csrValid_T_40) @[CSR.scala 237:35]
    node _csrValid_T_42 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_43 = eq(UInt<10>("h340"), _csrValid_T_42) @[CSR.scala 237:35]
    node _csrValid_T_44 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_45 = eq(UInt<10>("h341"), _csrValid_T_44) @[CSR.scala 237:35]
    node _csrValid_T_46 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_47 = eq(UInt<10>("h342"), _csrValid_T_46) @[CSR.scala 237:35]
    node _csrValid_T_48 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_49 = eq(UInt<10>("h343"), _csrValid_T_48) @[CSR.scala 237:35]
    node _csrValid_T_50 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_51 = eq(UInt<10>("h344"), _csrValid_T_50) @[CSR.scala 237:35]
    node _csrValid_T_52 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_53 = eq(UInt<11>("h780"), _csrValid_T_52) @[CSR.scala 237:35]
    node _csrValid_T_54 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_55 = eq(UInt<11>("h781"), _csrValid_T_54) @[CSR.scala 237:35]
    node _csrValid_T_56 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 237:35]
    node _csrValid_T_57 = eq(UInt<10>("h300"), _csrValid_T_56) @[CSR.scala 237:35]
    node _csrValid_T_58 = or(_csrValid_T_1, _csrValid_T_3) @[CSR.scala 237:58]
    node _csrValid_T_59 = or(_csrValid_T_58, _csrValid_T_5) @[CSR.scala 237:58]
    node _csrValid_T_60 = or(_csrValid_T_59, _csrValid_T_7) @[CSR.scala 237:58]
    node _csrValid_T_61 = or(_csrValid_T_60, _csrValid_T_9) @[CSR.scala 237:58]
    node _csrValid_T_62 = or(_csrValid_T_61, _csrValid_T_11) @[CSR.scala 237:58]
    node _csrValid_T_63 = or(_csrValid_T_62, _csrValid_T_13) @[CSR.scala 237:58]
    node _csrValid_T_64 = or(_csrValid_T_63, _csrValid_T_15) @[CSR.scala 237:58]
    node _csrValid_T_65 = or(_csrValid_T_64, _csrValid_T_17) @[CSR.scala 237:58]
    node _csrValid_T_66 = or(_csrValid_T_65, _csrValid_T_19) @[CSR.scala 237:58]
    node _csrValid_T_67 = or(_csrValid_T_66, _csrValid_T_21) @[CSR.scala 237:58]
    node _csrValid_T_68 = or(_csrValid_T_67, _csrValid_T_23) @[CSR.scala 237:58]
    node _csrValid_T_69 = or(_csrValid_T_68, _csrValid_T_25) @[CSR.scala 237:58]
    node _csrValid_T_70 = or(_csrValid_T_69, _csrValid_T_27) @[CSR.scala 237:58]
    node _csrValid_T_71 = or(_csrValid_T_70, _csrValid_T_29) @[CSR.scala 237:58]
    node _csrValid_T_72 = or(_csrValid_T_71, _csrValid_T_31) @[CSR.scala 237:58]
    node _csrValid_T_73 = or(_csrValid_T_72, _csrValid_T_33) @[CSR.scala 237:58]
    node _csrValid_T_74 = or(_csrValid_T_73, _csrValid_T_35) @[CSR.scala 237:58]
    node _csrValid_T_75 = or(_csrValid_T_74, _csrValid_T_37) @[CSR.scala 237:58]
    node _csrValid_T_76 = or(_csrValid_T_75, _csrValid_T_39) @[CSR.scala 237:58]
    node _csrValid_T_77 = or(_csrValid_T_76, _csrValid_T_41) @[CSR.scala 237:58]
    node _csrValid_T_78 = or(_csrValid_T_77, _csrValid_T_43) @[CSR.scala 237:58]
    node _csrValid_T_79 = or(_csrValid_T_78, _csrValid_T_45) @[CSR.scala 237:58]
    node _csrValid_T_80 = or(_csrValid_T_79, _csrValid_T_47) @[CSR.scala 237:58]
    node _csrValid_T_81 = or(_csrValid_T_80, _csrValid_T_49) @[CSR.scala 237:58]
    node _csrValid_T_82 = or(_csrValid_T_81, _csrValid_T_51) @[CSR.scala 237:58]
    node _csrValid_T_83 = or(_csrValid_T_82, _csrValid_T_53) @[CSR.scala 237:58]
    node _csrValid_T_84 = or(_csrValid_T_83, _csrValid_T_55) @[CSR.scala 237:58]
    node csrValid = or(_csrValid_T_84, _csrValid_T_57) @[CSR.scala 237:58]
    node _csrRO_T = bits(csr_addr, 11, 10) @[CSR.scala 238:23]
    node _csrRO_T_1 = andr(_csrRO_T) @[CSR.scala 238:32]
    node _csrRO_T_2 = eq(csr_addr, UInt<12>("h301")) @[CSR.scala 238:49]
    node _csrRO_T_3 = or(_csrRO_T_1, _csrRO_T_2) @[CSR.scala 238:37]
    node _csrRO_T_4 = eq(csr_addr, UInt<12>("h302")) @[CSR.scala 238:75]
    node csrRO = or(_csrRO_T_3, _csrRO_T_4) @[CSR.scala 238:63]
    node _wen_T = eq(io.cmd, UInt<3>("h1")) @[CSR.scala 239:20]
    node _wen_T_1 = bits(io.cmd, 1, 1) @[CSR.scala 239:39]
    node _wen_T_2 = orr(rs1_addr) @[CSR.scala 239:55]
    node _wen_T_3 = and(_wen_T_1, _wen_T_2) @[CSR.scala 239:43]
    node wen = or(_wen_T, _wen_T_3) @[CSR.scala 239:30]
    node _wdata_T = or(io.out, io.in) @[CSR.scala 243:24]
    node _wdata_T_1 = not(io.in) @[CSR.scala 244:26]
    node _wdata_T_2 = and(io.out, _wdata_T_1) @[CSR.scala 244:24]
    node _wdata_T_3 = eq(UInt<3>("h1"), io.cmd) @[Mux.scala 81:61]
    node _wdata_T_4 = mux(_wdata_T_3, io.in, UInt<1>("h0")) @[Mux.scala 81:58]
    node _wdata_T_5 = eq(UInt<3>("h2"), io.cmd) @[Mux.scala 81:61]
    node _wdata_T_6 = mux(_wdata_T_5, _wdata_T, _wdata_T_4) @[Mux.scala 81:58]
    node _wdata_T_7 = eq(UInt<3>("h3"), io.cmd) @[Mux.scala 81:61]
    node wdata = mux(_wdata_T_7, _wdata_T_2, _wdata_T_6) @[Mux.scala 81:58]
    node _iaddrInvalid_T = bits(io.addr, 1, 1) @[CSR.scala 247:44]
    node iaddrInvalid = and(io.pc_check, _iaddrInvalid_T) @[CSR.scala 247:34]
    node _laddrInvalid_T = bits(io.addr, 1, 0) @[CSR.scala 249:33]
    node _laddrInvalid_T_1 = orr(_laddrInvalid_T) @[CSR.scala 249:40]
    node _laddrInvalid_T_2 = bits(io.addr, 0, 0) @[CSR.scala 249:69]
    node _laddrInvalid_T_3 = bits(io.addr, 0, 0) @[CSR.scala 249:99]
    node _laddrInvalid_T_4 = eq(UInt<3>("h1"), io.ld_type) @[Mux.scala 81:61]
    node _laddrInvalid_T_5 = mux(_laddrInvalid_T_4, _laddrInvalid_T_1, UInt<1>("h0")) @[Mux.scala 81:58]
    node _laddrInvalid_T_6 = eq(UInt<3>("h2"), io.ld_type) @[Mux.scala 81:61]
    node _laddrInvalid_T_7 = mux(_laddrInvalid_T_6, _laddrInvalid_T_2, _laddrInvalid_T_5) @[Mux.scala 81:58]
    node _laddrInvalid_T_8 = eq(UInt<3>("h4"), io.ld_type) @[Mux.scala 81:61]
    node laddrInvalid = mux(_laddrInvalid_T_8, _laddrInvalid_T_3, _laddrInvalid_T_7) @[Mux.scala 81:58]
    node _saddrInvalid_T = bits(io.addr, 1, 0) @[CSR.scala 252:64]
    node _saddrInvalid_T_1 = orr(_saddrInvalid_T) @[CSR.scala 252:71]
    node _saddrInvalid_T_2 = bits(io.addr, 0, 0) @[CSR.scala 252:100]
    node _saddrInvalid_T_3 = eq(UInt<2>("h1"), io.st_type) @[Mux.scala 81:61]
    node _saddrInvalid_T_4 = mux(_saddrInvalid_T_3, _saddrInvalid_T_1, UInt<1>("h0")) @[Mux.scala 81:58]
    node _saddrInvalid_T_5 = eq(UInt<2>("h2"), io.st_type) @[Mux.scala 81:61]
    node saddrInvalid = mux(_saddrInvalid_T_5, _saddrInvalid_T_2, _saddrInvalid_T_4) @[Mux.scala 81:58]
    node _io_expt_T = or(io.illegal, iaddrInvalid) @[CSR.scala 253:25]
    node _io_expt_T_1 = or(_io_expt_T, laddrInvalid) @[CSR.scala 253:41]
    node _io_expt_T_2 = or(_io_expt_T_1, saddrInvalid) @[CSR.scala 253:57]
    node _io_expt_T_3 = bits(io.cmd, 1, 0) @[CSR.scala 254:11]
    node _io_expt_T_4 = orr(_io_expt_T_3) @[CSR.scala 254:18]
    node _io_expt_T_5 = eq(csrValid, UInt<1>("h0")) @[CSR.scala 254:26]
    node _io_expt_T_6 = eq(privValid, UInt<1>("h0")) @[CSR.scala 254:39]
    node _io_expt_T_7 = or(_io_expt_T_5, _io_expt_T_6) @[CSR.scala 254:36]
    node _io_expt_T_8 = and(_io_expt_T_4, _io_expt_T_7) @[CSR.scala 254:22]
    node _io_expt_T_9 = or(_io_expt_T_2, _io_expt_T_8) @[CSR.scala 253:73]
    node _io_expt_T_10 = and(wen, csrRO) @[CSR.scala 254:58]
    node _io_expt_T_11 = or(_io_expt_T_9, _io_expt_T_10) @[CSR.scala 254:51]
    node _io_expt_T_12 = eq(privValid, UInt<1>("h0")) @[CSR.scala 255:18]
    node _io_expt_T_13 = and(privInst, _io_expt_T_12) @[CSR.scala 255:15]
    node _io_expt_T_14 = or(_io_expt_T_11, _io_expt_T_13) @[CSR.scala 254:67]
    node _io_expt_T_15 = or(_io_expt_T_14, isEcall) @[CSR.scala 255:30]
    node _io_expt_T_16 = or(_io_expt_T_15, isEbreak) @[CSR.scala 255:41]
    io.expt <= _io_expt_T_16 @[CSR.scala 253:11]
    node _io_evec_T = shl(PRV, 6) @[CSR.scala 256:27]
    node _io_evec_T_1 = add(UInt<32>("h100"), _io_evec_T) @[CSR.scala 256:20]
    node _io_evec_T_2 = tail(_io_evec_T_1, 1) @[CSR.scala 256:20]
    io.evec <= _io_evec_T_2 @[CSR.scala 256:11]
    io.epc <= mepc @[CSR.scala 257:10]
    node _time_T = add(time, UInt<1>("h1")) @[CSR.scala 260:16]
    node _time_T_1 = tail(_time_T, 1) @[CSR.scala 260:16]
    time <= _time_T_1 @[CSR.scala 260:8]
    node _T = andr(time) @[CSR.scala 261:13]
    when _T : @[CSR.scala 261:19]
    {
      node _timeh_T = add(timeh, UInt<1>("h1")) @[CSR.scala 261:36]
      node _timeh_T_1 = tail(_timeh_T, 1) @[CSR.scala 261:36]
      timeh <= _timeh_T_1 @[CSR.scala 261:27]
    }
    node _cycle_T = add(cycle, UInt<1>("h1")) @[CSR.scala 262:18]
    node _cycle_T_1 = tail(_cycle_T, 1) @[CSR.scala 262:18]
    cycle <= _cycle_T_1 @[CSR.scala 262:9]
    node _T_1 = andr(cycle) @[CSR.scala 263:14]
    when _T_1 : @[CSR.scala 263:20]
    {
      node _cycleh_T = add(cycleh, UInt<1>("h1")) @[CSR.scala 263:39]
      node _cycleh_T_1 = tail(_cycleh_T, 1) @[CSR.scala 263:39]
      cycleh <= _cycleh_T_1 @[CSR.scala 263:29]
    }
    node _isInstRet_T = neq(io.inst_wky, UInt<32>("h13")) @[CSR.scala 264:27]
    node _isInstRet_T_1 = eq(io.expt, UInt<1>("h0")) @[CSR.scala 264:52]
    node _isInstRet_T_2 = or(_isInstRet_T_1, isEcall) @[CSR.scala 264:61]
    node _isInstRet_T_3 = or(_isInstRet_T_2, isEbreak) @[CSR.scala 264:72]
    node _isInstRet_T_4 = and(_isInstRet_T, _isInstRet_T_3) @[CSR.scala 264:48]
    node _isInstRet_T_5 = eq(io.stall, UInt<1>("h0")) @[CSR.scala 264:88]
    node isInstRet = and(_isInstRet_T_4, _isInstRet_T_5) @[CSR.scala 264:85]
    when isInstRet : @[CSR.scala 265:19]
    {
      node _instret_T = add(instret, UInt<1>("h1")) @[CSR.scala 265:40]
      node _instret_T_1 = tail(_instret_T, 1) @[CSR.scala 265:40]
      instret <= _instret_T_1 @[CSR.scala 265:29]
    }
    node _T_2 = andr(instret) @[CSR.scala 266:29]
    node _T_3 = and(isInstRet, _T_2) @[CSR.scala 266:18]
    when _T_3 : @[CSR.scala 266:35]
    {
      node _instreth_T = add(instreth, UInt<1>("h1")) @[CSR.scala 266:58]
      node _instreth_T_1 = tail(_instreth_T, 1) @[CSR.scala 266:58]
      instreth <= _instreth_T_1 @[CSR.scala 266:46]
    }
    node _exception_case_T = add(UInt<4>("h8"), PRV) @[CSR.scala 276:34]
    node _exception_case_T_1 = tail(_exception_case_T, 1) @[CSR.scala 276:34]
    node _exception_case_T_2 = mux(isEbreak, UInt<2>("h3"), UInt<2>("h2")) @[CSR.scala 276:44]
    node _exception_case_T_3 = mux(isEcall, _exception_case_T_1, _exception_case_T_2) @[CSR.scala 276:12]
    node _exception_case_T_4 = mux(saddrInvalid, UInt<3>("h6"), _exception_case_T_3) @[CSR.scala 273:10]
    node _exception_case_T_5 = mux(laddrInvalid, UInt<3>("h4"), _exception_case_T_4) @[CSR.scala 270:8]
    node exception_case = mux(iaddrInvalid, UInt<1>("h0"), _exception_case_T_5) @[CSR.scala 267:27]
    node _T_4 = eq(io.stall, UInt<1>("h0")) @[CSR.scala 280:8]
    when _T_4 : @[CSR.scala 280:19]
    {
      node _T_5 = asUInt(reset_wky) @[CSR.scala 281:11]
      node _T_6 = eq(_T_5, UInt<1>("h0")) @[CSR.scala 281:11]
      when _T_6 : @[CSR.scala 281:11]
      {
      }
      when io.expt : @[CSR.scala 283:19]
      {
        node _mepc_T = shr(io.pc, 2) @[CSR.scala 284:21]
        node _mepc_T_1 = shl(_mepc_T, 2) @[CSR.scala 284:26]
        mepc <= _mepc_T_1 @[CSR.scala 284:12]
        mcause <= exception_case @[CSR.scala 285:14]
        PRV <= UInt<2>("h3") @[CSR.scala 286:11]
        IE <= UInt<1>("h0") @[CSR.scala 287:10]
        PRV1 <= PRV @[CSR.scala 288:12]
        IE1 <= IE @[CSR.scala 289:11]
        node _T_7 = or(iaddrInvalid, laddrInvalid) @[CSR.scala 290:25]
        node _T_8 = or(_T_7, saddrInvalid) @[CSR.scala 290:41]
        when _T_8 : @[CSR.scala 290:58]
        {
          mbadaddr <= io.addr @[CSR.scala 290:69]
      }
      }
      else :
      {
        when isEret : @[CSR.scala 291:24]
        {
          PRV <= PRV1 @[CSR.scala 292:11]
          IE <= IE1 @[CSR.scala 293:10]
          PRV1 <= UInt<2>("h0") @[CSR.scala 294:12]
          IE1 <= UInt<1>("h1") @[CSR.scala 295:11]
        }
        else :
        {
          when wen : @[CSR.scala 296:21]
          {
            node _T_9 = eq(csr_addr, UInt<12>("h300")) @[CSR.scala 297:21]
            when _T_9 : @[CSR.scala 297:38]
            {
              node _PRV1_T = bits(wdata, 5, 4) @[CSR.scala 298:22]
              PRV1 <= _PRV1_T @[CSR.scala 298:14]
              node _IE1_T = bits(wdata, 3, 3) @[CSR.scala 299:21]
              IE1 <= _IE1_T @[CSR.scala 299:13]
              node _PRV_T = bits(wdata, 2, 1) @[CSR.scala 300:21]
              PRV <= _PRV_T @[CSR.scala 300:13]
              node _IE_T = bits(wdata, 0, 0) @[CSR.scala 301:20]
              IE <= _IE_T @[CSR.scala 301:12]
            }
            else :
            {
              node _T_10 = eq(csr_addr, UInt<12>("h344")) @[CSR.scala 303:28]
              when _T_10 : @[CSR.scala 303:41]
              {
                node _MTIP_T = bits(wdata, 7, 7) @[CSR.scala 304:24]
                MTIP <= _MTIP_T @[CSR.scala 304:16]
                node _MSIP_T = bits(wdata, 3, 3) @[CSR.scala 305:24]
                MSIP <= _MSIP_T @[CSR.scala 305:16]
              }
              else :
              {
                node _T_11 = eq(csr_addr, UInt<12>("h304")) @[CSR.scala 307:28]
                when _T_11 : @[CSR.scala 307:41]
                {
                  node _MTIE_T = bits(wdata, 7, 7) @[CSR.scala 308:24]
                  MTIE <= _MTIE_T @[CSR.scala 308:16]
                  node _MSIE_T = bits(wdata, 3, 3) @[CSR.scala 309:24]
                  MSIE <= _MSIE_T @[CSR.scala 309:16]
                }
                else :
                {
                  node _T_12 = eq(csr_addr, UInt<12>("h701")) @[CSR.scala 311:28]
                  when _T_12 : @[CSR.scala 311:43]
                  {
                    time <= wdata @[CSR.scala 311:50]
                  }
                  else :
                  {
                    node _T_13 = eq(csr_addr, UInt<12>("h741")) @[CSR.scala 312:28]
                    when _T_13 : @[CSR.scala 312:44]
                    {
                      timeh <= wdata @[CSR.scala 312:52]
                    }
                    else :
                    {
                      node _T_14 = eq(csr_addr, UInt<12>("h321")) @[CSR.scala 313:28]
                      when _T_14 : @[CSR.scala 313:46]
                      {
                        mtimecmp <= wdata @[CSR.scala 313:57]
                      }
                      else :
                      {
                        node _T_15 = eq(csr_addr, UInt<12>("h340")) @[CSR.scala 314:28]
                        when _T_15 : @[CSR.scala 314:46]
                        {
                          mscratch <= wdata @[CSR.scala 314:57]
                        }
                        else :
                        {
                          node _T_16 = eq(csr_addr, UInt<12>("h341")) @[CSR.scala 315:28]
                          when _T_16 : @[CSR.scala 315:42]
                          {
                            node _mepc_T_2 = dshr(wdata, UInt<2>("h2")) @[CSR.scala 315:58]
                            node _mepc_T_3 = dshl(_mepc_T_2, UInt<2>("h2")) @[CSR.scala 315:65]
                            mepc <= _mepc_T_3 @[CSR.scala 315:49]
                          }
                          else :
                          {
                            node _T_17 = eq(csr_addr, UInt<12>("h342")) @[CSR.scala 316:28]
                            when _T_17 : @[CSR.scala 316:44]
                            {
                              node _mcause_T = and(wdata, UInt<32>("h8000000f")) @[CSR.scala 316:62]
                              mcause <= _mcause_T @[CSR.scala 316:53]
                            }
                            else :
                            {
                              node _T_18 = eq(csr_addr, UInt<12>("h343")) @[CSR.scala 317:28]
                              when _T_18 : @[CSR.scala 317:46]
                              {
                                mbadaddr <= wdata @[CSR.scala 317:57]
                              }
                              else :
                              {
                                node _T_19 = eq(csr_addr, UInt<12>("h780")) @[CSR.scala 318:28]
                                when _T_19 : @[CSR.scala 318:45]
                                {
                                  mtohost <= wdata @[CSR.scala 318:55]
                                }
                                else :
                                {
                                  node _T_20 = eq(csr_addr, UInt<12>("h781")) @[CSR.scala 319:28]
                                  when _T_20 : @[CSR.scala 319:47]
                                  {
                                    mfromhost <= wdata @[CSR.scala 319:59]
                                  }
                                  else :
                                  {
                                    node _T_21 = eq(csr_addr, UInt<12>("h900")) @[CSR.scala 320:28]
                                    when _T_21 : @[CSR.scala 320:44]
                                    {
                                      cycle <= wdata @[CSR.scala 320:52]
                                    }
                                    else :
                                    {
                                      node _T_22 = eq(csr_addr, UInt<12>("h901")) @[CSR.scala 321:28]
                                      when _T_22 : @[CSR.scala 321:43]
                                      {
                                        time <= wdata @[CSR.scala 321:50]
                                      }
                                      else :
                                      {
                                        node _T_23 = eq(csr_addr, UInt<12>("h902")) @[CSR.scala 322:28]
                                        when _T_23 : @[CSR.scala 322:46]
                                        {
                                          instret <= wdata @[CSR.scala 322:56]
                                        }
                                        else :
                                        {
                                          node _T_24 = eq(csr_addr, UInt<12>("h980")) @[CSR.scala 323:28]
                                          when _T_24 : @[CSR.scala 323:45]
                                          {
                                            cycleh <= wdata @[CSR.scala 323:54]
                                          }
                                          else :
                                          {
                                            node _T_25 = eq(csr_addr, UInt<12>("h981")) @[CSR.scala 324:28]
                                            when _T_25 : @[CSR.scala 324:44]
                                            {
                                              timeh <= wdata @[CSR.scala 324:52]
                                            }
                                            else :
                                            {
                                              node _T_26 = eq(csr_addr, UInt<12>("h982")) @[CSR.scala 325:28]
                                              when _T_26 : @[CSR.scala 325:47]
                                              {
                                                instreth <= wdata @[CSR.scala 325:58]
    }
    }
    }
    }
    }
    }
    }
    }
    }
    }
    }
    }
    }
    }
    }
    }
    }
    }
    }
    }
    }
    }
    wire resultEventWire : { valid : UInt<1>, intrNO : UInt<32>, cause : UInt<32>, exceptionPC : UInt<32>, exceptionInst : UInt<32>} @[ConnectHelper.scala 64:21]
    resultEventWire.exceptionInst is invalid @[ConnectHelper.scala 65:11]
    resultEventWire.exceptionPC is invalid @[ConnectHelper.scala 65:11]
    resultEventWire.cause is invalid @[ConnectHelper.scala 65:11]
    resultEventWire.intrNO is invalid @[ConnectHelper.scala 65:11]
    resultEventWire.valid is invalid @[ConnectHelper.scala 65:11]
    resultEventWire.valid <= io.expt @[CSR.scala 338:25]
    resultEventWire.intrNO <= UInt<1>("h0") @[CSR.scala 339:26]
    resultEventWire.cause <= exception_case @[CSR.scala 340:25]
    node _resultEventWire_exceptionPC_T = shr(io.pc, 2) @[CSR.scala 341:40]
    node _resultEventWire_exceptionPC_T_1 = shl(_resultEventWire_exceptionPC_T, 2) @[CSR.scala 341:45]
    resultEventWire.exceptionPC <= _resultEventWire_exceptionPC_T_1 @[CSR.scala 341:31]
    resultEventWire.exceptionInst <= io.inst_wky @[CSR.scala 342:33]

  module RegFile :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip raddr1 : UInt<5>, flip raddr2 : UInt<5>, rdata1 : UInt<32>, rdata2 : UInt<32>, flip wen : UInt<1>, flip waddr : UInt<5>, flip wdata : UInt<32>}

    wire regs_initval : UInt<32>[32] @[ArbitraryGenerater.scala 10:23]
    regs_initval[0] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[1] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[2] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[3] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[4] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[5] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[6] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[7] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[8] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[9] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[10] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[11] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[12] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[13] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[14] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[15] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[16] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[17] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[18] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[19] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[20] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[21] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[22] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[23] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[24] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[25] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[26] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[27] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[28] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[29] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[30] is invalid @[ArbitraryGenerater.scala 11:13]
    regs_initval[31] is invalid @[ArbitraryGenerater.scala 11:13]
    reg regs : UInt<32>[32], clock with :
      reset => (reset_wky, regs_initval) @[RegFile.scala 24:21]
    wire resultRegWire : UInt<32>[32] @[RegFile.scala 25:27]
    resultRegWire <= regs @[RegFile.scala 26:17]
    resultRegWire[0] <= UInt<1>("h0") @[RegFile.scala 27:20]
    node _io_rdata1_T = orr(io.raddr1) @[RegFile.scala 29:30]
    node _io_rdata1_T_1 = mux(_io_rdata1_T, regs[io.raddr1], UInt<1>("h0")) @[RegFile.scala 29:19]
    io.rdata1 <= _io_rdata1_T_1 @[RegFile.scala 29:13]
    node _io_rdata2_T = orr(io.raddr2) @[RegFile.scala 30:30]
    node _io_rdata2_T_1 = mux(_io_rdata2_T, regs[io.raddr2], UInt<1>("h0")) @[RegFile.scala 30:19]
    io.rdata2 <= _io_rdata2_T_1 @[RegFile.scala 30:13]
    node _T = orr(io.waddr) @[RegFile.scala 31:26]
    node _T_1 = and(io.wen, _T) @[RegFile.scala 31:15]
    when _T_1 : @[RegFile.scala 31:31]
    {
      regs[io.waddr] <= io.wdata @[RegFile.scala 32:20]
      resultRegWire[io.waddr] <= io.wdata @[RegFile.scala 33:29]
 }


  module AluArea :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip A : UInt<32>, flip B : UInt<32>, flip alu_op : UInt<4>, out : UInt<32>, sum : UInt<32>}

    node _sum_T = bits(io.alu_op, 0, 0) @[Alu.scala 65:33]
    node _sum_T_1 = sub(UInt<1>("h0"), io.B) @[Alu.scala 65:38]
    node _sum_T_2 = tail(_sum_T_1, 1) @[Alu.scala 65:38]
    node _sum_T_3 = mux(_sum_T, _sum_T_2, io.B) @[Alu.scala 65:23]
    node _sum_T_4 = add(io.A, _sum_T_3) @[Alu.scala 65:18]
    node sum = tail(_sum_T_4, 1) @[Alu.scala 65:18]
    node _cmp_T = bits(io.A, 31, 31) @[Alu.scala 67:13]
    node _cmp_T_1 = bits(io.B, 31, 31) @[Alu.scala 67:33]
    node _cmp_T_2 = eq(_cmp_T, _cmp_T_1) @[Alu.scala 67:25]
    node _cmp_T_3 = bits(sum, 31, 31) @[Alu.scala 67:49]
    node _cmp_T_4 = bits(io.alu_op, 1, 1) @[Alu.scala 67:75]
    node _cmp_T_5 = bits(io.B, 31, 31) @[Alu.scala 67:84]
    node _cmp_T_6 = bits(io.A, 31, 31) @[Alu.scala 67:101]
    node _cmp_T_7 = mux(_cmp_T_4, _cmp_T_5, _cmp_T_6) @[Alu.scala 67:65]
    node cmp = mux(_cmp_T_2, _cmp_T_3, _cmp_T_7) @[Alu.scala 67:8]
    node shamt = bits(io.B, 4, 0) @[Alu.scala 68:19]
    node _shin_T = bits(io.alu_op, 3, 3) @[Alu.scala 69:27]
    node _shin_T_1 = shl(UInt<16>("hffff"), 16) @[Bitwise.scala 107:52]
    node _shin_T_2 = xor(UInt<32>("hffffffff"), _shin_T_1) @[Bitwise.scala 107:21]
    node _shin_T_3 = shr(io.A, 16) @[Bitwise.scala 108:21]
    node _shin_T_4 = and(_shin_T_3, _shin_T_2) @[Bitwise.scala 108:31]
    node _shin_T_5 = bits(io.A, 15, 0) @[Bitwise.scala 108:46]
    node _shin_T_6 = shl(_shin_T_5, 16) @[Bitwise.scala 108:70]
    node _shin_T_7 = not(_shin_T_2) @[Bitwise.scala 108:82]
    node _shin_T_8 = and(_shin_T_6, _shin_T_7) @[Bitwise.scala 108:80]
    node _shin_T_9 = or(_shin_T_4, _shin_T_8) @[Bitwise.scala 108:39]
    node _shin_T_10 = bits(_shin_T_2, 23, 0) @[Bitwise.scala 107:28]
    node _shin_T_11 = shl(_shin_T_10, 8) @[Bitwise.scala 107:52]
    node _shin_T_12 = xor(_shin_T_2, _shin_T_11) @[Bitwise.scala 107:21]
    node _shin_T_13 = shr(_shin_T_9, 8) @[Bitwise.scala 108:21]
    node _shin_T_14 = and(_shin_T_13, _shin_T_12) @[Bitwise.scala 108:31]
    node _shin_T_15 = bits(_shin_T_9, 23, 0) @[Bitwise.scala 108:46]
    node _shin_T_16 = shl(_shin_T_15, 8) @[Bitwise.scala 108:70]
    node _shin_T_17 = not(_shin_T_12) @[Bitwise.scala 108:82]
    node _shin_T_18 = and(_shin_T_16, _shin_T_17) @[Bitwise.scala 108:80]
    node _shin_T_19 = or(_shin_T_14, _shin_T_18) @[Bitwise.scala 108:39]
    node _shin_T_20 = bits(_shin_T_12, 27, 0) @[Bitwise.scala 107:28]
    node _shin_T_21 = shl(_shin_T_20, 4) @[Bitwise.scala 107:52]
    node _shin_T_22 = xor(_shin_T_12, _shin_T_21) @[Bitwise.scala 107:21]
    node _shin_T_23 = shr(_shin_T_19, 4) @[Bitwise.scala 108:21]
    node _shin_T_24 = and(_shin_T_23, _shin_T_22) @[Bitwise.scala 108:31]
    node _shin_T_25 = bits(_shin_T_19, 27, 0) @[Bitwise.scala 108:46]
    node _shin_T_26 = shl(_shin_T_25, 4) @[Bitwise.scala 108:70]
    node _shin_T_27 = not(_shin_T_22) @[Bitwise.scala 108:82]
    node _shin_T_28 = and(_shin_T_26, _shin_T_27) @[Bitwise.scala 108:80]
    node _shin_T_29 = or(_shin_T_24, _shin_T_28) @[Bitwise.scala 108:39]
    node _shin_T_30 = bits(_shin_T_22, 29, 0) @[Bitwise.scala 107:28]
    node _shin_T_31 = shl(_shin_T_30, 2) @[Bitwise.scala 107:52]
    node _shin_T_32 = xor(_shin_T_22, _shin_T_31) @[Bitwise.scala 107:21]
    node _shin_T_33 = shr(_shin_T_29, 2) @[Bitwise.scala 108:21]
    node _shin_T_34 = and(_shin_T_33, _shin_T_32) @[Bitwise.scala 108:31]
    node _shin_T_35 = bits(_shin_T_29, 29, 0) @[Bitwise.scala 108:46]
    node _shin_T_36 = shl(_shin_T_35, 2) @[Bitwise.scala 108:70]
    node _shin_T_37 = not(_shin_T_32) @[Bitwise.scala 108:82]
    node _shin_T_38 = and(_shin_T_36, _shin_T_37) @[Bitwise.scala 108:80]
    node _shin_T_39 = or(_shin_T_34, _shin_T_38) @[Bitwise.scala 108:39]
    node _shin_T_40 = bits(_shin_T_32, 30, 0) @[Bitwise.scala 107:28]
    node _shin_T_41 = shl(_shin_T_40, 1) @[Bitwise.scala 107:52]
    node _shin_T_42 = xor(_shin_T_32, _shin_T_41) @[Bitwise.scala 107:21]
    node _shin_T_43 = shr(_shin_T_39, 1) @[Bitwise.scala 108:21]
    node _shin_T_44 = and(_shin_T_43, _shin_T_42) @[Bitwise.scala 108:31]
    node _shin_T_45 = bits(_shin_T_39, 30, 0) @[Bitwise.scala 108:46]
    node _shin_T_46 = shl(_shin_T_45, 1) @[Bitwise.scala 108:70]
    node _shin_T_47 = not(_shin_T_42) @[Bitwise.scala 108:82]
    node _shin_T_48 = and(_shin_T_46, _shin_T_47) @[Bitwise.scala 108:80]
    node _shin_T_49 = or(_shin_T_44, _shin_T_48) @[Bitwise.scala 108:39]
    node shin = mux(_shin_T, io.A, _shin_T_49) @[Alu.scala 69:17]
    node _shiftr_T = bits(io.alu_op, 0, 0) @[Alu.scala 70:30]
    node _shiftr_T_1 = bits(shin, 31, 31) @[Alu.scala 70:41]
    node _shiftr_T_2 = and(_shiftr_T, _shiftr_T_1) @[Alu.scala 70:34]
    node _shiftr_T_3 = cat(_shiftr_T_2, shin) @[Cat.scala 33:92]
    node _shiftr_T_4 = asSInt(_shiftr_T_3) @[Alu.scala 70:60]
    node _shiftr_T_5 = dshr(_shiftr_T_4, shamt) @[Alu.scala 70:67]
    node shiftr = bits(_shiftr_T_5, 31, 0) @[Alu.scala 70:76]
    node _shiftl_T = shl(UInt<16>("hffff"), 16) @[Bitwise.scala 107:52]
    node _shiftl_T_1 = xor(UInt<32>("hffffffff"), _shiftl_T) @[Bitwise.scala 107:21]
    node _shiftl_T_2 = shr(shiftr, 16) @[Bitwise.scala 108:21]
    node _shiftl_T_3 = and(_shiftl_T_2, _shiftl_T_1) @[Bitwise.scala 108:31]
    node _shiftl_T_4 = bits(shiftr, 15, 0) @[Bitwise.scala 108:46]
    node _shiftl_T_5 = shl(_shiftl_T_4, 16) @[Bitwise.scala 108:70]
    node _shiftl_T_6 = not(_shiftl_T_1) @[Bitwise.scala 108:82]
    node _shiftl_T_7 = and(_shiftl_T_5, _shiftl_T_6) @[Bitwise.scala 108:80]
    node _shiftl_T_8 = or(_shiftl_T_3, _shiftl_T_7) @[Bitwise.scala 108:39]
    node _shiftl_T_9 = bits(_shiftl_T_1, 23, 0) @[Bitwise.scala 107:28]
    node _shiftl_T_10 = shl(_shiftl_T_9, 8) @[Bitwise.scala 107:52]
    node _shiftl_T_11 = xor(_shiftl_T_1, _shiftl_T_10) @[Bitwise.scala 107:21]
    node _shiftl_T_12 = shr(_shiftl_T_8, 8) @[Bitwise.scala 108:21]
    node _shiftl_T_13 = and(_shiftl_T_12, _shiftl_T_11) @[Bitwise.scala 108:31]
    node _shiftl_T_14 = bits(_shiftl_T_8, 23, 0) @[Bitwise.scala 108:46]
    node _shiftl_T_15 = shl(_shiftl_T_14, 8) @[Bitwise.scala 108:70]
    node _shiftl_T_16 = not(_shiftl_T_11) @[Bitwise.scala 108:82]
    node _shiftl_T_17 = and(_shiftl_T_15, _shiftl_T_16) @[Bitwise.scala 108:80]
    node _shiftl_T_18 = or(_shiftl_T_13, _shiftl_T_17) @[Bitwise.scala 108:39]
    node _shiftl_T_19 = bits(_shiftl_T_11, 27, 0) @[Bitwise.scala 107:28]
    node _shiftl_T_20 = shl(_shiftl_T_19, 4) @[Bitwise.scala 107:52]
    node _shiftl_T_21 = xor(_shiftl_T_11, _shiftl_T_20) @[Bitwise.scala 107:21]
    node _shiftl_T_22 = shr(_shiftl_T_18, 4) @[Bitwise.scala 108:21]
    node _shiftl_T_23 = and(_shiftl_T_22, _shiftl_T_21) @[Bitwise.scala 108:31]
    node _shiftl_T_24 = bits(_shiftl_T_18, 27, 0) @[Bitwise.scala 108:46]
    node _shiftl_T_25 = shl(_shiftl_T_24, 4) @[Bitwise.scala 108:70]
    node _shiftl_T_26 = not(_shiftl_T_21) @[Bitwise.scala 108:82]
    node _shiftl_T_27 = and(_shiftl_T_25, _shiftl_T_26) @[Bitwise.scala 108:80]
    node _shiftl_T_28 = or(_shiftl_T_23, _shiftl_T_27) @[Bitwise.scala 108:39]
    node _shiftl_T_29 = bits(_shiftl_T_21, 29, 0) @[Bitwise.scala 107:28]
    node _shiftl_T_30 = shl(_shiftl_T_29, 2) @[Bitwise.scala 107:52]
    node _shiftl_T_31 = xor(_shiftl_T_21, _shiftl_T_30) @[Bitwise.scala 107:21]
    node _shiftl_T_32 = shr(_shiftl_T_28, 2) @[Bitwise.scala 108:21]
    node _shiftl_T_33 = and(_shiftl_T_32, _shiftl_T_31) @[Bitwise.scala 108:31]
    node _shiftl_T_34 = bits(_shiftl_T_28, 29, 0) @[Bitwise.scala 108:46]
    node _shiftl_T_35 = shl(_shiftl_T_34, 2) @[Bitwise.scala 108:70]
    node _shiftl_T_36 = not(_shiftl_T_31) @[Bitwise.scala 108:82]
    node _shiftl_T_37 = and(_shiftl_T_35, _shiftl_T_36) @[Bitwise.scala 108:80]
    node _shiftl_T_38 = or(_shiftl_T_33, _shiftl_T_37) @[Bitwise.scala 108:39]
    node _shiftl_T_39 = bits(_shiftl_T_31, 30, 0) @[Bitwise.scala 107:28]
    node _shiftl_T_40 = shl(_shiftl_T_39, 1) @[Bitwise.scala 107:52]
    node _shiftl_T_41 = xor(_shiftl_T_31, _shiftl_T_40) @[Bitwise.scala 107:21]
    node _shiftl_T_42 = shr(_shiftl_T_38, 1) @[Bitwise.scala 108:21]
    node _shiftl_T_43 = and(_shiftl_T_42, _shiftl_T_41) @[Bitwise.scala 108:31]
    node _shiftl_T_44 = bits(_shiftl_T_38, 30, 0) @[Bitwise.scala 108:46]
    node _shiftl_T_45 = shl(_shiftl_T_44, 1) @[Bitwise.scala 108:70]
    node _shiftl_T_46 = not(_shiftl_T_41) @[Bitwise.scala 108:82]
    node _shiftl_T_47 = and(_shiftl_T_45, _shiftl_T_46) @[Bitwise.scala 108:80]
    node shiftl = or(_shiftl_T_43, _shiftl_T_47) @[Bitwise.scala 108:39]
    node _out_T = eq(io.alu_op, UInt<4>("h0")) @[Alu.scala 75:17]
    node _out_T_1 = eq(io.alu_op, UInt<4>("h1")) @[Alu.scala 75:42]
    node _out_T_2 = or(_out_T, _out_T_1) @[Alu.scala 75:29]
    node _out_T_3 = eq(io.alu_op, UInt<4>("h5")) @[Alu.scala 78:19]
    node _out_T_4 = eq(io.alu_op, UInt<4>("h7")) @[Alu.scala 78:44]
    node _out_T_5 = or(_out_T_3, _out_T_4) @[Alu.scala 78:31]
    node _out_T_6 = eq(io.alu_op, UInt<4>("h9")) @[Alu.scala 81:21]
    node _out_T_7 = eq(io.alu_op, UInt<4>("h8")) @[Alu.scala 81:46]
    node _out_T_8 = or(_out_T_6, _out_T_7) @[Alu.scala 81:33]
    node _out_T_9 = eq(io.alu_op, UInt<4>("h6")) @[Alu.scala 84:23]
    node _out_T_10 = eq(io.alu_op, UInt<4>("h2")) @[Alu.scala 87:25]
    node _out_T_11 = and(io.A, io.B) @[Alu.scala 88:20]
    node _out_T_12 = eq(io.alu_op, UInt<4>("h3")) @[Alu.scala 90:27]
    node _out_T_13 = or(io.A, io.B) @[Alu.scala 91:22]
    node _out_T_14 = eq(io.alu_op, UInt<4>("h4")) @[Alu.scala 92:31]
    node _out_T_15 = xor(io.A, io.B) @[Alu.scala 92:49]
    node _out_T_16 = eq(io.alu_op, UInt<4>("ha")) @[Alu.scala 92:71]
    node _out_T_17 = mux(_out_T_16, io.A, io.B) @[Alu.scala 92:60]
    node _out_T_18 = mux(_out_T_14, _out_T_15, _out_T_17) @[Alu.scala 92:20]
    node _out_T_19 = mux(_out_T_12, _out_T_13, _out_T_18) @[Alu.scala 89:18]
    node _out_T_20 = mux(_out_T_10, _out_T_11, _out_T_19) @[Alu.scala 86:16]
    node _out_T_21 = mux(_out_T_9, shiftl, _out_T_20) @[Alu.scala 83:14]
    node _out_T_22 = mux(_out_T_8, shiftr, _out_T_21) @[Alu.scala 80:12]
    node _out_T_23 = mux(_out_T_5, cmp, _out_T_22) @[Alu.scala 77:10]
    node out = mux(_out_T_2, sum, _out_T_23) @[Alu.scala 74:8]
    io.out <= out @[Alu.scala 100:10]
    io.sum <= sum @[Alu.scala 101:10]

  module ImmGenWire :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip inst_wky : UInt<32>, flip sel : UInt<3>, out : UInt<32>}

    node _Iimm_T = bits(io.inst_wky, 31, 20) @[ImmGen.scala 22:21]
    node Iimm = asSInt(_Iimm_T) @[ImmGen.scala 22:30]
    node _Simm_T = bits(io.inst_wky, 31, 25) @[ImmGen.scala 23:25]
    node _Simm_T_1 = bits(io.inst_wky, 11, 7) @[ImmGen.scala 23:42]
    node _Simm_T_2 = cat(_Simm_T, _Simm_T_1) @[Cat.scala 33:92]
    node Simm = asSInt(_Simm_T_2) @[ImmGen.scala 23:51]
    node _Bimm_T = bits(io.inst_wky, 31, 31) @[ImmGen.scala 24:25]
    node _Bimm_T_1 = bits(io.inst_wky, 7, 7) @[ImmGen.scala 24:38]
    node _Bimm_T_2 = bits(io.inst_wky, 30, 25) @[ImmGen.scala 24:50]
    node _Bimm_T_3 = bits(io.inst_wky, 11, 8) @[ImmGen.scala 24:67]
    node Bimm_lo = cat(_Bimm_T_3, UInt<1>("h0")) @[Cat.scala 33:92]
    node Bimm_hi_hi = cat(_Bimm_T, _Bimm_T_1) @[Cat.scala 33:92]
    node Bimm_hi = cat(Bimm_hi_hi, _Bimm_T_2) @[Cat.scala 33:92]
    node _Bimm_T_4 = cat(Bimm_hi, Bimm_lo) @[Cat.scala 33:92]
    node Bimm = asSInt(_Bimm_T_4) @[ImmGen.scala 24:86]
    node _Uimm_T = bits(io.inst_wky, 31, 12) @[ImmGen.scala 25:25]
    node _Uimm_T_1 = cat(_Uimm_T, UInt<12>("h0")) @[Cat.scala 33:92]
    node Uimm = asSInt(_Uimm_T_1) @[ImmGen.scala 25:46]
    node _Jimm_T = bits(io.inst_wky, 31, 31) @[ImmGen.scala 26:25]
    node _Jimm_T_1 = bits(io.inst_wky, 19, 12) @[ImmGen.scala 26:38]
    node _Jimm_T_2 = bits(io.inst_wky, 20, 20) @[ImmGen.scala 26:55]
    node _Jimm_T_3 = bits(io.inst_wky, 30, 25) @[ImmGen.scala 26:68]
    node _Jimm_T_4 = bits(io.inst_wky, 24, 21) @[ImmGen.scala 26:85]
    node Jimm_lo_hi = cat(_Jimm_T_3, _Jimm_T_4) @[Cat.scala 33:92]
    node Jimm_lo = cat(Jimm_lo_hi, UInt<1>("h0")) @[Cat.scala 33:92]
    node Jimm_hi_hi = cat(_Jimm_T, _Jimm_T_1) @[Cat.scala 33:92]
    node Jimm_hi = cat(Jimm_hi_hi, _Jimm_T_2) @[Cat.scala 33:92]
    node _Jimm_T_5 = cat(Jimm_hi, Jimm_lo) @[Cat.scala 33:92]
    node Jimm = asSInt(_Jimm_T_5) @[ImmGen.scala 26:105]
    node _Zimm_T = bits(io.inst_wky, 19, 15) @[ImmGen.scala 27:21]
    node Zimm = cvt(_Zimm_T) @[ImmGen.scala 27:30]
    node _io_out_T = and(Iimm, asSInt(UInt<2>("h2"))) @[ImmGen.scala 29:36]
    node _io_out_T_1 = asSInt(_io_out_T) @[ImmGen.scala 29:36]
    node _io_out_T_2 = eq(UInt<3>("h1"), io.sel) @[Mux.scala 81:61]
    node _io_out_T_3 = mux(_io_out_T_2, Iimm, _io_out_T_1) @[Mux.scala 81:58]
    node _io_out_T_4 = eq(UInt<3>("h2"), io.sel) @[Mux.scala 81:61]
    node _io_out_T_5 = mux(_io_out_T_4, Simm, _io_out_T_3) @[Mux.scala 81:58]
    node _io_out_T_6 = eq(UInt<3>("h5"), io.sel) @[Mux.scala 81:61]
    node _io_out_T_7 = mux(_io_out_T_6, Bimm, _io_out_T_5) @[Mux.scala 81:58]
    node _io_out_T_8 = eq(UInt<3>("h3"), io.sel) @[Mux.scala 81:61]
    node _io_out_T_9 = mux(_io_out_T_8, Uimm, _io_out_T_7) @[Mux.scala 81:58]
    node _io_out_T_10 = eq(UInt<3>("h4"), io.sel) @[Mux.scala 81:61]
    node _io_out_T_11 = mux(_io_out_T_10, Jimm, _io_out_T_9) @[Mux.scala 81:58]
    node _io_out_T_12 = eq(UInt<3>("h6"), io.sel) @[Mux.scala 81:61]
    node _io_out_T_13 = mux(_io_out_T_12, Zimm, _io_out_T_11) @[Mux.scala 81:58]
    node _io_out_T_14 = asUInt(_io_out_T_13) @[ImmGen.scala 31:5]
    io.out <= _io_out_T_14 @[ImmGen.scala 29:10]

  module BrCondArea :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip rs1 : UInt<32>, flip rs2 : UInt<32>, flip br_type : UInt<3>, taken : UInt<1>}

    node _diff_T = sub(io.rs1, io.rs2) @[BrCond.scala 39:21]
    node diff = tail(_diff_T, 1) @[BrCond.scala 39:21]
    node neq_wky= orr(diff) @[BrCond.scala 40:18]
    node eq_wky= eq(neq_wky, UInt<1>("h0")) @[BrCond.scala 41:12]
    node _isSameSign_T = bits(io.rs1, 31, 31) @[BrCond.scala 42:26]
    node _isSameSign_T_1 = bits(io.rs2, 31, 31) @[BrCond.scala 42:47]
    node isSameSign = eq(_isSameSign_T, _isSameSign_T_1) @[BrCond.scala 42:37]
    node _lt_T = bits(diff, 31, 31) @[BrCond.scala 43:32]
    node _lt_T_1 = bits(io.rs1, 31, 31) @[BrCond.scala 43:50]
    node lt_wky= mux(isSameSign, _lt_T, _lt_T_1) @[BrCond.scala 43:15]
    node _ltu_T = bits(diff, 31, 31) @[BrCond.scala 44:33]
    node _ltu_T_1 = bits(io.rs2, 31, 31) @[BrCond.scala 44:51]
    node ltu = mux(isSameSign, _ltu_T, _ltu_T_1) @[BrCond.scala 44:16]
    node ge = eq(lt_wky, UInt<1>("h0")) @[BrCond.scala 45:12]
    node geu = eq(ltu, UInt<1>("h0")) @[BrCond.scala 46:13]
    node _io_taken_T = eq(io.br_type, UInt<3>("h3")) @[BrCond.scala 48:18]
    node _io_taken_T_1 = and(_io_taken_T, eq_wky) @[BrCond.scala 48:29]
    node _io_taken_T_2 = eq(io.br_type, UInt<3>("h6")) @[BrCond.scala 49:20]
    node _io_taken_T_3 = and(_io_taken_T_2, neq_wky) @[BrCond.scala 49:31]
    node _io_taken_T_4 = or(_io_taken_T_1, _io_taken_T_3) @[BrCond.scala 48:36]
    node _io_taken_T_5 = eq(io.br_type, UInt<3>("h2")) @[BrCond.scala 50:20]
    node _io_taken_T_6 = and(_io_taken_T_5, lt_wky) @[BrCond.scala 50:31]
    node _io_taken_T_7 = or(_io_taken_T_4, _io_taken_T_6) @[BrCond.scala 49:39]
    node _io_taken_T_8 = eq(io.br_type, UInt<3>("h5")) @[BrCond.scala 51:20]
    node _io_taken_T_9 = and(_io_taken_T_8, ge) @[BrCond.scala 51:31]
    node _io_taken_T_10 = or(_io_taken_T_7, _io_taken_T_9) @[BrCond.scala 50:38]
    node _io_taken_T_11 = eq(io.br_type, UInt<3>("h1")) @[BrCond.scala 52:20]
    node _io_taken_T_12 = and(_io_taken_T_11, ltu) @[BrCond.scala 52:32]
    node _io_taken_T_13 = or(_io_taken_T_10, _io_taken_T_12) @[BrCond.scala 51:38]
    node _io_taken_T_14 = eq(io.br_type, UInt<3>("h4")) @[BrCond.scala 53:20]
    node _io_taken_T_15 = and(_io_taken_T_14, geu) @[BrCond.scala 53:32]
    node _io_taken_T_16 = or(_io_taken_T_13, _io_taken_T_15) @[BrCond.scala 52:40]
    io.taken <= _io_taken_T_16 @[BrCond.scala 47:12]

  module RiscvTrans :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip inst_wky : UInt<32>, flip valid : UInt<1>, iFetchpc : UInt<32>, mem : { read : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, flip data : UInt<32>}, write : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, data : UInt<32>}}, flip now : { reg_wky : UInt<32>[32], pc : UInt<32>, csr : { misa : UInt<32>, mvendorid : UInt<32>, marchid : UInt<32>, mimpid : UInt<32>, mhartid : UInt<32>, mstatus : UInt<32>, mstatush : UInt<32>, mscratch : UInt<32>, mtvec : UInt<32>, mcounteren : UInt<32>, medeleg : UInt<32>, mideleg : UInt<32>, mip : UInt<32>, mie : UInt<32>, mepc : UInt<32>, mcause : UInt<32>, mtval : UInt<32>, cycle : UInt<32>, scounteren : UInt<32>, scause : UInt<32>, stvec : UInt<32>, sepc : UInt<32>, stval : UInt<32>, sscratch : UInt<32>, satp : UInt<32>, pmpcfg0 : UInt<32>, pmpcfg1 : UInt<32>, pmpcfg2 : UInt<32>, pmpcfg3 : UInt<32>, pmpaddr0 : UInt<32>, pmpaddr1 : UInt<32>, pmpaddr2 : UInt<32>, pmpaddr3 : UInt<32>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, next : { reg_wky : UInt<32>[32], pc : UInt<32>, csr : { misa : UInt<32>, mvendorid : UInt<32>, marchid : UInt<32>, mimpid : UInt<32>, mhartid : UInt<32>, mstatus : UInt<32>, mstatush : UInt<32>, mscratch : UInt<32>, mtvec : UInt<32>, mcounteren : UInt<32>, medeleg : UInt<32>, mideleg : UInt<32>, mip : UInt<32>, mie : UInt<32>, mepc : UInt<32>, mcause : UInt<32>, mtval : UInt<32>, cycle : UInt<32>, scounteren : UInt<32>, scause : UInt<32>, stvec : UInt<32>, sepc : UInt<32>, stval : UInt<32>, sscratch : UInt<32>, satp : UInt<32>, pmpcfg0 : UInt<32>, pmpcfg1 : UInt<32>, pmpcfg2 : UInt<32>, pmpcfg3 : UInt<32>, pmpaddr0 : UInt<32>, pmpaddr1 : UInt<32>, pmpaddr2 : UInt<32>, pmpaddr3 : UInt<32>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, event : { valid : UInt<1>, intrNO : UInt<32>, cause : UInt<32>, exceptionPC : UInt<32>, exceptionInst : UInt<32>}}

    wire now : { reg_wky : UInt<32>[32], pc : UInt<32>, csr : { misa : UInt<32>, mvendorid : UInt<32>, marchid : UInt<32>, mimpid : UInt<32>, mhartid : UInt<32>, mstatus : UInt<32>, mstatush : UInt<32>, mscratch : UInt<32>, mtvec : UInt<32>, mcounteren : UInt<32>, medeleg : UInt<32>, mideleg : UInt<32>, mip : UInt<32>, mie : UInt<32>, mepc : UInt<32>, mcause : UInt<32>, mtval : UInt<32>, cycle : UInt<32>, scounteren : UInt<32>, scause : UInt<32>, stvec : UInt<32>, sepc : UInt<32>, stval : UInt<32>, sscratch : UInt<32>, satp : UInt<32>, pmpcfg0 : UInt<32>, pmpcfg1 : UInt<32>, pmpcfg2 : UInt<32>, pmpcfg3 : UInt<32>, pmpaddr0 : UInt<32>, pmpaddr1 : UInt<32>, pmpaddr2 : UInt<32>, pmpaddr3 : UInt<32>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}} @[RiscvCore.scala 17:18]
    wire next : { reg_wky : UInt<32>[32], pc : UInt<32>, csr : { misa : UInt<32>, mvendorid : UInt<32>, marchid : UInt<32>, mimpid : UInt<32>, mhartid : UInt<32>, mstatus : UInt<32>, mstatush : UInt<32>, mscratch : UInt<32>, mtvec : UInt<32>, mcounteren : UInt<32>, medeleg : UInt<32>, mideleg : UInt<32>, mip : UInt<32>, mie : UInt<32>, mepc : UInt<32>, mcause : UInt<32>, mtval : UInt<32>, cycle : UInt<32>, scounteren : UInt<32>, scause : UInt<32>, stvec : UInt<32>, sepc : UInt<32>, stval : UInt<32>, sscratch : UInt<32>, satp : UInt<32>, pmpcfg0 : UInt<32>, pmpcfg1 : UInt<32>, pmpcfg2 : UInt<32>, pmpcfg3 : UInt<32>, pmpaddr0 : UInt<32>, pmpaddr1 : UInt<32>, pmpaddr2 : UInt<32>, pmpaddr3 : UInt<32>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}} @[RiscvCore.scala 18:18]
    wire iFetchpc : UInt<32> @[RiscvCore.scala 20:22]
    wire mem : { read : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, flip data : UInt<32>}, write : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, data : UInt<32>}} @[RiscvCore.scala 21:22]
    wire inst_wky: UInt<32> @[RiscvCore.scala 23:25]
    wire global_data : { setpc : UInt<1>} @[RiscvCore.scala 24:25]
    wire event : { valid : UInt<1>, intrNO : UInt<32>, cause : UInt<32>, exceptionPC : UInt<32>, exceptionInst : UInt<32>} @[RiscvCore.scala 25:25]
    wire raiseExceptionIntr : UInt<1> @[ExceptionSupport.scala 118:36]
    raiseExceptionIntr <= UInt<1>("h0") @[ExceptionSupport.scala 118:36]
    wire illegalInstruction : UInt<1> @[ExceptionSupport.scala 119:36]
    illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 119:36]
    wire _exceptionVec_WIRE : UInt<1>[16] @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[0] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[1] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[2] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[3] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[4] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[5] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[6] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[7] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[8] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[9] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[10] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[11] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[12] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[13] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[14] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[15] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    wire exceptionVec : UInt<1>[16] @[ExceptionSupport.scala 122:30]
    exceptionVec <= _exceptionVec_WIRE @[ExceptionSupport.scala 122:30]
    node _exceptionNO_T = mux(exceptionVec[5], UInt<5>("h5"), UInt<5>("h0")) @[Mux.scala 101:16]
    node _exceptionNO_T_1 = mux(exceptionVec[7], UInt<5>("h7"), _exceptionNO_T) @[Mux.scala 101:16]
    node _exceptionNO_T_2 = mux(exceptionVec[13], UInt<5>("hd"), _exceptionNO_T_1) @[Mux.scala 101:16]
    node _exceptionNO_T_3 = mux(exceptionVec[15], UInt<5>("hf"), _exceptionNO_T_2) @[Mux.scala 101:16]
    node _exceptionNO_T_4 = mux(exceptionVec[4], UInt<5>("h4"), _exceptionNO_T_3) @[Mux.scala 101:16]
    node _exceptionNO_T_5 = mux(exceptionVec[6], UInt<5>("h6"), _exceptionNO_T_4) @[Mux.scala 101:16]
    node _exceptionNO_T_6 = mux(exceptionVec[8], UInt<5>("h8"), _exceptionNO_T_5) @[Mux.scala 101:16]
    node _exceptionNO_T_7 = mux(exceptionVec[9], UInt<5>("h9"), _exceptionNO_T_6) @[Mux.scala 101:16]
    node _exceptionNO_T_8 = mux(exceptionVec[11], UInt<5>("hb"), _exceptionNO_T_7) @[Mux.scala 101:16]
    node _exceptionNO_T_9 = mux(exceptionVec[0], UInt<5>("h0"), _exceptionNO_T_8) @[Mux.scala 101:16]
    node _exceptionNO_T_10 = mux(exceptionVec[2], UInt<5>("h2"), _exceptionNO_T_9) @[Mux.scala 101:16]
    node _exceptionNO_T_11 = mux(exceptionVec[1], UInt<5>("h1"), _exceptionNO_T_10) @[Mux.scala 101:16]
    node _exceptionNO_T_12 = mux(exceptionVec[12], UInt<5>("hc"), _exceptionNO_T_11) @[Mux.scala 101:16]
    node exceptionNO = mux(exceptionVec[3], UInt<5>("h3"), _exceptionNO_T_12) @[Mux.scala 101:16]
    wire opcode : UInt<7> @[CommonDecode.scala 16:24]
    opcode <= UInt<7>("h0") @[CommonDecode.scala 16:24]
    wire rd : UInt<5> @[CommonDecode.scala 17:24]
    rd <= UInt<5>("h0") @[CommonDecode.scala 17:24]
    wire funct3 : UInt<3> @[CommonDecode.scala 18:24]
    funct3 <= UInt<3>("h0") @[CommonDecode.scala 18:24]
    wire rs1 : UInt<5> @[CommonDecode.scala 19:24]
    rs1 <= UInt<5>("h0") @[CommonDecode.scala 19:24]
    wire rs2 : UInt<5> @[CommonDecode.scala 20:24]
    rs2 <= UInt<5>("h0") @[CommonDecode.scala 20:24]
    wire funct7 : UInt<7> @[CommonDecode.scala 21:24]
    funct7 <= UInt<7>("h0") @[CommonDecode.scala 21:24]
    wire imm : UInt<32> @[CommonDecode.scala 22:24]
    imm <= UInt<32>("h0") @[CommonDecode.scala 22:24]
    wire imm_11_0 : UInt<12> @[CommonDecode.scala 38:27]
    imm_11_0 <= UInt<12>("h0") @[CommonDecode.scala 38:27]
    wire imm_11_5 : UInt<7> @[CommonDecode.scala 39:27]
    imm_11_5 <= UInt<7>("h0") @[CommonDecode.scala 39:27]
    wire imm_4_0 : UInt<5> @[CommonDecode.scala 39:62]
    imm_4_0 <= UInt<5>("h0") @[CommonDecode.scala 39:62]
    wire imm_12 : UInt<1> @[CommonDecode.scala 40:27]
    imm_12 <= UInt<1>("h0") @[CommonDecode.scala 40:27]
    wire imm_10_5 : UInt<6> @[CommonDecode.scala 40:62]
    imm_10_5 <= UInt<6>("h0") @[CommonDecode.scala 40:62]
    wire imm_4_1 : UInt<4> @[CommonDecode.scala 40:99]
    imm_4_1 <= UInt<4>("h0") @[CommonDecode.scala 40:99]
    wire imm_11 : UInt<1> @[CommonDecode.scala 40:132]
    imm_11 <= UInt<1>("h0") @[CommonDecode.scala 40:132]
    wire imm_31_12 : UInt<20> @[CommonDecode.scala 41:27]
    imm_31_12 <= UInt<20>("h0") @[CommonDecode.scala 41:27]
    wire imm_20 : UInt<1> @[CommonDecode.scala 42:27]
    imm_20 <= UInt<1>("h0") @[CommonDecode.scala 42:27]
    wire imm_10_1 : UInt<10> @[CommonDecode.scala 42:62]
    imm_10_1 <= UInt<10>("h0") @[CommonDecode.scala 42:62]
    wire imm_19_12 : UInt<8> @[CommonDecode.scala 42:99]
    imm_19_12 <= UInt<8>("h0") @[CommonDecode.scala 42:99]
    wire funct2 : UInt<2> @[CExtension.scala 94:24]
    funct2 <= UInt<2>("h0") @[CExtension.scala 94:24]
    wire funct4 : UInt<4> @[CExtension.scala 95:24]
    funct4 <= UInt<4>("h0") @[CExtension.scala 95:24]
    wire funct6 : UInt<6> @[CExtension.scala 96:24]
    funct6 <= UInt<6>("h0") @[CExtension.scala 96:24]
    wire op : UInt<2> @[CExtension.scala 97:24]
    op <= UInt<2>("h0") @[CExtension.scala 97:24]
    wire rdP : UInt<3> @[CExtension.scala 98:24]
    rdP <= UInt<3>("h0") @[CExtension.scala 98:24]
    wire rs1P : UInt<3> @[CExtension.scala 99:24]
    rs1P <= UInt<3>("h0") @[CExtension.scala 99:24]
    wire rs2P : UInt<3> @[CExtension.scala 100:24]
    rs2P <= UInt<3>("h0") @[CExtension.scala 100:24]
    wire ph1 : UInt<1> @[CExtension.scala 103:22]
    ph1 <= UInt<1>("h0") @[CExtension.scala 103:22]
    wire ph5 : UInt<5> @[CExtension.scala 103:52]
    ph5 <= UInt<5>("h0") @[CExtension.scala 103:52]
    wire ph6 : UInt<6> @[CExtension.scala 104:22]
    ph6 <= UInt<6>("h0") @[CExtension.scala 104:22]
    wire ph8 : UInt<8> @[CExtension.scala 105:22]
    ph8 <= UInt<8>("h0") @[CExtension.scala 105:22]
    wire ph3 : UInt<3> @[CExtension.scala 106:22]
    ph3 <= UInt<3>("h0") @[CExtension.scala 106:22]
    wire ph2 : UInt<2> @[CExtension.scala 106:52]
    ph2 <= UInt<2>("h0") @[CExtension.scala 106:52]
    wire ph11 : UInt<11> @[CExtension.scala 107:22]
    ph11 <= UInt<11>("h0") @[CExtension.scala 107:22]
    wire csrAddr : UInt<12> @[ZicsrExtension.scala 53:25]
    csrAddr <= UInt<12>("h0") @[ZicsrExtension.scala 53:25]
    wire retTarget : UInt<32> @[CSRSupport.scala 17:23]
    retTarget is invalid @[CSRSupport.scala 18:13]
    now <= io.now @[RiscvCore.scala 103:7]
    next <= now @[RiscvCore.scala 105:21]
    inst_wky <= UInt<1>("h0") @[RiscvCore.scala 106:21]
    global_data.setpc <= UInt<1>("h0") @[RiscvCore.scala 107:21]
    wire _event_WIRE : { valid : UInt<1>, intrNO : UInt<32>, cause : UInt<32>, exceptionPC : UInt<32>, exceptionInst : UInt<32>} @[RiscvCore.scala 108:36]
    _event_WIRE.exceptionInst <= UInt<32>("h0") @[RiscvCore.scala 108:36]
    _event_WIRE.exceptionPC <= UInt<32>("h0") @[RiscvCore.scala 108:36]
    _event_WIRE.cause <= UInt<32>("h0") @[RiscvCore.scala 108:36]
    _event_WIRE.intrNO <= UInt<32>("h0") @[RiscvCore.scala 108:36]
    _event_WIRE.valid <= UInt<1>("h0") @[RiscvCore.scala 108:36]
    event <= _event_WIRE @[RiscvCore.scala 108:21]
    iFetchpc <= now.pc @[RiscvCore.scala 109:21]
    wire _mem_WIRE : { read : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, flip data : UInt<32>}, write : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, data : UInt<32>}} @[RiscvCore.scala 113:22]
    _mem_WIRE.write.data <= UInt<32>("h0") @[RiscvCore.scala 113:22]
    _mem_WIRE.write.memWidth <= UInt<6>("h0") @[RiscvCore.scala 113:22]
    _mem_WIRE.write.addr <= UInt<32>("h0") @[RiscvCore.scala 113:22]
    _mem_WIRE.write.valid <= UInt<1>("h0") @[RiscvCore.scala 113:22]
    _mem_WIRE.read.data <= UInt<32>("h0") @[RiscvCore.scala 113:22]
    _mem_WIRE.read.memWidth <= UInt<6>("h0") @[RiscvCore.scala 113:22]
    _mem_WIRE.read.addr <= UInt<32>("h0") @[RiscvCore.scala 113:22]
    _mem_WIRE.read.valid <= UInt<1>("h0") @[RiscvCore.scala 113:22]
    mem.write <= _mem_WIRE.write @[RiscvCore.scala 113:7]
    mem.read.data <= _mem_WIRE.read.data @[RiscvCore.scala 113:7]
    mem.read.memWidth <= _mem_WIRE.read.memWidth @[RiscvCore.scala 113:7]
    mem.read.addr <= _mem_WIRE.read.addr @[RiscvCore.scala 113:7]
    mem.read.valid <= _mem_WIRE.read.valid @[RiscvCore.scala 113:7]
    when io.valid : @[RiscvCore.scala 116:18]
    {
      node _next_csr_cycle_T = add(now.csr.cycle, UInt<1>("h1")) @[RiscvCore.scala 119:37]
      node _next_csr_cycle_T_1 = tail(_next_csr_cycle_T, 1) @[RiscvCore.scala 119:37]
      next.csr.cycle <= _next_csr_cycle_T_1 @[RiscvCore.scala 119:20]
      illegalInstruction <= UInt<1>("h1") @[ExceptionSupport.scala 125:24]
      inst_wky <= io.inst_wky @[RiscvCore.scala 121:10]
      iFetchpc <= now.pc @[RiscvCore.scala 122:14]
      node _T = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_1 = eq(UInt<5>("h13"), _T) @[RVInsts.scala 12:39]
      when _T_1 : @[IBase.scala 151:23]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T @[BitTool.scala 31:14]
        node _T_2 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T = bits(_T_2, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T @[BitTool.scala 31:14]
        node _T_3 = bits(_T_2, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T = bits(_T_3, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T @[BitTool.scala 31:14]
        node _T_4 = bits(_T_3, 11, 0) @[BitTool.scala 32:33]
        node _rd_T = bits(_T_4, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T @[BitTool.scala 31:14]
        node _T_5 = bits(_T_4, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_5 @[BitTool.scala 35:16]
        node imm_signBit = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T = bits(imm_signBit, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_1 = mux(_imm_T, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_2 = cat(_imm_T_1, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_2 @[CommonDecode.scala 48:127]
        node _next_reg_T = add(now.reg_wky[rs1], imm) @[IBase.scala 151:63]
        node _next_reg_T_1 = tail(_next_reg_T, 1) @[IBase.scala 151:63]
        next.reg_wky[rd] <= _next_reg_T_1 @[IBase.scala 151:47]
      }
      node _T_6 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_7 = eq(UInt<14>("h2013"), _T_6) @[RVInsts.scala 12:39]
      when _T_7 : @[IBase.scala 152:23]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_1 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_1 @[BitTool.scala 31:14]
        node _T_8 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_1 = bits(_T_8, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_1 @[BitTool.scala 31:14]
        node _T_9 = bits(_T_8, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_1 = bits(_T_9, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_1 @[BitTool.scala 31:14]
        node _T_10 = bits(_T_9, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_1 = bits(_T_10, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_1 @[BitTool.scala 31:14]
        node _T_11 = bits(_T_10, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_11 @[BitTool.scala 35:16]
        node imm_signBit_1 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_3 = bits(imm_signBit_1, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_4 = mux(_imm_T_3, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_5 = cat(_imm_T_4, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_5 @[CommonDecode.scala 48:127]
        node _next_reg_T_2 = asSInt(now.reg_wky[rs1]) @[IBase.scala 152:67]
        node _next_reg_T_3 = asSInt(imm) @[IBase.scala 152:80]
        node _next_reg_T_4 = lt(_next_reg_T_2, _next_reg_T_3) @[IBase.scala 152:74]
        node _next_reg_T_5 = mux(_next_reg_T_4, UInt<1>("h1"), UInt<1>("h0")) @[IBase.scala 152:53]
        next.reg_wky[rd] <= _next_reg_T_5 @[IBase.scala 152:47]
      }
      node _T_12 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_13 = eq(UInt<14>("h3013"), _T_12) @[RVInsts.scala 12:39]
      when _T_13 : @[IBase.scala 153:23]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_2 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_2 @[BitTool.scala 31:14]
        node _T_14 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_2 = bits(_T_14, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_2 @[BitTool.scala 31:14]
        node _T_15 = bits(_T_14, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_2 = bits(_T_15, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_2 @[BitTool.scala 31:14]
        node _T_16 = bits(_T_15, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_2 = bits(_T_16, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_2 @[BitTool.scala 31:14]
        node _T_17 = bits(_T_16, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_17 @[BitTool.scala 35:16]
        node imm_signBit_2 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_6 = bits(imm_signBit_2, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_7 = mux(_imm_T_6, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_8 = cat(_imm_T_7, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_8 @[CommonDecode.scala 48:127]
        node _next_reg_T_6 = lt(now.reg_wky[rs1], imm) @[IBase.scala 153:67]
        node _next_reg_T_7 = mux(_next_reg_T_6, UInt<1>("h1"), UInt<1>("h0")) @[IBase.scala 153:53]
        next.reg_wky[rd] <= _next_reg_T_7 @[IBase.scala 153:47]
      }
      node _T_18 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_19 = eq(UInt<15>("h7013"), _T_18) @[RVInsts.scala 12:39]
      when _T_19 : @[IBase.scala 155:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_3 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_3 @[BitTool.scala 31:14]
        node _T_20 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_3 = bits(_T_20, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_3 @[BitTool.scala 31:14]
        node _T_21 = bits(_T_20, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_3 = bits(_T_21, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_3 @[BitTool.scala 31:14]
        node _T_22 = bits(_T_21, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_3 = bits(_T_22, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_3 @[BitTool.scala 31:14]
        node _T_23 = bits(_T_22, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_23 @[BitTool.scala 35:16]
        node imm_signBit_3 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_9 = bits(imm_signBit_3, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_10 = mux(_imm_T_9, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_11 = cat(_imm_T_10, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_11 @[CommonDecode.scala 48:127]
        node _next_reg_T_8 = and(now.reg_wky[rs1], imm) @[IBase.scala 155:62]
        next.reg_wky[rd] <= _next_reg_T_8 @[IBase.scala 155:46]
      }
      node _T_24 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_25 = eq(UInt<15>("h6013"), _T_24) @[RVInsts.scala 12:39]
      when _T_25 : @[IBase.scala 156:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_4 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_4 @[BitTool.scala 31:14]
        node _T_26 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_4 = bits(_T_26, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_4 @[BitTool.scala 31:14]
        node _T_27 = bits(_T_26, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_4 = bits(_T_27, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_4 @[BitTool.scala 31:14]
        node _T_28 = bits(_T_27, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_4 = bits(_T_28, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_4 @[BitTool.scala 31:14]
        node _T_29 = bits(_T_28, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_29 @[BitTool.scala 35:16]
        node imm_signBit_4 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_12 = bits(imm_signBit_4, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_13 = mux(_imm_T_12, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_14 = cat(_imm_T_13, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_14 @[CommonDecode.scala 48:127]
        node _next_reg_T_9 = or(now.reg_wky[rs1], imm) @[IBase.scala 156:62]
        next.reg_wky[rd] <= _next_reg_T_9 @[IBase.scala 156:46]
      }
      node _T_30 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_31 = eq(UInt<15>("h4013"), _T_30) @[RVInsts.scala 12:39]
      when _T_31 : @[IBase.scala 157:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_5 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_5 @[BitTool.scala 31:14]
        node _T_32 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_5 = bits(_T_32, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_5 @[BitTool.scala 31:14]
        node _T_33 = bits(_T_32, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_5 = bits(_T_33, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_5 @[BitTool.scala 31:14]
        node _T_34 = bits(_T_33, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_5 = bits(_T_34, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_5 @[BitTool.scala 31:14]
        node _T_35 = bits(_T_34, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_35 @[BitTool.scala 35:16]
        node imm_signBit_5 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_15 = bits(imm_signBit_5, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_16 = mux(_imm_T_15, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_17 = cat(_imm_T_16, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_17 @[CommonDecode.scala 48:127]
        node _next_reg_T_10 = xor(now.reg_wky[rs1], imm) @[IBase.scala 157:62]
        next.reg_wky[rd] <= _next_reg_T_10 @[IBase.scala 157:46]
      }
      node _T_36 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 29:12]
      node _T_37 = eq(UInt<13>("h1013"), _T_36) @[RVInsts.scala 29:12]
      when _T_37 : @[IBase.scala 159:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_6 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_6 @[BitTool.scala 31:14]
        node _T_38 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_6 = bits(_T_38, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_6 @[BitTool.scala 31:14]
        node _T_39 = bits(_T_38, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_6 = bits(_T_39, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_6 @[BitTool.scala 31:14]
        node _T_40 = bits(_T_39, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_6 = bits(_T_40, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_6 @[BitTool.scala 31:14]
        node _T_41 = bits(_T_40, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_41 @[BitTool.scala 35:16]
        node imm_signBit_6 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_18 = bits(imm_signBit_6, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_19 = mux(_imm_T_18, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_20 = cat(_imm_T_19, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_20 @[CommonDecode.scala 48:127]
        node _next_reg_T_11 = bits(imm, 4, 0) @[IBase.scala 159:68]
        node _next_reg_T_12 = dshl(now.reg_wky[rs1], _next_reg_T_11) @[IBase.scala 159:62]
        next.reg_wky[rd] <= _next_reg_T_12 @[IBase.scala 159:46]
      }
      node _T_42 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 29:12]
      node _T_43 = eq(UInt<15>("h5013"), _T_42) @[RVInsts.scala 29:12]
      when _T_43 : @[IBase.scala 160:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_7 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_7 @[BitTool.scala 31:14]
        node _T_44 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_7 = bits(_T_44, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_7 @[BitTool.scala 31:14]
        node _T_45 = bits(_T_44, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_7 = bits(_T_45, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_7 @[BitTool.scala 31:14]
        node _T_46 = bits(_T_45, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_7 = bits(_T_46, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_7 @[BitTool.scala 31:14]
        node _T_47 = bits(_T_46, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_47 @[BitTool.scala 35:16]
        node imm_signBit_7 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_21 = bits(imm_signBit_7, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_22 = mux(_imm_T_21, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_23 = cat(_imm_T_22, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_23 @[CommonDecode.scala 48:127]
        node _next_reg_T_13 = bits(imm, 4, 0) @[IBase.scala 160:68]
        node _next_reg_T_14 = dshr(now.reg_wky[rs1], _next_reg_T_13) @[IBase.scala 160:62]
        next.reg_wky[rd] <= _next_reg_T_14 @[IBase.scala 160:46]
      }
      node _T_48 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 29:12]
      node _T_49 = eq(UInt<31>("h40005013"), _T_48) @[RVInsts.scala 29:12]
      when _T_49 : @[IBase.scala 161:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_8 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_8 @[BitTool.scala 31:14]
        node _T_50 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_8 = bits(_T_50, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_8 @[BitTool.scala 31:14]
        node _T_51 = bits(_T_50, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_8 = bits(_T_51, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_8 @[BitTool.scala 31:14]
        node _T_52 = bits(_T_51, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_8 = bits(_T_52, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_8 @[BitTool.scala 31:14]
        node _T_53 = bits(_T_52, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_53 @[BitTool.scala 35:16]
        node imm_signBit_8 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_24 = bits(imm_signBit_8, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_25 = mux(_imm_T_24, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_26 = cat(_imm_T_25, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_26 @[CommonDecode.scala 48:127]
        node _next_reg_T_15 = asSInt(now.reg_wky[rs1]) @[IBase.scala 161:63]
        node _next_reg_T_16 = bits(imm, 4, 0) @[IBase.scala 161:76]
        node _next_reg_T_17 = dshr(_next_reg_T_15, _next_reg_T_16) @[IBase.scala 161:70]
        node _next_reg_T_18 = asUInt(_next_reg_T_17) @[IBase.scala 161:84]
        next.reg_wky[rd] <= _next_reg_T_18 @[IBase.scala 161:46]
      }
      node _T_54 = and(inst_wky, UInt<7>("h7f")) @[RVInsts.scala 12:39]
      node _T_55 = eq(UInt<6>("h37"), _T_54) @[RVInsts.scala 12:39]
      when _T_55 : @[IBase.scala 163:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_31_12_T = bits(inst_wky, 31, 12) @[BitTool.scala 31:23]
        imm_31_12 <= _imm_31_12_T @[BitTool.scala 31:14]
        node _T_56 = bits(inst_wky, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_9 = bits(_T_56, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_9 @[BitTool.scala 31:14]
        node _T_57 = bits(_T_56, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_57 @[BitTool.scala 35:16]
        node _imm_T_27 = cat(imm_31_12, UInt<12>("h0")) @[Cat.scala 33:92]
        node imm_signBit_9 = bits(_imm_T_27, 31, 31) @[BitTool.scala 9:20]
        node _imm_T_28 = bits(_imm_T_27, 31, 0) @[BitTool.scala 11:8]
        imm <= _imm_T_28 @[CommonDecode.scala 51:127]
        next.reg_wky[rd] <= imm @[IBase.scala 163:45]
      }
      node _T_58 = and(inst_wky, UInt<7>("h7f")) @[RVInsts.scala 12:39]
      node _T_59 = eq(UInt<5>("h17"), _T_58) @[RVInsts.scala 12:39]
      when _T_59 : @[IBase.scala 165:23]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_31_12_T_1 = bits(inst_wky, 31, 12) @[BitTool.scala 31:23]
        imm_31_12 <= _imm_31_12_T_1 @[BitTool.scala 31:14]
        node _T_60 = bits(inst_wky, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_10 = bits(_T_60, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_10 @[BitTool.scala 31:14]
        node _T_61 = bits(_T_60, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_61 @[BitTool.scala 35:16]
        node _imm_T_29 = cat(imm_31_12, UInt<12>("h0")) @[Cat.scala 33:92]
        node imm_signBit_10 = bits(_imm_T_29, 31, 31) @[BitTool.scala 9:20]
        node _imm_T_30 = bits(_imm_T_29, 31, 0) @[BitTool.scala 11:8]
        imm <= _imm_T_30 @[CommonDecode.scala 51:127]
        node _next_reg_T_19 = add(now.pc, imm) @[IBase.scala 165:57]
        node _next_reg_T_20 = tail(_next_reg_T_19, 1) @[IBase.scala 165:57]
        next.reg_wky[rd] <= _next_reg_T_20 @[IBase.scala 165:47]
      }
      node _T_62 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_63 = eq(UInt<6>("h33"), _T_62) @[RVInsts.scala 12:39]
      when _T_63 : @[IBase.scala 168:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T @[BitTool.scala 31:14]
        node _T_64 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T = bits(_T_64, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T @[BitTool.scala 31:14]
        node _T_65 = bits(_T_64, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_9 = bits(_T_65, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_9 @[BitTool.scala 31:14]
        node _T_66 = bits(_T_65, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_9 = bits(_T_66, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_9 @[BitTool.scala 31:14]
        node _T_67 = bits(_T_66, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_11 = bits(_T_67, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_11 @[BitTool.scala 31:14]
        node _T_68 = bits(_T_67, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_68 @[BitTool.scala 35:16]
        node _next_reg_T_21 = add(now.reg_wky[rs1], now.reg_wky[rs2]) @[IBase.scala 168:62]
        node _next_reg_T_22 = tail(_next_reg_T_21, 1) @[IBase.scala 168:62]
        next.reg_wky[rd] <= _next_reg_T_22 @[IBase.scala 168:46]
      }
      node _T_69 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_70 = eq(UInt<14>("h2033"), _T_69) @[RVInsts.scala 12:39]
      when _T_70 : @[IBase.scala 169:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_1 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_1 @[BitTool.scala 31:14]
        node _T_71 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_1 = bits(_T_71, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_1 @[BitTool.scala 31:14]
        node _T_72 = bits(_T_71, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_10 = bits(_T_72, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_10 @[BitTool.scala 31:14]
        node _T_73 = bits(_T_72, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_10 = bits(_T_73, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_10 @[BitTool.scala 31:14]
        node _T_74 = bits(_T_73, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_12 = bits(_T_74, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_12 @[BitTool.scala 31:14]
        node _T_75 = bits(_T_74, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_75 @[BitTool.scala 35:16]
        node _next_reg_T_23 = asSInt(now.reg_wky[rs1]) @[IBase.scala 169:66]
        node _next_reg_T_24 = asSInt(now.reg_wky[rs2]) @[IBase.scala 169:88]
        node _next_reg_T_25 = lt(_next_reg_T_23, _next_reg_T_24) @[IBase.scala 169:73]
        node _next_reg_T_26 = mux(_next_reg_T_25, UInt<1>("h1"), UInt<1>("h0")) @[IBase.scala 169:52]
        next.reg_wky[rd] <= _next_reg_T_26 @[IBase.scala 169:46]
      }
      node _T_76 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_77 = eq(UInt<14>("h3033"), _T_76) @[RVInsts.scala 12:39]
      when _T_77 : @[IBase.scala 170:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_2 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_2 @[BitTool.scala 31:14]
        node _T_78 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_2 = bits(_T_78, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_2 @[BitTool.scala 31:14]
        node _T_79 = bits(_T_78, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_11 = bits(_T_79, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_11 @[BitTool.scala 31:14]
        node _T_80 = bits(_T_79, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_11 = bits(_T_80, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_11 @[BitTool.scala 31:14]
        node _T_81 = bits(_T_80, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_13 = bits(_T_81, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_13 @[BitTool.scala 31:14]
        node _T_82 = bits(_T_81, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_82 @[BitTool.scala 35:16]
        node _next_reg_T_27 = lt(now.reg_wky[rs1], now.reg_wky[rs2]) @[IBase.scala 170:66]
        node _next_reg_T_28 = mux(_next_reg_T_27, UInt<1>("h1"), UInt<1>("h0")) @[IBase.scala 170:52]
        next.reg_wky[rd] <= _next_reg_T_28 @[IBase.scala 170:46]
      }
      node _T_83 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_84 = eq(UInt<15>("h7033"), _T_83) @[RVInsts.scala 12:39]
      when _T_84 : @[IBase.scala 172:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_3 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_3 @[BitTool.scala 31:14]
        node _T_85 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_3 = bits(_T_85, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_3 @[BitTool.scala 31:14]
        node _T_86 = bits(_T_85, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_12 = bits(_T_86, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_12 @[BitTool.scala 31:14]
        node _T_87 = bits(_T_86, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_12 = bits(_T_87, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_12 @[BitTool.scala 31:14]
        node _T_88 = bits(_T_87, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_14 = bits(_T_88, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_14 @[BitTool.scala 31:14]
        node _T_89 = bits(_T_88, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_89 @[BitTool.scala 35:16]
        node _next_reg_T_29 = and(now.reg_wky[rs1], now.reg_wky[rs2]) @[IBase.scala 172:61]
        next.reg_wky[rd] <= _next_reg_T_29 @[IBase.scala 172:45]
      }
      node _T_90 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_91 = eq(UInt<15>("h6033"), _T_90) @[RVInsts.scala 12:39]
      when _T_91 : @[IBase.scala 173:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_4 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_4 @[BitTool.scala 31:14]
        node _T_92 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_4 = bits(_T_92, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_4 @[BitTool.scala 31:14]
        node _T_93 = bits(_T_92, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_13 = bits(_T_93, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_13 @[BitTool.scala 31:14]
        node _T_94 = bits(_T_93, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_13 = bits(_T_94, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_13 @[BitTool.scala 31:14]
        node _T_95 = bits(_T_94, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_15 = bits(_T_95, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_15 @[BitTool.scala 31:14]
        node _T_96 = bits(_T_95, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_96 @[BitTool.scala 35:16]
        node _next_reg_T_30 = or(now.reg_wky[rs1], now.reg_wky[rs2]) @[IBase.scala 173:61]
        next.reg_wky[rd] <= _next_reg_T_30 @[IBase.scala 173:45]
      }
      node _T_97 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_98 = eq(UInt<15>("h4033"), _T_97) @[RVInsts.scala 12:39]
      when _T_98 : @[IBase.scala 174:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_5 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_5 @[BitTool.scala 31:14]
        node _T_99 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_5 = bits(_T_99, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_5 @[BitTool.scala 31:14]
        node _T_100 = bits(_T_99, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_14 = bits(_T_100, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_14 @[BitTool.scala 31:14]
        node _T_101 = bits(_T_100, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_14 = bits(_T_101, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_14 @[BitTool.scala 31:14]
        node _T_102 = bits(_T_101, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_16 = bits(_T_102, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_16 @[BitTool.scala 31:14]
        node _T_103 = bits(_T_102, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_103 @[BitTool.scala 35:16]
        node _next_reg_T_31 = xor(now.reg_wky[rs1], now.reg_wky[rs2]) @[IBase.scala 174:61]
        next.reg_wky[rd] <= _next_reg_T_31 @[IBase.scala 174:45]
      }
      node _T_104 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_105 = eq(UInt<13>("h1033"), _T_104) @[RVInsts.scala 12:39]
      when _T_105 : @[IBase.scala 176:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_6 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_6 @[BitTool.scala 31:14]
        node _T_106 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_6 = bits(_T_106, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_6 @[BitTool.scala 31:14]
        node _T_107 = bits(_T_106, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_15 = bits(_T_107, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_15 @[BitTool.scala 31:14]
        node _T_108 = bits(_T_107, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_15 = bits(_T_108, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_15 @[BitTool.scala 31:14]
        node _T_109 = bits(_T_108, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_17 = bits(_T_109, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_17 @[BitTool.scala 31:14]
        node _T_110 = bits(_T_109, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_110 @[BitTool.scala 35:16]
        node _next_reg_T_32 = bits(now.reg_wky[rs2], 4, 0) @[IBase.scala 176:76]
        node _next_reg_T_33 = dshl(now.reg_wky[rs1], _next_reg_T_32) @[IBase.scala 176:61]
        next.reg_wky[rd] <= _next_reg_T_33 @[IBase.scala 176:45]
      }
      node _T_111 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_112 = eq(UInt<15>("h5033"), _T_111) @[RVInsts.scala 12:39]
      when _T_112 : @[IBase.scala 177:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_7 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_7 @[BitTool.scala 31:14]
        node _T_113 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_7 = bits(_T_113, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_7 @[BitTool.scala 31:14]
        node _T_114 = bits(_T_113, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_16 = bits(_T_114, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_16 @[BitTool.scala 31:14]
        node _T_115 = bits(_T_114, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_16 = bits(_T_115, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_16 @[BitTool.scala 31:14]
        node _T_116 = bits(_T_115, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_18 = bits(_T_116, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_18 @[BitTool.scala 31:14]
        node _T_117 = bits(_T_116, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_117 @[BitTool.scala 35:16]
        node _next_reg_T_34 = bits(now.reg_wky[rs2], 4, 0) @[IBase.scala 177:76]
        node _next_reg_T_35 = dshr(now.reg_wky[rs1], _next_reg_T_34) @[IBase.scala 177:61]
        next.reg_wky[rd] <= _next_reg_T_35 @[IBase.scala 177:45]
      }
      node _T_118 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_119 = eq(UInt<31>("h40000033"), _T_118) @[RVInsts.scala 12:39]
      when _T_119 : @[IBase.scala 179:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_8 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_8 @[BitTool.scala 31:14]
        node _T_120 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_8 = bits(_T_120, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_8 @[BitTool.scala 31:14]
        node _T_121 = bits(_T_120, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_17 = bits(_T_121, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_17 @[BitTool.scala 31:14]
        node _T_122 = bits(_T_121, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_17 = bits(_T_122, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_17 @[BitTool.scala 31:14]
        node _T_123 = bits(_T_122, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_19 = bits(_T_123, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_19 @[BitTool.scala 31:14]
        node _T_124 = bits(_T_123, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_124 @[BitTool.scala 35:16]
        node _next_reg_T_36 = sub(now.reg_wky[rs1], now.reg_wky[rs2]) @[IBase.scala 179:61]
        node _next_reg_T_37 = tail(_next_reg_T_36, 1) @[IBase.scala 179:61]
        next.reg_wky[rd] <= _next_reg_T_37 @[IBase.scala 179:45]
      }
      node _T_125 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_126 = eq(UInt<31>("h40005033"), _T_125) @[RVInsts.scala 12:39]
      when _T_126 : @[IBase.scala 180:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_9 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_9 @[BitTool.scala 31:14]
        node _T_127 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_9 = bits(_T_127, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_9 @[BitTool.scala 31:14]
        node _T_128 = bits(_T_127, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_18 = bits(_T_128, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_18 @[BitTool.scala 31:14]
        node _T_129 = bits(_T_128, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_18 = bits(_T_129, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_18 @[BitTool.scala 31:14]
        node _T_130 = bits(_T_129, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_20 = bits(_T_130, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_20 @[BitTool.scala 31:14]
        node _T_131 = bits(_T_130, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_131 @[BitTool.scala 35:16]
        node _next_reg_T_38 = asSInt(now.reg_wky[rs1]) @[IBase.scala 180:62]
        node _next_reg_T_39 = bits(now.reg_wky[rs2], 4, 0) @[IBase.scala 180:84]
        node _next_reg_T_40 = dshr(_next_reg_T_38, _next_reg_T_39) @[IBase.scala 180:69]
        node _next_reg_T_41 = asUInt(_next_reg_T_40) @[IBase.scala 180:92]
        next.reg_wky[rd] <= _next_reg_T_41 @[IBase.scala 180:45]
      }
      node _T_132 = and(inst_wky, UInt<7>("h7f")) @[RVInsts.scala 12:39]
      node _T_133 = eq(UInt<7>("h6f"), _T_132) @[RVInsts.scala 12:39]
      when _T_133 : @[IBase.scala 188:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_20_T = bits(inst_wky, 31, 31) @[BitTool.scala 31:23]
        imm_20 <= _imm_20_T @[BitTool.scala 31:14]
        node _T_134 = bits(inst_wky, 30, 0) @[BitTool.scala 32:33]
        node _imm_10_1_T = bits(_T_134, 30, 21) @[BitTool.scala 31:23]
        imm_10_1 <= _imm_10_1_T @[BitTool.scala 31:14]
        node _T_135 = bits(_T_134, 20, 0) @[BitTool.scala 32:33]
        node _imm_11_T = bits(_T_135, 20, 20) @[BitTool.scala 31:23]
        imm_11 <= _imm_11_T @[BitTool.scala 31:14]
        node _T_136 = bits(_T_135, 19, 0) @[BitTool.scala 32:33]
        node _imm_19_12_T = bits(_T_136, 19, 12) @[BitTool.scala 31:23]
        imm_19_12 <= _imm_19_12_T @[BitTool.scala 31:14]
        node _T_137 = bits(_T_136, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_21 = bits(_T_137, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_21 @[BitTool.scala 31:14]
        node _T_138 = bits(_T_137, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_138 @[BitTool.scala 35:16]
        node imm_lo = cat(imm_10_1, UInt<1>("h0")) @[Cat.scala 33:92]
        node imm_hi_hi = cat(imm_20, imm_19_12) @[Cat.scala 33:92]
        node imm_hi = cat(imm_hi_hi, imm_11) @[Cat.scala 33:92]
        node _imm_T_31 = cat(imm_hi, imm_lo) @[Cat.scala 33:92]
        node imm_signBit_11 = bits(_imm_T_31, 20, 20) @[BitTool.scala 9:20]
        node _imm_T_32 = bits(imm_signBit_11, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_33 = mux(_imm_T_32, UInt<11>("h7ff"), UInt<11>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_34 = cat(_imm_T_33, _imm_T_31) @[Cat.scala 33:92]
        imm <= _imm_T_34 @[CommonDecode.scala 52:127]
        node _T_139 = bits(now.csr.misa, 2, 2) @[IBase.scala 134:27]
        node _T_140 = eq(UInt<1>("h1"), _T_139) @[Mux.scala 81:61]
        node _T_141 = mux(_T_140, UInt<1>("h1"), UInt<2>("h2")) @[Mux.scala 81:58]
        node _T_142 = add(now.pc, imm) @[IBase.scala 193:47]
        node _T_143 = tail(_T_142, 1) @[IBase.scala 193:47]
        node _T_144 = bits(_T_143, 0, 0) @[IBase.scala 126:25]
        node _T_145 = eq(_T_144, UInt<1>("h0")) @[IBase.scala 126:29]
        node _T_146 = bits(_T_143, 1, 0) @[IBase.scala 127:25]
        node _T_147 = eq(_T_146, UInt<1>("h0")) @[IBase.scala 127:32]
        node _T_148 = bits(_T_143, 2, 0) @[IBase.scala 128:25]
        node _T_149 = eq(_T_148, UInt<1>("h0")) @[IBase.scala 128:32]
        node _T_150 = eq(UInt<1>("h1"), _T_141) @[Mux.scala 81:61]
        node _T_151 = mux(_T_150, _T_145, UInt<1>("h1")) @[Mux.scala 81:58]
        node _T_152 = eq(UInt<2>("h2"), _T_141) @[Mux.scala 81:61]
        node _T_153 = mux(_T_152, _T_147, _T_151) @[Mux.scala 81:58]
        node _T_154 = eq(UInt<2>("h3"), _T_141) @[Mux.scala 81:61]
        node _T_155 = mux(_T_154, _T_149, _T_153) @[Mux.scala 81:58]
        when _T_155 : @[IBase.scala 193:55]
        {
          global_data.setpc <= UInt<1>("h1") @[IBase.scala 194:27]
          node _next_pc_T = add(now.pc, imm) @[IBase.scala 195:37]
          node _next_pc_T_1 = tail(_next_pc_T, 1) @[IBase.scala 195:37]
          next.pc <= _next_pc_T_1 @[IBase.scala 195:27]
          node _next_reg_T_42 = add(now.pc, UInt<3>("h4")) @[IBase.scala 196:37]
          node _next_reg_T_43 = tail(_next_reg_T_42, 1) @[IBase.scala 196:37]
          next.reg_wky[rd] <= _next_reg_T_43 @[IBase.scala 196:27]
        }
        else :
        {
          node _next_csr_mtval_T = add(now.pc, imm) @[IBase.scala 199:34]
          node _next_csr_mtval_T_1 = tail(_next_csr_mtval_T, 1) @[IBase.scala 199:34]
          next.csr.mtval <= _next_csr_mtval_T_1 @[IBase.scala 199:24]
          exceptionVec[0] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      node _T_156 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_157 = eq(UInt<7>("h67"), _T_156) @[RVInsts.scala 12:39]
      when _T_157 : @[IBase.scala 204:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_9 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_9 @[BitTool.scala 31:14]
        node _T_158 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_19 = bits(_T_158, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_19 @[BitTool.scala 31:14]
        node _T_159 = bits(_T_158, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_19 = bits(_T_159, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_19 @[BitTool.scala 31:14]
        node _T_160 = bits(_T_159, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_22 = bits(_T_160, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_22 @[BitTool.scala 31:14]
        node _T_161 = bits(_T_160, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_161 @[BitTool.scala 35:16]
        node imm_signBit_12 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_35 = bits(imm_signBit_12, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_36 = mux(_imm_T_35, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_37 = cat(_imm_T_36, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_37 @[CommonDecode.scala 48:127]
        node _T_162 = bits(now.csr.misa, 2, 2) @[IBase.scala 134:27]
        node _T_163 = eq(UInt<1>("h1"), _T_162) @[Mux.scala 81:61]
        node _T_164 = mux(_T_163, UInt<1>("h1"), UInt<2>("h2")) @[Mux.scala 81:58]
        node _T_165 = add(now.reg_wky[rs1], imm) @[IBase.scala 206:58]
        node _T_166 = tail(_T_165, 1) @[IBase.scala 206:58]
        node _T_167 = bits(_T_166, 31, 1) @[IBase.scala 206:64]
        node _T_168 = cat(_T_167, UInt<1>("h0")) @[Cat.scala 33:92]
        node _T_169 = bits(_T_168, 0, 0) @[IBase.scala 126:25]
        node _T_170 = eq(_T_169, UInt<1>("h0")) @[IBase.scala 126:29]
        node _T_171 = bits(_T_168, 1, 0) @[IBase.scala 127:25]
        node _T_172 = eq(_T_171, UInt<1>("h0")) @[IBase.scala 127:32]
        node _T_173 = bits(_T_168, 2, 0) @[IBase.scala 128:25]
        node _T_174 = eq(_T_173, UInt<1>("h0")) @[IBase.scala 128:32]
        node _T_175 = eq(UInt<1>("h1"), _T_164) @[Mux.scala 81:61]
        node _T_176 = mux(_T_175, _T_170, UInt<1>("h1")) @[Mux.scala 81:58]
        node _T_177 = eq(UInt<2>("h2"), _T_164) @[Mux.scala 81:61]
        node _T_178 = mux(_T_177, _T_172, _T_176) @[Mux.scala 81:58]
        node _T_179 = eq(UInt<2>("h3"), _T_164) @[Mux.scala 81:61]
        node _T_180 = mux(_T_179, _T_174, _T_178) @[Mux.scala 81:58]
        when _T_180 : @[IBase.scala 206:91]
        {
          global_data.setpc <= UInt<1>("h1") @[IBase.scala 207:27]
          node _next_pc_T_2 = add(now.reg_wky[rs1], imm) @[IBase.scala 208:48]
          node _next_pc_T_3 = tail(_next_pc_T_2, 1) @[IBase.scala 208:48]
          node _next_pc_T_4 = bits(_next_pc_T_3, 31, 1) @[IBase.scala 208:54]
          node _next_pc_T_5 = cat(_next_pc_T_4, UInt<1>("h0")) @[Cat.scala 33:92]
          next.pc <= _next_pc_T_5 @[IBase.scala 208:27]
          node _next_reg_T_44 = add(now.pc, UInt<3>("h4")) @[IBase.scala 209:37]
          node _next_reg_T_45 = tail(_next_reg_T_44, 1) @[IBase.scala 209:37]
          next.reg_wky[rd] <= _next_reg_T_45 @[IBase.scala 209:27]
        }
        else :
        {
          node _next_csr_mtval_T_2 = add(now.reg_wky[rs1], imm) @[IBase.scala 212:45]
          node _next_csr_mtval_T_3 = tail(_next_csr_mtval_T_2, 1) @[IBase.scala 212:45]
          node _next_csr_mtval_T_4 = bits(_next_csr_mtval_T_3, 31, 1) @[IBase.scala 212:51]
          node _next_csr_mtval_T_5 = cat(_next_csr_mtval_T_4, UInt<1>("h0")) @[Cat.scala 33:92]
          next.csr.mtval <= _next_csr_mtval_T_5 @[IBase.scala 212:24]
          exceptionVec[0] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      node _T_181 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_182 = eq(UInt<7>("h63"), _T_181) @[RVInsts.scala 12:39]
      when _T_182 : @[IBase.scala 218:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_12_T = bits(inst_wky, 31, 31) @[BitTool.scala 31:23]
        imm_12 <= _imm_12_T @[BitTool.scala 31:14]
        node _T_183 = bits(inst_wky, 30, 0) @[BitTool.scala 32:33]
        node _imm_10_5_T = bits(_T_183, 30, 25) @[BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T @[BitTool.scala 31:14]
        node _T_184 = bits(_T_183, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_10 = bits(_T_184, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_10 @[BitTool.scala 31:14]
        node _T_185 = bits(_T_184, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_20 = bits(_T_185, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_20 @[BitTool.scala 31:14]
        node _T_186 = bits(_T_185, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_20 = bits(_T_186, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_20 @[BitTool.scala 31:14]
        node _T_187 = bits(_T_186, 11, 0) @[BitTool.scala 32:33]
        node _imm_4_1_T = bits(_T_187, 11, 8) @[BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T @[BitTool.scala 31:14]
        node _T_188 = bits(_T_187, 7, 0) @[BitTool.scala 32:33]
        node _imm_11_T_1 = bits(_T_188, 7, 7) @[BitTool.scala 31:23]
        imm_11 <= _imm_11_T_1 @[BitTool.scala 31:14]
        node _T_189 = bits(_T_188, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_189 @[BitTool.scala 35:16]
        node imm_lo_1 = cat(imm_4_1, UInt<1>("h0")) @[Cat.scala 33:92]
        node imm_hi_hi_1 = cat(imm_12, imm_11) @[Cat.scala 33:92]
        node imm_hi_1 = cat(imm_hi_hi_1, imm_10_5) @[Cat.scala 33:92]
        node _imm_T_38 = cat(imm_hi_1, imm_lo_1) @[Cat.scala 33:92]
        node imm_signBit_13 = bits(_imm_T_38, 12, 12) @[BitTool.scala 9:20]
        node _imm_T_39 = bits(imm_signBit_13, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_40 = mux(_imm_T_39, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_41 = cat(_imm_T_40, _imm_T_38) @[Cat.scala 33:92]
        imm <= _imm_T_41 @[CommonDecode.scala 50:127]
        node _T_190 = eq(now.reg_wky[rs1], now.reg_wky[rs2]) @[IBase.scala 220:25]
        when _T_190 : @[IBase.scala 220:43]
        {
          node _T_191 = bits(now.csr.misa, 2, 2) @[IBase.scala 134:27]
          node _T_192 = eq(UInt<1>("h1"), _T_191) @[Mux.scala 81:61]
          node _T_193 = mux(_T_192, UInt<1>("h1"), UInt<2>("h2")) @[Mux.scala 81:58]
          node _T_194 = add(now.pc, imm) @[IBase.scala 221:49]
          node _T_195 = tail(_T_194, 1) @[IBase.scala 221:49]
          node _T_196 = bits(_T_195, 0, 0) @[IBase.scala 126:25]
          node _T_197 = eq(_T_196, UInt<1>("h0")) @[IBase.scala 126:29]
          node _T_198 = bits(_T_195, 1, 0) @[IBase.scala 127:25]
          node _T_199 = eq(_T_198, UInt<1>("h0")) @[IBase.scala 127:32]
          node _T_200 = bits(_T_195, 2, 0) @[IBase.scala 128:25]
          node _T_201 = eq(_T_200, UInt<1>("h0")) @[IBase.scala 128:32]
          node _T_202 = eq(UInt<1>("h1"), _T_193) @[Mux.scala 81:61]
          node _T_203 = mux(_T_202, _T_197, UInt<1>("h1")) @[Mux.scala 81:58]
          node _T_204 = eq(UInt<2>("h2"), _T_193) @[Mux.scala 81:61]
          node _T_205 = mux(_T_204, _T_199, _T_203) @[Mux.scala 81:58]
          node _T_206 = eq(UInt<2>("h3"), _T_193) @[Mux.scala 81:61]
          node _T_207 = mux(_T_206, _T_201, _T_205) @[Mux.scala 81:58]
          when _T_207 : @[IBase.scala 221:57]
          {
            global_data.setpc <= UInt<1>("h1") @[IBase.scala 222:29]
            node _next_pc_T_6 = add(now.pc, imm) @[IBase.scala 223:39]
            node _next_pc_T_7 = tail(_next_pc_T_6, 1) @[IBase.scala 223:39]
            next.pc <= _next_pc_T_7 @[IBase.scala 223:29]
          }
          else :
          {
            node _next_csr_mtval_T_6 = add(now.pc, imm) @[IBase.scala 226:36]
            node _next_csr_mtval_T_7 = tail(_next_csr_mtval_T_6, 1) @[IBase.scala 226:36]
            next.csr.mtval <= _next_csr_mtval_T_7 @[IBase.scala 226:26]
            exceptionVec[0] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      }
      node _T_208 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_209 = eq(UInt<13>("h1063"), _T_208) @[RVInsts.scala 12:39]
      when _T_209 : @[IBase.scala 232:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_12_T_1 = bits(inst_wky, 31, 31) @[BitTool.scala 31:23]
        imm_12 <= _imm_12_T_1 @[BitTool.scala 31:14]
        node _T_210 = bits(inst_wky, 30, 0) @[BitTool.scala 32:33]
        node _imm_10_5_T_1 = bits(_T_210, 30, 25) @[BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T_1 @[BitTool.scala 31:14]
        node _T_211 = bits(_T_210, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_11 = bits(_T_211, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_11 @[BitTool.scala 31:14]
        node _T_212 = bits(_T_211, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_21 = bits(_T_212, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_21 @[BitTool.scala 31:14]
        node _T_213 = bits(_T_212, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_21 = bits(_T_213, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_21 @[BitTool.scala 31:14]
        node _T_214 = bits(_T_213, 11, 0) @[BitTool.scala 32:33]
        node _imm_4_1_T_1 = bits(_T_214, 11, 8) @[BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T_1 @[BitTool.scala 31:14]
        node _T_215 = bits(_T_214, 7, 0) @[BitTool.scala 32:33]
        node _imm_11_T_2 = bits(_T_215, 7, 7) @[BitTool.scala 31:23]
        imm_11 <= _imm_11_T_2 @[BitTool.scala 31:14]
        node _T_216 = bits(_T_215, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_216 @[BitTool.scala 35:16]
        node imm_lo_2 = cat(imm_4_1, UInt<1>("h0")) @[Cat.scala 33:92]
        node imm_hi_hi_2 = cat(imm_12, imm_11) @[Cat.scala 33:92]
        node imm_hi_2 = cat(imm_hi_hi_2, imm_10_5) @[Cat.scala 33:92]
        node _imm_T_42 = cat(imm_hi_2, imm_lo_2) @[Cat.scala 33:92]
        node imm_signBit_14 = bits(_imm_T_42, 12, 12) @[BitTool.scala 9:20]
        node _imm_T_43 = bits(imm_signBit_14, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_44 = mux(_imm_T_43, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_45 = cat(_imm_T_44, _imm_T_42) @[Cat.scala 33:92]
        imm <= _imm_T_45 @[CommonDecode.scala 50:127]
        node _T_217 = neq(now.reg_wky[rs1], now.reg_wky[rs2]) @[IBase.scala 235:25]
        when _T_217 : @[IBase.scala 235:43]
        {
          node _T_218 = bits(now.csr.misa, 2, 2) @[IBase.scala 134:27]
          node _T_219 = eq(UInt<1>("h1"), _T_218) @[Mux.scala 81:61]
          node _T_220 = mux(_T_219, UInt<1>("h1"), UInt<2>("h2")) @[Mux.scala 81:58]
          node _T_221 = add(now.pc, imm) @[IBase.scala 236:49]
          node _T_222 = tail(_T_221, 1) @[IBase.scala 236:49]
          node _T_223 = bits(_T_222, 0, 0) @[IBase.scala 126:25]
          node _T_224 = eq(_T_223, UInt<1>("h0")) @[IBase.scala 126:29]
          node _T_225 = bits(_T_222, 1, 0) @[IBase.scala 127:25]
          node _T_226 = eq(_T_225, UInt<1>("h0")) @[IBase.scala 127:32]
          node _T_227 = bits(_T_222, 2, 0) @[IBase.scala 128:25]
          node _T_228 = eq(_T_227, UInt<1>("h0")) @[IBase.scala 128:32]
          node _T_229 = eq(UInt<1>("h1"), _T_220) @[Mux.scala 81:61]
          node _T_230 = mux(_T_229, _T_224, UInt<1>("h1")) @[Mux.scala 81:58]
          node _T_231 = eq(UInt<2>("h2"), _T_220) @[Mux.scala 81:61]
          node _T_232 = mux(_T_231, _T_226, _T_230) @[Mux.scala 81:58]
          node _T_233 = eq(UInt<2>("h3"), _T_220) @[Mux.scala 81:61]
          node _T_234 = mux(_T_233, _T_228, _T_232) @[Mux.scala 81:58]
          when _T_234 : @[IBase.scala 236:57]
          {
            global_data.setpc <= UInt<1>("h1") @[IBase.scala 237:29]
            node _next_pc_T_8 = add(now.pc, imm) @[IBase.scala 238:39]
            node _next_pc_T_9 = tail(_next_pc_T_8, 1) @[IBase.scala 238:39]
            next.pc <= _next_pc_T_9 @[IBase.scala 238:29]
          }
          else :
          {
            node _next_csr_mtval_T_8 = add(now.pc, imm) @[IBase.scala 241:36]
            node _next_csr_mtval_T_9 = tail(_next_csr_mtval_T_8, 1) @[IBase.scala 241:36]
            next.csr.mtval <= _next_csr_mtval_T_9 @[IBase.scala 241:26]
            exceptionVec[0] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      }
      node _T_235 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_236 = eq(UInt<15>("h4063"), _T_235) @[RVInsts.scala 12:39]
      when _T_236 : @[IBase.scala 248:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_12_T_2 = bits(inst_wky, 31, 31) @[BitTool.scala 31:23]
        imm_12 <= _imm_12_T_2 @[BitTool.scala 31:14]
        node _T_237 = bits(inst_wky, 30, 0) @[BitTool.scala 32:33]
        node _imm_10_5_T_2 = bits(_T_237, 30, 25) @[BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T_2 @[BitTool.scala 31:14]
        node _T_238 = bits(_T_237, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_12 = bits(_T_238, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_12 @[BitTool.scala 31:14]
        node _T_239 = bits(_T_238, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_22 = bits(_T_239, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_22 @[BitTool.scala 31:14]
        node _T_240 = bits(_T_239, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_22 = bits(_T_240, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_22 @[BitTool.scala 31:14]
        node _T_241 = bits(_T_240, 11, 0) @[BitTool.scala 32:33]
        node _imm_4_1_T_2 = bits(_T_241, 11, 8) @[BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T_2 @[BitTool.scala 31:14]
        node _T_242 = bits(_T_241, 7, 0) @[BitTool.scala 32:33]
        node _imm_11_T_3 = bits(_T_242, 7, 7) @[BitTool.scala 31:23]
        imm_11 <= _imm_11_T_3 @[BitTool.scala 31:14]
        node _T_243 = bits(_T_242, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_243 @[BitTool.scala 35:16]
        node imm_lo_3 = cat(imm_4_1, UInt<1>("h0")) @[Cat.scala 33:92]
        node imm_hi_hi_3 = cat(imm_12, imm_11) @[Cat.scala 33:92]
        node imm_hi_3 = cat(imm_hi_hi_3, imm_10_5) @[Cat.scala 33:92]
        node _imm_T_46 = cat(imm_hi_3, imm_lo_3) @[Cat.scala 33:92]
        node imm_signBit_15 = bits(_imm_T_46, 12, 12) @[BitTool.scala 9:20]
        node _imm_T_47 = bits(imm_signBit_15, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_48 = mux(_imm_T_47, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_49 = cat(_imm_T_48, _imm_T_46) @[Cat.scala 33:92]
        imm <= _imm_T_49 @[CommonDecode.scala 50:127]
        node _T_244 = asSInt(now.reg_wky[rs1]) @[IBase.scala 250:25]
        node _T_245 = asSInt(now.reg_wky[rs2]) @[IBase.scala 250:47]
        node _T_246 = lt(_T_244, _T_245) @[IBase.scala 250:32]
        when _T_246 : @[IBase.scala 250:55]
        {
          node _T_247 = bits(now.csr.misa, 2, 2) @[IBase.scala 134:27]
          node _T_248 = eq(UInt<1>("h1"), _T_247) @[Mux.scala 81:61]
          node _T_249 = mux(_T_248, UInt<1>("h1"), UInt<2>("h2")) @[Mux.scala 81:58]
          node _T_250 = add(now.pc, imm) @[IBase.scala 251:49]
          node _T_251 = tail(_T_250, 1) @[IBase.scala 251:49]
          node _T_252 = bits(_T_251, 0, 0) @[IBase.scala 126:25]
          node _T_253 = eq(_T_252, UInt<1>("h0")) @[IBase.scala 126:29]
          node _T_254 = bits(_T_251, 1, 0) @[IBase.scala 127:25]
          node _T_255 = eq(_T_254, UInt<1>("h0")) @[IBase.scala 127:32]
          node _T_256 = bits(_T_251, 2, 0) @[IBase.scala 128:25]
          node _T_257 = eq(_T_256, UInt<1>("h0")) @[IBase.scala 128:32]
          node _T_258 = eq(UInt<1>("h1"), _T_249) @[Mux.scala 81:61]
          node _T_259 = mux(_T_258, _T_253, UInt<1>("h1")) @[Mux.scala 81:58]
          node _T_260 = eq(UInt<2>("h2"), _T_249) @[Mux.scala 81:61]
          node _T_261 = mux(_T_260, _T_255, _T_259) @[Mux.scala 81:58]
          node _T_262 = eq(UInt<2>("h3"), _T_249) @[Mux.scala 81:61]
          node _T_263 = mux(_T_262, _T_257, _T_261) @[Mux.scala 81:58]
          when _T_263 : @[IBase.scala 251:56]
          {
            global_data.setpc <= UInt<1>("h1") @[IBase.scala 252:29]
            node _next_pc_T_10 = add(now.pc, imm) @[IBase.scala 253:29]
            node _next_pc_T_11 = tail(_next_pc_T_10, 1) @[IBase.scala 253:29]
            next.pc <= _next_pc_T_11 @[IBase.scala 253:19]
          }
          else :
          {
            node _next_csr_mtval_T_10 = add(now.pc, imm) @[IBase.scala 255:36]
            node _next_csr_mtval_T_11 = tail(_next_csr_mtval_T_10, 1) @[IBase.scala 255:36]
            next.csr.mtval <= _next_csr_mtval_T_11 @[IBase.scala 255:26]
            exceptionVec[0] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      }
      node _T_264 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_265 = eq(UInt<15>("h6063"), _T_264) @[RVInsts.scala 12:39]
      when _T_265 : @[IBase.scala 260:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_12_T_3 = bits(inst_wky, 31, 31) @[BitTool.scala 31:23]
        imm_12 <= _imm_12_T_3 @[BitTool.scala 31:14]
        node _T_266 = bits(inst_wky, 30, 0) @[BitTool.scala 32:33]
        node _imm_10_5_T_3 = bits(_T_266, 30, 25) @[BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T_3 @[BitTool.scala 31:14]
        node _T_267 = bits(_T_266, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_13 = bits(_T_267, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_13 @[BitTool.scala 31:14]
        node _T_268 = bits(_T_267, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_23 = bits(_T_268, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_23 @[BitTool.scala 31:14]
        node _T_269 = bits(_T_268, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_23 = bits(_T_269, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_23 @[BitTool.scala 31:14]
        node _T_270 = bits(_T_269, 11, 0) @[BitTool.scala 32:33]
        node _imm_4_1_T_3 = bits(_T_270, 11, 8) @[BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T_3 @[BitTool.scala 31:14]
        node _T_271 = bits(_T_270, 7, 0) @[BitTool.scala 32:33]
        node _imm_11_T_4 = bits(_T_271, 7, 7) @[BitTool.scala 31:23]
        imm_11 <= _imm_11_T_4 @[BitTool.scala 31:14]
        node _T_272 = bits(_T_271, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_272 @[BitTool.scala 35:16]
        node imm_lo_4 = cat(imm_4_1, UInt<1>("h0")) @[Cat.scala 33:92]
        node imm_hi_hi_4 = cat(imm_12, imm_11) @[Cat.scala 33:92]
        node imm_hi_4 = cat(imm_hi_hi_4, imm_10_5) @[Cat.scala 33:92]
        node _imm_T_50 = cat(imm_hi_4, imm_lo_4) @[Cat.scala 33:92]
        node imm_signBit_16 = bits(_imm_T_50, 12, 12) @[BitTool.scala 9:20]
        node _imm_T_51 = bits(imm_signBit_16, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_52 = mux(_imm_T_51, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_53 = cat(_imm_T_52, _imm_T_50) @[Cat.scala 33:92]
        imm <= _imm_T_53 @[CommonDecode.scala 50:127]
        node _T_273 = lt(now.reg_wky[rs1], now.reg_wky[rs2]) @[IBase.scala 262:25]
        when _T_273 : @[IBase.scala 262:41]
        {
          node _T_274 = bits(now.csr.misa, 2, 2) @[IBase.scala 134:27]
          node _T_275 = eq(UInt<1>("h1"), _T_274) @[Mux.scala 81:61]
          node _T_276 = mux(_T_275, UInt<1>("h1"), UInt<2>("h2")) @[Mux.scala 81:58]
          node _T_277 = add(now.pc, imm) @[IBase.scala 263:49]
          node _T_278 = tail(_T_277, 1) @[IBase.scala 263:49]
          node _T_279 = bits(_T_278, 0, 0) @[IBase.scala 126:25]
          node _T_280 = eq(_T_279, UInt<1>("h0")) @[IBase.scala 126:29]
          node _T_281 = bits(_T_278, 1, 0) @[IBase.scala 127:25]
          node _T_282 = eq(_T_281, UInt<1>("h0")) @[IBase.scala 127:32]
          node _T_283 = bits(_T_278, 2, 0) @[IBase.scala 128:25]
          node _T_284 = eq(_T_283, UInt<1>("h0")) @[IBase.scala 128:32]
          node _T_285 = eq(UInt<1>("h1"), _T_276) @[Mux.scala 81:61]
          node _T_286 = mux(_T_285, _T_280, UInt<1>("h1")) @[Mux.scala 81:58]
          node _T_287 = eq(UInt<2>("h2"), _T_276) @[Mux.scala 81:61]
          node _T_288 = mux(_T_287, _T_282, _T_286) @[Mux.scala 81:58]
          node _T_289 = eq(UInt<2>("h3"), _T_276) @[Mux.scala 81:61]
          node _T_290 = mux(_T_289, _T_284, _T_288) @[Mux.scala 81:58]
          when _T_290 : @[IBase.scala 263:56]
          {
            global_data.setpc <= UInt<1>("h1") @[IBase.scala 264:29]
            node _next_pc_T_12 = add(now.pc, imm) @[IBase.scala 265:29]
            node _next_pc_T_13 = tail(_next_pc_T_12, 1) @[IBase.scala 265:29]
            next.pc <= _next_pc_T_13 @[IBase.scala 265:19]
          }
          else :
          {
            node _next_csr_mtval_T_12 = add(now.pc, imm) @[IBase.scala 267:36]
            node _next_csr_mtval_T_13 = tail(_next_csr_mtval_T_12, 1) @[IBase.scala 267:36]
            next.csr.mtval <= _next_csr_mtval_T_13 @[IBase.scala 267:26]
            exceptionVec[0] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      }
      node _T_291 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_292 = eq(UInt<15>("h5063"), _T_291) @[RVInsts.scala 12:39]
      when _T_292 : @[IBase.scala 273:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_12_T_4 = bits(inst_wky, 31, 31) @[BitTool.scala 31:23]
        imm_12 <= _imm_12_T_4 @[BitTool.scala 31:14]
        node _T_293 = bits(inst_wky, 30, 0) @[BitTool.scala 32:33]
        node _imm_10_5_T_4 = bits(_T_293, 30, 25) @[BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T_4 @[BitTool.scala 31:14]
        node _T_294 = bits(_T_293, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_14 = bits(_T_294, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_14 @[BitTool.scala 31:14]
        node _T_295 = bits(_T_294, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_24 = bits(_T_295, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_24 @[BitTool.scala 31:14]
        node _T_296 = bits(_T_295, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_24 = bits(_T_296, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_24 @[BitTool.scala 31:14]
        node _T_297 = bits(_T_296, 11, 0) @[BitTool.scala 32:33]
        node _imm_4_1_T_4 = bits(_T_297, 11, 8) @[BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T_4 @[BitTool.scala 31:14]
        node _T_298 = bits(_T_297, 7, 0) @[BitTool.scala 32:33]
        node _imm_11_T_5 = bits(_T_298, 7, 7) @[BitTool.scala 31:23]
        imm_11 <= _imm_11_T_5 @[BitTool.scala 31:14]
        node _T_299 = bits(_T_298, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_299 @[BitTool.scala 35:16]
        node imm_lo_5 = cat(imm_4_1, UInt<1>("h0")) @[Cat.scala 33:92]
        node imm_hi_hi_5 = cat(imm_12, imm_11) @[Cat.scala 33:92]
        node imm_hi_5 = cat(imm_hi_hi_5, imm_10_5) @[Cat.scala 33:92]
        node _imm_T_54 = cat(imm_hi_5, imm_lo_5) @[Cat.scala 33:92]
        node imm_signBit_17 = bits(_imm_T_54, 12, 12) @[BitTool.scala 9:20]
        node _imm_T_55 = bits(imm_signBit_17, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_56 = mux(_imm_T_55, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_57 = cat(_imm_T_56, _imm_T_54) @[Cat.scala 33:92]
        imm <= _imm_T_57 @[CommonDecode.scala 50:127]
        node _T_300 = asSInt(now.reg_wky[rs1]) @[IBase.scala 275:25]
        node _T_301 = asSInt(now.reg_wky[rs2]) @[IBase.scala 275:48]
        node _T_302 = geq(_T_300, _T_301) @[IBase.scala 275:32]
        when _T_302 : @[IBase.scala 275:56]
        {
          node _T_303 = bits(now.csr.misa, 2, 2) @[IBase.scala 134:27]
          node _T_304 = eq(UInt<1>("h1"), _T_303) @[Mux.scala 81:61]
          node _T_305 = mux(_T_304, UInt<1>("h1"), UInt<2>("h2")) @[Mux.scala 81:58]
          node _T_306 = add(now.pc, imm) @[IBase.scala 276:49]
          node _T_307 = tail(_T_306, 1) @[IBase.scala 276:49]
          node _T_308 = bits(_T_307, 0, 0) @[IBase.scala 126:25]
          node _T_309 = eq(_T_308, UInt<1>("h0")) @[IBase.scala 126:29]
          node _T_310 = bits(_T_307, 1, 0) @[IBase.scala 127:25]
          node _T_311 = eq(_T_310, UInt<1>("h0")) @[IBase.scala 127:32]
          node _T_312 = bits(_T_307, 2, 0) @[IBase.scala 128:25]
          node _T_313 = eq(_T_312, UInt<1>("h0")) @[IBase.scala 128:32]
          node _T_314 = eq(UInt<1>("h1"), _T_305) @[Mux.scala 81:61]
          node _T_315 = mux(_T_314, _T_309, UInt<1>("h1")) @[Mux.scala 81:58]
          node _T_316 = eq(UInt<2>("h2"), _T_305) @[Mux.scala 81:61]
          node _T_317 = mux(_T_316, _T_311, _T_315) @[Mux.scala 81:58]
          node _T_318 = eq(UInt<2>("h3"), _T_305) @[Mux.scala 81:61]
          node _T_319 = mux(_T_318, _T_313, _T_317) @[Mux.scala 81:58]
          when _T_319 : @[IBase.scala 276:56]
          {
            global_data.setpc <= UInt<1>("h1") @[IBase.scala 277:29]
            node _next_pc_T_14 = add(now.pc, imm) @[IBase.scala 278:29]
            node _next_pc_T_15 = tail(_next_pc_T_14, 1) @[IBase.scala 278:29]
            next.pc <= _next_pc_T_15 @[IBase.scala 278:19]
          }
          else :
          {
            node _next_csr_mtval_T_14 = add(now.pc, imm) @[IBase.scala 280:36]
            node _next_csr_mtval_T_15 = tail(_next_csr_mtval_T_14, 1) @[IBase.scala 280:36]
            next.csr.mtval <= _next_csr_mtval_T_15 @[IBase.scala 280:26]
            exceptionVec[0] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      }
      node _T_320 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_321 = eq(UInt<15>("h7063"), _T_320) @[RVInsts.scala 12:39]
      when _T_321 : @[IBase.scala 285:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_12_T_5 = bits(inst_wky, 31, 31) @[BitTool.scala 31:23]
        imm_12 <= _imm_12_T_5 @[BitTool.scala 31:14]
        node _T_322 = bits(inst_wky, 30, 0) @[BitTool.scala 32:33]
        node _imm_10_5_T_5 = bits(_T_322, 30, 25) @[BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T_5 @[BitTool.scala 31:14]
        node _T_323 = bits(_T_322, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_15 = bits(_T_323, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_15 @[BitTool.scala 31:14]
        node _T_324 = bits(_T_323, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_25 = bits(_T_324, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_25 @[BitTool.scala 31:14]
        node _T_325 = bits(_T_324, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_25 = bits(_T_325, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_25 @[BitTool.scala 31:14]
        node _T_326 = bits(_T_325, 11, 0) @[BitTool.scala 32:33]
        node _imm_4_1_T_5 = bits(_T_326, 11, 8) @[BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T_5 @[BitTool.scala 31:14]
        node _T_327 = bits(_T_326, 7, 0) @[BitTool.scala 32:33]
        node _imm_11_T_6 = bits(_T_327, 7, 7) @[BitTool.scala 31:23]
        imm_11 <= _imm_11_T_6 @[BitTool.scala 31:14]
        node _T_328 = bits(_T_327, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_328 @[BitTool.scala 35:16]
        node imm_lo_6 = cat(imm_4_1, UInt<1>("h0")) @[Cat.scala 33:92]
        node imm_hi_hi_6 = cat(imm_12, imm_11) @[Cat.scala 33:92]
        node imm_hi_6 = cat(imm_hi_hi_6, imm_10_5) @[Cat.scala 33:92]
        node _imm_T_58 = cat(imm_hi_6, imm_lo_6) @[Cat.scala 33:92]
        node imm_signBit_18 = bits(_imm_T_58, 12, 12) @[BitTool.scala 9:20]
        node _imm_T_59 = bits(imm_signBit_18, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_60 = mux(_imm_T_59, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_61 = cat(_imm_T_60, _imm_T_58) @[Cat.scala 33:92]
        imm <= _imm_T_61 @[CommonDecode.scala 50:127]
        node _T_329 = geq(now.reg_wky[rs1], now.reg_wky[rs2]) @[IBase.scala 287:25]
        when _T_329 : @[IBase.scala 287:42]
        {
          node _T_330 = bits(now.csr.misa, 2, 2) @[IBase.scala 134:27]
          node _T_331 = eq(UInt<1>("h1"), _T_330) @[Mux.scala 81:61]
          node _T_332 = mux(_T_331, UInt<1>("h1"), UInt<2>("h2")) @[Mux.scala 81:58]
          node _T_333 = add(now.pc, imm) @[IBase.scala 288:49]
          node _T_334 = tail(_T_333, 1) @[IBase.scala 288:49]
          node _T_335 = bits(_T_334, 0, 0) @[IBase.scala 126:25]
          node _T_336 = eq(_T_335, UInt<1>("h0")) @[IBase.scala 126:29]
          node _T_337 = bits(_T_334, 1, 0) @[IBase.scala 127:25]
          node _T_338 = eq(_T_337, UInt<1>("h0")) @[IBase.scala 127:32]
          node _T_339 = bits(_T_334, 2, 0) @[IBase.scala 128:25]
          node _T_340 = eq(_T_339, UInt<1>("h0")) @[IBase.scala 128:32]
          node _T_341 = eq(UInt<1>("h1"), _T_332) @[Mux.scala 81:61]
          node _T_342 = mux(_T_341, _T_336, UInt<1>("h1")) @[Mux.scala 81:58]
          node _T_343 = eq(UInt<2>("h2"), _T_332) @[Mux.scala 81:61]
          node _T_344 = mux(_T_343, _T_338, _T_342) @[Mux.scala 81:58]
          node _T_345 = eq(UInt<2>("h3"), _T_332) @[Mux.scala 81:61]
          node _T_346 = mux(_T_345, _T_340, _T_344) @[Mux.scala 81:58]
          when _T_346 : @[IBase.scala 288:56]
          {
            global_data.setpc <= UInt<1>("h1") @[IBase.scala 289:29]
            node _next_pc_T_16 = add(now.pc, imm) @[IBase.scala 290:29]
            node _next_pc_T_17 = tail(_next_pc_T_16, 1) @[IBase.scala 290:29]
            next.pc <= _next_pc_T_17 @[IBase.scala 290:19]
          }
          else :
          {
            node _next_csr_mtval_T_16 = add(now.pc, imm) @[IBase.scala 292:36]
            node _next_csr_mtval_T_17 = tail(_next_csr_mtval_T_16, 1) @[IBase.scala 292:36]
            next.csr.mtval <= _next_csr_mtval_T_17 @[IBase.scala 292:26]
            exceptionVec[0] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      }
      node _T_347 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_348 = eq(UInt<2>("h3"), _T_347) @[RVInsts.scala 12:39]
      when _T_348 : @[IBase.scala 300:20]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_10 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_10 @[BitTool.scala 31:14]
        node _T_349 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_26 = bits(_T_349, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_26 @[BitTool.scala 31:14]
        node _T_350 = bits(_T_349, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_26 = bits(_T_350, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_26 @[BitTool.scala 31:14]
        node _T_351 = bits(_T_350, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_23 = bits(_T_351, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_23 @[BitTool.scala 31:14]
        node _T_352 = bits(_T_351, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_352 @[BitTool.scala 35:16]
        node imm_signBit_19 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_62 = bits(imm_signBit_19, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_63 = mux(_imm_T_62, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_64 = cat(_imm_T_63, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_64 @[CommonDecode.scala 48:127]
        node _T_353 = add(now.reg_wky[rs1], imm) @[IBase.scala 303:47]
        node _T_354 = tail(_T_353, 1) @[IBase.scala 303:47]
        node _T_355 = bits(_T_354, 0, 0) @[IBase.scala 126:25]
        node _T_356 = eq(_T_355, UInt<1>("h0")) @[IBase.scala 126:29]
        node _T_357 = bits(_T_354, 1, 0) @[IBase.scala 127:25]
        node _T_358 = eq(_T_357, UInt<1>("h0")) @[IBase.scala 127:32]
        node _T_359 = bits(_T_354, 2, 0) @[IBase.scala 128:25]
        node _T_360 = eq(_T_359, UInt<1>("h0")) @[IBase.scala 128:32]
        node _T_361 = eq(UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:61]
        node _T_362 = mux(_T_361, _T_356, UInt<1>("h1")) @[Mux.scala 81:58]
        node _T_363 = eq(UInt<2>("h2"), UInt<1>("h0")) @[Mux.scala 81:61]
        node _T_364 = mux(_T_363, _T_358, _T_362) @[Mux.scala 81:58]
        node _T_365 = eq(UInt<2>("h3"), UInt<1>("h0")) @[Mux.scala 81:61]
        node _T_366 = mux(_T_365, _T_360, _T_364) @[Mux.scala 81:58]
        when _T_366 : @[IBase.scala 303:55]
        {
          node _next_reg_T_46 = add(now.reg_wky[rs1], imm) @[IBase.scala 304:54]
          node _next_reg_T_47 = tail(_next_reg_T_46, 1) @[IBase.scala 304:54]
          node _next_reg_rOff_T = bits(_next_reg_T_47, 1, 0) @[LoadStore.scala 31:28]
          node next_reg_rOff = shl(_next_reg_rOff_T, 3) @[LoadStore.scala 31:48]
          node _next_reg_rMask_T = eq(UInt<4>("h8"), UInt<4>("h8")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_1 = mux(_next_reg_rMask_T, UInt<64>("hff"), UInt<64>("h0")) @[Mux.scala 81:58]
          node _next_reg_rMask_T_2 = eq(UInt<5>("h10"), UInt<4>("h8")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_3 = mux(_next_reg_rMask_T_2, UInt<64>("hffff"), _next_reg_rMask_T_1) @[Mux.scala 81:58]
          node _next_reg_rMask_T_4 = eq(UInt<6>("h20"), UInt<4>("h8")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_5 = mux(_next_reg_rMask_T_4, UInt<64>("hffffffff"), _next_reg_rMask_T_3) @[Mux.scala 81:58]
          node _next_reg_rMask_T_6 = eq(UInt<7>("h40"), UInt<4>("h8")) @[Mux.scala 81:61]
          node next_reg_rMask = mux(_next_reg_rMask_T_6, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_5) @[Mux.scala 81:58]
          mem.read.valid <= UInt<1>("h1") @[LoadStore.scala 33:25]
          mem.read.addr <= _next_reg_T_47 @[LoadStore.scala 34:25]
          mem.read.memWidth <= UInt<4>("h8") @[LoadStore.scala 35:25]
          node _next_reg_T_48 = dshr(mem.read.data, next_reg_rOff) @[LoadStore.scala 36:22]
          node _next_reg_T_49 = and(_next_reg_T_48, next_reg_rMask) @[LoadStore.scala 36:31]
          node _next_reg_T_50 = bits(_next_reg_T_49, 7, 0) @[IBase.scala 304:65]
          node next_reg_signBit = bits(_next_reg_T_50, 7, 7) @[BitTool.scala 9:20]
          node _next_reg_T_51 = bits(next_reg_signBit, 0, 0) @[Bitwise.scala 77:15]
          node _next_reg_T_52 = mux(_next_reg_T_51, UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 77:12]
          node _next_reg_T_53 = cat(_next_reg_T_52, _next_reg_T_50) @[Cat.scala 33:92]
          next.reg_wky[rd] <= _next_reg_T_53 @[IBase.scala 304:22]
        }
        else :
        {
          node _mem_read_addr_T = add(now.reg_wky[rs1], imm) @[IBase.scala 306:39]
          node _mem_read_addr_T_1 = tail(_mem_read_addr_T, 1) @[IBase.scala 306:39]
          mem.read.addr <= _mem_read_addr_T_1 @[IBase.scala 306:23]
          exceptionVec[4] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      node _T_367 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_368 = eq(UInt<13>("h1003"), _T_367) @[RVInsts.scala 12:39]
      when _T_368 : @[IBase.scala 310:20]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_11 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_11 @[BitTool.scala 31:14]
        node _T_369 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_27 = bits(_T_369, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_27 @[BitTool.scala 31:14]
        node _T_370 = bits(_T_369, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_27 = bits(_T_370, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_27 @[BitTool.scala 31:14]
        node _T_371 = bits(_T_370, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_24 = bits(_T_371, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_24 @[BitTool.scala 31:14]
        node _T_372 = bits(_T_371, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_372 @[BitTool.scala 35:16]
        node imm_signBit_20 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_65 = bits(imm_signBit_20, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_66 = mux(_imm_T_65, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_67 = cat(_imm_T_66, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_67 @[CommonDecode.scala 48:127]
        node _T_373 = add(now.reg_wky[rs1], imm) @[IBase.scala 313:47]
        node _T_374 = tail(_T_373, 1) @[IBase.scala 313:47]
        node _T_375 = bits(_T_374, 0, 0) @[IBase.scala 126:25]
        node _T_376 = eq(_T_375, UInt<1>("h0")) @[IBase.scala 126:29]
        node _T_377 = bits(_T_374, 1, 0) @[IBase.scala 127:25]
        node _T_378 = eq(_T_377, UInt<1>("h0")) @[IBase.scala 127:32]
        node _T_379 = bits(_T_374, 2, 0) @[IBase.scala 128:25]
        node _T_380 = eq(_T_379, UInt<1>("h0")) @[IBase.scala 128:32]
        node _T_381 = eq(UInt<1>("h1"), UInt<1>("h1")) @[Mux.scala 81:61]
        node _T_382 = mux(_T_381, _T_376, UInt<1>("h1")) @[Mux.scala 81:58]
        node _T_383 = eq(UInt<2>("h2"), UInt<1>("h1")) @[Mux.scala 81:61]
        node _T_384 = mux(_T_383, _T_378, _T_382) @[Mux.scala 81:58]
        node _T_385 = eq(UInt<2>("h3"), UInt<1>("h1")) @[Mux.scala 81:61]
        node _T_386 = mux(_T_385, _T_380, _T_384) @[Mux.scala 81:58]
        when _T_386 : @[IBase.scala 313:55]
        {
          node _next_reg_T_54 = add(now.reg_wky[rs1], imm) @[IBase.scala 314:54]
          node _next_reg_T_55 = tail(_next_reg_T_54, 1) @[IBase.scala 314:54]
          node _next_reg_rOff_T_1 = bits(_next_reg_T_55, 1, 0) @[LoadStore.scala 31:28]
          node next_reg_rOff_1 = shl(_next_reg_rOff_T_1, 3) @[LoadStore.scala 31:48]
          node _next_reg_rMask_T_7 = eq(UInt<4>("h8"), UInt<5>("h10")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_8 = mux(_next_reg_rMask_T_7, UInt<64>("hff"), UInt<64>("h0")) @[Mux.scala 81:58]
          node _next_reg_rMask_T_9 = eq(UInt<5>("h10"), UInt<5>("h10")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_10 = mux(_next_reg_rMask_T_9, UInt<64>("hffff"), _next_reg_rMask_T_8) @[Mux.scala 81:58]
          node _next_reg_rMask_T_11 = eq(UInt<6>("h20"), UInt<5>("h10")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_12 = mux(_next_reg_rMask_T_11, UInt<64>("hffffffff"), _next_reg_rMask_T_10) @[Mux.scala 81:58]
          node _next_reg_rMask_T_13 = eq(UInt<7>("h40"), UInt<5>("h10")) @[Mux.scala 81:61]
          node next_reg_rMask_1 = mux(_next_reg_rMask_T_13, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_12) @[Mux.scala 81:58]
          mem.read.valid <= UInt<1>("h1") @[LoadStore.scala 33:25]
          mem.read.addr <= _next_reg_T_55 @[LoadStore.scala 34:25]
          mem.read.memWidth <= UInt<5>("h10") @[LoadStore.scala 35:25]
          node _next_reg_T_56 = dshr(mem.read.data, next_reg_rOff_1) @[LoadStore.scala 36:22]
          node _next_reg_T_57 = and(_next_reg_T_56, next_reg_rMask_1) @[LoadStore.scala 36:31]
          node _next_reg_T_58 = bits(_next_reg_T_57, 15, 0) @[IBase.scala 314:66]
          node next_reg_signBit_1 = bits(_next_reg_T_58, 15, 15) @[BitTool.scala 9:20]
          node _next_reg_T_59 = bits(next_reg_signBit_1, 0, 0) @[Bitwise.scala 77:15]
          node _next_reg_T_60 = mux(_next_reg_T_59, UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 77:12]
          node _next_reg_T_61 = cat(_next_reg_T_60, _next_reg_T_58) @[Cat.scala 33:92]
          next.reg_wky[rd] <= _next_reg_T_61 @[IBase.scala 314:22]
        }
        else :
        {
          node _mem_read_addr_T_2 = add(now.reg_wky[rs1], imm) @[IBase.scala 316:39]
          node _mem_read_addr_T_3 = tail(_mem_read_addr_T_2, 1) @[IBase.scala 316:39]
          mem.read.addr <= _mem_read_addr_T_3 @[IBase.scala 316:23]
          exceptionVec[4] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      node _T_387 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_388 = eq(UInt<14>("h2003"), _T_387) @[RVInsts.scala 12:39]
      when _T_388 : @[IBase.scala 322:20]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_12 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_12 @[BitTool.scala 31:14]
        node _T_389 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_28 = bits(_T_389, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_28 @[BitTool.scala 31:14]
        node _T_390 = bits(_T_389, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_28 = bits(_T_390, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_28 @[BitTool.scala 31:14]
        node _T_391 = bits(_T_390, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_25 = bits(_T_391, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_25 @[BitTool.scala 31:14]
        node _T_392 = bits(_T_391, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_392 @[BitTool.scala 35:16]
        node imm_signBit_21 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_68 = bits(imm_signBit_21, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_69 = mux(_imm_T_68, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_70 = cat(_imm_T_69, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_70 @[CommonDecode.scala 48:127]
        node _T_393 = add(now.reg_wky[rs1], imm) @[IBase.scala 325:47]
        node _T_394 = tail(_T_393, 1) @[IBase.scala 325:47]
        node _T_395 = bits(_T_394, 0, 0) @[IBase.scala 126:25]
        node _T_396 = eq(_T_395, UInt<1>("h0")) @[IBase.scala 126:29]
        node _T_397 = bits(_T_394, 1, 0) @[IBase.scala 127:25]
        node _T_398 = eq(_T_397, UInt<1>("h0")) @[IBase.scala 127:32]
        node _T_399 = bits(_T_394, 2, 0) @[IBase.scala 128:25]
        node _T_400 = eq(_T_399, UInt<1>("h0")) @[IBase.scala 128:32]
        node _T_401 = eq(UInt<1>("h1"), UInt<2>("h2")) @[Mux.scala 81:61]
        node _T_402 = mux(_T_401, _T_396, UInt<1>("h1")) @[Mux.scala 81:58]
        node _T_403 = eq(UInt<2>("h2"), UInt<2>("h2")) @[Mux.scala 81:61]
        node _T_404 = mux(_T_403, _T_398, _T_402) @[Mux.scala 81:58]
        node _T_405 = eq(UInt<2>("h3"), UInt<2>("h2")) @[Mux.scala 81:61]
        node _T_406 = mux(_T_405, _T_400, _T_404) @[Mux.scala 81:58]
        when _T_406 : @[IBase.scala 325:55]
        {
          node _next_reg_T_62 = add(now.reg_wky[rs1], imm) @[IBase.scala 326:54]
          node _next_reg_T_63 = tail(_next_reg_T_62, 1) @[IBase.scala 326:54]
          node _next_reg_rOff_T_2 = bits(_next_reg_T_63, 1, 0) @[LoadStore.scala 31:28]
          node next_reg_rOff_2 = shl(_next_reg_rOff_T_2, 3) @[LoadStore.scala 31:48]
          node _next_reg_rMask_T_14 = eq(UInt<4>("h8"), UInt<6>("h20")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_15 = mux(_next_reg_rMask_T_14, UInt<64>("hff"), UInt<64>("h0")) @[Mux.scala 81:58]
          node _next_reg_rMask_T_16 = eq(UInt<5>("h10"), UInt<6>("h20")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_17 = mux(_next_reg_rMask_T_16, UInt<64>("hffff"), _next_reg_rMask_T_15) @[Mux.scala 81:58]
          node _next_reg_rMask_T_18 = eq(UInt<6>("h20"), UInt<6>("h20")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_19 = mux(_next_reg_rMask_T_18, UInt<64>("hffffffff"), _next_reg_rMask_T_17) @[Mux.scala 81:58]
          node _next_reg_rMask_T_20 = eq(UInt<7>("h40"), UInt<6>("h20")) @[Mux.scala 81:61]
          node next_reg_rMask_2 = mux(_next_reg_rMask_T_20, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_19) @[Mux.scala 81:58]
          mem.read.valid <= UInt<1>("h1") @[LoadStore.scala 33:25]
          mem.read.addr <= _next_reg_T_63 @[LoadStore.scala 34:25]
          mem.read.memWidth <= UInt<6>("h20") @[LoadStore.scala 35:25]
          node _next_reg_T_64 = dshr(mem.read.data, next_reg_rOff_2) @[LoadStore.scala 36:22]
          node _next_reg_T_65 = and(_next_reg_T_64, next_reg_rMask_2) @[LoadStore.scala 36:31]
          node _next_reg_T_66 = bits(_next_reg_T_65, 31, 0) @[IBase.scala 326:66]
          node next_reg_signBit_2 = bits(_next_reg_T_66, 31, 31) @[BitTool.scala 9:20]
          node _next_reg_T_67 = bits(_next_reg_T_66, 31, 0) @[BitTool.scala 11:8]
          next.reg_wky[rd] <= _next_reg_T_67 @[IBase.scala 326:22]
        }
        else :
        {
          node _mem_read_addr_T_4 = add(now.reg_wky[rs1], imm) @[IBase.scala 328:39]
          node _mem_read_addr_T_5 = tail(_mem_read_addr_T_4, 1) @[IBase.scala 328:39]
          mem.read.addr <= _mem_read_addr_T_5 @[IBase.scala 328:23]
          exceptionVec[4] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      node _T_407 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_408 = eq(UInt<15>("h4003"), _T_407) @[RVInsts.scala 12:39]
      when _T_408 : @[IBase.scala 333:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_13 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_13 @[BitTool.scala 31:14]
        node _T_409 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_29 = bits(_T_409, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_29 @[BitTool.scala 31:14]
        node _T_410 = bits(_T_409, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_29 = bits(_T_410, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_29 @[BitTool.scala 31:14]
        node _T_411 = bits(_T_410, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_26 = bits(_T_411, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_26 @[BitTool.scala 31:14]
        node _T_412 = bits(_T_411, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_412 @[BitTool.scala 35:16]
        node imm_signBit_22 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_71 = bits(imm_signBit_22, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_72 = mux(_imm_T_71, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_73 = cat(_imm_T_72, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_73 @[CommonDecode.scala 48:127]
        node _T_413 = bits(rs2, 0, 0) @[IBase.scala 126:25]
        node _T_414 = eq(_T_413, UInt<1>("h0")) @[IBase.scala 126:29]
        node _T_415 = bits(rs2, 1, 0) @[IBase.scala 127:25]
        node _T_416 = eq(_T_415, UInt<1>("h0")) @[IBase.scala 127:32]
        node _T_417 = bits(rs2, 2, 0) @[IBase.scala 128:25]
        node _T_418 = eq(_T_417, UInt<1>("h0")) @[IBase.scala 128:32]
        node _T_419 = eq(UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:61]
        node _T_420 = mux(_T_419, _T_414, UInt<1>("h1")) @[Mux.scala 81:58]
        node _T_421 = eq(UInt<2>("h2"), UInt<1>("h0")) @[Mux.scala 81:61]
        node _T_422 = mux(_T_421, _T_416, _T_420) @[Mux.scala 81:58]
        node _T_423 = eq(UInt<2>("h3"), UInt<1>("h0")) @[Mux.scala 81:61]
        node _T_424 = mux(_T_423, _T_418, _T_422) @[Mux.scala 81:58]
        node _T_425 = eq(_T_424, UInt<1>("h0")) @[IBase.scala 107:10]
        when _T_425 : @[IBase.scala 107:36]
        {
          exceptionVec[4] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
        }
        node _next_reg_T_68 = add(now.reg_wky[rs1], imm) @[IBase.scala 333:118]
        node _next_reg_T_69 = tail(_next_reg_T_68, 1) @[IBase.scala 333:118]
        node _next_reg_rOff_T_3 = bits(_next_reg_T_69, 1, 0) @[LoadStore.scala 31:28]
        node next_reg_rOff_3 = shl(_next_reg_rOff_T_3, 3) @[LoadStore.scala 31:48]
        node _next_reg_rMask_T_21 = eq(UInt<4>("h8"), UInt<4>("h8")) @[Mux.scala 81:61]
        node _next_reg_rMask_T_22 = mux(_next_reg_rMask_T_21, UInt<64>("hff"), UInt<64>("h0")) @[Mux.scala 81:58]
        node _next_reg_rMask_T_23 = eq(UInt<5>("h10"), UInt<4>("h8")) @[Mux.scala 81:61]
        node _next_reg_rMask_T_24 = mux(_next_reg_rMask_T_23, UInt<64>("hffff"), _next_reg_rMask_T_22) @[Mux.scala 81:58]
        node _next_reg_rMask_T_25 = eq(UInt<6>("h20"), UInt<4>("h8")) @[Mux.scala 81:61]
        node _next_reg_rMask_T_26 = mux(_next_reg_rMask_T_25, UInt<64>("hffffffff"), _next_reg_rMask_T_24) @[Mux.scala 81:58]
        node _next_reg_rMask_T_27 = eq(UInt<7>("h40"), UInt<4>("h8")) @[Mux.scala 81:61]
        node next_reg_rMask_3 = mux(_next_reg_rMask_T_27, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_26) @[Mux.scala 81:58]
        mem.read.valid <= UInt<1>("h1") @[LoadStore.scala 33:25]
        mem.read.addr <= _next_reg_T_69 @[LoadStore.scala 34:25]
        mem.read.memWidth <= UInt<4>("h8") @[LoadStore.scala 35:25]
        node _next_reg_T_70 = dshr(mem.read.data, next_reg_rOff_3) @[LoadStore.scala 36:22]
        node _next_reg_T_71 = and(_next_reg_T_70, next_reg_rMask_3) @[LoadStore.scala 36:31]
        node _next_reg_T_72 = bits(_next_reg_T_71, 7, 0) @[IBase.scala 333:129]
        node _next_reg_T_73 = cat(UInt<24>("h0"), _next_reg_T_72) @[Cat.scala 33:92]
        next.reg_wky[rd] <= _next_reg_T_73 @[IBase.scala 333:86]
      }
      node _T_426 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_427 = eq(UInt<15>("h5003"), _T_426) @[RVInsts.scala 12:39]
      when _T_427 : @[IBase.scala 334:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_14 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_14 @[BitTool.scala 31:14]
        node _T_428 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_30 = bits(_T_428, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_30 @[BitTool.scala 31:14]
        node _T_429 = bits(_T_428, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_30 = bits(_T_429, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_30 @[BitTool.scala 31:14]
        node _T_430 = bits(_T_429, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_27 = bits(_T_430, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_27 @[BitTool.scala 31:14]
        node _T_431 = bits(_T_430, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_431 @[BitTool.scala 35:16]
        node imm_signBit_23 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_74 = bits(imm_signBit_23, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_75 = mux(_imm_T_74, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_76 = cat(_imm_T_75, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_76 @[CommonDecode.scala 48:127]
        node _T_432 = add(now.reg_wky[rs1], imm) @[IBase.scala 336:47]
        node _T_433 = tail(_T_432, 1) @[IBase.scala 336:47]
        node _T_434 = bits(_T_433, 0, 0) @[IBase.scala 126:25]
        node _T_435 = eq(_T_434, UInt<1>("h0")) @[IBase.scala 126:29]
        node _T_436 = bits(_T_433, 1, 0) @[IBase.scala 127:25]
        node _T_437 = eq(_T_436, UInt<1>("h0")) @[IBase.scala 127:32]
        node _T_438 = bits(_T_433, 2, 0) @[IBase.scala 128:25]
        node _T_439 = eq(_T_438, UInt<1>("h0")) @[IBase.scala 128:32]
        node _T_440 = eq(UInt<1>("h1"), UInt<1>("h1")) @[Mux.scala 81:61]
        node _T_441 = mux(_T_440, _T_435, UInt<1>("h1")) @[Mux.scala 81:58]
        node _T_442 = eq(UInt<2>("h2"), UInt<1>("h1")) @[Mux.scala 81:61]
        node _T_443 = mux(_T_442, _T_437, _T_441) @[Mux.scala 81:58]
        node _T_444 = eq(UInt<2>("h3"), UInt<1>("h1")) @[Mux.scala 81:61]
        node _T_445 = mux(_T_444, _T_439, _T_443) @[Mux.scala 81:58]
        when _T_445 : @[IBase.scala 336:55]
        {
          node _next_reg_T_74 = add(now.reg_wky[rs1], imm) @[IBase.scala 337:54]
          node _next_reg_T_75 = tail(_next_reg_T_74, 1) @[IBase.scala 337:54]
          node _next_reg_rOff_T_4 = bits(_next_reg_T_75, 1, 0) @[LoadStore.scala 31:28]
          node next_reg_rOff_4 = shl(_next_reg_rOff_T_4, 3) @[LoadStore.scala 31:48]
          node _next_reg_rMask_T_28 = eq(UInt<4>("h8"), UInt<5>("h10")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_29 = mux(_next_reg_rMask_T_28, UInt<64>("hff"), UInt<64>("h0")) @[Mux.scala 81:58]
          node _next_reg_rMask_T_30 = eq(UInt<5>("h10"), UInt<5>("h10")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_31 = mux(_next_reg_rMask_T_30, UInt<64>("hffff"), _next_reg_rMask_T_29) @[Mux.scala 81:58]
          node _next_reg_rMask_T_32 = eq(UInt<6>("h20"), UInt<5>("h10")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_33 = mux(_next_reg_rMask_T_32, UInt<64>("hffffffff"), _next_reg_rMask_T_31) @[Mux.scala 81:58]
          node _next_reg_rMask_T_34 = eq(UInt<7>("h40"), UInt<5>("h10")) @[Mux.scala 81:61]
          node next_reg_rMask_4 = mux(_next_reg_rMask_T_34, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_33) @[Mux.scala 81:58]
          mem.read.valid <= UInt<1>("h1") @[LoadStore.scala 33:25]
          mem.read.addr <= _next_reg_T_75 @[LoadStore.scala 34:25]
          mem.read.memWidth <= UInt<5>("h10") @[LoadStore.scala 35:25]
          node _next_reg_T_76 = dshr(mem.read.data, next_reg_rOff_4) @[LoadStore.scala 36:22]
          node _next_reg_T_77 = and(_next_reg_T_76, next_reg_rMask_4) @[LoadStore.scala 36:31]
          node _next_reg_T_78 = bits(_next_reg_T_77, 15, 0) @[IBase.scala 337:66]
          node _next_reg_T_79 = cat(UInt<16>("h0"), _next_reg_T_78) @[Cat.scala 33:92]
          next.reg_wky[rd] <= _next_reg_T_79 @[IBase.scala 337:22]
        }
        else :
        {
          node _mem_read_addr_T_6 = add(now.reg_wky[rs1], imm) @[IBase.scala 339:39]
          node _mem_read_addr_T_7 = tail(_mem_read_addr_T_6, 1) @[IBase.scala 339:39]
          mem.read.addr <= _mem_read_addr_T_7 @[IBase.scala 339:23]
          exceptionVec[4] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      node _T_446 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_447 = eq(UInt<6>("h23"), _T_446) @[RVInsts.scala 12:39]
      when _T_447 : @[IBase.scala 344:20]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_5_T = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        imm_11_5 <= _imm_11_5_T @[BitTool.scala 31:14]
        node _T_448 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_16 = bits(_T_448, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_16 @[BitTool.scala 31:14]
        node _T_449 = bits(_T_448, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_31 = bits(_T_449, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_31 @[BitTool.scala 31:14]
        node _T_450 = bits(_T_449, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_31 = bits(_T_450, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_31 @[BitTool.scala 31:14]
        node _T_451 = bits(_T_450, 11, 0) @[BitTool.scala 32:33]
        node _imm_4_0_T = bits(_T_451, 11, 7) @[BitTool.scala 31:23]
        imm_4_0 <= _imm_4_0_T @[BitTool.scala 31:14]
        node _T_452 = bits(_T_451, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_452 @[BitTool.scala 35:16]
        node _imm_T_77 = cat(imm_11_5, imm_4_0) @[Cat.scala 33:92]
        node imm_signBit_24 = bits(_imm_T_77, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_78 = bits(imm_signBit_24, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_79 = mux(_imm_T_78, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_80 = cat(_imm_T_79, _imm_T_77) @[Cat.scala 33:92]
        imm <= _imm_T_80 @[CommonDecode.scala 49:127]
        node _T_453 = bits(rs2, 0, 0) @[IBase.scala 126:25]
        node _T_454 = eq(_T_453, UInt<1>("h0")) @[IBase.scala 126:29]
        node _T_455 = bits(rs2, 1, 0) @[IBase.scala 127:25]
        node _T_456 = eq(_T_455, UInt<1>("h0")) @[IBase.scala 127:32]
        node _T_457 = bits(rs2, 2, 0) @[IBase.scala 128:25]
        node _T_458 = eq(_T_457, UInt<1>("h0")) @[IBase.scala 128:32]
        node _T_459 = eq(UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:61]
        node _T_460 = mux(_T_459, _T_454, UInt<1>("h1")) @[Mux.scala 81:58]
        node _T_461 = eq(UInt<2>("h2"), UInt<1>("h0")) @[Mux.scala 81:61]
        node _T_462 = mux(_T_461, _T_456, _T_460) @[Mux.scala 81:58]
        node _T_463 = eq(UInt<2>("h3"), UInt<1>("h0")) @[Mux.scala 81:61]
        node _T_464 = mux(_T_463, _T_458, _T_462) @[Mux.scala 81:58]
        node _T_465 = eq(_T_464, UInt<1>("h0")) @[IBase.scala 107:10]
        when _T_465 : @[IBase.scala 107:36]
        {
          exceptionVec[6] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
        }
        node _T_466 = add(now.reg_wky[rs1], imm) @[IBase.scala 344:95]
        node _T_467 = tail(_T_466, 1) @[IBase.scala 344:95]
        node _T_468 = bits(now.reg_wky[rs2], 7, 0) @[IBase.scala 344:119]
        mem.write.valid <= UInt<1>("h1") @[LoadStore.scala 39:26]
        mem.write.addr <= _T_467 @[LoadStore.scala 40:26]
        mem.write.memWidth <= UInt<4>("h8") @[LoadStore.scala 41:26]
        mem.write.data <= _T_468 @[LoadStore.scala 42:26]
      }
      node _T_469 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_470 = eq(UInt<13>("h1023"), _T_469) @[RVInsts.scala 12:39]
      when _T_470 : @[IBase.scala 345:20]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_5_T_1 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        imm_11_5 <= _imm_11_5_T_1 @[BitTool.scala 31:14]
        node _T_471 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_17 = bits(_T_471, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_17 @[BitTool.scala 31:14]
        node _T_472 = bits(_T_471, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_32 = bits(_T_472, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_32 @[BitTool.scala 31:14]
        node _T_473 = bits(_T_472, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_32 = bits(_T_473, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_32 @[BitTool.scala 31:14]
        node _T_474 = bits(_T_473, 11, 0) @[BitTool.scala 32:33]
        node _imm_4_0_T_1 = bits(_T_474, 11, 7) @[BitTool.scala 31:23]
        imm_4_0 <= _imm_4_0_T_1 @[BitTool.scala 31:14]
        node _T_475 = bits(_T_474, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_475 @[BitTool.scala 35:16]
        node _imm_T_81 = cat(imm_11_5, imm_4_0) @[Cat.scala 33:92]
        node imm_signBit_25 = bits(_imm_T_81, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_82 = bits(imm_signBit_25, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_83 = mux(_imm_T_82, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_84 = cat(_imm_T_83, _imm_T_81) @[Cat.scala 33:92]
        imm <= _imm_T_84 @[CommonDecode.scala 49:127]
        node _T_476 = add(now.reg_wky[rs1], imm) @[IBase.scala 347:47]
        node _T_477 = tail(_T_476, 1) @[IBase.scala 347:47]
        node _T_478 = bits(_T_477, 0, 0) @[IBase.scala 126:25]
        node _T_479 = eq(_T_478, UInt<1>("h0")) @[IBase.scala 126:29]
        node _T_480 = bits(_T_477, 1, 0) @[IBase.scala 127:25]
        node _T_481 = eq(_T_480, UInt<1>("h0")) @[IBase.scala 127:32]
        node _T_482 = bits(_T_477, 2, 0) @[IBase.scala 128:25]
        node _T_483 = eq(_T_482, UInt<1>("h0")) @[IBase.scala 128:32]
        node _T_484 = eq(UInt<1>("h1"), UInt<1>("h1")) @[Mux.scala 81:61]
        node _T_485 = mux(_T_484, _T_479, UInt<1>("h1")) @[Mux.scala 81:58]
        node _T_486 = eq(UInt<2>("h2"), UInt<1>("h1")) @[Mux.scala 81:61]
        node _T_487 = mux(_T_486, _T_481, _T_485) @[Mux.scala 81:58]
        node _T_488 = eq(UInt<2>("h3"), UInt<1>("h1")) @[Mux.scala 81:61]
        node _T_489 = mux(_T_488, _T_483, _T_487) @[Mux.scala 81:58]
        when _T_489 : @[IBase.scala 347:55]
        {
          node _T_490 = add(now.reg_wky[rs1], imm) @[IBase.scala 348:31]
          node _T_491 = tail(_T_490, 1) @[IBase.scala 348:31]
          node _T_492 = bits(now.reg_wky[rs2], 15, 0) @[IBase.scala 348:56]
          mem.write.valid <= UInt<1>("h1") @[LoadStore.scala 39:26]
          mem.write.addr <= _T_491 @[LoadStore.scala 40:26]
          mem.write.memWidth <= UInt<5>("h10") @[LoadStore.scala 41:26]
          mem.write.data <= _T_492 @[LoadStore.scala 42:26]
        }
        else :
        {
          node _mem_write_addr_T = add(now.reg_wky[rs1], imm) @[IBase.scala 350:40]
          node _mem_write_addr_T_1 = tail(_mem_write_addr_T, 1) @[IBase.scala 350:40]
          mem.write.addr <= _mem_write_addr_T_1 @[IBase.scala 350:24]
          exceptionVec[6] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      node _T_493 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_494 = eq(UInt<14>("h2023"), _T_493) @[RVInsts.scala 12:39]
      when _T_494 : @[IBase.scala 354:20]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_5_T_2 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        imm_11_5 <= _imm_11_5_T_2 @[BitTool.scala 31:14]
        node _T_495 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_18 = bits(_T_495, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_18 @[BitTool.scala 31:14]
        node _T_496 = bits(_T_495, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_33 = bits(_T_496, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_33 @[BitTool.scala 31:14]
        node _T_497 = bits(_T_496, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_33 = bits(_T_497, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_33 @[BitTool.scala 31:14]
        node _T_498 = bits(_T_497, 11, 0) @[BitTool.scala 32:33]
        node _imm_4_0_T_2 = bits(_T_498, 11, 7) @[BitTool.scala 31:23]
        imm_4_0 <= _imm_4_0_T_2 @[BitTool.scala 31:14]
        node _T_499 = bits(_T_498, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_499 @[BitTool.scala 35:16]
        node _imm_T_85 = cat(imm_11_5, imm_4_0) @[Cat.scala 33:92]
        node imm_signBit_26 = bits(_imm_T_85, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_86 = bits(imm_signBit_26, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_87 = mux(_imm_T_86, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_88 = cat(_imm_T_87, _imm_T_85) @[Cat.scala 33:92]
        imm <= _imm_T_88 @[CommonDecode.scala 49:127]
        node _T_500 = add(now.reg_wky[rs1], imm) @[IBase.scala 356:47]
        node _T_501 = tail(_T_500, 1) @[IBase.scala 356:47]
        node _T_502 = bits(_T_501, 0, 0) @[IBase.scala 126:25]
        node _T_503 = eq(_T_502, UInt<1>("h0")) @[IBase.scala 126:29]
        node _T_504 = bits(_T_501, 1, 0) @[IBase.scala 127:25]
        node _T_505 = eq(_T_504, UInt<1>("h0")) @[IBase.scala 127:32]
        node _T_506 = bits(_T_501, 2, 0) @[IBase.scala 128:25]
        node _T_507 = eq(_T_506, UInt<1>("h0")) @[IBase.scala 128:32]
        node _T_508 = eq(UInt<1>("h1"), UInt<2>("h2")) @[Mux.scala 81:61]
        node _T_509 = mux(_T_508, _T_503, UInt<1>("h1")) @[Mux.scala 81:58]
        node _T_510 = eq(UInt<2>("h2"), UInt<2>("h2")) @[Mux.scala 81:61]
        node _T_511 = mux(_T_510, _T_505, _T_509) @[Mux.scala 81:58]
        node _T_512 = eq(UInt<2>("h3"), UInt<2>("h2")) @[Mux.scala 81:61]
        node _T_513 = mux(_T_512, _T_507, _T_511) @[Mux.scala 81:58]
        when _T_513 : @[IBase.scala 356:55]
        {
          node _T_514 = add(now.reg_wky[rs1], imm) @[IBase.scala 357:31]
          node _T_515 = tail(_T_514, 1) @[IBase.scala 357:31]
          node _T_516 = bits(now.reg_wky[rs2], 31, 0) @[IBase.scala 357:56]
          mem.write.valid <= UInt<1>("h1") @[LoadStore.scala 39:26]
          mem.write.addr <= _T_515 @[LoadStore.scala 40:26]
          mem.write.memWidth <= UInt<6>("h20") @[LoadStore.scala 41:26]
          mem.write.data <= _T_516 @[LoadStore.scala 42:26]
        }
        else :
        {
          node _mem_write_addr_T_2 = add(now.reg_wky[rs1], imm) @[IBase.scala 359:40]
          node _mem_write_addr_T_3 = tail(_mem_write_addr_T_2, 1) @[IBase.scala 359:40]
          mem.write.addr <= _mem_write_addr_T_3 @[IBase.scala 359:24]
          exceptionVec[6] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      node _T_517 = and(inst_wky, UInt<32>("hffffffff")) @[RVInsts.scala 12:39]
      node _T_518 = eq(UInt<21>("h100073"), _T_517) @[RVInsts.scala 12:39]
      when _T_518 : @[IBase.scala 363:24]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_15 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_15 @[BitTool.scala 31:14]
        node _T_519 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_34 = bits(_T_519, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_34 @[BitTool.scala 31:14]
        node _T_520 = bits(_T_519, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_34 = bits(_T_520, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_34 @[BitTool.scala 31:14]
        node _T_521 = bits(_T_520, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_28 = bits(_T_521, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_28 @[BitTool.scala 31:14]
        node _T_522 = bits(_T_521, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_522 @[BitTool.scala 35:16]
        node imm_signBit_27 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_89 = bits(imm_signBit_27, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_90 = mux(_imm_T_89, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_91 = cat(_imm_T_90, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_91 @[CommonDecode.scala 48:127]
        exceptionVec[3] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
        raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      node _T_523 = and(inst_wky, UInt<32>("hffffffff")) @[RVInsts.scala 12:39]
      node _T_524 = eq(UInt<7>("h73"), _T_523) @[RVInsts.scala 12:39]
      when _T_524 : @[IBase.scala 369:23]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_16 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_16 @[BitTool.scala 31:14]
        node _T_525 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_35 = bits(_T_525, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_35 @[BitTool.scala 31:14]
        node _T_526 = bits(_T_525, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_35 = bits(_T_526, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_35 @[BitTool.scala 31:14]
        node _T_527 = bits(_T_526, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_29 = bits(_T_527, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_29 @[BitTool.scala 31:14]
        node _T_528 = bits(_T_527, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_528 @[BitTool.scala 35:16]
        node imm_signBit_28 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_92 = bits(imm_signBit_28, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_93 = mux(_imm_T_92, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_94 = cat(_imm_T_93, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_94 @[CommonDecode.scala 48:127]
        node _T_529 = eq(UInt<2>("h3"), now.internal.privilegeMode) @[IBase.scala 371:42]
        when _T_529 : @[IBase.scala 371:42]
        {
          exceptionVec[11] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
        }
        else :
        {
          node _T_530 = eq(UInt<1>("h1"), now.internal.privilegeMode) @[IBase.scala 371:42]
          when _T_530 : @[IBase.scala 371:42]
          {
            exceptionVec[9] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
          }
          else :
          {
            node _T_531 = eq(UInt<1>("h0"), now.internal.privilegeMode) @[IBase.scala 371:42]
            when _T_531 : @[IBase.scala 371:42]
            {
              exceptionVec[8] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
              raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      }
      }
      node _T_532 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_533 = eq(UInt<4>("hf"), _T_532) @[RVInsts.scala 12:39]
      when _T_533 : @[IBase.scala 378:23]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_17 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_17 @[BitTool.scala 31:14]
        node _T_534 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_36 = bits(_T_534, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_36 @[BitTool.scala 31:14]
        node _T_535 = bits(_T_534, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_36 = bits(_T_535, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_36 @[BitTool.scala 31:14]
        node _T_536 = bits(_T_535, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_30 = bits(_T_536, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_30 @[BitTool.scala 31:14]
        node _T_537 = bits(_T_536, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_537 @[BitTool.scala 35:16]
        node imm_signBit_29 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_95 = bits(imm_signBit_29, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_96 = mux(_imm_T_95, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_97 = cat(_imm_T_96, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_97 @[CommonDecode.scala 48:127]
      }
      node _T_538 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_539 = eq(UInt<26>("h2000033"), _T_538) @[RVInsts.scala 12:39]
      when _T_539 : @[MExtension.scala 85:24]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_10 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_10 @[BitTool.scala 31:14]
        node _T_540 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_19 = bits(_T_540, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_19 @[BitTool.scala 31:14]
        node _T_541 = bits(_T_540, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_37 = bits(_T_541, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_37 @[BitTool.scala 31:14]
        node _T_542 = bits(_T_541, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_37 = bits(_T_542, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_37 @[BitTool.scala 31:14]
        node _T_543 = bits(_T_542, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_31 = bits(_T_543, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_31 @[BitTool.scala 31:14]
        node _T_544 = bits(_T_543, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_544 @[BitTool.scala 35:16]
        node _next_reg_T_80 = mul(now.reg_wky[rs1], now.reg_wky[rs2]) @[MExtension.scala 85:65]
        node _next_reg_T_81 = bits(_next_reg_T_80, 31, 0) @[MExtension.scala 85:80]
        next.reg_wky[rd] <= _next_reg_T_81 @[MExtension.scala 85:48]
      }
      node _T_545 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_546 = eq(UInt<26>("h2001033"), _T_545) @[RVInsts.scala 12:39]
      when _T_546 : @[MExtension.scala 86:24]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_11 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_11 @[BitTool.scala 31:14]
        node _T_547 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_20 = bits(_T_547, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_20 @[BitTool.scala 31:14]
        node _T_548 = bits(_T_547, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_38 = bits(_T_548, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_38 @[BitTool.scala 31:14]
        node _T_549 = bits(_T_548, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_38 = bits(_T_549, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_38 @[BitTool.scala 31:14]
        node _T_550 = bits(_T_549, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_32 = bits(_T_550, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_32 @[BitTool.scala 31:14]
        node _T_551 = bits(_T_550, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_551 @[BitTool.scala 35:16]
        node _next_reg_T_82 = asSInt(now.reg_wky[rs1]) @[MExtension.scala 86:65]
        node _next_reg_T_83 = asSInt(now.reg_wky[rs2]) @[MExtension.scala 86:87]
        node _next_reg_T_84 = mul(_next_reg_T_82, _next_reg_T_83) @[MExtension.scala 86:72]
        node _next_reg_T_85 = asUInt(_next_reg_T_84) @[MExtension.scala 86:95]
        node _next_reg_T_86 = bits(_next_reg_T_85, 63, 32) @[MExtension.scala 86:101]
        next.reg_wky[rd] <= _next_reg_T_86 @[MExtension.scala 86:48]
      }
      node _T_552 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_553 = eq(UInt<26>("h2002033"), _T_552) @[RVInsts.scala 12:39]
      when _T_553 : @[MExtension.scala 87:24]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_12 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_12 @[BitTool.scala 31:14]
        node _T_554 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_21 = bits(_T_554, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_21 @[BitTool.scala 31:14]
        node _T_555 = bits(_T_554, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_39 = bits(_T_555, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_39 @[BitTool.scala 31:14]
        node _T_556 = bits(_T_555, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_39 = bits(_T_556, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_39 @[BitTool.scala 31:14]
        node _T_557 = bits(_T_556, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_33 = bits(_T_557, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_33 @[BitTool.scala 31:14]
        node _T_558 = bits(_T_557, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_558 @[BitTool.scala 35:16]
        node _next_reg_T_87 = asSInt(now.reg_wky[rs1]) @[MExtension.scala 87:65]
        node _next_reg_T_88 = cvt(now.reg_wky[rs2]) @[MExtension.scala 87:72]
        node _next_reg_T_89 = mul(_next_reg_T_87, _next_reg_T_88) @[MExtension.scala 87:72]
        node _next_reg_T_90 = tail(_next_reg_T_89, 1) @[MExtension.scala 87:72]
        node _next_reg_T_91 = asSInt(_next_reg_T_90) @[MExtension.scala 87:72]
        node _next_reg_T_92 = asUInt(_next_reg_T_91) @[MExtension.scala 87:88]
        node _next_reg_T_93 = bits(_next_reg_T_92, 63, 32) @[MExtension.scala 87:94]
        next.reg_wky[rd] <= _next_reg_T_93 @[MExtension.scala 87:48]
      }
      node _T_559 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_560 = eq(UInt<26>("h2003033"), _T_559) @[RVInsts.scala 12:39]
      when _T_560 : @[MExtension.scala 88:24]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_13 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_13 @[BitTool.scala 31:14]
        node _T_561 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_22 = bits(_T_561, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_22 @[BitTool.scala 31:14]
        node _T_562 = bits(_T_561, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_40 = bits(_T_562, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_40 @[BitTool.scala 31:14]
        node _T_563 = bits(_T_562, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_40 = bits(_T_563, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_40 @[BitTool.scala 31:14]
        node _T_564 = bits(_T_563, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_34 = bits(_T_564, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_34 @[BitTool.scala 31:14]
        node _T_565 = bits(_T_564, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_565 @[BitTool.scala 35:16]
        node _next_reg_T_94 = mul(now.reg_wky[rs1], now.reg_wky[rs2]) @[MExtension.scala 88:65]
        node _next_reg_T_95 = bits(_next_reg_T_94, 63, 32) @[MExtension.scala 88:80]
        next.reg_wky[rd] <= _next_reg_T_95 @[MExtension.scala 88:48]
      }
      node _T_566 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_567 = eq(UInt<26>("h2004033"), _T_566) @[RVInsts.scala 12:39]
      when _T_567 : @[MExtension.scala 91:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_14 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_14 @[BitTool.scala 31:14]
        node _T_568 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_23 = bits(_T_568, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_23 @[BitTool.scala 31:14]
        node _T_569 = bits(_T_568, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_41 = bits(_T_569, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_41 @[BitTool.scala 31:14]
        node _T_570 = bits(_T_569, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_41 = bits(_T_570, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_41 @[BitTool.scala 31:14]
        node _T_571 = bits(_T_570, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_35 = bits(_T_571, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_35 @[BitTool.scala 31:14]
        node _T_572 = bits(_T_571, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_572 @[BitTool.scala 35:16]
        node _next_reg_T_96 = asSInt(now.reg_wky[rs1]) @[MExtension.scala 49:16]
        node _next_reg_T_97 = asSInt(now.reg_wky[rs2]) @[MExtension.scala 49:34]
        node _next_reg_T_98 = div(_next_reg_T_96, _next_reg_T_97) @[MExtension.scala 49:23]
        node _next_reg_T_99 = bits(_next_reg_T_98, 31, 0) @[MExtension.scala 49:41]
        node _next_reg_T_100 = eq(now.reg_wky[rs2], UInt<32>("h0")) @[MExtension.scala 51:19]
        node _next_reg_T_101 = asUInt(asSInt(UInt<32>("hffffffff"))) @[MExtension.scala 51:99]
        node _next_reg_T_102 = asUInt(asSInt(UInt<32>("h80000000"))) @[MExtension.scala 52:45]
        node _next_reg_T_103 = sub(UInt<1>("h0"), _next_reg_T_102) @[MExtension.scala 52:22]
        node _next_reg_T_104 = tail(_next_reg_T_103, 1) @[MExtension.scala 52:22]
        node _next_reg_T_105 = eq(now.reg_wky[rs1], _next_reg_T_104) @[MExtension.scala 52:18]
        node _next_reg_T_106 = asUInt(asSInt(UInt<32>("hffffffff"))) @[MExtension.scala 52:78]
        node _next_reg_T_107 = eq(now.reg_wky[rs2], _next_reg_T_106) @[MExtension.scala 52:64]
        node _next_reg_T_108 = and(_next_reg_T_105, _next_reg_T_107) @[MExtension.scala 52:52]
        node _next_reg_T_109 = asUInt(asSInt(UInt<32>("h80000000"))) @[MExtension.scala 52:112]
        node _next_reg_T_110 = sub(UInt<1>("h0"), _next_reg_T_109) @[MExtension.scala 52:89]
        node _next_reg_T_111 = tail(_next_reg_T_110, 1) @[MExtension.scala 52:89]
        node _next_reg_T_112 = mux(_next_reg_T_108, _next_reg_T_111, _next_reg_T_99) @[Mux.scala 101:16]
        node _next_reg_T_113 = mux(_next_reg_T_100, _next_reg_T_101, _next_reg_T_112) @[Mux.scala 101:16]
        next.reg_wky[rd] <= _next_reg_T_113 @[MExtension.scala 91:46]
      }
      node _T_573 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_574 = eq(UInt<26>("h2005033"), _T_573) @[RVInsts.scala 12:39]
      when _T_574 : @[MExtension.scala 92:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_15 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_15 @[BitTool.scala 31:14]
        node _T_575 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_24 = bits(_T_575, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_24 @[BitTool.scala 31:14]
        node _T_576 = bits(_T_575, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_42 = bits(_T_576, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_42 @[BitTool.scala 31:14]
        node _T_577 = bits(_T_576, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_42 = bits(_T_577, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_42 @[BitTool.scala 31:14]
        node _T_578 = bits(_T_577, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_36 = bits(_T_578, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_36 @[BitTool.scala 31:14]
        node _T_579 = bits(_T_578, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_579 @[BitTool.scala 35:16]
        node _next_reg_T_114 = div(now.reg_wky[rs1], now.reg_wky[rs2]) @[MExtension.scala 58:15]
        node _next_reg_T_115 = eq(now.reg_wky[rs2], UInt<32>("h0")) @[MExtension.scala 60:19]
        node _next_reg_T_116 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
        node _next_reg_T_117 = mux(_next_reg_T_115, _next_reg_T_116, _next_reg_T_114) @[Mux.scala 101:16]
        next.reg_wky[rd] <= _next_reg_T_117 @[MExtension.scala 92:46]
      }
      node _T_580 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_581 = eq(UInt<26>("h2006033"), _T_580) @[RVInsts.scala 12:39]
      when _T_581 : @[MExtension.scala 93:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_16 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_16 @[BitTool.scala 31:14]
        node _T_582 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_25 = bits(_T_582, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_25 @[BitTool.scala 31:14]
        node _T_583 = bits(_T_582, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_43 = bits(_T_583, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_43 @[BitTool.scala 31:14]
        node _T_584 = bits(_T_583, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_43 = bits(_T_584, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_43 @[BitTool.scala 31:14]
        node _T_585 = bits(_T_584, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_37 = bits(_T_585, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_37 @[BitTool.scala 31:14]
        node _T_586 = bits(_T_585, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_586 @[BitTool.scala 35:16]
        node _next_reg_T_118 = asSInt(now.reg_wky[rs1]) @[MExtension.scala 66:16]
        node _next_reg_T_119 = asSInt(now.reg_wky[rs2]) @[MExtension.scala 66:34]
        node _next_reg_T_120 = rem(_next_reg_T_118, _next_reg_T_119) @[MExtension.scala 66:23]
        node _next_reg_T_121 = asUInt(_next_reg_T_120) @[MExtension.scala 66:42]
        node _next_reg_T_122 = eq(now.reg_wky[rs2], UInt<32>("h0")) @[MExtension.scala 68:19]
        node _next_reg_T_123 = asUInt(asSInt(UInt<32>("h80000000"))) @[MExtension.scala 69:45]
        node _next_reg_T_124 = sub(UInt<1>("h0"), _next_reg_T_123) @[MExtension.scala 69:22]
        node _next_reg_T_125 = tail(_next_reg_T_124, 1) @[MExtension.scala 69:22]
        node _next_reg_T_126 = eq(now.reg_wky[rs1], _next_reg_T_125) @[MExtension.scala 69:18]
        node _next_reg_T_127 = asUInt(asSInt(UInt<32>("hffffffff"))) @[MExtension.scala 69:78]
        node _next_reg_T_128 = eq(now.reg_wky[rs2], _next_reg_T_127) @[MExtension.scala 69:64]
        node _next_reg_T_129 = and(_next_reg_T_126, _next_reg_T_128) @[MExtension.scala 69:52]
        node _next_reg_T_130 = mux(_next_reg_T_129, UInt<32>("h0"), _next_reg_T_121) @[Mux.scala 101:16]
        node _next_reg_T_131 = mux(_next_reg_T_122, now.reg_wky[rs1], _next_reg_T_130) @[Mux.scala 101:16]
        next.reg_wky[rd] <= _next_reg_T_131 @[MExtension.scala 93:46]
      }
      node _T_587 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_588 = eq(UInt<26>("h2007033"), _T_587) @[RVInsts.scala 12:39]
      when _T_588 : @[MExtension.scala 94:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_17 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_17 @[BitTool.scala 31:14]
        node _T_589 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_26 = bits(_T_589, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_26 @[BitTool.scala 31:14]
        node _T_590 = bits(_T_589, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_44 = bits(_T_590, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_44 @[BitTool.scala 31:14]
        node _T_591 = bits(_T_590, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_44 = bits(_T_591, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_44 @[BitTool.scala 31:14]
        node _T_592 = bits(_T_591, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_38 = bits(_T_592, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_38 @[BitTool.scala 31:14]
        node _T_593 = bits(_T_592, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_593 @[BitTool.scala 35:16]
        node _next_reg_T_132 = rem(now.reg_wky[rs1], now.reg_wky[rs2]) @[MExtension.scala 75:15]
        node _next_reg_T_133 = eq(now.reg_wky[rs2], UInt<32>("h0")) @[MExtension.scala 77:19]
        node _next_reg_T_134 = mux(_next_reg_T_133, now.reg_wky[rs1], _next_reg_T_132) @[Mux.scala 101:16]
        next.reg_wky[rd] <= _next_reg_T_134 @[MExtension.scala 94:46]
      }
      next.reg_wky[0] <= UInt<1>("h0") @[RiscvCore.scala 133:17]
      node _T_594 = eq(global_data.setpc, UInt<1>("h0")) @[RiscvCore.scala 135:10]
      when _T_594 : @[RiscvCore.scala 135:30]
      {
        node _next_pc_T_18 = add(now.pc, UInt<3>("h4")) @[RiscvCore.scala 141:27]
        node _next_pc_T_19 = tail(_next_pc_T_18, 1) @[RiscvCore.scala 141:27]
        next.pc <= _next_pc_T_19 @[RiscvCore.scala 141:17]
      }
      when illegalInstruction : @[ExceptionSupport.scala 133:30]
      {
        exceptionVec[2] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
        raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      when raiseExceptionIntr : @[ExceptionSupport.scala 136:30]
      {
        event.valid <= UInt<1>("h1") @[ExceptionSupport.scala 137:19]
        event.cause <= exceptionNO @[ExceptionSupport.scala 150:25]
        event.exceptionPC <= now.pc @[ExceptionSupport.scala 151:25]
        node _event_exceptionInst_T = bits(inst_wky, 31, 0) @[ExceptionSupport.scala 152:32]
        event.exceptionInst <= _event_exceptionInst_T @[ExceptionSupport.scala 152:25]
        node _delegS_T = dshr(now.csr.medeleg, exceptionNO) @[ExceptionSupport.scala 155:24]
        node _delegS_T_1 = bits(_delegS_T, 0, 0) @[ExceptionSupport.scala 155:24]
        node _delegS_T_2 = lt(now.internal.privilegeMode, UInt<2>("h3")) @[ExceptionSupport.scala 155:70]
        node delegS = and(_delegS_T_1, _delegS_T_2) @[ExceptionSupport.scala 155:39]
        wire _mstatusOld_WIRE : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[ExceptionSupport.scala 158:55]
        wire _mstatusOld_WIRE_1 : UInt<32> @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_1 <= now.csr.mstatus @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T = bits(_mstatusOld_WIRE_1, 0, 0) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.pad4 <= _mstatusOld_T @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_1 = bits(_mstatusOld_WIRE_1, 1, 1) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.sie <= _mstatusOld_T_1 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_2 = bits(_mstatusOld_WIRE_1, 2, 2) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.pad3 <= _mstatusOld_T_2 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_3 = bits(_mstatusOld_WIRE_1, 3, 3) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.mie <= _mstatusOld_T_3 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_4 = bits(_mstatusOld_WIRE_1, 4, 4) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.pad2 <= _mstatusOld_T_4 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_5 = bits(_mstatusOld_WIRE_1, 5, 5) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.spie <= _mstatusOld_T_5 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_6 = bits(_mstatusOld_WIRE_1, 6, 6) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.ube <= _mstatusOld_T_6 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_7 = bits(_mstatusOld_WIRE_1, 7, 7) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.mpie <= _mstatusOld_T_7 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_8 = bits(_mstatusOld_WIRE_1, 8, 8) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.spp <= _mstatusOld_T_8 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_9 = bits(_mstatusOld_WIRE_1, 10, 9) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.vs <= _mstatusOld_T_9 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_10 = bits(_mstatusOld_WIRE_1, 12, 11) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.mpp <= _mstatusOld_T_10 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_11 = bits(_mstatusOld_WIRE_1, 14, 13) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.fs <= _mstatusOld_T_11 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_12 = bits(_mstatusOld_WIRE_1, 16, 15) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.xs <= _mstatusOld_T_12 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_13 = bits(_mstatusOld_WIRE_1, 17, 17) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.mprv <= _mstatusOld_T_13 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_14 = bits(_mstatusOld_WIRE_1, 18, 18) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.sum <= _mstatusOld_T_14 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_15 = bits(_mstatusOld_WIRE_1, 19, 19) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.mxr <= _mstatusOld_T_15 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_16 = bits(_mstatusOld_WIRE_1, 20, 20) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.tvm <= _mstatusOld_T_16 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_17 = bits(_mstatusOld_WIRE_1, 21, 21) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.tw <= _mstatusOld_T_17 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_18 = bits(_mstatusOld_WIRE_1, 22, 22) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.tsr <= _mstatusOld_T_18 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_19 = bits(_mstatusOld_WIRE_1, 30, 23) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.pad0 <= _mstatusOld_T_19 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_20 = bits(_mstatusOld_WIRE_1, 31, 31) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.sd <= _mstatusOld_T_20 @[ExceptionSupport.scala 158:55]
        wire mstatusOld : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[ExceptionSupport.scala 158:30]
        mstatusOld <= _mstatusOld_WIRE @[ExceptionSupport.scala 158:30]
        wire _mstatusNew_WIRE : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[ExceptionSupport.scala 159:55]
        wire _mstatusNew_WIRE_1 : UInt<32> @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_1 <= now.csr.mstatus @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T = bits(_mstatusNew_WIRE_1, 0, 0) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.pad4 <= _mstatusNew_T @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_1 = bits(_mstatusNew_WIRE_1, 1, 1) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.sie <= _mstatusNew_T_1 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_2 = bits(_mstatusNew_WIRE_1, 2, 2) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.pad3 <= _mstatusNew_T_2 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_3 = bits(_mstatusNew_WIRE_1, 3, 3) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.mie <= _mstatusNew_T_3 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_4 = bits(_mstatusNew_WIRE_1, 4, 4) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.pad2 <= _mstatusNew_T_4 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_5 = bits(_mstatusNew_WIRE_1, 5, 5) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.spie <= _mstatusNew_T_5 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_6 = bits(_mstatusNew_WIRE_1, 6, 6) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.ube <= _mstatusNew_T_6 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_7 = bits(_mstatusNew_WIRE_1, 7, 7) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.mpie <= _mstatusNew_T_7 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_8 = bits(_mstatusNew_WIRE_1, 8, 8) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.spp <= _mstatusNew_T_8 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_9 = bits(_mstatusNew_WIRE_1, 10, 9) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.vs <= _mstatusNew_T_9 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_10 = bits(_mstatusNew_WIRE_1, 12, 11) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.mpp <= _mstatusNew_T_10 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_11 = bits(_mstatusNew_WIRE_1, 14, 13) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.fs <= _mstatusNew_T_11 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_12 = bits(_mstatusNew_WIRE_1, 16, 15) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.xs <= _mstatusNew_T_12 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_13 = bits(_mstatusNew_WIRE_1, 17, 17) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.mprv <= _mstatusNew_T_13 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_14 = bits(_mstatusNew_WIRE_1, 18, 18) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.sum <= _mstatusNew_T_14 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_15 = bits(_mstatusNew_WIRE_1, 19, 19) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.mxr <= _mstatusNew_T_15 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_16 = bits(_mstatusNew_WIRE_1, 20, 20) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.tvm <= _mstatusNew_T_16 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_17 = bits(_mstatusNew_WIRE_1, 21, 21) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.tw <= _mstatusNew_T_17 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_18 = bits(_mstatusNew_WIRE_1, 22, 22) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.tsr <= _mstatusNew_T_18 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_19 = bits(_mstatusNew_WIRE_1, 30, 23) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.pad0 <= _mstatusNew_T_19 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_20 = bits(_mstatusNew_WIRE_1, 31, 31) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.sd <= _mstatusNew_T_20 @[ExceptionSupport.scala 159:55]
        wire mstatusNew : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[ExceptionSupport.scala 159:30]
        mstatusNew <= _mstatusNew_WIRE @[ExceptionSupport.scala 159:30]
        when delegS : @[ExceptionSupport.scala 160:18]
        {
          event.cause <= next.csr.scause @[ExceptionSupport.scala 161:35]
          mstatusNew.spp <= now.internal.privilegeMode @[ExceptionSupport.scala 162:35]
          mstatusNew.spie <= mstatusOld.sie @[ExceptionSupport.scala 163:35]
          mstatusNew.sie <= UInt<1>("h0") @[ExceptionSupport.scala 164:35]
          next.internal.privilegeMode <= UInt<1>("h1") @[ExceptionSupport.scala 165:35]
          node _T_595 = eq(UInt<8>("h20"), now.csr.MXLEN) @[ExceptionSupport.scala 166:29]
          when _T_595 : @[ExceptionSupport.scala 166:29]
          {
            node _next_csr_scause_T = cat(UInt<26>("h0"), exceptionNO) @[Cat.scala 33:92]
            node _next_csr_scause_T_1 = cat(UInt<1>("h0"), _next_csr_scause_T) @[Cat.scala 33:92]
            next.csr.scause <= _next_csr_scause_T_1 @[ExceptionSupport.scala 252:23]
            next.csr.sepc <= now.pc @[ExceptionSupport.scala 254:35]
            mstatusNew.spp <= now.internal.privilegeMode @[ExceptionSupport.scala 255:35]
            mstatusNew.spie <= mstatusOld.sie @[ExceptionSupport.scala 256:35]
            mstatusNew.sie <= UInt<1>("h0") @[ExceptionSupport.scala 257:35]
            next.internal.privilegeMode <= UInt<1>("h1") @[ExceptionSupport.scala 258:35]
            next.csr.stval <= UInt<1>("h0") @[ExceptionSupport.scala 259:35]
            node next_csr_mstatus_lo_lo_lo = cat(mstatusNew.sie, mstatusNew.pad4) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_lo_hi_hi = cat(mstatusNew.pad2, mstatusNew.mie) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_lo_hi = cat(next_csr_mstatus_lo_lo_hi_hi, mstatusNew.pad3) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_lo = cat(next_csr_mstatus_lo_lo_hi, next_csr_mstatus_lo_lo_lo) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_hi_lo = cat(mstatusNew.ube, mstatusNew.spie) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_hi_hi_hi = cat(mstatusNew.vs, mstatusNew.spp) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_hi_hi = cat(next_csr_mstatus_lo_hi_hi_hi, mstatusNew.mpie) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_hi = cat(next_csr_mstatus_lo_hi_hi, next_csr_mstatus_lo_hi_lo) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo = cat(next_csr_mstatus_lo_hi, next_csr_mstatus_lo_lo) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_lo_lo = cat(mstatusNew.fs, mstatusNew.mpp) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_lo_hi_hi = cat(mstatusNew.sum, mstatusNew.mprv) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_lo_hi = cat(next_csr_mstatus_hi_lo_hi_hi, mstatusNew.xs) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_lo = cat(next_csr_mstatus_hi_lo_hi, next_csr_mstatus_hi_lo_lo) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_hi_lo_hi = cat(mstatusNew.tw, mstatusNew.tvm) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_hi_lo = cat(next_csr_mstatus_hi_hi_lo_hi, mstatusNew.mxr) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_hi_hi_hi = cat(mstatusNew.sd, mstatusNew.pad0) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_hi_hi = cat(next_csr_mstatus_hi_hi_hi_hi, mstatusNew.tsr) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_hi = cat(next_csr_mstatus_hi_hi_hi, next_csr_mstatus_hi_hi_lo) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi = cat(next_csr_mstatus_hi_hi, next_csr_mstatus_hi_lo) @[ExceptionSupport.scala 260:49]
            node _next_csr_mstatus_T = cat(next_csr_mstatus_hi, next_csr_mstatus_lo) @[ExceptionSupport.scala 260:49]
            next.csr.mstatus <= _next_csr_mstatus_T @[ExceptionSupport.scala 260:35]
            node _T_596 = eq(UInt<2>("h2"), exceptionNO) @[ExceptionSupport.scala 263:29]
            when _T_596 : @[ExceptionSupport.scala 263:29]
            {
              node _T_597 = bits(inst_wky, 1, 0) @[ExceptionSupport.scala 271:20]
              node _T_598 = neq(_T_597, UInt<2>("h3")) @[ExceptionSupport.scala 271:27]
              when _T_598 : @[ExceptionSupport.scala 271:45]
              {
                node _next_csr_stval_T = bits(inst_wky, 15, 0) @[ExceptionSupport.scala 271:69]
                next.csr.stval <= _next_csr_stval_T @[ExceptionSupport.scala 271:62]
              }
              else :
              {
                node _next_csr_stval_T_1 = bits(inst_wky, 31, 0) @[ExceptionSupport.scala 272:48]
                next.csr.stval <= _next_csr_stval_T_1 @[ExceptionSupport.scala 272:41]
            }
            }
            else :
            {
              node _T_599 = eq(UInt<1>("h1"), exceptionNO) @[ExceptionSupport.scala 263:29]
              when _T_599 : @[ExceptionSupport.scala 263:29]
              {
                node _T_600 = bits(inst_wky, 1, 0) @[ExceptionSupport.scala 275:20]
                node _T_601 = neq(_T_600, UInt<2>("h3")) @[ExceptionSupport.scala 275:27]
                when _T_601 : @[ExceptionSupport.scala 275:45]
                {
                  node _next_csr_stval_T_2 = bits(inst_wky, 15, 0) @[ExceptionSupport.scala 275:69]
                  next.csr.stval <= _next_csr_stval_T_2 @[ExceptionSupport.scala 275:62]
                }
                else :
                {
                  node _next_csr_stval_T_3 = bits(inst_wky, 31, 0) @[ExceptionSupport.scala 276:48]
                  next.csr.stval <= _next_csr_stval_T_3 @[ExceptionSupport.scala 276:41]
              }
              }
              else :
              {
                node _T_602 = eq(UInt<2>("h3"), exceptionNO) @[ExceptionSupport.scala 263:29]
                when _T_602 : @[ExceptionSupport.scala 263:29]
                {
                  node _T_603 = bits(inst_wky, 1, 0) @[ExceptionSupport.scala 280:20]
                  node _T_604 = neq(_T_603, UInt<2>("h3")) @[ExceptionSupport.scala 280:27]
                  when _T_604 : @[ExceptionSupport.scala 280:45]
                  {
                    node _next_csr_stval_T_4 = bits(inst_wky, 15, 0) @[ExceptionSupport.scala 280:69]
                    next.csr.stval <= _next_csr_stval_T_4 @[ExceptionSupport.scala 280:62]
                  }
                  else :
                  {
                    node _next_csr_stval_T_5 = bits(inst_wky, 31, 0) @[ExceptionSupport.scala 281:48]
                    next.csr.stval <= _next_csr_stval_T_5 @[ExceptionSupport.scala 281:41]
                }
                }
                else :
                {
                  node _T_605 = eq(UInt<4>("hb"), exceptionNO) @[ExceptionSupport.scala 263:29]
                  when _T_605 : @[ExceptionSupport.scala 263:29]
                  {
                    next.csr.stval <= UInt<1>("h0") @[ExceptionSupport.scala 288:26]
                  }
                  else :
                  {
                    node _T_606 = eq(UInt<3>("h6"), exceptionNO) @[ExceptionSupport.scala 263:29]
                    when _T_606 : @[ExceptionSupport.scala 263:29]
                    {
                      next.csr.stval <= mem.write.addr @[ExceptionSupport.scala 292:26]
                    }
                    else :
                    {
                      node _T_607 = eq(UInt<3>("h4"), exceptionNO) @[ExceptionSupport.scala 263:29]
                      when _T_607 : @[ExceptionSupport.scala 263:29]
                      {
                        next.csr.stval <= mem.read.addr @[ExceptionSupport.scala 296:26]
                      }
                      else :
                      {
                        node _T_608 = eq(UInt<1>("h0"), exceptionNO) @[ExceptionSupport.scala 263:29]
                        when _T_608 : @[ExceptionSupport.scala 263:29]
                        {
                          skip
            }
            }
            }
            }
            }
            }
            }
            node _T_609 = bits(now.csr.stvec, 1, 0) @[ExceptionSupport.scala 308:27]
            node _T_610 = eq(UInt<2>("h0"), _T_609) @[ExceptionSupport.scala 308:35]
            when _T_610 : @[ExceptionSupport.scala 308:35]
            {
              global_data.setpc <= UInt<1>("h1") @[ExceptionSupport.scala 311:29]
              node _next_pc_T_20 = bits(now.csr.stvec, 31, 2) @[ExceptionSupport.scala 312:46]
              node _next_pc_T_21 = shl(_next_pc_T_20, 2) @[ExceptionSupport.scala 312:62]
              next.pc <= _next_pc_T_21 @[ExceptionSupport.scala 312:29]
            }
            else :
            {
              node _T_611 = eq(UInt<2>("h1"), _T_609) @[ExceptionSupport.scala 308:35]
              when _T_611 : @[ExceptionSupport.scala 308:35]
              {
                global_data.setpc <= UInt<1>("h1") @[ExceptionSupport.scala 316:29]
                node _next_pc_T_22 = bits(now.csr.stvec, 31, 2) @[ExceptionSupport.scala 317:45]
                node _next_pc_T_23 = cat(UInt<27>("h0"), exceptionNO) @[Cat.scala 33:92]
                node _next_pc_T_24 = add(_next_pc_T_22, _next_pc_T_23) @[ExceptionSupport.scala 317:60]
                node _next_pc_T_25 = tail(_next_pc_T_24, 1) @[ExceptionSupport.scala 317:60]
                node _next_pc_T_26 = shl(_next_pc_T_25, 2) @[ExceptionSupport.scala 317:92]
                next.pc <= _next_pc_T_26 @[ExceptionSupport.scala 317:29]
          }
          }
          }
          else :
          {
            node _T_612 = eq(UInt<8>("h40"), now.csr.MXLEN) @[ExceptionSupport.scala 166:29]
            when _T_612 : @[ExceptionSupport.scala 166:29]
            {
              skip
        }
        }
        }
        else :
        {
          event.cause <= next.csr.mcause @[ExceptionSupport.scala 171:35]
          mstatusNew.mpp <= now.internal.privilegeMode @[ExceptionSupport.scala 172:35]
          mstatusNew.mpie <= mstatusOld.mie @[ExceptionSupport.scala 173:35]
          mstatusNew.mie <= UInt<1>("h0") @[ExceptionSupport.scala 174:35]
          next.internal.privilegeMode <= UInt<2>("h3") @[ExceptionSupport.scala 175:35]
          node _T_613 = eq(UInt<8>("h20"), now.csr.MXLEN) @[ExceptionSupport.scala 176:29]
          when _T_613 : @[ExceptionSupport.scala 176:29]
          {
            node _next_csr_mcause_T = cat(UInt<26>("h0"), exceptionNO) @[Cat.scala 33:92]
            node _next_csr_mcause_T_1 = cat(UInt<1>("h0"), _next_csr_mcause_T) @[Cat.scala 33:92]
            next.csr.mcause <= _next_csr_mcause_T_1 @[ExceptionSupport.scala 185:35]
            next.csr.mepc <= now.pc @[ExceptionSupport.scala 186:35]
            mstatusNew.mpp <= now.internal.privilegeMode @[ExceptionSupport.scala 187:35]
            mstatusNew.mpie <= mstatusOld.mie @[ExceptionSupport.scala 188:35]
            mstatusNew.mie <= UInt<1>("h0") @[ExceptionSupport.scala 189:35]
            next.internal.privilegeMode <= UInt<2>("h3") @[ExceptionSupport.scala 190:35]
            next.csr.mtval <= UInt<1>("h0") @[ExceptionSupport.scala 192:24]
            node next_csr_mstatus_lo_lo_lo_1 = cat(mstatusNew.sie, mstatusNew.pad4) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_lo_hi_hi_1 = cat(mstatusNew.pad2, mstatusNew.mie) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_lo_hi_1 = cat(next_csr_mstatus_lo_lo_hi_hi_1, mstatusNew.pad3) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_lo_1 = cat(next_csr_mstatus_lo_lo_hi_1, next_csr_mstatus_lo_lo_lo_1) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_hi_lo_1 = cat(mstatusNew.ube, mstatusNew.spie) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_hi_hi_hi_1 = cat(mstatusNew.vs, mstatusNew.spp) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_hi_hi_1 = cat(next_csr_mstatus_lo_hi_hi_hi_1, mstatusNew.mpie) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_hi_1 = cat(next_csr_mstatus_lo_hi_hi_1, next_csr_mstatus_lo_hi_lo_1) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_1 = cat(next_csr_mstatus_lo_hi_1, next_csr_mstatus_lo_lo_1) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_lo_lo_1 = cat(mstatusNew.fs, mstatusNew.mpp) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_lo_hi_hi_1 = cat(mstatusNew.sum, mstatusNew.mprv) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_lo_hi_1 = cat(next_csr_mstatus_hi_lo_hi_hi_1, mstatusNew.xs) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_lo_1 = cat(next_csr_mstatus_hi_lo_hi_1, next_csr_mstatus_hi_lo_lo_1) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_hi_lo_hi_1 = cat(mstatusNew.tw, mstatusNew.tvm) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_hi_lo_1 = cat(next_csr_mstatus_hi_hi_lo_hi_1, mstatusNew.mxr) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_hi_hi_hi_1 = cat(mstatusNew.sd, mstatusNew.pad0) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_hi_hi_1 = cat(next_csr_mstatus_hi_hi_hi_hi_1, mstatusNew.tsr) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_hi_1 = cat(next_csr_mstatus_hi_hi_hi_1, next_csr_mstatus_hi_hi_lo_1) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_1 = cat(next_csr_mstatus_hi_hi_1, next_csr_mstatus_hi_lo_1) @[ExceptionSupport.scala 193:38]
            node _next_csr_mstatus_T_1 = cat(next_csr_mstatus_hi_1, next_csr_mstatus_lo_1) @[ExceptionSupport.scala 193:38]
            next.csr.mstatus <= _next_csr_mstatus_T_1 @[ExceptionSupport.scala 193:24]
            node _T_614 = eq(UInt<2>("h2"), exceptionNO) @[ExceptionSupport.scala 196:29]
            when _T_614 : @[ExceptionSupport.scala 196:29]
            {
              next.csr.mtval <= UInt<1>("h0") @[ExceptionSupport.scala 199:26]
            }
            else :
            {
              node _T_615 = eq(UInt<1>("h1"), exceptionNO) @[ExceptionSupport.scala 196:29]
              when _T_615 : @[ExceptionSupport.scala 196:29]
              {
                node _T_616 = bits(inst_wky, 1, 0) @[ExceptionSupport.scala 204:20]
                node _T_617 = neq(_T_616, UInt<2>("h3")) @[ExceptionSupport.scala 204:27]
                when _T_617 : @[ExceptionSupport.scala 204:45]
                {
                  node _next_csr_mtval_T_18 = bits(inst_wky, 15, 0) @[ExceptionSupport.scala 204:69]
                  next.csr.mtval <= _next_csr_mtval_T_18 @[ExceptionSupport.scala 204:62]
                }
                else :
                {
                  node _next_csr_mtval_T_19 = bits(inst_wky, 31, 0) @[ExceptionSupport.scala 205:48]
                  next.csr.mtval <= _next_csr_mtval_T_19 @[ExceptionSupport.scala 205:41]
              }
              }
              else :
              {
                node _T_618 = eq(UInt<4>("hb"), exceptionNO) @[ExceptionSupport.scala 196:29]
                when _T_618 : @[ExceptionSupport.scala 196:29]
                {
                  next.csr.mtval <= UInt<1>("h0") @[ExceptionSupport.scala 208:26]
                }
                else :
                {
                  node _T_619 = eq(UInt<3>("h6"), exceptionNO) @[ExceptionSupport.scala 196:29]
                  when _T_619 : @[ExceptionSupport.scala 196:29]
                  {
                    next.csr.mtval <= mem.write.addr @[ExceptionSupport.scala 211:26]
                  }
                  else :
                  {
                    node _T_620 = eq(UInt<3>("h4"), exceptionNO) @[ExceptionSupport.scala 196:29]
                    when _T_620 : @[ExceptionSupport.scala 196:29]
                    {
                      next.csr.mtval <= mem.read.addr @[ExceptionSupport.scala 215:26]
                    }
                    else :
                    {
                      node _T_621 = eq(UInt<1>("h0"), exceptionNO) @[ExceptionSupport.scala 196:29]
                      when _T_621 : @[ExceptionSupport.scala 196:29]
                      {
                        skip
                      }
                      else :
                      {
                        node _T_622 = eq(UInt<3>("h7"), exceptionNO) @[ExceptionSupport.scala 196:29]
                        when _T_622 : @[ExceptionSupport.scala 196:29]
                        {
                          skip
                        }
                        else :
                        {
                          node _T_623 = eq(UInt<4>("hd"), exceptionNO) @[ExceptionSupport.scala 196:29]
                          when _T_623 : @[ExceptionSupport.scala 196:29]
                          {
                            skip
                          }
                          else :
                          {
                            node _T_624 = eq(UInt<4>("hc"), exceptionNO) @[ExceptionSupport.scala 196:29]
                            when _T_624 : @[ExceptionSupport.scala 196:29]
                            {
                              skip
            }
            }
            }
            }
            }
            }
            }
            }
            }
            node _T_625 = bits(now.csr.mtvec, 1, 0) @[ExceptionSupport.scala 234:27]
            node _T_626 = eq(UInt<2>("h0"), _T_625) @[ExceptionSupport.scala 234:35]
            when _T_626 : @[ExceptionSupport.scala 234:35]
            {
              global_data.setpc <= UInt<1>("h1") @[ExceptionSupport.scala 237:29]
              node _next_pc_T_27 = bits(now.csr.mtvec, 31, 2) @[ExceptionSupport.scala 238:46]
              node _next_pc_T_28 = shl(_next_pc_T_27, 2) @[ExceptionSupport.scala 238:62]
              next.pc <= _next_pc_T_28 @[ExceptionSupport.scala 238:29]
            }
            else :
            {
              node _T_627 = eq(UInt<2>("h1"), _T_625) @[ExceptionSupport.scala 234:35]
              when _T_627 : @[ExceptionSupport.scala 234:35]
              {
                global_data.setpc <= UInt<1>("h1") @[ExceptionSupport.scala 242:29]
                node _next_pc_T_29 = bits(now.csr.mtvec, 31, 2) @[ExceptionSupport.scala 243:45]
                node _next_pc_T_30 = cat(UInt<27>("h0"), exceptionNO) @[Cat.scala 33:92]
                node _next_pc_T_31 = add(_next_pc_T_29, _next_pc_T_30) @[ExceptionSupport.scala 243:60]
                node _next_pc_T_32 = tail(_next_pc_T_31, 1) @[ExceptionSupport.scala 243:60]
                node _next_pc_T_33 = shl(_next_pc_T_32, 2) @[ExceptionSupport.scala 243:92]
                next.pc <= _next_pc_T_33 @[ExceptionSupport.scala 243:29]
          }
          }
          }
          else :
          {
            node _T_628 = eq(UInt<8>("h40"), now.csr.MXLEN) @[ExceptionSupport.scala 176:29]
            when _T_628 : @[ExceptionSupport.scala 176:29]
            {
              skip
        }
        }
        }
        node next_csr_mstatus_lo_lo_lo_2 = cat(mstatusNew.sie, mstatusNew.pad4) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_lo_hi_hi_2 = cat(mstatusNew.pad2, mstatusNew.mie) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_lo_hi_2 = cat(next_csr_mstatus_lo_lo_hi_hi_2, mstatusNew.pad3) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_lo_2 = cat(next_csr_mstatus_lo_lo_hi_2, next_csr_mstatus_lo_lo_lo_2) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_hi_lo_2 = cat(mstatusNew.ube, mstatusNew.spie) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_hi_hi_hi_2 = cat(mstatusNew.vs, mstatusNew.spp) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_hi_hi_2 = cat(next_csr_mstatus_lo_hi_hi_hi_2, mstatusNew.mpie) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_hi_2 = cat(next_csr_mstatus_lo_hi_hi_2, next_csr_mstatus_lo_hi_lo_2) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_2 = cat(next_csr_mstatus_lo_hi_2, next_csr_mstatus_lo_lo_2) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_lo_lo_2 = cat(mstatusNew.fs, mstatusNew.mpp) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_lo_hi_hi_2 = cat(mstatusNew.sum, mstatusNew.mprv) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_lo_hi_2 = cat(next_csr_mstatus_hi_lo_hi_hi_2, mstatusNew.xs) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_lo_2 = cat(next_csr_mstatus_hi_lo_hi_2, next_csr_mstatus_hi_lo_lo_2) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_hi_lo_hi_2 = cat(mstatusNew.tw, mstatusNew.tvm) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_hi_lo_2 = cat(next_csr_mstatus_hi_hi_lo_hi_2, mstatusNew.mxr) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_hi_hi_hi_2 = cat(mstatusNew.sd, mstatusNew.pad0) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_hi_hi_2 = cat(next_csr_mstatus_hi_hi_hi_hi_2, mstatusNew.tsr) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_hi_2 = cat(next_csr_mstatus_hi_hi_hi_2, next_csr_mstatus_hi_hi_lo_2) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_2 = cat(next_csr_mstatus_hi_hi_2, next_csr_mstatus_hi_lo_2) @[ExceptionSupport.scala 181:36]
        node _next_csr_mstatus_T_2 = cat(next_csr_mstatus_hi_2, next_csr_mstatus_lo_2) @[ExceptionSupport.scala 181:36]
        next.csr.mstatus <= _next_csr_mstatus_T_2 @[ExceptionSupport.scala 181:22]
      }
      else :
      {
        event.valid <= UInt<1>("h0") @[ExceptionSupport.scala 140:19]
    }
    }
    io.mem <= mem @[RiscvCore.scala 149:10]
    io.next <= next @[RiscvCore.scala 151:15]
    io.event <= event @[RiscvCore.scala 152:15]
    io.iFetchpc <= iFetchpc @[RiscvCore.scala 153:15]

  module RiscvCore :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip inst_wky : UInt<32>, flip valid : UInt<1>, iFetchpc : UInt<32>, mem : { read : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, flip data : UInt<32>}, write : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, data : UInt<32>}}, now : { reg_wky : UInt<32>[32], pc : UInt<32>, csr : { misa : UInt<32>, mvendorid : UInt<32>, marchid : UInt<32>, mimpid : UInt<32>, mhartid : UInt<32>, mstatus : UInt<32>, mstatush : UInt<32>, mscratch : UInt<32>, mtvec : UInt<32>, mcounteren : UInt<32>, medeleg : UInt<32>, mideleg : UInt<32>, mip : UInt<32>, mie : UInt<32>, mepc : UInt<32>, mcause : UInt<32>, mtval : UInt<32>, cycle : UInt<32>, scounteren : UInt<32>, scause : UInt<32>, stvec : UInt<32>, sepc : UInt<32>, stval : UInt<32>, sscratch : UInt<32>, satp : UInt<32>, pmpcfg0 : UInt<32>, pmpcfg1 : UInt<32>, pmpcfg2 : UInt<32>, pmpcfg3 : UInt<32>, pmpaddr0 : UInt<32>, pmpaddr1 : UInt<32>, pmpaddr2 : UInt<32>, pmpaddr3 : UInt<32>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, next : { reg_wky : UInt<32>[32], pc : UInt<32>, csr : { misa : UInt<32>, mvendorid : UInt<32>, marchid : UInt<32>, mimpid : UInt<32>, mhartid : UInt<32>, mstatus : UInt<32>, mstatush : UInt<32>, mscratch : UInt<32>, mtvec : UInt<32>, mcounteren : UInt<32>, medeleg : UInt<32>, mideleg : UInt<32>, mip : UInt<32>, mie : UInt<32>, mepc : UInt<32>, mcause : UInt<32>, mtval : UInt<32>, cycle : UInt<32>, scounteren : UInt<32>, scause : UInt<32>, stvec : UInt<32>, sepc : UInt<32>, stval : UInt<32>, sscratch : UInt<32>, satp : UInt<32>, pmpcfg0 : UInt<32>, pmpcfg1 : UInt<32>, pmpcfg2 : UInt<32>, pmpcfg3 : UInt<32>, pmpaddr0 : UInt<32>, pmpaddr1 : UInt<32>, pmpaddr2 : UInt<32>, pmpaddr3 : UInt<32>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, event : { valid : UInt<1>, intrNO : UInt<32>, cause : UInt<32>, exceptionPC : UInt<32>, exceptionInst : UInt<32>}}

    wire state_state : { reg_wky : UInt<32>[32], pc : UInt<32>, csr : { misa : UInt<32>, mvendorid : UInt<32>, marchid : UInt<32>, mimpid : UInt<32>, mhartid : UInt<32>, mstatus : UInt<32>, mstatush : UInt<32>, mscratch : UInt<32>, mtvec : UInt<32>, mcounteren : UInt<32>, medeleg : UInt<32>, mideleg : UInt<32>, mip : UInt<32>, mie : UInt<32>, mepc : UInt<32>, mcause : UInt<32>, mtval : UInt<32>, cycle : UInt<32>, scounteren : UInt<32>, scause : UInt<32>, stvec : UInt<32>, sepc : UInt<32>, stval : UInt<32>, sscratch : UInt<32>, satp : UInt<32>, pmpcfg0 : UInt<32>, pmpcfg1 : UInt<32>, pmpcfg2 : UInt<32>, pmpcfg3 : UInt<32>, pmpaddr0 : UInt<32>, pmpaddr1 : UInt<32>, pmpaddr2 : UInt<32>, pmpaddr3 : UInt<32>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}} @[RiscvCore.scala 73:21]
    wire state_initval : UInt<32>[32] @[ArbitraryGenerater.scala 10:23]
    state_initval[0] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[1] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[2] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[3] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[4] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[5] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[6] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[7] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[8] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[9] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[10] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[11] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[12] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[13] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[14] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[15] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[16] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[17] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[18] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[19] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[20] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[21] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[22] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[23] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[24] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[25] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[26] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[27] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[28] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[29] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[30] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[31] is invalid @[ArbitraryGenerater.scala 11:13]
    state_state.reg_wky[0] <= state_initval[0] @[RiscvCore.scala 75:15]
    state_state.reg_wky[1] <= state_initval[1] @[RiscvCore.scala 75:15]
    state_state.reg_wky[2] <= state_initval[2] @[RiscvCore.scala 75:15]
    state_state.reg_wky[3] <= state_initval[3] @[RiscvCore.scala 75:15]
    state_state.reg_wky[4] <= state_initval[4] @[RiscvCore.scala 75:15]
    state_state.reg_wky[5] <= state_initval[5] @[RiscvCore.scala 75:15]
    state_state.reg_wky[6] <= state_initval[6] @[RiscvCore.scala 75:15]
    state_state.reg_wky[7] <= state_initval[7] @[RiscvCore.scala 75:15]
    state_state.reg_wky[8] <= state_initval[8] @[RiscvCore.scala 75:15]
    state_state.reg_wky[9] <= state_initval[9] @[RiscvCore.scala 75:15]
    state_state.reg_wky[10] <= state_initval[10] @[RiscvCore.scala 75:15]
    state_state.reg_wky[11] <= state_initval[11] @[RiscvCore.scala 75:15]
    state_state.reg_wky[12] <= state_initval[12] @[RiscvCore.scala 75:15]
    state_state.reg_wky[13] <= state_initval[13] @[RiscvCore.scala 75:15]
    state_state.reg_wky[14] <= state_initval[14] @[RiscvCore.scala 75:15]
    state_state.reg_wky[15] <= state_initval[15] @[RiscvCore.scala 75:15]
    state_state.reg_wky[16] <= state_initval[16] @[RiscvCore.scala 75:15]
    state_state.reg_wky[17] <= state_initval[17] @[RiscvCore.scala 75:15]
    state_state.reg_wky[18] <= state_initval[18] @[RiscvCore.scala 75:15]
    state_state.reg_wky[19] <= state_initval[19] @[RiscvCore.scala 75:15]
    state_state.reg_wky[20] <= state_initval[20] @[RiscvCore.scala 75:15]
    state_state.reg_wky[21] <= state_initval[21] @[RiscvCore.scala 75:15]
    state_state.reg_wky[22] <= state_initval[22] @[RiscvCore.scala 75:15]
    state_state.reg_wky[23] <= state_initval[23] @[RiscvCore.scala 75:15]
    state_state.reg_wky[24] <= state_initval[24] @[RiscvCore.scala 75:15]
    state_state.reg_wky[25] <= state_initval[25] @[RiscvCore.scala 75:15]
    state_state.reg_wky[26] <= state_initval[26] @[RiscvCore.scala 75:15]
    state_state.reg_wky[27] <= state_initval[27] @[RiscvCore.scala 75:15]
    state_state.reg_wky[28] <= state_initval[28] @[RiscvCore.scala 75:15]
    state_state.reg_wky[29] <= state_initval[29] @[RiscvCore.scala 75:15]
    state_state.reg_wky[30] <= state_initval[30] @[RiscvCore.scala 75:15]
    state_state.reg_wky[31] <= state_initval[31] @[RiscvCore.scala 75:15]
    state_state.pc <= UInt<32>("h200") @[RiscvCore.scala 79:15]
    wire state_state_csr_csr : { misa : UInt<32>, mvendorid : UInt<32>, marchid : UInt<32>, mimpid : UInt<32>, mhartid : UInt<32>, mstatus : UInt<32>, mstatush : UInt<32>, mscratch : UInt<32>, mtvec : UInt<32>, mcounteren : UInt<32>, medeleg : UInt<32>, mideleg : UInt<32>, mip : UInt<32>, mie : UInt<32>, mepc : UInt<32>, mcause : UInt<32>, mtval : UInt<32>, cycle : UInt<32>, scounteren : UInt<32>, scause : UInt<32>, stvec : UInt<32>, sepc : UInt<32>, stval : UInt<32>, sscratch : UInt<32>, satp : UInt<32>, pmpcfg0 : UInt<32>, pmpcfg1 : UInt<32>, pmpcfg2 : UInt<32>, pmpcfg3 : UInt<32>, pmpaddr0 : UInt<32>, pmpaddr1 : UInt<32>, pmpaddr2 : UInt<32>, pmpaddr3 : UInt<32>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>} @[CSR.scala 330:19]
    node _state_state_csr_misaInitVal_T = shl(UInt<1>("h1"), 30) @[CSR.scala 335:25]
    node _state_state_csr_misaInitVal_T_1 = shl(UInt<1>("h1"), 8) @[CSR.scala 320:66]
    node _state_state_csr_misaInitVal_T_2 = or(UInt<1>("h0"), _state_state_csr_misaInitVal_T_1) @[CSR.scala 341:75]
    node _state_state_csr_misaInitVal_T_3 = shl(UInt<1>("h1"), 12) @[CSR.scala 320:66]
    node _state_state_csr_misaInitVal_T_4 = or(_state_state_csr_misaInitVal_T_2, _state_state_csr_misaInitVal_T_3) @[CSR.scala 341:75]
    node state_state_csr_misaInitVal = or(_state_state_csr_misaInitVal_T, _state_state_csr_misaInitVal_T_4) @[CSR.scala 341:20]
    state_state_csr_csr.misa <= state_state_csr_misaInitVal @[CSR.scala 343:14]
    state_state_csr_csr.mvendorid <= UInt<1>("h0") @[CSR.scala 347:19]
    state_state_csr_csr.marchid <= UInt<1>("h0") @[CSR.scala 349:17]
    state_state_csr_csr.mimpid <= UInt<1>("h0") @[CSR.scala 351:17]
    state_state_csr_csr.mhartid <= UInt<1>("h0") @[CSR.scala 352:17]
    state_state_csr_csr.mstatus <= UInt<13>("h1800") @[CSR.scala 353:17]
    wire state_state_csr_mstatusStruct : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[CSR.scala 354:45]
    wire _state_state_csr_mstatusStruct_WIRE : UInt<32> @[CSR.scala 354:45]
    _state_state_csr_mstatusStruct_WIRE <= state_state_csr_csr.mstatus @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T = bits(_state_state_csr_mstatusStruct_WIRE, 0, 0) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.pad4 <= _state_state_csr_mstatusStruct_T @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_1 = bits(_state_state_csr_mstatusStruct_WIRE, 1, 1) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.sie <= _state_state_csr_mstatusStruct_T_1 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_2 = bits(_state_state_csr_mstatusStruct_WIRE, 2, 2) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.pad3 <= _state_state_csr_mstatusStruct_T_2 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_3 = bits(_state_state_csr_mstatusStruct_WIRE, 3, 3) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.mie <= _state_state_csr_mstatusStruct_T_3 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_4 = bits(_state_state_csr_mstatusStruct_WIRE, 4, 4) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.pad2 <= _state_state_csr_mstatusStruct_T_4 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_5 = bits(_state_state_csr_mstatusStruct_WIRE, 5, 5) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.spie <= _state_state_csr_mstatusStruct_T_5 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_6 = bits(_state_state_csr_mstatusStruct_WIRE, 6, 6) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.ube <= _state_state_csr_mstatusStruct_T_6 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_7 = bits(_state_state_csr_mstatusStruct_WIRE, 7, 7) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.mpie <= _state_state_csr_mstatusStruct_T_7 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_8 = bits(_state_state_csr_mstatusStruct_WIRE, 8, 8) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.spp <= _state_state_csr_mstatusStruct_T_8 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_9 = bits(_state_state_csr_mstatusStruct_WIRE, 10, 9) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.vs <= _state_state_csr_mstatusStruct_T_9 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_10 = bits(_state_state_csr_mstatusStruct_WIRE, 12, 11) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.mpp <= _state_state_csr_mstatusStruct_T_10 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_11 = bits(_state_state_csr_mstatusStruct_WIRE, 14, 13) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.fs <= _state_state_csr_mstatusStruct_T_11 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_12 = bits(_state_state_csr_mstatusStruct_WIRE, 16, 15) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.xs <= _state_state_csr_mstatusStruct_T_12 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_13 = bits(_state_state_csr_mstatusStruct_WIRE, 17, 17) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.mprv <= _state_state_csr_mstatusStruct_T_13 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_14 = bits(_state_state_csr_mstatusStruct_WIRE, 18, 18) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.sum <= _state_state_csr_mstatusStruct_T_14 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_15 = bits(_state_state_csr_mstatusStruct_WIRE, 19, 19) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.mxr <= _state_state_csr_mstatusStruct_T_15 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_16 = bits(_state_state_csr_mstatusStruct_WIRE, 20, 20) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.tvm <= _state_state_csr_mstatusStruct_T_16 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_17 = bits(_state_state_csr_mstatusStruct_WIRE, 21, 21) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.tw <= _state_state_csr_mstatusStruct_T_17 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_18 = bits(_state_state_csr_mstatusStruct_WIRE, 22, 22) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.tsr <= _state_state_csr_mstatusStruct_T_18 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_19 = bits(_state_state_csr_mstatusStruct_WIRE, 30, 23) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.pad0 <= _state_state_csr_mstatusStruct_T_19 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_20 = bits(_state_state_csr_mstatusStruct_WIRE, 31, 31) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.sd <= _state_state_csr_mstatusStruct_T_20 @[CSR.scala 354:45]
    state_state_csr_csr.mstatush <= UInt<1>("h0") @[CSR.scala 357:20]
    state_state_csr_csr.mscratch <= UInt<1>("h0") @[CSR.scala 358:20]
    state_state_csr_csr.mtvec <= UInt<9>("h1c0") @[CSR.scala 359:20]
    state_state_csr_csr.mcounteren <= UInt<1>("h0") @[CSR.scala 360:20]
    state_state_csr_csr.medeleg <= UInt<1>("h0") @[CSR.scala 361:20]
    state_state_csr_csr.mideleg <= UInt<1>("h0") @[CSR.scala 362:20]
    state_state_csr_csr.mip <= UInt<1>("h0") @[CSR.scala 363:20]
    state_state_csr_csr.mie <= UInt<1>("h0") @[CSR.scala 364:20]
    state_state_csr_csr.mepc <= UInt<1>("h0") @[CSR.scala 365:20]
    state_state_csr_csr.mcause <= UInt<1>("h0") @[CSR.scala 366:20]
    state_state_csr_csr.mtval <= UInt<1>("h0") @[CSR.scala 367:20]
    state_state_csr_csr.cycle <= UInt<1>("h0") @[CSR.scala 368:20]
    state_state_csr_csr.scause <= UInt<1>("h0") @[CSR.scala 371:20]
    state_state_csr_csr.scounteren <= UInt<1>("h0") @[CSR.scala 372:20]
    state_state_csr_csr.stvec <= UInt<1>("h0") @[CSR.scala 373:20]
    state_state_csr_csr.sepc <= UInt<1>("h0") @[CSR.scala 374:20]
    state_state_csr_csr.stval <= UInt<1>("h0") @[CSR.scala 375:20]
    state_state_csr_csr.sscratch <= UInt<1>("h0") @[CSR.scala 376:20]
    state_state_csr_csr.satp <= UInt<1>("h0") @[CSR.scala 378:14]
    state_state_csr_csr.pmpcfg0 <= UInt<1>("h0") @[CSR.scala 386:18]
    state_state_csr_csr.pmpcfg1 <= UInt<1>("h0") @[CSR.scala 387:18]
    state_state_csr_csr.pmpcfg2 <= UInt<1>("h0") @[CSR.scala 388:18]
    state_state_csr_csr.pmpcfg3 <= UInt<1>("h0") @[CSR.scala 389:18]
    state_state_csr_csr.pmpaddr0 <= UInt<1>("h0") @[CSR.scala 390:18]
    state_state_csr_csr.pmpaddr1 <= UInt<1>("h0") @[CSR.scala 391:18]
    state_state_csr_csr.pmpaddr2 <= UInt<1>("h0") @[CSR.scala 392:18]
    state_state_csr_csr.pmpaddr3 <= UInt<1>("h0") @[CSR.scala 393:18]
    state_state_csr_csr.MXLEN <= UInt<6>("h20") @[CSR.scala 398:15]
    state_state_csr_csr.IALIGN <= UInt<6>("h20") @[CSR.scala 399:16]
    state_state_csr_csr.ILEN <= UInt<6>("h20") @[CSR.scala 403:14]
    state_state.csr <= state_state_csr_csr @[RiscvCore.scala 80:15]
    wire state_state_internal_internal : { privilegeMode : UInt<2>} @[RiscvCore.scala 56:24]
    state_state_internal_internal.privilegeMode <= UInt<2>("h3") @[RiscvCore.scala 57:28]
    state_state.internal <= state_state_internal_internal @[RiscvCore.scala 82:20]
    reg state : { reg_wky : UInt<32>[32], pc : UInt<32>, csr : { misa : UInt<32>, mvendorid : UInt<32>, marchid : UInt<32>, mimpid : UInt<32>, mhartid : UInt<32>, mstatus : UInt<32>, mstatush : UInt<32>, mscratch : UInt<32>, mtvec : UInt<32>, mcounteren : UInt<32>, medeleg : UInt<32>, mideleg : UInt<32>, mip : UInt<32>, mie : UInt<32>, mepc : UInt<32>, mcause : UInt<32>, mtval : UInt<32>, cycle : UInt<32>, scounteren : UInt<32>, scause : UInt<32>, stvec : UInt<32>, sepc : UInt<32>, stval : UInt<32>, sscratch : UInt<32>, satp : UInt<32>, pmpcfg0 : UInt<32>, pmpcfg1 : UInt<32>, pmpcfg2 : UInt<32>, pmpcfg3 : UInt<32>, pmpaddr0 : UInt<32>, pmpaddr1 : UInt<32>, pmpaddr2 : UInt<32>, pmpaddr3 : UInt<32>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, clock with :
      reset => (reset_wky, state_state) @[RiscvCore.scala 172:22]
    inst trans aof RiscvTrans @[RiscvCore.scala 173:21]
    trans.clock <= clock
    trans.reset_wky <= reset_wky
    trans.io.inst_wky <= io.inst_wky @[RiscvCore.scala 175:18]
    trans.io.valid <= io.valid @[RiscvCore.scala 176:18]
    io.mem.write <= trans.io.mem.write @[RiscvCore.scala 177:16]
    trans.io.mem.read.data <= io.mem.read.data @[RiscvCore.scala 177:16]
    io.mem.read.memWidth <= trans.io.mem.read.memWidth @[RiscvCore.scala 177:16]
    io.mem.read.addr <= trans.io.mem.read.addr @[RiscvCore.scala 177:16]
    io.mem.read.valid <= trans.io.mem.read.valid @[RiscvCore.scala 177:16]
    trans.io.now.internal.privilegeMode <= state.internal.privilegeMode @[RiscvCore.scala 179:16]
    trans.io.now.csr.ILEN <= state.csr.ILEN @[RiscvCore.scala 179:16]
    trans.io.now.csr.IALIGN <= state.csr.IALIGN @[RiscvCore.scala 179:16]
    trans.io.now.csr.MXLEN <= state.csr.MXLEN @[RiscvCore.scala 179:16]
    trans.io.now.csr.pmpaddr3 <= state.csr.pmpaddr3 @[RiscvCore.scala 179:16]
    trans.io.now.csr.pmpaddr2 <= state.csr.pmpaddr2 @[RiscvCore.scala 179:16]
    trans.io.now.csr.pmpaddr1 <= state.csr.pmpaddr1 @[RiscvCore.scala 179:16]
    trans.io.now.csr.pmpaddr0 <= state.csr.pmpaddr0 @[RiscvCore.scala 179:16]
    trans.io.now.csr.pmpcfg3 <= state.csr.pmpcfg3 @[RiscvCore.scala 179:16]
    trans.io.now.csr.pmpcfg2 <= state.csr.pmpcfg2 @[RiscvCore.scala 179:16]
    trans.io.now.csr.pmpcfg1 <= state.csr.pmpcfg1 @[RiscvCore.scala 179:16]
    trans.io.now.csr.pmpcfg0 <= state.csr.pmpcfg0 @[RiscvCore.scala 179:16]
    trans.io.now.csr.satp <= state.csr.satp @[RiscvCore.scala 179:16]
    trans.io.now.csr.sscratch <= state.csr.sscratch @[RiscvCore.scala 179:16]
    trans.io.now.csr.stval <= state.csr.stval @[RiscvCore.scala 179:16]
    trans.io.now.csr.sepc <= state.csr.sepc @[RiscvCore.scala 179:16]
    trans.io.now.csr.stvec <= state.csr.stvec @[RiscvCore.scala 179:16]
    trans.io.now.csr.scause <= state.csr.scause @[RiscvCore.scala 179:16]
    trans.io.now.csr.scounteren <= state.csr.scounteren @[RiscvCore.scala 179:16]
    trans.io.now.csr.cycle <= state.csr.cycle @[RiscvCore.scala 179:16]
    trans.io.now.csr.mtval <= state.csr.mtval @[RiscvCore.scala 179:16]
    trans.io.now.csr.mcause <= state.csr.mcause @[RiscvCore.scala 179:16]
    trans.io.now.csr.mepc <= state.csr.mepc @[RiscvCore.scala 179:16]
    trans.io.now.csr.mie <= state.csr.mie @[RiscvCore.scala 179:16]
    trans.io.now.csr.mip <= state.csr.mip @[RiscvCore.scala 179:16]
    trans.io.now.csr.mideleg <= state.csr.mideleg @[RiscvCore.scala 179:16]
    trans.io.now.csr.medeleg <= state.csr.medeleg @[RiscvCore.scala 179:16]
    trans.io.now.csr.mcounteren <= state.csr.mcounteren @[RiscvCore.scala 179:16]
    trans.io.now.csr.mtvec <= state.csr.mtvec @[RiscvCore.scala 179:16]
    trans.io.now.csr.mscratch <= state.csr.mscratch @[RiscvCore.scala 179:16]
    trans.io.now.csr.mstatush <= state.csr.mstatush @[RiscvCore.scala 179:16]
    trans.io.now.csr.mstatus <= state.csr.mstatus @[RiscvCore.scala 179:16]
    trans.io.now.csr.mhartid <= state.csr.mhartid @[RiscvCore.scala 179:16]
    trans.io.now.csr.mimpid <= state.csr.mimpid @[RiscvCore.scala 179:16]
    trans.io.now.csr.marchid <= state.csr.marchid @[RiscvCore.scala 179:16]
    trans.io.now.csr.mvendorid <= state.csr.mvendorid @[RiscvCore.scala 179:16]
    trans.io.now.csr.misa <= state.csr.misa @[RiscvCore.scala 179:16]
    trans.io.now.pc <= state.pc @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[0] <= state.reg_wky[0] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[1] <= state.reg_wky[1] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[2] <= state.reg_wky[2] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[3] <= state.reg_wky[3] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[4] <= state.reg_wky[4] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[5] <= state.reg_wky[5] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[6] <= state.reg_wky[6] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[7] <= state.reg_wky[7] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[8] <= state.reg_wky[8] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[9] <= state.reg_wky[9] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[10] <= state.reg_wky[10] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[11] <= state.reg_wky[11] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[12] <= state.reg_wky[12] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[13] <= state.reg_wky[13] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[14] <= state.reg_wky[14] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[15] <= state.reg_wky[15] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[16] <= state.reg_wky[16] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[17] <= state.reg_wky[17] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[18] <= state.reg_wky[18] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[19] <= state.reg_wky[19] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[20] <= state.reg_wky[20] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[21] <= state.reg_wky[21] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[22] <= state.reg_wky[22] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[23] <= state.reg_wky[23] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[24] <= state.reg_wky[24] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[25] <= state.reg_wky[25] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[26] <= state.reg_wky[26] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[27] <= state.reg_wky[27] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[28] <= state.reg_wky[28] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[29] <= state.reg_wky[29] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[30] <= state.reg_wky[30] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[31] <= state.reg_wky[31] @[RiscvCore.scala 179:16]
    state <= trans.io.next @[RiscvCore.scala 180:16]
    io.now <= state @[RiscvCore.scala 182:15]
    io.next <= trans.io.next @[RiscvCore.scala 183:15]
    io.event <= trans.io.event @[RiscvCore.scala 184:15]
    io.iFetchpc <= trans.io.iFetchpc @[RiscvCore.scala 185:15]

  module CheckerWithResult :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip instCommit : { valid : UInt<1>, inst_wky : UInt<32>, pc : UInt<32>}, flip result : { reg_wky : UInt<32>[32], pc : UInt<32>, csr : { misa : UInt<32>, mvendorid : UInt<32>, marchid : UInt<32>, mimpid : UInt<32>, mhartid : UInt<32>, mstatus : UInt<32>, mstatush : UInt<32>, mscratch : UInt<32>, mtvec : UInt<32>, mcounteren : UInt<32>, medeleg : UInt<32>, mideleg : UInt<32>, mip : UInt<32>, mie : UInt<32>, mepc : UInt<32>, mcause : UInt<32>, mtval : UInt<32>, cycle : UInt<32>, scounteren : UInt<32>, scause : UInt<32>, stvec : UInt<32>, sepc : UInt<32>, stval : UInt<32>, sscratch : UInt<32>, satp : UInt<32>, pmpcfg0 : UInt<32>, pmpcfg1 : UInt<32>, pmpcfg2 : UInt<32>, pmpcfg3 : UInt<32>, pmpaddr0 : UInt<32>, pmpaddr1 : UInt<32>, pmpaddr2 : UInt<32>, pmpaddr3 : UInt<32>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, flip mem : { read : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, data : UInt<32>}, write : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, data : UInt<32>}}, flip event : { valid : UInt<1>, intrNO : UInt<32>, cause : UInt<32>, exceptionPC : UInt<32>, exceptionInst : UInt<32>}}

    inst specCore aof RiscvCore @[Checker.scala 47:24]
    specCore.clock <= clock
    specCore.reset_wky <= reset_wky
    specCore.io.valid <= io.instCommit.valid @[Checker.scala 48:21]
    specCore.io.inst_wky <= io.instCommit.inst_wky @[Checker.scala 49:21]
    node _T = eq(io.mem.read.valid, specCore.io.mem.read.valid) @[Checker.scala 53:46]
    node _T_1 = asUInt(reset_wky) @[Checker.scala 53:13]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[Checker.scala 53:13]
    when _T_2 : @[Checker.scala 53:13]
    {
      node _T_3 = eq(_T, UInt<1>("h0")) @[Checker.scala 53:13]
      when _T_3 : @[Checker.scala 53:13]
      {
      }
    }
    node _T_4 = or(io.mem.read.valid, specCore.io.mem.read.valid) @[Checker.scala 54:44]
    when _T_4 : @[Checker.scala 54:84]
    {
      node _T_5 = eq(io.mem.read.addr, specCore.io.mem.read.addr) @[Checker.scala 55:47]
      node _T_6 = asUInt(reset_wky) @[Checker.scala 55:15]
      node _T_7 = eq(_T_6, UInt<1>("h0")) @[Checker.scala 55:15]
      when _T_7 : @[Checker.scala 55:15]
      {
        node _T_8 = eq(_T_5, UInt<1>("h0")) @[Checker.scala 55:15]
        when _T_8 : @[Checker.scala 55:15]
        {
        }
      }
      node _T_9 = eq(io.mem.read.memWidth, specCore.io.mem.read.memWidth) @[Checker.scala 56:51]
      node _T_10 = asUInt(reset_wky) @[Checker.scala 56:15]
      node _T_11 = eq(_T_10, UInt<1>("h0")) @[Checker.scala 56:15]
      when _T_11 : @[Checker.scala 56:15]
      {
        node _T_12 = eq(_T_9, UInt<1>("h0")) @[Checker.scala 56:15]
        when _T_12 : @[Checker.scala 56:15]
        {
        }
    }
    }
    node _T_13 = eq(io.mem.write.valid, specCore.io.mem.write.valid) @[Checker.scala 58:47]
    node _T_14 = asUInt(reset_wky) @[Checker.scala 58:13]
    node _T_15 = eq(_T_14, UInt<1>("h0")) @[Checker.scala 58:13]
    when _T_15 : @[Checker.scala 58:13]
    {
      node _T_16 = eq(_T_13, UInt<1>("h0")) @[Checker.scala 58:13]
      when _T_16 : @[Checker.scala 58:13]
      {
      }
    }
    node _T_17 = or(io.mem.write.valid, specCore.io.mem.write.valid) @[Checker.scala 59:45]
    when _T_17 : @[Checker.scala 59:86]
    {
      node _T_18 = eq(io.mem.write.addr, specCore.io.mem.write.addr) @[Checker.scala 60:48]
      node _T_19 = asUInt(reset_wky) @[Checker.scala 60:15]
      node _T_20 = eq(_T_19, UInt<1>("h0")) @[Checker.scala 60:15]
      when _T_20 : @[Checker.scala 60:15]
      {
        node _T_21 = eq(_T_18, UInt<1>("h0")) @[Checker.scala 60:15]
        when _T_21 : @[Checker.scala 60:15]
        {
        }
      }
      node _T_22 = eq(io.mem.write.data, specCore.io.mem.write.data) @[Checker.scala 61:48]
      node _T_23 = asUInt(reset_wky) @[Checker.scala 61:15]
      node _T_24 = eq(_T_23, UInt<1>("h0")) @[Checker.scala 61:15]
      when _T_24 : @[Checker.scala 61:15]
      {
        node _T_25 = eq(_T_22, UInt<1>("h0")) @[Checker.scala 61:15]
        when _T_25 : @[Checker.scala 61:15]
        {
        }
      }
      node _T_26 = eq(io.mem.write.memWidth, specCore.io.mem.write.memWidth) @[Checker.scala 62:52]
      node _T_27 = asUInt(reset_wky) @[Checker.scala 62:15]
      node _T_28 = eq(_T_27, UInt<1>("h0")) @[Checker.scala 62:15]
      when _T_28 : @[Checker.scala 62:15]
      {
        node _T_29 = eq(_T_26, UInt<1>("h0")) @[Checker.scala 62:15]
        when _T_29 : @[Checker.scala 62:15]
        {
        }
    }
    }
    specCore.io.mem.read.data <= io.mem.read.data @[Checker.scala 64:33]
    when io.instCommit.valid : @[Checker.scala 69:39]
    {
      node _T_30 = eq(io.result.reg_wky[UInt<1>("h0")], specCore.io.next.reg_wky[UInt<1>("h0")]) @[Checker.scala 72:43]
      node _T_31 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_32 = eq(_T_31, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_32 : @[Checker.scala 72:13]
      {
        node _T_33 = eq(_T_30, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_33 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_34 = eq(io.result.reg_wky[UInt<1>("h1")], specCore.io.next.reg_wky[UInt<1>("h1")]) @[Checker.scala 72:43]
      node _T_35 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_36 = eq(_T_35, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_36 : @[Checker.scala 72:13]
      {
        node _T_37 = eq(_T_34, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_37 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_38 = eq(io.result.reg_wky[UInt<2>("h2")], specCore.io.next.reg_wky[UInt<2>("h2")]) @[Checker.scala 72:43]
      node _T_39 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_40 = eq(_T_39, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_40 : @[Checker.scala 72:13]
      {
        node _T_41 = eq(_T_38, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_41 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_42 = eq(io.result.reg_wky[UInt<2>("h3")], specCore.io.next.reg_wky[UInt<2>("h3")]) @[Checker.scala 72:43]
      node _T_43 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_44 = eq(_T_43, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_44 : @[Checker.scala 72:13]
      {
        node _T_45 = eq(_T_42, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_45 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_46 = eq(io.result.reg_wky[UInt<3>("h4")], specCore.io.next.reg_wky[UInt<3>("h4")]) @[Checker.scala 72:43]
      node _T_47 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_48 = eq(_T_47, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_48 : @[Checker.scala 72:13]
      {
        node _T_49 = eq(_T_46, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_49 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_50 = eq(io.result.reg_wky[UInt<3>("h5")], specCore.io.next.reg_wky[UInt<3>("h5")]) @[Checker.scala 72:43]
      node _T_51 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_52 = eq(_T_51, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_52 : @[Checker.scala 72:13]
      {
        node _T_53 = eq(_T_50, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_53 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_54 = eq(io.result.reg_wky[UInt<3>("h6")], specCore.io.next.reg_wky[UInt<3>("h6")]) @[Checker.scala 72:43]
      node _T_55 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_56 = eq(_T_55, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_56 : @[Checker.scala 72:13]
      {
        node _T_57 = eq(_T_54, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_57 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_58 = eq(io.result.reg_wky[UInt<3>("h7")], specCore.io.next.reg_wky[UInt<3>("h7")]) @[Checker.scala 72:43]
      node _T_59 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_60 = eq(_T_59, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_60 : @[Checker.scala 72:13]
      {
        node _T_61 = eq(_T_58, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_61 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_62 = eq(io.result.reg_wky[UInt<4>("h8")], specCore.io.next.reg_wky[UInt<4>("h8")]) @[Checker.scala 72:43]
      node _T_63 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_64 = eq(_T_63, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_64 : @[Checker.scala 72:13]
      {
        node _T_65 = eq(_T_62, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_65 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_66 = eq(io.result.reg_wky[UInt<4>("h9")], specCore.io.next.reg_wky[UInt<4>("h9")]) @[Checker.scala 72:43]
      node _T_67 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_68 = eq(_T_67, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_68 : @[Checker.scala 72:13]
      {
        node _T_69 = eq(_T_66, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_69 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_70 = eq(io.result.reg_wky[UInt<4>("ha")], specCore.io.next.reg_wky[UInt<4>("ha")]) @[Checker.scala 72:43]
      node _T_71 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_72 = eq(_T_71, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_72 : @[Checker.scala 72:13]
      {
        node _T_73 = eq(_T_70, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_73 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_74 = eq(io.result.reg_wky[UInt<4>("hb")], specCore.io.next.reg_wky[UInt<4>("hb")]) @[Checker.scala 72:43]
      node _T_75 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_76 = eq(_T_75, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_76 : @[Checker.scala 72:13]
      {
        node _T_77 = eq(_T_74, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_77 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_78 = eq(io.result.reg_wky[UInt<4>("hc")], specCore.io.next.reg_wky[UInt<4>("hc")]) @[Checker.scala 72:43]
      node _T_79 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_80 = eq(_T_79, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_80 : @[Checker.scala 72:13]
      {
        node _T_81 = eq(_T_78, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_81 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_82 = eq(io.result.reg_wky[UInt<4>("hd")], specCore.io.next.reg_wky[UInt<4>("hd")]) @[Checker.scala 72:43]
      node _T_83 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_84 = eq(_T_83, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_84 : @[Checker.scala 72:13]
      {
        node _T_85 = eq(_T_82, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_85 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_86 = eq(io.result.reg_wky[UInt<4>("he")], specCore.io.next.reg_wky[UInt<4>("he")]) @[Checker.scala 72:43]
      node _T_87 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_88 = eq(_T_87, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_88 : @[Checker.scala 72:13]
      {
        node _T_89 = eq(_T_86, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_89 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_90 = eq(io.result.reg_wky[UInt<4>("hf")], specCore.io.next.reg_wky[UInt<4>("hf")]) @[Checker.scala 72:43]
      node _T_91 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_92 = eq(_T_91, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_92 : @[Checker.scala 72:13]
      {
        node _T_93 = eq(_T_90, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_93 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_94 = eq(io.result.reg_wky[UInt<5>("h10")], specCore.io.next.reg_wky[UInt<5>("h10")]) @[Checker.scala 72:43]
      node _T_95 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_96 = eq(_T_95, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_96 : @[Checker.scala 72:13]
      {
        node _T_97 = eq(_T_94, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_97 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_98 = eq(io.result.reg_wky[UInt<5>("h11")], specCore.io.next.reg_wky[UInt<5>("h11")]) @[Checker.scala 72:43]
      node _T_99 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_100 = eq(_T_99, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_100 : @[Checker.scala 72:13]
      {
        node _T_101 = eq(_T_98, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_101 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_102 = eq(io.result.reg_wky[UInt<5>("h12")], specCore.io.next.reg_wky[UInt<5>("h12")]) @[Checker.scala 72:43]
      node _T_103 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_104 = eq(_T_103, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_104 : @[Checker.scala 72:13]
      {
        node _T_105 = eq(_T_102, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_105 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_106 = eq(io.result.reg_wky[UInt<5>("h13")], specCore.io.next.reg_wky[UInt<5>("h13")]) @[Checker.scala 72:43]
      node _T_107 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_108 = eq(_T_107, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_108 : @[Checker.scala 72:13]
      {
        node _T_109 = eq(_T_106, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_109 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_110 = eq(io.result.reg_wky[UInt<5>("h14")], specCore.io.next.reg_wky[UInt<5>("h14")]) @[Checker.scala 72:43]
      node _T_111 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_112 = eq(_T_111, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_112 : @[Checker.scala 72:13]
      {
        node _T_113 = eq(_T_110, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_113 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_114 = eq(io.result.reg_wky[UInt<5>("h15")], specCore.io.next.reg_wky[UInt<5>("h15")]) @[Checker.scala 72:43]
      node _T_115 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_116 = eq(_T_115, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_116 : @[Checker.scala 72:13]
      {
        node _T_117 = eq(_T_114, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_117 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_118 = eq(io.result.reg_wky[UInt<5>("h16")], specCore.io.next.reg_wky[UInt<5>("h16")]) @[Checker.scala 72:43]
      node _T_119 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_120 = eq(_T_119, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_120 : @[Checker.scala 72:13]
      {
        node _T_121 = eq(_T_118, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_121 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_122 = eq(io.result.reg_wky[UInt<5>("h17")], specCore.io.next.reg_wky[UInt<5>("h17")]) @[Checker.scala 72:43]
      node _T_123 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_124 = eq(_T_123, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_124 : @[Checker.scala 72:13]
      {
        node _T_125 = eq(_T_122, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_125 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_126 = eq(io.result.reg_wky[UInt<5>("h18")], specCore.io.next.reg_wky[UInt<5>("h18")]) @[Checker.scala 72:43]
      node _T_127 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_128 = eq(_T_127, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_128 : @[Checker.scala 72:13]
      {
        node _T_129 = eq(_T_126, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_129 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_130 = eq(io.result.reg_wky[UInt<5>("h19")], specCore.io.next.reg_wky[UInt<5>("h19")]) @[Checker.scala 72:43]
      node _T_131 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_132 = eq(_T_131, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_132 : @[Checker.scala 72:13]
      {
        node _T_133 = eq(_T_130, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_133 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_134 = eq(io.result.reg_wky[UInt<5>("h1a")], specCore.io.next.reg_wky[UInt<5>("h1a")]) @[Checker.scala 72:43]
      node _T_135 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_136 = eq(_T_135, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_136 : @[Checker.scala 72:13]
      {
        node _T_137 = eq(_T_134, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_137 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_138 = eq(io.result.reg_wky[UInt<5>("h1b")], specCore.io.next.reg_wky[UInt<5>("h1b")]) @[Checker.scala 72:43]
      node _T_139 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_140 = eq(_T_139, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_140 : @[Checker.scala 72:13]
      {
        node _T_141 = eq(_T_138, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_141 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_142 = eq(io.result.reg_wky[UInt<5>("h1c")], specCore.io.next.reg_wky[UInt<5>("h1c")]) @[Checker.scala 72:43]
      node _T_143 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_144 = eq(_T_143, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_144 : @[Checker.scala 72:13]
      {
        node _T_145 = eq(_T_142, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_145 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_146 = eq(io.result.reg_wky[UInt<5>("h1d")], specCore.io.next.reg_wky[UInt<5>("h1d")]) @[Checker.scala 72:43]
      node _T_147 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_148 = eq(_T_147, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_148 : @[Checker.scala 72:13]
      {
        node _T_149 = eq(_T_146, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_149 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_150 = eq(io.result.reg_wky[UInt<5>("h1e")], specCore.io.next.reg_wky[UInt<5>("h1e")]) @[Checker.scala 72:43]
      node _T_151 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_152 = eq(_T_151, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_152 : @[Checker.scala 72:13]
      {
        node _T_153 = eq(_T_150, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_153 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_154 = eq(io.result.reg_wky[UInt<5>("h1f")], specCore.io.next.reg_wky[UInt<5>("h1f")]) @[Checker.scala 72:43]
      node _T_155 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_156 = eq(_T_155, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_156 : @[Checker.scala 72:13]
      {
        node _T_157 = eq(_T_154, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_157 : @[Checker.scala 72:13]
        {
        }
    }
    }
    when io.instCommit.valid : @[Checker.scala 76:39]
    {
      node _T_158 = eq(io.instCommit.pc, specCore.io.now.pc) @[Checker.scala 78:39]
      node _T_159 = asUInt(reset_wky) @[Checker.scala 78:11]
      node _T_160 = eq(_T_159, UInt<1>("h0")) @[Checker.scala 78:11]
      when _T_160 : @[Checker.scala 78:11]
      {
        node _T_161 = eq(_T_158, UInt<1>("h0")) @[Checker.scala 78:11]
        when _T_161 : @[Checker.scala 78:11]
        {
        }
    }
    }
    node _T_162 = or(io.event.valid, specCore.io.event.valid) @[Checker.scala 90:33]
    when _T_162 : @[Checker.scala 90:71]
    {
      node _T_163 = eq(io.event.valid, specCore.io.event.valid) @[Checker.scala 92:32]
      node _T_164 = asUInt(reset_wky) @[Checker.scala 91:11]
      node _T_165 = eq(_T_164, UInt<1>("h0")) @[Checker.scala 91:11]
      when _T_165 : @[Checker.scala 91:11]
      {
        node _T_166 = eq(_T_163, UInt<1>("h0")) @[Checker.scala 91:11]
        when _T_166 : @[Checker.scala 91:11]
        {
        }
      }
      node _T_167 = eq(io.event.intrNO, specCore.io.event.intrNO) @[Checker.scala 94:38]
      node _T_168 = asUInt(reset_wky) @[Checker.scala 94:11]
      node _T_169 = eq(_T_168, UInt<1>("h0")) @[Checker.scala 94:11]
      when _T_169 : @[Checker.scala 94:11]
      {
        node _T_170 = eq(_T_167, UInt<1>("h0")) @[Checker.scala 94:11]
        when _T_170 : @[Checker.scala 94:11]
        {
        }
      }
      node _T_171 = eq(io.event.cause, specCore.io.event.cause) @[Checker.scala 95:37]
      node _T_172 = asUInt(reset_wky) @[Checker.scala 95:11]
      node _T_173 = eq(_T_172, UInt<1>("h0")) @[Checker.scala 95:11]
      when _T_173 : @[Checker.scala 95:11]
      {
        node _T_174 = eq(_T_171, UInt<1>("h0")) @[Checker.scala 95:11]
        when _T_174 : @[Checker.scala 95:11]
        {
        }
      }
      node _T_175 = eq(io.event.exceptionPC, specCore.io.event.exceptionPC) @[Checker.scala 96:43]
      node _T_176 = asUInt(reset_wky) @[Checker.scala 96:11]
      node _T_177 = eq(_T_176, UInt<1>("h0")) @[Checker.scala 96:11]
      when _T_177 : @[Checker.scala 96:11]
      {
        node _T_178 = eq(_T_175, UInt<1>("h0")) @[Checker.scala 96:11]
        when _T_178 : @[Checker.scala 96:11]
        {
        }
      }
      node _T_179 = eq(io.event.exceptionInst, specCore.io.event.exceptionInst) @[Checker.scala 97:45]
      node _T_180 = asUInt(reset_wky) @[Checker.scala 97:11]
      node _T_181 = eq(_T_180, UInt<1>("h0")) @[Checker.scala 97:11]
      when _T_181 : @[Checker.scala 97:11]
      {
        node _T_182 = eq(_T_179, UInt<1>("h0")) @[Checker.scala 97:11]
        when _T_182 : @[Checker.scala 97:11]
        {
        }
 }
 }


  module Datapath :
    input clock : Clock
    input reset_wky: Reset
    output io : { host : { flip fromhost : { valid : UInt<1>, bits_wky : UInt<32>}, tohost : UInt<32>}, flip icache : { flip abort : UInt<1>, flip req : { valid : UInt<1>, bits_wky : { addr : UInt<32>, data : UInt<32>, mask : UInt<4>}}, resp : { valid : UInt<1>, bits_wky : { data : UInt<32>}}}, flip dcache : { flip abort : UInt<1>, flip req : { valid : UInt<1>, bits_wky : { addr : UInt<32>, data : UInt<32>, mask : UInt<4>}}, resp : { valid : UInt<1>, bits_wky : { data : UInt<32>}}}, flip ctrl : { flip inst_wky : UInt<32>, pc_sel : UInt<2>, inst_kill : UInt<1>, A_sel : UInt<1>, B_sel : UInt<1>, imm_sel : UInt<3>, alu_op : UInt<4>, br_type : UInt<3>, st_type : UInt<2>, ld_type : UInt<3>, wb_sel : UInt<2>, wb_en : UInt<1>, csr_cmd : UInt<3>, illegal : UInt<1>}}

    inst csr aof CSR @[Datapath.scala 38:19]
    csr.clock <= clock
    csr.reset_wky <= reset_wky
    inst regFile aof RegFile @[Datapath.scala 39:23]
    regFile.clock <= clock
    regFile.reset_wky <= reset_wky
    inst alu aof AluArea @[Datapath.scala 40:19]
    alu.clock <= clock
    alu.reset_wky <= reset_wky
    inst immGen aof ImmGenWire @[Datapath.scala 41:22]
    immGen.clock <= clock
    immGen.reset_wky <= reset_wky
    inst brCond aof BrCondArea @[Datapath.scala 42:22]
    brCond.clock <= clock
    brCond.reset_wky <= reset_wky
    wire _fe_reg_WIRE : { inst_wky : UInt<32>, pc : UInt<32>}
    _fe_reg_WIRE.pc <= UInt<1>("h0")
    _fe_reg_WIRE.inst_wky <= UInt<32>("h13")
    reg fe_reg : { inst_wky : UInt<32>, pc : UInt<32>}, clock with :
      reset => (reset_wky, _fe_reg_WIRE) @[Datapath.scala 50:23]
    wire _ew_reg_WIRE : { inst_wky : UInt<32>, pc : UInt<32>, alu : UInt<32>, csr_in : UInt<32>}
    _ew_reg_WIRE.csr_in <= UInt<1>("h0")
    _ew_reg_WIRE.alu <= UInt<1>("h0")
    _ew_reg_WIRE.pc <= UInt<1>("h0")
    _ew_reg_WIRE.inst_wky <= UInt<32>("h13")
    reg ew_reg : { inst_wky : UInt<32>, pc : UInt<32>, alu : UInt<32>, csr_in : UInt<32>}, clock with :
      reset => (reset_wky, _ew_reg_WIRE) @[Datapath.scala 59:23]
    reg st_type : UInt<2>, clock with :
      reset => (UInt<1>("h0"), st_type) @[Datapath.scala 70:20]
    reg ld_type : UInt<3>, clock with :
      reset => (UInt<1>("h0"), ld_type) @[Datapath.scala 71:20]
    reg wb_sel : UInt<2>, clock with :
      reset => (UInt<1>("h0"), wb_sel) @[Datapath.scala 72:19]
    reg wb_en : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wb_en) @[Datapath.scala 73:18]
    reg csr_cmd : UInt<3>, clock with :
      reset => (UInt<1>("h0"), csr_cmd) @[Datapath.scala 74:20]
    reg illegal : UInt<1>, clock with :
      reset => (UInt<1>("h0"), illegal) @[Datapath.scala 75:20]
    reg pc_check : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pc_check) @[Datapath.scala 76:21]
    node _started_T = asUInt(reset_wky) @[Datapath.scala 80:31]
    reg started : UInt<1>, clock with :
      reset => (UInt<1>("h0"), started) @[Datapath.scala 80:24]
    started <= _started_T @[Datapath.scala 80:24]
    node _stall_T = eq(io.icache.resp.valid, UInt<1>("h0")) @[Datapath.scala 81:15]
    node _stall_T_1 = eq(io.dcache.resp.valid, UInt<1>("h0")) @[Datapath.scala 81:40]
    node stall = or(_stall_T, _stall_T_1) @[Datapath.scala 81:37]
    node _pc_T = sub(UInt<32>("h200"), UInt<32>("h4")) @[Datapath.scala 82:50]
    node _pc_T_1 = tail(_pc_T, 1) @[Datapath.scala 82:50]
    reg pc : UInt, clock with :
      reset => (reset_wky, _pc_T_1) @[Datapath.scala 82:19]
    node _next_pc_T = add(pc, UInt<3>("h4")) @[Datapath.scala 85:8]
    node _next_pc_T_1 = tail(_next_pc_T, 1) @[Datapath.scala 85:8]
    node _next_pc_T_2 = eq(io.ctrl.pc_sel, UInt<2>("h3")) @[Datapath.scala 89:23]
    node _next_pc_T_3 = eq(io.ctrl.pc_sel, UInt<2>("h1")) @[Datapath.scala 90:24]
    node _next_pc_T_4 = or(_next_pc_T_3, brCond.io.taken) @[Datapath.scala 90:36]
    node _next_pc_T_5 = dshr(alu.io.sum, UInt<1>("h1")) @[Datapath.scala 90:73]
    node _next_pc_T_6 = dshl(_next_pc_T_5, UInt<1>("h1")) @[Datapath.scala 90:80]
    node _next_pc_T_7 = eq(io.ctrl.pc_sel, UInt<2>("h2")) @[Datapath.scala 91:23]
    node _next_pc_T_8 = mux(_next_pc_T_7, pc, _next_pc_T_1) @[Mux.scala 101:16]
    node _next_pc_T_9 = mux(_next_pc_T_4, _next_pc_T_6, _next_pc_T_8) @[Mux.scala 101:16]
    node _next_pc_T_10 = mux(_next_pc_T_2, csr.io.epc, _next_pc_T_9) @[Mux.scala 101:16]
    node _next_pc_T_11 = mux(csr.io.expt, csr.io.evec, _next_pc_T_10) @[Mux.scala 101:16]
    node next_pc = mux(stall, pc, _next_pc_T_11) @[Mux.scala 101:16]
    node _T = eq(io.ctrl.pc_sel, UInt<2>("h3")) @[Datapath.scala 94:84]
    node _T_1 = or(stall, _T) @[Datapath.scala 94:65]
    node _T_2 = eq(io.ctrl.pc_sel, UInt<2>("h1")) @[Datapath.scala 94:115]
    node _T_3 = or(_T_1, _T_2) @[Datapath.scala 94:96]
    node _T_4 = or(_T_3, brCond.io.taken) @[Datapath.scala 94:127]
    node _T_5 = eq(io.ctrl.pc_sel, UInt<2>("h2")) @[Datapath.scala 94:167]
    node _T_6 = or(_T_4, _T_5) @[Datapath.scala 94:148]
    reg REG : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Datapath.scala 94:58]
    REG <= _T_6 @[Datapath.scala 94:58]
    node _T_7 = bits(REG, 0, 0) @[Datapath.scala 94:183]
    node _T_8 = or(csr.io.expt, _T_7) @[Datapath.scala 94:48]
    reg REG_1 : UInt, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Datapath.scala 95:58]
    REG_1 <= next_pc @[Datapath.scala 95:58]
    node _T_9 = mux(csr.io.expt, next_pc, REG_1) @[Datapath.scala 95:28]
    node _inst_T = or(started, io.ctrl.inst_kill) @[Datapath.scala 98:17]
    node _inst_T_1 = or(_inst_T, brCond.io.taken) @[Datapath.scala 98:38]
    node _inst_T_2 = or(_inst_T_1, csr.io.expt) @[Datapath.scala 98:57]
    node inst_wky= mux(_inst_T_2, UInt<32>("h13"), io.icache.resp.bits_wky.data) @[Datapath.scala 98:8]
    pc <= next_pc @[Datapath.scala 101:6]
    io.icache.req.bits_wky.addr <= next_pc @[Datapath.scala 102:27]
    io.icache.req.bits_wky.data <= UInt<1>("h0") @[Datapath.scala 103:27]
    io.icache.req.bits_wky.mask <= UInt<1>("h0") @[Datapath.scala 104:27]
    node _io_icache_req_valid_T = eq(stall, UInt<1>("h0")) @[Datapath.scala 105:26]
    io.icache.req.valid <= _io_icache_req_valid_T @[Datapath.scala 105:23]
    io.icache.abort <= UInt<1>("h0") @[Datapath.scala 106:19]
    node _T_10 = eq(stall, UInt<1>("h0")) @[Datapath.scala 109:8]
    when _T_10 : @[Datapath.scala 109:16]
    {
      fe_reg.pc <= pc @[Datapath.scala 110:15]
      fe_reg.inst_wky <= inst_wky @[Datapath.scala 111:17]
    }
    io.ctrl.inst_wky <= fe_reg.inst_wky @[Datapath.scala 116:16]
    node rd_addr = bits(fe_reg.inst_wky, 11, 7) @[Datapath.scala 119:28]
    node rs1_addr = bits(fe_reg.inst_wky, 19, 15) @[Datapath.scala 120:29]
    node rs2_addr = bits(fe_reg.inst_wky, 24, 20) @[Datapath.scala 121:29]
    regFile.io.raddr1 <= rs1_addr @[Datapath.scala 122:21]
    regFile.io.raddr2 <= rs2_addr @[Datapath.scala 123:21]
    immGen.io.inst_wky <= fe_reg.inst_wky @[Datapath.scala 126:18]
    immGen.io.sel <= io.ctrl.imm_sel @[Datapath.scala 127:17]
    node wb_rd_addr = bits(ew_reg.inst_wky, 11, 7) @[Datapath.scala 130:31]
    node _rs1hazard_T = orr(rs1_addr) @[Datapath.scala 131:37]
    node _rs1hazard_T_1 = and(wb_en, _rs1hazard_T) @[Datapath.scala 131:25]
    node _rs1hazard_T_2 = eq(rs1_addr, wb_rd_addr) @[Datapath.scala 131:54]
    node rs1hazard = and(_rs1hazard_T_1, _rs1hazard_T_2) @[Datapath.scala 131:41]
    node _rs2hazard_T = orr(rs2_addr) @[Datapath.scala 132:37]
    node _rs2hazard_T_1 = and(wb_en, _rs2hazard_T) @[Datapath.scala 132:25]
    node _rs2hazard_T_2 = eq(rs2_addr, wb_rd_addr) @[Datapath.scala 132:54]
    node rs2hazard = and(_rs2hazard_T_1, _rs2hazard_T_2) @[Datapath.scala 132:41]
    node _rs1_T = eq(wb_sel, UInt<2>("h0")) @[Datapath.scala 133:24]
    node _rs1_T_1 = and(_rs1_T, rs1hazard) @[Datapath.scala 133:35]
    node rs1 = mux(_rs1_T_1, ew_reg.alu, regFile.io.rdata1) @[Datapath.scala 133:16]
    node _rs2_T = eq(wb_sel, UInt<2>("h0")) @[Datapath.scala 134:24]
    node _rs2_T_1 = and(_rs2_T, rs2hazard) @[Datapath.scala 134:35]
    node rs2 = mux(_rs2_T_1, ew_reg.alu, regFile.io.rdata2) @[Datapath.scala 134:16]
    node _alu_io_A_T = eq(io.ctrl.A_sel, UInt<1>("h1")) @[Datapath.scala 137:33]
    node _alu_io_A_T_1 = mux(_alu_io_A_T, rs1, fe_reg.pc) @[Datapath.scala 137:18]
    alu.io.A <= _alu_io_A_T_1 @[Datapath.scala 137:12]
    node _alu_io_B_T = eq(io.ctrl.B_sel, UInt<1>("h1")) @[Datapath.scala 138:33]
    node _alu_io_B_T_1 = mux(_alu_io_B_T, rs2, immGen.io.out) @[Datapath.scala 138:18]
    alu.io.B <= _alu_io_B_T_1 @[Datapath.scala 138:12]
    alu.io.alu_op <= io.ctrl.alu_op @[Datapath.scala 139:17]
    brCond.io.rs1 <= rs1 @[Datapath.scala 142:17]
    brCond.io.rs2 <= rs2 @[Datapath.scala 143:17]
    brCond.io.br_type <= io.ctrl.br_type @[Datapath.scala 144:21]
    node _daddr_T = mux(stall, ew_reg.alu, alu.io.sum) @[Datapath.scala 147:18]
    node _daddr_T_1 = dshr(_daddr_T, UInt<2>("h2")) @[Datapath.scala 147:50]
    node daddr = dshl(_daddr_T_1, UInt<2>("h2")) @[Datapath.scala 147:57]
    node _woffset_T = bits(alu.io.sum, 1, 1) @[Datapath.scala 148:28]
    node _woffset_T_1 = dshl(_woffset_T, UInt<3>("h4")) @[Datapath.scala 148:32]
    node _woffset_T_2 = bits(alu.io.sum, 0, 0) @[Datapath.scala 148:60]
    node _woffset_T_3 = dshl(_woffset_T_2, UInt<2>("h3")) @[Datapath.scala 148:64]
    node woffset = or(_woffset_T_1, _woffset_T_3) @[Datapath.scala 148:47]
    node _io_dcache_req_valid_T = eq(stall, UInt<1>("h0")) @[Datapath.scala 149:26]
    node _io_dcache_req_valid_T_1 = orr(io.ctrl.st_type) @[Datapath.scala 149:53]
    node _io_dcache_req_valid_T_2 = orr(io.ctrl.ld_type) @[Datapath.scala 149:76]
    node _io_dcache_req_valid_T_3 = or(_io_dcache_req_valid_T_1, _io_dcache_req_valid_T_2) @[Datapath.scala 149:57]
    node _io_dcache_req_valid_T_4 = and(_io_dcache_req_valid_T, _io_dcache_req_valid_T_3) @[Datapath.scala 149:33]
    io.dcache.req.valid <= _io_dcache_req_valid_T_4 @[Datapath.scala 149:23]
    io.dcache.req.bits_wky.addr <= daddr @[Datapath.scala 150:27]
    node _io_dcache_req_bits_data_T = dshl(rs2, woffset) @[Datapath.scala 151:34]
    io.dcache.req.bits_wky.data <= _io_dcache_req_bits_data_T @[Datapath.scala 151:27]
    node _io_dcache_req_bits_mask_T = mux(stall, st_type, io.ctrl.st_type) @[Datapath.scala 152:43]
    node _io_dcache_req_bits_mask_T_1 = bits(alu.io.sum, 1, 0) @[Datapath.scala 153:60]
    node _io_dcache_req_bits_mask_T_2 = dshl(UInt<2>("h3"), _io_dcache_req_bits_mask_T_1) @[Datapath.scala 153:47]
    node _io_dcache_req_bits_mask_T_3 = bits(alu.io.sum, 1, 0) @[Datapath.scala 153:99]
    node _io_dcache_req_bits_mask_T_4 = dshl(UInt<1>("h1"), _io_dcache_req_bits_mask_T_3) @[Datapath.scala 153:86]
    node _io_dcache_req_bits_mask_T_5 = eq(UInt<2>("h1"), _io_dcache_req_bits_mask_T) @[Mux.scala 81:61]
    node _io_dcache_req_bits_mask_T_6 = mux(_io_dcache_req_bits_mask_T_5, UInt<4>("hf"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _io_dcache_req_bits_mask_T_7 = eq(UInt<2>("h2"), _io_dcache_req_bits_mask_T) @[Mux.scala 81:61]
    node _io_dcache_req_bits_mask_T_8 = mux(_io_dcache_req_bits_mask_T_7, _io_dcache_req_bits_mask_T_2, _io_dcache_req_bits_mask_T_6) @[Mux.scala 81:58]
    node _io_dcache_req_bits_mask_T_9 = eq(UInt<2>("h3"), _io_dcache_req_bits_mask_T) @[Mux.scala 81:61]
    node _io_dcache_req_bits_mask_T_10 = mux(_io_dcache_req_bits_mask_T_9, _io_dcache_req_bits_mask_T_4, _io_dcache_req_bits_mask_T_8) @[Mux.scala 81:58]
    io.dcache.req.bits_wky.mask <= _io_dcache_req_bits_mask_T_10 @[Datapath.scala 152:27]
    node _T_11 = asUInt(reset_wky) @[Datapath.scala 157:14]
    node _T_12 = eq(stall, UInt<1>("h0")) @[Datapath.scala 157:24]
    node _T_13 = and(_T_12, csr.io.expt) @[Datapath.scala 157:31]
    node _T_14 = or(_T_11, _T_13) @[Datapath.scala 157:21]
    when _T_14 : @[Datapath.scala 157:47]
    {
      st_type <= UInt<1>("h0") @[Datapath.scala 158:13]
      ld_type <= UInt<1>("h0") @[Datapath.scala 159:13]
      wb_en <= UInt<1>("h0") @[Datapath.scala 160:11]
      csr_cmd <= UInt<1>("h0") @[Datapath.scala 161:13]
      illegal <= UInt<1>("h0") @[Datapath.scala 162:13]
      pc_check <= UInt<1>("h0") @[Datapath.scala 163:14]
    }
    else :
    {
      node _T_15 = eq(stall, UInt<1>("h0")) @[Datapath.scala 164:14]
      node _T_16 = eq(csr.io.expt, UInt<1>("h0")) @[Datapath.scala 164:24]
      node _T_17 = and(_T_15, _T_16) @[Datapath.scala 164:21]
      when _T_17 : @[Datapath.scala 164:38]
      {
        ew_reg.pc <= fe_reg.pc @[Datapath.scala 165:15]
        ew_reg.inst_wky <= fe_reg.inst_wky @[Datapath.scala 166:17]
        ew_reg.alu <= alu.io.out @[Datapath.scala 167:16]
        node _ew_reg_csr_in_T = eq(io.ctrl.imm_sel, UInt<3>("h6")) @[Datapath.scala 168:42]
        node _ew_reg_csr_in_T_1 = mux(_ew_reg_csr_in_T, immGen.io.out, rs1) @[Datapath.scala 168:25]
        ew_reg.csr_in <= _ew_reg_csr_in_T_1 @[Datapath.scala 168:19]
        st_type <= io.ctrl.st_type @[Datapath.scala 169:13]
        ld_type <= io.ctrl.ld_type @[Datapath.scala 170:13]
        wb_sel <= io.ctrl.wb_sel @[Datapath.scala 171:12]
        wb_en <= io.ctrl.wb_en @[Datapath.scala 172:11]
        csr_cmd <= io.ctrl.csr_cmd @[Datapath.scala 173:13]
        illegal <= io.ctrl.illegal @[Datapath.scala 174:13]
        node _pc_check_T = eq(io.ctrl.pc_sel, UInt<2>("h1")) @[Datapath.scala 175:33]
        node _pc_check_T_1 = or(_pc_check_T, brCond.io.taken) @[Datapath.scala 175:45]
        pc_check <= _pc_check_T_1 @[Datapath.scala 175:14]
    }
    }
    node _loffset_T = bits(ew_reg.alu, 1, 1) @[Datapath.scala 179:28]
    node _loffset_T_1 = dshl(_loffset_T, UInt<3>("h4")) @[Datapath.scala 179:32]
    node _loffset_T_2 = bits(ew_reg.alu, 0, 0) @[Datapath.scala 179:60]
    node _loffset_T_3 = dshl(_loffset_T_2, UInt<2>("h3")) @[Datapath.scala 179:64]
    node loffset = or(_loffset_T_1, _loffset_T_3) @[Datapath.scala 179:47]
    node lshift = dshr(io.dcache.resp.bits_wky.data, loffset) @[Datapath.scala 180:41]
    node _load_T = cvt(io.dcache.resp.bits_wky.data) @[Datapath.scala 181:58]
    node _load_T_1 = bits(lshift, 15, 0) @[Datapath.scala 183:22]
    node _load_T_2 = asSInt(_load_T_1) @[Datapath.scala 183:30]
    node _load_T_3 = bits(lshift, 7, 0) @[Datapath.scala 184:22]
    node _load_T_4 = cvt(_load_T_3) @[Datapath.scala 184:29]
    node _load_T_5 = bits(lshift, 15, 0) @[Datapath.scala 185:23]
    node _load_T_6 = cvt(_load_T_5) @[Datapath.scala 185:31]
    node _load_T_7 = bits(lshift, 7, 0) @[Datapath.scala 186:23]
    node _load_T_8 = cvt(_load_T_7) @[Datapath.scala 186:30]
    node _load_T_9 = eq(UInt<3>("h2"), ld_type) @[Mux.scala 81:61]
    node _load_T_10 = mux(_load_T_9, _load_T_2, _load_T) @[Mux.scala 81:58]
    node _load_T_11 = eq(UInt<3>("h3"), ld_type) @[Mux.scala 81:61]
    node _load_T_12 = mux(_load_T_11, _load_T_4, _load_T_10) @[Mux.scala 81:58]
    node _load_T_13 = eq(UInt<3>("h4"), ld_type) @[Mux.scala 81:61]
    node _load_T_14 = mux(_load_T_13, _load_T_6, _load_T_12) @[Mux.scala 81:58]
    node _load_T_15 = eq(UInt<3>("h5"), ld_type) @[Mux.scala 81:61]
    node load = mux(_load_T_15, _load_T_8, _load_T_14) @[Mux.scala 81:58]
    reg lw_addr : UInt, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Datapath.scala 193:24]
    lw_addr <= alu.io.sum @[Datapath.scala 193:24]
    node _load_mask_T = bits(lw_addr, 1, 0) @[Datapath.scala 197:38]
    node _load_mask_T_1 = dshl(UInt<2>("h3"), _load_mask_T) @[Datapath.scala 197:28]
    node _load_mask_T_2 = bits(lw_addr, 1, 0) @[Datapath.scala 198:38]
    node _load_mask_T_3 = dshl(UInt<1>("h1"), _load_mask_T_2) @[Datapath.scala 198:28]
    node _load_mask_T_4 = bits(lw_addr, 1, 0) @[Datapath.scala 199:38]
    node _load_mask_T_5 = dshl(UInt<2>("h3"), _load_mask_T_4) @[Datapath.scala 199:28]
    node _load_mask_T_6 = bits(lw_addr, 1, 0) @[Datapath.scala 200:38]
    node _load_mask_T_7 = dshl(UInt<1>("h1"), _load_mask_T_6) @[Datapath.scala 200:28]
    node _load_mask_T_8 = eq(UInt<3>("h0"), ld_type) @[Mux.scala 81:61]
    node _load_mask_T_9 = mux(_load_mask_T_8, UInt<1>("h0"), UInt<4>("hf")) @[Mux.scala 81:58]
    node _load_mask_T_10 = eq(UInt<3>("h2"), ld_type) @[Mux.scala 81:61]
    node _load_mask_T_11 = mux(_load_mask_T_10, _load_mask_T_1, _load_mask_T_9) @[Mux.scala 81:58]
    node _load_mask_T_12 = eq(UInt<3>("h3"), ld_type) @[Mux.scala 81:61]
    node _load_mask_T_13 = mux(_load_mask_T_12, _load_mask_T_3, _load_mask_T_11) @[Mux.scala 81:58]
    node _load_mask_T_14 = eq(UInt<3>("h4"), ld_type) @[Mux.scala 81:61]
    node _load_mask_T_15 = mux(_load_mask_T_14, _load_mask_T_5, _load_mask_T_13) @[Mux.scala 81:58]
    node _load_mask_T_16 = eq(UInt<3>("h5"), ld_type) @[Mux.scala 81:61]
    node load_mask = mux(_load_mask_T_16, _load_mask_T_7, _load_mask_T_15) @[Mux.scala 81:58]
    reg mem_wmask : UInt, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Datapath.scala 207:26]
    mem_wmask <= io.dcache.req.bits_wky.mask @[Datapath.scala 207:26]
    reg mem_wdata : UInt, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Datapath.scala 208:26]
    mem_wdata <= io.dcache.req.bits_wky.data @[Datapath.scala 208:26]
    csr.io.stall <= stall @[Datapath.scala 212:16]
    csr.io.in <= ew_reg.csr_in @[Datapath.scala 213:13]
    csr.io.cmd <= csr_cmd @[Datapath.scala 214:14]
    csr.io.inst_wky <= ew_reg.inst_wky @[Datapath.scala 215:15]
    csr.io.pc <= ew_reg.pc @[Datapath.scala 216:13]
    csr.io.addr <= ew_reg.alu @[Datapath.scala 217:15]
    csr.io.illegal <= illegal @[Datapath.scala 218:18]
    csr.io.pc_check <= pc_check @[Datapath.scala 219:19]
    csr.io.ld_type <= ld_type @[Datapath.scala 220:18]
    csr.io.st_type <= st_type @[Datapath.scala 221:18]
    io.host.tohost <= csr.io.host.tohost @[Datapath.scala 222:11]
    csr.io.host.fromhost <= io.host.fromhost @[Datapath.scala 222:11]
    node _regWrite_T = cvt(ew_reg.alu) @[Datapath.scala 226:34]
    node _regWrite_T_1 = add(ew_reg.pc, UInt<3>("h4")) @[Datapath.scala 227:48]
    node _regWrite_T_2 = tail(_regWrite_T_1, 1) @[Datapath.scala 227:48]
    node _regWrite_T_3 = cvt(_regWrite_T_2) @[Datapath.scala 227:55]
    node _regWrite_T_4 = cvt(csr.io.out) @[Datapath.scala 227:82]
    node _regWrite_T_5 = eq(UInt<2>("h1"), wb_sel) @[Mux.scala 81:61]
    node _regWrite_T_6 = mux(_regWrite_T_5, load, _regWrite_T) @[Mux.scala 81:58]
    node _regWrite_T_7 = eq(UInt<2>("h2"), wb_sel) @[Mux.scala 81:61]
    node _regWrite_T_8 = mux(_regWrite_T_7, _regWrite_T_3, _regWrite_T_6) @[Mux.scala 81:58]
    node _regWrite_T_9 = eq(UInt<2>("h3"), wb_sel) @[Mux.scala 81:61]
    node _regWrite_T_10 = mux(_regWrite_T_9, _regWrite_T_4, _regWrite_T_8) @[Mux.scala 81:58]
    node regWrite = asUInt(_regWrite_T_10) @[Datapath.scala 228:7]
    node _regFile_io_wen_T = eq(stall, UInt<1>("h0")) @[Datapath.scala 230:30]
    node _regFile_io_wen_T_1 = and(wb_en, _regFile_io_wen_T) @[Datapath.scala 230:27]
    node _regFile_io_wen_T_2 = eq(csr.io.expt, UInt<1>("h0")) @[Datapath.scala 230:40]
    node _regFile_io_wen_T_3 = and(_regFile_io_wen_T_1, _regFile_io_wen_T_2) @[Datapath.scala 230:37]
    regFile.io.wen <= _regFile_io_wen_T_3 @[Datapath.scala 230:18]
    regFile.io.waddr <= wb_rd_addr @[Datapath.scala 231:20]
    regFile.io.wdata <= regWrite @[Datapath.scala 232:20]
    io.dcache.abort <= csr.io.expt @[Datapath.scala 235:19]
    wire instCommit : UInt<1> @[Datapath.scala 247:24]
    wire instCommit_predit : UInt<1> @[Datapath.scala 248:31]
    node _instCommit_predit_T = or(started, io.ctrl.inst_kill) @[Datapath.scala 250:50]
    node _instCommit_predit_T_1 = or(_instCommit_predit_T, brCond.io.taken) @[Datapath.scala 250:71]
    node _instCommit_predit_T_2 = or(_instCommit_predit_T_1, csr.io.expt) @[Datapath.scala 250:90]
    reg instCommit_predit_REG : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h1")) @[Datapath.scala 250:40]
    instCommit_predit_REG <= _instCommit_predit_T_2 @[Datapath.scala 250:40]
    node _instCommit_predit_T_3 = or(instCommit_predit_REG, csr.io.expt) @[Datapath.scala 250:115]
    reg instCommit_predit_REG_1 : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h1")) @[Datapath.scala 250:32]
    instCommit_predit_REG_1 <= _instCommit_predit_T_3 @[Datapath.scala 250:32]
    node _instCommit_predit_T_4 = or(instCommit_predit_REG_1, stall) @[Datapath.scala 250:139]
    node _instCommit_predit_T_5 = asUInt(reset_wky) @[Datapath.scala 250:157]
    node _instCommit_predit_T_6 = or(_instCommit_predit_T_4, _instCommit_predit_T_5) @[Datapath.scala 250:148]
    instCommit_predit <= _instCommit_predit_T_6 @[Datapath.scala 250:21]
    node _instCommit_T = eq(instCommit_predit, UInt<1>("h0")) @[Datapath.scala 251:17]
    instCommit <= _instCommit_T @[Datapath.scala 251:14]
    reg instOrder : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[Datapath.scala 273:26]
    when instCommit : @[Datapath.scala 275:19]
    {
      node _instOrder_T = add(instOrder, UInt<1>("h1")) @[Datapath.scala 276:28]
      node _instOrder_T_1 = tail(_instOrder_T, 1) @[Datapath.scala 276:28]
      instOrder <= _instOrder_T_1 @[Datapath.scala 276:15]
    }
    wire flywire_rs1_addr : UInt<5> @[Datapath.scala 286:30]
    wire flywire_rs2_addr : UInt<5> @[Datapath.scala 287:30]
    node _flywire_rs1_addr_T = eq(io.ctrl.A_sel, UInt<1>("h1")) @[Datapath.scala 288:49]
    reg flywire_rs1_addr_REG : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Datapath.scala 288:34]
    flywire_rs1_addr_REG <= _flywire_rs1_addr_T @[Datapath.scala 288:34]
    node _flywire_rs1_addr_T_1 = bits(flywire_rs1_addr_REG, 0, 0) @[Datapath.scala 288:65]
    node _flywire_rs1_addr_T_2 = neq(io.ctrl.br_type, UInt<1>("h0")) @[Datapath.scala 288:99]
    reg flywire_rs1_addr_REG_1 : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Datapath.scala 288:82]
    flywire_rs1_addr_REG_1 <= _flywire_rs1_addr_T_2 @[Datapath.scala 288:82]
    node _flywire_rs1_addr_T_3 = bits(flywire_rs1_addr_REG_1, 0, 0) @[Datapath.scala 288:113]
    node _flywire_rs1_addr_T_4 = or(_flywire_rs1_addr_T_1, _flywire_rs1_addr_T_3) @[Datapath.scala 288:72]
    node _flywire_rs1_addr_T_5 = bits(ew_reg.inst_wky, 19, 15) @[Datapath.scala 288:132]
    node _flywire_rs1_addr_T_6 = mux(_flywire_rs1_addr_T_4, _flywire_rs1_addr_T_5, UInt<1>("h0")) @[Datapath.scala 288:26]
    flywire_rs1_addr <= _flywire_rs1_addr_T_6 @[Datapath.scala 288:20]
    node _flywire_rs2_addr_T = eq(io.ctrl.B_sel, UInt<1>("h1")) @[Datapath.scala 289:49]
    reg flywire_rs2_addr_REG : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Datapath.scala 289:34]
    flywire_rs2_addr_REG <= _flywire_rs2_addr_T @[Datapath.scala 289:34]
    node _flywire_rs2_addr_T_1 = bits(flywire_rs2_addr_REG, 0, 0) @[Datapath.scala 289:65]
    node _flywire_rs2_addr_T_2 = neq(io.ctrl.st_type, UInt<1>("h0")) @[Datapath.scala 289:99]
    reg flywire_rs2_addr_REG_1 : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Datapath.scala 289:82]
    flywire_rs2_addr_REG_1 <= _flywire_rs2_addr_T_2 @[Datapath.scala 289:82]
    node _flywire_rs2_addr_T_3 = bits(flywire_rs2_addr_REG_1, 0, 0) @[Datapath.scala 289:113]
    node _flywire_rs2_addr_T_4 = or(_flywire_rs2_addr_T_1, _flywire_rs2_addr_T_3) @[Datapath.scala 289:72]
    node _flywire_rs2_addr_T_5 = neq(io.ctrl.br_type, UInt<1>("h0")) @[Datapath.scala 289:147]
    reg flywire_rs2_addr_REG_2 : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Datapath.scala 289:130]
    flywire_rs2_addr_REG_2 <= _flywire_rs2_addr_T_5 @[Datapath.scala 289:130]
    node _flywire_rs2_addr_T_6 = bits(flywire_rs2_addr_REG_2, 0, 0) @[Datapath.scala 289:161]
    node _flywire_rs2_addr_T_7 = or(_flywire_rs2_addr_T_4, _flywire_rs2_addr_T_6) @[Datapath.scala 289:120]
    node _flywire_rs2_addr_T_8 = bits(ew_reg.inst_wky, 24, 20) @[Datapath.scala 289:180]
    node _flywire_rs2_addr_T_9 = mux(_flywire_rs2_addr_T_7, _flywire_rs2_addr_T_8, UInt<1>("h0")) @[Datapath.scala 289:26]
    flywire_rs2_addr <= _flywire_rs2_addr_T_9 @[Datapath.scala 289:20]
    reg REG_2 : UInt, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Datapath.scala 294:32]
    REG_2 <= rs1 @[Datapath.scala 294:32]
    reg REG_3 : UInt, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Datapath.scala 295:32]
    REG_3 <= rs2 @[Datapath.scala 295:32]
    node _T_18 = mux(regFile.io.wen, wb_rd_addr, UInt<1>("h0")) @[Datapath.scala 296:28]
    reg REG_4 : UInt, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Datapath.scala 300:32]
    REG_4 <= daddr @[Datapath.scala 300:32]
    inst checker aof CheckerWithResult @[Datapath.scala 311:23]
    checker.clock <= clock
    checker.reset_wky <= reset_wky
    checker.io.instCommit.valid <= instCommit @[Datapath.scala 312:31]
    checker.io.instCommit.inst_wky <= ew_reg.inst_wky @[Datapath.scala 313:31]
    checker.io.instCommit.pc <= ew_reg.pc @[Datapath.scala 314:31]
    wire rf : UInt<32>[32] @[ArbitraryGenerater.scala 16:18]
    rf[0] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[1] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[2] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[3] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[4] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[5] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[6] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[7] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[8] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[9] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[10] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[11] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[12] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[13] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[14] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[15] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[16] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[17] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[18] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[19] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[20] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[21] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[22] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[23] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[24] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[25] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[26] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[27] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[28] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[29] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[30] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[31] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[1] is invalid @[ArbitraryGenerater.scala 19:11]
    rf[2] is invalid @[ArbitraryGenerater.scala 20:11]
    wire regVec : UInt<32>[32] @[ConnectHelper.scala 77:22]
    regVec[0] is invalid @[ConnectHelper.scala 78:12]
    regVec[1] is invalid @[ConnectHelper.scala 78:12]
    regVec[2] is invalid @[ConnectHelper.scala 78:12]
    regVec[3] is invalid @[ConnectHelper.scala 78:12]
    regVec[4] is invalid @[ConnectHelper.scala 78:12]
    regVec[5] is invalid @[ConnectHelper.scala 78:12]
    regVec[6] is invalid @[ConnectHelper.scala 78:12]
    regVec[7] is invalid @[ConnectHelper.scala 78:12]
    regVec[8] is invalid @[ConnectHelper.scala 78:12]
    regVec[9] is invalid @[ConnectHelper.scala 78:12]
    regVec[10] is invalid @[ConnectHelper.scala 78:12]
    regVec[11] is invalid @[ConnectHelper.scala 78:12]
    regVec[12] is invalid @[ConnectHelper.scala 78:12]
    regVec[13] is invalid @[ConnectHelper.scala 78:12]
    regVec[14] is invalid @[ConnectHelper.scala 78:12]
    regVec[15] is invalid @[ConnectHelper.scala 78:12]
    regVec[16] is invalid @[ConnectHelper.scala 78:12]
    regVec[17] is invalid @[ConnectHelper.scala 78:12]
    regVec[18] is invalid @[ConnectHelper.scala 78:12]
    regVec[19] is invalid @[ConnectHelper.scala 78:12]
    regVec[20] is invalid @[ConnectHelper.scala 78:12]
    regVec[21] is invalid @[ConnectHelper.scala 78:12]
    regVec[22] is invalid @[ConnectHelper.scala 78:12]
    regVec[23] is invalid @[ConnectHelper.scala 78:12]
    regVec[24] is invalid @[ConnectHelper.scala 78:12]
    regVec[25] is invalid @[ConnectHelper.scala 78:12]
    regVec[26] is invalid @[ConnectHelper.scala 78:12]
    regVec[27] is invalid @[ConnectHelper.scala 78:12]
    regVec[28] is invalid @[ConnectHelper.scala 78:12]
    regVec[29] is invalid @[ConnectHelper.scala 78:12]
    regVec[30] is invalid @[ConnectHelper.scala 78:12]
    regVec[31] is invalid @[ConnectHelper.scala 78:12]
    checker.io.result.reg_wky[0] <= regVec[0] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[1] <= regVec[1] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[2] <= regVec[2] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[3] <= regVec[3] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[4] <= regVec[4] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[5] <= regVec[5] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[6] <= regVec[6] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[7] <= regVec[7] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[8] <= regVec[8] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[9] <= regVec[9] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[10] <= regVec[10] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[11] <= regVec[11] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[12] <= regVec[12] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[13] <= regVec[13] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[14] <= regVec[14] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[15] <= regVec[15] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[16] <= regVec[16] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[17] <= regVec[17] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[18] <= regVec[18] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[19] <= regVec[19] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[20] <= regVec[20] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[21] <= regVec[21] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[22] <= regVec[22] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[23] <= regVec[23] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[24] <= regVec[24] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[25] <= regVec[25] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[26] <= regVec[26] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[27] <= regVec[27] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[28] <= regVec[28] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[29] <= regVec[29] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[30] <= regVec[30] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[31] <= regVec[31] @[ConnectHelper.scala 81:27]
    checker.io.result.pc is invalid @[ConnectHelper.scala 82:27]
    checker.io.result.internal.privilegeMode is invalid @[ConnectHelper.scala 84:32]
    wire mem : { read : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, data : UInt<32>}, write : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, data : UInt<32>}} @[ConnectHelper.scala 87:25]
    mem.write.data is invalid @[ConnectHelper.scala 88:15]
    mem.write.memWidth is invalid @[ConnectHelper.scala 88:15]
    mem.write.addr is invalid @[ConnectHelper.scala 88:15]
    mem.write.valid is invalid @[ConnectHelper.scala 88:15]
    mem.read.data is invalid @[ConnectHelper.scala 88:15]
    mem.read.memWidth is invalid @[ConnectHelper.scala 88:15]
    mem.read.addr is invalid @[ConnectHelper.scala 88:15]
    mem.read.valid is invalid @[ConnectHelper.scala 88:15]
    checker.io.mem.write.data <= mem.write.data @[ConnectHelper.scala 90:30]
    checker.io.mem.write.memWidth <= mem.write.memWidth @[ConnectHelper.scala 90:30]
    checker.io.mem.write.addr <= mem.write.addr @[ConnectHelper.scala 90:30]
    checker.io.mem.write.valid <= mem.write.valid @[ConnectHelper.scala 90:30]
    checker.io.mem.read.data <= mem.read.data @[ConnectHelper.scala 90:30]
    checker.io.mem.read.memWidth <= mem.read.memWidth @[ConnectHelper.scala 90:30]
    checker.io.mem.read.addr <= mem.read.addr @[ConnectHelper.scala 90:30]
    checker.io.mem.read.valid <= mem.read.valid @[ConnectHelper.scala 90:30]
    wire csr_1 : { misa : UInt<32>, mvendorid : UInt<32>, marchid : UInt<32>, mimpid : UInt<32>, mhartid : UInt<32>, mstatus : UInt<32>, mstatush : UInt<32>, mscratch : UInt<32>, mtvec : UInt<32>, mcounteren : UInt<32>, medeleg : UInt<32>, mideleg : UInt<32>, mip : UInt<32>, mie : UInt<32>, mepc : UInt<32>, mcause : UInt<32>, mtval : UInt<32>, cycle : UInt<32>, scounteren : UInt<32>, scause : UInt<32>, stvec : UInt<32>, sepc : UInt<32>, stval : UInt<32>, sscratch : UInt<32>, satp : UInt<32>, pmpcfg0 : UInt<32>, pmpcfg1 : UInt<32>, pmpcfg2 : UInt<32>, pmpcfg3 : UInt<32>, pmpaddr0 : UInt<32>, pmpaddr1 : UInt<32>, pmpaddr2 : UInt<32>, pmpaddr3 : UInt<32>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>} @[ConnectHelper.scala 98:19]
    csr_1.ILEN is invalid @[ConnectHelper.scala 99:9]
    csr_1.IALIGN is invalid @[ConnectHelper.scala 99:9]
    csr_1.MXLEN is invalid @[ConnectHelper.scala 99:9]
    csr_1.pmpaddr3 is invalid @[ConnectHelper.scala 99:9]
    csr_1.pmpaddr2 is invalid @[ConnectHelper.scala 99:9]
    csr_1.pmpaddr1 is invalid @[ConnectHelper.scala 99:9]
    csr_1.pmpaddr0 is invalid @[ConnectHelper.scala 99:9]
    csr_1.pmpcfg3 is invalid @[ConnectHelper.scala 99:9]
    csr_1.pmpcfg2 is invalid @[ConnectHelper.scala 99:9]
    csr_1.pmpcfg1 is invalid @[ConnectHelper.scala 99:9]
    csr_1.pmpcfg0 is invalid @[ConnectHelper.scala 99:9]
    csr_1.satp is invalid @[ConnectHelper.scala 99:9]
    csr_1.sscratch is invalid @[ConnectHelper.scala 99:9]
    csr_1.stval is invalid @[ConnectHelper.scala 99:9]
    csr_1.sepc is invalid @[ConnectHelper.scala 99:9]
    csr_1.stvec is invalid @[ConnectHelper.scala 99:9]
    csr_1.scause is invalid @[ConnectHelper.scala 99:9]
    csr_1.scounteren is invalid @[ConnectHelper.scala 99:9]
    csr_1.cycle is invalid @[ConnectHelper.scala 99:9]
    csr_1.mtval is invalid @[ConnectHelper.scala 99:9]
    csr_1.mcause is invalid @[ConnectHelper.scala 99:9]
    csr_1.mepc is invalid @[ConnectHelper.scala 99:9]
    csr_1.mie is invalid @[ConnectHelper.scala 99:9]
    csr_1.mip is invalid @[ConnectHelper.scala 99:9]
    csr_1.mideleg is invalid @[ConnectHelper.scala 99:9]
    csr_1.medeleg is invalid @[ConnectHelper.scala 99:9]
    csr_1.mcounteren is invalid @[ConnectHelper.scala 99:9]
    csr_1.mtvec is invalid @[ConnectHelper.scala 99:9]
    csr_1.mscratch is invalid @[ConnectHelper.scala 99:9]
    csr_1.mstatush is invalid @[ConnectHelper.scala 99:9]
    csr_1.mstatus is invalid @[ConnectHelper.scala 99:9]
    csr_1.mhartid is invalid @[ConnectHelper.scala 99:9]
    csr_1.mimpid is invalid @[ConnectHelper.scala 99:9]
    csr_1.marchid is invalid @[ConnectHelper.scala 99:9]
    csr_1.mvendorid is invalid @[ConnectHelper.scala 99:9]
    csr_1.misa is invalid @[ConnectHelper.scala 99:9]
    checker.io.result.csr.ILEN <= csr_1.ILEN @[ConnectHelper.scala 101:27]
    checker.io.result.csr.IALIGN <= csr_1.IALIGN @[ConnectHelper.scala 101:27]
    checker.io.result.csr.MXLEN <= csr_1.MXLEN @[ConnectHelper.scala 101:27]
    checker.io.result.csr.pmpaddr3 <= csr_1.pmpaddr3 @[ConnectHelper.scala 101:27]
    checker.io.result.csr.pmpaddr2 <= csr_1.pmpaddr2 @[ConnectHelper.scala 101:27]
    checker.io.result.csr.pmpaddr1 <= csr_1.pmpaddr1 @[ConnectHelper.scala 101:27]
    checker.io.result.csr.pmpaddr0 <= csr_1.pmpaddr0 @[ConnectHelper.scala 101:27]
    checker.io.result.csr.pmpcfg3 <= csr_1.pmpcfg3 @[ConnectHelper.scala 101:27]
    checker.io.result.csr.pmpcfg2 <= csr_1.pmpcfg2 @[ConnectHelper.scala 101:27]
    checker.io.result.csr.pmpcfg1 <= csr_1.pmpcfg1 @[ConnectHelper.scala 101:27]
    checker.io.result.csr.pmpcfg0 <= csr_1.pmpcfg0 @[ConnectHelper.scala 101:27]
    checker.io.result.csr.satp <= csr_1.satp @[ConnectHelper.scala 101:27]
    checker.io.result.csr.sscratch <= csr_1.sscratch @[ConnectHelper.scala 101:27]
    checker.io.result.csr.stval <= csr_1.stval @[ConnectHelper.scala 101:27]
    checker.io.result.csr.sepc <= csr_1.sepc @[ConnectHelper.scala 101:27]
    checker.io.result.csr.stvec <= csr_1.stvec @[ConnectHelper.scala 101:27]
    checker.io.result.csr.scause <= csr_1.scause @[ConnectHelper.scala 101:27]
    checker.io.result.csr.scounteren <= csr_1.scounteren @[ConnectHelper.scala 101:27]
    checker.io.result.csr.cycle <= csr_1.cycle @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mtval <= csr_1.mtval @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mcause <= csr_1.mcause @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mepc <= csr_1.mepc @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mie <= csr_1.mie @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mip <= csr_1.mip @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mideleg <= csr_1.mideleg @[ConnectHelper.scala 101:27]
    checker.io.result.csr.medeleg <= csr_1.medeleg @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mcounteren <= csr_1.mcounteren @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mtvec <= csr_1.mtvec @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mscratch <= csr_1.mscratch @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mstatush <= csr_1.mstatush @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mstatus <= csr_1.mstatus @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mhartid <= csr_1.mhartid @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mimpid <= csr_1.mimpid @[ConnectHelper.scala 101:27]
    checker.io.result.csr.marchid <= csr_1.marchid @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mvendorid <= csr_1.mvendorid @[ConnectHelper.scala 101:27]
    checker.io.result.csr.misa <= csr_1.misa @[ConnectHelper.scala 101:27]
    wire event : { valid : UInt<1>, intrNO : UInt<32>, cause : UInt<32>, exceptionPC : UInt<32>, exceptionInst : UInt<32>} @[ConnectHelper.scala 103:21]
    event.exceptionInst is invalid @[ConnectHelper.scala 104:11]
    event.exceptionPC is invalid @[ConnectHelper.scala 104:11]
    event.cause is invalid @[ConnectHelper.scala 104:11]
    event.intrNO is invalid @[ConnectHelper.scala 104:11]
    event.valid is invalid @[ConnectHelper.scala 104:11]
    checker.io.event.exceptionInst <= event.exceptionInst @[ConnectHelper.scala 106:22]
    checker.io.event.exceptionPC <= event.exceptionPC @[ConnectHelper.scala 106:22]
    checker.io.event.cause <= event.cause @[ConnectHelper.scala 106:22]
    checker.io.event.intrNO <= event.intrNO @[ConnectHelper.scala 106:22]
    checker.io.event.valid <= event.valid @[ConnectHelper.scala 106:22]
    wire mem_1 : { read : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, data : UInt<32>}, write : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, data : UInt<32>}} @[ConnectHelper.scala 34:19]
    mem_1.read.valid <= UInt<1>("h0") @[ConnectHelper.scala 36:24]
    mem_1.read.addr <= UInt<1>("h0") @[ConnectHelper.scala 37:24]
    mem_1.read.data <= UInt<1>("h0") @[ConnectHelper.scala 38:24]
    mem_1.read.memWidth <= UInt<1>("h0") @[ConnectHelper.scala 39:24]
    mem_1.write.valid <= UInt<1>("h0") @[ConnectHelper.scala 40:24]
    mem_1.write.addr <= UInt<1>("h0") @[ConnectHelper.scala 41:24]
    mem_1.write.data <= UInt<1>("h0") @[ConnectHelper.scala 42:24]
    mem_1.write.memWidth <= UInt<1>("h0") @[ConnectHelper.scala 43:24]
    node _load_width_T = eq(UInt<3>("h0"), ld_type) @[Mux.scala 81:61]
    node _load_width_T_1 = mux(_load_width_T, UInt<6>("h0"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _load_width_T_2 = eq(UInt<3>("h3"), ld_type) @[Mux.scala 81:61]
    node _load_width_T_3 = mux(_load_width_T_2, UInt<6>("h8"), _load_width_T_1) @[Mux.scala 81:58]
    node _load_width_T_4 = eq(UInt<3>("h2"), ld_type) @[Mux.scala 81:61]
    node _load_width_T_5 = mux(_load_width_T_4, UInt<6>("h10"), _load_width_T_3) @[Mux.scala 81:58]
    node _load_width_T_6 = eq(UInt<3>("h1"), ld_type) @[Mux.scala 81:61]
    node _load_width_T_7 = mux(_load_width_T_6, UInt<6>("h20"), _load_width_T_5) @[Mux.scala 81:58]
    node _load_width_T_8 = eq(UInt<3>("h5"), ld_type) @[Mux.scala 81:61]
    node _load_width_T_9 = mux(_load_width_T_8, UInt<6>("h8"), _load_width_T_7) @[Mux.scala 81:58]
    node _load_width_T_10 = eq(UInt<3>("h4"), ld_type) @[Mux.scala 81:61]
    node load_width = mux(_load_width_T_10, UInt<6>("h10"), _load_width_T_9) @[Mux.scala 81:58]
    node _store_width_T = mux(stall, st_type, io.ctrl.st_type) @[Datapath.scala 329:34]
    node _store_width_T_1 = eq(UInt<2>("h3"), _store_width_T) @[Mux.scala 81:61]
    node _store_width_T_2 = mux(_store_width_T_1, UInt<6>("h8"), UInt<6>("h0")) @[Mux.scala 81:58]
    node _store_width_T_3 = eq(UInt<2>("h2"), _store_width_T) @[Mux.scala 81:61]
    node _store_width_T_4 = mux(_store_width_T_3, UInt<6>("h10"), _store_width_T_2) @[Mux.scala 81:58]
    node _store_width_T_5 = eq(UInt<2>("h1"), _store_width_T) @[Mux.scala 81:61]
    node store_width = mux(_store_width_T_5, UInt<6>("h20"), _store_width_T_4) @[Mux.scala 81:58]
    node _req_addr_T = mux(stall, ew_reg.alu, alu.io.sum) @[Datapath.scala 337:29]
    reg req_addr : UInt, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Datapath.scala 337:25]
    req_addr <= _req_addr_T @[Datapath.scala 337:25]
    node _mem_read_valid_T = gt(load_width, UInt<1>("h0")) @[Datapath.scala 338:33]
    node _mem_read_valid_T_1 = eq(csr.io.expt, UInt<1>("h0")) @[Datapath.scala 338:43]
    node _mem_read_valid_T_2 = and(_mem_read_valid_T, _mem_read_valid_T_1) @[Datapath.scala 338:40]
    mem_1.read.valid <= _mem_read_valid_T_2 @[Datapath.scala 338:18]
    mem_1.read.addr <= req_addr @[Datapath.scala 339:18]
    mem_1.read.data <= io.dcache.resp.bits_wky.data @[Datapath.scala 340:18]
    mem_1.read.memWidth <= load_width @[Datapath.scala 341:21]
    node _T_19 = gt(store_width, UInt<1>("h0")) @[Datapath.scala 343:120]
    reg REG_5 : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Datapath.scala 343:107]
    REG_5 <= _T_19 @[Datapath.scala 343:107]
    node _T_20 = eq(csr.io.expt, UInt<1>("h0")) @[Datapath.scala 343:139]
    node _T_21 = and(REG_5, _T_20) @[Datapath.scala 343:136]
    node _T_22 = gt(store_width, UInt<1>("h0")) @[Datapath.scala 343:178]
    reg REG_6 : UInt, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Datapath.scala 343:213]
    REG_6 <= store_width @[Datapath.scala 343:213]
    node _T_23 = asUInt(reset_wky) @[Datapath.scala 343:9]
    node _T_24 = eq(_T_23, UInt<1>("h0")) @[Datapath.scala 343:9]
    when _T_24 : @[Datapath.scala 343:9]
    {
    }
    node _mem_write_valid_T = gt(store_width, UInt<1>("h0")) @[Datapath.scala 345:42]
    reg mem_write_valid_REG : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Datapath.scala 345:29]
    mem_write_valid_REG <= _mem_write_valid_T @[Datapath.scala 345:29]
    node _mem_write_valid_T_1 = eq(csr.io.expt, UInt<1>("h0")) @[Datapath.scala 345:61]
    node _mem_write_valid_T_2 = and(mem_write_valid_REG, _mem_write_valid_T_1) @[Datapath.scala 345:58]
    mem_1.write.valid <= _mem_write_valid_T_2 @[Datapath.scala 345:19]
    mem_1.write.addr <= req_addr @[Datapath.scala 346:19]
    mem_1.write.data <= mem_wdata @[Datapath.scala 347:19]
    reg mem_write_memWidth_REG : UInt, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Datapath.scala 348:32]
    mem_write_memWidth_REG <= store_width @[Datapath.scala 348:32]
    mem_1.write.memWidth <= mem_write_memWidth_REG @[Datapath.scala 348:22]

  module Control :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip inst_wky : UInt<32>, pc_sel : UInt<2>, inst_kill : UInt<1>, A_sel : UInt<1>, B_sel : UInt<1>, imm_sel : UInt<3>, alu_op : UInt<4>, br_type : UInt<3>, st_type : UInt<2>, ld_type : UInt<3>, wb_sel : UInt<2>, wb_en : UInt<1>, csr_cmd : UInt<3>, illegal : UInt<1>}

    node _ctrlSignals_T = and(io.inst_wky, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_1 = eq(UInt<6>("h37"), _ctrlSignals_T) @[Lookup.scala 31:38]
    node _ctrlSignals_T_2 = and(io.inst_wky, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_3 = eq(UInt<5>("h17"), _ctrlSignals_T_2) @[Lookup.scala 31:38]
    node _ctrlSignals_T_4 = and(io.inst_wky, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_5 = eq(UInt<7>("h6f"), _ctrlSignals_T_4) @[Lookup.scala 31:38]
    node _ctrlSignals_T_6 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_7 = eq(UInt<7>("h67"), _ctrlSignals_T_6) @[Lookup.scala 31:38]
    node _ctrlSignals_T_8 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_9 = eq(UInt<7>("h63"), _ctrlSignals_T_8) @[Lookup.scala 31:38]
    node _ctrlSignals_T_10 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_11 = eq(UInt<13>("h1063"), _ctrlSignals_T_10) @[Lookup.scala 31:38]
    node _ctrlSignals_T_12 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_13 = eq(UInt<15>("h4063"), _ctrlSignals_T_12) @[Lookup.scala 31:38]
    node _ctrlSignals_T_14 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_15 = eq(UInt<15>("h5063"), _ctrlSignals_T_14) @[Lookup.scala 31:38]
    node _ctrlSignals_T_16 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_17 = eq(UInt<15>("h6063"), _ctrlSignals_T_16) @[Lookup.scala 31:38]
    node _ctrlSignals_T_18 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_19 = eq(UInt<15>("h7063"), _ctrlSignals_T_18) @[Lookup.scala 31:38]
    node _ctrlSignals_T_20 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_21 = eq(UInt<2>("h3"), _ctrlSignals_T_20) @[Lookup.scala 31:38]
    node _ctrlSignals_T_22 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_23 = eq(UInt<13>("h1003"), _ctrlSignals_T_22) @[Lookup.scala 31:38]
    node _ctrlSignals_T_24 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_25 = eq(UInt<14>("h2003"), _ctrlSignals_T_24) @[Lookup.scala 31:38]
    node _ctrlSignals_T_26 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_27 = eq(UInt<15>("h4003"), _ctrlSignals_T_26) @[Lookup.scala 31:38]
    node _ctrlSignals_T_28 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_29 = eq(UInt<15>("h5003"), _ctrlSignals_T_28) @[Lookup.scala 31:38]
    node _ctrlSignals_T_30 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_31 = eq(UInt<6>("h23"), _ctrlSignals_T_30) @[Lookup.scala 31:38]
    node _ctrlSignals_T_32 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_33 = eq(UInt<13>("h1023"), _ctrlSignals_T_32) @[Lookup.scala 31:38]
    node _ctrlSignals_T_34 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_35 = eq(UInt<14>("h2023"), _ctrlSignals_T_34) @[Lookup.scala 31:38]
    node _ctrlSignals_T_36 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_37 = eq(UInt<5>("h13"), _ctrlSignals_T_36) @[Lookup.scala 31:38]
    node _ctrlSignals_T_38 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_39 = eq(UInt<14>("h2013"), _ctrlSignals_T_38) @[Lookup.scala 31:38]
    node _ctrlSignals_T_40 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_41 = eq(UInt<14>("h3013"), _ctrlSignals_T_40) @[Lookup.scala 31:38]
    node _ctrlSignals_T_42 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_43 = eq(UInt<15>("h4013"), _ctrlSignals_T_42) @[Lookup.scala 31:38]
    node _ctrlSignals_T_44 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_45 = eq(UInt<15>("h6013"), _ctrlSignals_T_44) @[Lookup.scala 31:38]
    node _ctrlSignals_T_46 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_47 = eq(UInt<15>("h7013"), _ctrlSignals_T_46) @[Lookup.scala 31:38]
    node _ctrlSignals_T_48 = and(io.inst_wky, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_49 = eq(UInt<13>("h1013"), _ctrlSignals_T_48) @[Lookup.scala 31:38]
    node _ctrlSignals_T_50 = and(io.inst_wky, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_51 = eq(UInt<15>("h5013"), _ctrlSignals_T_50) @[Lookup.scala 31:38]
    node _ctrlSignals_T_52 = and(io.inst_wky, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_53 = eq(UInt<31>("h40005013"), _ctrlSignals_T_52) @[Lookup.scala 31:38]
    node _ctrlSignals_T_54 = and(io.inst_wky, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_55 = eq(UInt<6>("h33"), _ctrlSignals_T_54) @[Lookup.scala 31:38]
    node _ctrlSignals_T_56 = and(io.inst_wky, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_57 = eq(UInt<31>("h40000033"), _ctrlSignals_T_56) @[Lookup.scala 31:38]
    node _ctrlSignals_T_58 = and(io.inst_wky, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_59 = eq(UInt<13>("h1033"), _ctrlSignals_T_58) @[Lookup.scala 31:38]
    node _ctrlSignals_T_60 = and(io.inst_wky, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_61 = eq(UInt<14>("h2033"), _ctrlSignals_T_60) @[Lookup.scala 31:38]
    node _ctrlSignals_T_62 = and(io.inst_wky, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_63 = eq(UInt<14>("h3033"), _ctrlSignals_T_62) @[Lookup.scala 31:38]
    node _ctrlSignals_T_64 = and(io.inst_wky, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_65 = eq(UInt<15>("h4033"), _ctrlSignals_T_64) @[Lookup.scala 31:38]
    node _ctrlSignals_T_66 = and(io.inst_wky, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_67 = eq(UInt<15>("h5033"), _ctrlSignals_T_66) @[Lookup.scala 31:38]
    node _ctrlSignals_T_68 = and(io.inst_wky, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_69 = eq(UInt<31>("h40005033"), _ctrlSignals_T_68) @[Lookup.scala 31:38]
    node _ctrlSignals_T_70 = and(io.inst_wky, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_71 = eq(UInt<15>("h6033"), _ctrlSignals_T_70) @[Lookup.scala 31:38]
    node _ctrlSignals_T_72 = and(io.inst_wky, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_73 = eq(UInt<15>("h7033"), _ctrlSignals_T_72) @[Lookup.scala 31:38]
    node _ctrlSignals_T_74 = and(io.inst_wky, UInt<32>("hf00fffff")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_75 = eq(UInt<4>("hf"), _ctrlSignals_T_74) @[Lookup.scala 31:38]
    node _ctrlSignals_T_76 = and(io.inst_wky, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_77 = eq(UInt<13>("h100f"), _ctrlSignals_T_76) @[Lookup.scala 31:38]
    node _ctrlSignals_T_78 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_79 = eq(UInt<13>("h1073"), _ctrlSignals_T_78) @[Lookup.scala 31:38]
    node _ctrlSignals_T_80 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_81 = eq(UInt<14>("h2073"), _ctrlSignals_T_80) @[Lookup.scala 31:38]
    node _ctrlSignals_T_82 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_83 = eq(UInt<14>("h3073"), _ctrlSignals_T_82) @[Lookup.scala 31:38]
    node _ctrlSignals_T_84 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_85 = eq(UInt<15>("h5073"), _ctrlSignals_T_84) @[Lookup.scala 31:38]
    node _ctrlSignals_T_86 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_87 = eq(UInt<15>("h6073"), _ctrlSignals_T_86) @[Lookup.scala 31:38]
    node _ctrlSignals_T_88 = and(io.inst_wky, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_89 = eq(UInt<15>("h7073"), _ctrlSignals_T_88) @[Lookup.scala 31:38]
    node _ctrlSignals_T_90 = and(io.inst_wky, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_91 = eq(UInt<7>("h73"), _ctrlSignals_T_90) @[Lookup.scala 31:38]
    node _ctrlSignals_T_92 = and(io.inst_wky, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_93 = eq(UInt<21>("h100073"), _ctrlSignals_T_92) @[Lookup.scala 31:38]
    node _ctrlSignals_T_94 = and(io.inst_wky, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_95 = eq(UInt<29>("h10000073"), _ctrlSignals_T_94) @[Lookup.scala 31:38]
    node _ctrlSignals_T_96 = and(io.inst_wky, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _ctrlSignals_T_97 = eq(UInt<29>("h10200073"), _ctrlSignals_T_96) @[Lookup.scala 31:38]
    node _ctrlSignals_T_98 = mux(_ctrlSignals_T_97, UInt<2>("h0"), UInt<2>("h0")) @[Lookup.scala 34:39]
    node _ctrlSignals_T_99 = mux(_ctrlSignals_T_95, UInt<2>("h3"), _ctrlSignals_T_98) @[Lookup.scala 34:39]
    node _ctrlSignals_T_100 = mux(_ctrlSignals_T_93, UInt<2>("h0"), _ctrlSignals_T_99) @[Lookup.scala 34:39]
    node _ctrlSignals_T_101 = mux(_ctrlSignals_T_91, UInt<2>("h0"), _ctrlSignals_T_100) @[Lookup.scala 34:39]
    node _ctrlSignals_T_102 = mux(_ctrlSignals_T_89, UInt<2>("h2"), _ctrlSignals_T_101) @[Lookup.scala 34:39]
    node _ctrlSignals_T_103 = mux(_ctrlSignals_T_87, UInt<2>("h2"), _ctrlSignals_T_102) @[Lookup.scala 34:39]
    node _ctrlSignals_T_104 = mux(_ctrlSignals_T_85, UInt<2>("h2"), _ctrlSignals_T_103) @[Lookup.scala 34:39]
    node _ctrlSignals_T_105 = mux(_ctrlSignals_T_83, UInt<2>("h2"), _ctrlSignals_T_104) @[Lookup.scala 34:39]
    node _ctrlSignals_T_106 = mux(_ctrlSignals_T_81, UInt<2>("h2"), _ctrlSignals_T_105) @[Lookup.scala 34:39]
    node _ctrlSignals_T_107 = mux(_ctrlSignals_T_79, UInt<2>("h2"), _ctrlSignals_T_106) @[Lookup.scala 34:39]
    node _ctrlSignals_T_108 = mux(_ctrlSignals_T_77, UInt<2>("h2"), _ctrlSignals_T_107) @[Lookup.scala 34:39]
    node _ctrlSignals_T_109 = mux(_ctrlSignals_T_75, UInt<2>("h0"), _ctrlSignals_T_108) @[Lookup.scala 34:39]
    node _ctrlSignals_T_110 = mux(_ctrlSignals_T_73, UInt<2>("h0"), _ctrlSignals_T_109) @[Lookup.scala 34:39]
    node _ctrlSignals_T_111 = mux(_ctrlSignals_T_71, UInt<2>("h0"), _ctrlSignals_T_110) @[Lookup.scala 34:39]
    node _ctrlSignals_T_112 = mux(_ctrlSignals_T_69, UInt<2>("h0"), _ctrlSignals_T_111) @[Lookup.scala 34:39]
    node _ctrlSignals_T_113 = mux(_ctrlSignals_T_67, UInt<2>("h0"), _ctrlSignals_T_112) @[Lookup.scala 34:39]
    node _ctrlSignals_T_114 = mux(_ctrlSignals_T_65, UInt<2>("h0"), _ctrlSignals_T_113) @[Lookup.scala 34:39]
    node _ctrlSignals_T_115 = mux(_ctrlSignals_T_63, UInt<2>("h0"), _ctrlSignals_T_114) @[Lookup.scala 34:39]
    node _ctrlSignals_T_116 = mux(_ctrlSignals_T_61, UInt<2>("h0"), _ctrlSignals_T_115) @[Lookup.scala 34:39]
    node _ctrlSignals_T_117 = mux(_ctrlSignals_T_59, UInt<2>("h0"), _ctrlSignals_T_116) @[Lookup.scala 34:39]
    node _ctrlSignals_T_118 = mux(_ctrlSignals_T_57, UInt<2>("h0"), _ctrlSignals_T_117) @[Lookup.scala 34:39]
    node _ctrlSignals_T_119 = mux(_ctrlSignals_T_55, UInt<2>("h0"), _ctrlSignals_T_118) @[Lookup.scala 34:39]
    node _ctrlSignals_T_120 = mux(_ctrlSignals_T_53, UInt<2>("h0"), _ctrlSignals_T_119) @[Lookup.scala 34:39]
    node _ctrlSignals_T_121 = mux(_ctrlSignals_T_51, UInt<2>("h0"), _ctrlSignals_T_120) @[Lookup.scala 34:39]
    node _ctrlSignals_T_122 = mux(_ctrlSignals_T_49, UInt<2>("h0"), _ctrlSignals_T_121) @[Lookup.scala 34:39]
    node _ctrlSignals_T_123 = mux(_ctrlSignals_T_47, UInt<2>("h0"), _ctrlSignals_T_122) @[Lookup.scala 34:39]
    node _ctrlSignals_T_124 = mux(_ctrlSignals_T_45, UInt<2>("h0"), _ctrlSignals_T_123) @[Lookup.scala 34:39]
    node _ctrlSignals_T_125 = mux(_ctrlSignals_T_43, UInt<2>("h0"), _ctrlSignals_T_124) @[Lookup.scala 34:39]
    node _ctrlSignals_T_126 = mux(_ctrlSignals_T_41, UInt<2>("h0"), _ctrlSignals_T_125) @[Lookup.scala 34:39]
    node _ctrlSignals_T_127 = mux(_ctrlSignals_T_39, UInt<2>("h0"), _ctrlSignals_T_126) @[Lookup.scala 34:39]
    node _ctrlSignals_T_128 = mux(_ctrlSignals_T_37, UInt<2>("h0"), _ctrlSignals_T_127) @[Lookup.scala 34:39]
    node _ctrlSignals_T_129 = mux(_ctrlSignals_T_35, UInt<2>("h0"), _ctrlSignals_T_128) @[Lookup.scala 34:39]
    node _ctrlSignals_T_130 = mux(_ctrlSignals_T_33, UInt<2>("h0"), _ctrlSignals_T_129) @[Lookup.scala 34:39]
    node _ctrlSignals_T_131 = mux(_ctrlSignals_T_31, UInt<2>("h0"), _ctrlSignals_T_130) @[Lookup.scala 34:39]
    node _ctrlSignals_T_132 = mux(_ctrlSignals_T_29, UInt<2>("h2"), _ctrlSignals_T_131) @[Lookup.scala 34:39]
    node _ctrlSignals_T_133 = mux(_ctrlSignals_T_27, UInt<2>("h2"), _ctrlSignals_T_132) @[Lookup.scala 34:39]
    node _ctrlSignals_T_134 = mux(_ctrlSignals_T_25, UInt<2>("h2"), _ctrlSignals_T_133) @[Lookup.scala 34:39]
    node _ctrlSignals_T_135 = mux(_ctrlSignals_T_23, UInt<2>("h2"), _ctrlSignals_T_134) @[Lookup.scala 34:39]
    node _ctrlSignals_T_136 = mux(_ctrlSignals_T_21, UInt<2>("h2"), _ctrlSignals_T_135) @[Lookup.scala 34:39]
    node _ctrlSignals_T_137 = mux(_ctrlSignals_T_19, UInt<2>("h0"), _ctrlSignals_T_136) @[Lookup.scala 34:39]
    node _ctrlSignals_T_138 = mux(_ctrlSignals_T_17, UInt<2>("h0"), _ctrlSignals_T_137) @[Lookup.scala 34:39]
    node _ctrlSignals_T_139 = mux(_ctrlSignals_T_15, UInt<2>("h0"), _ctrlSignals_T_138) @[Lookup.scala 34:39]
    node _ctrlSignals_T_140 = mux(_ctrlSignals_T_13, UInt<2>("h0"), _ctrlSignals_T_139) @[Lookup.scala 34:39]
    node _ctrlSignals_T_141 = mux(_ctrlSignals_T_11, UInt<2>("h0"), _ctrlSignals_T_140) @[Lookup.scala 34:39]
    node _ctrlSignals_T_142 = mux(_ctrlSignals_T_9, UInt<2>("h0"), _ctrlSignals_T_141) @[Lookup.scala 34:39]
    node _ctrlSignals_T_143 = mux(_ctrlSignals_T_7, UInt<2>("h1"), _ctrlSignals_T_142) @[Lookup.scala 34:39]
    node _ctrlSignals_T_144 = mux(_ctrlSignals_T_5, UInt<2>("h1"), _ctrlSignals_T_143) @[Lookup.scala 34:39]
    node _ctrlSignals_T_145 = mux(_ctrlSignals_T_3, UInt<2>("h0"), _ctrlSignals_T_144) @[Lookup.scala 34:39]
    node ctrlSignals_0 = mux(_ctrlSignals_T_1, UInt<2>("h0"), _ctrlSignals_T_145) @[Lookup.scala 34:39]
    node _ctrlSignals_T_146 = mux(_ctrlSignals_T_97, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _ctrlSignals_T_147 = mux(_ctrlSignals_T_95, UInt<1>("h0"), _ctrlSignals_T_146) @[Lookup.scala 34:39]
    node _ctrlSignals_T_148 = mux(_ctrlSignals_T_93, UInt<1>("h0"), _ctrlSignals_T_147) @[Lookup.scala 34:39]
    node _ctrlSignals_T_149 = mux(_ctrlSignals_T_91, UInt<1>("h0"), _ctrlSignals_T_148) @[Lookup.scala 34:39]
    node _ctrlSignals_T_150 = mux(_ctrlSignals_T_89, UInt<1>("h0"), _ctrlSignals_T_149) @[Lookup.scala 34:39]
    node _ctrlSignals_T_151 = mux(_ctrlSignals_T_87, UInt<1>("h0"), _ctrlSignals_T_150) @[Lookup.scala 34:39]
    node _ctrlSignals_T_152 = mux(_ctrlSignals_T_85, UInt<1>("h0"), _ctrlSignals_T_151) @[Lookup.scala 34:39]
    node _ctrlSignals_T_153 = mux(_ctrlSignals_T_83, UInt<1>("h1"), _ctrlSignals_T_152) @[Lookup.scala 34:39]
    node _ctrlSignals_T_154 = mux(_ctrlSignals_T_81, UInt<1>("h1"), _ctrlSignals_T_153) @[Lookup.scala 34:39]
    node _ctrlSignals_T_155 = mux(_ctrlSignals_T_79, UInt<1>("h1"), _ctrlSignals_T_154) @[Lookup.scala 34:39]
    node _ctrlSignals_T_156 = mux(_ctrlSignals_T_77, UInt<1>("h0"), _ctrlSignals_T_155) @[Lookup.scala 34:39]
    node _ctrlSignals_T_157 = mux(_ctrlSignals_T_75, UInt<1>("h0"), _ctrlSignals_T_156) @[Lookup.scala 34:39]
    node _ctrlSignals_T_158 = mux(_ctrlSignals_T_73, UInt<1>("h1"), _ctrlSignals_T_157) @[Lookup.scala 34:39]
    node _ctrlSignals_T_159 = mux(_ctrlSignals_T_71, UInt<1>("h1"), _ctrlSignals_T_158) @[Lookup.scala 34:39]
    node _ctrlSignals_T_160 = mux(_ctrlSignals_T_69, UInt<1>("h1"), _ctrlSignals_T_159) @[Lookup.scala 34:39]
    node _ctrlSignals_T_161 = mux(_ctrlSignals_T_67, UInt<1>("h1"), _ctrlSignals_T_160) @[Lookup.scala 34:39]
    node _ctrlSignals_T_162 = mux(_ctrlSignals_T_65, UInt<1>("h1"), _ctrlSignals_T_161) @[Lookup.scala 34:39]
    node _ctrlSignals_T_163 = mux(_ctrlSignals_T_63, UInt<1>("h1"), _ctrlSignals_T_162) @[Lookup.scala 34:39]
    node _ctrlSignals_T_164 = mux(_ctrlSignals_T_61, UInt<1>("h1"), _ctrlSignals_T_163) @[Lookup.scala 34:39]
    node _ctrlSignals_T_165 = mux(_ctrlSignals_T_59, UInt<1>("h1"), _ctrlSignals_T_164) @[Lookup.scala 34:39]
    node _ctrlSignals_T_166 = mux(_ctrlSignals_T_57, UInt<1>("h1"), _ctrlSignals_T_165) @[Lookup.scala 34:39]
    node _ctrlSignals_T_167 = mux(_ctrlSignals_T_55, UInt<1>("h1"), _ctrlSignals_T_166) @[Lookup.scala 34:39]
    node _ctrlSignals_T_168 = mux(_ctrlSignals_T_53, UInt<1>("h1"), _ctrlSignals_T_167) @[Lookup.scala 34:39]
    node _ctrlSignals_T_169 = mux(_ctrlSignals_T_51, UInt<1>("h1"), _ctrlSignals_T_168) @[Lookup.scala 34:39]
    node _ctrlSignals_T_170 = mux(_ctrlSignals_T_49, UInt<1>("h1"), _ctrlSignals_T_169) @[Lookup.scala 34:39]
    node _ctrlSignals_T_171 = mux(_ctrlSignals_T_47, UInt<1>("h1"), _ctrlSignals_T_170) @[Lookup.scala 34:39]
    node _ctrlSignals_T_172 = mux(_ctrlSignals_T_45, UInt<1>("h1"), _ctrlSignals_T_171) @[Lookup.scala 34:39]
    node _ctrlSignals_T_173 = mux(_ctrlSignals_T_43, UInt<1>("h1"), _ctrlSignals_T_172) @[Lookup.scala 34:39]
    node _ctrlSignals_T_174 = mux(_ctrlSignals_T_41, UInt<1>("h1"), _ctrlSignals_T_173) @[Lookup.scala 34:39]
    node _ctrlSignals_T_175 = mux(_ctrlSignals_T_39, UInt<1>("h1"), _ctrlSignals_T_174) @[Lookup.scala 34:39]
    node _ctrlSignals_T_176 = mux(_ctrlSignals_T_37, UInt<1>("h1"), _ctrlSignals_T_175) @[Lookup.scala 34:39]
    node _ctrlSignals_T_177 = mux(_ctrlSignals_T_35, UInt<1>("h1"), _ctrlSignals_T_176) @[Lookup.scala 34:39]
    node _ctrlSignals_T_178 = mux(_ctrlSignals_T_33, UInt<1>("h1"), _ctrlSignals_T_177) @[Lookup.scala 34:39]
    node _ctrlSignals_T_179 = mux(_ctrlSignals_T_31, UInt<1>("h1"), _ctrlSignals_T_178) @[Lookup.scala 34:39]
    node _ctrlSignals_T_180 = mux(_ctrlSignals_T_29, UInt<1>("h1"), _ctrlSignals_T_179) @[Lookup.scala 34:39]
    node _ctrlSignals_T_181 = mux(_ctrlSignals_T_27, UInt<1>("h1"), _ctrlSignals_T_180) @[Lookup.scala 34:39]
    node _ctrlSignals_T_182 = mux(_ctrlSignals_T_25, UInt<1>("h1"), _ctrlSignals_T_181) @[Lookup.scala 34:39]
    node _ctrlSignals_T_183 = mux(_ctrlSignals_T_23, UInt<1>("h1"), _ctrlSignals_T_182) @[Lookup.scala 34:39]
    node _ctrlSignals_T_184 = mux(_ctrlSignals_T_21, UInt<1>("h1"), _ctrlSignals_T_183) @[Lookup.scala 34:39]
    node _ctrlSignals_T_185 = mux(_ctrlSignals_T_19, UInt<1>("h0"), _ctrlSignals_T_184) @[Lookup.scala 34:39]
    node _ctrlSignals_T_186 = mux(_ctrlSignals_T_17, UInt<1>("h0"), _ctrlSignals_T_185) @[Lookup.scala 34:39]
    node _ctrlSignals_T_187 = mux(_ctrlSignals_T_15, UInt<1>("h0"), _ctrlSignals_T_186) @[Lookup.scala 34:39]
    node _ctrlSignals_T_188 = mux(_ctrlSignals_T_13, UInt<1>("h0"), _ctrlSignals_T_187) @[Lookup.scala 34:39]
    node _ctrlSignals_T_189 = mux(_ctrlSignals_T_11, UInt<1>("h0"), _ctrlSignals_T_188) @[Lookup.scala 34:39]
    node _ctrlSignals_T_190 = mux(_ctrlSignals_T_9, UInt<1>("h0"), _ctrlSignals_T_189) @[Lookup.scala 34:39]
    node _ctrlSignals_T_191 = mux(_ctrlSignals_T_7, UInt<1>("h1"), _ctrlSignals_T_190) @[Lookup.scala 34:39]
    node _ctrlSignals_T_192 = mux(_ctrlSignals_T_5, UInt<1>("h0"), _ctrlSignals_T_191) @[Lookup.scala 34:39]
    node _ctrlSignals_T_193 = mux(_ctrlSignals_T_3, UInt<1>("h0"), _ctrlSignals_T_192) @[Lookup.scala 34:39]
    node ctrlSignals_1 = mux(_ctrlSignals_T_1, UInt<1>("h0"), _ctrlSignals_T_193) @[Lookup.scala 34:39]
    node _ctrlSignals_T_194 = mux(_ctrlSignals_T_97, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _ctrlSignals_T_195 = mux(_ctrlSignals_T_95, UInt<1>("h0"), _ctrlSignals_T_194) @[Lookup.scala 34:39]
    node _ctrlSignals_T_196 = mux(_ctrlSignals_T_93, UInt<1>("h0"), _ctrlSignals_T_195) @[Lookup.scala 34:39]
    node _ctrlSignals_T_197 = mux(_ctrlSignals_T_91, UInt<1>("h0"), _ctrlSignals_T_196) @[Lookup.scala 34:39]
    node _ctrlSignals_T_198 = mux(_ctrlSignals_T_89, UInt<1>("h0"), _ctrlSignals_T_197) @[Lookup.scala 34:39]
    node _ctrlSignals_T_199 = mux(_ctrlSignals_T_87, UInt<1>("h0"), _ctrlSignals_T_198) @[Lookup.scala 34:39]
    node _ctrlSignals_T_200 = mux(_ctrlSignals_T_85, UInt<1>("h0"), _ctrlSignals_T_199) @[Lookup.scala 34:39]
    node _ctrlSignals_T_201 = mux(_ctrlSignals_T_83, UInt<1>("h0"), _ctrlSignals_T_200) @[Lookup.scala 34:39]
    node _ctrlSignals_T_202 = mux(_ctrlSignals_T_81, UInt<1>("h0"), _ctrlSignals_T_201) @[Lookup.scala 34:39]
    node _ctrlSignals_T_203 = mux(_ctrlSignals_T_79, UInt<1>("h0"), _ctrlSignals_T_202) @[Lookup.scala 34:39]
    node _ctrlSignals_T_204 = mux(_ctrlSignals_T_77, UInt<1>("h0"), _ctrlSignals_T_203) @[Lookup.scala 34:39]
    node _ctrlSignals_T_205 = mux(_ctrlSignals_T_75, UInt<1>("h0"), _ctrlSignals_T_204) @[Lookup.scala 34:39]
    node _ctrlSignals_T_206 = mux(_ctrlSignals_T_73, UInt<1>("h1"), _ctrlSignals_T_205) @[Lookup.scala 34:39]
    node _ctrlSignals_T_207 = mux(_ctrlSignals_T_71, UInt<1>("h1"), _ctrlSignals_T_206) @[Lookup.scala 34:39]
    node _ctrlSignals_T_208 = mux(_ctrlSignals_T_69, UInt<1>("h1"), _ctrlSignals_T_207) @[Lookup.scala 34:39]
    node _ctrlSignals_T_209 = mux(_ctrlSignals_T_67, UInt<1>("h1"), _ctrlSignals_T_208) @[Lookup.scala 34:39]
    node _ctrlSignals_T_210 = mux(_ctrlSignals_T_65, UInt<1>("h1"), _ctrlSignals_T_209) @[Lookup.scala 34:39]
    node _ctrlSignals_T_211 = mux(_ctrlSignals_T_63, UInt<1>("h1"), _ctrlSignals_T_210) @[Lookup.scala 34:39]
    node _ctrlSignals_T_212 = mux(_ctrlSignals_T_61, UInt<1>("h1"), _ctrlSignals_T_211) @[Lookup.scala 34:39]
    node _ctrlSignals_T_213 = mux(_ctrlSignals_T_59, UInt<1>("h1"), _ctrlSignals_T_212) @[Lookup.scala 34:39]
    node _ctrlSignals_T_214 = mux(_ctrlSignals_T_57, UInt<1>("h1"), _ctrlSignals_T_213) @[Lookup.scala 34:39]
    node _ctrlSignals_T_215 = mux(_ctrlSignals_T_55, UInt<1>("h1"), _ctrlSignals_T_214) @[Lookup.scala 34:39]
    node _ctrlSignals_T_216 = mux(_ctrlSignals_T_53, UInt<1>("h0"), _ctrlSignals_T_215) @[Lookup.scala 34:39]
    node _ctrlSignals_T_217 = mux(_ctrlSignals_T_51, UInt<1>("h0"), _ctrlSignals_T_216) @[Lookup.scala 34:39]
    node _ctrlSignals_T_218 = mux(_ctrlSignals_T_49, UInt<1>("h0"), _ctrlSignals_T_217) @[Lookup.scala 34:39]
    node _ctrlSignals_T_219 = mux(_ctrlSignals_T_47, UInt<1>("h0"), _ctrlSignals_T_218) @[Lookup.scala 34:39]
    node _ctrlSignals_T_220 = mux(_ctrlSignals_T_45, UInt<1>("h0"), _ctrlSignals_T_219) @[Lookup.scala 34:39]
    node _ctrlSignals_T_221 = mux(_ctrlSignals_T_43, UInt<1>("h0"), _ctrlSignals_T_220) @[Lookup.scala 34:39]
    node _ctrlSignals_T_222 = mux(_ctrlSignals_T_41, UInt<1>("h0"), _ctrlSignals_T_221) @[Lookup.scala 34:39]
    node _ctrlSignals_T_223 = mux(_ctrlSignals_T_39, UInt<1>("h0"), _ctrlSignals_T_222) @[Lookup.scala 34:39]
    node _ctrlSignals_T_224 = mux(_ctrlSignals_T_37, UInt<1>("h0"), _ctrlSignals_T_223) @[Lookup.scala 34:39]
    node _ctrlSignals_T_225 = mux(_ctrlSignals_T_35, UInt<1>("h0"), _ctrlSignals_T_224) @[Lookup.scala 34:39]
    node _ctrlSignals_T_226 = mux(_ctrlSignals_T_33, UInt<1>("h0"), _ctrlSignals_T_225) @[Lookup.scala 34:39]
    node _ctrlSignals_T_227 = mux(_ctrlSignals_T_31, UInt<1>("h0"), _ctrlSignals_T_226) @[Lookup.scala 34:39]
    node _ctrlSignals_T_228 = mux(_ctrlSignals_T_29, UInt<1>("h0"), _ctrlSignals_T_227) @[Lookup.scala 34:39]
    node _ctrlSignals_T_229 = mux(_ctrlSignals_T_27, UInt<1>("h0"), _ctrlSignals_T_228) @[Lookup.scala 34:39]
    node _ctrlSignals_T_230 = mux(_ctrlSignals_T_25, UInt<1>("h0"), _ctrlSignals_T_229) @[Lookup.scala 34:39]
    node _ctrlSignals_T_231 = mux(_ctrlSignals_T_23, UInt<1>("h0"), _ctrlSignals_T_230) @[Lookup.scala 34:39]
    node _ctrlSignals_T_232 = mux(_ctrlSignals_T_21, UInt<1>("h0"), _ctrlSignals_T_231) @[Lookup.scala 34:39]
    node _ctrlSignals_T_233 = mux(_ctrlSignals_T_19, UInt<1>("h0"), _ctrlSignals_T_232) @[Lookup.scala 34:39]
    node _ctrlSignals_T_234 = mux(_ctrlSignals_T_17, UInt<1>("h0"), _ctrlSignals_T_233) @[Lookup.scala 34:39]
    node _ctrlSignals_T_235 = mux(_ctrlSignals_T_15, UInt<1>("h0"), _ctrlSignals_T_234) @[Lookup.scala 34:39]
    node _ctrlSignals_T_236 = mux(_ctrlSignals_T_13, UInt<1>("h0"), _ctrlSignals_T_235) @[Lookup.scala 34:39]
    node _ctrlSignals_T_237 = mux(_ctrlSignals_T_11, UInt<1>("h0"), _ctrlSignals_T_236) @[Lookup.scala 34:39]
    node _ctrlSignals_T_238 = mux(_ctrlSignals_T_9, UInt<1>("h0"), _ctrlSignals_T_237) @[Lookup.scala 34:39]
    node _ctrlSignals_T_239 = mux(_ctrlSignals_T_7, UInt<1>("h0"), _ctrlSignals_T_238) @[Lookup.scala 34:39]
    node _ctrlSignals_T_240 = mux(_ctrlSignals_T_5, UInt<1>("h0"), _ctrlSignals_T_239) @[Lookup.scala 34:39]
    node _ctrlSignals_T_241 = mux(_ctrlSignals_T_3, UInt<1>("h0"), _ctrlSignals_T_240) @[Lookup.scala 34:39]
    node ctrlSignals_2 = mux(_ctrlSignals_T_1, UInt<1>("h0"), _ctrlSignals_T_241) @[Lookup.scala 34:39]
    node _ctrlSignals_T_242 = mux(_ctrlSignals_T_97, UInt<3>("h0"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _ctrlSignals_T_243 = mux(_ctrlSignals_T_95, UInt<3>("h0"), _ctrlSignals_T_242) @[Lookup.scala 34:39]
    node _ctrlSignals_T_244 = mux(_ctrlSignals_T_93, UInt<3>("h0"), _ctrlSignals_T_243) @[Lookup.scala 34:39]
    node _ctrlSignals_T_245 = mux(_ctrlSignals_T_91, UInt<3>("h0"), _ctrlSignals_T_244) @[Lookup.scala 34:39]
    node _ctrlSignals_T_246 = mux(_ctrlSignals_T_89, UInt<3>("h6"), _ctrlSignals_T_245) @[Lookup.scala 34:39]
    node _ctrlSignals_T_247 = mux(_ctrlSignals_T_87, UInt<3>("h6"), _ctrlSignals_T_246) @[Lookup.scala 34:39]
    node _ctrlSignals_T_248 = mux(_ctrlSignals_T_85, UInt<3>("h6"), _ctrlSignals_T_247) @[Lookup.scala 34:39]
    node _ctrlSignals_T_249 = mux(_ctrlSignals_T_83, UInt<3>("h0"), _ctrlSignals_T_248) @[Lookup.scala 34:39]
    node _ctrlSignals_T_250 = mux(_ctrlSignals_T_81, UInt<3>("h0"), _ctrlSignals_T_249) @[Lookup.scala 34:39]
    node _ctrlSignals_T_251 = mux(_ctrlSignals_T_79, UInt<3>("h0"), _ctrlSignals_T_250) @[Lookup.scala 34:39]
    node _ctrlSignals_T_252 = mux(_ctrlSignals_T_77, UInt<3>("h0"), _ctrlSignals_T_251) @[Lookup.scala 34:39]
    node _ctrlSignals_T_253 = mux(_ctrlSignals_T_75, UInt<3>("h0"), _ctrlSignals_T_252) @[Lookup.scala 34:39]
    node _ctrlSignals_T_254 = mux(_ctrlSignals_T_73, UInt<3>("h0"), _ctrlSignals_T_253) @[Lookup.scala 34:39]
    node _ctrlSignals_T_255 = mux(_ctrlSignals_T_71, UInt<3>("h0"), _ctrlSignals_T_254) @[Lookup.scala 34:39]
    node _ctrlSignals_T_256 = mux(_ctrlSignals_T_69, UInt<3>("h0"), _ctrlSignals_T_255) @[Lookup.scala 34:39]
    node _ctrlSignals_T_257 = mux(_ctrlSignals_T_67, UInt<3>("h0"), _ctrlSignals_T_256) @[Lookup.scala 34:39]
    node _ctrlSignals_T_258 = mux(_ctrlSignals_T_65, UInt<3>("h0"), _ctrlSignals_T_257) @[Lookup.scala 34:39]
    node _ctrlSignals_T_259 = mux(_ctrlSignals_T_63, UInt<3>("h0"), _ctrlSignals_T_258) @[Lookup.scala 34:39]
    node _ctrlSignals_T_260 = mux(_ctrlSignals_T_61, UInt<3>("h0"), _ctrlSignals_T_259) @[Lookup.scala 34:39]
    node _ctrlSignals_T_261 = mux(_ctrlSignals_T_59, UInt<3>("h0"), _ctrlSignals_T_260) @[Lookup.scala 34:39]
    node _ctrlSignals_T_262 = mux(_ctrlSignals_T_57, UInt<3>("h0"), _ctrlSignals_T_261) @[Lookup.scala 34:39]
    node _ctrlSignals_T_263 = mux(_ctrlSignals_T_55, UInt<3>("h0"), _ctrlSignals_T_262) @[Lookup.scala 34:39]
    node _ctrlSignals_T_264 = mux(_ctrlSignals_T_53, UInt<3>("h1"), _ctrlSignals_T_263) @[Lookup.scala 34:39]
    node _ctrlSignals_T_265 = mux(_ctrlSignals_T_51, UInt<3>("h1"), _ctrlSignals_T_264) @[Lookup.scala 34:39]
    node _ctrlSignals_T_266 = mux(_ctrlSignals_T_49, UInt<3>("h1"), _ctrlSignals_T_265) @[Lookup.scala 34:39]
    node _ctrlSignals_T_267 = mux(_ctrlSignals_T_47, UInt<3>("h1"), _ctrlSignals_T_266) @[Lookup.scala 34:39]
    node _ctrlSignals_T_268 = mux(_ctrlSignals_T_45, UInt<3>("h1"), _ctrlSignals_T_267) @[Lookup.scala 34:39]
    node _ctrlSignals_T_269 = mux(_ctrlSignals_T_43, UInt<3>("h1"), _ctrlSignals_T_268) @[Lookup.scala 34:39]
    node _ctrlSignals_T_270 = mux(_ctrlSignals_T_41, UInt<3>("h1"), _ctrlSignals_T_269) @[Lookup.scala 34:39]
    node _ctrlSignals_T_271 = mux(_ctrlSignals_T_39, UInt<3>("h1"), _ctrlSignals_T_270) @[Lookup.scala 34:39]
    node _ctrlSignals_T_272 = mux(_ctrlSignals_T_37, UInt<3>("h1"), _ctrlSignals_T_271) @[Lookup.scala 34:39]
    node _ctrlSignals_T_273 = mux(_ctrlSignals_T_35, UInt<3>("h2"), _ctrlSignals_T_272) @[Lookup.scala 34:39]
    node _ctrlSignals_T_274 = mux(_ctrlSignals_T_33, UInt<3>("h2"), _ctrlSignals_T_273) @[Lookup.scala 34:39]
    node _ctrlSignals_T_275 = mux(_ctrlSignals_T_31, UInt<3>("h2"), _ctrlSignals_T_274) @[Lookup.scala 34:39]
    node _ctrlSignals_T_276 = mux(_ctrlSignals_T_29, UInt<3>("h1"), _ctrlSignals_T_275) @[Lookup.scala 34:39]
    node _ctrlSignals_T_277 = mux(_ctrlSignals_T_27, UInt<3>("h1"), _ctrlSignals_T_276) @[Lookup.scala 34:39]
    node _ctrlSignals_T_278 = mux(_ctrlSignals_T_25, UInt<3>("h1"), _ctrlSignals_T_277) @[Lookup.scala 34:39]
    node _ctrlSignals_T_279 = mux(_ctrlSignals_T_23, UInt<3>("h1"), _ctrlSignals_T_278) @[Lookup.scala 34:39]
    node _ctrlSignals_T_280 = mux(_ctrlSignals_T_21, UInt<3>("h1"), _ctrlSignals_T_279) @[Lookup.scala 34:39]
    node _ctrlSignals_T_281 = mux(_ctrlSignals_T_19, UInt<3>("h5"), _ctrlSignals_T_280) @[Lookup.scala 34:39]
    node _ctrlSignals_T_282 = mux(_ctrlSignals_T_17, UInt<3>("h5"), _ctrlSignals_T_281) @[Lookup.scala 34:39]
    node _ctrlSignals_T_283 = mux(_ctrlSignals_T_15, UInt<3>("h5"), _ctrlSignals_T_282) @[Lookup.scala 34:39]
    node _ctrlSignals_T_284 = mux(_ctrlSignals_T_13, UInt<3>("h5"), _ctrlSignals_T_283) @[Lookup.scala 34:39]
    node _ctrlSignals_T_285 = mux(_ctrlSignals_T_11, UInt<3>("h5"), _ctrlSignals_T_284) @[Lookup.scala 34:39]
    node _ctrlSignals_T_286 = mux(_ctrlSignals_T_9, UInt<3>("h5"), _ctrlSignals_T_285) @[Lookup.scala 34:39]
    node _ctrlSignals_T_287 = mux(_ctrlSignals_T_7, UInt<3>("h1"), _ctrlSignals_T_286) @[Lookup.scala 34:39]
    node _ctrlSignals_T_288 = mux(_ctrlSignals_T_5, UInt<3>("h4"), _ctrlSignals_T_287) @[Lookup.scala 34:39]
    node _ctrlSignals_T_289 = mux(_ctrlSignals_T_3, UInt<3>("h3"), _ctrlSignals_T_288) @[Lookup.scala 34:39]
    node ctrlSignals_3 = mux(_ctrlSignals_T_1, UInt<3>("h3"), _ctrlSignals_T_289) @[Lookup.scala 34:39]
    node _ctrlSignals_T_290 = mux(_ctrlSignals_T_97, UInt<4>("hf"), UInt<4>("hf")) @[Lookup.scala 34:39]
    node _ctrlSignals_T_291 = mux(_ctrlSignals_T_95, UInt<4>("hf"), _ctrlSignals_T_290) @[Lookup.scala 34:39]
    node _ctrlSignals_T_292 = mux(_ctrlSignals_T_93, UInt<4>("hf"), _ctrlSignals_T_291) @[Lookup.scala 34:39]
    node _ctrlSignals_T_293 = mux(_ctrlSignals_T_91, UInt<4>("hf"), _ctrlSignals_T_292) @[Lookup.scala 34:39]
    node _ctrlSignals_T_294 = mux(_ctrlSignals_T_89, UInt<4>("hf"), _ctrlSignals_T_293) @[Lookup.scala 34:39]
    node _ctrlSignals_T_295 = mux(_ctrlSignals_T_87, UInt<4>("hf"), _ctrlSignals_T_294) @[Lookup.scala 34:39]
    node _ctrlSignals_T_296 = mux(_ctrlSignals_T_85, UInt<4>("hf"), _ctrlSignals_T_295) @[Lookup.scala 34:39]
    node _ctrlSignals_T_297 = mux(_ctrlSignals_T_83, UInt<4>("ha"), _ctrlSignals_T_296) @[Lookup.scala 34:39]
    node _ctrlSignals_T_298 = mux(_ctrlSignals_T_81, UInt<4>("ha"), _ctrlSignals_T_297) @[Lookup.scala 34:39]
    node _ctrlSignals_T_299 = mux(_ctrlSignals_T_79, UInt<4>("ha"), _ctrlSignals_T_298) @[Lookup.scala 34:39]
    node _ctrlSignals_T_300 = mux(_ctrlSignals_T_77, UInt<4>("hf"), _ctrlSignals_T_299) @[Lookup.scala 34:39]
    node _ctrlSignals_T_301 = mux(_ctrlSignals_T_75, UInt<4>("hf"), _ctrlSignals_T_300) @[Lookup.scala 34:39]
    node _ctrlSignals_T_302 = mux(_ctrlSignals_T_73, UInt<4>("h2"), _ctrlSignals_T_301) @[Lookup.scala 34:39]
    node _ctrlSignals_T_303 = mux(_ctrlSignals_T_71, UInt<4>("h3"), _ctrlSignals_T_302) @[Lookup.scala 34:39]
    node _ctrlSignals_T_304 = mux(_ctrlSignals_T_69, UInt<4>("h9"), _ctrlSignals_T_303) @[Lookup.scala 34:39]
    node _ctrlSignals_T_305 = mux(_ctrlSignals_T_67, UInt<4>("h8"), _ctrlSignals_T_304) @[Lookup.scala 34:39]
    node _ctrlSignals_T_306 = mux(_ctrlSignals_T_65, UInt<4>("h4"), _ctrlSignals_T_305) @[Lookup.scala 34:39]
    node _ctrlSignals_T_307 = mux(_ctrlSignals_T_63, UInt<4>("h7"), _ctrlSignals_T_306) @[Lookup.scala 34:39]
    node _ctrlSignals_T_308 = mux(_ctrlSignals_T_61, UInt<4>("h5"), _ctrlSignals_T_307) @[Lookup.scala 34:39]
    node _ctrlSignals_T_309 = mux(_ctrlSignals_T_59, UInt<4>("h6"), _ctrlSignals_T_308) @[Lookup.scala 34:39]
    node _ctrlSignals_T_310 = mux(_ctrlSignals_T_57, UInt<4>("h1"), _ctrlSignals_T_309) @[Lookup.scala 34:39]
    node _ctrlSignals_T_311 = mux(_ctrlSignals_T_55, UInt<4>("h0"), _ctrlSignals_T_310) @[Lookup.scala 34:39]
    node _ctrlSignals_T_312 = mux(_ctrlSignals_T_53, UInt<4>("h9"), _ctrlSignals_T_311) @[Lookup.scala 34:39]
    node _ctrlSignals_T_313 = mux(_ctrlSignals_T_51, UInt<4>("h8"), _ctrlSignals_T_312) @[Lookup.scala 34:39]
    node _ctrlSignals_T_314 = mux(_ctrlSignals_T_49, UInt<4>("h6"), _ctrlSignals_T_313) @[Lookup.scala 34:39]
    node _ctrlSignals_T_315 = mux(_ctrlSignals_T_47, UInt<4>("h2"), _ctrlSignals_T_314) @[Lookup.scala 34:39]
    node _ctrlSignals_T_316 = mux(_ctrlSignals_T_45, UInt<4>("h3"), _ctrlSignals_T_315) @[Lookup.scala 34:39]
    node _ctrlSignals_T_317 = mux(_ctrlSignals_T_43, UInt<4>("h4"), _ctrlSignals_T_316) @[Lookup.scala 34:39]
    node _ctrlSignals_T_318 = mux(_ctrlSignals_T_41, UInt<4>("h7"), _ctrlSignals_T_317) @[Lookup.scala 34:39]
    node _ctrlSignals_T_319 = mux(_ctrlSignals_T_39, UInt<4>("h5"), _ctrlSignals_T_318) @[Lookup.scala 34:39]
    node _ctrlSignals_T_320 = mux(_ctrlSignals_T_37, UInt<4>("h0"), _ctrlSignals_T_319) @[Lookup.scala 34:39]
    node _ctrlSignals_T_321 = mux(_ctrlSignals_T_35, UInt<4>("h0"), _ctrlSignals_T_320) @[Lookup.scala 34:39]
    node _ctrlSignals_T_322 = mux(_ctrlSignals_T_33, UInt<4>("h0"), _ctrlSignals_T_321) @[Lookup.scala 34:39]
    node _ctrlSignals_T_323 = mux(_ctrlSignals_T_31, UInt<4>("h0"), _ctrlSignals_T_322) @[Lookup.scala 34:39]
    node _ctrlSignals_T_324 = mux(_ctrlSignals_T_29, UInt<4>("h0"), _ctrlSignals_T_323) @[Lookup.scala 34:39]
    node _ctrlSignals_T_325 = mux(_ctrlSignals_T_27, UInt<4>("h0"), _ctrlSignals_T_324) @[Lookup.scala 34:39]
    node _ctrlSignals_T_326 = mux(_ctrlSignals_T_25, UInt<4>("h0"), _ctrlSignals_T_325) @[Lookup.scala 34:39]
    node _ctrlSignals_T_327 = mux(_ctrlSignals_T_23, UInt<4>("h0"), _ctrlSignals_T_326) @[Lookup.scala 34:39]
    node _ctrlSignals_T_328 = mux(_ctrlSignals_T_21, UInt<4>("h0"), _ctrlSignals_T_327) @[Lookup.scala 34:39]
    node _ctrlSignals_T_329 = mux(_ctrlSignals_T_19, UInt<4>("h0"), _ctrlSignals_T_328) @[Lookup.scala 34:39]
    node _ctrlSignals_T_330 = mux(_ctrlSignals_T_17, UInt<4>("h0"), _ctrlSignals_T_329) @[Lookup.scala 34:39]
    node _ctrlSignals_T_331 = mux(_ctrlSignals_T_15, UInt<4>("h0"), _ctrlSignals_T_330) @[Lookup.scala 34:39]
    node _ctrlSignals_T_332 = mux(_ctrlSignals_T_13, UInt<4>("h0"), _ctrlSignals_T_331) @[Lookup.scala 34:39]
    node _ctrlSignals_T_333 = mux(_ctrlSignals_T_11, UInt<4>("h0"), _ctrlSignals_T_332) @[Lookup.scala 34:39]
    node _ctrlSignals_T_334 = mux(_ctrlSignals_T_9, UInt<4>("h0"), _ctrlSignals_T_333) @[Lookup.scala 34:39]
    node _ctrlSignals_T_335 = mux(_ctrlSignals_T_7, UInt<4>("h0"), _ctrlSignals_T_334) @[Lookup.scala 34:39]
    node _ctrlSignals_T_336 = mux(_ctrlSignals_T_5, UInt<4>("h0"), _ctrlSignals_T_335) @[Lookup.scala 34:39]
    node _ctrlSignals_T_337 = mux(_ctrlSignals_T_3, UInt<4>("h0"), _ctrlSignals_T_336) @[Lookup.scala 34:39]
    node ctrlSignals_4 = mux(_ctrlSignals_T_1, UInt<4>("hb"), _ctrlSignals_T_337) @[Lookup.scala 34:39]
    node _ctrlSignals_T_338 = mux(_ctrlSignals_T_97, UInt<3>("h0"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _ctrlSignals_T_339 = mux(_ctrlSignals_T_95, UInt<3>("h0"), _ctrlSignals_T_338) @[Lookup.scala 34:39]
    node _ctrlSignals_T_340 = mux(_ctrlSignals_T_93, UInt<3>("h0"), _ctrlSignals_T_339) @[Lookup.scala 34:39]
    node _ctrlSignals_T_341 = mux(_ctrlSignals_T_91, UInt<3>("h0"), _ctrlSignals_T_340) @[Lookup.scala 34:39]
    node _ctrlSignals_T_342 = mux(_ctrlSignals_T_89, UInt<3>("h0"), _ctrlSignals_T_341) @[Lookup.scala 34:39]
    node _ctrlSignals_T_343 = mux(_ctrlSignals_T_87, UInt<3>("h0"), _ctrlSignals_T_342) @[Lookup.scala 34:39]
    node _ctrlSignals_T_344 = mux(_ctrlSignals_T_85, UInt<3>("h0"), _ctrlSignals_T_343) @[Lookup.scala 34:39]
    node _ctrlSignals_T_345 = mux(_ctrlSignals_T_83, UInt<3>("h0"), _ctrlSignals_T_344) @[Lookup.scala 34:39]
    node _ctrlSignals_T_346 = mux(_ctrlSignals_T_81, UInt<3>("h0"), _ctrlSignals_T_345) @[Lookup.scala 34:39]
    node _ctrlSignals_T_347 = mux(_ctrlSignals_T_79, UInt<3>("h0"), _ctrlSignals_T_346) @[Lookup.scala 34:39]
    node _ctrlSignals_T_348 = mux(_ctrlSignals_T_77, UInt<3>("h0"), _ctrlSignals_T_347) @[Lookup.scala 34:39]
    node _ctrlSignals_T_349 = mux(_ctrlSignals_T_75, UInt<3>("h0"), _ctrlSignals_T_348) @[Lookup.scala 34:39]
    node _ctrlSignals_T_350 = mux(_ctrlSignals_T_73, UInt<3>("h0"), _ctrlSignals_T_349) @[Lookup.scala 34:39]
    node _ctrlSignals_T_351 = mux(_ctrlSignals_T_71, UInt<3>("h0"), _ctrlSignals_T_350) @[Lookup.scala 34:39]
    node _ctrlSignals_T_352 = mux(_ctrlSignals_T_69, UInt<3>("h0"), _ctrlSignals_T_351) @[Lookup.scala 34:39]
    node _ctrlSignals_T_353 = mux(_ctrlSignals_T_67, UInt<3>("h0"), _ctrlSignals_T_352) @[Lookup.scala 34:39]
    node _ctrlSignals_T_354 = mux(_ctrlSignals_T_65, UInt<3>("h0"), _ctrlSignals_T_353) @[Lookup.scala 34:39]
    node _ctrlSignals_T_355 = mux(_ctrlSignals_T_63, UInt<3>("h0"), _ctrlSignals_T_354) @[Lookup.scala 34:39]
    node _ctrlSignals_T_356 = mux(_ctrlSignals_T_61, UInt<3>("h0"), _ctrlSignals_T_355) @[Lookup.scala 34:39]
    node _ctrlSignals_T_357 = mux(_ctrlSignals_T_59, UInt<3>("h0"), _ctrlSignals_T_356) @[Lookup.scala 34:39]
    node _ctrlSignals_T_358 = mux(_ctrlSignals_T_57, UInt<3>("h0"), _ctrlSignals_T_357) @[Lookup.scala 34:39]
    node _ctrlSignals_T_359 = mux(_ctrlSignals_T_55, UInt<3>("h0"), _ctrlSignals_T_358) @[Lookup.scala 34:39]
    node _ctrlSignals_T_360 = mux(_ctrlSignals_T_53, UInt<3>("h0"), _ctrlSignals_T_359) @[Lookup.scala 34:39]
    node _ctrlSignals_T_361 = mux(_ctrlSignals_T_51, UInt<3>("h0"), _ctrlSignals_T_360) @[Lookup.scala 34:39]
    node _ctrlSignals_T_362 = mux(_ctrlSignals_T_49, UInt<3>("h0"), _ctrlSignals_T_361) @[Lookup.scala 34:39]
    node _ctrlSignals_T_363 = mux(_ctrlSignals_T_47, UInt<3>("h0"), _ctrlSignals_T_362) @[Lookup.scala 34:39]
    node _ctrlSignals_T_364 = mux(_ctrlSignals_T_45, UInt<3>("h0"), _ctrlSignals_T_363) @[Lookup.scala 34:39]
    node _ctrlSignals_T_365 = mux(_ctrlSignals_T_43, UInt<3>("h0"), _ctrlSignals_T_364) @[Lookup.scala 34:39]
    node _ctrlSignals_T_366 = mux(_ctrlSignals_T_41, UInt<3>("h0"), _ctrlSignals_T_365) @[Lookup.scala 34:39]
    node _ctrlSignals_T_367 = mux(_ctrlSignals_T_39, UInt<3>("h0"), _ctrlSignals_T_366) @[Lookup.scala 34:39]
    node _ctrlSignals_T_368 = mux(_ctrlSignals_T_37, UInt<3>("h0"), _ctrlSignals_T_367) @[Lookup.scala 34:39]
    node _ctrlSignals_T_369 = mux(_ctrlSignals_T_35, UInt<3>("h0"), _ctrlSignals_T_368) @[Lookup.scala 34:39]
    node _ctrlSignals_T_370 = mux(_ctrlSignals_T_33, UInt<3>("h0"), _ctrlSignals_T_369) @[Lookup.scala 34:39]
    node _ctrlSignals_T_371 = mux(_ctrlSignals_T_31, UInt<3>("h0"), _ctrlSignals_T_370) @[Lookup.scala 34:39]
    node _ctrlSignals_T_372 = mux(_ctrlSignals_T_29, UInt<3>("h0"), _ctrlSignals_T_371) @[Lookup.scala 34:39]
    node _ctrlSignals_T_373 = mux(_ctrlSignals_T_27, UInt<3>("h0"), _ctrlSignals_T_372) @[Lookup.scala 34:39]
    node _ctrlSignals_T_374 = mux(_ctrlSignals_T_25, UInt<3>("h0"), _ctrlSignals_T_373) @[Lookup.scala 34:39]
    node _ctrlSignals_T_375 = mux(_ctrlSignals_T_23, UInt<3>("h0"), _ctrlSignals_T_374) @[Lookup.scala 34:39]
    node _ctrlSignals_T_376 = mux(_ctrlSignals_T_21, UInt<3>("h0"), _ctrlSignals_T_375) @[Lookup.scala 34:39]
    node _ctrlSignals_T_377 = mux(_ctrlSignals_T_19, UInt<3>("h4"), _ctrlSignals_T_376) @[Lookup.scala 34:39]
    node _ctrlSignals_T_378 = mux(_ctrlSignals_T_17, UInt<3>("h1"), _ctrlSignals_T_377) @[Lookup.scala 34:39]
    node _ctrlSignals_T_379 = mux(_ctrlSignals_T_15, UInt<3>("h5"), _ctrlSignals_T_378) @[Lookup.scala 34:39]
    node _ctrlSignals_T_380 = mux(_ctrlSignals_T_13, UInt<3>("h2"), _ctrlSignals_T_379) @[Lookup.scala 34:39]
    node _ctrlSignals_T_381 = mux(_ctrlSignals_T_11, UInt<3>("h6"), _ctrlSignals_T_380) @[Lookup.scala 34:39]
    node _ctrlSignals_T_382 = mux(_ctrlSignals_T_9, UInt<3>("h3"), _ctrlSignals_T_381) @[Lookup.scala 34:39]
    node _ctrlSignals_T_383 = mux(_ctrlSignals_T_7, UInt<3>("h0"), _ctrlSignals_T_382) @[Lookup.scala 34:39]
    node _ctrlSignals_T_384 = mux(_ctrlSignals_T_5, UInt<3>("h0"), _ctrlSignals_T_383) @[Lookup.scala 34:39]
    node _ctrlSignals_T_385 = mux(_ctrlSignals_T_3, UInt<3>("h0"), _ctrlSignals_T_384) @[Lookup.scala 34:39]
    node ctrlSignals_5 = mux(_ctrlSignals_T_1, UInt<3>("h0"), _ctrlSignals_T_385) @[Lookup.scala 34:39]
    node _ctrlSignals_T_386 = mux(_ctrlSignals_T_97, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _ctrlSignals_T_387 = mux(_ctrlSignals_T_95, UInt<1>("h1"), _ctrlSignals_T_386) @[Lookup.scala 34:39]
    node _ctrlSignals_T_388 = mux(_ctrlSignals_T_93, UInt<1>("h0"), _ctrlSignals_T_387) @[Lookup.scala 34:39]
    node _ctrlSignals_T_389 = mux(_ctrlSignals_T_91, UInt<1>("h0"), _ctrlSignals_T_388) @[Lookup.scala 34:39]
    node _ctrlSignals_T_390 = mux(_ctrlSignals_T_89, UInt<1>("h1"), _ctrlSignals_T_389) @[Lookup.scala 34:39]
    node _ctrlSignals_T_391 = mux(_ctrlSignals_T_87, UInt<1>("h1"), _ctrlSignals_T_390) @[Lookup.scala 34:39]
    node _ctrlSignals_T_392 = mux(_ctrlSignals_T_85, UInt<1>("h1"), _ctrlSignals_T_391) @[Lookup.scala 34:39]
    node _ctrlSignals_T_393 = mux(_ctrlSignals_T_83, UInt<1>("h1"), _ctrlSignals_T_392) @[Lookup.scala 34:39]
    node _ctrlSignals_T_394 = mux(_ctrlSignals_T_81, UInt<1>("h1"), _ctrlSignals_T_393) @[Lookup.scala 34:39]
    node _ctrlSignals_T_395 = mux(_ctrlSignals_T_79, UInt<1>("h1"), _ctrlSignals_T_394) @[Lookup.scala 34:39]
    node _ctrlSignals_T_396 = mux(_ctrlSignals_T_77, UInt<1>("h1"), _ctrlSignals_T_395) @[Lookup.scala 34:39]
    node _ctrlSignals_T_397 = mux(_ctrlSignals_T_75, UInt<1>("h0"), _ctrlSignals_T_396) @[Lookup.scala 34:39]
    node _ctrlSignals_T_398 = mux(_ctrlSignals_T_73, UInt<1>("h0"), _ctrlSignals_T_397) @[Lookup.scala 34:39]
    node _ctrlSignals_T_399 = mux(_ctrlSignals_T_71, UInt<1>("h0"), _ctrlSignals_T_398) @[Lookup.scala 34:39]
    node _ctrlSignals_T_400 = mux(_ctrlSignals_T_69, UInt<1>("h0"), _ctrlSignals_T_399) @[Lookup.scala 34:39]
    node _ctrlSignals_T_401 = mux(_ctrlSignals_T_67, UInt<1>("h0"), _ctrlSignals_T_400) @[Lookup.scala 34:39]
    node _ctrlSignals_T_402 = mux(_ctrlSignals_T_65, UInt<1>("h0"), _ctrlSignals_T_401) @[Lookup.scala 34:39]
    node _ctrlSignals_T_403 = mux(_ctrlSignals_T_63, UInt<1>("h0"), _ctrlSignals_T_402) @[Lookup.scala 34:39]
    node _ctrlSignals_T_404 = mux(_ctrlSignals_T_61, UInt<1>("h0"), _ctrlSignals_T_403) @[Lookup.scala 34:39]
    node _ctrlSignals_T_405 = mux(_ctrlSignals_T_59, UInt<1>("h0"), _ctrlSignals_T_404) @[Lookup.scala 34:39]
    node _ctrlSignals_T_406 = mux(_ctrlSignals_T_57, UInt<1>("h0"), _ctrlSignals_T_405) @[Lookup.scala 34:39]
    node _ctrlSignals_T_407 = mux(_ctrlSignals_T_55, UInt<1>("h0"), _ctrlSignals_T_406) @[Lookup.scala 34:39]
    node _ctrlSignals_T_408 = mux(_ctrlSignals_T_53, UInt<1>("h0"), _ctrlSignals_T_407) @[Lookup.scala 34:39]
    node _ctrlSignals_T_409 = mux(_ctrlSignals_T_51, UInt<1>("h0"), _ctrlSignals_T_408) @[Lookup.scala 34:39]
    node _ctrlSignals_T_410 = mux(_ctrlSignals_T_49, UInt<1>("h0"), _ctrlSignals_T_409) @[Lookup.scala 34:39]
    node _ctrlSignals_T_411 = mux(_ctrlSignals_T_47, UInt<1>("h0"), _ctrlSignals_T_410) @[Lookup.scala 34:39]
    node _ctrlSignals_T_412 = mux(_ctrlSignals_T_45, UInt<1>("h0"), _ctrlSignals_T_411) @[Lookup.scala 34:39]
    node _ctrlSignals_T_413 = mux(_ctrlSignals_T_43, UInt<1>("h0"), _ctrlSignals_T_412) @[Lookup.scala 34:39]
    node _ctrlSignals_T_414 = mux(_ctrlSignals_T_41, UInt<1>("h0"), _ctrlSignals_T_413) @[Lookup.scala 34:39]
    node _ctrlSignals_T_415 = mux(_ctrlSignals_T_39, UInt<1>("h0"), _ctrlSignals_T_414) @[Lookup.scala 34:39]
    node _ctrlSignals_T_416 = mux(_ctrlSignals_T_37, UInt<1>("h0"), _ctrlSignals_T_415) @[Lookup.scala 34:39]
    node _ctrlSignals_T_417 = mux(_ctrlSignals_T_35, UInt<1>("h0"), _ctrlSignals_T_416) @[Lookup.scala 34:39]
    node _ctrlSignals_T_418 = mux(_ctrlSignals_T_33, UInt<1>("h0"), _ctrlSignals_T_417) @[Lookup.scala 34:39]
    node _ctrlSignals_T_419 = mux(_ctrlSignals_T_31, UInt<1>("h0"), _ctrlSignals_T_418) @[Lookup.scala 34:39]
    node _ctrlSignals_T_420 = mux(_ctrlSignals_T_29, UInt<1>("h1"), _ctrlSignals_T_419) @[Lookup.scala 34:39]
    node _ctrlSignals_T_421 = mux(_ctrlSignals_T_27, UInt<1>("h1"), _ctrlSignals_T_420) @[Lookup.scala 34:39]
    node _ctrlSignals_T_422 = mux(_ctrlSignals_T_25, UInt<1>("h1"), _ctrlSignals_T_421) @[Lookup.scala 34:39]
    node _ctrlSignals_T_423 = mux(_ctrlSignals_T_23, UInt<1>("h1"), _ctrlSignals_T_422) @[Lookup.scala 34:39]
    node _ctrlSignals_T_424 = mux(_ctrlSignals_T_21, UInt<1>("h1"), _ctrlSignals_T_423) @[Lookup.scala 34:39]
    node _ctrlSignals_T_425 = mux(_ctrlSignals_T_19, UInt<1>("h0"), _ctrlSignals_T_424) @[Lookup.scala 34:39]
    node _ctrlSignals_T_426 = mux(_ctrlSignals_T_17, UInt<1>("h0"), _ctrlSignals_T_425) @[Lookup.scala 34:39]
    node _ctrlSignals_T_427 = mux(_ctrlSignals_T_15, UInt<1>("h0"), _ctrlSignals_T_426) @[Lookup.scala 34:39]
    node _ctrlSignals_T_428 = mux(_ctrlSignals_T_13, UInt<1>("h0"), _ctrlSignals_T_427) @[Lookup.scala 34:39]
    node _ctrlSignals_T_429 = mux(_ctrlSignals_T_11, UInt<1>("h0"), _ctrlSignals_T_428) @[Lookup.scala 34:39]
    node _ctrlSignals_T_430 = mux(_ctrlSignals_T_9, UInt<1>("h0"), _ctrlSignals_T_429) @[Lookup.scala 34:39]
    node _ctrlSignals_T_431 = mux(_ctrlSignals_T_7, UInt<1>("h1"), _ctrlSignals_T_430) @[Lookup.scala 34:39]
    node _ctrlSignals_T_432 = mux(_ctrlSignals_T_5, UInt<1>("h1"), _ctrlSignals_T_431) @[Lookup.scala 34:39]
    node _ctrlSignals_T_433 = mux(_ctrlSignals_T_3, UInt<1>("h0"), _ctrlSignals_T_432) @[Lookup.scala 34:39]
    node ctrlSignals_6 = mux(_ctrlSignals_T_1, UInt<1>("h0"), _ctrlSignals_T_433) @[Lookup.scala 34:39]
    node _ctrlSignals_T_434 = mux(_ctrlSignals_T_97, UInt<2>("h0"), UInt<2>("h0")) @[Lookup.scala 34:39]
    node _ctrlSignals_T_435 = mux(_ctrlSignals_T_95, UInt<2>("h0"), _ctrlSignals_T_434) @[Lookup.scala 34:39]
    node _ctrlSignals_T_436 = mux(_ctrlSignals_T_93, UInt<2>("h0"), _ctrlSignals_T_435) @[Lookup.scala 34:39]
    node _ctrlSignals_T_437 = mux(_ctrlSignals_T_91, UInt<2>("h0"), _ctrlSignals_T_436) @[Lookup.scala 34:39]
    node _ctrlSignals_T_438 = mux(_ctrlSignals_T_89, UInt<2>("h0"), _ctrlSignals_T_437) @[Lookup.scala 34:39]
    node _ctrlSignals_T_439 = mux(_ctrlSignals_T_87, UInt<2>("h0"), _ctrlSignals_T_438) @[Lookup.scala 34:39]
    node _ctrlSignals_T_440 = mux(_ctrlSignals_T_85, UInt<2>("h0"), _ctrlSignals_T_439) @[Lookup.scala 34:39]
    node _ctrlSignals_T_441 = mux(_ctrlSignals_T_83, UInt<2>("h0"), _ctrlSignals_T_440) @[Lookup.scala 34:39]
    node _ctrlSignals_T_442 = mux(_ctrlSignals_T_81, UInt<2>("h0"), _ctrlSignals_T_441) @[Lookup.scala 34:39]
    node _ctrlSignals_T_443 = mux(_ctrlSignals_T_79, UInt<2>("h0"), _ctrlSignals_T_442) @[Lookup.scala 34:39]
    node _ctrlSignals_T_444 = mux(_ctrlSignals_T_77, UInt<2>("h0"), _ctrlSignals_T_443) @[Lookup.scala 34:39]
    node _ctrlSignals_T_445 = mux(_ctrlSignals_T_75, UInt<2>("h0"), _ctrlSignals_T_444) @[Lookup.scala 34:39]
    node _ctrlSignals_T_446 = mux(_ctrlSignals_T_73, UInt<2>("h0"), _ctrlSignals_T_445) @[Lookup.scala 34:39]
    node _ctrlSignals_T_447 = mux(_ctrlSignals_T_71, UInt<2>("h0"), _ctrlSignals_T_446) @[Lookup.scala 34:39]
    node _ctrlSignals_T_448 = mux(_ctrlSignals_T_69, UInt<2>("h0"), _ctrlSignals_T_447) @[Lookup.scala 34:39]
    node _ctrlSignals_T_449 = mux(_ctrlSignals_T_67, UInt<2>("h0"), _ctrlSignals_T_448) @[Lookup.scala 34:39]
    node _ctrlSignals_T_450 = mux(_ctrlSignals_T_65, UInt<2>("h0"), _ctrlSignals_T_449) @[Lookup.scala 34:39]
    node _ctrlSignals_T_451 = mux(_ctrlSignals_T_63, UInt<2>("h0"), _ctrlSignals_T_450) @[Lookup.scala 34:39]
    node _ctrlSignals_T_452 = mux(_ctrlSignals_T_61, UInt<2>("h0"), _ctrlSignals_T_451) @[Lookup.scala 34:39]
    node _ctrlSignals_T_453 = mux(_ctrlSignals_T_59, UInt<2>("h0"), _ctrlSignals_T_452) @[Lookup.scala 34:39]
    node _ctrlSignals_T_454 = mux(_ctrlSignals_T_57, UInt<2>("h0"), _ctrlSignals_T_453) @[Lookup.scala 34:39]
    node _ctrlSignals_T_455 = mux(_ctrlSignals_T_55, UInt<2>("h0"), _ctrlSignals_T_454) @[Lookup.scala 34:39]
    node _ctrlSignals_T_456 = mux(_ctrlSignals_T_53, UInt<2>("h0"), _ctrlSignals_T_455) @[Lookup.scala 34:39]
    node _ctrlSignals_T_457 = mux(_ctrlSignals_T_51, UInt<2>("h0"), _ctrlSignals_T_456) @[Lookup.scala 34:39]
    node _ctrlSignals_T_458 = mux(_ctrlSignals_T_49, UInt<2>("h0"), _ctrlSignals_T_457) @[Lookup.scala 34:39]
    node _ctrlSignals_T_459 = mux(_ctrlSignals_T_47, UInt<2>("h0"), _ctrlSignals_T_458) @[Lookup.scala 34:39]
    node _ctrlSignals_T_460 = mux(_ctrlSignals_T_45, UInt<2>("h0"), _ctrlSignals_T_459) @[Lookup.scala 34:39]
    node _ctrlSignals_T_461 = mux(_ctrlSignals_T_43, UInt<2>("h0"), _ctrlSignals_T_460) @[Lookup.scala 34:39]
    node _ctrlSignals_T_462 = mux(_ctrlSignals_T_41, UInt<2>("h0"), _ctrlSignals_T_461) @[Lookup.scala 34:39]
    node _ctrlSignals_T_463 = mux(_ctrlSignals_T_39, UInt<2>("h0"), _ctrlSignals_T_462) @[Lookup.scala 34:39]
    node _ctrlSignals_T_464 = mux(_ctrlSignals_T_37, UInt<2>("h0"), _ctrlSignals_T_463) @[Lookup.scala 34:39]
    node _ctrlSignals_T_465 = mux(_ctrlSignals_T_35, UInt<2>("h1"), _ctrlSignals_T_464) @[Lookup.scala 34:39]
    node _ctrlSignals_T_466 = mux(_ctrlSignals_T_33, UInt<2>("h2"), _ctrlSignals_T_465) @[Lookup.scala 34:39]
    node _ctrlSignals_T_467 = mux(_ctrlSignals_T_31, UInt<2>("h3"), _ctrlSignals_T_466) @[Lookup.scala 34:39]
    node _ctrlSignals_T_468 = mux(_ctrlSignals_T_29, UInt<2>("h0"), _ctrlSignals_T_467) @[Lookup.scala 34:39]
    node _ctrlSignals_T_469 = mux(_ctrlSignals_T_27, UInt<2>("h0"), _ctrlSignals_T_468) @[Lookup.scala 34:39]
    node _ctrlSignals_T_470 = mux(_ctrlSignals_T_25, UInt<2>("h0"), _ctrlSignals_T_469) @[Lookup.scala 34:39]
    node _ctrlSignals_T_471 = mux(_ctrlSignals_T_23, UInt<2>("h0"), _ctrlSignals_T_470) @[Lookup.scala 34:39]
    node _ctrlSignals_T_472 = mux(_ctrlSignals_T_21, UInt<2>("h0"), _ctrlSignals_T_471) @[Lookup.scala 34:39]
    node _ctrlSignals_T_473 = mux(_ctrlSignals_T_19, UInt<2>("h0"), _ctrlSignals_T_472) @[Lookup.scala 34:39]
    node _ctrlSignals_T_474 = mux(_ctrlSignals_T_17, UInt<2>("h0"), _ctrlSignals_T_473) @[Lookup.scala 34:39]
    node _ctrlSignals_T_475 = mux(_ctrlSignals_T_15, UInt<2>("h0"), _ctrlSignals_T_474) @[Lookup.scala 34:39]
    node _ctrlSignals_T_476 = mux(_ctrlSignals_T_13, UInt<2>("h0"), _ctrlSignals_T_475) @[Lookup.scala 34:39]
    node _ctrlSignals_T_477 = mux(_ctrlSignals_T_11, UInt<2>("h0"), _ctrlSignals_T_476) @[Lookup.scala 34:39]
    node _ctrlSignals_T_478 = mux(_ctrlSignals_T_9, UInt<2>("h0"), _ctrlSignals_T_477) @[Lookup.scala 34:39]
    node _ctrlSignals_T_479 = mux(_ctrlSignals_T_7, UInt<2>("h0"), _ctrlSignals_T_478) @[Lookup.scala 34:39]
    node _ctrlSignals_T_480 = mux(_ctrlSignals_T_5, UInt<2>("h0"), _ctrlSignals_T_479) @[Lookup.scala 34:39]
    node _ctrlSignals_T_481 = mux(_ctrlSignals_T_3, UInt<2>("h0"), _ctrlSignals_T_480) @[Lookup.scala 34:39]
    node ctrlSignals_7 = mux(_ctrlSignals_T_1, UInt<2>("h0"), _ctrlSignals_T_481) @[Lookup.scala 34:39]
    node _ctrlSignals_T_482 = mux(_ctrlSignals_T_97, UInt<3>("h0"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _ctrlSignals_T_483 = mux(_ctrlSignals_T_95, UInt<3>("h0"), _ctrlSignals_T_482) @[Lookup.scala 34:39]
    node _ctrlSignals_T_484 = mux(_ctrlSignals_T_93, UInt<3>("h0"), _ctrlSignals_T_483) @[Lookup.scala 34:39]
    node _ctrlSignals_T_485 = mux(_ctrlSignals_T_91, UInt<3>("h0"), _ctrlSignals_T_484) @[Lookup.scala 34:39]
    node _ctrlSignals_T_486 = mux(_ctrlSignals_T_89, UInt<3>("h0"), _ctrlSignals_T_485) @[Lookup.scala 34:39]
    node _ctrlSignals_T_487 = mux(_ctrlSignals_T_87, UInt<3>("h0"), _ctrlSignals_T_486) @[Lookup.scala 34:39]
    node _ctrlSignals_T_488 = mux(_ctrlSignals_T_85, UInt<3>("h0"), _ctrlSignals_T_487) @[Lookup.scala 34:39]
    node _ctrlSignals_T_489 = mux(_ctrlSignals_T_83, UInt<3>("h0"), _ctrlSignals_T_488) @[Lookup.scala 34:39]
    node _ctrlSignals_T_490 = mux(_ctrlSignals_T_81, UInt<3>("h0"), _ctrlSignals_T_489) @[Lookup.scala 34:39]
    node _ctrlSignals_T_491 = mux(_ctrlSignals_T_79, UInt<3>("h0"), _ctrlSignals_T_490) @[Lookup.scala 34:39]
    node _ctrlSignals_T_492 = mux(_ctrlSignals_T_77, UInt<3>("h0"), _ctrlSignals_T_491) @[Lookup.scala 34:39]
    node _ctrlSignals_T_493 = mux(_ctrlSignals_T_75, UInt<3>("h0"), _ctrlSignals_T_492) @[Lookup.scala 34:39]
    node _ctrlSignals_T_494 = mux(_ctrlSignals_T_73, UInt<3>("h0"), _ctrlSignals_T_493) @[Lookup.scala 34:39]
    node _ctrlSignals_T_495 = mux(_ctrlSignals_T_71, UInt<3>("h0"), _ctrlSignals_T_494) @[Lookup.scala 34:39]
    node _ctrlSignals_T_496 = mux(_ctrlSignals_T_69, UInt<3>("h0"), _ctrlSignals_T_495) @[Lookup.scala 34:39]
    node _ctrlSignals_T_497 = mux(_ctrlSignals_T_67, UInt<3>("h0"), _ctrlSignals_T_496) @[Lookup.scala 34:39]
    node _ctrlSignals_T_498 = mux(_ctrlSignals_T_65, UInt<3>("h0"), _ctrlSignals_T_497) @[Lookup.scala 34:39]
    node _ctrlSignals_T_499 = mux(_ctrlSignals_T_63, UInt<3>("h0"), _ctrlSignals_T_498) @[Lookup.scala 34:39]
    node _ctrlSignals_T_500 = mux(_ctrlSignals_T_61, UInt<3>("h0"), _ctrlSignals_T_499) @[Lookup.scala 34:39]
    node _ctrlSignals_T_501 = mux(_ctrlSignals_T_59, UInt<3>("h0"), _ctrlSignals_T_500) @[Lookup.scala 34:39]
    node _ctrlSignals_T_502 = mux(_ctrlSignals_T_57, UInt<3>("h0"), _ctrlSignals_T_501) @[Lookup.scala 34:39]
    node _ctrlSignals_T_503 = mux(_ctrlSignals_T_55, UInt<3>("h0"), _ctrlSignals_T_502) @[Lookup.scala 34:39]
    node _ctrlSignals_T_504 = mux(_ctrlSignals_T_53, UInt<3>("h0"), _ctrlSignals_T_503) @[Lookup.scala 34:39]
    node _ctrlSignals_T_505 = mux(_ctrlSignals_T_51, UInt<3>("h0"), _ctrlSignals_T_504) @[Lookup.scala 34:39]
    node _ctrlSignals_T_506 = mux(_ctrlSignals_T_49, UInt<3>("h0"), _ctrlSignals_T_505) @[Lookup.scala 34:39]
    node _ctrlSignals_T_507 = mux(_ctrlSignals_T_47, UInt<3>("h0"), _ctrlSignals_T_506) @[Lookup.scala 34:39]
    node _ctrlSignals_T_508 = mux(_ctrlSignals_T_45, UInt<3>("h0"), _ctrlSignals_T_507) @[Lookup.scala 34:39]
    node _ctrlSignals_T_509 = mux(_ctrlSignals_T_43, UInt<3>("h0"), _ctrlSignals_T_508) @[Lookup.scala 34:39]
    node _ctrlSignals_T_510 = mux(_ctrlSignals_T_41, UInt<3>("h0"), _ctrlSignals_T_509) @[Lookup.scala 34:39]
    node _ctrlSignals_T_511 = mux(_ctrlSignals_T_39, UInt<3>("h0"), _ctrlSignals_T_510) @[Lookup.scala 34:39]
    node _ctrlSignals_T_512 = mux(_ctrlSignals_T_37, UInt<3>("h0"), _ctrlSignals_T_511) @[Lookup.scala 34:39]
    node _ctrlSignals_T_513 = mux(_ctrlSignals_T_35, UInt<3>("h0"), _ctrlSignals_T_512) @[Lookup.scala 34:39]
    node _ctrlSignals_T_514 = mux(_ctrlSignals_T_33, UInt<3>("h0"), _ctrlSignals_T_513) @[Lookup.scala 34:39]
    node _ctrlSignals_T_515 = mux(_ctrlSignals_T_31, UInt<3>("h0"), _ctrlSignals_T_514) @[Lookup.scala 34:39]
    node _ctrlSignals_T_516 = mux(_ctrlSignals_T_29, UInt<3>("h4"), _ctrlSignals_T_515) @[Lookup.scala 34:39]
    node _ctrlSignals_T_517 = mux(_ctrlSignals_T_27, UInt<3>("h5"), _ctrlSignals_T_516) @[Lookup.scala 34:39]
    node _ctrlSignals_T_518 = mux(_ctrlSignals_T_25, UInt<3>("h1"), _ctrlSignals_T_517) @[Lookup.scala 34:39]
    node _ctrlSignals_T_519 = mux(_ctrlSignals_T_23, UInt<3>("h2"), _ctrlSignals_T_518) @[Lookup.scala 34:39]
    node _ctrlSignals_T_520 = mux(_ctrlSignals_T_21, UInt<3>("h3"), _ctrlSignals_T_519) @[Lookup.scala 34:39]
    node _ctrlSignals_T_521 = mux(_ctrlSignals_T_19, UInt<3>("h0"), _ctrlSignals_T_520) @[Lookup.scala 34:39]
    node _ctrlSignals_T_522 = mux(_ctrlSignals_T_17, UInt<3>("h0"), _ctrlSignals_T_521) @[Lookup.scala 34:39]
    node _ctrlSignals_T_523 = mux(_ctrlSignals_T_15, UInt<3>("h0"), _ctrlSignals_T_522) @[Lookup.scala 34:39]
    node _ctrlSignals_T_524 = mux(_ctrlSignals_T_13, UInt<3>("h0"), _ctrlSignals_T_523) @[Lookup.scala 34:39]
    node _ctrlSignals_T_525 = mux(_ctrlSignals_T_11, UInt<3>("h0"), _ctrlSignals_T_524) @[Lookup.scala 34:39]
    node _ctrlSignals_T_526 = mux(_ctrlSignals_T_9, UInt<3>("h0"), _ctrlSignals_T_525) @[Lookup.scala 34:39]
    node _ctrlSignals_T_527 = mux(_ctrlSignals_T_7, UInt<3>("h0"), _ctrlSignals_T_526) @[Lookup.scala 34:39]
    node _ctrlSignals_T_528 = mux(_ctrlSignals_T_5, UInt<3>("h0"), _ctrlSignals_T_527) @[Lookup.scala 34:39]
    node _ctrlSignals_T_529 = mux(_ctrlSignals_T_3, UInt<3>("h0"), _ctrlSignals_T_528) @[Lookup.scala 34:39]
    node ctrlSignals_8 = mux(_ctrlSignals_T_1, UInt<3>("h0"), _ctrlSignals_T_529) @[Lookup.scala 34:39]
    node _ctrlSignals_T_530 = mux(_ctrlSignals_T_97, UInt<2>("h0"), UInt<2>("h0")) @[Lookup.scala 34:39]
    node _ctrlSignals_T_531 = mux(_ctrlSignals_T_95, UInt<2>("h3"), _ctrlSignals_T_530) @[Lookup.scala 34:39]
    node _ctrlSignals_T_532 = mux(_ctrlSignals_T_93, UInt<2>("h3"), _ctrlSignals_T_531) @[Lookup.scala 34:39]
    node _ctrlSignals_T_533 = mux(_ctrlSignals_T_91, UInt<2>("h3"), _ctrlSignals_T_532) @[Lookup.scala 34:39]
    node _ctrlSignals_T_534 = mux(_ctrlSignals_T_89, UInt<2>("h3"), _ctrlSignals_T_533) @[Lookup.scala 34:39]
    node _ctrlSignals_T_535 = mux(_ctrlSignals_T_87, UInt<2>("h3"), _ctrlSignals_T_534) @[Lookup.scala 34:39]
    node _ctrlSignals_T_536 = mux(_ctrlSignals_T_85, UInt<2>("h3"), _ctrlSignals_T_535) @[Lookup.scala 34:39]
    node _ctrlSignals_T_537 = mux(_ctrlSignals_T_83, UInt<2>("h3"), _ctrlSignals_T_536) @[Lookup.scala 34:39]
    node _ctrlSignals_T_538 = mux(_ctrlSignals_T_81, UInt<2>("h3"), _ctrlSignals_T_537) @[Lookup.scala 34:39]
    node _ctrlSignals_T_539 = mux(_ctrlSignals_T_79, UInt<2>("h3"), _ctrlSignals_T_538) @[Lookup.scala 34:39]
    node _ctrlSignals_T_540 = mux(_ctrlSignals_T_77, UInt<2>("h0"), _ctrlSignals_T_539) @[Lookup.scala 34:39]
    node _ctrlSignals_T_541 = mux(_ctrlSignals_T_75, UInt<2>("h0"), _ctrlSignals_T_540) @[Lookup.scala 34:39]
    node _ctrlSignals_T_542 = mux(_ctrlSignals_T_73, UInt<2>("h0"), _ctrlSignals_T_541) @[Lookup.scala 34:39]
    node _ctrlSignals_T_543 = mux(_ctrlSignals_T_71, UInt<2>("h0"), _ctrlSignals_T_542) @[Lookup.scala 34:39]
    node _ctrlSignals_T_544 = mux(_ctrlSignals_T_69, UInt<2>("h0"), _ctrlSignals_T_543) @[Lookup.scala 34:39]
    node _ctrlSignals_T_545 = mux(_ctrlSignals_T_67, UInt<2>("h0"), _ctrlSignals_T_544) @[Lookup.scala 34:39]
    node _ctrlSignals_T_546 = mux(_ctrlSignals_T_65, UInt<2>("h0"), _ctrlSignals_T_545) @[Lookup.scala 34:39]
    node _ctrlSignals_T_547 = mux(_ctrlSignals_T_63, UInt<2>("h0"), _ctrlSignals_T_546) @[Lookup.scala 34:39]
    node _ctrlSignals_T_548 = mux(_ctrlSignals_T_61, UInt<2>("h0"), _ctrlSignals_T_547) @[Lookup.scala 34:39]
    node _ctrlSignals_T_549 = mux(_ctrlSignals_T_59, UInt<2>("h0"), _ctrlSignals_T_548) @[Lookup.scala 34:39]
    node _ctrlSignals_T_550 = mux(_ctrlSignals_T_57, UInt<2>("h0"), _ctrlSignals_T_549) @[Lookup.scala 34:39]
    node _ctrlSignals_T_551 = mux(_ctrlSignals_T_55, UInt<2>("h0"), _ctrlSignals_T_550) @[Lookup.scala 34:39]
    node _ctrlSignals_T_552 = mux(_ctrlSignals_T_53, UInt<2>("h0"), _ctrlSignals_T_551) @[Lookup.scala 34:39]
    node _ctrlSignals_T_553 = mux(_ctrlSignals_T_51, UInt<2>("h0"), _ctrlSignals_T_552) @[Lookup.scala 34:39]
    node _ctrlSignals_T_554 = mux(_ctrlSignals_T_49, UInt<2>("h0"), _ctrlSignals_T_553) @[Lookup.scala 34:39]
    node _ctrlSignals_T_555 = mux(_ctrlSignals_T_47, UInt<2>("h0"), _ctrlSignals_T_554) @[Lookup.scala 34:39]
    node _ctrlSignals_T_556 = mux(_ctrlSignals_T_45, UInt<2>("h0"), _ctrlSignals_T_555) @[Lookup.scala 34:39]
    node _ctrlSignals_T_557 = mux(_ctrlSignals_T_43, UInt<2>("h0"), _ctrlSignals_T_556) @[Lookup.scala 34:39]
    node _ctrlSignals_T_558 = mux(_ctrlSignals_T_41, UInt<2>("h0"), _ctrlSignals_T_557) @[Lookup.scala 34:39]
    node _ctrlSignals_T_559 = mux(_ctrlSignals_T_39, UInt<2>("h0"), _ctrlSignals_T_558) @[Lookup.scala 34:39]
    node _ctrlSignals_T_560 = mux(_ctrlSignals_T_37, UInt<2>("h0"), _ctrlSignals_T_559) @[Lookup.scala 34:39]
    node _ctrlSignals_T_561 = mux(_ctrlSignals_T_35, UInt<2>("h0"), _ctrlSignals_T_560) @[Lookup.scala 34:39]
    node _ctrlSignals_T_562 = mux(_ctrlSignals_T_33, UInt<2>("h0"), _ctrlSignals_T_561) @[Lookup.scala 34:39]
    node _ctrlSignals_T_563 = mux(_ctrlSignals_T_31, UInt<2>("h0"), _ctrlSignals_T_562) @[Lookup.scala 34:39]
    node _ctrlSignals_T_564 = mux(_ctrlSignals_T_29, UInt<2>("h1"), _ctrlSignals_T_563) @[Lookup.scala 34:39]
    node _ctrlSignals_T_565 = mux(_ctrlSignals_T_27, UInt<2>("h1"), _ctrlSignals_T_564) @[Lookup.scala 34:39]
    node _ctrlSignals_T_566 = mux(_ctrlSignals_T_25, UInt<2>("h1"), _ctrlSignals_T_565) @[Lookup.scala 34:39]
    node _ctrlSignals_T_567 = mux(_ctrlSignals_T_23, UInt<2>("h1"), _ctrlSignals_T_566) @[Lookup.scala 34:39]
    node _ctrlSignals_T_568 = mux(_ctrlSignals_T_21, UInt<2>("h1"), _ctrlSignals_T_567) @[Lookup.scala 34:39]
    node _ctrlSignals_T_569 = mux(_ctrlSignals_T_19, UInt<2>("h0"), _ctrlSignals_T_568) @[Lookup.scala 34:39]
    node _ctrlSignals_T_570 = mux(_ctrlSignals_T_17, UInt<2>("h0"), _ctrlSignals_T_569) @[Lookup.scala 34:39]
    node _ctrlSignals_T_571 = mux(_ctrlSignals_T_15, UInt<2>("h0"), _ctrlSignals_T_570) @[Lookup.scala 34:39]
    node _ctrlSignals_T_572 = mux(_ctrlSignals_T_13, UInt<2>("h0"), _ctrlSignals_T_571) @[Lookup.scala 34:39]
    node _ctrlSignals_T_573 = mux(_ctrlSignals_T_11, UInt<2>("h0"), _ctrlSignals_T_572) @[Lookup.scala 34:39]
    node _ctrlSignals_T_574 = mux(_ctrlSignals_T_9, UInt<2>("h0"), _ctrlSignals_T_573) @[Lookup.scala 34:39]
    node _ctrlSignals_T_575 = mux(_ctrlSignals_T_7, UInt<2>("h2"), _ctrlSignals_T_574) @[Lookup.scala 34:39]
    node _ctrlSignals_T_576 = mux(_ctrlSignals_T_5, UInt<2>("h2"), _ctrlSignals_T_575) @[Lookup.scala 34:39]
    node _ctrlSignals_T_577 = mux(_ctrlSignals_T_3, UInt<2>("h0"), _ctrlSignals_T_576) @[Lookup.scala 34:39]
    node ctrlSignals_9 = mux(_ctrlSignals_T_1, UInt<2>("h0"), _ctrlSignals_T_577) @[Lookup.scala 34:39]
    node _ctrlSignals_T_578 = mux(_ctrlSignals_T_97, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _ctrlSignals_T_579 = mux(_ctrlSignals_T_95, UInt<1>("h0"), _ctrlSignals_T_578) @[Lookup.scala 34:39]
    node _ctrlSignals_T_580 = mux(_ctrlSignals_T_93, UInt<1>("h0"), _ctrlSignals_T_579) @[Lookup.scala 34:39]
    node _ctrlSignals_T_581 = mux(_ctrlSignals_T_91, UInt<1>("h0"), _ctrlSignals_T_580) @[Lookup.scala 34:39]
    node _ctrlSignals_T_582 = mux(_ctrlSignals_T_89, UInt<1>("h1"), _ctrlSignals_T_581) @[Lookup.scala 34:39]
    node _ctrlSignals_T_583 = mux(_ctrlSignals_T_87, UInt<1>("h1"), _ctrlSignals_T_582) @[Lookup.scala 34:39]
    node _ctrlSignals_T_584 = mux(_ctrlSignals_T_85, UInt<1>("h1"), _ctrlSignals_T_583) @[Lookup.scala 34:39]
    node _ctrlSignals_T_585 = mux(_ctrlSignals_T_83, UInt<1>("h1"), _ctrlSignals_T_584) @[Lookup.scala 34:39]
    node _ctrlSignals_T_586 = mux(_ctrlSignals_T_81, UInt<1>("h1"), _ctrlSignals_T_585) @[Lookup.scala 34:39]
    node _ctrlSignals_T_587 = mux(_ctrlSignals_T_79, UInt<1>("h1"), _ctrlSignals_T_586) @[Lookup.scala 34:39]
    node _ctrlSignals_T_588 = mux(_ctrlSignals_T_77, UInt<1>("h0"), _ctrlSignals_T_587) @[Lookup.scala 34:39]
    node _ctrlSignals_T_589 = mux(_ctrlSignals_T_75, UInt<1>("h0"), _ctrlSignals_T_588) @[Lookup.scala 34:39]
    node _ctrlSignals_T_590 = mux(_ctrlSignals_T_73, UInt<1>("h1"), _ctrlSignals_T_589) @[Lookup.scala 34:39]
    node _ctrlSignals_T_591 = mux(_ctrlSignals_T_71, UInt<1>("h1"), _ctrlSignals_T_590) @[Lookup.scala 34:39]
    node _ctrlSignals_T_592 = mux(_ctrlSignals_T_69, UInt<1>("h1"), _ctrlSignals_T_591) @[Lookup.scala 34:39]
    node _ctrlSignals_T_593 = mux(_ctrlSignals_T_67, UInt<1>("h1"), _ctrlSignals_T_592) @[Lookup.scala 34:39]
    node _ctrlSignals_T_594 = mux(_ctrlSignals_T_65, UInt<1>("h1"), _ctrlSignals_T_593) @[Lookup.scala 34:39]
    node _ctrlSignals_T_595 = mux(_ctrlSignals_T_63, UInt<1>("h1"), _ctrlSignals_T_594) @[Lookup.scala 34:39]
    node _ctrlSignals_T_596 = mux(_ctrlSignals_T_61, UInt<1>("h1"), _ctrlSignals_T_595) @[Lookup.scala 34:39]
    node _ctrlSignals_T_597 = mux(_ctrlSignals_T_59, UInt<1>("h1"), _ctrlSignals_T_596) @[Lookup.scala 34:39]
    node _ctrlSignals_T_598 = mux(_ctrlSignals_T_57, UInt<1>("h1"), _ctrlSignals_T_597) @[Lookup.scala 34:39]
    node _ctrlSignals_T_599 = mux(_ctrlSignals_T_55, UInt<1>("h1"), _ctrlSignals_T_598) @[Lookup.scala 34:39]
    node _ctrlSignals_T_600 = mux(_ctrlSignals_T_53, UInt<1>("h1"), _ctrlSignals_T_599) @[Lookup.scala 34:39]
    node _ctrlSignals_T_601 = mux(_ctrlSignals_T_51, UInt<1>("h1"), _ctrlSignals_T_600) @[Lookup.scala 34:39]
    node _ctrlSignals_T_602 = mux(_ctrlSignals_T_49, UInt<1>("h1"), _ctrlSignals_T_601) @[Lookup.scala 34:39]
    node _ctrlSignals_T_603 = mux(_ctrlSignals_T_47, UInt<1>("h1"), _ctrlSignals_T_602) @[Lookup.scala 34:39]
    node _ctrlSignals_T_604 = mux(_ctrlSignals_T_45, UInt<1>("h1"), _ctrlSignals_T_603) @[Lookup.scala 34:39]
    node _ctrlSignals_T_605 = mux(_ctrlSignals_T_43, UInt<1>("h1"), _ctrlSignals_T_604) @[Lookup.scala 34:39]
    node _ctrlSignals_T_606 = mux(_ctrlSignals_T_41, UInt<1>("h1"), _ctrlSignals_T_605) @[Lookup.scala 34:39]
    node _ctrlSignals_T_607 = mux(_ctrlSignals_T_39, UInt<1>("h1"), _ctrlSignals_T_606) @[Lookup.scala 34:39]
    node _ctrlSignals_T_608 = mux(_ctrlSignals_T_37, UInt<1>("h1"), _ctrlSignals_T_607) @[Lookup.scala 34:39]
    node _ctrlSignals_T_609 = mux(_ctrlSignals_T_35, UInt<1>("h0"), _ctrlSignals_T_608) @[Lookup.scala 34:39]
    node _ctrlSignals_T_610 = mux(_ctrlSignals_T_33, UInt<1>("h0"), _ctrlSignals_T_609) @[Lookup.scala 34:39]
    node _ctrlSignals_T_611 = mux(_ctrlSignals_T_31, UInt<1>("h0"), _ctrlSignals_T_610) @[Lookup.scala 34:39]
    node _ctrlSignals_T_612 = mux(_ctrlSignals_T_29, UInt<1>("h1"), _ctrlSignals_T_611) @[Lookup.scala 34:39]
    node _ctrlSignals_T_613 = mux(_ctrlSignals_T_27, UInt<1>("h1"), _ctrlSignals_T_612) @[Lookup.scala 34:39]
    node _ctrlSignals_T_614 = mux(_ctrlSignals_T_25, UInt<1>("h1"), _ctrlSignals_T_613) @[Lookup.scala 34:39]
    node _ctrlSignals_T_615 = mux(_ctrlSignals_T_23, UInt<1>("h1"), _ctrlSignals_T_614) @[Lookup.scala 34:39]
    node _ctrlSignals_T_616 = mux(_ctrlSignals_T_21, UInt<1>("h1"), _ctrlSignals_T_615) @[Lookup.scala 34:39]
    node _ctrlSignals_T_617 = mux(_ctrlSignals_T_19, UInt<1>("h0"), _ctrlSignals_T_616) @[Lookup.scala 34:39]
    node _ctrlSignals_T_618 = mux(_ctrlSignals_T_17, UInt<1>("h0"), _ctrlSignals_T_617) @[Lookup.scala 34:39]
    node _ctrlSignals_T_619 = mux(_ctrlSignals_T_15, UInt<1>("h0"), _ctrlSignals_T_618) @[Lookup.scala 34:39]
    node _ctrlSignals_T_620 = mux(_ctrlSignals_T_13, UInt<1>("h0"), _ctrlSignals_T_619) @[Lookup.scala 34:39]
    node _ctrlSignals_T_621 = mux(_ctrlSignals_T_11, UInt<1>("h0"), _ctrlSignals_T_620) @[Lookup.scala 34:39]
    node _ctrlSignals_T_622 = mux(_ctrlSignals_T_9, UInt<1>("h0"), _ctrlSignals_T_621) @[Lookup.scala 34:39]
    node _ctrlSignals_T_623 = mux(_ctrlSignals_T_7, UInt<1>("h1"), _ctrlSignals_T_622) @[Lookup.scala 34:39]
    node _ctrlSignals_T_624 = mux(_ctrlSignals_T_5, UInt<1>("h1"), _ctrlSignals_T_623) @[Lookup.scala 34:39]
    node _ctrlSignals_T_625 = mux(_ctrlSignals_T_3, UInt<1>("h1"), _ctrlSignals_T_624) @[Lookup.scala 34:39]
    node ctrlSignals_10 = mux(_ctrlSignals_T_1, UInt<1>("h1"), _ctrlSignals_T_625) @[Lookup.scala 34:39]
    node _ctrlSignals_T_626 = mux(_ctrlSignals_T_97, UInt<3>("h0"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _ctrlSignals_T_627 = mux(_ctrlSignals_T_95, UInt<3>("h4"), _ctrlSignals_T_626) @[Lookup.scala 34:39]
    node _ctrlSignals_T_628 = mux(_ctrlSignals_T_93, UInt<3>("h4"), _ctrlSignals_T_627) @[Lookup.scala 34:39]
    node _ctrlSignals_T_629 = mux(_ctrlSignals_T_91, UInt<3>("h4"), _ctrlSignals_T_628) @[Lookup.scala 34:39]
    node _ctrlSignals_T_630 = mux(_ctrlSignals_T_89, UInt<3>("h3"), _ctrlSignals_T_629) @[Lookup.scala 34:39]
    node _ctrlSignals_T_631 = mux(_ctrlSignals_T_87, UInt<3>("h2"), _ctrlSignals_T_630) @[Lookup.scala 34:39]
    node _ctrlSignals_T_632 = mux(_ctrlSignals_T_85, UInt<3>("h1"), _ctrlSignals_T_631) @[Lookup.scala 34:39]
    node _ctrlSignals_T_633 = mux(_ctrlSignals_T_83, UInt<3>("h3"), _ctrlSignals_T_632) @[Lookup.scala 34:39]
    node _ctrlSignals_T_634 = mux(_ctrlSignals_T_81, UInt<3>("h2"), _ctrlSignals_T_633) @[Lookup.scala 34:39]
    node _ctrlSignals_T_635 = mux(_ctrlSignals_T_79, UInt<3>("h1"), _ctrlSignals_T_634) @[Lookup.scala 34:39]
    node _ctrlSignals_T_636 = mux(_ctrlSignals_T_77, UInt<3>("h0"), _ctrlSignals_T_635) @[Lookup.scala 34:39]
    node _ctrlSignals_T_637 = mux(_ctrlSignals_T_75, UInt<3>("h0"), _ctrlSignals_T_636) @[Lookup.scala 34:39]
    node _ctrlSignals_T_638 = mux(_ctrlSignals_T_73, UInt<3>("h0"), _ctrlSignals_T_637) @[Lookup.scala 34:39]
    node _ctrlSignals_T_639 = mux(_ctrlSignals_T_71, UInt<3>("h0"), _ctrlSignals_T_638) @[Lookup.scala 34:39]
    node _ctrlSignals_T_640 = mux(_ctrlSignals_T_69, UInt<3>("h0"), _ctrlSignals_T_639) @[Lookup.scala 34:39]
    node _ctrlSignals_T_641 = mux(_ctrlSignals_T_67, UInt<3>("h0"), _ctrlSignals_T_640) @[Lookup.scala 34:39]
    node _ctrlSignals_T_642 = mux(_ctrlSignals_T_65, UInt<3>("h0"), _ctrlSignals_T_641) @[Lookup.scala 34:39]
    node _ctrlSignals_T_643 = mux(_ctrlSignals_T_63, UInt<3>("h0"), _ctrlSignals_T_642) @[Lookup.scala 34:39]
    node _ctrlSignals_T_644 = mux(_ctrlSignals_T_61, UInt<3>("h0"), _ctrlSignals_T_643) @[Lookup.scala 34:39]
    node _ctrlSignals_T_645 = mux(_ctrlSignals_T_59, UInt<3>("h0"), _ctrlSignals_T_644) @[Lookup.scala 34:39]
    node _ctrlSignals_T_646 = mux(_ctrlSignals_T_57, UInt<3>("h0"), _ctrlSignals_T_645) @[Lookup.scala 34:39]
    node _ctrlSignals_T_647 = mux(_ctrlSignals_T_55, UInt<3>("h0"), _ctrlSignals_T_646) @[Lookup.scala 34:39]
    node _ctrlSignals_T_648 = mux(_ctrlSignals_T_53, UInt<3>("h0"), _ctrlSignals_T_647) @[Lookup.scala 34:39]
    node _ctrlSignals_T_649 = mux(_ctrlSignals_T_51, UInt<3>("h0"), _ctrlSignals_T_648) @[Lookup.scala 34:39]
    node _ctrlSignals_T_650 = mux(_ctrlSignals_T_49, UInt<3>("h0"), _ctrlSignals_T_649) @[Lookup.scala 34:39]
    node _ctrlSignals_T_651 = mux(_ctrlSignals_T_47, UInt<3>("h0"), _ctrlSignals_T_650) @[Lookup.scala 34:39]
    node _ctrlSignals_T_652 = mux(_ctrlSignals_T_45, UInt<3>("h0"), _ctrlSignals_T_651) @[Lookup.scala 34:39]
    node _ctrlSignals_T_653 = mux(_ctrlSignals_T_43, UInt<3>("h0"), _ctrlSignals_T_652) @[Lookup.scala 34:39]
    node _ctrlSignals_T_654 = mux(_ctrlSignals_T_41, UInt<3>("h0"), _ctrlSignals_T_653) @[Lookup.scala 34:39]
    node _ctrlSignals_T_655 = mux(_ctrlSignals_T_39, UInt<3>("h0"), _ctrlSignals_T_654) @[Lookup.scala 34:39]
    node _ctrlSignals_T_656 = mux(_ctrlSignals_T_37, UInt<3>("h0"), _ctrlSignals_T_655) @[Lookup.scala 34:39]
    node _ctrlSignals_T_657 = mux(_ctrlSignals_T_35, UInt<3>("h0"), _ctrlSignals_T_656) @[Lookup.scala 34:39]
    node _ctrlSignals_T_658 = mux(_ctrlSignals_T_33, UInt<3>("h0"), _ctrlSignals_T_657) @[Lookup.scala 34:39]
    node _ctrlSignals_T_659 = mux(_ctrlSignals_T_31, UInt<3>("h0"), _ctrlSignals_T_658) @[Lookup.scala 34:39]
    node _ctrlSignals_T_660 = mux(_ctrlSignals_T_29, UInt<3>("h0"), _ctrlSignals_T_659) @[Lookup.scala 34:39]
    node _ctrlSignals_T_661 = mux(_ctrlSignals_T_27, UInt<3>("h0"), _ctrlSignals_T_660) @[Lookup.scala 34:39]
    node _ctrlSignals_T_662 = mux(_ctrlSignals_T_25, UInt<3>("h0"), _ctrlSignals_T_661) @[Lookup.scala 34:39]
    node _ctrlSignals_T_663 = mux(_ctrlSignals_T_23, UInt<3>("h0"), _ctrlSignals_T_662) @[Lookup.scala 34:39]
    node _ctrlSignals_T_664 = mux(_ctrlSignals_T_21, UInt<3>("h0"), _ctrlSignals_T_663) @[Lookup.scala 34:39]
    node _ctrlSignals_T_665 = mux(_ctrlSignals_T_19, UInt<3>("h0"), _ctrlSignals_T_664) @[Lookup.scala 34:39]
    node _ctrlSignals_T_666 = mux(_ctrlSignals_T_17, UInt<3>("h0"), _ctrlSignals_T_665) @[Lookup.scala 34:39]
    node _ctrlSignals_T_667 = mux(_ctrlSignals_T_15, UInt<3>("h0"), _ctrlSignals_T_666) @[Lookup.scala 34:39]
    node _ctrlSignals_T_668 = mux(_ctrlSignals_T_13, UInt<3>("h0"), _ctrlSignals_T_667) @[Lookup.scala 34:39]
    node _ctrlSignals_T_669 = mux(_ctrlSignals_T_11, UInt<3>("h0"), _ctrlSignals_T_668) @[Lookup.scala 34:39]
    node _ctrlSignals_T_670 = mux(_ctrlSignals_T_9, UInt<3>("h0"), _ctrlSignals_T_669) @[Lookup.scala 34:39]
    node _ctrlSignals_T_671 = mux(_ctrlSignals_T_7, UInt<3>("h0"), _ctrlSignals_T_670) @[Lookup.scala 34:39]
    node _ctrlSignals_T_672 = mux(_ctrlSignals_T_5, UInt<3>("h0"), _ctrlSignals_T_671) @[Lookup.scala 34:39]
    node _ctrlSignals_T_673 = mux(_ctrlSignals_T_3, UInt<3>("h0"), _ctrlSignals_T_672) @[Lookup.scala 34:39]
    node ctrlSignals_11 = mux(_ctrlSignals_T_1, UInt<3>("h0"), _ctrlSignals_T_673) @[Lookup.scala 34:39]
    node _ctrlSignals_T_674 = mux(_ctrlSignals_T_97, UInt<1>("h0"), UInt<1>("h1")) @[Lookup.scala 34:39]
    node _ctrlSignals_T_675 = mux(_ctrlSignals_T_95, UInt<1>("h0"), _ctrlSignals_T_674) @[Lookup.scala 34:39]
    node _ctrlSignals_T_676 = mux(_ctrlSignals_T_93, UInt<1>("h0"), _ctrlSignals_T_675) @[Lookup.scala 34:39]
    node _ctrlSignals_T_677 = mux(_ctrlSignals_T_91, UInt<1>("h0"), _ctrlSignals_T_676) @[Lookup.scala 34:39]
    node _ctrlSignals_T_678 = mux(_ctrlSignals_T_89, UInt<1>("h0"), _ctrlSignals_T_677) @[Lookup.scala 34:39]
    node _ctrlSignals_T_679 = mux(_ctrlSignals_T_87, UInt<1>("h0"), _ctrlSignals_T_678) @[Lookup.scala 34:39]
    node _ctrlSignals_T_680 = mux(_ctrlSignals_T_85, UInt<1>("h0"), _ctrlSignals_T_679) @[Lookup.scala 34:39]
    node _ctrlSignals_T_681 = mux(_ctrlSignals_T_83, UInt<1>("h0"), _ctrlSignals_T_680) @[Lookup.scala 34:39]
    node _ctrlSignals_T_682 = mux(_ctrlSignals_T_81, UInt<1>("h0"), _ctrlSignals_T_681) @[Lookup.scala 34:39]
    node _ctrlSignals_T_683 = mux(_ctrlSignals_T_79, UInt<1>("h0"), _ctrlSignals_T_682) @[Lookup.scala 34:39]
    node _ctrlSignals_T_684 = mux(_ctrlSignals_T_77, UInt<1>("h0"), _ctrlSignals_T_683) @[Lookup.scala 34:39]
    node _ctrlSignals_T_685 = mux(_ctrlSignals_T_75, UInt<1>("h0"), _ctrlSignals_T_684) @[Lookup.scala 34:39]
    node _ctrlSignals_T_686 = mux(_ctrlSignals_T_73, UInt<1>("h0"), _ctrlSignals_T_685) @[Lookup.scala 34:39]
    node _ctrlSignals_T_687 = mux(_ctrlSignals_T_71, UInt<1>("h0"), _ctrlSignals_T_686) @[Lookup.scala 34:39]
    node _ctrlSignals_T_688 = mux(_ctrlSignals_T_69, UInt<1>("h0"), _ctrlSignals_T_687) @[Lookup.scala 34:39]
    node _ctrlSignals_T_689 = mux(_ctrlSignals_T_67, UInt<1>("h0"), _ctrlSignals_T_688) @[Lookup.scala 34:39]
    node _ctrlSignals_T_690 = mux(_ctrlSignals_T_65, UInt<1>("h0"), _ctrlSignals_T_689) @[Lookup.scala 34:39]
    node _ctrlSignals_T_691 = mux(_ctrlSignals_T_63, UInt<1>("h0"), _ctrlSignals_T_690) @[Lookup.scala 34:39]
    node _ctrlSignals_T_692 = mux(_ctrlSignals_T_61, UInt<1>("h0"), _ctrlSignals_T_691) @[Lookup.scala 34:39]
    node _ctrlSignals_T_693 = mux(_ctrlSignals_T_59, UInt<1>("h0"), _ctrlSignals_T_692) @[Lookup.scala 34:39]
    node _ctrlSignals_T_694 = mux(_ctrlSignals_T_57, UInt<1>("h0"), _ctrlSignals_T_693) @[Lookup.scala 34:39]
    node _ctrlSignals_T_695 = mux(_ctrlSignals_T_55, UInt<1>("h0"), _ctrlSignals_T_694) @[Lookup.scala 34:39]
    node _ctrlSignals_T_696 = mux(_ctrlSignals_T_53, UInt<1>("h0"), _ctrlSignals_T_695) @[Lookup.scala 34:39]
    node _ctrlSignals_T_697 = mux(_ctrlSignals_T_51, UInt<1>("h0"), _ctrlSignals_T_696) @[Lookup.scala 34:39]
    node _ctrlSignals_T_698 = mux(_ctrlSignals_T_49, UInt<1>("h0"), _ctrlSignals_T_697) @[Lookup.scala 34:39]
    node _ctrlSignals_T_699 = mux(_ctrlSignals_T_47, UInt<1>("h0"), _ctrlSignals_T_698) @[Lookup.scala 34:39]
    node _ctrlSignals_T_700 = mux(_ctrlSignals_T_45, UInt<1>("h0"), _ctrlSignals_T_699) @[Lookup.scala 34:39]
    node _ctrlSignals_T_701 = mux(_ctrlSignals_T_43, UInt<1>("h0"), _ctrlSignals_T_700) @[Lookup.scala 34:39]
    node _ctrlSignals_T_702 = mux(_ctrlSignals_T_41, UInt<1>("h0"), _ctrlSignals_T_701) @[Lookup.scala 34:39]
    node _ctrlSignals_T_703 = mux(_ctrlSignals_T_39, UInt<1>("h0"), _ctrlSignals_T_702) @[Lookup.scala 34:39]
    node _ctrlSignals_T_704 = mux(_ctrlSignals_T_37, UInt<1>("h0"), _ctrlSignals_T_703) @[Lookup.scala 34:39]
    node _ctrlSignals_T_705 = mux(_ctrlSignals_T_35, UInt<1>("h0"), _ctrlSignals_T_704) @[Lookup.scala 34:39]
    node _ctrlSignals_T_706 = mux(_ctrlSignals_T_33, UInt<1>("h0"), _ctrlSignals_T_705) @[Lookup.scala 34:39]
    node _ctrlSignals_T_707 = mux(_ctrlSignals_T_31, UInt<1>("h0"), _ctrlSignals_T_706) @[Lookup.scala 34:39]
    node _ctrlSignals_T_708 = mux(_ctrlSignals_T_29, UInt<1>("h0"), _ctrlSignals_T_707) @[Lookup.scala 34:39]
    node _ctrlSignals_T_709 = mux(_ctrlSignals_T_27, UInt<1>("h0"), _ctrlSignals_T_708) @[Lookup.scala 34:39]
    node _ctrlSignals_T_710 = mux(_ctrlSignals_T_25, UInt<1>("h0"), _ctrlSignals_T_709) @[Lookup.scala 34:39]
    node _ctrlSignals_T_711 = mux(_ctrlSignals_T_23, UInt<1>("h0"), _ctrlSignals_T_710) @[Lookup.scala 34:39]
    node _ctrlSignals_T_712 = mux(_ctrlSignals_T_21, UInt<1>("h0"), _ctrlSignals_T_711) @[Lookup.scala 34:39]
    node _ctrlSignals_T_713 = mux(_ctrlSignals_T_19, UInt<1>("h0"), _ctrlSignals_T_712) @[Lookup.scala 34:39]
    node _ctrlSignals_T_714 = mux(_ctrlSignals_T_17, UInt<1>("h0"), _ctrlSignals_T_713) @[Lookup.scala 34:39]
    node _ctrlSignals_T_715 = mux(_ctrlSignals_T_15, UInt<1>("h0"), _ctrlSignals_T_714) @[Lookup.scala 34:39]
    node _ctrlSignals_T_716 = mux(_ctrlSignals_T_13, UInt<1>("h0"), _ctrlSignals_T_715) @[Lookup.scala 34:39]
    node _ctrlSignals_T_717 = mux(_ctrlSignals_T_11, UInt<1>("h0"), _ctrlSignals_T_716) @[Lookup.scala 34:39]
    node _ctrlSignals_T_718 = mux(_ctrlSignals_T_9, UInt<1>("h0"), _ctrlSignals_T_717) @[Lookup.scala 34:39]
    node _ctrlSignals_T_719 = mux(_ctrlSignals_T_7, UInt<1>("h0"), _ctrlSignals_T_718) @[Lookup.scala 34:39]
    node _ctrlSignals_T_720 = mux(_ctrlSignals_T_5, UInt<1>("h0"), _ctrlSignals_T_719) @[Lookup.scala 34:39]
    node _ctrlSignals_T_721 = mux(_ctrlSignals_T_3, UInt<1>("h0"), _ctrlSignals_T_720) @[Lookup.scala 34:39]
    node ctrlSignals_12 = mux(_ctrlSignals_T_1, UInt<1>("h0"), _ctrlSignals_T_721) @[Lookup.scala 34:39]
    io.pc_sel <= ctrlSignals_0 @[Control.scala 151:13]
    node _io_inst_kill_T = bits(ctrlSignals_6, 0, 0) @[Control.scala 152:34]
    io.inst_kill <= _io_inst_kill_T @[Control.scala 152:16]
    io.A_sel <= ctrlSignals_1 @[Control.scala 155:12]
    io.B_sel <= ctrlSignals_2 @[Control.scala 156:12]
    io.imm_sel <= ctrlSignals_3 @[Control.scala 157:14]
    io.alu_op <= ctrlSignals_4 @[Control.scala 158:13]
    io.br_type <= ctrlSignals_5 @[Control.scala 159:14]
    io.st_type <= ctrlSignals_7 @[Control.scala 160:14]
    io.ld_type <= ctrlSignals_8 @[Control.scala 163:14]
    io.wb_sel <= ctrlSignals_9 @[Control.scala 164:13]
    node _io_wb_en_T = bits(ctrlSignals_10, 0, 0) @[Control.scala 165:31]
    io.wb_en <= _io_wb_en_T @[Control.scala 165:12]
    io.csr_cmd <= ctrlSignals_11 @[Control.scala 166:14]
    io.illegal <= ctrlSignals_12 @[Control.scala 167:14]

  module Core :
    input clock : Clock
    input reset_wky: Reset
    output io : { host : { flip fromhost : { valid : UInt<1>, bits_wky : UInt<32>}, tohost : UInt<32>}, flip icache : { flip abort : UInt<1>, flip req : { valid : UInt<1>, bits_wky : { addr : UInt<32>, data : UInt<32>, mask : UInt<4>}}, resp : { valid : UInt<1>, bits_wky : { data : UInt<32>}}}, flip dcache : { flip abort : UInt<1>, flip req : { valid : UInt<1>, bits_wky : { addr : UInt<32>, data : UInt<32>, mask : UInt<4>}}, resp : { valid : UInt<1>, bits_wky : { data : UInt<32>}}}}
    output rvfi : { valid : UInt<1>, order : UInt<64>, insn : UInt<32>, trap : UInt<1>, halt : UInt<1>, intr : UInt<1>, mode : UInt<2>, ixl : UInt<2>, rs1_addr : UInt<5>, rs2_addr : UInt<5>, rs1_rdata : UInt<32>, rs2_rdata : UInt<32>, rd_addr : UInt<5>, rd_wdata : UInt<32>, pc_rdata : UInt<32>, pc_wdata : UInt<32>, mem_addr : UInt<32>, mem_rmask : UInt<4>, mem_wmask : UInt<4>, mem_rdata : UInt<32>, mem_wdata : UInt<32>}

    inst dpath aof Datapath @[Core.scala 98:21]
    dpath.clock <= clock
    dpath.reset_wky <= reset_wky
    inst ctrl aof Control @[Core.scala 99:20]
    ctrl.clock <= clock
    ctrl.reset_wky <= reset_wky
    io.host.tohost <= dpath.io.host.tohost @[Core.scala 102:11]
    dpath.io.host.fromhost <= io.host.fromhost @[Core.scala 102:11]
    dpath.io.icache <= io.icache @[Core.scala 103:19]
    dpath.io.dcache <= io.dcache @[Core.scala 104:19]
    dpath.io.ctrl <= ctrl.io @[Core.scala 105:17]
    wire rvfi_con : { valid : UInt<1>, order : UInt<64>, insn : UInt<32>, trap : UInt<1>, halt : UInt<1>, intr : UInt<1>, mode : UInt<2>, ixl : UInt<2>, rs1_addr : UInt<5>, rs2_addr : UInt<5>, rs1_rdata : UInt<32>, rs2_rdata : UInt<32>, rd_addr : UInt<5>, rd_wdata : UInt<32>, pc_rdata : UInt<32>, pc_wdata : UInt<32>, mem_addr : UInt<32>, mem_rmask : UInt<4>, mem_wmask : UInt<4>, mem_rdata : UInt<32>, mem_wdata : UInt<32>} @[Core.scala 108:22]
    rvfi_con.mem_wdata is invalid @[Core.scala 109:12]
    rvfi_con.mem_rdata is invalid @[Core.scala 109:12]
    rvfi_con.mem_wmask is invalid @[Core.scala 109:12]
    rvfi_con.mem_rmask is invalid @[Core.scala 109:12]
    rvfi_con.mem_addr is invalid @[Core.scala 109:12]
    rvfi_con.pc_wdata is invalid @[Core.scala 109:12]
    rvfi_con.pc_rdata is invalid @[Core.scala 109:12]
    rvfi_con.rd_wdata is invalid @[Core.scala 109:12]
    rvfi_con.rd_addr is invalid @[Core.scala 109:12]
    rvfi_con.rs2_rdata is invalid @[Core.scala 109:12]
    rvfi_con.rs1_rdata is invalid @[Core.scala 109:12]
    rvfi_con.rs2_addr is invalid @[Core.scala 109:12]
    rvfi_con.rs1_addr is invalid @[Core.scala 109:12]
    rvfi_con.ixl is invalid @[Core.scala 109:12]
    rvfi_con.mode is invalid @[Core.scala 109:12]
    rvfi_con.intr is invalid @[Core.scala 109:12]
    rvfi_con.halt is invalid @[Core.scala 109:12]
    rvfi_con.trap is invalid @[Core.scala 109:12]
    rvfi_con.insn is invalid @[Core.scala 109:12]
    rvfi_con.order is invalid @[Core.scala 109:12]
    rvfi_con.valid is invalid @[Core.scala 109:12]
    wire rvtemp_insn : UInt<32> @[Core.scala 110:25]
    rvtemp_insn is invalid @[Core.scala 111:15]
    when rvfi.valid : @[Core.scala 115:19]
    {
      rvfi_con.insn <= rvtemp_insn @[Core.scala 116:19]
    }
    else :
    {
      rvfi.insn <= UInt<1>("h0") @[Core.scala 118:15]
    }
    rvfi_con.halt <= UInt<1>("h0") @[Core.scala 123:17]
    rvfi_con.intr <= UInt<1>("h0") @[Core.scala 124:17]
    rvfi_con.mode <= UInt<2>("h3") @[Core.scala 125:17]
    rvfi_con.ixl <= UInt<1>("h1") @[Core.scala 126:17]
    wire addr_setting_zero_rs1 : UInt<5> @[Core.scala 127:35]
    wire addr_setting_zero_rs2 : UInt<5> @[Core.scala 128:35]
    wire addr_setting_zero_rd : UInt<5> @[Core.scala 129:35]
    wire rs1_rdata_ssd : UInt<32> @[Core.scala 130:27]
    wire rs2_rdata_ssd : UInt<32> @[Core.scala 131:27]
    wire rd_wdata_ssd : UInt<32> @[Core.scala 132:27]
    addr_setting_zero_rs1 is invalid @[Core.scala 133:25]
    addr_setting_zero_rs2 is invalid @[Core.scala 134:25]
    addr_setting_zero_rd is invalid @[Core.scala 135:25]
    rs1_rdata_ssd is invalid @[Core.scala 136:17]
    rs2_rdata_ssd is invalid @[Core.scala 137:17]
    rd_wdata_ssd is invalid @[Core.scala 138:17]
    rvfi_con.rs1_addr <= addr_setting_zero_rs1 @[Core.scala 146:21]
    rvfi_con.rs2_addr <= addr_setting_zero_rs2 @[Core.scala 147:21]
    rvfi_con.rd_addr <= addr_setting_zero_rd @[Core.scala 148:21]
    node _T = eq(addr_setting_zero_rs1, UInt<1>("h0")) @[Core.scala 149:30]
    when _T : @[Core.scala 149:38]
    {
      rvfi_con.rs1_rdata <= UInt<1>("h0") @[Core.scala 150:24]
    }
    else :
    {
      rvfi_con.rs1_rdata <= rs1_rdata_ssd @[Core.scala 152:24]
    }
    node _T_1 = eq(addr_setting_zero_rs2, UInt<1>("h0")) @[Core.scala 154:30]
    when _T_1 : @[Core.scala 154:38]
    {
      rvfi_con.rs2_rdata <= UInt<1>("h0") @[Core.scala 155:24]
    }
    else :
    {
      rvfi_con.rs2_rdata <= rs2_rdata_ssd @[Core.scala 157:24]
    }
    node _T_2 = eq(addr_setting_zero_rd, UInt<1>("h0")) @[Core.scala 160:29]
    when _T_2 : @[Core.scala 160:37]
    {
      rvfi_con.rd_wdata <= UInt<1>("h0") @[Core.scala 161:23]
    }
    else :
    {
      rvfi_con.rd_wdata <= rd_wdata_ssd @[Core.scala 163:23]
    }
    wire JumpNot : UInt<1> @[Core.scala 188:21]
    JumpNot is invalid @[Core.scala 189:11]
    wire pc_wdata_test : UInt<32> @[Core.scala 191:27]
    pc_wdata_test is invalid @[Core.scala 192:17]
    wire testssdfly : UInt<1> @[Core.scala 193:24]
    testssdfly is invalid @[Core.scala 194:14]
    rvfi <= rvfi_con @[Core.scala 199:8]
    when JumpNot : @[Core.scala 200:16]
    {
      rvfi.pc_wdata <= pc_wdata_test @[Core.scala 201:19]
    }
    else :
    {
      node _rvfi_pc_wdata_T = add(rvfi.pc_rdata, UInt<3>("h4")) @[Core.scala 203:36]
      node _rvfi_pc_wdata_T_1 = tail(_rvfi_pc_wdata_T, 1) @[Core.scala 203:36]
      rvfi.pc_wdata <= _rvfi_pc_wdata_T_1 @[Core.scala 203:19]
    }
    node _tmpAssume_T = eq(rvfi.valid, UInt<1>("h0")) @[Core.scala 206:19]
    node _tmpAssume_T_1 = and(rvfi.insn, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_2 = eq(UInt<5>("h13"), _tmpAssume_T_1) @[RVInsts.scala 12:39]
    node _tmpAssume_T_3 = and(rvfi.insn, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_4 = eq(UInt<14>("h2013"), _tmpAssume_T_3) @[RVInsts.scala 12:39]
    node _tmpAssume_T_5 = and(rvfi.insn, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_6 = eq(UInt<14>("h3013"), _tmpAssume_T_5) @[RVInsts.scala 12:39]
    node _tmpAssume_T_7 = and(rvfi.insn, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_8 = eq(UInt<15>("h7013"), _tmpAssume_T_7) @[RVInsts.scala 12:39]
    node _tmpAssume_T_9 = and(rvfi.insn, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_10 = eq(UInt<15>("h6013"), _tmpAssume_T_9) @[RVInsts.scala 12:39]
    node _tmpAssume_T_11 = and(rvfi.insn, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_12 = eq(UInt<15>("h4013"), _tmpAssume_T_11) @[RVInsts.scala 12:39]
    node _tmpAssume_T_13 = and(rvfi.insn, UInt<32>("hfe00707f")) @[RVInsts.scala 29:12]
    node _tmpAssume_T_14 = eq(UInt<13>("h1013"), _tmpAssume_T_13) @[RVInsts.scala 29:12]
    node _tmpAssume_T_15 = and(rvfi.insn, UInt<32>("hfe00707f")) @[RVInsts.scala 29:12]
    node _tmpAssume_T_16 = eq(UInt<15>("h5013"), _tmpAssume_T_15) @[RVInsts.scala 29:12]
    node _tmpAssume_T_17 = and(rvfi.insn, UInt<32>("hfe00707f")) @[RVInsts.scala 29:12]
    node _tmpAssume_T_18 = eq(UInt<31>("h40005013"), _tmpAssume_T_17) @[RVInsts.scala 29:12]
    node _tmpAssume_T_19 = and(rvfi.insn, UInt<7>("h7f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_20 = eq(UInt<6>("h37"), _tmpAssume_T_19) @[RVInsts.scala 12:39]
    node _tmpAssume_T_21 = and(rvfi.insn, UInt<7>("h7f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_22 = eq(UInt<5>("h17"), _tmpAssume_T_21) @[RVInsts.scala 12:39]
    node _tmpAssume_T_23 = or(_tmpAssume_T_2, _tmpAssume_T_4) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_24 = or(_tmpAssume_T_23, _tmpAssume_T_6) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_25 = or(_tmpAssume_T_24, _tmpAssume_T_8) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_26 = or(_tmpAssume_T_25, _tmpAssume_T_10) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_27 = or(_tmpAssume_T_26, _tmpAssume_T_12) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_28 = or(_tmpAssume_T_27, _tmpAssume_T_14) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_29 = or(_tmpAssume_T_28, _tmpAssume_T_16) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_30 = or(_tmpAssume_T_29, _tmpAssume_T_18) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_31 = or(_tmpAssume_T_30, _tmpAssume_T_20) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_32 = or(_tmpAssume_T_31, _tmpAssume_T_22) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_33 = and(rvfi.insn, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_34 = eq(UInt<6>("h33"), _tmpAssume_T_33) @[RVInsts.scala 12:39]
    node _tmpAssume_T_35 = and(rvfi.insn, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_36 = eq(UInt<14>("h2033"), _tmpAssume_T_35) @[RVInsts.scala 12:39]
    node _tmpAssume_T_37 = and(rvfi.insn, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_38 = eq(UInt<14>("h3033"), _tmpAssume_T_37) @[RVInsts.scala 12:39]
    node _tmpAssume_T_39 = and(rvfi.insn, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_40 = eq(UInt<15>("h7033"), _tmpAssume_T_39) @[RVInsts.scala 12:39]
    node _tmpAssume_T_41 = and(rvfi.insn, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_42 = eq(UInt<15>("h6033"), _tmpAssume_T_41) @[RVInsts.scala 12:39]
    node _tmpAssume_T_43 = and(rvfi.insn, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_44 = eq(UInt<15>("h4033"), _tmpAssume_T_43) @[RVInsts.scala 12:39]
    node _tmpAssume_T_45 = and(rvfi.insn, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_46 = eq(UInt<13>("h1033"), _tmpAssume_T_45) @[RVInsts.scala 12:39]
    node _tmpAssume_T_47 = and(rvfi.insn, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_48 = eq(UInt<15>("h5033"), _tmpAssume_T_47) @[RVInsts.scala 12:39]
    node _tmpAssume_T_49 = and(rvfi.insn, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_50 = eq(UInt<31>("h40000033"), _tmpAssume_T_49) @[RVInsts.scala 12:39]
    node _tmpAssume_T_51 = and(rvfi.insn, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_52 = eq(UInt<31>("h40005033"), _tmpAssume_T_51) @[RVInsts.scala 12:39]
    node _tmpAssume_T_53 = or(_tmpAssume_T_34, _tmpAssume_T_36) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_54 = or(_tmpAssume_T_53, _tmpAssume_T_38) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_55 = or(_tmpAssume_T_54, _tmpAssume_T_40) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_56 = or(_tmpAssume_T_55, _tmpAssume_T_42) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_57 = or(_tmpAssume_T_56, _tmpAssume_T_44) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_58 = or(_tmpAssume_T_57, _tmpAssume_T_46) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_59 = or(_tmpAssume_T_58, _tmpAssume_T_48) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_60 = or(_tmpAssume_T_59, _tmpAssume_T_50) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_61 = or(_tmpAssume_T_60, _tmpAssume_T_52) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_62 = or(_tmpAssume_T_32, _tmpAssume_T_61) @[Core.scala 208:7]
    node _tmpAssume_T_63 = and(rvfi.insn, UInt<7>("h7f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_64 = eq(UInt<7>("h6f"), _tmpAssume_T_63) @[RVInsts.scala 12:39]
    node _tmpAssume_T_65 = and(rvfi.insn, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_66 = eq(UInt<7>("h67"), _tmpAssume_T_65) @[RVInsts.scala 12:39]
    node _tmpAssume_T_67 = and(rvfi.insn, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_68 = eq(UInt<7>("h63"), _tmpAssume_T_67) @[RVInsts.scala 12:39]
    node _tmpAssume_T_69 = and(rvfi.insn, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_70 = eq(UInt<13>("h1063"), _tmpAssume_T_69) @[RVInsts.scala 12:39]
    node _tmpAssume_T_71 = and(rvfi.insn, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_72 = eq(UInt<15>("h4063"), _tmpAssume_T_71) @[RVInsts.scala 12:39]
    node _tmpAssume_T_73 = and(rvfi.insn, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_74 = eq(UInt<15>("h6063"), _tmpAssume_T_73) @[RVInsts.scala 12:39]
    node _tmpAssume_T_75 = and(rvfi.insn, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_76 = eq(UInt<15>("h5063"), _tmpAssume_T_75) @[RVInsts.scala 12:39]
    node _tmpAssume_T_77 = and(rvfi.insn, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_78 = eq(UInt<15>("h7063"), _tmpAssume_T_77) @[RVInsts.scala 12:39]
    node _tmpAssume_T_79 = or(_tmpAssume_T_64, _tmpAssume_T_66) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_80 = or(_tmpAssume_T_79, _tmpAssume_T_68) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_81 = or(_tmpAssume_T_80, _tmpAssume_T_70) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_82 = or(_tmpAssume_T_81, _tmpAssume_T_72) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_83 = or(_tmpAssume_T_82, _tmpAssume_T_74) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_84 = or(_tmpAssume_T_83, _tmpAssume_T_76) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_85 = or(_tmpAssume_T_84, _tmpAssume_T_78) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_86 = or(_tmpAssume_T_62, _tmpAssume_T_85) @[Core.scala 209:7]
    node _tmpAssume_T_87 = and(rvfi.insn, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_88 = eq(UInt<2>("h3"), _tmpAssume_T_87) @[RVInsts.scala 12:39]
    node _tmpAssume_T_89 = and(rvfi.insn, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_90 = eq(UInt<13>("h1003"), _tmpAssume_T_89) @[RVInsts.scala 12:39]
    node _tmpAssume_T_91 = and(rvfi.insn, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_92 = eq(UInt<14>("h2003"), _tmpAssume_T_91) @[RVInsts.scala 12:39]
    node _tmpAssume_T_93 = and(rvfi.insn, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_94 = eq(UInt<15>("h4003"), _tmpAssume_T_93) @[RVInsts.scala 12:39]
    node _tmpAssume_T_95 = and(rvfi.insn, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_96 = eq(UInt<15>("h5003"), _tmpAssume_T_95) @[RVInsts.scala 12:39]
    node _tmpAssume_T_97 = and(rvfi.insn, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_98 = eq(UInt<6>("h23"), _tmpAssume_T_97) @[RVInsts.scala 12:39]
    node _tmpAssume_T_99 = and(rvfi.insn, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_100 = eq(UInt<13>("h1023"), _tmpAssume_T_99) @[RVInsts.scala 12:39]
    node _tmpAssume_T_101 = and(rvfi.insn, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _tmpAssume_T_102 = eq(UInt<14>("h2023"), _tmpAssume_T_101) @[RVInsts.scala 12:39]
    node _tmpAssume_T_103 = or(_tmpAssume_T_88, _tmpAssume_T_90) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_104 = or(_tmpAssume_T_103, _tmpAssume_T_92) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_105 = or(_tmpAssume_T_104, _tmpAssume_T_94) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_106 = or(_tmpAssume_T_105, _tmpAssume_T_96) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_107 = or(_tmpAssume_T_106, _tmpAssume_T_98) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_108 = or(_tmpAssume_T_107, _tmpAssume_T_100) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_109 = or(_tmpAssume_T_108, _tmpAssume_T_102) @[AssumeHelper.scala 30:53]
    node _tmpAssume_T_110 = or(_tmpAssume_T_86, _tmpAssume_T_109) @[Core.scala 210:7]
    node tmpAssume = or(_tmpAssume_T, _tmpAssume_T_110) @[Core.scala 206:31]
    node _T_3 = eq(rvfi.trap, UInt<1>("h0")) @[Core.scala 213:49]
    node _T_4 = and(tmpAssume, _T_3) @[Core.scala 213:35]
    when rvfi.valid : @[Core.scala 214:19]
    {
      reg REG : UInt<1>, clock with :
        reset => (reset_wky, UInt<1>("h0")) @[Core.scala 223:14]
      REG <= rvfi.trap @[Core.scala 223:14]
      node _T_5 = asUInt(reset_wky) @[Core.scala 218:11]
      node _T_6 = eq(_T_5, UInt<1>("h0")) @[Core.scala 218:11]
      when _T_6 : @[Core.scala 218:11]
      {
 }
 }


  module CoreSoc :
    input clock : Clock
    input reset_wky: UInt<1>
    output rvfi : { valid : UInt<1>, order : UInt<64>, insn : UInt<32>, trap : UInt<1>, halt : UInt<1>, intr : UInt<1>, mode : UInt<2>, ixl : UInt<2>, rs1_addr : UInt<5>, rs2_addr : UInt<5>, rs1_rdata : UInt<32>, rs2_rdata : UInt<32>, rd_addr : UInt<5>, rd_wdata : UInt<32>, pc_rdata : UInt<32>, pc_wdata : UInt<32>, mem_addr : UInt<32>, mem_rmask : UInt<4>, mem_wmask : UInt<4>, mem_rdata : UInt<32>, mem_wdata : UInt<32>}

    inst dut aof Core @[Core.scala 46:19]
    dut.clock <= clock
    dut.reset_wky <= reset_wky
    dut.io.host.fromhost.bits_wky is invalid @[Core.scala 48:29]
    dut.io.host.fromhost.valid <= UInt<1>("h0") @[Core.scala 49:30]
    rvfi <= dut.rvfi @[Core.scala 50:8]
    cmem imem : UInt<32> [16] @[Core.scala 51:17]
    cmem dmem : UInt<32> [16] @[Core.scala 52:17]
    reg cycle : UInt<32>, clock with :
      reset => (reset_wky, UInt<32>("h0")) @[Core.scala 53:22]
    node iaddr = div(dut.io.icache.req.bits_wky.addr, UInt<3>("h4")) @[Core.scala 54:43]
    node daddr = div(dut.io.dcache.req.bits_wky.addr, UInt<3>("h4")) @[Core.scala 55:43]
    node _write_T = bits(dut.io.dcache.req.bits_wky.mask, 0, 0) @[Core.scala 59:64]
    node _write_T_1 = and(dut.io.dcache.req.valid, _write_T) @[Core.scala 59:34]
    node _write_T_2 = bits(_write_T_1, 0, 0) @[Core.scala 59:69]
    node _write_T_3 = bits(daddr, 3, 0) @[Core.scala 61:13]
    infer mport write_MPORT = dmem[_write_T_3], clock @[Core.scala 61:13]
    node _write_T_4 = mux(_write_T_2, dut.io.dcache.req.bits_wky.data, write_MPORT) @[Core.scala 58:11]
    node _write_T_5 = bits(_write_T_4, 7, 0) @[Core.scala 62:8]
    node _write_T_6 = dshl(_write_T_5, UInt<1>("h0")) @[Core.scala 62:33]
    node _write_T_7 = or(UInt<32>("h0"), _write_T_6) @[Core.scala 57:11]
    node _write_T_8 = bits(dut.io.dcache.req.bits_wky.mask, 1, 1) @[Core.scala 59:64]
    node _write_T_9 = and(dut.io.dcache.req.valid, _write_T_8) @[Core.scala 59:34]
    node _write_T_10 = bits(_write_T_9, 0, 0) @[Core.scala 59:69]
    node _write_T_11 = bits(daddr, 3, 0) @[Core.scala 61:13]
    infer mport write_MPORT_1 = dmem[_write_T_11], clock @[Core.scala 61:13]
    node _write_T_12 = mux(_write_T_10, dut.io.dcache.req.bits_wky.data, write_MPORT_1) @[Core.scala 58:11]
    node _write_T_13 = bits(_write_T_12, 15, 8) @[Core.scala 62:8]
    node _write_T_14 = dshl(_write_T_13, UInt<4>("h8")) @[Core.scala 62:33]
    node _write_T_15 = or(_write_T_7, _write_T_14) @[Core.scala 57:11]
    node _write_T_16 = bits(dut.io.dcache.req.bits_wky.mask, 2, 2) @[Core.scala 59:64]
    node _write_T_17 = and(dut.io.dcache.req.valid, _write_T_16) @[Core.scala 59:34]
    node _write_T_18 = bits(_write_T_17, 0, 0) @[Core.scala 59:69]
    node _write_T_19 = bits(daddr, 3, 0) @[Core.scala 61:13]
    infer mport write_MPORT_2 = dmem[_write_T_19], clock @[Core.scala 61:13]
    node _write_T_20 = mux(_write_T_18, dut.io.dcache.req.bits_wky.data, write_MPORT_2) @[Core.scala 58:11]
    node _write_T_21 = bits(_write_T_20, 23, 16) @[Core.scala 62:8]
    node _write_T_22 = dshl(_write_T_21, UInt<5>("h10")) @[Core.scala 62:33]
    node _write_T_23 = or(_write_T_15, _write_T_22) @[Core.scala 57:11]
    node _write_T_24 = bits(dut.io.dcache.req.bits_wky.mask, 3, 3) @[Core.scala 59:64]
    node _write_T_25 = and(dut.io.dcache.req.valid, _write_T_24) @[Core.scala 59:34]
    node _write_T_26 = bits(_write_T_25, 0, 0) @[Core.scala 59:69]
    node _write_T_27 = bits(daddr, 3, 0) @[Core.scala 61:13]
    infer mport write_MPORT_3 = dmem[_write_T_27], clock @[Core.scala 61:13]
    node _write_T_28 = mux(_write_T_26, dut.io.dcache.req.bits_wky.data, write_MPORT_3) @[Core.scala 58:11]
    node _write_T_29 = bits(_write_T_28, 31, 24) @[Core.scala 62:8]
    node _write_T_30 = dshl(_write_T_29, UInt<5>("h18")) @[Core.scala 62:33]
    node write = or(_write_T_23, _write_T_30) @[Core.scala 57:11]
    node _dut_io_icache_resp_valid_T = bits(reset_wky, 0, 0) @[Core.scala 64:38]
    node _dut_io_icache_resp_valid_T_1 = eq(_dut_io_icache_resp_valid_T, UInt<1>("h0")) @[Core.scala 64:31]
    dut.io.icache.resp.valid <= _dut_io_icache_resp_valid_T_1 @[Core.scala 64:28]
    node _dut_io_dcache_resp_valid_T = bits(reset_wky, 0, 0) @[Core.scala 65:38]
    node _dut_io_dcache_resp_valid_T_1 = eq(_dut_io_dcache_resp_valid_T, UInt<1>("h0")) @[Core.scala 65:31]
    dut.io.dcache.resp.valid <= _dut_io_dcache_resp_valid_T_1 @[Core.scala 65:28]
    node _dut_io_icache_resp_bits_data_T = bits(iaddr, 3, 0) @[Core.scala 66:47]
    infer mport dut_io_icache_resp_bits_data_MPORT = imem[_dut_io_icache_resp_bits_data_T], clock @[Core.scala 66:47]
    reg dut_io_icache_resp_bits_data_REG : UInt, clock with :
      reset => (UInt<1>("h0"), dut_io_icache_resp_bits_data_REG) @[Core.scala 66:42]
    dut_io_icache_resp_bits_data_REG <= dut_io_icache_resp_bits_data_MPORT @[Core.scala 66:42]
    dut.io.icache.resp.bits_wky.data <= dut_io_icache_resp_bits_data_REG @[Core.scala 66:32]
    node _dut_io_dcache_resp_bits_data_T = bits(daddr, 3, 0) @[Core.scala 67:47]
    infer mport dut_io_dcache_resp_bits_data_MPORT = dmem[_dut_io_dcache_resp_bits_data_T], clock @[Core.scala 67:47]
    reg dut_io_dcache_resp_bits_data_REG : UInt, clock with :
      reset => (UInt<1>("h0"), dut_io_dcache_resp_bits_data_REG) @[Core.scala 67:42]
    dut_io_dcache_resp_bits_data_REG <= dut_io_dcache_resp_bits_data_MPORT @[Core.scala 67:42]
    dut.io.dcache.resp.bits_wky.data <= dut_io_dcache_resp_bits_data_REG @[Core.scala 67:32]
    when dut.io.dcache.req.valid : @[Core.scala 68:33]
    {
      node _T = orr(dut.io.dcache.req.bits_wky.mask) @[Core.scala 69:38]
      when _T : @[Core.scala 69:43]
      {
        node _T_1 = bits(daddr, 3, 0) @[Core.scala 70:11]
        infer mport MPORT = dmem[_T_1], clock @[Core.scala 70:11]
        MPORT <= write @[Core.scala 70:19]
    }
    }
    node _cycle_T = add(cycle, UInt<1>("h1")) @[Core.scala 73:18]
    node _cycle_T_1 = tail(_cycle_T, 1) @[Core.scala 73:18]
    cycle <= _cycle_T_1 @[Core.scala 73:9]
    wire someAssume : UInt<1> @[Core.scala 74:24]
    someAssume is invalid @[Core.scala 75:14]
    node _T_2 = bits(reset_wky, 0, 0) @[Core.scala 77:9]
    node _T_3 = eq(_T_2, UInt<1>("h0")) @[Core.scala 77:9]
    when _T_3 : @[Core.scala 77:9]
    {
      node _T_4 = eq(someAssume, UInt<1>("h0")) @[Core.scala 77:9]
      when _T_4 : @[Core.scala 77:9]
      {
      }
 }


