<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="1">
  <probeset name="xc7a100t_0" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="ddr3_block_inst/wr_ddr3_data_sel/state_a_w[5]"/>
        <net name="ddr3_block_inst/wr_ddr3_data_sel/state_a_w[4]"/>
        <net name="ddr3_block_inst/wr_ddr3_data_sel/state_a_w[3]"/>
        <net name="ddr3_block_inst/wr_ddr3_data_sel/state_a_w[2]"/>
        <net name="ddr3_block_inst/wr_ddr3_data_sel/state_a_w[1]"/>
        <net name="ddr3_block_inst/wr_ddr3_data_sel/state_a_w[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="11"/>
      </probeOptions>
      <nets>
        <net name="ddr3_block_inst/wr_ddr3_data_sel/fifo_ddr3_sgl_A_w[10]"/>
        <net name="ddr3_block_inst/wr_ddr3_data_sel/fifo_ddr3_sgl_A_w[9]"/>
        <net name="ddr3_block_inst/wr_ddr3_data_sel/fifo_ddr3_sgl_A_w[8]"/>
        <net name="ddr3_block_inst/wr_ddr3_data_sel/fifo_ddr3_sgl_A_w[7]"/>
        <net name="ddr3_block_inst/wr_ddr3_data_sel/fifo_ddr3_sgl_A_w[6]"/>
        <net name="ddr3_block_inst/wr_ddr3_data_sel/fifo_ddr3_sgl_A_w[5]"/>
        <net name="ddr3_block_inst/wr_ddr3_data_sel/fifo_ddr3_sgl_A_w[4]"/>
        <net name="ddr3_block_inst/wr_ddr3_data_sel/fifo_ddr3_sgl_A_w[3]"/>
        <net name="ddr3_block_inst/wr_ddr3_data_sel/fifo_ddr3_sgl_A_w[2]"/>
        <net name="ddr3_block_inst/wr_ddr3_data_sel/fifo_ddr3_sgl_A_w[1]"/>
        <net name="ddr3_block_inst/wr_ddr3_data_sel/fifo_ddr3_sgl_A_w[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="ddr3_block_inst/wr_ddr3_data_sel/ch_A_ok_w"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="ddr3_block_inst/wr_ddr3_data_sel/type_A0_ok_w"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="ddr3_block_inst/wr_ddr3_data_sel/type_A1_ok_w"/>
      </nets>
    </probe>
  </probeset>
</probeData>
