Classic Timing Analyzer report for DE1_VGA
Wed Nov 15 12:50:25 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'pixel_clock_gen:pcg0|altpll:altpll_component|_clk0'
  7. Clock Hold: 'pixel_clock_gen:pcg0|altpll:altpll_component|_clk0'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+-------------+---------------+----------------------------------------------------+----------------------------------------------------+--------------+
; Type                                                              ; Slack     ; Required Time                    ; Actual Time                      ; From        ; To            ; From Clock                                         ; To Clock                                           ; Failed Paths ;
+-------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+-------------+---------------+----------------------------------------------------+----------------------------------------------------+--------------+
; Worst-case tsu                                                    ; N/A       ; None                             ; 4.140 ns                         ; rst         ; vga_b[7]~reg0 ; --                                                 ; clk50m                                             ; 0            ;
; Worst-case tco                                                    ; N/A       ; None                             ; 10.394 ns                        ; vga_vs~reg0 ; vga_blank     ; clk50m                                             ; --                                                 ; 0            ;
; Worst-case th                                                     ; N/A       ; None                             ; -3.122 ns                        ; rst         ; vga_g[7]~reg0 ; --                                                 ; clk50m                                             ; 0            ;
; Clock Setup: 'pixel_clock_gen:pcg0|altpll:altpll_component|_clk0' ; 16.732 ns ; 40.00 MHz ( period = 25.000 ns ) ; 120.95 MHz ( period = 8.268 ns ) ; hs_count[0] ; vga_g[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'pixel_clock_gen:pcg0|altpll:altpll_component|_clk0'  ; 0.445 ns  ; 40.00 MHz ( period = 25.000 ns ) ; N/A                              ; vga_vs~reg0 ; vga_vs~reg0   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                                      ;           ;                                  ;                                  ;             ;               ;                                                    ;                                                    ; 0            ;
+-------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+-------------+---------------+----------------------------------------------------+----------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C15AF484C7      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                     ;
+----------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                    ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+----------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ;                    ; PLL output ; 40.0 MHz         ; 0.000 ns      ; 0.000 ns     ; clk50m   ; 4                     ; 5                   ; -2.419 ns ;              ;
; clk50m                                             ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+----------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pixel_clock_gen:pcg0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+-------------+---------------+----------------------------------------------------+----------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From        ; To            ; From Clock                                         ; To Clock                                           ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------+---------------+----------------------------------------------------+----------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 16.732 ns                               ; 120.95 MHz ( period = 8.268 ns )                    ; hs_count[0] ; vga_g[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 8.048 ns                ;
; 16.732 ns                               ; 120.95 MHz ( period = 8.268 ns )                    ; hs_count[0] ; vga_g[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 8.048 ns                ;
; 16.732 ns                               ; 120.95 MHz ( period = 8.268 ns )                    ; hs_count[0] ; vga_r[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 8.048 ns                ;
; 16.733 ns                               ; 120.96 MHz ( period = 8.267 ns )                    ; hs_count[0] ; vga_g[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 8.047 ns                ;
; 16.733 ns                               ; 120.96 MHz ( period = 8.267 ns )                    ; hs_count[0] ; vga_g[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 8.047 ns                ;
; 16.734 ns                               ; 120.98 MHz ( period = 8.266 ns )                    ; hs_count[0] ; vga_g[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 8.046 ns                ;
; 16.734 ns                               ; 120.98 MHz ( period = 8.266 ns )                    ; hs_count[0] ; vga_r[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 8.046 ns                ;
; 16.737 ns                               ; 121.02 MHz ( period = 8.263 ns )                    ; hs_count[0] ; vga_b[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 8.043 ns                ;
; 16.740 ns                               ; 121.07 MHz ( period = 8.260 ns )                    ; hs_count[0] ; vga_g[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 8.040 ns                ;
; 16.740 ns                               ; 121.07 MHz ( period = 8.260 ns )                    ; hs_count[3] ; vga_g[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 8.041 ns                ;
; 16.740 ns                               ; 121.07 MHz ( period = 8.260 ns )                    ; hs_count[3] ; vga_g[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 8.041 ns                ;
; 16.740 ns                               ; 121.07 MHz ( period = 8.260 ns )                    ; hs_count[0] ; vga_r[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 8.040 ns                ;
; 16.740 ns                               ; 121.07 MHz ( period = 8.260 ns )                    ; hs_count[3] ; vga_r[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 8.041 ns                ;
; 16.741 ns                               ; 121.08 MHz ( period = 8.259 ns )                    ; hs_count[3] ; vga_g[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 8.040 ns                ;
; 16.741 ns                               ; 121.08 MHz ( period = 8.259 ns )                    ; hs_count[3] ; vga_g[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 8.040 ns                ;
; 16.742 ns                               ; 121.09 MHz ( period = 8.258 ns )                    ; hs_count[3] ; vga_g[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 8.039 ns                ;
; 16.742 ns                               ; 121.09 MHz ( period = 8.258 ns )                    ; hs_count[3] ; vga_r[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 8.039 ns                ;
; 16.744 ns                               ; 121.12 MHz ( period = 8.256 ns )                    ; hs_count[0] ; vga_b[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 8.036 ns                ;
; 16.744 ns                               ; 121.12 MHz ( period = 8.256 ns )                    ; hs_count[0] ; vga_g[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 8.036 ns                ;
; 16.745 ns                               ; 121.14 MHz ( period = 8.255 ns )                    ; hs_count[3] ; vga_b[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 8.036 ns                ;
; 16.747 ns                               ; 121.17 MHz ( period = 8.253 ns )                    ; hs_count[0] ; vga_b[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 8.033 ns                ;
; 16.747 ns                               ; 121.17 MHz ( period = 8.253 ns )                    ; hs_count[0] ; vga_r[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 8.033 ns                ;
; 16.748 ns                               ; 121.18 MHz ( period = 8.252 ns )                    ; hs_count[0] ; vga_b[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 8.032 ns                ;
; 16.748 ns                               ; 121.18 MHz ( period = 8.252 ns )                    ; hs_count[0] ; vga_b[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 8.032 ns                ;
; 16.748 ns                               ; 121.18 MHz ( period = 8.252 ns )                    ; hs_count[3] ; vga_g[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 8.033 ns                ;
; 16.748 ns                               ; 121.18 MHz ( period = 8.252 ns )                    ; hs_count[3] ; vga_r[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 8.033 ns                ;
; 16.752 ns                               ; 121.24 MHz ( period = 8.248 ns )                    ; hs_count[3] ; vga_b[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 8.029 ns                ;
; 16.752 ns                               ; 121.24 MHz ( period = 8.248 ns )                    ; hs_count[3] ; vga_g[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 8.029 ns                ;
; 16.755 ns                               ; 121.29 MHz ( period = 8.245 ns )                    ; hs_count[3] ; vga_b[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 8.026 ns                ;
; 16.755 ns                               ; 121.29 MHz ( period = 8.245 ns )                    ; hs_count[3] ; vga_r[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 8.026 ns                ;
; 16.756 ns                               ; 121.30 MHz ( period = 8.244 ns )                    ; hs_count[3] ; vga_b[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 8.025 ns                ;
; 16.756 ns                               ; 121.30 MHz ( period = 8.244 ns )                    ; hs_count[3] ; vga_b[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 8.025 ns                ;
; 16.811 ns                               ; 122.12 MHz ( period = 8.189 ns )                    ; hs_count[1] ; vga_g[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.969 ns                ;
; 16.811 ns                               ; 122.12 MHz ( period = 8.189 ns )                    ; hs_count[1] ; vga_g[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.969 ns                ;
; 16.811 ns                               ; 122.12 MHz ( period = 8.189 ns )                    ; hs_count[1] ; vga_r[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.969 ns                ;
; 16.812 ns                               ; 122.13 MHz ( period = 8.188 ns )                    ; hs_count[1] ; vga_g[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.968 ns                ;
; 16.812 ns                               ; 122.13 MHz ( period = 8.188 ns )                    ; hs_count[1] ; vga_g[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.968 ns                ;
; 16.813 ns                               ; 122.14 MHz ( period = 8.187 ns )                    ; hs_count[1] ; vga_g[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.967 ns                ;
; 16.813 ns                               ; 122.14 MHz ( period = 8.187 ns )                    ; hs_count[1] ; vga_r[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.967 ns                ;
; 16.816 ns                               ; 122.19 MHz ( period = 8.184 ns )                    ; hs_count[1] ; vga_b[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.964 ns                ;
; 16.819 ns                               ; 122.23 MHz ( period = 8.181 ns )                    ; hs_count[1] ; vga_g[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.961 ns                ;
; 16.819 ns                               ; 122.23 MHz ( period = 8.181 ns )                    ; hs_count[1] ; vga_r[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.961 ns                ;
; 16.823 ns                               ; 122.29 MHz ( period = 8.177 ns )                    ; hs_count[1] ; vga_b[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.957 ns                ;
; 16.823 ns                               ; 122.29 MHz ( period = 8.177 ns )                    ; hs_count[1] ; vga_g[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.957 ns                ;
; 16.826 ns                               ; 122.34 MHz ( period = 8.174 ns )                    ; hs_count[1] ; vga_b[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.954 ns                ;
; 16.826 ns                               ; 122.34 MHz ( period = 8.174 ns )                    ; hs_count[1] ; vga_r[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.954 ns                ;
; 16.827 ns                               ; 122.35 MHz ( period = 8.173 ns )                    ; hs_count[1] ; vga_b[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.953 ns                ;
; 16.827 ns                               ; 122.35 MHz ( period = 8.173 ns )                    ; hs_count[1] ; vga_b[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.953 ns                ;
; 16.885 ns                               ; 123.23 MHz ( period = 8.115 ns )                    ; hs_count[2] ; vga_g[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.895 ns                ;
; 16.885 ns                               ; 123.23 MHz ( period = 8.115 ns )                    ; hs_count[2] ; vga_g[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.895 ns                ;
; 16.885 ns                               ; 123.23 MHz ( period = 8.115 ns )                    ; hs_count[2] ; vga_r[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.895 ns                ;
; 16.886 ns                               ; 123.24 MHz ( period = 8.114 ns )                    ; hs_count[2] ; vga_g[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.894 ns                ;
; 16.886 ns                               ; 123.24 MHz ( period = 8.114 ns )                    ; hs_count[2] ; vga_g[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.894 ns                ;
; 16.887 ns                               ; 123.26 MHz ( period = 8.113 ns )                    ; hs_count[2] ; vga_g[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.893 ns                ;
; 16.887 ns                               ; 123.26 MHz ( period = 8.113 ns )                    ; hs_count[2] ; vga_r[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.893 ns                ;
; 16.890 ns                               ; 123.30 MHz ( period = 8.110 ns )                    ; hs_count[2] ; vga_b[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.890 ns                ;
; 16.893 ns                               ; 123.35 MHz ( period = 8.107 ns )                    ; hs_count[2] ; vga_g[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.887 ns                ;
; 16.893 ns                               ; 123.35 MHz ( period = 8.107 ns )                    ; hs_count[2] ; vga_r[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.887 ns                ;
; 16.897 ns                               ; 123.41 MHz ( period = 8.103 ns )                    ; hs_count[2] ; vga_b[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.883 ns                ;
; 16.897 ns                               ; 123.41 MHz ( period = 8.103 ns )                    ; hs_count[2] ; vga_g[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.883 ns                ;
; 16.900 ns                               ; 123.46 MHz ( period = 8.100 ns )                    ; hs_count[2] ; vga_b[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.880 ns                ;
; 16.900 ns                               ; 123.46 MHz ( period = 8.100 ns )                    ; hs_count[2] ; vga_r[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.880 ns                ;
; 16.901 ns                               ; 123.47 MHz ( period = 8.099 ns )                    ; hs_count[2] ; vga_b[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.879 ns                ;
; 16.901 ns                               ; 123.47 MHz ( period = 8.099 ns )                    ; hs_count[2] ; vga_b[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.879 ns                ;
; 16.932 ns                               ; 123.95 MHz ( period = 8.068 ns )                    ; hs_count[4] ; vga_g[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 7.849 ns                ;
; 16.932 ns                               ; 123.95 MHz ( period = 8.068 ns )                    ; hs_count[4] ; vga_g[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 7.849 ns                ;
; 16.932 ns                               ; 123.95 MHz ( period = 8.068 ns )                    ; hs_count[4] ; vga_r[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 7.849 ns                ;
; 16.933 ns                               ; 123.96 MHz ( period = 8.067 ns )                    ; hs_count[4] ; vga_g[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 7.848 ns                ;
; 16.933 ns                               ; 123.96 MHz ( period = 8.067 ns )                    ; hs_count[4] ; vga_g[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 7.848 ns                ;
; 16.934 ns                               ; 123.98 MHz ( period = 8.066 ns )                    ; hs_count[4] ; vga_g[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 7.847 ns                ;
; 16.934 ns                               ; 123.98 MHz ( period = 8.066 ns )                    ; hs_count[4] ; vga_r[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 7.847 ns                ;
; 16.937 ns                               ; 124.02 MHz ( period = 8.063 ns )                    ; hs_count[4] ; vga_b[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 7.844 ns                ;
; 16.940 ns                               ; 124.07 MHz ( period = 8.060 ns )                    ; hs_count[4] ; vga_g[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 7.841 ns                ;
; 16.940 ns                               ; 124.07 MHz ( period = 8.060 ns )                    ; hs_count[4] ; vga_r[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 7.841 ns                ;
; 16.944 ns                               ; 124.13 MHz ( period = 8.056 ns )                    ; hs_count[4] ; vga_b[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 7.837 ns                ;
; 16.944 ns                               ; 124.13 MHz ( period = 8.056 ns )                    ; hs_count[4] ; vga_g[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 7.837 ns                ;
; 16.947 ns                               ; 124.18 MHz ( period = 8.053 ns )                    ; hs_count[4] ; vga_b[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 7.834 ns                ;
; 16.947 ns                               ; 124.18 MHz ( period = 8.053 ns )                    ; hs_count[4] ; vga_r[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 7.834 ns                ;
; 16.948 ns                               ; 124.19 MHz ( period = 8.052 ns )                    ; hs_count[4] ; vga_b[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 7.833 ns                ;
; 16.948 ns                               ; 124.19 MHz ( period = 8.052 ns )                    ; hs_count[4] ; vga_b[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.781 ns                 ; 7.833 ns                ;
; 17.104 ns                               ; 126.65 MHz ( period = 7.896 ns )                    ; hs_count[7] ; vga_g[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.676 ns                ;
; 17.104 ns                               ; 126.65 MHz ( period = 7.896 ns )                    ; hs_count[7] ; vga_g[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.676 ns                ;
; 17.104 ns                               ; 126.65 MHz ( period = 7.896 ns )                    ; hs_count[7] ; vga_r[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.676 ns                ;
; 17.105 ns                               ; 126.66 MHz ( period = 7.895 ns )                    ; hs_count[7] ; vga_g[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.675 ns                ;
; 17.105 ns                               ; 126.66 MHz ( period = 7.895 ns )                    ; hs_count[7] ; vga_g[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.675 ns                ;
; 17.106 ns                               ; 126.68 MHz ( period = 7.894 ns )                    ; hs_count[7] ; vga_g[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.674 ns                ;
; 17.106 ns                               ; 126.68 MHz ( period = 7.894 ns )                    ; hs_count[7] ; vga_r[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.674 ns                ;
; 17.109 ns                               ; 126.73 MHz ( period = 7.891 ns )                    ; hs_count[7] ; vga_b[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.671 ns                ;
; 17.112 ns                               ; 126.77 MHz ( period = 7.888 ns )                    ; hs_count[7] ; vga_g[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.668 ns                ;
; 17.112 ns                               ; 126.77 MHz ( period = 7.888 ns )                    ; hs_count[7] ; vga_r[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.668 ns                ;
; 17.116 ns                               ; 126.84 MHz ( period = 7.884 ns )                    ; hs_count[7] ; vga_b[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.664 ns                ;
; 17.116 ns                               ; 126.84 MHz ( period = 7.884 ns )                    ; hs_count[7] ; vga_g[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.664 ns                ;
; 17.119 ns                               ; 126.89 MHz ( period = 7.881 ns )                    ; hs_count[7] ; vga_b[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.661 ns                ;
; 17.119 ns                               ; 126.89 MHz ( period = 7.881 ns )                    ; hs_count[7] ; vga_r[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.661 ns                ;
; 17.120 ns                               ; 126.90 MHz ( period = 7.880 ns )                    ; hs_count[7] ; vga_b[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.660 ns                ;
; 17.120 ns                               ; 126.90 MHz ( period = 7.880 ns )                    ; hs_count[7] ; vga_b[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.660 ns                ;
; 17.227 ns                               ; 128.65 MHz ( period = 7.773 ns )                    ; hs_count[5] ; vga_g[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.553 ns                ;
; 17.227 ns                               ; 128.65 MHz ( period = 7.773 ns )                    ; hs_count[5] ; vga_g[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.553 ns                ;
; 17.227 ns                               ; 128.65 MHz ( period = 7.773 ns )                    ; hs_count[5] ; vga_r[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.553 ns                ;
; 17.228 ns                               ; 128.67 MHz ( period = 7.772 ns )                    ; hs_count[5] ; vga_g[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.552 ns                ;
; 17.228 ns                               ; 128.67 MHz ( period = 7.772 ns )                    ; hs_count[5] ; vga_g[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.552 ns                ;
; 17.229 ns                               ; 128.68 MHz ( period = 7.771 ns )                    ; hs_count[5] ; vga_g[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.551 ns                ;
; 17.229 ns                               ; 128.68 MHz ( period = 7.771 ns )                    ; hs_count[5] ; vga_r[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.551 ns                ;
; 17.232 ns                               ; 128.73 MHz ( period = 7.768 ns )                    ; hs_count[5] ; vga_b[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.548 ns                ;
; 17.235 ns                               ; 128.78 MHz ( period = 7.765 ns )                    ; hs_count[5] ; vga_g[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.545 ns                ;
; 17.235 ns                               ; 128.78 MHz ( period = 7.765 ns )                    ; hs_count[5] ; vga_r[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.545 ns                ;
; 17.239 ns                               ; 128.85 MHz ( period = 7.761 ns )                    ; hs_count[5] ; vga_b[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.541 ns                ;
; 17.239 ns                               ; 128.85 MHz ( period = 7.761 ns )                    ; hs_count[5] ; vga_g[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.541 ns                ;
; 17.242 ns                               ; 128.90 MHz ( period = 7.758 ns )                    ; hs_count[5] ; vga_b[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.538 ns                ;
; 17.242 ns                               ; 128.90 MHz ( period = 7.758 ns )                    ; hs_count[5] ; vga_r[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.538 ns                ;
; 17.243 ns                               ; 128.92 MHz ( period = 7.757 ns )                    ; hs_count[5] ; vga_b[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.537 ns                ;
; 17.243 ns                               ; 128.92 MHz ( period = 7.757 ns )                    ; hs_count[5] ; vga_b[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.537 ns                ;
; 17.248 ns                               ; 129.00 MHz ( period = 7.752 ns )                    ; hs_count[8] ; vga_g[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.532 ns                ;
; 17.248 ns                               ; 129.00 MHz ( period = 7.752 ns )                    ; hs_count[8] ; vga_g[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.532 ns                ;
; 17.248 ns                               ; 129.00 MHz ( period = 7.752 ns )                    ; hs_count[8] ; vga_r[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.532 ns                ;
; 17.249 ns                               ; 129.02 MHz ( period = 7.751 ns )                    ; hs_count[8] ; vga_g[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.531 ns                ;
; 17.249 ns                               ; 129.02 MHz ( period = 7.751 ns )                    ; hs_count[8] ; vga_g[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.531 ns                ;
; 17.250 ns                               ; 129.03 MHz ( period = 7.750 ns )                    ; hs_count[8] ; vga_g[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.530 ns                ;
; 17.250 ns                               ; 129.03 MHz ( period = 7.750 ns )                    ; hs_count[8] ; vga_r[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.530 ns                ;
; 17.253 ns                               ; 129.08 MHz ( period = 7.747 ns )                    ; hs_count[8] ; vga_b[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.527 ns                ;
; 17.256 ns                               ; 129.13 MHz ( period = 7.744 ns )                    ; hs_count[8] ; vga_g[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.524 ns                ;
; 17.256 ns                               ; 129.13 MHz ( period = 7.744 ns )                    ; hs_count[8] ; vga_r[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.524 ns                ;
; 17.260 ns                               ; 129.20 MHz ( period = 7.740 ns )                    ; hs_count[8] ; vga_b[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.520 ns                ;
; 17.260 ns                               ; 129.20 MHz ( period = 7.740 ns )                    ; hs_count[8] ; vga_g[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.520 ns                ;
; 17.263 ns                               ; 129.25 MHz ( period = 7.737 ns )                    ; hs_count[8] ; vga_b[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.517 ns                ;
; 17.263 ns                               ; 129.25 MHz ( period = 7.737 ns )                    ; hs_count[8] ; vga_r[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.517 ns                ;
; 17.264 ns                               ; 129.27 MHz ( period = 7.736 ns )                    ; hs_count[8] ; vga_b[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.516 ns                ;
; 17.264 ns                               ; 129.27 MHz ( period = 7.736 ns )                    ; hs_count[8] ; vga_b[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.516 ns                ;
; 17.271 ns                               ; 129.38 MHz ( period = 7.729 ns )                    ; hs_count[6] ; vga_g[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.509 ns                ;
; 17.271 ns                               ; 129.38 MHz ( period = 7.729 ns )                    ; hs_count[6] ; vga_g[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.509 ns                ;
; 17.271 ns                               ; 129.38 MHz ( period = 7.729 ns )                    ; hs_count[6] ; vga_r[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.509 ns                ;
; 17.272 ns                               ; 129.40 MHz ( period = 7.728 ns )                    ; hs_count[6] ; vga_g[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.508 ns                ;
; 17.272 ns                               ; 129.40 MHz ( period = 7.728 ns )                    ; hs_count[6] ; vga_g[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.508 ns                ;
; 17.273 ns                               ; 129.42 MHz ( period = 7.727 ns )                    ; hs_count[6] ; vga_g[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.507 ns                ;
; 17.273 ns                               ; 129.42 MHz ( period = 7.727 ns )                    ; hs_count[6] ; vga_r[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.507 ns                ;
; 17.276 ns                               ; 129.47 MHz ( period = 7.724 ns )                    ; hs_count[6] ; vga_b[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.504 ns                ;
; 17.279 ns                               ; 129.52 MHz ( period = 7.721 ns )                    ; hs_count[6] ; vga_g[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.501 ns                ;
; 17.279 ns                               ; 129.52 MHz ( period = 7.721 ns )                    ; hs_count[6] ; vga_r[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.501 ns                ;
; 17.283 ns                               ; 129.58 MHz ( period = 7.717 ns )                    ; hs_count[6] ; vga_b[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.497 ns                ;
; 17.283 ns                               ; 129.58 MHz ( period = 7.717 ns )                    ; hs_count[6] ; vga_g[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.497 ns                ;
; 17.286 ns                               ; 129.63 MHz ( period = 7.714 ns )                    ; hs_count[6] ; vga_b[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.494 ns                ;
; 17.286 ns                               ; 129.63 MHz ( period = 7.714 ns )                    ; hs_count[6] ; vga_r[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.494 ns                ;
; 17.287 ns                               ; 129.65 MHz ( period = 7.713 ns )                    ; hs_count[6] ; vga_b[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.493 ns                ;
; 17.287 ns                               ; 129.65 MHz ( period = 7.713 ns )                    ; hs_count[6] ; vga_b[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.493 ns                ;
; 17.303 ns                               ; 129.92 MHz ( period = 7.697 ns )                    ; blank_vs    ; vga_g[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 21.016 ns                 ; 3.713 ns                ;
; 17.303 ns                               ; 129.92 MHz ( period = 7.697 ns )                    ; blank_vs    ; vga_g[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 21.016 ns                 ; 3.713 ns                ;
; 17.303 ns                               ; 129.92 MHz ( period = 7.697 ns )                    ; blank_vs    ; vga_r[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 21.016 ns                 ; 3.713 ns                ;
; 17.304 ns                               ; 129.94 MHz ( period = 7.696 ns )                    ; blank_vs    ; vga_g[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 21.016 ns                 ; 3.712 ns                ;
; 17.304 ns                               ; 129.94 MHz ( period = 7.696 ns )                    ; blank_vs    ; vga_g[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 21.016 ns                 ; 3.712 ns                ;
; 17.305 ns                               ; 129.95 MHz ( period = 7.695 ns )                    ; blank_vs    ; vga_g[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 21.016 ns                 ; 3.711 ns                ;
; 17.305 ns                               ; 129.95 MHz ( period = 7.695 ns )                    ; blank_vs    ; vga_r[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 21.016 ns                 ; 3.711 ns                ;
; 17.308 ns                               ; 130.01 MHz ( period = 7.692 ns )                    ; blank_vs    ; vga_b[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 21.016 ns                 ; 3.708 ns                ;
; 17.311 ns                               ; 130.06 MHz ( period = 7.689 ns )                    ; blank_vs    ; vga_g[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 21.016 ns                 ; 3.705 ns                ;
; 17.311 ns                               ; 130.06 MHz ( period = 7.689 ns )                    ; blank_vs    ; vga_r[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 21.016 ns                 ; 3.705 ns                ;
; 17.315 ns                               ; 130.12 MHz ( period = 7.685 ns )                    ; blank_vs    ; vga_b[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 21.016 ns                 ; 3.701 ns                ;
; 17.315 ns                               ; 130.12 MHz ( period = 7.685 ns )                    ; blank_vs    ; vga_g[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 21.016 ns                 ; 3.701 ns                ;
; 17.318 ns                               ; 130.17 MHz ( period = 7.682 ns )                    ; blank_vs    ; vga_b[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 21.016 ns                 ; 3.698 ns                ;
; 17.318 ns                               ; 130.17 MHz ( period = 7.682 ns )                    ; blank_vs    ; vga_r[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 21.016 ns                 ; 3.698 ns                ;
; 17.319 ns                               ; 130.19 MHz ( period = 7.681 ns )                    ; blank_vs    ; vga_b[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 21.016 ns                 ; 3.697 ns                ;
; 17.319 ns                               ; 130.19 MHz ( period = 7.681 ns )                    ; blank_vs    ; vga_b[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 21.016 ns                 ; 3.697 ns                ;
; 17.379 ns                               ; 131.22 MHz ( period = 7.621 ns )                    ; hs_count[0] ; vga_b[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.744 ns                 ; 7.365 ns                ;
; 17.379 ns                               ; 131.22 MHz ( period = 7.621 ns )                    ; hs_count[0] ; vga_b[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.744 ns                 ; 7.365 ns                ;
; 17.381 ns                               ; 131.25 MHz ( period = 7.619 ns )                    ; hs_count[0] ; vga_b[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.744 ns                 ; 7.363 ns                ;
; 17.387 ns                               ; 131.35 MHz ( period = 7.613 ns )                    ; hs_count[3] ; vga_b[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.745 ns                 ; 7.358 ns                ;
; 17.387 ns                               ; 131.35 MHz ( period = 7.613 ns )                    ; hs_count[3] ; vga_b[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.745 ns                 ; 7.358 ns                ;
; 17.389 ns                               ; 131.39 MHz ( period = 7.611 ns )                    ; hs_count[3] ; vga_b[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.745 ns                 ; 7.356 ns                ;
; 17.458 ns                               ; 132.59 MHz ( period = 7.542 ns )                    ; hs_count[1] ; vga_b[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.744 ns                 ; 7.286 ns                ;
; 17.458 ns                               ; 132.59 MHz ( period = 7.542 ns )                    ; hs_count[1] ; vga_b[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.744 ns                 ; 7.286 ns                ;
; 17.460 ns                               ; 132.63 MHz ( period = 7.540 ns )                    ; hs_count[1] ; vga_b[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.744 ns                 ; 7.284 ns                ;
; 17.532 ns                               ; 133.90 MHz ( period = 7.468 ns )                    ; hs_count[2] ; vga_b[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.744 ns                 ; 7.212 ns                ;
; 17.532 ns                               ; 133.90 MHz ( period = 7.468 ns )                    ; hs_count[2] ; vga_b[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.744 ns                 ; 7.212 ns                ;
; 17.534 ns                               ; 133.94 MHz ( period = 7.466 ns )                    ; hs_count[2] ; vga_b[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.744 ns                 ; 7.210 ns                ;
; 17.550 ns                               ; 134.23 MHz ( period = 7.450 ns )                    ; hs_count[9] ; vga_g[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.230 ns                ;
; 17.550 ns                               ; 134.23 MHz ( period = 7.450 ns )                    ; hs_count[9] ; vga_g[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.230 ns                ;
; 17.550 ns                               ; 134.23 MHz ( period = 7.450 ns )                    ; hs_count[9] ; vga_r[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.230 ns                ;
; 17.551 ns                               ; 134.25 MHz ( period = 7.449 ns )                    ; hs_count[9] ; vga_g[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.229 ns                ;
; 17.551 ns                               ; 134.25 MHz ( period = 7.449 ns )                    ; hs_count[9] ; vga_g[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.229 ns                ;
; 17.552 ns                               ; 134.26 MHz ( period = 7.448 ns )                    ; hs_count[9] ; vga_g[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.228 ns                ;
; 17.552 ns                               ; 134.26 MHz ( period = 7.448 ns )                    ; hs_count[9] ; vga_r[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.228 ns                ;
; 17.555 ns                               ; 134.32 MHz ( period = 7.445 ns )                    ; hs_count[9] ; vga_b[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.225 ns                ;
; 17.558 ns                               ; 134.37 MHz ( period = 7.442 ns )                    ; hs_count[9] ; vga_g[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.222 ns                ;
; 17.558 ns                               ; 134.37 MHz ( period = 7.442 ns )                    ; hs_count[9] ; vga_r[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.222 ns                ;
; 17.562 ns                               ; 134.44 MHz ( period = 7.438 ns )                    ; hs_count[9] ; vga_b[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.218 ns                ;
; 17.562 ns                               ; 134.44 MHz ( period = 7.438 ns )                    ; hs_count[9] ; vga_g[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.218 ns                ;
; 17.565 ns                               ; 134.50 MHz ( period = 7.435 ns )                    ; hs_count[9] ; vga_b[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.215 ns                ;
; 17.565 ns                               ; 134.50 MHz ( period = 7.435 ns )                    ; hs_count[9] ; vga_r[4]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.215 ns                ;
; 17.566 ns                               ; 134.52 MHz ( period = 7.434 ns )                    ; hs_count[9] ; vga_b[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.214 ns                ;
; 17.566 ns                               ; 134.52 MHz ( period = 7.434 ns )                    ; hs_count[9] ; vga_b[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.780 ns                 ; 7.214 ns                ;
; 17.579 ns                               ; 134.75 MHz ( period = 7.421 ns )                    ; hs_count[4] ; vga_b[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.745 ns                 ; 7.166 ns                ;
; 17.579 ns                               ; 134.75 MHz ( period = 7.421 ns )                    ; hs_count[4] ; vga_b[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.745 ns                 ; 7.166 ns                ;
; 17.581 ns                               ; 134.79 MHz ( period = 7.419 ns )                    ; hs_count[4] ; vga_b[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.745 ns                 ; 7.164 ns                ;
; 17.751 ns                               ; 137.95 MHz ( period = 7.249 ns )                    ; hs_count[7] ; vga_b[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.744 ns                 ; 6.993 ns                ;
; 17.751 ns                               ; 137.95 MHz ( period = 7.249 ns )                    ; hs_count[7] ; vga_b[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.744 ns                 ; 6.993 ns                ;
; 17.753 ns                               ; 137.99 MHz ( period = 7.247 ns )                    ; hs_count[7] ; vga_b[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.744 ns                 ; 6.991 ns                ;
; 17.870 ns                               ; 140.25 MHz ( period = 7.130 ns )                    ; vs_count[0] ; vs_count[6]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 6.898 ns                ;
; 17.871 ns                               ; 140.27 MHz ( period = 7.129 ns )                    ; vs_count[0] ; vs_count[5]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 6.897 ns                ;
; 17.871 ns                               ; 140.27 MHz ( period = 7.129 ns )                    ; vs_count[0] ; vs_count[1]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 6.897 ns                ;
; 17.874 ns                               ; 140.33 MHz ( period = 7.126 ns )                    ; hs_count[5] ; vga_b[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.744 ns                 ; 6.870 ns                ;
; 17.874 ns                               ; 140.33 MHz ( period = 7.126 ns )                    ; hs_count[5] ; vga_b[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.744 ns                 ; 6.870 ns                ;
; 17.874 ns                               ; 140.33 MHz ( period = 7.126 ns )                    ; vs_count[0] ; vs_count[4]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.768 ns                 ; 6.894 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;             ;               ;                                                    ;                                                    ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------+---------------+----------------------------------------------------+----------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'pixel_clock_gen:pcg0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+---------------+----------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To            ; From Clock                                         ; To Clock                                           ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------+----------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.445 ns                                ; vga_vs~reg0                                         ; vga_vs~reg0   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.968 ns                                ; hs_count[5]                                         ; hs_count[5]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.977 ns                 ;
; 0.969 ns                                ; vs_count[2]                                         ; vs_count[2]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.978 ns                 ;
; 1.003 ns                                ; hs_count[6]                                         ; hs_count[6]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.012 ns                 ;
; 1.194 ns                                ; vs_count[7]                                         ; vs_count[7]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.203 ns                 ;
; 1.211 ns                                ; vs_count[3]                                         ; vs_count[3]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.220 ns                 ;
; 1.216 ns                                ; hs_count[8]                                         ; hs_count[8]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.225 ns                 ;
; 1.229 ns                                ; vs_count[8]                                         ; vs_count[8]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.238 ns                 ;
; 1.250 ns                                ; hs_count[7]                                         ; hs_count[7]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.259 ns                 ;
; 1.250 ns                                ; hs_count[9]                                         ; hs_count[9]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.259 ns                 ;
; 1.400 ns                                ; hs_count[5]                                         ; hs_count[6]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.409 ns                 ;
; 1.401 ns                                ; vs_count[1]                                         ; vs_count[2]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.410 ns                 ;
; 1.409 ns                                ; vs_count[6]                                         ; vs_count[7]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.418 ns                                ; blank_hs                                            ; vga_g[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.427 ns                 ;
; 1.420 ns                                ; blank_hs                                            ; blank_hs      ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.429 ns                 ;
; 1.436 ns                                ; hs_count[6]                                         ; hs_count[7]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.445 ns                 ;
; 1.464 ns                                ; blank_vs                                            ; blank_vs      ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.473 ns                 ;
; 1.480 ns                                ; hs_count[5]                                         ; hs_count[7]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.489 ns                 ;
; 1.484 ns                                ; vs_count[5]                                         ; vs_count[7]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.493 ns                 ;
; 1.489 ns                                ; vs_count[6]                                         ; vs_count[8]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.498 ns                 ;
; 1.502 ns                                ; vs_count[2]                                         ; vs_count[3]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.511 ns                 ;
; 1.516 ns                                ; hs_count[6]                                         ; hs_count[8]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.525 ns                 ;
; 1.558 ns                                ; vs_count[4]                                         ; vs_count[7]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.567 ns                 ;
; 1.560 ns                                ; hs_count[5]                                         ; hs_count[8]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.569 ns                 ;
; 1.564 ns                                ; vs_count[5]                                         ; vs_count[8]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.573 ns                 ;
; 1.575 ns                                ; vs_count[1]                                         ; vs_count[3]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.584 ns                 ;
; 1.596 ns                                ; hs_count[6]                                         ; hs_count[9]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.605 ns                 ;
; 1.600 ns                                ; hs_count[0]                                         ; hs_count[0]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.609 ns                 ;
; 1.606 ns                                ; vs_count[5]                                         ; vs_count[5]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.615 ns                 ;
; 1.615 ns                                ; hs_count[4]                                         ; hs_count[5]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.625 ns                 ;
; 1.626 ns                                ; vs_count[7]                                         ; vs_count[8]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.635 ns                 ;
; 1.638 ns                                ; vs_count[4]                                         ; vs_count[8]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.647 ns                 ;
; 1.640 ns                                ; hs_count[5]                                         ; hs_count[9]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.649 ns                 ;
; 1.648 ns                                ; hs_count[8]                                         ; hs_count[9]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.657 ns                 ;
; 1.662 ns                                ; hs_count[2]                                         ; hs_count[5]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.671 ns                 ;
; 1.683 ns                                ; hs_count[7]                                         ; hs_count[8]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.692 ns                 ;
; 1.695 ns                                ; hs_count[4]                                         ; hs_count[6]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.705 ns                 ;
; 1.736 ns                                ; hs_count[1]                                         ; hs_count[5]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.745 ns                 ;
; 1.742 ns                                ; hs_count[2]                                         ; hs_count[6]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.751 ns                 ;
; 1.763 ns                                ; hs_count[7]                                         ; hs_count[9]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.772 ns                 ;
; 1.775 ns                                ; hs_count[4]                                         ; hs_count[7]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.785 ns                 ;
; 1.803 ns                                ; vs_count[4]                                         ; vs_count[4]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.812 ns                 ;
; 1.807 ns                                ; hs_count[3]                                         ; hs_count[5]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.817 ns                 ;
; 1.812 ns                                ; vs_count[6]                                         ; vs_count[6]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.821 ns                 ;
; 1.815 ns                                ; hs_count[0]                                         ; hs_count[5]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.824 ns                 ;
; 1.816 ns                                ; hs_count[1]                                         ; hs_count[6]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.825 ns                 ;
; 1.822 ns                                ; vs_count[2]                                         ; vs_count[7]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.831 ns                 ;
; 1.822 ns                                ; hs_count[2]                                         ; hs_count[7]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.831 ns                 ;
; 1.834 ns                                ; vs_count[1]                                         ; vs_count[1]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.843 ns                 ;
; 1.840 ns                                ; hs_count[1]                                         ; hs_count[1]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.849 ns                 ;
; 1.850 ns                                ; vga_hs~reg0                                         ; vga_hs~reg0   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.859 ns                 ;
; 1.850 ns                                ; hs_count[2]                                         ; hs_count[2]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.859 ns                 ;
; 1.855 ns                                ; hs_count[4]                                         ; hs_count[8]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.865 ns                 ;
; 1.883 ns                                ; vs_count[3]                                         ; vs_count[7]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.892 ns                 ;
; 1.887 ns                                ; hs_count[3]                                         ; hs_count[6]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.897 ns                 ;
; 1.895 ns                                ; vs_count[1]                                         ; vs_count[7]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.904 ns                 ;
; 1.895 ns                                ; hs_count[0]                                         ; hs_count[6]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.904 ns                 ;
; 1.896 ns                                ; hs_count[1]                                         ; hs_count[7]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.905 ns                 ;
; 1.902 ns                                ; vs_count[2]                                         ; vs_count[8]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.911 ns                 ;
; 1.902 ns                                ; hs_count[2]                                         ; hs_count[8]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.911 ns                 ;
; 1.920 ns                                ; hs_count[10]                                        ; hs_count[10]  ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.929 ns                 ;
; 1.935 ns                                ; hs_count[4]                                         ; hs_count[9]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.945 ns                 ;
; 1.963 ns                                ; vs_count[3]                                         ; vs_count[8]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.972 ns                 ;
; 1.967 ns                                ; hs_count[3]                                         ; hs_count[7]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.977 ns                 ;
; 1.975 ns                                ; vs_count[1]                                         ; vs_count[8]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.984 ns                 ;
; 1.975 ns                                ; hs_count[0]                                         ; hs_count[7]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.984 ns                 ;
; 1.976 ns                                ; hs_count[1]                                         ; hs_count[8]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.985 ns                 ;
; 1.982 ns                                ; hs_count[2]                                         ; hs_count[9]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.991 ns                 ;
; 2.032 ns                                ; vs_count[4]                                         ; vs_count[5]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.041 ns                 ;
; 2.047 ns                                ; hs_count[3]                                         ; hs_count[8]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.057 ns                 ;
; 2.055 ns                                ; hs_count[0]                                         ; hs_count[8]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.064 ns                 ;
; 2.056 ns                                ; hs_count[1]                                         ; hs_count[9]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.065 ns                 ;
; 2.071 ns                                ; blank_hs                                            ; vga_r[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.080 ns                 ;
; 2.074 ns                                ; blank_hs                                            ; vga_r[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.083 ns                 ;
; 2.075 ns                                ; blank_hs                                            ; vga_r[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.084 ns                 ;
; 2.077 ns                                ; blank_hs                                            ; vga_r[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.086 ns                 ;
; 2.127 ns                                ; hs_count[3]                                         ; hs_count[9]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.137 ns                 ;
; 2.135 ns                                ; hs_count[0]                                         ; hs_count[9]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.144 ns                 ;
; 2.186 ns                                ; hs_count[4]                                         ; hs_count[4]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.195 ns                 ;
; 2.221 ns                                ; hs_count[3]                                         ; hs_count[3]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.230 ns                 ;
; 2.239 ns                                ; vs_count[5]                                         ; vs_count[6]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.248 ns                 ;
; 2.271 ns                                ; hs_count[0]                                         ; hs_count[1]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.280 ns                 ;
; 2.276 ns                                ; hs_count[1]                                         ; hs_count[2]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.285 ns                 ;
; 2.296 ns                                ; vs_count[2]                                         ; vs_count[5]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.305 ns                 ;
; 2.313 ns                                ; vs_count[4]                                         ; vs_count[6]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.322 ns                 ;
; 2.355 ns                                ; hs_count[0]                                         ; hs_count[2]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.364 ns                 ;
; 2.357 ns                                ; vs_count[3]                                         ; vs_count[5]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.366 ns                 ;
; 2.360 ns                                ; vs_count[0]                                         ; vs_count[2]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.376 ns                 ;
; 2.369 ns                                ; vs_count[1]                                         ; vs_count[5]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.378 ns                 ;
; 2.419 ns                                ; vs_count[2]                                         ; vs_count[4]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.428 ns                 ;
; 2.435 ns                                ; hs_count[2]                                         ; hs_count[3]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.443 ns                 ;
; 2.480 ns                                ; vs_count[3]                                         ; vs_count[4]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.489 ns                 ;
; 2.492 ns                                ; vs_count[1]                                         ; vs_count[4]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.501 ns                 ;
; 2.509 ns                                ; hs_count[1]                                         ; hs_count[3]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.517 ns                 ;
; 2.534 ns                                ; vs_count[0]                                         ; vs_count[3]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.550 ns                 ;
; 2.539 ns                                ; hs_count[5]                                         ; vga_g[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 2.543 ns                 ;
; 2.541 ns                                ; hs_count[5]                                         ; blank_hs      ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 2.545 ns                 ;
; 2.577 ns                                ; vs_count[2]                                         ; vs_count[6]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.586 ns                 ;
; 2.585 ns                                ; hs_count[2]                                         ; hs_count[4]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.593 ns                 ;
; 2.588 ns                                ; hs_count[0]                                         ; hs_count[3]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.596 ns                 ;
; 2.612 ns                                ; hs_count[7]                                         ; hs_count[0]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.621 ns                 ;
; 2.613 ns                                ; hs_count[7]                                         ; hs_count[2]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.622 ns                 ;
; 2.616 ns                                ; hs_count[7]                                         ; hs_count[1]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.625 ns                 ;
; 2.638 ns                                ; vs_count[3]                                         ; vs_count[6]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.647 ns                 ;
; 2.650 ns                                ; vs_count[1]                                         ; vs_count[6]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.659 ns                 ;
; 2.659 ns                                ; hs_count[1]                                         ; hs_count[4]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.667 ns                 ;
; 2.694 ns                                ; hs_count[2]                                         ; vga_g[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 2.698 ns                 ;
; 2.696 ns                                ; hs_count[2]                                         ; blank_hs      ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 2.700 ns                 ;
; 2.707 ns                                ; hs_count[3]                                         ; hs_count[0]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.717 ns                 ;
; 2.708 ns                                ; hs_count[3]                                         ; hs_count[2]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.718 ns                 ;
; 2.711 ns                                ; hs_count[3]                                         ; hs_count[1]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.721 ns                 ;
; 2.730 ns                                ; hs_count[3]                                         ; hs_count[4]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.739 ns                 ;
; 2.738 ns                                ; hs_count[0]                                         ; hs_count[4]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.746 ns                 ;
; 2.747 ns                                ; hs_count[2]                                         ; hs_count[1]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.756 ns                 ;
; 2.748 ns                                ; hs_count[2]                                         ; hs_count[0]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.757 ns                 ;
; 2.754 ns                                ; hs_count[6]                                         ; hs_count[10]  ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.762 ns                 ;
; 2.761 ns                                ; hs_count[9]                                         ; hs_count[10]  ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.769 ns                 ;
; 2.798 ns                                ; hs_count[5]                                         ; hs_count[10]  ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.806 ns                 ;
; 2.798 ns                                ; hs_count[6]                                         ; hs_count[0]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.807 ns                 ;
; 2.799 ns                                ; hs_count[6]                                         ; hs_count[2]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.808 ns                 ;
; 2.802 ns                                ; hs_count[6]                                         ; hs_count[1]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.811 ns                 ;
; 2.806 ns                                ; hs_count[8]                                         ; hs_count[10]  ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.814 ns                 ;
; 2.842 ns                                ; hs_count[5]                                         ; hs_count[0]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.851 ns                 ;
; 2.843 ns                                ; hs_count[5]                                         ; hs_count[2]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.852 ns                 ;
; 2.846 ns                                ; hs_count[5]                                         ; hs_count[1]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.855 ns                 ;
; 2.854 ns                                ; vs_count[0]                                         ; vs_count[7]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.870 ns                 ;
; 2.854 ns                                ; hs_count[7]                                         ; hs_count[4]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.862 ns                 ;
; 2.854 ns                                ; hs_count[7]                                         ; hs_count[3]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.862 ns                 ;
; 2.855 ns                                ; hs_count[10]                                        ; vga_g[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 2.860 ns                 ;
; 2.857 ns                                ; hs_count[10]                                        ; blank_hs      ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 2.862 ns                 ;
; 2.874 ns                                ; hs_count[8]                                         ; hs_count[0]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.883 ns                 ;
; 2.875 ns                                ; hs_count[8]                                         ; hs_count[2]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.884 ns                 ;
; 2.878 ns                                ; hs_count[8]                                         ; hs_count[1]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.887 ns                 ;
; 2.882 ns                                ; hs_count[7]                                         ; hs_count[10]  ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.890 ns                 ;
; 2.885 ns                                ; hs_count[9]                                         ; hs_count[0]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.894 ns                 ;
; 2.886 ns                                ; hs_count[9]                                         ; hs_count[2]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.895 ns                 ;
; 2.889 ns                                ; hs_count[9]                                         ; hs_count[1]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.898 ns                 ;
; 2.892 ns                                ; hs_count[2]                                         ; hs_count[10]  ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.900 ns                 ;
; 2.934 ns                                ; vs_count[0]                                         ; vs_count[8]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.950 ns                 ;
; 2.949 ns                                ; hs_count[10]                                        ; hs_count[3]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.958 ns                 ;
; 2.950 ns                                ; hs_count[10]                                        ; hs_count[4]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.959 ns                 ;
; 2.977 ns                                ; hs_count[3]                                         ; hs_count[10]  ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.986 ns                 ;
; 2.979 ns                                ; vs_count[4]                                         ; blank_vs      ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.981 ns                 ;
; 2.992 ns                                ; hs_count[10]                                        ; hs_count[1]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.002 ns                 ;
; 2.992 ns                                ; hs_count[10]                                        ; hs_count[0]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.002 ns                 ;
; 2.993 ns                                ; hs_count[10]                                        ; hs_count[2]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.003 ns                 ;
; 2.995 ns                                ; hs_count[1]                                         ; hs_count[0]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.004 ns                 ;
; 3.037 ns                                ; hs_count[1]                                         ; vga_g[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 3.041 ns                 ;
; 3.039 ns                                ; hs_count[1]                                         ; blank_hs      ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 3.043 ns                 ;
; 3.040 ns                                ; hs_count[6]                                         ; hs_count[4]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 3.048 ns                 ;
; 3.040 ns                                ; hs_count[6]                                         ; hs_count[3]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 3.048 ns                 ;
; 3.084 ns                                ; hs_count[5]                                         ; hs_count[4]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 3.092 ns                 ;
; 3.084 ns                                ; hs_count[5]                                         ; hs_count[3]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 3.092 ns                 ;
; 3.093 ns                                ; hs_count[4]                                         ; hs_count[10]  ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.102 ns                 ;
; 3.108 ns                                ; hs_count[7]                                         ; vga_g[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 3.112 ns                 ;
; 3.110 ns                                ; hs_count[7]                                         ; blank_hs      ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 3.114 ns                 ;
; 3.116 ns                                ; vs_count[6]                                         ; vs_count[0]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.118 ns                 ;
; 3.116 ns                                ; hs_count[8]                                         ; hs_count[4]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 3.124 ns                 ;
; 3.116 ns                                ; hs_count[8]                                         ; hs_count[3]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 3.124 ns                 ;
; 3.117 ns                                ; vs_count[6]                                         ; vs_count[9]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.119 ns                 ;
; 3.121 ns                                ; vs_count[4]                                         ; vs_count[9]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.123 ns                 ;
; 3.121 ns                                ; vs_count[4]                                         ; vs_count[0]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.123 ns                 ;
; 3.127 ns                                ; hs_count[9]                                         ; hs_count[4]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 3.135 ns                 ;
; 3.127 ns                                ; hs_count[9]                                         ; hs_count[3]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 3.135 ns                 ;
; 3.137 ns                                ; hs_count[4]                                         ; hs_count[0]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.147 ns                 ;
; 3.138 ns                                ; hs_count[4]                                         ; hs_count[2]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.148 ns                 ;
; 3.141 ns                                ; hs_count[4]                                         ; hs_count[1]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.151 ns                 ;
; 3.145 ns                                ; vs_count[0]                                         ; vs_count[1]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 3.161 ns                 ;
; 3.186 ns                                ; hs_count[4]                                         ; vga_g[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 3.191 ns                 ;
; 3.188 ns                                ; hs_count[4]                                         ; blank_hs      ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 3.193 ns                 ;
; 3.191 ns                                ; vs_count[5]                                         ; vs_count[0]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.193 ns                 ;
; 3.192 ns                                ; hs_count[5]                                         ; vga_r[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 3.196 ns                 ;
; 3.192 ns                                ; vs_count[5]                                         ; vs_count[9]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.194 ns                 ;
; 3.195 ns                                ; hs_count[5]                                         ; vga_r[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 3.199 ns                 ;
; 3.196 ns                                ; hs_count[5]                                         ; vga_r[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 3.200 ns                 ;
; 3.198 ns                                ; hs_count[5]                                         ; vga_r[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 3.202 ns                 ;
; 3.199 ns                                ; hs_count[0]                                         ; vga_g[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 3.203 ns                 ;
; 3.201 ns                                ; hs_count[0]                                         ; blank_hs      ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 3.205 ns                 ;
; 3.203 ns                                ; hs_count[3]                                         ; vga_g[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 3.208 ns                 ;
; 3.205 ns                                ; hs_count[3]                                         ; blank_hs      ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 3.210 ns                 ;
; 3.207 ns                                ; vs_count[5]                                         ; blank_vs      ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.209 ns                 ;
; 3.209 ns                                ; vs_count[8]                                         ; vs_count[0]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.211 ns                 ;
; 3.210 ns                                ; vs_count[8]                                         ; vs_count[9]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.212 ns                 ;
; 3.214 ns                                ; hs_count[1]                                         ; hs_count[10]  ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 3.222 ns                 ;
; 3.229 ns                                ; blank_hs                                            ; vga_b[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.003 ns                  ; 3.226 ns                 ;
; 3.231 ns                                ; blank_hs                                            ; vga_b[6]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.003 ns                  ; 3.228 ns                 ;
; 3.231 ns                                ; blank_hs                                            ; vga_b[5]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.003 ns                  ; 3.228 ns                 ;
; 3.253 ns                                ; vs_count[7]                                         ; vs_count[0]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.255 ns                 ;
; 3.254 ns                                ; vs_count[7]                                         ; vs_count[9]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.256 ns                 ;
; 3.287 ns                                ; hs_count[2]                                         ; vga_hs~reg0   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 3.295 ns                 ;
; 3.293 ns                                ; hs_count[0]                                         ; hs_count[10]  ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 3.301 ns                 ;
; 3.294 ns                                ; hs_count[6]                                         ; vga_g[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 3.298 ns                 ;
; 3.296 ns                                ; hs_count[6]                                         ; blank_hs      ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 3.300 ns                 ;
; 3.328 ns                                ; vs_count[0]                                         ; vs_count[5]   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 3.344 ns                 ;
; 3.347 ns                                ; hs_count[2]                                         ; vga_r[1]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 3.351 ns                 ;
; 3.350 ns                                ; hs_count[2]                                         ; vga_r[3]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 3.354 ns                 ;
; 3.351 ns                                ; hs_count[2]                                         ; vga_r[0]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 3.355 ns                 ;
; 3.353 ns                                ; hs_count[2]                                         ; vga_r[2]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 3.357 ns                 ;
; 3.370 ns                                ; hs_count[8]                                         ; vga_g[7]~reg0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 3.374 ns                 ;
; 3.372 ns                                ; hs_count[8]                                         ; blank_hs      ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 3.376 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;               ;                                                    ;                                                    ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+---------------+----------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To            ; To Clock ;
+-------+--------------+------------+------+---------------+----------+
; N/A   ; None         ; 4.140 ns   ; rst  ; vga_b[5]~reg0 ; clk50m   ;
; N/A   ; None         ; 4.140 ns   ; rst  ; vga_b[6]~reg0 ; clk50m   ;
; N/A   ; None         ; 4.140 ns   ; rst  ; vga_b[7]~reg0 ; clk50m   ;
; N/A   ; None         ; 3.816 ns   ; rst  ; vga_r[4]~reg0 ; clk50m   ;
; N/A   ; None         ; 3.816 ns   ; rst  ; vga_r[5]~reg0 ; clk50m   ;
; N/A   ; None         ; 3.816 ns   ; rst  ; vga_r[6]~reg0 ; clk50m   ;
; N/A   ; None         ; 3.816 ns   ; rst  ; vga_r[7]~reg0 ; clk50m   ;
; N/A   ; None         ; 3.816 ns   ; rst  ; vga_g[0]~reg0 ; clk50m   ;
; N/A   ; None         ; 3.816 ns   ; rst  ; vga_g[1]~reg0 ; clk50m   ;
; N/A   ; None         ; 3.816 ns   ; rst  ; vga_g[2]~reg0 ; clk50m   ;
; N/A   ; None         ; 3.816 ns   ; rst  ; vga_g[3]~reg0 ; clk50m   ;
; N/A   ; None         ; 3.816 ns   ; rst  ; vga_g[4]~reg0 ; clk50m   ;
; N/A   ; None         ; 3.816 ns   ; rst  ; vga_g[5]~reg0 ; clk50m   ;
; N/A   ; None         ; 3.816 ns   ; rst  ; vga_g[6]~reg0 ; clk50m   ;
; N/A   ; None         ; 3.816 ns   ; rst  ; vga_b[0]~reg0 ; clk50m   ;
; N/A   ; None         ; 3.816 ns   ; rst  ; vga_b[1]~reg0 ; clk50m   ;
; N/A   ; None         ; 3.816 ns   ; rst  ; vga_b[2]~reg0 ; clk50m   ;
; N/A   ; None         ; 3.816 ns   ; rst  ; vga_b[3]~reg0 ; clk50m   ;
; N/A   ; None         ; 3.816 ns   ; rst  ; vga_b[4]~reg0 ; clk50m   ;
; N/A   ; None         ; 3.370 ns   ; rst  ; vga_r[0]~reg0 ; clk50m   ;
; N/A   ; None         ; 3.370 ns   ; rst  ; vga_r[1]~reg0 ; clk50m   ;
; N/A   ; None         ; 3.370 ns   ; rst  ; vga_r[2]~reg0 ; clk50m   ;
; N/A   ; None         ; 3.370 ns   ; rst  ; vga_r[3]~reg0 ; clk50m   ;
; N/A   ; None         ; 3.370 ns   ; rst  ; vga_g[7]~reg0 ; clk50m   ;
+-------+--------------+------------+------+---------------+----------+


+---------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                 ;
+-------+--------------+------------+----------------------------------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                                               ; To            ; From Clock ;
+-------+--------------+------------+----------------------------------------------------+---------------+------------+
; N/A   ; None         ; 10.394 ns  ; vga_vs~reg0                                        ; vga_blank     ; clk50m     ;
; N/A   ; None         ; 8.958 ns   ; vga_vs~reg0                                        ; vga_vs        ; clk50m     ;
; N/A   ; None         ; 6.785 ns   ; vga_hs~reg0                                        ; vga_blank     ; clk50m     ;
; N/A   ; None         ; 6.534 ns   ; vga_r[4]~reg0                                      ; vga_r[4]      ; clk50m     ;
; N/A   ; None         ; 6.136 ns   ; vga_r[1]~reg0                                      ; vga_r[1]      ; clk50m     ;
; N/A   ; None         ; 6.040 ns   ; vga_r[2]~reg0                                      ; vga_r[2]      ; clk50m     ;
; N/A   ; None         ; 6.019 ns   ; vga_r[3]~reg0                                      ; vga_r[3]      ; clk50m     ;
; N/A   ; None         ; 5.978 ns   ; vga_b[7]~reg0                                      ; vga_b[7]      ; clk50m     ;
; N/A   ; None         ; 5.539 ns   ; vga_r[0]~reg0                                      ; vga_r[0]      ; clk50m     ;
; N/A   ; None         ; 5.237 ns   ; vga_r[7]~reg0                                      ; vga_r[7]      ; clk50m     ;
; N/A   ; None         ; 5.193 ns   ; vga_b[6]~reg0                                      ; vga_b[6]      ; clk50m     ;
; N/A   ; None         ; 5.150 ns   ; vga_b[5]~reg0                                      ; vga_b[5]      ; clk50m     ;
; N/A   ; None         ; 5.028 ns   ; vga_g[5]~reg0                                      ; vga_g[5]      ; clk50m     ;
; N/A   ; None         ; 5.015 ns   ; vga_g[4]~reg0                                      ; vga_g[4]      ; clk50m     ;
; N/A   ; None         ; 4.989 ns   ; vga_b[1]~reg0                                      ; vga_b[1]      ; clk50m     ;
; N/A   ; None         ; 4.984 ns   ; vga_b[4]~reg0                                      ; vga_b[4]      ; clk50m     ;
; N/A   ; None         ; 4.963 ns   ; vga_r[5]~reg0                                      ; vga_r[5]      ; clk50m     ;
; N/A   ; None         ; 4.879 ns   ; vga_g[6]~reg0                                      ; vga_g[6]      ; clk50m     ;
; N/A   ; None         ; 4.878 ns   ; vga_g[7]~reg0                                      ; vga_g[7]      ; clk50m     ;
; N/A   ; None         ; 4.841 ns   ; vga_r[6]~reg0                                      ; vga_r[6]      ; clk50m     ;
; N/A   ; None         ; 4.769 ns   ; vga_b[2]~reg0                                      ; vga_b[2]      ; clk50m     ;
; N/A   ; None         ; 4.731 ns   ; vga_g[1]~reg0                                      ; vga_g[1]      ; clk50m     ;
; N/A   ; None         ; 4.707 ns   ; vga_b[3]~reg0                                      ; vga_b[3]      ; clk50m     ;
; N/A   ; None         ; 4.681 ns   ; vga_hs~reg0                                        ; vga_hs        ; clk50m     ;
; N/A   ; None         ; 4.448 ns   ; vga_b[0]~reg0                                      ; vga_b[0]      ; clk50m     ;
; N/A   ; None         ; 4.443 ns   ; vga_g[2]~reg0                                      ; vga_g[2]      ; clk50m     ;
; N/A   ; None         ; 4.169 ns   ; vga_g[0]~reg0                                      ; vga_g[0]      ; clk50m     ;
; N/A   ; None         ; 4.167 ns   ; vga_g[3]~reg0                                      ; vga_g[3]      ; clk50m     ;
; N/A   ; None         ; 1.072 ns   ; pixel_clock_gen:pcg0|altpll:altpll_component|_clk0 ; vga_pixel_clk ; clk50m     ;
+-------+--------------+------------+----------------------------------------------------+---------------+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To            ; To Clock ;
+---------------+-------------+-----------+------+---------------+----------+
; N/A           ; None        ; -3.122 ns ; rst  ; vga_r[0]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.122 ns ; rst  ; vga_r[1]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.122 ns ; rst  ; vga_r[2]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.122 ns ; rst  ; vga_r[3]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.122 ns ; rst  ; vga_g[7]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.568 ns ; rst  ; vga_r[4]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.568 ns ; rst  ; vga_r[5]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.568 ns ; rst  ; vga_r[6]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.568 ns ; rst  ; vga_r[7]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.568 ns ; rst  ; vga_g[0]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.568 ns ; rst  ; vga_g[1]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.568 ns ; rst  ; vga_g[2]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.568 ns ; rst  ; vga_g[3]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.568 ns ; rst  ; vga_g[4]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.568 ns ; rst  ; vga_g[5]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.568 ns ; rst  ; vga_g[6]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.568 ns ; rst  ; vga_b[0]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.568 ns ; rst  ; vga_b[1]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.568 ns ; rst  ; vga_b[2]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.568 ns ; rst  ; vga_b[3]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.568 ns ; rst  ; vga_b[4]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.892 ns ; rst  ; vga_b[5]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.892 ns ; rst  ; vga_b[6]~reg0 ; clk50m   ;
; N/A           ; None        ; -3.892 ns ; rst  ; vga_b[7]~reg0 ; clk50m   ;
+---------------+-------------+-----------+------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Nov 15 12:50:24 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE1_VGA -c DE1_VGA --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "vga_hs~reg0" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 16.732 ns for clock "pixel_clock_gen:pcg0|altpll:altpll_component|_clk0" between source register "hs_count[0]" and destination register "vga_g[4]~reg0"
    Info: Fmax is 120.95 MHz (period= 8.268 ns)
    Info: + Largest register to register requirement is 24.780 ns
        Info: + Setup relationship between source and destination is 25.000 ns
            Info: + Latch edge is 22.581 ns
                Info: Clock period of Destination clock "pixel_clock_gen:pcg0|altpll:altpll_component|_clk0" is 25.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.419 ns
                Info: Clock period of Source clock "pixel_clock_gen:pcg0|altpll:altpll_component|_clk0" is 25.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.019 ns
            Info: + Shortest clock path from clock "pixel_clock_gen:pcg0|altpll:altpll_component|_clk0" to destination register is 2.535 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pixel_clock_gen:pcg0|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 37; COMB Node = 'pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.004 ns) + CELL(0.602 ns) = 2.535 ns; Loc. = LCFF_X13_Y25_N17; Fanout = 1; REG Node = 'vga_g[4]~reg0'
                Info: Total cell delay = 0.602 ns ( 23.75 % )
                Info: Total interconnect delay = 1.933 ns ( 76.25 % )
            Info: - Longest clock path from clock "pixel_clock_gen:pcg0|altpll:altpll_component|_clk0" to source register is 2.516 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pixel_clock_gen:pcg0|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 37; COMB Node = 'pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.516 ns; Loc. = LCFF_X25_Y18_N5; Fanout = 2; REG Node = 'hs_count[0]'
                Info: Total cell delay = 0.602 ns ( 23.93 % )
                Info: Total interconnect delay = 1.914 ns ( 76.07 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: - Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 8.048 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y18_N5; Fanout = 2; REG Node = 'hs_count[0]'
        Info: 2: + IC(0.361 ns) + CELL(0.495 ns) = 0.856 ns; Loc. = LCCOMB_X25_Y18_N8; Fanout = 2; COMB Node = 'Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.936 ns; Loc. = LCCOMB_X25_Y18_N10; Fanout = 2; COMB Node = 'Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.016 ns; Loc. = LCCOMB_X25_Y18_N12; Fanout = 2; COMB Node = 'Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 1.190 ns; Loc. = LCCOMB_X25_Y18_N14; Fanout = 2; COMB Node = 'Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.270 ns; Loc. = LCCOMB_X25_Y18_N16; Fanout = 2; COMB Node = 'Add0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.350 ns; Loc. = LCCOMB_X25_Y18_N18; Fanout = 2; COMB Node = 'Add0~11'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.430 ns; Loc. = LCCOMB_X25_Y18_N20; Fanout = 2; COMB Node = 'Add0~13'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.510 ns; Loc. = LCCOMB_X25_Y18_N22; Fanout = 2; COMB Node = 'Add0~15'
        Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 1.968 ns; Loc. = LCCOMB_X25_Y18_N24; Fanout = 4; COMB Node = 'Add0~16'
        Info: 11: + IC(0.864 ns) + CELL(0.322 ns) = 3.154 ns; Loc. = LCCOMB_X26_Y18_N24; Fanout = 1; COMB Node = 'Equal2~0'
        Info: 12: + IC(0.316 ns) + CELL(0.512 ns) = 3.982 ns; Loc. = LCCOMB_X26_Y18_N18; Fanout = 2; COMB Node = 'Equal2~1'
        Info: 13: + IC(0.322 ns) + CELL(0.521 ns) = 4.825 ns; Loc. = LCCOMB_X26_Y18_N14; Fanout = 2; COMB Node = 'blank_hs~0'
        Info: 14: + IC(0.321 ns) + CELL(0.322 ns) = 5.468 ns; Loc. = LCCOMB_X26_Y18_N8; Fanout = 24; COMB Node = 'always5~0'
        Info: 15: + IC(2.306 ns) + CELL(0.178 ns) = 7.952 ns; Loc. = LCCOMB_X13_Y25_N16; Fanout = 1; COMB Node = 'vga_g[4]~reg0feeder'
        Info: 16: + IC(0.000 ns) + CELL(0.096 ns) = 8.048 ns; Loc. = LCFF_X13_Y25_N17; Fanout = 1; REG Node = 'vga_g[4]~reg0'
        Info: Total cell delay = 3.558 ns ( 44.21 % )
        Info: Total interconnect delay = 4.490 ns ( 55.79 % )
Info: No valid register-to-register data paths exist for clock "clk50m"
Info: Minimum slack time is 445 ps for clock "pixel_clock_gen:pcg0|altpll:altpll_component|_clk0" between source register "vga_vs~reg0" and destination register "vga_vs~reg0"
    Info: + Shortest register to register delay is 0.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y17_N19; Fanout = 3; REG Node = 'vga_vs~reg0'
        Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X26_Y17_N18; Fanout = 1; COMB Node = 'vga_vs~1'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X26_Y17_N19; Fanout = 3; REG Node = 'vga_vs~reg0'
        Info: Total cell delay = 0.454 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.009 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.419 ns
                Info: Clock period of Destination clock "pixel_clock_gen:pcg0|altpll:altpll_component|_clk0" is 25.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.419 ns
                Info: Clock period of Source clock "pixel_clock_gen:pcg0|altpll:altpll_component|_clk0" is 25.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "pixel_clock_gen:pcg0|altpll:altpll_component|_clk0" to destination register is 6.280 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pixel_clock_gen:pcg0|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 37; COMB Node = 'pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.984 ns) + CELL(0.879 ns) = 2.792 ns; Loc. = LCFF_X26_Y17_N21; Fanout = 4; REG Node = 'vga_hs~reg0'
                Info: 4: + IC(1.909 ns) + CELL(0.000 ns) = 4.701 ns; Loc. = CLKCTRL_G4; Fanout = 12; COMB Node = 'vga_hs~reg0clkctrl'
                Info: 5: + IC(0.977 ns) + CELL(0.602 ns) = 6.280 ns; Loc. = LCFF_X26_Y17_N19; Fanout = 3; REG Node = 'vga_vs~reg0'
                Info: Total cell delay = 1.481 ns ( 23.58 % )
                Info: Total interconnect delay = 4.799 ns ( 76.42 % )
            Info: - Shortest clock path from clock "pixel_clock_gen:pcg0|altpll:altpll_component|_clk0" to source register is 6.280 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pixel_clock_gen:pcg0|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 37; COMB Node = 'pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.984 ns) + CELL(0.879 ns) = 2.792 ns; Loc. = LCFF_X26_Y17_N21; Fanout = 4; REG Node = 'vga_hs~reg0'
                Info: 4: + IC(1.909 ns) + CELL(0.000 ns) = 4.701 ns; Loc. = CLKCTRL_G4; Fanout = 12; COMB Node = 'vga_hs~reg0clkctrl'
                Info: 5: + IC(0.977 ns) + CELL(0.602 ns) = 6.280 ns; Loc. = LCFF_X26_Y17_N19; Fanout = 3; REG Node = 'vga_vs~reg0'
                Info: Total cell delay = 1.481 ns ( 23.58 % )
                Info: Total interconnect delay = 4.799 ns ( 76.42 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Info: tsu for register "vga_b[5]~reg0" (data pin = "rst", clock pin = "clk50m") is 4.140 ns
    Info: + Longest pin to register delay is 4.258 ns
        Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 25; PIN Node = 'rst'
        Info: 2: + IC(2.464 ns) + CELL(0.758 ns) = 4.258 ns; Loc. = LCFF_X18_Y20_N9; Fanout = 1; REG Node = 'vga_b[5]~reg0'
        Info: Total cell delay = 1.794 ns ( 42.13 % )
        Info: Total interconnect delay = 2.464 ns ( 57.87 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Offset between input clock "clk50m" and output clock "pixel_clock_gen:pcg0|altpll:altpll_component|_clk0" is -2.419 ns
    Info: - Shortest clock path from clock "pixel_clock_gen:pcg0|altpll:altpll_component|_clk0" to destination register is 2.499 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pixel_clock_gen:pcg0|altpll:altpll_component|_clk0'
        Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 37; COMB Node = 'pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.968 ns) + CELL(0.602 ns) = 2.499 ns; Loc. = LCFF_X18_Y20_N9; Fanout = 1; REG Node = 'vga_b[5]~reg0'
        Info: Total cell delay = 0.602 ns ( 24.09 % )
        Info: Total interconnect delay = 1.897 ns ( 75.91 % )
Info: tco from clock "clk50m" to destination pin "vga_blank" through register "vga_vs~reg0" is 10.394 ns
    Info: + Offset between input clock "clk50m" and output clock "pixel_clock_gen:pcg0|altpll:altpll_component|_clk0" is -2.419 ns
    Info: + Longest clock path from clock "pixel_clock_gen:pcg0|altpll:altpll_component|_clk0" to source register is 6.280 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pixel_clock_gen:pcg0|altpll:altpll_component|_clk0'
        Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 37; COMB Node = 'pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.984 ns) + CELL(0.879 ns) = 2.792 ns; Loc. = LCFF_X26_Y17_N21; Fanout = 4; REG Node = 'vga_hs~reg0'
        Info: 4: + IC(1.909 ns) + CELL(0.000 ns) = 4.701 ns; Loc. = CLKCTRL_G4; Fanout = 12; COMB Node = 'vga_hs~reg0clkctrl'
        Info: 5: + IC(0.977 ns) + CELL(0.602 ns) = 6.280 ns; Loc. = LCFF_X26_Y17_N19; Fanout = 3; REG Node = 'vga_vs~reg0'
        Info: Total cell delay = 1.481 ns ( 23.58 % )
        Info: Total interconnect delay = 4.799 ns ( 76.42 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 6.256 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y17_N19; Fanout = 3; REG Node = 'vga_vs~reg0'
        Info: 2: + IC(0.368 ns) + CELL(0.178 ns) = 0.546 ns; Loc. = LCCOMB_X26_Y17_N16; Fanout = 1; COMB Node = 'vga_blank~0'
        Info: 3: + IC(2.870 ns) + CELL(2.840 ns) = 6.256 ns; Loc. = PIN_N1; Fanout = 0; PIN Node = 'vga_blank'
        Info: Total cell delay = 3.018 ns ( 48.24 % )
        Info: Total interconnect delay = 3.238 ns ( 51.76 % )
Info: th for register "vga_r[0]~reg0" (data pin = "rst", clock pin = "clk50m") is -3.122 ns
    Info: + Offset between input clock "clk50m" and output clock "pixel_clock_gen:pcg0|altpll:altpll_component|_clk0" is -2.419 ns
    Info: + Longest clock path from clock "pixel_clock_gen:pcg0|altpll:altpll_component|_clk0" to destination register is 2.511 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pixel_clock_gen:pcg0|altpll:altpll_component|_clk0'
        Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 37; COMB Node = 'pixel_clock_gen:pcg0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X26_Y18_N1; Fanout = 1; REG Node = 'vga_r[0]~reg0'
        Info: Total cell delay = 0.602 ns ( 23.97 % )
        Info: Total interconnect delay = 1.909 ns ( 76.03 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.500 ns
        Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 25; PIN Node = 'rst'
        Info: 2: + IC(1.706 ns) + CELL(0.758 ns) = 3.500 ns; Loc. = LCFF_X26_Y18_N1; Fanout = 1; REG Node = 'vga_r[0]~reg0'
        Info: Total cell delay = 1.794 ns ( 51.26 % )
        Info: Total interconnect delay = 1.706 ns ( 48.74 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 226 megabytes
    Info: Processing ended: Wed Nov 15 12:50:25 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


