#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x229a5a0 .scope module, "test_bench" "test_bench" 2 28;
 .timescale -9 -9;
P_0x22c6a48 .param/l "ADD" 2 83, C4<100000>;
P_0x22c6a70 .param/l "AND" 2 81, C4<100100>;
P_0x22c6a98 .param/l "BRANCH_EQ" 2 77, C4<000100>;
P_0x22c6ac0 .param/l "CLK_PERIOD" 2 29, +C4<01010>;
P_0x22c6ae8 .param/l "JUMP" 2 78, C4<000010>;
P_0x22c6b10 .param/l "LOAD_WORD" 2 75, C4<100011>;
P_0x22c6b38 .param/l "NOR" 2 86, C4<100111>;
P_0x22c6b60 .param/l "OR" 2 82, C4<100101>;
P_0x22c6b88 .param/l "R_TYPE" 2 74, C4<000000>;
P_0x22c6bb0 .param/l "SLT" 2 85, C4<101010>;
P_0x22c6bd8 .param/l "STORE_WORD" 2 76, C4<101011>;
P_0x22c6c00 .param/l "SUB" 2 84, C4<100010>;
v0x2302b90_0 .var "clk_tb", 0 0;
v0x2302c10_0 .var/i "i", 31 0;
v0x2302c90_0 .var "rst_tb", 0 0;
S_0x2302770 .scope task, "dump_data" "dump_data" 2 96, 2 96, S_0x229a5a0;
 .timescale -9 -9;
v0x2302b10_0 .var/i "i", 31 0;
TD_test_bench.dump_data ;
    %set/v v0x2302b10_0, 0, 32;
T_0.0 ;
    %load/v 8, v0x2302b10_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call 2 99 "$display", "UUT address: %d, reg_file data: %d, data_mem data: %d", v0x2302b10_0, &A<v0x22fff00, v0x2302b10_0 >, &A<v0x22feb60, v0x2302b10_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2302b10_0, 32;
    %set/v v0x2302b10_0, 8, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x2299880 .scope module, "UUT" "single_cycle_mips_32" 2 47, 3 41, S_0x229a5a0;
 .timescale -9 -9;
P_0x22c9fb8 .param/l "ADD" 3 293, C4<0010>;
P_0x22c9fe0 .param/l "AND" 3 291, C4<0000>;
P_0x22ca008 .param/l "BRANCH_EQ" 3 56, C4<000100>;
P_0x22ca030 .param/l "JUMP" 3 57, C4<000010>;
P_0x22ca058 .param/l "LOAD_WORD" 3 54, C4<100011>;
P_0x22ca080 .param/l "NOR" 3 296, C4<1100>;
P_0x22ca0a8 .param/l "OR" 3 292, C4<0001>;
P_0x22ca0d0 .param/l "R_TYPE" 3 53, C4<000000>;
P_0x22ca0f8 .param/l "SLT" 3 295, C4<0111>;
P_0x22ca120 .param/l "STORE_WORD" 3 55, C4<101011>;
P_0x22ca148 .param/l "SUB" 3 294, C4<0110>;
L_0x2303580 .functor BUFZ 32, v0x23005e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x23047b0 .functor AND 1, v0x2300de0_0, L_0x2303c80, C4<1>, C4<1>;
v0x2300c80_0 .var "ALUSrc", 0 0;
v0x2300d40_0 .var "AluOP", 1 0;
v0x2300de0_0 .var "Branch", 0 0;
v0x2300e80_0 .var "Jump", 0 0;
v0x2300f30_0 .var "MemRead", 0 0;
v0x2300fe0_0 .var "MemToReg", 0 0;
v0x2301060_0 .var "MemWrite", 0 0;
v0x23010e0_0 .net "PCSrc", 0 0, L_0x23047b0; 1 drivers
v0x2301160_0 .var "RegDst", 0 0;
v0x2301200_0 .var "RegWrite", 0 0;
v0x2301310_0 .net *"_s0", 32 0, L_0x2302d10; 1 drivers
v0x2301390_0 .net *"_s13", 4 0, L_0x2303440; 1 drivers
v0x23014a0_0 .net *"_s15", 4 0, L_0x23034e0; 1 drivers
v0x2301540_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x2301660_0 .net *"_s31", 3 0, L_0x2304410; 1 drivers
v0x2301700_0 .net *"_s33", 25 0, L_0x2304500; 1 drivers
v0x23015c0_0 .net *"_s34", 1 0, C4<00>; 1 drivers
v0x2301850_0 .net *"_s4", 32 0, C4<000000000000000000000000000000100>; 1 drivers
v0x2301970_0 .net *"_s41", 29 0, L_0x2304810; 1 drivers
v0x23019f0_0 .net *"_s42", 1 0, C4<00>; 1 drivers
v0x23018d0_0 .net *"_s6", 32 0, L_0x2302f00; 1 drivers
v0x2301b20_0 .net "address_calc", 31 0, L_0x2304ac0; 1 drivers
v0x2301a70_0 .var "alu_control", 3 0;
v0x2301c60_0 .net "alu_input_1", 31 0, L_0x2303580; 1 drivers
v0x2301bd0_0 .net "alu_input_2", 31 0, L_0x2304190; 1 drivers
v0x2301de0_0 .net "alu_result", 31 0, v0x22ff660_0; 1 drivers
v0x2301d10_0 .net "alu_zero", 0 0, L_0x2303c80; 1 drivers
v0x2301f70_0 .net "clk", 0 0, v0x2302b90_0; 1 drivers
v0x2301e60_0 .net "data_mem_data", 31 0, L_0x23050f0; 1 drivers
v0x23020e0_0 .net "funct_control", 5 0, L_0x2303f90; 1 drivers
v0x2301ff0_0 .net "immediate_shift_left_2", 31 0, L_0x23049d0; 1 drivers
v0x2302260_0 .net "instruction", 31 0, L_0x2301280; 1 drivers
v0x2302160_0 .net "jump_address", 31 0, L_0x2304620; 1 drivers
v0x23021e0_0 .net "next_instruction", 31 0, L_0x2304d80; 1 drivers
v0x2302400_0 .var "pc_init", 0 0;
v0x2302480_0 .net "pre_jump_inst", 31 0, L_0x2304c50; 1 drivers
v0x23022e0_0 .var "program_counter", 31 0;
v0x2302360_0 .net "program_counter_plus_4", 31 0, L_0x23030d0; 1 drivers
v0x2302640_0 .net "read_data_1", 31 0, v0x23005e0_0; 1 drivers
v0x23026c0_0 .net "read_data_2", 31 0, v0x23006c0_0; 1 drivers
v0x2302500_0 .net "rst", 0 0, v0x2302c90_0; 1 drivers
v0x2302580_0 .net "sign_extended_immediate_16", 31 0, L_0x2303b40; 1 drivers
v0x23028a0_0 .net "write_address", 4 0, L_0x2303650; 1 drivers
v0x2302920_0 .net "write_data", 31 0, L_0x23053c0; 1 drivers
E_0x229d440 .event edge, v0x2300d40_0, v0x23020e0_0;
E_0x2292430 .event posedge, v0x2302500_0, v0x22fe9e0_0;
E_0x22952c0 .event edge, v0x2300bd0_0;
L_0x2302d10 .concat [ 32 1 0 0], v0x23022e0_0, C4<0>;
L_0x2302f00 .arith/sum 33, L_0x2302d10, C4<000000000000000000000000000000100>;
L_0x23030d0 .part L_0x2302f00, 0, 32;
L_0x2303300 .part v0x23022e0_0, 2, 6;
L_0x2303440 .part L_0x2301280, 11, 5;
L_0x23034e0 .part L_0x2301280, 16, 5;
L_0x2303650 .functor MUXZ 5, L_0x23034e0, L_0x2303440, v0x2301160_0, C4<>;
L_0x2303790 .part L_0x2301280, 21, 5;
L_0x2303880 .part L_0x2301280, 16, 5;
L_0x2303ef0 .part L_0x2301280, 0, 16;
L_0x2303f90 .part L_0x2301280, 0, 6;
L_0x2304190 .functor MUXZ 32, v0x23006c0_0, L_0x2303b40, v0x2300c80_0, C4<>;
L_0x2304410 .part L_0x23030d0, 28, 4;
L_0x2304500 .part L_0x2301280, 0, 26;
L_0x2304620 .concat [ 2 26 4 0], C4<00>, L_0x2304500, L_0x2304410;
L_0x2304810 .part L_0x2303b40, 0, 30;
L_0x23049d0 .concat [ 2 30 0 0], C4<00>, L_0x2304810;
L_0x2304ac0 .arith/sum 32, L_0x23030d0, L_0x23049d0;
L_0x2304c50 .functor MUXZ 32, L_0x23030d0, L_0x2304ac0, L_0x23047b0, C4<>;
L_0x2304d80 .functor MUXZ 32, L_0x2304c50, L_0x2304620, v0x2300e80_0, C4<>;
L_0x23052d0 .part v0x22ff660_0, 0, 6;
L_0x23053c0 .functor MUXZ 32, v0x22ff660_0, L_0x23050f0, v0x2300fe0_0, C4<>;
S_0x2300900 .scope module, "inst_mem" "inst_mem_64x32" 3 233, 4 7, S_0x2299880;
 .timescale -9 -9;
L_0x2301280 .functor BUFZ 32, L_0x23031c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x23009f0_0 .net *"_s0", 31 0, L_0x23031c0; 1 drivers
v0x2300ab0 .array "memory", 63 0, 31 0;
v0x2300b30_0 .net "ra", 5 0, L_0x2303300; 1 drivers
v0x2300bd0_0 .alias "rd", 31 0, v0x2302260_0;
L_0x23031c0 .array/port v0x2300ab0, L_0x2303300;
S_0x22ffb50 .scope module, "reg_file" "register_file" 3 254, 5 8, S_0x2299880;
 .timescale -9 -9;
v0x22ffdb0_0 .alias "clk", 0 0, v0x2301f70_0;
v0x22ffe80_0 .var/i "i", 31 0;
v0x22fff00 .array "memory", 31 0, 31 0;
v0x2300490_0 .net "ra1", 4 0, L_0x2303790; 1 drivers
v0x2300540_0 .net "ra2", 4 0, L_0x2303880; 1 drivers
v0x23005e0_0 .var "rd1", 31 0;
v0x23006c0_0 .var "rd2", 31 0;
v0x2300740_0 .net "regwrite", 0 0, v0x2301200_0; 1 drivers
v0x23007c0_0 .alias "wa", 4 0, v0x23028a0_0;
v0x2300860_0 .alias "wd", 31 0, v0x2302920_0;
v0x22fff00_0 .array/port v0x22fff00, 0;
v0x22fff00_1 .array/port v0x22fff00, 1;
v0x22fff00_2 .array/port v0x22fff00, 2;
E_0x22ffc40/0 .event edge, v0x2300490_0, v0x22fff00_0, v0x22fff00_1, v0x22fff00_2;
v0x22fff00_3 .array/port v0x22fff00, 3;
v0x22fff00_4 .array/port v0x22fff00, 4;
v0x22fff00_5 .array/port v0x22fff00, 5;
v0x22fff00_6 .array/port v0x22fff00, 6;
E_0x22ffc40/1 .event edge, v0x22fff00_3, v0x22fff00_4, v0x22fff00_5, v0x22fff00_6;
v0x22fff00_7 .array/port v0x22fff00, 7;
v0x22fff00_8 .array/port v0x22fff00, 8;
v0x22fff00_9 .array/port v0x22fff00, 9;
v0x22fff00_10 .array/port v0x22fff00, 10;
E_0x22ffc40/2 .event edge, v0x22fff00_7, v0x22fff00_8, v0x22fff00_9, v0x22fff00_10;
v0x22fff00_11 .array/port v0x22fff00, 11;
v0x22fff00_12 .array/port v0x22fff00, 12;
v0x22fff00_13 .array/port v0x22fff00, 13;
v0x22fff00_14 .array/port v0x22fff00, 14;
E_0x22ffc40/3 .event edge, v0x22fff00_11, v0x22fff00_12, v0x22fff00_13, v0x22fff00_14;
v0x22fff00_15 .array/port v0x22fff00, 15;
v0x22fff00_16 .array/port v0x22fff00, 16;
v0x22fff00_17 .array/port v0x22fff00, 17;
v0x22fff00_18 .array/port v0x22fff00, 18;
E_0x22ffc40/4 .event edge, v0x22fff00_15, v0x22fff00_16, v0x22fff00_17, v0x22fff00_18;
v0x22fff00_19 .array/port v0x22fff00, 19;
v0x22fff00_20 .array/port v0x22fff00, 20;
v0x22fff00_21 .array/port v0x22fff00, 21;
v0x22fff00_22 .array/port v0x22fff00, 22;
E_0x22ffc40/5 .event edge, v0x22fff00_19, v0x22fff00_20, v0x22fff00_21, v0x22fff00_22;
v0x22fff00_23 .array/port v0x22fff00, 23;
v0x22fff00_24 .array/port v0x22fff00, 24;
v0x22fff00_25 .array/port v0x22fff00, 25;
v0x22fff00_26 .array/port v0x22fff00, 26;
E_0x22ffc40/6 .event edge, v0x22fff00_23, v0x22fff00_24, v0x22fff00_25, v0x22fff00_26;
v0x22fff00_27 .array/port v0x22fff00, 27;
v0x22fff00_28 .array/port v0x22fff00, 28;
v0x22fff00_29 .array/port v0x22fff00, 29;
v0x22fff00_30 .array/port v0x22fff00, 30;
E_0x22ffc40/7 .event edge, v0x22fff00_27, v0x22fff00_28, v0x22fff00_29, v0x22fff00_30;
v0x22fff00_31 .array/port v0x22fff00, 31;
E_0x22ffc40/8 .event edge, v0x22fff00_31, v0x2300540_0;
E_0x22ffc40 .event/or E_0x22ffc40/0, E_0x22ffc40/1, E_0x22ffc40/2, E_0x22ffc40/3, E_0x22ffc40/4, E_0x22ffc40/5, E_0x22ffc40/6, E_0x22ffc40/7, E_0x22ffc40/8;
S_0x22ff7e0 .scope module, "sign_ext" "sign_ext_16_32" 3 275, 6 7, S_0x2299880;
 .timescale -9 -10;
v0x22ff8d0_0 .net *"_s1", 0 0, L_0x2303920; 1 drivers
v0x22ff990_0 .net *"_s2", 15 0, L_0x23039c0; 1 drivers
v0x22ffa30_0 .net "d", 15 0, L_0x2303ef0; 1 drivers
v0x22ffad0_0 .alias "q", 31 0, v0x2302580_0;
L_0x2303920 .part L_0x2303ef0, 15, 1;
LS_0x23039c0_0_0 .concat [ 1 1 1 1], L_0x2303920, L_0x2303920, L_0x2303920, L_0x2303920;
LS_0x23039c0_0_4 .concat [ 1 1 1 1], L_0x2303920, L_0x2303920, L_0x2303920, L_0x2303920;
LS_0x23039c0_0_8 .concat [ 1 1 1 1], L_0x2303920, L_0x2303920, L_0x2303920, L_0x2303920;
LS_0x23039c0_0_12 .concat [ 1 1 1 1], L_0x2303920, L_0x2303920, L_0x2303920, L_0x2303920;
L_0x23039c0 .concat [ 4 4 4 4], LS_0x23039c0_0_0, LS_0x23039c0_0_4, LS_0x23039c0_0_8, LS_0x23039c0_0_12;
L_0x2303b40 .concat [ 16 16 0 0], L_0x2303ef0, L_0x23039c0;
S_0x22fef80 .scope module, "alu" "alu" 3 342, 7 9, S_0x2299880;
 .timescale -9 -12;
P_0x22ff078 .param/l "ADD" 7 18, C4<0010>;
P_0x22ff0a0 .param/l "AND" 7 16, C4<0000>;
P_0x22ff0c8 .param/l "NOR" 7 21, C4<1100>;
P_0x22ff0f0 .param/l "OR" 7 17, C4<0001>;
P_0x22ff118 .param/l "SLT" 7 20, C4<0111>;
P_0x22ff140 .param/l "SUB" 7 19, C4<0110>;
L_0x2303c80 .functor NOT 1, L_0x2304280, C4<0>, C4<0>, C4<0>;
v0x22ff3b0_0 .net *"_s1", 0 0, L_0x2304280; 1 drivers
v0x22ff470_0 .net "alucont", 3 0, v0x2301a70_0; 1 drivers
v0x22ff510_0 .alias "rd1", 31 0, v0x2301c60_0;
v0x22ff5b0_0 .alias "rd2", 31 0, v0x2301bd0_0;
v0x22ff660_0 .var "res", 31 0;
v0x22ff700_0 .alias "zero", 0 0, v0x2301d10_0;
E_0x22fe910 .event edge, v0x22ff470_0, v0x22ff510_0, v0x22ff5b0_0;
L_0x2304280 .reduce/or v0x22ff660_0;
S_0x2292600 .scope module, "data_mem" "data_mem_64x32" 3 382, 8 7, S_0x2299880;
 .timescale -9 -9;
L_0x2304ed0 .functor XNOR 1, v0x2300f30_0, C4<1>, C4<0>, C4<0>;
v0x22dfd30_0 .net *"_s0", 0 0, C4<1>; 1 drivers
v0x22fe750_0 .net *"_s2", 0 0, L_0x2304ed0; 1 drivers
v0x22fe7f0_0 .net *"_s4", 31 0, L_0x2304fd0; 1 drivers
v0x22fe890_0 .net *"_s6", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0x22fe940_0 .net "addr", 5 0, L_0x23052d0; 1 drivers
v0x22fe9e0_0 .alias "clk", 0 0, v0x2301f70_0;
v0x22feac0_0 .var/i "i", 31 0;
v0x22feb60 .array "memory", 63 0, 31 0;
v0x22fec30_0 .net "memread", 0 0, v0x2300f30_0; 1 drivers
v0x22fecd0_0 .net "memwrite", 0 0, v0x2301060_0; 1 drivers
v0x22fedd0_0 .alias "rd", 31 0, v0x2301e60_0;
v0x22fee70_0 .alias "wd", 31 0, v0x23026c0_0;
E_0x229b080 .event posedge, v0x22fe9e0_0;
L_0x2304fd0 .array/port v0x22feb60, L_0x23052d0;
L_0x23050f0 .functor MUXZ 32, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0x2304fd0, L_0x2304ed0, C4<>;
    .scope S_0x22ffb50;
T_1 ;
    %set/v v0x22ffe80_0, 0, 32;
T_1.0 ;
    %load/v 8, v0x22ffe80_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_1.1, 5;
    %load/v 8, v0x22ffe80_0, 32;
    %ix/getv/s 3, v0x22ffe80_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x22fff00, 8, 32;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x22ffe80_0, 32;
    %set/v v0x22ffe80_0, 8, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x22ffb50;
T_2 ;
    %wait E_0x22ffc40;
    %ix/getv 3, v0x2300490_0;
    %load/av 8, v0x22fff00, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23005e0_0, 0, 8;
    %ix/getv 3, v0x2300540_0;
    %load/av 8, v0x22fff00, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23006c0_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x22ffb50;
T_3 ;
    %wait E_0x229b080;
    %load/v 8, v0x2300740_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x2300860_0, 32;
    %ix/getv 3, v0x23007c0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x22fff00, 0, 8;
t_1 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x22fef80;
T_4 ;
    %wait E_0x22fe910;
    %load/v 8, v0x22ff470_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_4.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_4.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_4.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_4.4, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.0 ;
    %load/v 8, v0x22ff510_0, 32;
    %load/v 40, v0x22ff5b0_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x22ff660_0, 0, 8;
    %jmp T_4.6;
T_4.1 ;
    %load/v 8, v0x22ff510_0, 32;
    %load/v 40, v0x22ff5b0_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x22ff660_0, 0, 8;
    %jmp T_4.6;
T_4.2 ;
    %load/v 8, v0x22ff510_0, 32;
    %load/v 40, v0x22ff5b0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x22ff660_0, 0, 8;
    %jmp T_4.6;
T_4.3 ;
    %load/v 8, v0x22ff510_0, 32;
    %load/v 40, v0x22ff5b0_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x22ff660_0, 0, 8;
    %jmp T_4.6;
T_4.4 ;
    %load/v 8, v0x22ff510_0, 32;
    %load/v 40, v0x22ff5b0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_4.7, 8;
    %movi 9, 1, 32;
    %jmp/1  T_4.9, 8;
T_4.7 ; End of true expr.
    %jmp/0  T_4.8, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_4.9;
T_4.8 ;
    %mov 9, 0, 32; Return false value
T_4.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x22ff660_0, 0, 9;
    %jmp T_4.6;
T_4.5 ;
    %load/v 8, v0x22ff510_0, 32;
    %load/v 40, v0x22ff5b0_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x22ff660_0, 0, 8;
    %jmp T_4.6;
T_4.6 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x2292600;
T_5 ;
    %set/v v0x22feac0_0, 0, 32;
T_5.0 ;
    %load/v 8, v0x22feac0_0, 32;
   %cmpi/s 8, 64, 32;
    %jmp/0xz T_5.1, 5;
    %load/v 8, v0x22feac0_0, 32;
    %ix/getv/s 3, v0x22feac0_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x22feb60, 0, 8;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x22feac0_0, 32;
    %set/v v0x22feac0_0, 8, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2292600;
T_6 ;
    %wait E_0x229b080;
    %load/v 8, v0x22fecd0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x22fee70_0, 32;
    %ix/getv 3, v0x22fe940_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x22feb60, 0, 8;
t_3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x2299880;
T_7 ;
    %set/v v0x2301160_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x2299880;
T_8 ;
    %set/v v0x2300de0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x2299880;
T_9 ;
    %set/v v0x2300f30_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x2299880;
T_10 ;
    %set/v v0x2300fe0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x2299880;
T_11 ;
    %set/v v0x2300d40_0, 0, 2;
    %end;
    .thread T_11;
    .scope S_0x2299880;
T_12 ;
    %set/v v0x2301060_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x2299880;
T_13 ;
    %set/v v0x2300c80_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x2299880;
T_14 ;
    %set/v v0x2301200_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x2299880;
T_15 ;
    %set/v v0x2300e80_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x2299880;
T_16 ;
    %wait E_0x22952c0;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.0, 4;
    %load/x1p 8, v0x2302260_0, 6;
    %jmp T_16.1;
T_16.0 ;
    %mov 8, 2, 6;
T_16.1 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 0, 6;
    %jmp/1 T_16.2, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_16.3, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_16.4, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_16.5, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_16.6, 6;
    %jmp T_16.8;
T_16.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2301160_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300c80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300fe0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2301200_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300f30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2301060_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300de0_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2300d40_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300e80_0, 0, 0;
    %jmp T_16.8;
T_16.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2301160_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300c80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300fe0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2301200_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300f30_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2301060_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300de0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2300d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300e80_0, 0, 0;
    %jmp T_16.8;
T_16.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2301160_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300c80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300fe0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2301200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300f30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2301060_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300de0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2300d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300e80_0, 0, 0;
    %jmp T_16.8;
T_16.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2301160_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300c80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300fe0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2301200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300f30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2301060_0, 0, 0;
    %set/v v0x2300de0_0, 1, 1;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2300d40_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300e80_0, 0, 0;
    %jmp T_16.8;
T_16.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2301160_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300c80_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300fe0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2301200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300f30_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2301060_0, 0, 0;
    %set/v v0x2300de0_0, 2, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2300d40_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2300e80_0, 0, 1;
    %jmp T_16.8;
T_16.8 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x2299880;
T_17 ;
    %set/v v0x2302400_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x2299880;
T_18 ;
    %set/v v0x23022e0_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0x2299880;
T_19 ;
    %wait E_0x2292430;
    %load/v 8, v0x2302500_0, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23022e0_0, 0, 2;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0x2302400_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_19.2, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23022e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2302400_0, 0, 1;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v0x23021e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23022e0_0, 0, 8;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x2299880;
T_20 ;
    %set/v v0x2301a70_0, 0, 4;
    %end;
    .thread T_20;
    .scope S_0x2299880;
T_21 ;
    %wait E_0x229d440;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.0, 4;
    %load/x1p 8, v0x2300d40_0, 1;
    %jmp T_21.1;
T_21.0 ;
    %mov 8, 2, 1;
T_21.1 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %load/v 9, v0x2300d40_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_21.2, 8;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2301a70_0, 0, 8;
    %jmp T_21.3;
T_21.2 ;
    %load/v 8, v0x2300d40_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_21.4, 8;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2301a70_0, 0, 8;
    %jmp T_21.5;
T_21.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.6, 4;
    %load/x1p 8, v0x2300d40_0, 1;
    %jmp T_21.7;
T_21.6 ;
    %mov 8, 2, 1;
T_21.7 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_21.8, 8;
    %load/v 8, v0x23020e0_0, 4; Only need 4 of 6 bits
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_21.10, 4;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2301a70_0, 0, 8;
    %jmp T_21.11;
T_21.10 ;
    %load/v 8, v0x23020e0_0, 4; Only need 4 of 6 bits
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_21.12, 4;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2301a70_0, 0, 8;
    %jmp T_21.13;
T_21.12 ;
    %load/v 8, v0x23020e0_0, 4; Only need 4 of 6 bits
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 4, 4;
    %jmp/0xz  T_21.14, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2301a70_0, 0, 0;
    %jmp T_21.15;
T_21.14 ;
    %load/v 8, v0x23020e0_0, 4; Only need 4 of 6 bits
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 5, 4;
    %jmp/0xz  T_21.16, 4;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2301a70_0, 0, 8;
    %jmp T_21.17;
T_21.16 ;
    %load/v 8, v0x23020e0_0, 4; Only need 4 of 6 bits
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 10, 4;
    %jmp/0xz  T_21.18, 4;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2301a70_0, 0, 8;
    %jmp T_21.19;
T_21.18 ;
    %load/v 8, v0x23020e0_0, 4; Only need 4 of 6 bits
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 7, 4;
    %jmp/0xz  T_21.20, 4;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2301a70_0, 0, 8;
    %jmp T_21.21;
T_21.20 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2301a70_0, 0, 2;
T_21.21 ;
T_21.19 ;
T_21.17 ;
T_21.15 ;
T_21.13 ;
T_21.11 ;
    %jmp T_21.9;
T_21.8 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2301a70_0, 0, 2;
T_21.9 ;
T_21.5 ;
T_21.3 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x229a5a0;
T_22 ;
    %set/v v0x2302c90_0, 1, 1;
    %end;
    .thread T_22;
    .scope S_0x229a5a0;
T_23 ;
    %set/v v0x2302b90_0, 1, 1;
    %end;
    .thread T_23;
    .scope S_0x229a5a0;
T_24 ;
    %delay 5000, 0;
    %load/v 8, v0x2302b90_0, 1;
    %inv 8, 1;
    %set/v v0x2302b90_0, 8, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x229a5a0;
T_25 ;
    %vpi_call 2 61 "$dumpfile", "simulation.vcd";
    %vpi_call 2 62 "$dumpvars", 1'sb0, S_0x229a5a0;
    %end;
    .thread T_25;
    .scope S_0x229a5a0;
T_26 ;
    %set/v v0x2302c10_0, 0, 32;
T_26.0 ;
    %load/v 8, v0x2302c10_0, 32;
   %cmpi/s 8, 64, 32;
    %jmp/0xz T_26.1, 5;
    %load/v 8, v0x2302c10_0, 32;
    %ix/getv/s 3, v0x2302c10_0;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x22feb60, 8, 32;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2302c10_0, 32;
    %set/v v0x2302c10_0, 8, 32;
    %jmp T_26.0;
T_26.1 ;
    %end;
    .thread T_26;
    .scope S_0x229a5a0;
T_27 ;
    %delay 20000, 0;
    %set/v v0x2302c90_0, 0, 1;
    %movi 8, 2413887488, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2413953024, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2234400, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2885877760, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2413887488, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 4, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2411855872, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 5, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2234402, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 6, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2885877760, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 7, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2348875801, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 8, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2348941328, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 9, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2234405, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 10, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2885877774, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 11, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2348875798, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 12, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2348941324, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 13, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2234404, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 14, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2885877774, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 15, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2348875780, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 16, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2348941317, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 17, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2234410, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 18, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2885877774, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 19, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2348875798, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 20, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2348941324, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 21, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2234407, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 22, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2915237888, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 23, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 134217754, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 24, 0;
   %set/av v0x2300ab0, 8, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 25, 0;
   %set/av v0x2300ab0, 2, 32;
    %movi 8, 2348875781, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 26, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 2348941317, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 27, 0;
   %set/av v0x2300ab0, 8, 32;
    %movi 8, 270729187, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 28, 0;
   %set/av v0x2300ab0, 8, 32;
    %vpi_call 2 164 "$display", "test_bench: running test: ADD";
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 1000, 0;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x22feb60, 32;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 40, v0x22fff00, 32;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 72, v0x22fff00, 32;
    %add 40, 72, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_27.0, 4;
    %vpi_call 2 179 "$display", "test_bench: ADD failure", &A<v0x22fff00, 0>, &A<v0x22fff00, 1>, &A<v0x22fff00, 2>;
    %jmp T_27.1;
T_27.0 ;
    %vpi_call 2 182 "$display", "test_bench: ADD succuess";
T_27.1 ;
    %vpi_call 2 192 "$display", "test_bench: running test: SUB";
    %delay 9000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 1000, 0;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x22feb60, 32;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 40, v0x22fff00, 32;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 72, v0x22fff00, 32;
    %sub 40, 72, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_27.2, 4;
    %vpi_call 2 207 "$display", "test_bench: SUB failure";
    %jmp T_27.3;
T_27.2 ;
    %vpi_call 2 209 "$display", "test_bench: SUB succuess";
T_27.3 ;
    %delay 9000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 2 228 "$display", "test_bench: running test: OR";
    %delay 1000, 0;
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x22feb60, 32;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 40, v0x22fff00, 32;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 72, v0x22fff00, 32;
    %or 40, 72, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_27.4, 4;
    %vpi_call 2 233 "$display", "test_bench: OR failure";
    %jmp T_27.5;
T_27.4 ;
    %vpi_call 2 235 "$display", "test_bench: OR succuess";
T_27.5 ;
    %delay 9000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 2 254 "$display", "test_bench: running test: AND";
    %delay 1000, 0;
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x22feb60, 32;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 40, v0x22fff00, 32;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 72, v0x22fff00, 32;
    %and 40, 72, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_27.6, 4;
    %vpi_call 2 259 "$display", "test_bench: AND failure";
    %jmp T_27.7;
T_27.6 ;
    %vpi_call 2 261 "$display", "test_bench: AND succuess";
T_27.7 ;
    %delay 9000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 2 280 "$display", "test_bench: running test: SLT";
    %delay 1000, 0;
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x22feb60, 32;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 72, v0x22fff00, 32;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 104, v0x22fff00, 32;
    %cmp/u 72, 104, 32;
    %mov 72, 5, 1;
    %mov 40, 72, 1;
    %mov 41, 0, 31;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_27.8, 4;
    %vpi_call 2 285 "$display", "test_bench: SLT failure";
    %jmp T_27.9;
T_27.8 ;
    %vpi_call 2 287 "$display", "test_bench: SLT succuess";
T_27.9 ;
    %delay 9000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 2 306 "$display", "test_bench: running test: NOR";
    %delay 1000, 0;
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x22feb60, 32;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 40, v0x22fff00, 32;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 72, v0x22fff00, 32;
    %or 40, 72, 32;
    %inv 40, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_27.10, 4;
    %vpi_call 2 311 "$display", "test_bench: NOR failure";
    %jmp T_27.11;
T_27.10 ;
    %vpi_call 2 313 "$display", "test_bench: NOR succuess";
T_27.11 ;
    %delay 9000, 0;
    %vpi_call 2 326 "$display", "test_bench: running test: J";
    %delay 1000, 0;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_27.12, 4;
    %load/x1p 8, v0x23022e0_0, 30;
    %jmp T_27.13;
T_27.12 ;
    %mov 8, 2, 30;
T_27.13 ;
; Save base=8 wid=30 in lookaside.
    %cmpi/u 8, 26, 30;
    %inv 4, 1;
    %jmp/0xz  T_27.14, 4;
    %vpi_call 2 330 "$display", "test_bench: J failure";
    %jmp T_27.15;
T_27.14 ;
    %vpi_call 2 332 "$display", "test_bench: J succuess";
T_27.15 ;
    %delay 9000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 2 347 "$display", "test_bench: running test: BEQ";
    %delay 1000, 0;
    %load/v 8, v0x23022e0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_27.16, 4;
    %vpi_call 2 351 "$display", "test_bench: BEQ failure";
    %jmp T_27.17;
T_27.16 ;
    %vpi_call 2 353 "$display", "test_bench: BEQ succuess";
T_27.17 ;
    %delay 100000, 0;
    %vpi_call 2 359 "$finish";
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "single_cycle_tb.v";
    "main.v";
    "inst_mem_64x32.v";
    "register_file.v";
    "sign_ext_16_32.v";
    "alu.v";
    "data_mem_64x32.v";
