#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov 25 19:30:23 2021
# Process ID: 17528
# Current directory: D:/Documents/Vivado/VLSI/Transmetteur
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17752 D:\Documents\Vivado\VLSI\Transmetteur\Transmetteur.xpr
# Log file: D:/Documents/Vivado/VLSI/Transmetteur/vivado.log
# Journal file: D:/Documents/Vivado/VLSI/Transmetteur\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 807.594 ; gain = 178.934
add_files -scan_for_includes {D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/compt_sync.vhd D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/Adder_8bits.vhd D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/reg_1bit.vhd D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/Adder.vhd D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/cmp_16bits.vhd D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/rdc_load_Nbits.vhd D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/transmitter.vhd}
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_transmitter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_transmitter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/Adder_8bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_8bits'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/cmp_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmp_16bits'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/compt_sync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'compt_sync'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/rdc_load_Nbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rdc_load_Nbits'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/reg_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_1bit'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_transmitter'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3646863906cb482fa747727649519ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_transmitter_behav xil_defaultlib.UART_transmitter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg_1bit [reg_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_load_Nbits [\rdc_load_Nbits(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_8bits [adder_8bits_default]
Compiling architecture behavioral of entity xil_defaultlib.compt_sync [compt_sync_default]
Compiling architecture behavioral of entity xil_defaultlib.cmp_16bits [cmp_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_transmitter
Built simulation snapshot UART_transmitter_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim/xsim.dir/UART_transmitter_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 25 19:35:29 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_transmitter_behav -key {Behavioral:sim_1:Functional:UART_transmitter} -tclbatch {UART_transmitter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source UART_transmitter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_transmitter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 876.320 ; gain = 46.625
add_force {/UART_transmitter/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/UART_transmitter/RESET} -radix hex {0 0ns}
add_force {/UART_transmitter/START} -radix hex {1 0ns}
add_force {/UART_transmitter/DATA_IN} -radix hex {FABE 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_transmitter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_transmitter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_transmitter'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3646863906cb482fa747727649519ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_transmitter_behav xil_defaultlib.UART_transmitter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg_1bit [reg_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_load_Nbits [\rdc_load_Nbits(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_8bits [adder_8bits_default]
Compiling architecture behavioral of entity xil_defaultlib.compt_sync [compt_sync_default]
Compiling architecture behavioral of entity xil_defaultlib.cmp_16bits [cmp_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_transmitter
Built simulation snapshot UART_transmitter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_transmitter_behav -key {Behavioral:sim_1:Functional:UART_transmitter} -tclbatch {UART_transmitter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source UART_transmitter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_transmitter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 877.352 ; gain = 0.000
add_force {/UART_transmitter/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force5
add_force {/UART_transmitter/RESET} -radix hex {0 0ns}
force6
add_force {/UART_transmitter/START} -radix hex {1 0ns}
force7
add_force {/UART_transmitter/DATA_IN} -radix hex {FABE 0ns}
force8
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_transmitter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_transmitter_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3646863906cb482fa747727649519ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_transmitter_behav xil_defaultlib.UART_transmitter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
add_force {/UART_transmitter/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force9
add_force {/UART_transmitter/RESET} -radix hex {0 0ns}
force10
add_force {/UART_transmitter/START} -radix hex {1 0ns}
force11
add_force {/UART_transmitter/DATA_IN} -radix hex {ABCDABE8 0ns}
force12
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close [ open D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/tst.v w ]
add_files D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/tst.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/tst.v] -no_script -reset -force -quiet
remove_files  D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/tst.v
file delete -force D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/tst.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_transmitter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_transmitter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_transmitter'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3646863906cb482fa747727649519ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_transmitter_behav xil_defaultlib.UART_transmitter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg_1bit [reg_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_load_Nbits [\rdc_load_Nbits(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_8bits [adder_8bits_default]
Compiling architecture behavioral of entity xil_defaultlib.compt_sync [compt_sync_default]
Compiling architecture behavioral of entity xil_defaultlib.cmp_16bits [cmp_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_transmitter
Built simulation snapshot UART_transmitter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_transmitter_behav -key {Behavioral:sim_1:Functional:UART_transmitter} -tclbatch {UART_transmitter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source UART_transmitter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_transmitter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/UART_transmitter/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force13
add_force {/UART_transmitter/RESET} -radix hex {0 0ns}
force14
add_force {/UART_transmitter/START} -radix hex {1 0ns}
force15
add_force {/UART_transmitter/DATA_IN} -radix hex {F0F0F0F0 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value 'F0F0F0F0': Object size 31 does not match size of given value F0F0F0F0.
add_force {/UART_transmitter/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force16
add_force {/UART_transmitter/RESET} -radix hex {0 0ns}
force17
add_force {/UART_transmitter/START} -radix hex {1 0ns}
force18
add_force {/UART_transmitter/DATA_IN} -radix hex {70F0F0F0 0ns}
force19
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_transmitter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_transmitter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_transmitter'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3646863906cb482fa747727649519ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_transmitter_behav xil_defaultlib.UART_transmitter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg_1bit [reg_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_load_Nbits [\rdc_load_Nbits(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_8bits [adder_8bits_default]
Compiling architecture behavioral of entity xil_defaultlib.compt_sync [compt_sync_default]
Compiling architecture behavioral of entity xil_defaultlib.cmp_16bits [cmp_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_transmitter
Built simulation snapshot UART_transmitter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
add_force {/UART_transmitter/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force20
add_force {/UART_transmitter/RESET} -radix hex {0 0ns}
force21
add_force {/UART_transmitter/START} -radix hex {1 0ns}
force22
add_force {/UART_transmitter/DATA_IN} -radix hex {70F0F0F0 0ns}
force23
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_transmitter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_transmitter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_transmitter'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3646863906cb482fa747727649519ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_transmitter_behav xil_defaultlib.UART_transmitter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg_1bit [reg_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_load_Nbits [\rdc_load_Nbits(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_8bits [adder_8bits_default]
Compiling architecture behavioral of entity xil_defaultlib.compt_sync [compt_sync_default]
Compiling architecture behavioral of entity xil_defaultlib.cmp_16bits [cmp_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_transmitter
Built simulation snapshot UART_transmitter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
add_force {/UART_transmitter/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force24
add_force {/UART_transmitter/RESET} -radix hex {0 0ns}
force25
add_force {/UART_transmitter/START} -radix hex {1 0ns}
force26
add_force {/UART_transmitter/DATA_IN} -radix hex {70F0F0F0 0ns}
force27
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_transmitter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_transmitter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_transmitter'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3646863906cb482fa747727649519ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_transmitter_behav xil_defaultlib.UART_transmitter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg_1bit [reg_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_load_Nbits [\rdc_load_Nbits(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_8bits [adder_8bits_default]
Compiling architecture behavioral of entity xil_defaultlib.compt_sync [compt_sync_default]
Compiling architecture behavioral of entity xil_defaultlib.cmp_16bits [cmp_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_transmitter
Built simulation snapshot UART_transmitter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_transmitter_behav -key {Behavioral:sim_1:Functional:UART_transmitter} -tclbatch {UART_transmitter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source UART_transmitter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_transmitter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 ns
run 10 ns
add_force {/UART_transmitter/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force28
add_force {/UART_transmitter/RESET} -radix hex {0 0ns}
force29
add_force {/UART_transmitter/START} -radix hex {1 0ns}
force30
add_force {/UART_transmitter/DATA_IN} -radix hex {70F0F0F0 0ns}
force31
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_transmitter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_transmitter_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3646863906cb482fa747727649519ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_transmitter_behav xil_defaultlib.UART_transmitter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
add_force {/UART_transmitter/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force32
add_force {/UART_transmitter/RESET} -radix hex {0 0ns}
force33
add_force {/UART_transmitter/START} -radix hex {1 0ns}
force34
add_force {/UART_transmitter/DATA_IN} -radix hex {70F0F0F0 0ns}
force35
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_transmitter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_transmitter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_transmitter'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3646863906cb482fa747727649519ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_transmitter_behav xil_defaultlib.UART_transmitter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg_1bit [reg_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_load_Nbits [\rdc_load_Nbits(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_8bits [adder_8bits_default]
Compiling architecture behavioral of entity xil_defaultlib.compt_sync [compt_sync_default]
Compiling architecture behavioral of entity xil_defaultlib.cmp_16bits [cmp_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_transmitter
Built simulation snapshot UART_transmitter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 921.363 ; gain = 0.000
add_force {/UART_transmitter/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force36
add_force {/UART_transmitter/RESET} -radix hex {0 0ns}
force37
add_force {/UART_transmitter/START} -radix hex {1 0ns}
force38
add_force {/UART_transmitter/DATA_IN} -radix hex {70F0F0F0 0ns}
force39
run 10 ns
run 10 ns
add_force {/UART_transmitter/SEND} -radix hex {1 0ns}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_transmitter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_transmitter_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3646863906cb482fa747727649519ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_transmitter_behav xil_defaultlib.UART_transmitter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
add_force {/UART_transmitter/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force41
add_force {/UART_transmitter/RESET} -radix hex {0 0ns}
force42
add_force {/UART_transmitter/SEND} -radix hex {1 0ns}
force43
add_force {/UART_transmitter/DATA_IN} -radix hex {70F0F0F0 0ns}
force44
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_transmitter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_transmitter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_transmitter'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3646863906cb482fa747727649519ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_transmitter_behav xil_defaultlib.UART_transmitter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg_1bit [reg_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_load_Nbits [\rdc_load_Nbits(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_8bits [adder_8bits_default]
Compiling architecture behavioral of entity xil_defaultlib.compt_sync [compt_sync_default]
Compiling architecture behavioral of entity xil_defaultlib.cmp_16bits [cmp_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_transmitter
Built simulation snapshot UART_transmitter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
add_force {/UART_transmitter/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force45
add_force {/UART_transmitter/RESET} -radix hex {0 0ns}
force46
add_force {/UART_transmitter/SEND} -radix hex {1 0ns}
force47
add_force {/UART_transmitter/DATA_IN} -radix hex {70F0F0F0 0ns}
force48
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_transmitter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_transmitter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_transmitter'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/Transmetteur/Transmetteur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3646863906cb482fa747727649519ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_transmitter_behav xil_defaultlib.UART_transmitter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg_1bit [reg_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_load_Nbits [\rdc_load_Nbits(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_8bits [adder_8bits_default]
Compiling architecture behavioral of entity xil_defaultlib.compt_sync [compt_sync_default]
Compiling architecture behavioral of entity xil_defaultlib.cmp_16bits [cmp_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_transmitter
Built simulation snapshot UART_transmitter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
add_force {/UART_transmitter/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
force49
add_force {/UART_transmitter/RESET} -radix hex {0 0ns}
force50
add_force {/UART_transmitter/SEND} -radix hex {1 0ns}
force51
add_force {/UART_transmitter/DATA_IN} -radix hex {70F0F0F0 0ns}
force52
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
add_force {/UART_transmitter/SEND} -radix hex {0 0ns}
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
