Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jan 12 14:57:58 2022
| Host         : LAPTOP-PO14UA94 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_out_wrapper_control_sets_placed.rpt
| Design       : hdmi_out_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   265 |
| Unused register locations in slices containing registers |   480 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            6 |
|      4 |            7 |
|      6 |            4 |
|      8 |           34 |
|     10 |            9 |
|     12 |            9 |
|     14 |            5 |
|    16+ |          191 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4076 |          556 |
| No           | No                    | Yes                    |              84 |           15 |
| No           | Yes                   | No                     |            2098 |          360 |
| Yes          | No                    | No                     |            1786 |          217 |
| Yes          | No                    | Yes                    |             100 |           10 |
| Yes          | Yes                   | No                     |            5240 |          811 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                    Enable Signal                                                                                                                    |                                                                                                              Set/Reset Signal                                                                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                          |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                  |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                              |                                                                                                                                                                                                                                           |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                   |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2          |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                          |                1 |              2 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                             |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                           |                1 |              4 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                     | hdmi_out_i/rgb2dvi_0/U0/LockLostReset/aRst_int                                                                                                                                                                                            |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                    | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                         |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                      |                                                                                                                                                                                                                                           |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1] |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                 |                1 |              4 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]               |                1 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                     |                                                                                                                                                                                                                                           |                1 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i          |                1 |              6 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                     | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                         |                2 |              6 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                            | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                            |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                   | hdmi_out_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                     | hdmi_out_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                              |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                   | hdmi_out_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                              |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                               | hdmi_out_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                 | hdmi_out_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                          |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_gpio_led/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                    |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[0]                                                                          | hdmi_out_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                         |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[28]                                                                                                                    |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                       | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                   |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[28]                                                                                                                   |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0                                                                   |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                      |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                  | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                     | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                   |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                       |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                     | hdmi_out_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                       |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                        | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                   |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                        |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                               |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                               |                3 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                       | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                 |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                         | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                   |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                        | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                   |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                | hdmi_out_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                | hdmi_out_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                  | hdmi_out_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                              | hdmi_out_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                  | hdmi_out_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                | hdmi_out_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                              | hdmi_out_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                1 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                           |                2 |              8 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                              |                1 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                     | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_slverr_reg_reg                                          |                3 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/E[0]                                                                                                                                                                                                     | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                2 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                          | hdmi_out_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |                1 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                         | hdmi_out_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                1 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                         | hdmi_out_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                1 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                        | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                              |                1 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                  | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                           |                2 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                3 |             10 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/src_arst                                                             |                2 |             12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                            | hdmi_out_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                 |                3 |             12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg              |                2 |             12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                 |                4 |             12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                         |                2 |             12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                       | hdmi_out_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                      |                1 |             12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                             | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                               |                1 |             12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                             | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                               |                2 |             12 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                       | hdmi_out_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                      |                1 |             12 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                     | hdmi_out_i/v_tc_0/U0/U_TC_TOP/reset                                                                                                                                                                                                       |                2 |             14 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                         | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                               |                1 |             14 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                        |                1 |             14 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                                         | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |                2 |             14 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                     | hdmi_out_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                2 |             14 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                             | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                               | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                 |                3 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                    | hdmi_out_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                3 |             16 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                             | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                  |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                             | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                1 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                             | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                             | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                             | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                             | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo_0                                                |                                                                                                                                                                                                                                           |                1 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]                                                      | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22][0]                                         |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                             | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                             | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                1 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                             | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                1 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                             | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                1 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                   | hdmi_out_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                             |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                               | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                              |                4 |             16 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                                         | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                   | hdmi_out_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                              |                3 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                             | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                1 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                1 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                             | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                1 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[24]                                                                                                                     |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                                   |                3 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                             | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                             | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                        | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                1 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                       | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                1 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                             | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                             | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                1 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                        | hdmi_out_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                1 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                             | hdmi_out_i/axi_gpio_hdmi/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                        |                3 |             16 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                            | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                  |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                             | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                1 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                              | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                             | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                   | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                              |                2 |             16 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                   | hdmi_out_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                              |                3 |             18 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                              | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                |                5 |             18 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                  |                3 |             18 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                           | hdmi_out_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                2 |             18 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                4 |             18 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                            |                3 |             20 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                     | hdmi_out_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                             |                3 |             20 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                             | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                              |                2 |             20 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | hdmi_out_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]       |                2 |             20 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | hdmi_out_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]       |                2 |             20 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/E[0]                                                                          | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                             |                2 |             20 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                              |                4 |             20 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                              |                2 |             20 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                              |                5 |             22 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                     | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                             |                4 |             22 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                              |                5 |             22 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                     | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                   |                3 |             24 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                        |                                                                                                                                                                                                                                           |                3 |             24 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                 | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                   |                3 |             24 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                            |                                                                                                                                                                                                                                           |                6 |             24 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                         |                                                                                                                                                                                                                                           |                5 |             24 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]       |                2 |             24 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                        |                2 |             24 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                              |                4 |             24 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                       |                                                                                                                                                                                                                                           |                2 |             24 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                      |                8 |             26 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                        | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                              |                5 |             26 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                         | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                       |                4 |             26 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                   |                                                                                                                                                                                                                                           |                4 |             26 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                       | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                              |                3 |             26 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                               |                4 |             26 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                     | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                         |                4 |             26 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                      |                                                                                                                                                                                                                                           |                3 |             28 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                           | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GEN_LINEBUF_NO_SOF.vsize_counter_reg[0][0]                                                                                                                                                          |                6 |             28 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                    |                                                                                                                                                                                                                                           |                3 |             28 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                              | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                6 |             30 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                      |                3 |             30 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                      |                6 |             30 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                   | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                4 |             30 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                       |                                                                                                                                                                                                                                           |                3 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]                                                      | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                              |                6 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                        | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                              |                4 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/E[0]                                                                                       | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                              |                2 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                            | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                      |                4 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                                  |                                                                                                                                                                                                                                           |                4 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                      |                4 |             32 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                             | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                               |                5 |             36 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                      | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                               |                5 |             36 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                   |                4 |             36 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                         |                                                                                                                                                                                                                                           |                9 |             40 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                       |                                                                                                                                                                                                                                           |                6 |             40 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                7 |             40 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                7 |             40 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0[0]                                                                                                                                            |                3 |             40 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |                7 |             40 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                     | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                               |                7 |             42 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                     |                7 |             42 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                               | hdmi_out_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                        |                5 |             42 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |                7 |             42 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                                          | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |                4 |             44 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                          | hdmi_out_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                     |                9 |             46 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                                          | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |                8 |             48 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                                         | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |               10 |             48 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                                         | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |               14 |             48 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                                          | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |               10 |             48 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                                         | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |               13 |             48 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                                          | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |               12 |             48 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                                          | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |               13 |             48 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0][0]                                                                                                                         | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |               11 |             48 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                                          | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |               12 |             48 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                                          | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |                6 |             48 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                                          | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |                7 |             48 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                                         | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |               13 |             48 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                                          | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |               13 |             48 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                                         | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |               12 |             48 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                                         | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |                8 |             48 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                                          | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |                9 |             48 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                    | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                         |                6 |             48 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                                          | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |               10 |             48 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |               10 |             48 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                 | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                              |                7 |             50 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0][0]                                                                                                                          | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |                9 |             50 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                                         | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |               11 |             52 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                                         | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |               11 |             52 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                                         | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |                8 |             52 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                            | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |                9 |             52 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                                         | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |                5 |             52 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                                         | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |                7 |             52 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                                         | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |                9 |             52 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                          | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_fifo_ainit_nosync                                                                                                         |                7 |             52 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                      | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_fifo_ainit_nosync                                                                                                         |                8 |             52 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                                         | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |                7 |             52 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                                         | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |                7 |             52 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                                         | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |                6 |             52 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                     | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                              |                9 |             56 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                     | hdmi_out_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                 |               14 |             64 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                     | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0                                                                                                               |               15 |             64 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                    | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                      |               12 |             64 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                           | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                      |               10 |             64 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                         | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                              |                8 |             64 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                              | hdmi_out_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                              |               32 |             64 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                              | hdmi_out_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                              |               11 |             64 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                        | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                              |                8 |             64 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                        | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                              |               10 |             64 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                        | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                              |                9 |             64 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                     | hdmi_out_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                  |               25 |             64 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                            | hdmi_out_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                              |               11 |             64 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                 | hdmi_out_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                   |                8 |             64 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                             | hdmi_out_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                              |                4 |             64 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                               | hdmi_out_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                              |                6 |             64 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                              | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                              |               13 |             66 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                     | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                    |               15 |             66 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                      |                                                                                                                                                                                                                                           |                9 |             68 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                |                                                                                                                                                                                                                                           |                8 |             70 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                 |                                                                                                                                                                                                                                           |               12 |             70 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_gpio_hdmi/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                        |               11 |             70 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                        | hdmi_out_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                         |               10 |             74 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                |               14 |             76 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                          |                                                                                                                                                                                                                                           |                5 |             80 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                           |               11 |             82 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                         | hdmi_out_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                 |               12 |             84 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                    | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                    |                6 |             86 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                    |                                                                                                                                                                                                                                           |                9 |             94 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                      |                                                                                                                                                                                                                                           |                9 |             94 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                           |                                                                                                                                                                                                                                           |               10 |             96 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                           |                                                                                                                                                                                                                                           |               12 |             96 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                  | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                              |               10 |             96 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                        |                                                                                                                                                                                                                                           |               11 |             96 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                      |                                                                                                                                                                                                                                           |               11 |             96 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                     |                                                                                                                                                                                                                                           |                7 |            100 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                    |               10 |            100 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[59]_i_1_n_0                                          |                                                                                                                                                                                                                                           |               12 |            106 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i_reg[4][0]                                    |                                                                                                                                                                                                                                           |               10 |            106 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     |                                                                                                                                                                                                                                           |               15 |            106 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                               |               23 |            110 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     | hdmi_out_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                       |               15 |            120 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                     | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                              |               21 |            120 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     |                                                                                                                                                                                                                                           |               17 |            134 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in                                                                                                                                                                          |                                                                                                                                                                                                                                           |               13 |            134 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/r.r_pipe/m_axi_rready                                                                                                                                                                    |                                                                                                                                                                                                                                           |               14 |            134 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                             |                                                                                                                                                                                                                                           |               10 |            160 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                     | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |               47 |            206 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 | hdmi_out_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                 | hdmi_out_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                              |               30 |            282 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                     | hdmi_out_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                   |               27 |            290 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                        | hdmi_out_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                 |               35 |            346 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                           |              129 |            758 |
|  hdmi_out_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                           |              167 |           1042 |
|  hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                           |              268 |           2300 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


