============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 27 2025  07:39:37 pm
  Module:                 lock
  Technology library:     typical 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

             Instantiated/                              
  Register      Inferred               Type             
--------------------------------------------------------
state_reg[1] inferred      flip-flop asynchronous reset 
state_reg[0] inferred      flip-flop asynchronous reset 
state_reg[2] inferred      flip-flop asynchronous reset 
