
#############################################################################
# Mark debug: Port 0
#############################################################################

set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARADDR[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARADDR[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARADDR[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARADDR[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARADDR[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARADDR[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARADDR[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARADDR[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARADDR[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARADDR[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARADDR[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARADDR[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARADDR[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARADDR[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARADDR[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARADDR[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARADDR[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARADDR[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARADDR[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARADDR[19]}]

#############################################################################
# Mark debug: Port 1
#############################################################################

set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[32]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[33]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[34]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[35]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[36]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[37]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[38]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[39]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[40]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[41]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[42]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[43]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[44]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[45]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[46]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[47]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[48]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[49]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[50]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[51]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[52]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[53]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[54]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[55]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[56]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[57]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[58]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[59]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[60]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[61]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[62]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RDATA[63]}]

#############################################################################
# Mark debug: Port 2
#############################################################################

set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWADDR[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWADDR[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWADDR[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWADDR[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWADDR[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWADDR[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWADDR[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWADDR[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWADDR[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWADDR[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWADDR[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWADDR[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWADDR[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWADDR[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWADDR[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWADDR[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWADDR[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWADDR[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWADDR[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWADDR[19]}]

#############################################################################
# Mark debug: Port 3
#############################################################################

set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[32]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[33]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[34]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[35]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[36]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[37]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[38]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[39]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[40]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[41]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[42]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[43]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[44]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[45]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[46]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[47]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[48]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[49]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[50]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[51]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[52]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[53]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[54]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[55]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[56]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[57]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[58]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[59]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[60]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[61]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[62]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WDATA[63]}]

#############################################################################
# Mark debug: Port 4
#############################################################################

set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[19]}]

#############################################################################
# Mark debug: Port 5
#############################################################################

set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[19]}]

#############################################################################
# Mark debug: Port 6
#############################################################################

set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[16]}]

#############################################################################
# Mark debug: Port 7
#############################################################################

set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[31]}]

#############################################################################
# Mark debug: Port 8
#############################################################################

set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_RLAST}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARVALID}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARREADY}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WLAST}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWVALID}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWREADY}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_WREN}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_RDEN}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/busy}]
set_property MARK_DEBUG true [get_nets {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/u_post/o_valid}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARLEN[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARLEN[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARLEN[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARLEN[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARLEN[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARLEN[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARLEN[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_ARLEN[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWLEN[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWLEN[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWLEN[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWLEN[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWLEN[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWLEN[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWLEN[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_AWLEN[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WSTRB[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WSTRB[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WSTRB[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WSTRB[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WSTRB[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WSTRB[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WSTRB[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_smc_M00_AXI_WSTRB[7]}]

########################################################################
# Create debug core
########################################################################

create_debug_core                     u_ila_0 ila
set_property   ALL_PROBE_SAME_MU      true          [get_debug_cores u_ila_0]
set_property   ALL_PROBE_SAME_MU_CNT  1             [get_debug_cores u_ila_0]
set_property   C_ADV_TRIGGER          false         [get_debug_cores u_ila_0]
set_property   C_EN_STRG_QUAL         false         [get_debug_cores u_ila_0]
set_property   C_INPUT_PIPE_STAGES    0             [get_debug_cores u_ila_0]
set_property   C_TRIGIN_EN            false         [get_debug_cores u_ila_0]
set_property   C_TRIGOUT_EN           false         [get_debug_cores u_ila_0]
set_property   C_DATA_DEPTH           16384         [get_debug_cores u_ila_0]

set_property        port_width 1  [get_debug_ports u_ila_0/clk]
connect_debug_port  u_ila_0/clk   [get_nets -of_objects [get_clocks -of_objects [get_cells -hier *clock_cnt*]]]

#############################################################################
# Connect to debug core: Port 0
#############################################################################

set_property        PROBE_TYPE    DATA_AND_TRIGGER  [get_debug_ports u_ila_0/probe0]
set_property        port_width    20                [get_debug_ports u_ila_0/probe0]

connect_debug_port u_ila_0/probe0 [get_nets [list \
    {design_1_i/axi_smc_M00_AXI_ARADDR[0]}  \
    {design_1_i/axi_smc_M00_AXI_ARADDR[1]}  \
    {design_1_i/axi_smc_M00_AXI_ARADDR[2]}  \
    {design_1_i/axi_smc_M00_AXI_ARADDR[3]}  \
    {design_1_i/axi_smc_M00_AXI_ARADDR[4]}  \
    {design_1_i/axi_smc_M00_AXI_ARADDR[5]}  \
    {design_1_i/axi_smc_M00_AXI_ARADDR[6]}  \
    {design_1_i/axi_smc_M00_AXI_ARADDR[7]}  \
    {design_1_i/axi_smc_M00_AXI_ARADDR[8]}  \
    {design_1_i/axi_smc_M00_AXI_ARADDR[9]}  \
    {design_1_i/axi_smc_M00_AXI_ARADDR[10]}  \
    {design_1_i/axi_smc_M00_AXI_ARADDR[11]}  \
    {design_1_i/axi_smc_M00_AXI_ARADDR[12]}  \
    {design_1_i/axi_smc_M00_AXI_ARADDR[13]}  \
    {design_1_i/axi_smc_M00_AXI_ARADDR[14]}  \
    {design_1_i/axi_smc_M00_AXI_ARADDR[15]}  \
    {design_1_i/axi_smc_M00_AXI_ARADDR[16]}  \
    {design_1_i/axi_smc_M00_AXI_ARADDR[17]}  \
    {design_1_i/axi_smc_M00_AXI_ARADDR[18]}  \
    {design_1_i/axi_smc_M00_AXI_ARADDR[19]}  \
]]

#############################################################################
# Connect to debug core: Port 1
#############################################################################

create_debug_port   u_ila_0       probe
set_property        PROBE_TYPE    DATA_AND_TRIGGER  [get_debug_ports u_ila_0/probe1]
set_property        port_width    64                [get_debug_ports u_ila_0/probe1]

connect_debug_port u_ila_0/probe1 [get_nets [list \
    {design_1_i/axi_smc_M00_AXI_RDATA[0]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[1]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[2]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[3]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[4]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[5]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[6]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[7]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[8]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[9]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[10]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[11]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[12]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[13]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[14]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[15]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[16]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[17]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[18]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[19]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[20]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[21]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[22]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[23]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[24]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[25]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[26]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[27]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[28]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[29]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[30]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[31]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[32]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[33]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[34]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[35]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[36]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[37]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[38]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[39]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[40]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[41]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[42]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[43]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[44]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[45]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[46]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[47]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[48]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[49]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[50]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[51]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[52]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[53]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[54]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[55]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[56]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[57]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[58]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[59]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[60]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[61]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[62]}  \
    {design_1_i/axi_smc_M00_AXI_RDATA[63]}  \
]]

#############################################################################
# Connect to debug core: Port 2
#############################################################################

create_debug_port   u_ila_0       probe
set_property        PROBE_TYPE    DATA_AND_TRIGGER  [get_debug_ports u_ila_0/probe2]
set_property        port_width    20                [get_debug_ports u_ila_0/probe2]

connect_debug_port u_ila_0/probe2 [get_nets [list \
    {design_1_i/axi_smc_M00_AXI_AWADDR[0]}  \
    {design_1_i/axi_smc_M00_AXI_AWADDR[1]}  \
    {design_1_i/axi_smc_M00_AXI_AWADDR[2]}  \
    {design_1_i/axi_smc_M00_AXI_AWADDR[3]}  \
    {design_1_i/axi_smc_M00_AXI_AWADDR[4]}  \
    {design_1_i/axi_smc_M00_AXI_AWADDR[5]}  \
    {design_1_i/axi_smc_M00_AXI_AWADDR[6]}  \
    {design_1_i/axi_smc_M00_AXI_AWADDR[7]}  \
    {design_1_i/axi_smc_M00_AXI_AWADDR[8]}  \
    {design_1_i/axi_smc_M00_AXI_AWADDR[9]}  \
    {design_1_i/axi_smc_M00_AXI_AWADDR[10]}  \
    {design_1_i/axi_smc_M00_AXI_AWADDR[11]}  \
    {design_1_i/axi_smc_M00_AXI_AWADDR[12]}  \
    {design_1_i/axi_smc_M00_AXI_AWADDR[13]}  \
    {design_1_i/axi_smc_M00_AXI_AWADDR[14]}  \
    {design_1_i/axi_smc_M00_AXI_AWADDR[15]}  \
    {design_1_i/axi_smc_M00_AXI_AWADDR[16]}  \
    {design_1_i/axi_smc_M00_AXI_AWADDR[17]}  \
    {design_1_i/axi_smc_M00_AXI_AWADDR[18]}  \
    {design_1_i/axi_smc_M00_AXI_AWADDR[19]}  \
]]

#############################################################################
# Connect to debug core: Port 3
#############################################################################

create_debug_port   u_ila_0       probe
set_property        PROBE_TYPE    DATA_AND_TRIGGER  [get_debug_ports u_ila_0/probe3]
set_property        port_width    64                [get_debug_ports u_ila_0/probe3]

connect_debug_port u_ila_0/probe3 [get_nets [list \
    {design_1_i/axi_smc_M00_AXI_WDATA[0]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[1]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[2]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[3]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[4]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[5]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[6]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[7]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[8]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[9]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[10]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[11]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[12]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[13]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[14]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[15]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[16]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[17]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[18]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[19]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[20]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[21]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[22]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[23]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[24]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[25]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[26]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[27]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[28]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[29]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[30]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[31]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[32]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[33]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[34]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[35]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[36]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[37]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[38]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[39]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[40]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[41]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[42]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[43]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[44]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[45]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[46]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[47]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[48]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[49]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[50]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[51]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[52]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[53]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[54]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[55]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[56]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[57]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[58]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[59]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[60]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[61]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[62]}  \
    {design_1_i/axi_smc_M00_AXI_WDATA[63]}  \
]]

#############################################################################
# Connect to debug core: Port 4
#############################################################################

create_debug_port   u_ila_0       probe
set_property        PROBE_TYPE    DATA_AND_TRIGGER  [get_debug_ports u_ila_0/probe4]
set_property        port_width    20                [get_debug_ports u_ila_0/probe4]

connect_debug_port u_ila_0/probe4 [get_nets [list \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[0]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[1]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[2]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[3]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[4]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[5]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[6]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[7]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[8]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[9]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[10]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[11]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[12]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[13]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[14]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[15]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[16]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[17]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[18]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_AWADDR_LATCH[19]}  \
]]

#############################################################################
# Connect to debug core: Port 5
#############################################################################

create_debug_port   u_ila_0       probe
set_property        PROBE_TYPE    DATA_AND_TRIGGER  [get_debug_ports u_ila_0/probe5]
set_property        port_width    20                [get_debug_ports u_ila_0/probe5]

connect_debug_port u_ila_0/probe5 [get_nets [list \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[0]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[1]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[2]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[3]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[4]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[5]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[6]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[7]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[8]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[9]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[10]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[11]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[12]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[13]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[14]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[15]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[16]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[17]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[18]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_ARADDR_LATCH[19]}  \
]]

#############################################################################
# Connect to debug core: Port 6
#############################################################################

create_debug_port   u_ila_0       probe
set_property        PROBE_TYPE    DATA_AND_TRIGGER  [get_debug_ports u_ila_0/probe6]
set_property        port_width    17                [get_debug_ports u_ila_0/probe6]

connect_debug_port u_ila_0/probe6 [get_nets [list \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[0]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[1]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[2]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[3]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[4]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[5]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[6]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[7]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[8]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[9]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[10]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[11]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[12]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[13]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[14]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[15]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/pixel_cnt[16]}  \
]]

#############################################################################
# Connect to debug core: Port 7
#############################################################################

create_debug_port   u_ila_0       probe
set_property        PROBE_TYPE    DATA_AND_TRIGGER  [get_debug_ports u_ila_0/probe7]
set_property        port_width    32                [get_debug_ports u_ila_0/probe7]

connect_debug_port u_ila_0/probe7 [get_nets [list \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[0]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[1]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[2]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[3]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[4]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[5]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[6]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[7]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[8]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[9]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[10]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[11]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[12]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[13]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[14]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[15]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[16]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[17]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[18]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[19]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[20]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[21]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[22]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[23]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[24]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[25]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[26]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[27]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[28]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[29]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[30]}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/clock_cnt[31]}  \
]]

#############################################################################
# Connect to debug core: Port 8
#############################################################################

create_debug_port   u_ila_0       probe
set_property        PROBE_TYPE    DATA_AND_TRIGGER  [get_debug_ports u_ila_0/probe8]
set_property        port_width    34                [get_debug_ports u_ila_0/probe8]

connect_debug_port u_ila_0/probe8 [get_nets [list \
    {design_1_i/axi_smc_M00_AXI_RLAST}  \
    {design_1_i/axi_smc_M00_AXI_ARVALID}  \
    {design_1_i/axi_smc_M00_AXI_ARREADY}  \
    {design_1_i/axi_smc_M00_AXI_WLAST}  \
    {design_1_i/axi_smc_M00_AXI_AWVALID}  \
    {design_1_i/axi_smc_M00_AXI_AWREADY}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_WREN}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/QuantLaneNet_S00_AXI_inst/S_AXI_RDEN}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/busy}  \
    {design_1_i/QuantLaneNet_AXI_0/inst/u_cnn/u_post/o_valid}  \
    {design_1_i/axi_smc_M00_AXI_ARLEN[0]}  \
    {design_1_i/axi_smc_M00_AXI_ARLEN[1]}  \
    {design_1_i/axi_smc_M00_AXI_ARLEN[2]}  \
    {design_1_i/axi_smc_M00_AXI_ARLEN[3]}  \
    {design_1_i/axi_smc_M00_AXI_ARLEN[4]}  \
    {design_1_i/axi_smc_M00_AXI_ARLEN[5]}  \
    {design_1_i/axi_smc_M00_AXI_ARLEN[6]}  \
    {design_1_i/axi_smc_M00_AXI_ARLEN[7]}  \
    {design_1_i/axi_smc_M00_AXI_AWLEN[0]}  \
    {design_1_i/axi_smc_M00_AXI_AWLEN[1]}  \
    {design_1_i/axi_smc_M00_AXI_AWLEN[2]}  \
    {design_1_i/axi_smc_M00_AXI_AWLEN[3]}  \
    {design_1_i/axi_smc_M00_AXI_AWLEN[4]}  \
    {design_1_i/axi_smc_M00_AXI_AWLEN[5]}  \
    {design_1_i/axi_smc_M00_AXI_AWLEN[6]}  \
    {design_1_i/axi_smc_M00_AXI_AWLEN[7]}  \
    {design_1_i/axi_smc_M00_AXI_WSTRB[0]}  \
    {design_1_i/axi_smc_M00_AXI_WSTRB[1]}  \
    {design_1_i/axi_smc_M00_AXI_WSTRB[2]}  \
    {design_1_i/axi_smc_M00_AXI_WSTRB[3]}  \
    {design_1_i/axi_smc_M00_AXI_WSTRB[4]}  \
    {design_1_i/axi_smc_M00_AXI_WSTRB[5]}  \
    {design_1_i/axi_smc_M00_AXI_WSTRB[6]}  \
    {design_1_i/axi_smc_M00_AXI_WSTRB[7]}  \
]]
