INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thara/Documents/signal_gen/signal_gen.srcs/sources_1/new/Signal_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signal_gen
WARNING: [VRFC 10-3380] identifier 'count_unit' is used before its declaration [C:/Users/thara/Documents/signal_gen/signal_gen.srcs/sources_1/new/Signal_gen.v:15]
WARNING: [VRFC 10-3380] identifier 'count_pri' is used before its declaration [C:/Users/thara/Documents/signal_gen/signal_gen.srcs/sources_1/new/Signal_gen.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thara/Documents/signal_gen/signal_gen.srcs/sources_1/new/Signal_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signal_gen_tb
