xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
xrun: *W,FMDEF: The default file type mapping of .sv is being overwritten.
TOOL:	xrun(64)	20.09-s001: Started on May 19, 2025 at 01:48:05 EDT
xrun
	+xm64bit
	-sv
	-vlogext .sv
	-f 00_src/flist.f
		00_src/full_adder.v
		00_src/and.v
		00_src/lsl.v
		00_src/lsr.v
		00_src/not.v
		00_src/or.v
		00_src/subtract.v
		00_src/adder.v
		00_src/synth_wrapper.v
		00_src/xor.v
	01_tb/testbench.v
	-timescale 1ns/10ps
	+access+rcw
file: 00_src/full_adder.v
	module worklib.full_adder:v
		errors: 0, warnings: 0
file: 00_src/and.v
	module worklib.and_gate:v
		errors: 0, warnings: 0
file: 00_src/lsl.v
	module worklib.lsl:v
		errors: 0, warnings: 0
file: 00_src/lsr.v
	module worklib.lsr:v
		errors: 0, warnings: 0
file: 00_src/not.v
	module worklib.not_gate:v
		errors: 0, warnings: 0
file: 00_src/or.v
	module worklib.or_gate:v
		errors: 0, warnings: 0
file: 00_src/subtract.v
	module worklib.subtract:v
		errors: 0, warnings: 0
file: 00_src/adder.v
	module worklib.adder:v
		errors: 0, warnings: 0
file: 00_src/synth_wrapper.v
	module worklib.synth_wrapper:v
		errors: 0, warnings: 0
file: 00_src/xor.v
	module worklib.xor_gate:v
		errors: 0, warnings: 0
file: 01_tb/testbench.v
	module worklib.tb_synth_wrapper:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		tb_synth_wrapper
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.lsr:v <0x6d7501cf>
			streams:   1, words:   673
		worklib.lsl:v <0x3949f248>
			streams:   1, words:   614
		worklib.not_gate:v <0x1e457d39>
			streams:   1, words:   224
		worklib.xor_gate:v <0x2cfeb8d8>
			streams:   1, words:   297
		worklib.or_gate:v <0x293bffd4>
			streams:   2, words:   664
		worklib.and_gate:v <0x1c1860de>
			streams:   2, words:   643
		worklib.subtract:v <0x05723942>
			streams:   1, words:   302
		worklib.full_adder:v <0x7e3e3836>
			streams:   0, words:     0
		worklib.synth_wrapper:v <0x3cb88ec1>
			streams:  13, words:  5553
		worklib.tb_synth_wrapper:v <0x4b6d1cd1>
			streams:  10, words: 28444
		worklib.adder:v <0x287d5d20>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 19      11
		Registers:               18      18
		Scalar wires:            23       -
		Expanded wires:          12       3
		Vectored wires:           8       -
		Always blocks:            3       3
		Initial blocks:           4       4
		Cont. assignments:        5      10
		Pseudo assignments:       7       7
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.tb_synth_wrapper:v
Loading snapshot worklib.tb_synth_wrapper:v .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run
[PASS] Testcase 1: Reset (rst_n = 0)
  Result = 0000, Carry = 0 (Expected: 0000, 0)
[PASS] Testcase 2: Add (a = 7, b = 8)
  Result = 1111, Carry = 0 (Expected: 1111, 0)
[PASS] Testcase 3: Add with overflow (a = 9, b = 8)
  Result = 0001, Carry = 1 (Expected: 0001, 1)
[PASS] Testcase 4: Subtract (a = 12, b = 5)
  Result = 0111, Carry = 1 (Expected: 0111, 1)
[PASS] Testcase 5: tract with borrow (a = 1, b = 6)
  Result = 1011, Carry = 0 (Expected: 1011, 0)
[PASS] Testcase 6: AND (a = 1101, b = 0111)
  Result = 0101, Carry = 0 (Expected: 0101, 0)
[PASS] Testcase 7: OR (a = 0101, b = 0011)
  Result = 0111, Carry = 0 (Expected: 0111, 0)
[PASS] Testcase 8: XOR (a = 1111, b = 1010)
  Result = 0101, Carry = 0 (Expected: 0101, 0)
[PASS] Testcase 9: NOT (a = 0001)
  Result = 1110, Carry = 0 (Expected: 1110, 0)
[PASS] Testcase 10: Shift Left (a = 0011, b = 1)
  Result = 0110, Carry = 0 (Expected: 0110, 0)
[PASS] Testcase 11: Shift Left (a = 0001, b = 3)
  Result = 1000, Carry = 0 (Expected: 1000, 0)
[PASS] Testcase 12: Shift Right (a = 1110, b = 1)
  Result = 0111, Carry = 0 (Expected: 0111, 0)
[PASS] Testcase 13: Shift Right (a = 1000, b = 3)
  Result = 0001, Carry = 0 (Expected: 0001, 0)
[PASS] Testcase 14: Subtract (a = 8, b = 8)
  Result = 0000, Carry = 1 (Expected: 0000, 1)
Simulation completed. Total testcases: 14
Simulation complete via $finish(1) at time 160 NS + 0
./01_tb/testbench.v:167         $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on May 19, 2025 at 01:48:07 EDT  (total: 00:00:02)
