

================================================================
== Vivado HLS Report for 'feature_Loop_memcpy_featureh_featureHi'
================================================================
* Date:           Sat Jan 13 00:01:02 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        maxi_feature
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  520|  520|  520|  520|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.featureh.featureHist.gep  |  513|  513|         3|          1|          1|   512|    yes   |
        +-----------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	6  / (exitcond4_i)
	4  / (!exitcond4_i)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: featureh1_read [1/1] 1.00ns
entry:2  %featureh1_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %featureh1)

ST_1: tmp [1/1] 0.00ns
entry:3  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %featureh1_read, i32 1, i32 31)

ST_1: tmp_10 [1/1] 0.00ns
entry:5  %tmp_10 = zext i31 %tmp to i64

ST_1: featureh_addr [1/1] 0.00ns
entry:6  %featureh_addr = getelementptr i16* %featureh, i64 %tmp_10


 <State 2>: 3.50ns
ST_2: stg_15 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i16* %featureh, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 5120, [1 x i8]* @p_str1807, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_2: stg_16 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i32* %featureh1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_17 [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i16* %featureh, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 5120, [1 x i8]* @p_str1807, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_2: p_wr_req [1/1] 3.50ns
entry:7  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %featureh_addr, i32 512)

ST_2: stg_19 [1/1] 1.57ns
entry:8  br label %burst.wr.header.i


 <State 3>: 3.44ns
ST_3: indvar1_i [1/1] 0.00ns
burst.wr.header.i:0  %indvar1_i = phi i10 [ %indvar_next1_i, %burst.wr.body.i ], [ 0, %entry ]

ST_3: exitcond4_i [1/1] 2.07ns
burst.wr.header.i:1  %exitcond4_i = icmp eq i10 %indvar1_i, -512

ST_3: empty [1/1] 0.00ns
burst.wr.header.i:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind

ST_3: indvar_next1_i [1/1] 1.84ns
burst.wr.header.i:3  %indvar_next1_i = add i10 %indvar1_i, 1

ST_3: stg_24 [1/1] 0.00ns
burst.wr.header.i:4  br i1 %exitcond4_i, label %.exit, label %burst.wr.body.i

ST_3: tmp_4_i [1/1] 0.00ns
burst.wr.body.i:3  %tmp_4_i = zext i10 %indvar1_i to i64

ST_3: featureHist_addr [1/1] 0.00ns
burst.wr.body.i:4  %featureHist_addr = getelementptr [512 x i16]* %featureHist, i64 0, i64 %tmp_4_i

ST_3: featureHist_load [2/2] 2.71ns
burst.wr.body.i:5  %featureHist_load = load i16* %featureHist_addr, align 2


 <State 4>: 2.71ns
ST_4: featureHist_load [1/2] 2.71ns
burst.wr.body.i:5  %featureHist_load = load i16* %featureHist_addr, align 2


 <State 5>: 3.50ns
ST_5: burstwrite_rbegin_i [1/1] 0.00ns
burst.wr.body.i:0  %burstwrite_rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

ST_5: stg_30 [1/1] 0.00ns
burst.wr.body.i:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4)

ST_5: empty_58 [1/1] 0.00ns
burst.wr.body.i:2  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_featureh_OC_featureH) nounwind

ST_5: stg_32 [1/1] 3.50ns
burst.wr.body.i:6  call void @_ssdm_op_Write.m_axi.i16P(i16* %featureh_addr, i16 %featureHist_load, i2 -1)

ST_5: burstwrite_rend_i [1/1] 0.00ns
burst.wr.body.i:7  %burstwrite_rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin_i) nounwind

ST_5: stg_34 [1/1] 0.00ns
burst.wr.body.i:8  br label %burst.wr.header.i


 <State 6>: 3.50ns
ST_6: p_wr_resp [5/5] 3.50ns
.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %featureh_addr)


 <State 7>: 3.50ns
ST_7: p_wr_resp [4/5] 3.50ns
.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %featureh_addr)


 <State 8>: 3.50ns
ST_8: p_wr_resp [3/5] 3.50ns
.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %featureh_addr)


 <State 9>: 3.50ns
ST_9: p_wr_resp [2/5] 3.50ns
.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %featureh_addr)


 <State 10>: 3.50ns
ST_10: p_wr_resp [1/5] 3.50ns
.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %featureh_addr)

ST_10: stg_40 [1/1] 0.00ns
.exit:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
