/*
 * stm32f4xx.h
 *
 *  Created on: Mar 24, 2023
 *      Author: shane
 */


/*
 *
 * Base addresses Flash and Sram memories
 *
 *
 */
#ifndef INC_STM32F4XX_H_
#define INC_STM32F4XX_H_

#include <stdint.h>

#define __vo volatile


#define FLASH_BASEADDR 					0x08000000U
#define SRAM1_BASEADDR					0x20000000U
#define SRAM2_BASEADDR					0x2001C000U
#define ROM								0x1FFF0000U
#define SRAM 							SRAM1_BASEADDR


/*
 *
 * Ahbx and apbx bus peripheral base addresses
 *
 */

#define PERIPHERAL_BASEADDR					0x40000000U
#define APB1PERIPHEAL_BASEADDR				PERIPHERAL_BASEADDR
#define APB2PERIPHERAL_BASEADDR				0x40010000U
#define AHB1PERIPHERAL_BASEADDR				0x40020000U
#define AHB2PERIPHERAL_BASEADDR				0x50000000U
#define AHB3PERIPHERAL_BASEADDR				0xA0000000U

/*
 *
 * AHB1 Periperal Base Addresses
 *
 */

#define PGIOA_BASEADDR				(APB1PERIPHEAL_BASEADDR + 0x0000)
#define GPIOB_BASEADDR				(APB1PERIPHEAL_BASEADDR + 0x0400)
#define GPIOC_BASEADDR				(APB1PERIPHEAL_BASEADDR + 0x0800)
#define GPIOD_BASEADDR				(APB1PERIPHEAL_BASEADDR + 0x0C00)
#define GPIOE_BASEADDR				(APB1PERIPHEAL_BASEADDR + 0x1000)
#define GPIOF_BASEADDR				(APB1PERIPHEAL_BASEADDR + 0x1400)
#define GPIOG_BASEADDR				(APB1PERIPHEAL_BASEADDR + 0x1800)
#define GPIOH_BASEADDR				(APB1PERIPHEAL_BASEADDR + 0x1C00)
#define GPIOI_BASEADDR				(APB1PERIPHEAL_BASEADDR + 0x2000)

/*
 *
 * APB1 Peripheral Base Addresses
 *
 */

#define I2C1_BASEADDR				(APB1PERIPHEAL_BASEADDR + 0x5400)
#define I2C2_BASEADDR				(APB1PERIPHEAL_BASEADDR + 0x5800)
#define I2C3_BASEADDR				(APB1PERIPHEAL_BASEADDR + 0x5c00)
#define SPI2_BASEADDR				(APB1PERIPHEAL_BASEADDR + 0x3800)
#define SPI3_BASEADDR				(APB1PERIPHEAL_BASEADDR + 0x3c00)
#define USART2_BASEADDR				(APB1PERIPHEAL_BASEADDR + 0x4400)
#define USART3_BASEADDR				(APB1PERIPHEAL_BASEADDR + 0x4800)
#define UART4_BASEADDR				(APB1PERIPHEAL_BASEADDR + 0x4c00)
#define UART5_BASEADDR				(APB1PERIPHEAL_BASEADDR + 0x5000)

/*
 *
 * APB2 Peripheral Base Addresses
 *
 *
 */

#define SPI1_BASEADDR				(APB2PERIPHERAL_BASEADDR + 0x3000)
#define USART1_BASEADDR				(APB2PERIPHERAL_BASEADDR + 0x1000)
#define USART6_BASEADDR				(APB2PERIPHERAL_BASEADDR + 0x1400)
#define EXTI_BASEADDR				(APB2PERIPHERAL_BASEADDR + 0x3c00)
#define SYSCFG_BASEADDR				(APB2PERIPHERAL_BASEADDR + 0x3800)

typedef struct{

	__vo uint32_t  MODER;					//GPIO port mode register
	__vo uint32_t  OTYPER;				//GPIO port output type register
	__vo uint32_t  OSPEEDR;				//GPIO port output speed register
	__vo uint32_t  PUPDR;					//GPIO port pull-up/pull-down register
	__vo uint32_t  IDR;					//GPIO port input data register
	__vo uint32_t  ODR;					//GPIO port output data register
	__vo uint32_t  BSRR;					//GPIO port bit set/reset register
	__vo uint32_t  LCKR;					//GPIO port configuration lock register
	__vo uint32_t  AFRL;					//GPIO alternate function low register
	__vo uint32_t  AFRH;					//GPIO alternate function high register

}GPIO_RegDef_t;



#endif /* INC_STM32F4XX_H_ */
