// Seed: 2901998196
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    input id_3,
    output id_4
);
  logic id_5 = id_5;
  type_9(
      id_4, 1
  );
  assign id_1 = id_0;
  assign id_1 = id_3;
  assign id_5 = 1'b0;
  logic id_6;
endmodule
