#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000036b330 .scope module, "test" "test" 2 24;
 .timescale 0 0;
v0000000000362b40_0 .net "clk", 0 0, v00000000003616a0_0;  1 drivers
v0000000000362be0_0 .var "data", 0 0;
v0000000000362c80_0 .net "found", 0 0, L_0000000000367970;  1 drivers
E_000000000035b0a0 .event posedge, v00000000003616a0_0;
S_000000000034f450 .scope module, "clock1" "clock" 2 30, 3 10 0, S_000000000036b330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
v00000000003616a0_0 .var "clk", 0 0;
S_000000000034f5d0 .scope module, "fsm" "fsm_x111" 2 32, 2 10 0, S_000000000036b330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /OUTPUT 1 "found"
L_0000000000367970 .functor AND 1, L_00000000003c5c10, L_00000000003c5cb0, L_00000000003c5d50, C4<1>;
v0000000000362640_0 .net *"_s41", 0 0, L_00000000003c5c10;  1 drivers
v00000000003626e0_0 .net *"_s43", 0 0, L_00000000003c5cb0;  1 drivers
v0000000000362780_0 .net *"_s45", 0 0, L_00000000003c5d50;  1 drivers
v0000000000362820_0 .net "clock", 0 0, v00000000003616a0_0;  alias, 1 drivers
v00000000003628c0_0 .net "data", 0 0, v0000000000362be0_0;  1 drivers
v0000000000362960_0 .net "flip_flops_data", 3 0, L_00000000003c5ad0;  1 drivers
v0000000000362a00_0 .net "flip_flops_negated_data", 3 0, L_00000000003c5b70;  1 drivers
v0000000000362aa0_0 .net "found", 0 0, L_0000000000367970;  alias, 1 drivers
L_0000000000362d20 .part L_00000000003c5ad0, 0, 1;
L_0000000000362dc0 .part L_00000000003c5ad0, 1, 1;
L_00000000003c5a30 .part L_00000000003c5ad0, 2, 1;
L_00000000003c5ad0 .concat8 [ 1 1 1 1], v0000000000361880_0, v0000000000361c40_0, v0000000000362000_0, v00000000003623c0_0;
L_00000000003c5b70 .concat8 [ 1 1 1 1], v0000000000361920_0, v0000000000361ce0_0, v00000000003620a0_0, v0000000000362460_0;
L_00000000003c5c10 .part L_00000000003c5ad0, 1, 1;
L_00000000003c5cb0 .part L_00000000003c5ad0, 2, 1;
L_00000000003c5d50 .part L_00000000003c5ad0, 3, 1;
S_000000000034d010 .scope module, "ff1" "non_blocking_flip_flop_d" 2 15, 4 15 0, S_000000000034f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 1 "preset"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 1 "last_saved_data"
    .port_info 5 /OUTPUT 1 "last_saved_data_negated"
v0000000000361740_0 .net "clock", 0 0, v00000000003616a0_0;  alias, 1 drivers
v00000000003617e0_0 .net "data", 0 0, v0000000000362be0_0;  alias, 1 drivers
v0000000000361880_0 .var "last_saved_data", 0 0;
v0000000000361920_0 .var "last_saved_data_negated", 0 0;
L_0000000001f80088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000003619c0_0 .net "preset", 0 0, L_0000000001f80088;  1 drivers
L_0000000001f800d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000361a60_0 .net "reset", 0 0, L_0000000001f800d0;  1 drivers
E_000000000035b5e0 .event posedge, v0000000000361a60_0, v00000000003616a0_0;
S_000000000034d190 .scope module, "ff2" "non_blocking_flip_flop_d" 2 16, 4 15 0, S_000000000034f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 1 "preset"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 1 "last_saved_data"
    .port_info 5 /OUTPUT 1 "last_saved_data_negated"
v0000000000361b00_0 .net "clock", 0 0, v00000000003616a0_0;  alias, 1 drivers
v0000000000361ba0_0 .net "data", 0 0, L_0000000000362d20;  1 drivers
v0000000000361c40_0 .var "last_saved_data", 0 0;
v0000000000361ce0_0 .var "last_saved_data_negated", 0 0;
L_0000000001f80118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000361d80_0 .net "preset", 0 0, L_0000000001f80118;  1 drivers
L_0000000001f80160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000361e20_0 .net "reset", 0 0, L_0000000001f80160;  1 drivers
E_000000000035b5a0 .event posedge, v0000000000361e20_0, v00000000003616a0_0;
S_00000000009ee060 .scope module, "ff3" "non_blocking_flip_flop_d" 2 17, 4 15 0, S_000000000034f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 1 "preset"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 1 "last_saved_data"
    .port_info 5 /OUTPUT 1 "last_saved_data_negated"
v0000000000361ec0_0 .net "clock", 0 0, v00000000003616a0_0;  alias, 1 drivers
v0000000000361f60_0 .net "data", 0 0, L_0000000000362dc0;  1 drivers
v0000000000362000_0 .var "last_saved_data", 0 0;
v00000000003620a0_0 .var "last_saved_data_negated", 0 0;
L_0000000001f801a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000362140_0 .net "preset", 0 0, L_0000000001f801a8;  1 drivers
L_0000000001f801f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000003621e0_0 .net "reset", 0 0, L_0000000001f801f0;  1 drivers
E_000000000035b520 .event posedge, v00000000003621e0_0, v00000000003616a0_0;
S_00000000009ee1e0 .scope module, "ff4" "non_blocking_flip_flop_d" 2 18, 4 15 0, S_000000000034f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 1 "preset"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 1 "last_saved_data"
    .port_info 5 /OUTPUT 1 "last_saved_data_negated"
v0000000000362280_0 .net "clock", 0 0, v00000000003616a0_0;  alias, 1 drivers
v0000000000362320_0 .net "data", 0 0, L_00000000003c5a30;  1 drivers
v00000000003623c0_0 .var "last_saved_data", 0 0;
v0000000000362460_0 .var "last_saved_data_negated", 0 0;
L_0000000001f80238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000362500_0 .net "preset", 0 0, L_0000000001f80238;  1 drivers
L_0000000001f80280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000003625a0_0 .net "reset", 0 0, L_0000000001f80280;  1 drivers
E_000000000035b2a0 .event posedge, v00000000003625a0_0, v00000000003616a0_0;
    .scope S_000000000034f450;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000003616a0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000000000034f450;
T_1 ;
    %delay 12, 0;
    %load/vec4 v00000000003616a0_0;
    %inv;
    %store/vec4 v00000000003616a0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000034d010;
T_2 ;
    %load/vec4 v00000000003619c0_0;
    %assign/vec4 v0000000000361880_0, 0;
    %load/vec4 v00000000003619c0_0;
    %inv;
    %assign/vec4 v0000000000361920_0, 0;
    %end;
    .thread T_2;
    .scope S_000000000034d010;
T_3 ;
    %wait E_000000000035b5e0;
    %load/vec4 v0000000000361a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000000003619c0_0;
    %assign/vec4 v0000000000361880_0, 0;
    %load/vec4 v00000000003619c0_0;
    %inv;
    %assign/vec4 v0000000000361920_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000003617e0_0;
    %assign/vec4 v0000000000361880_0, 0;
    %load/vec4 v00000000003617e0_0;
    %inv;
    %assign/vec4 v0000000000361920_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000034d190;
T_4 ;
    %load/vec4 v0000000000361d80_0;
    %assign/vec4 v0000000000361c40_0, 0;
    %load/vec4 v0000000000361d80_0;
    %inv;
    %assign/vec4 v0000000000361ce0_0, 0;
    %end;
    .thread T_4;
    .scope S_000000000034d190;
T_5 ;
    %wait E_000000000035b5a0;
    %load/vec4 v0000000000361e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000000000361d80_0;
    %assign/vec4 v0000000000361c40_0, 0;
    %load/vec4 v0000000000361d80_0;
    %inv;
    %assign/vec4 v0000000000361ce0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000361ba0_0;
    %assign/vec4 v0000000000361c40_0, 0;
    %load/vec4 v0000000000361ba0_0;
    %inv;
    %assign/vec4 v0000000000361ce0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000009ee060;
T_6 ;
    %load/vec4 v0000000000362140_0;
    %assign/vec4 v0000000000362000_0, 0;
    %load/vec4 v0000000000362140_0;
    %inv;
    %assign/vec4 v00000000003620a0_0, 0;
    %end;
    .thread T_6;
    .scope S_00000000009ee060;
T_7 ;
    %wait E_000000000035b520;
    %load/vec4 v00000000003621e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000000000362140_0;
    %assign/vec4 v0000000000362000_0, 0;
    %load/vec4 v0000000000362140_0;
    %inv;
    %assign/vec4 v00000000003620a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000000361f60_0;
    %assign/vec4 v0000000000362000_0, 0;
    %load/vec4 v0000000000361f60_0;
    %inv;
    %assign/vec4 v00000000003620a0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000009ee1e0;
T_8 ;
    %load/vec4 v0000000000362500_0;
    %assign/vec4 v00000000003623c0_0, 0;
    %load/vec4 v0000000000362500_0;
    %inv;
    %assign/vec4 v0000000000362460_0, 0;
    %end;
    .thread T_8;
    .scope S_00000000009ee1e0;
T_9 ;
    %wait E_000000000035b2a0;
    %load/vec4 v00000000003625a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000000000362500_0;
    %assign/vec4 v00000000003623c0_0, 0;
    %load/vec4 v0000000000362500_0;
    %inv;
    %assign/vec4 v0000000000362460_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000000362320_0;
    %assign/vec4 v00000000003623c0_0, 0;
    %load/vec4 v0000000000362320_0;
    %inv;
    %assign/vec4 v0000000000362460_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000000000036b330;
T_10 ;
    %wait E_000000000035b0a0;
    %delay 2, 0;
    %vpi_call 2 36 "$display", "%b\011%b", v0000000000362be0_0, v0000000000362c80_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_000000000036b330;
T_11 ;
    %vpi_call 2 41 "$display", "\000" {0 0 0};
    %vpi_call 2 42 "$display", "Exemplo_1105 - Axell Brendow - 631822" {0 0 0};
    %vpi_call 2 43 "$display", "\000" {0 0 0};
    %vpi_call 2 44 "$display", "data\011found" {0 0 0};
    %vpi_call 2 45 "$display", "\000" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000362be0_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000362be0_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000362be0_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000362be0_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000362be0_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000362be0_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000362be0_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000362be0_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000362be0_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000362be0_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000362be0_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000362be0_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000362be0_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000362be0_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000362be0_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000362be0_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000362be0_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000362be0_0, 0, 1;
    %delay 24, 0;
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Exemplo_1105.v";
    "./clock.v";
    "./non_blocking_flip_flop_d.v";
