
---------- Begin Simulation Statistics ----------
final_tick                               1359251775000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 325686                       # Simulator instruction rate (inst/s)
host_mem_usage                                4574852                       # Number of bytes of host memory used
host_op_rate                                   631090                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3991.57                       # Real time elapsed on the host
host_tick_rate                               25870918                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000006                       # Number of instructions simulated
sim_ops                                    2519041831                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.103266                       # Number of seconds simulated
sim_ticks                                103265619750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        47422                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         94380                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          416                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      6185042                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     86883991                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     25208632                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     40201253                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     14992621                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      94928870                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       3142676                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      5041520                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       354302292                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      185145454                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      6226651                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         58832436                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     28960094                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          239                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    175097545                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000004                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    485171795                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    180116186                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.693660                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.902346                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     60474928     33.58%     33.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     27350636     15.18%     48.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17192643      9.55%     58.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     20541075     11.40%     69.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      9728697      5.40%     75.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7329384      4.07%     79.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5200915      2.89%     82.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3337814      1.85%     83.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     28960094     16.08%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    180116186                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          2509809                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      2333728                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       481181977                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            55985773                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2560040      0.53%      0.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    390902642     80.57%     81.10% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       420287      0.09%     81.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      3933063      0.81%     81.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       374648      0.08%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       303362      0.06%     82.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     82.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       231180      0.05%     82.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       231810      0.05%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt        57742      0.01%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     55336528     11.41%     93.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     29509516      6.08%     99.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       649245      0.13%     99.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite       661732      0.14%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    485171795                       # Class of committed instruction
system.switch_cpus_1.commit.refs             86157021                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           485171795                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.826125                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.826125                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     31275196                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    752746348                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       55753454                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       107749977                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      6235485                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      5455514                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          69107768                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              228555                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          33509936                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               35915                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          94928870                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        55669421                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           139288342                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      1678353                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          163                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            415025719                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles        36511                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       331426                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      12470970                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                4                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.459634                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     60577705                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     28351308                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.009506                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    206469636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.830186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.627956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       83338751     40.36%     40.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6021592      2.92%     43.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        8259171      4.00%     47.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        6874876      3.33%     50.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        6657799      3.22%     53.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        8336733      4.04%     57.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        5761591      2.79%     60.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        4984890      2.41%     63.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       76234233     36.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    206469636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         2412675                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        1673097                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 61603                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      8579914                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       67195698                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.831255                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          102608697                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         33509936                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      20137827                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     77426564                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        27564                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       631166                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     39422822                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    660280662                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     69098761                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     15682440                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    584742504                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         2623                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       584768                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      6235485                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       588666                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked          235                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8943227                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        34524                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        32719                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        30302                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     21440782                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      9251572                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        32719                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      8134114                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       445800                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       682984927                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           578596479                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.622792                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       425357852                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.801496                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            581258702                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      855527405                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     483495609                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.210471                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.210471                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      4879807      0.81%      0.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    482703321     80.39%     81.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       430862      0.07%     81.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      4184371      0.70%     81.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       432193      0.07%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          658      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       390508      0.07%     82.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     82.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       231225      0.04%     82.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       231824      0.04%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        57742      0.01%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult          443      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     71410938     11.89%     94.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     34014322      5.67%     99.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       696394      0.12%     99.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       760343      0.13%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    600424951                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       2820349                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      5622390                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      2641107                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      4048053                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          12888241                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.021465                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      11824680     91.75%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu           97      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     91.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       968849      7.52%     99.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        75783      0.59%     99.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%     99.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite        18832      0.15%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    605613036                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1416976384                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    575955372                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    831350999                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        660198457                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       600424951                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded        82205                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    175108815                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      2391002                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved        81966                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    261889510                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    206469636                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.908054                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.590884                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     64975332     31.47%     31.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15293116      7.41%     38.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     19949381      9.66%     48.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     18997950      9.20%     57.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     21033132     10.19%     67.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     21439806     10.38%     78.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     23776043     11.52%     89.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13787601      6.68%     96.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      7217275      3.50%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    206469636                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.907187                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          55727167                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               57791                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      5744632                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      3393448                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     77426564                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     39422822                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     243285451                       # number of misc regfile reads
system.switch_cpus_1.numCycles              206531239                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      20436198                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    563070586                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      1008664                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       59946480                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents         6216                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        20800                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1864463805                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    723348362                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    836509977                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       108108754                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     10093907                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      6235485                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     11738868                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      273439327                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      4108004                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1093798969                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         3842                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          270                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         7903080                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          270                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          811415955                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1347328660                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 25730                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1109                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       195436                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          131                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       376902                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            131                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests        57114                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops          169                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       113581                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops            169                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                262                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46785                       # Transaction distribution
system.membus.trans_dist::CleanEvict              133                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              502                       # Transaction distribution
system.membus.trans_dist::ReadExReq             46698                       # Transaction distribution
system.membus.trans_dist::ReadExResp            46698                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           262                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       141340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       141340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 141340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      5999680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      5999680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5999680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47462                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47462    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47462                       # Request fanout histogram
system.membus.reqLayer2.occupancy           289046000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          247271000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1359251775000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359251775000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359251775000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1359251775000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359251775000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359251775000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1359251775000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127137                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       115985                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       101982                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9894                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15562                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15562                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            53782                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           53782                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        127137                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       306440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       266441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                572881                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     13053440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9433472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               22486912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           47942                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3041792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           243921                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005100                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.071232                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 242677     99.49%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1244      0.51%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             243921                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          359392000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         125471935                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         153720000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1359251775000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       101664                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        22283                       # number of demand (read+write) hits
system.l2.demand_hits::total                   123947                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       101664                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        22283                       # number of overall hits
system.l2.overall_hits::total                  123947                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          314                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data        56156                       # number of demand (read+write) misses
system.l2.demand_misses::total                  56470                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          314                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data        56156                       # number of overall misses
system.l2.overall_misses::total                 56470                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     24717000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data   4887421500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4912138500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     24717000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data   4887421500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4912138500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       101978                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data        78439                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               180417                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       101978                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data        78439                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              180417                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.003079                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.715919                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.312997                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.003079                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.715919                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.312997                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 78716.560510                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 87032.935038                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86986.692049                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 78716.560510                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 87032.935038                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86986.692049                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               47026                       # number of writebacks
system.l2.writebacks::total                     47026                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data        56156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             56470                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data        56156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            56470                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     21577000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   4325861500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4347438500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     21577000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   4325861500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4347438500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.715919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.312997                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.715919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.312997                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 68716.560510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77032.935038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76986.692049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 68716.560510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77032.935038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76986.692049                       # average overall mshr miss latency
system.l2.replacements                          47271                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        68959                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            68959                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        68959                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        68959                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       101979                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           101979                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       101979                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       101979                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         9322                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          9322                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        15044                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15044                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data          518                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                518                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        15562                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15562                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.033286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.033286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data          518                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           518                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     19334000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     19334000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.033286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.033286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 37324.324324                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 37324.324324                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         7084                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7084                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        46698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               46698                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   4613608500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4613608500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        53782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             53782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.868283                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.868283                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 98796.704356                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98796.704356                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        46698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          46698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   4146628500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4146628500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.868283                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.868283                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 88796.704356                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88796.704356                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       101664                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        15199                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             116863                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          314                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data         9458                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9772                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     24717000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data    273813000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    298530000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       101978                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data        24657                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         126635                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.003079                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.383583                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.077167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 78716.560510                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28950.412349                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 30549.529267                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          314                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data         9458                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9772                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     21577000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data    179233000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    200810000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.003079                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.383583                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.077167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 68716.560510                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18950.412349                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 20549.529267                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1359251775000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3920.152268                       # Cycle average of tags in use
system.l2.tags.total_refs                      314541                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    174997                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.797408                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3920.152268                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.957068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.957068                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3934                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2783                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.960449                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3182082                       # Number of tag accesses
system.l2.tags.data_accesses                  3182082                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359251775000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst          104                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data         9406                       # number of demand (read+write) hits
system.l3.demand_hits::total                     9510                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst          104                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data         9406                       # number of overall hits
system.l3.overall_hits::total                    9510                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          210                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data        46750                       # number of demand (read+write) misses
system.l3.demand_misses::total                  46960                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          210                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data        46750                       # number of overall misses
system.l3.overall_misses::total                 46960                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     18387500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   3870093500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       3888481000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     18387500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   3870093500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      3888481000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          314                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data        56156                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                56470                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          314                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data        56156                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               56470                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.668790                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.832502                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.831592                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.668790                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.832502                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.831592                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 87559.523810                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 82782.748663                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 82804.109881                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 87559.523810                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 82782.748663                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 82804.109881                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               46785                       # number of writebacks
system.l3.writebacks::total                     46785                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          210                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data        46750                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             46960                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          210                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data        46750                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            46960                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     15867500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   3309093500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   3324961000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     15867500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   3309093500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   3324961000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.668790                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.832502                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.831592                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.668790                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.832502                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.831592                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 75559.523810                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 70782.748663                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 70804.109881                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 75559.523810                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 70782.748663                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 70804.109881                       # average overall mshr miss latency
system.l3.replacements                          46960                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        47026                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            47026                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        47026                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        47026                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          127                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           127                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data           16                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   16                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data          502                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                502                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data          518                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total              518                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.969112                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.969112                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data          502                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total           502                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      9535000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      9535000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.969112                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.969112                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18994.023904                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18994.023904                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_misses::.switch_cpus_1.data        46698                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               46698                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   3865446000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    3865446000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        46698                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             46698                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82775.407940                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82775.407940                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        46698                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          46698                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   3305070000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   3305070000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70775.407940                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 70775.407940                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst          104                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data         9406                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total               9510                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          210                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data           52                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total              262                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     18387500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data      4647500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total     23035000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          314                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data         9458                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total           9772                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.668790                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.005498                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.026811                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 87559.523810                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data        89375                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 87919.847328                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          210                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data           52                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total          262                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     15867500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data      4023500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total     19891000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.668790                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.005498                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.026811                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 75559.523810                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data        77375                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 75919.847328                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1359251775000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                      210971                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     79728                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.646134                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks              2                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         0.572115                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      5896.859885                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  5788.759626                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   127.015831                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 20952.792542                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000061                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000017                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.179958                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.176659                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.003876                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.639428                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         1014                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         4142                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        27612                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   1864256                       # Number of tag accesses
system.l3.tags.data_accesses                  1864256                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359251775000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp              9772                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        93811                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            9742                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq             518                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp            518                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            46698                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           46698                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq          9772                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       170569                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      6623744                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           46960                       # Total snoops (count)
system.tol3bus.snoopTraffic                   2994240                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           103948                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.001626                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.040289                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 103779     99.84%     99.84% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    169      0.16%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             103948                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          103816500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          84964000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1359251775000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        13440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      2992000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3005440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        13440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         13440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2994240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2994240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        46750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               46960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        46785                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46785                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       130150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     28973825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29103975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       130150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           130150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       28995517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             28995517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       28995517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       130150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     28973825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             58099492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     46785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     46750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004727698250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2916                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2916                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              164241                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43883                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46960                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46785                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46960                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46785                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2947                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    522701000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  234800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1403201000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11130.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29880.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    42505                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   42018                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46960                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46785                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    652.625898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   465.278511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   381.572817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1222     13.30%     13.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          942     10.25%     23.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          669      7.28%     30.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          509      5.54%     36.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          451      4.91%     41.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          522      5.68%     46.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          610      6.64%     53.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          827      9.00%     62.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3438     37.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9190                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.099108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.087952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      0.687142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13             1      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15            12      0.41%      0.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17          2834     97.19%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19            51      1.75%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21            10      0.34%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23             3      0.10%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25             1      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27             3      0.10%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2916                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2916                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.033265                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.030903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.290368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2873     98.53%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.27%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               18      0.62%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      0.55%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2916                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3005440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2992192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3005440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2994240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        29.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     29.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     29.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  102839390000                       # Total gap between requests
system.mem_ctrls.avgGap                    1097012.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        13440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      2992000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2992192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 130149.802349876481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 28973825.046936787665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 28975684.329827498645                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        46750                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        46785                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      7203750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   1395997250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2423641034000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     34303.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     29860.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  51803805.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             33465180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             17787165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           168868140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          122690880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8151355680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2903950500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      37208565600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        48606683145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        470.695700                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  96686055250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3448120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3131458250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             32151420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             17088885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           166426260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          121359780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8151355680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2844879690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      37258309440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        48591571155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        470.549359                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  96814412500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3448120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3003087250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1359251775000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1399285974                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69491978                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     55550435                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1524328387                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1399285974                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69491978                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     55550435                       # number of overall hits
system.cpu.icache.overall_hits::total      1524328387                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5336                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          258                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       118981                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         124575                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5336                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          258                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       118981                       # number of overall misses
system.cpu.icache.overall_misses::total        124575                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3354000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   1467798499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1471152499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3354000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   1467798499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1471152499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1399291310                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69492236                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     55669416                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1524452962                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1399291310                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69492236                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     55669416                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1524452962                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.002137                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.002137                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        13000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12336.410847                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11809.371856                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        13000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12336.410847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11809.371856                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          806                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.043478                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       107064                       # number of writebacks
system.cpu.icache.writebacks::total            107064                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        16501                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        16501                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        16501                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        16501                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          258                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       102480                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       102738                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          258                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       102480                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       102738                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3096000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   1247051499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1250147499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3096000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   1247051499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1250147499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.001841                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.001841                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        12000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12168.730474                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12168.306751                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        12000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12168.730474                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12168.306751                       # average overall mshr miss latency
system.cpu.icache.replacements                 107064                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1399285974                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69491978                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     55550435                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1524328387                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5336                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          258                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       118981                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        124575                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3354000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   1467798499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1471152499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1399291310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69492236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     55669416                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1524452962                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.002137                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        13000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12336.410847                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11809.371856                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        16501                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        16501                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       102480                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       102738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3096000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   1247051499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1250147499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.001841                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        12000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12168.730474                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12168.306751                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1359251775000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.956649                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1524436461                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            108074                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14105.487546                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   491.865539                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.916902                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    18.174208                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960675                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.001791                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.035497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997962                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          381                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6097919922                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6097919922                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359251775000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359251775000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1359251775000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359251775000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359251775000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1359251775000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359251775000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    367777443                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     17360308                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     89969934                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        475107685                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    367777443                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     17360308                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     89969934                       # number of overall hits
system.cpu.dcache.overall_hits::total       475107685                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       232807                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        18097                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       107050                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         357954                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       232807                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        18097                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       107050                       # number of overall misses
system.cpu.dcache.overall_misses::total        357954                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1099864000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data   5787095968                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6886959968                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1099864000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data   5787095968                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6886959968                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    368010250                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17378405                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     90076984                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    475465639                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    368010250                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17378405                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     90076984                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    475465639                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000633                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001041                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.001188                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000753                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000633                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001041                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.001188                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000753                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60776.040228                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 54059.747482                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19239.790498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 60776.040228                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 54059.747482                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19239.790498                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3555                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          119                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               325                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.938462                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    59.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       267227                       # number of writebacks
system.cpu.dcache.writebacks::total            267227                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data        20500                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20500                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data        20500                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20500                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        18097                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data        86550                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104647                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        18097                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data        86550                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104647                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1081767000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data   5431887968                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6513654968                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1081767000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data   5431887968                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6513654968                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001041                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.000961                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000220                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001041                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.000961                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000220                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59776.040228                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 62760.115170                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62244.067847                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59776.040228                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 62760.115170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62244.067847                       # average overall mshr miss latency
system.cpu.dcache.replacements                 309464                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231035047                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11297769                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     59868033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       302200849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        48225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         3953                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data        37706                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         89884                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     79267500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data    756646000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    835913500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    231083272                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11301722                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     59905739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    302290733                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000209                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.000629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000297                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20052.491778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 20066.991991                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9299.914334                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data        13048                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13048                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         3953                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data        24658                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        28611                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     75314500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data    470795000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    546109500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000350                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.000412                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 19052.491778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 19092.992132                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19087.396456                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    136742396                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6062539                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     30101901                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      172906836                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       184582                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        14144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        69344                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       268070                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1020596500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   5030449968                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6051046468                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    136926978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6076683                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     30171245                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    173174906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001348                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.002328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.002298                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001548                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72157.557975                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 72543.406322                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22572.635759                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         7452                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7452                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        14144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        61892                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        76036                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1006452500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   4961092968                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5967545468                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.002328                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.002051                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000439                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71157.557975                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 80157.257287                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78483.158872                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1359251775000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.992132                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           475445318                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            309976                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1533.813321                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   441.936257                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    31.631714                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    38.424161                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.863157                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.061781                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.075047                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1902172532                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1902172532                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359251775000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1168016829000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 191234946000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
