{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561263400633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II 32-bit " "Running Quartus II 32-bit Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561263400633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 23 01:16:40 2019 " "Processing started: Sun Jun 23 01:16:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561263400633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561263400633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --simulation_results_format=VWF RDM -c RDM " "Command: quartus_sim --simulation_results_format=VWF RDM -c RDM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561263400633 ""}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/altera/13.0/RDM/teste_loadcomoclock2.vwf " "Using vector source file \"C:/altera/13.0/RDM/teste_loadcomoclock2.vwf\"" {  } {  } 0 324025 "Using vector source file \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561263400829 ""}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 310004 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "Quartus II" 0 -1 1561263400906 ""}  } {  } 0 310003 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "Quartus II" 0 -1 1561263400906 ""}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Registrador8bits\|flipFlopJK:\\RFOR:6:FFN\|qsignal 10.0 ns " "Found clock-sensitive change during active clock edge at time 10.0 ns on register \"\|Registrador8bits\|flipFlopJK:\\RFOR:6:FFN\|qsignal\"" {  } {  } 0 324036 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561263400906 ""}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Registrador8bits\|flipFlopJK:\\RFOR:2:FFN\|qsignal 10.0 ns " "Found clock-sensitive change during active clock edge at time 10.0 ns on register \"\|Registrador8bits\|flipFlopJK:\\RFOR:2:FFN\|qsignal\"" {  } {  } 0 324036 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561263400906 ""}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Registrador8bits\|flipFlopJK:\\RFOR:5:FFN\|qsignal 20.0 ns " "Found clock-sensitive change during active clock edge at time 20.0 ns on register \"\|Registrador8bits\|flipFlopJK:\\RFOR:5:FFN\|qsignal\"" {  } {  } 0 324036 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561263400906 ""}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Registrador8bits\|flipFlopJK:\\RFOR:4:FFN\|qsignal 20.0 ns " "Found clock-sensitive change during active clock edge at time 20.0 ns on register \"\|Registrador8bits\|flipFlopJK:\\RFOR:4:FFN\|qsignal\"" {  } {  } 0 324036 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561263400906 ""}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Registrador8bits\|flipFlopJK:\\RFOR:3:FFN\|qsignal 20.0 ns " "Found clock-sensitive change during active clock edge at time 20.0 ns on register \"\|Registrador8bits\|flipFlopJK:\\RFOR:3:FFN\|qsignal\"" {  } {  } 0 324036 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561263400907 ""}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Registrador8bits\|flipFlopJK:\\RFOR:0:FFN\|qsignal 20.0 ns " "Found clock-sensitive change during active clock edge at time 20.0 ns on register \"\|Registrador8bits\|flipFlopJK:\\RFOR:0:FFN\|qsignal\"" {  } {  } 0 324036 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561263400907 ""}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Registrador8bits\|flipFlopJK:\\RFOR:7:FFN\|qsignal 40.0 ns " "Found clock-sensitive change during active clock edge at time 40.0 ns on register \"\|Registrador8bits\|flipFlopJK:\\RFOR:7:FFN\|qsignal\"" {  } {  } 0 324036 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561263400907 ""}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|Registrador8bits\|flipFlopJK:\\RFOR:1:FFN\|qsignal 50.0 ns " "Found clock-sensitive change during active clock edge at time 50.0 ns on register \"\|Registrador8bits\|flipFlopJK:\\RFOR:1:FFN\|qsignal\"" {  } {  } 0 324036 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561263400907 ""}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Simulation partitioned into 1 sub-simulations" {  } {  } 0 310002 "Simulation partitioned into %1!d! sub-simulations" 0 0 "Quartus II" 0 -1 1561263400913 ""}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "    100.00 % " "Simulation coverage is     100.00 %" {  } {  } 0 328053 "Simulation coverage is %1!s!" 0 0 "Quartus II" 0 -1 1561263400914 ""}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "9102 " "Number of transitions in simulation is 9102" {  } {  } 0 328052 "Number of transitions in simulation is %1!s!" 0 0 "Quartus II" 0 -1 1561263400914 ""}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "RDM.sim.vwf " "Vector file RDM.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 324045 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "Quartus II" 0 -1 1561263400921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Simulator was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "283 " "Peak virtual memory: 283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561263400953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 23 01:16:40 2019 " "Processing ended: Sun Jun 23 01:16:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561263400953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561263400953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561263400953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561263400953 ""}
