{
  "messages" : [
    "Start of IO Analysis",
    "  Get Ports",
    "    Detect input port \\clk0 (index=0, width=1, offset=0)",
    "    Detect input port \\clk1 (index=0, width=1, offset=0)",
    "    Detect input port \\din (index=0, width=1, offset=0)",
    "    Detect input port \\din_n (index=0, width=1, offset=0)",
    "    Detect input port \\din_p (index=0, width=1, offset=0)",
    "    Detect output port \\dout (index=0, width=1, offset=0)",
    "    Detect output port \\dout_n (index=0, width=1, offset=0)",
    "    Detect output port \\dout_p (index=0, width=1, offset=0)",
    "    Detect input port \\enable (index=0, width=1, offset=0)",
    "    Detect input port \\reset (index=0, width=1, offset=0)",
    "  Get Port Primitives",
    "    Get important connection of cell \\I_BUF $iopadmap$top.clk0",
    "      Cell port \\I is connected to input port \\clk0",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$top.clk1",
    "      Cell port \\I is connected to input port \\clk1",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$top.din",
    "      Cell port \\I is connected to input port \\din",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\O_BUF $iopadmap$top.dout",
    "      Cell port \\O is connected to output port \\dout",
    "    Get important connection of cell \\I_BUF $iopadmap$top.enable",
    "      Cell port \\I is connected to input port \\enable",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$top.reset",
    "      Cell port \\I is connected to input port \\reset",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF_DS \\i_buf_ds",
    "      Cell port \\I_N is connected to input port \\din_n",
    "      Cell port \\I_P is connected to input port \\din_p",
    "    Get important connection of cell \\O_BUF_DS \\o_buf_ds",
    "      Cell port \\O_N is connected to output port \\dout_n",
    "      Cell port \\O_P is connected to output port \\dout_p",
    "  Trace \\I_BUF --> \\CLK_BUF",
    "    Try \\I_BUF $iopadmap$top.clk0 out connection: $iopadmap$clk0",
    "      Connected $auto$clkbufmap.cc:265:execute$413",
    "    Try \\I_BUF $iopadmap$top.clk1 out connection: $iopadmap$clk1",
    "      Connected \\clk_buf",
    "  Trace \\CLK_BUF --> \\PLL",
    "    Try \\CLK_BUF \\clk_buf out connection: \\clk1_buf",
    "      Connected \\pll",
    "        Parameter \\PLL_DIV: 1",
    "        Parameter \\PLL_MULT: 16",
    "        Parameter \\PLL_POST_DIV: 34",
    "  Trace \\I_BUF --> \\I_DELAY",
    "    Try \\I_BUF $iopadmap$top.din out connection: $iopadmap$din",
    "      Connected \\i_delay",
    "        Parameter \\DELAY: 50",
    "  Trace \\I_BUF --> \\I_DDR",
    "  Trace \\I_BUF_DS --> \\I_DELAY",
    "  Trace \\I_BUF_DS --> \\I_DDR",
    "    Try \\I_BUF_DS \\i_buf_ds out connection: \\i_ddr_d",
    "      Connected \\i_ddr",
    "  Trace \\I_DELAY --> \\I_DDR",
    "  Trace \\O_BUF --> \\O_DELAY",
    "    Try \\O_BUF $iopadmap$top.dout out connection: $iopadmap$dout",
    "      Connected \\o_delay",
    "        Parameter \\DELAY: 60",
    "  Trace \\O_BUF --> \\O_DDR",
    "  Trace \\O_BUFT --> \\O_DELAY",
    "  Trace \\O_BUFT --> \\O_DDR",
    "  Trace \\O_BUF_DS --> \\O_DELAY",
    "  Trace \\O_BUF_DS --> \\O_DDR",
    "    Try \\O_BUF_DS \\o_buf_ds out connection: \\o_buf_ds_i",
    "      Connected \\o_ddr",
    "  Trace \\O_BUFT_DS --> \\O_DELAY",
    "  Trace \\O_BUFT_DS --> \\O_DDR",
    "  Trace \\O_DELAY --> \\O_DDR",
    "  Trace gearbox clock source",
    "    \\I_DELAY \\i_delay port \\CLK_IN: $auto$clkbufmap.cc:298:execute$415",
    "      Connected to \\CLK_BUF $auto$clkbufmap.cc:265:execute$413 port \\O",
    "    \\I_DDR \\i_ddr port \\C: \\pll_clk",
    "      Connected to \\PLL \\pll port \\CLK_OUT",
    "    \\O_DELAY \\o_delay port \\CLK_IN: \\clk1_buf",
    "      Connected to \\CLK_BUF \\clk_buf port \\O",
    "    \\O_DDR \\o_ddr port \\C: \\pll_clk_div4",
    "      Connected to \\PLL \\pll port \\CLK_OUT_DIV4",
    "  Assign location HP_1_5_2N (and properties) to Port din_n",
    "  Assign location HP_1_CC_10_5P (and properties) to Port clk1",
    "  Assign location HP_1_2_1P (and properties) to Port din",
    "  Assign location HR_1_CC_10_5P (and properties) to Port clk0",
    "  Assign location HP_1_4_2P (and properties) to Port din_p",
    "  Assign location HP_1_0_0P (and properties) to Port reset",
    "  Assign location HP_1_6_3P (and properties) to Port dout",
    "  Assign location HP_1_9_4N (and properties) to Port dout_n",
    "  Assign location HP_1_8_4P (and properties) to Port dout_p",
    "End of IO Analysis"
  ],
  "instances" : [
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.clk0",
      "linked_object" : "clk0",
      "linked_objects" : {
        "clk0" : {
          "location" : "HR_1_CC_10_5P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clk0",
        "O" : "$iopadmap$clk0"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "CLK_BUF",
      "name" : "$auto$clkbufmap.cc:265:execute$413",
      "linked_object" : "clk0",
      "linked_objects" : {
        "clk0" : {
          "location" : "HR_1_CC_10_5P",
          "properties" : {
            "ROUTE_TO_FABRIC_CLK" : "0"
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$clk0",
        "O" : "$auto$clkbufmap.cc:298:execute$415"
      },
      "parameters" : {
        "ROUTE_TO_FABRIC_CLK" : "0"
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
        "O" : [
          "i_delay"
        ]
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.clk1",
      "linked_object" : "clk1",
      "linked_objects" : {
        "clk1" : {
          "location" : "HP_1_CC_10_5P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clk1",
        "O" : "$iopadmap$clk1"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "CLK_BUF",
      "name" : "clk_buf",
      "linked_object" : "clk1",
      "linked_objects" : {
        "clk1" : {
          "location" : "HP_1_CC_10_5P",
          "properties" : {
            "ROUTE_TO_FABRIC_CLK" : "1"
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$clk1",
        "O" : "clk1_buf"
      },
      "parameters" : {
        "ROUTE_TO_FABRIC_CLK" : "1"
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
        "PLL"
      ],
      "route_clock_to" : {
        "O" : [
          "o_delay"
        ]
      }
    },
    {
      "module" : "PLL",
      "name" : "pll",
      "linked_object" : "clk1",
      "linked_objects" : {
        "clk1" : {
          "location" : "HP_1_CC_10_5P",
          "properties" : {
            "OUT0_ROUTE_TO_FABRIC_CLK" : "2",
            "OUT3_ROUTE_TO_FABRIC_CLK" : "3"
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "clk1_buf",
        "CLK_OUT" : "pll_clk",
        "CLK_OUT_DIV4" : "pll_clk_div4"
      },
      "parameters" : {
        "OUT0_ROUTE_TO_FABRIC_CLK" : "2",
        "OUT3_ROUTE_TO_FABRIC_CLK" : "3",
        "PLL_DIV" : "1",
        "PLL_MULT" : "16",
        "PLL_POST_DIV" : "34"
      },
      "pre_primitive" : "CLK_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
        "CLK_OUT" : [
          "i_ddr"
        ],
        "CLK_OUT_DIV4" : [
          "o_ddr"
        ]
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.din",
      "linked_object" : "din",
      "linked_objects" : {
        "din" : {
          "location" : "HP_1_2_1P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "din",
        "O" : "$iopadmap$din"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DELAY"
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_DELAY",
      "name" : "i_delay",
      "linked_object" : "din",
      "linked_objects" : {
        "din" : {
          "location" : "HP_1_2_1P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "$auto$clkbufmap.cc:298:execute$415",
        "I" : "$iopadmap$din",
        "O" : "din_delay"
      },
      "parameters" : {
        "DELAY" : "50"
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.dout",
      "linked_object" : "dout",
      "linked_objects" : {
        "dout" : {
          "location" : "HP_1_6_3P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$dout",
        "O" : "dout"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_DELAY"
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "O_DELAY",
      "name" : "o_delay",
      "linked_object" : "dout",
      "linked_objects" : {
        "dout" : {
          "location" : "HP_1_6_3P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "clk1_buf",
        "I" : "dout_pre_delay",
        "O" : "$iopadmap$dout"
      },
      "parameters" : {
        "DELAY" : "60"
      },
      "pre_primitive" : "O_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.enable",
      "linked_object" : "enable",
      "linked_objects" : {
        "enable" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "enable",
        "O" : "$iopadmap$enable"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.reset",
      "linked_object" : "reset",
      "linked_objects" : {
        "reset" : {
          "location" : "HP_1_0_0P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "reset",
        "O" : "$iopadmap$reset"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF_DS",
      "name" : "i_buf_ds",
      "linked_object" : "din_n+din_p",
      "linked_objects" : {
        "din_n" : {
          "location" : "HP_1_5_2N",
          "properties" : {
          }
        },
        "din_p" : {
          "location" : "HP_1_4_2P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I_N" : "din_n",
        "I_P" : "din_p",
        "O" : "i_ddr_d"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr",
      "linked_object" : "din_n+din_p",
      "linked_objects" : {
        "din_n" : {
          "location" : "HP_1_5_2N",
          "properties" : {
          }
        },
        "din_p" : {
          "location" : "HP_1_4_2P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "pll_clk",
        "D" : "i_ddr_d"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF_DS",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "O_BUF_DS",
      "name" : "o_buf_ds",
      "linked_object" : "dout_n+dout_p",
      "linked_objects" : {
        "dout_n" : {
          "location" : "HP_1_9_4N",
          "properties" : {
          }
        },
        "dout_p" : {
          "location" : "HP_1_8_4P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "o_buf_ds_i",
        "O_N" : "dout_n",
        "O_P" : "dout_p"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_DDR"
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "O_DDR",
      "name" : "o_ddr",
      "linked_object" : "dout_n+dout_p",
      "linked_objects" : {
        "dout_n" : {
          "location" : "HP_1_9_4N",
          "properties" : {
          }
        },
        "dout_p" : {
          "location" : "HP_1_8_4P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "pll_clk_div4",
        "Q" : "o_buf_ds_i"
      },
      "parameters" : {
      },
      "pre_primitive" : "O_BUF_DS",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    }
  ]
}