--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml final_v1.twx final_v1.ncd -o final_v1.twr final_v1.pcf
-ucf final_v1.ucf

Design file:              final_v1.ncd
Physical constraint file: final_v1.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock Ctrl_Instr_In<0> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A_reg_out<0>|   15.200(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<1>|   16.301(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<2>|   16.358(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<3>|   17.035(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<4>|   17.041(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<5>|   17.697(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<6>|   17.134(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<7>|   17.877(R)|XLXI_2/XLXN_146   |   0.000|
LDA_On      |   14.018(R)|XLXI_2/XLXN_146   |   0.000|
MVI_On      |   15.101(R)|XLXI_2/XLXN_146   |   0.000|
STA_On      |   14.880(R)|XLXI_2/XLXN_146   |   0.000|
------------+------------+------------------+--------+

Clock Ctrl_Instr_In<1> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A_reg_out<0>|   15.673(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<1>|   16.774(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<2>|   16.831(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<3>|   17.508(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<4>|   17.514(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<5>|   18.170(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<6>|   17.607(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<7>|   18.350(R)|XLXI_2/XLXN_146   |   0.000|
LDA_On      |   14.491(R)|XLXI_2/XLXN_146   |   0.000|
MVI_On      |   15.574(R)|XLXI_2/XLXN_146   |   0.000|
STA_On      |   15.353(R)|XLXI_2/XLXN_146   |   0.000|
------------+------------+------------------+--------+

Clock Ctrl_Instr_In<2> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A_reg_out<0>|   15.241(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<1>|   16.342(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<2>|   16.399(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<3>|   17.076(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<4>|   17.082(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<5>|   17.738(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<6>|   17.175(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<7>|   17.918(R)|XLXI_2/XLXN_146   |   0.000|
LDA_On      |   14.059(R)|XLXI_2/XLXN_146   |   0.000|
MVI_On      |   15.142(R)|XLXI_2/XLXN_146   |   0.000|
STA_On      |   14.921(R)|XLXI_2/XLXN_146   |   0.000|
------------+------------+------------------+--------+

Clock Ctrl_Instr_In<3> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A_reg_out<0>|   15.212(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<1>|   16.313(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<2>|   16.370(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<3>|   17.047(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<4>|   17.053(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<5>|   17.709(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<6>|   17.146(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<7>|   17.889(R)|XLXI_2/XLXN_146   |   0.000|
LDA_On      |   14.030(R)|XLXI_2/XLXN_146   |   0.000|
MVI_On      |   15.113(R)|XLXI_2/XLXN_146   |   0.000|
STA_On      |   14.892(R)|XLXI_2/XLXN_146   |   0.000|
------------+------------+------------------+--------+

Clock Ctrl_Instr_In<4> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A_reg_out<0>|   14.871(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<1>|   15.972(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<2>|   16.029(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<3>|   16.706(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<4>|   16.712(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<5>|   17.368(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<6>|   16.805(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<7>|   17.548(R)|XLXI_2/XLXN_146   |   0.000|
LDA_On      |   13.689(R)|XLXI_2/XLXN_146   |   0.000|
MVI_On      |   14.772(R)|XLXI_2/XLXN_146   |   0.000|
STA_On      |   14.551(R)|XLXI_2/XLXN_146   |   0.000|
------------+------------+------------------+--------+

Clock Ctrl_Instr_In<5> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A_reg_out<0>|   15.314(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<1>|   16.415(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<2>|   16.472(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<3>|   17.149(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<4>|   17.155(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<5>|   17.811(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<6>|   17.248(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<7>|   17.991(R)|XLXI_2/XLXN_146   |   0.000|
LDA_On      |   14.132(R)|XLXI_2/XLXN_146   |   0.000|
MVI_On      |   15.215(R)|XLXI_2/XLXN_146   |   0.000|
STA_On      |   14.994(R)|XLXI_2/XLXN_146   |   0.000|
------------+------------+------------------+--------+

Clock Ctrl_Instr_In<6> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A_reg_out<0>|   15.131(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<1>|   16.232(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<2>|   16.289(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<3>|   16.966(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<4>|   16.972(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<5>|   17.628(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<6>|   17.065(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<7>|   17.808(R)|XLXI_2/XLXN_146   |   0.000|
LDA_On      |   13.949(R)|XLXI_2/XLXN_146   |   0.000|
MVI_On      |   15.032(R)|XLXI_2/XLXN_146   |   0.000|
STA_On      |   14.811(R)|XLXI_2/XLXN_146   |   0.000|
------------+------------+------------------+--------+

Clock Ctrl_Instr_In<7> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A_reg_out<0>|   15.527(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<1>|   16.628(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<2>|   16.685(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<3>|   17.362(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<4>|   17.368(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<5>|   18.024(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<6>|   17.461(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<7>|   18.204(R)|XLXI_2/XLXN_146   |   0.000|
LDA_On      |   14.345(R)|XLXI_2/XLXN_146   |   0.000|
MVI_On      |   15.428(R)|XLXI_2/XLXN_146   |   0.000|
STA_On      |   15.207(R)|XLXI_2/XLXN_146   |   0.000|
------------+------------+------------------+--------+

Clock run_mode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A_reg_out<0>|   13.045(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<1>|   14.146(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<2>|   14.203(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<3>|   14.880(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<4>|   14.886(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<5>|   15.542(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<6>|   14.979(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<7>|   15.722(R)|XLXI_2/XLXN_146   |   0.000|
LDA_On      |   11.863(R)|XLXI_2/XLXN_146   |   0.000|
MVI_On      |   12.946(R)|XLXI_2/XLXN_146   |   0.000|
STA_On      |   12.725(R)|XLXI_2/XLXN_146   |   0.000|
------------+------------+------------------+--------+

Clock toggle_clk_speed to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A_reg_out<0>|   14.040(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<1>|   15.141(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<2>|   15.198(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<3>|   15.875(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<4>|   15.881(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<5>|   16.537(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<6>|   15.974(R)|XLXI_2/XLXN_146   |   0.000|
A_reg_out<7>|   16.717(R)|XLXI_2/XLXN_146   |   0.000|
LDA_On      |   12.858(R)|XLXI_2/XLXN_146   |   0.000|
MVI_On      |   13.941(R)|XLXI_2/XLXN_146   |   0.000|
STA_On      |   13.720(R)|XLXI_2/XLXN_146   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock B8_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
B8_clk         |   12.137|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ctrl_Instr_In<0>
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
Ctrl_Instr_In<0>|    5.743|    0.518|         |         |
Ctrl_Instr_In<1>|    5.743|    0.689|         |         |
Ctrl_Instr_In<2>|    5.743|   -0.345|         |         |
Ctrl_Instr_In<3>|    5.743|    0.273|         |         |
Ctrl_Instr_In<4>|    5.743|    0.452|         |         |
Ctrl_Instr_In<5>|    5.743|    0.556|         |         |
Ctrl_Instr_In<6>|    5.743|    0.315|         |         |
Ctrl_Instr_In<7>|    5.743|   -0.513|         |         |
run_mode        |    5.743|         |         |         |
toggle_clk_speed|    5.743|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ctrl_Instr_In<1>
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
Ctrl_Instr_In<0>|    5.743|    0.139|         |         |
Ctrl_Instr_In<1>|    5.743|    0.310|         |         |
Ctrl_Instr_In<2>|    5.743|   -0.724|         |         |
Ctrl_Instr_In<3>|    5.743|   -0.106|         |         |
Ctrl_Instr_In<4>|    5.743|    0.073|         |         |
Ctrl_Instr_In<5>|    5.743|    0.177|         |         |
Ctrl_Instr_In<6>|    5.743|   -0.064|         |         |
Ctrl_Instr_In<7>|    5.743|   -0.892|         |         |
run_mode        |    5.743|         |         |         |
toggle_clk_speed|    5.743|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ctrl_Instr_In<2>
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
Ctrl_Instr_In<0>|    5.743|    0.485|         |         |
Ctrl_Instr_In<1>|    5.743|    0.656|         |         |
Ctrl_Instr_In<2>|    5.743|   -0.378|         |         |
Ctrl_Instr_In<3>|    5.743|    0.240|         |         |
Ctrl_Instr_In<4>|    5.743|    0.419|         |         |
Ctrl_Instr_In<5>|    5.743|    0.523|         |         |
Ctrl_Instr_In<6>|    5.743|    0.282|         |         |
Ctrl_Instr_In<7>|    5.743|   -0.546|         |         |
run_mode        |    5.743|         |         |         |
toggle_clk_speed|    5.743|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ctrl_Instr_In<3>
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
Ctrl_Instr_In<0>|    5.743|    0.508|         |         |
Ctrl_Instr_In<1>|    5.743|    0.679|         |         |
Ctrl_Instr_In<2>|    5.743|   -0.355|         |         |
Ctrl_Instr_In<3>|    5.743|    0.263|         |         |
Ctrl_Instr_In<4>|    5.743|    0.442|         |         |
Ctrl_Instr_In<5>|    5.743|    0.546|         |         |
Ctrl_Instr_In<6>|    5.743|    0.305|         |         |
Ctrl_Instr_In<7>|    5.743|   -0.523|         |         |
run_mode        |    5.743|         |         |         |
toggle_clk_speed|    5.743|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ctrl_Instr_In<4>
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
Ctrl_Instr_In<0>|    5.743|    0.781|         |         |
Ctrl_Instr_In<1>|    5.743|    0.952|         |         |
Ctrl_Instr_In<2>|    5.743|   -0.082|         |         |
Ctrl_Instr_In<3>|    5.743|    0.536|         |         |
Ctrl_Instr_In<4>|    5.743|    0.715|         |         |
Ctrl_Instr_In<5>|    5.743|    0.819|         |         |
Ctrl_Instr_In<6>|    5.743|    0.578|         |         |
Ctrl_Instr_In<7>|    5.743|   -0.250|         |         |
run_mode        |    5.743|         |         |         |
toggle_clk_speed|    5.743|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ctrl_Instr_In<5>
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
Ctrl_Instr_In<0>|    5.743|    0.427|         |         |
Ctrl_Instr_In<1>|    5.743|    0.598|         |         |
Ctrl_Instr_In<2>|    5.743|   -0.436|         |         |
Ctrl_Instr_In<3>|    5.743|    0.182|         |         |
Ctrl_Instr_In<4>|    5.743|    0.361|         |         |
Ctrl_Instr_In<5>|    5.743|    0.465|         |         |
Ctrl_Instr_In<6>|    5.743|    0.224|         |         |
Ctrl_Instr_In<7>|    5.743|   -0.604|         |         |
run_mode        |    5.743|         |         |         |
toggle_clk_speed|    5.743|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ctrl_Instr_In<6>
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
Ctrl_Instr_In<0>|    5.743|    0.573|         |         |
Ctrl_Instr_In<1>|    5.743|    0.744|         |         |
Ctrl_Instr_In<2>|    5.743|   -0.290|         |         |
Ctrl_Instr_In<3>|    5.743|    0.328|         |         |
Ctrl_Instr_In<4>|    5.743|    0.507|         |         |
Ctrl_Instr_In<5>|    5.743|    0.611|         |         |
Ctrl_Instr_In<6>|    5.743|    0.370|         |         |
Ctrl_Instr_In<7>|    5.743|   -0.458|         |         |
run_mode        |    5.743|         |         |         |
toggle_clk_speed|    5.743|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ctrl_Instr_In<7>
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
Ctrl_Instr_In<0>|    5.743|    0.256|         |         |
Ctrl_Instr_In<1>|    5.743|    0.427|         |         |
Ctrl_Instr_In<2>|    5.743|   -0.607|         |         |
Ctrl_Instr_In<3>|    5.743|    0.011|         |         |
Ctrl_Instr_In<4>|    5.743|    0.190|         |         |
Ctrl_Instr_In<5>|    5.743|    0.294|         |         |
Ctrl_Instr_In<6>|    5.743|    0.053|         |         |
Ctrl_Instr_In<7>|    5.743|   -0.775|         |         |
run_mode        |    5.743|         |         |         |
toggle_clk_speed|    5.743|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock run_mode
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
Ctrl_Instr_In<0>|    5.743|    2.242|         |         |
Ctrl_Instr_In<1>|    5.743|    2.413|         |         |
Ctrl_Instr_In<2>|    5.743|    1.379|         |         |
Ctrl_Instr_In<3>|    5.743|    1.997|         |         |
Ctrl_Instr_In<4>|    5.743|    2.176|         |         |
Ctrl_Instr_In<5>|    5.743|    2.280|         |         |
Ctrl_Instr_In<6>|    5.743|    2.039|         |         |
Ctrl_Instr_In<7>|    5.743|    1.211|         |         |
run_mode        |    5.743|         |         |         |
toggle_clk_speed|    5.743|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock toggle_clk_speed
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
Ctrl_Instr_In<0>|    5.743|    1.446|         |         |
Ctrl_Instr_In<1>|    5.743|    1.617|         |         |
Ctrl_Instr_In<2>|    5.743|    0.583|         |         |
Ctrl_Instr_In<3>|    5.743|    1.201|         |         |
Ctrl_Instr_In<4>|    5.743|    1.380|         |         |
Ctrl_Instr_In<5>|    5.743|    1.484|         |         |
Ctrl_Instr_In<6>|    5.743|    1.243|         |         |
Ctrl_Instr_In<7>|    5.743|    0.415|         |         |
run_mode        |    5.743|         |         |         |
toggle_clk_speed|    5.743|         |         |         |
----------------+---------+---------+---------+---------+

Pad to Pad
----------------+---------------+---------+
Source Pad      |Destination Pad|  Delay  |
----------------+---------------+---------+
Ctrl_Instr_In<0>|ADD_On         |   10.219|
Ctrl_Instr_In<0>|A_reg_out<0>   |   14.098|
Ctrl_Instr_In<0>|A_reg_out<1>   |   14.185|
Ctrl_Instr_In<0>|A_reg_out<2>   |   13.647|
Ctrl_Instr_In<0>|A_reg_out<3>   |   14.324|
Ctrl_Instr_In<0>|A_reg_out<4>   |   13.846|
Ctrl_Instr_In<0>|A_reg_out<5>   |   14.730|
Ctrl_Instr_In<0>|A_reg_out<6>   |   14.350|
Ctrl_Instr_In<0>|A_reg_out<7>   |   15.093|
Ctrl_Instr_In<0>|HLT_On         |   10.825|
Ctrl_Instr_In<0>|LDA_On         |    9.261|
Ctrl_Instr_In<0>|MVI_On         |    9.994|
Ctrl_Instr_In<0>|SBI_On         |    9.995|
Ctrl_Instr_In<0>|STA_On         |    9.677|
Ctrl_Instr_In<0>|SUB_On         |   10.041|
Ctrl_Instr_In<1>|ADD_On         |   10.080|
Ctrl_Instr_In<1>|A_reg_out<0>   |   13.014|
Ctrl_Instr_In<1>|A_reg_out<1>   |   13.253|
Ctrl_Instr_In<1>|A_reg_out<2>   |   13.310|
Ctrl_Instr_In<1>|A_reg_out<3>   |   13.987|
Ctrl_Instr_In<1>|A_reg_out<4>   |   13.472|
Ctrl_Instr_In<1>|A_reg_out<5>   |   14.128|
Ctrl_Instr_In<1>|A_reg_out<6>   |   13.565|
Ctrl_Instr_In<1>|A_reg_out<7>   |   14.308|
Ctrl_Instr_In<1>|HLT_On         |   11.298|
Ctrl_Instr_In<1>|LDA_On         |    9.407|
Ctrl_Instr_In<1>|MVI_On         |    8.930|
Ctrl_Instr_In<1>|SBI_On         |    9.579|
Ctrl_Instr_In<1>|STA_On         |    8.709|
Ctrl_Instr_In<1>|SUB_On         |    8.957|
Ctrl_Instr_In<2>|ADD_On         |    9.720|
Ctrl_Instr_In<2>|A_reg_out<0>   |   13.570|
Ctrl_Instr_In<2>|A_reg_out<1>   |   13.657|
Ctrl_Instr_In<2>|A_reg_out<2>   |   13.119|
Ctrl_Instr_In<2>|A_reg_out<3>   |   13.796|
Ctrl_Instr_In<2>|A_reg_out<4>   |   13.318|
Ctrl_Instr_In<2>|A_reg_out<5>   |   14.202|
Ctrl_Instr_In<2>|A_reg_out<6>   |   13.822|
Ctrl_Instr_In<2>|A_reg_out<7>   |   14.565|
Ctrl_Instr_In<2>|HLT_On         |   10.866|
Ctrl_Instr_In<2>|LDA_On         |    8.712|
Ctrl_Instr_In<2>|MVI_On         |    8.699|
Ctrl_Instr_In<2>|SBI_On         |   10.180|
Ctrl_Instr_In<2>|STA_On         |    8.867|
Ctrl_Instr_In<2>|SUB_On         |    8.485|
Ctrl_Instr_In<3>|ADD_On         |   10.625|
Ctrl_Instr_In<3>|A_reg_out<0>   |   13.960|
Ctrl_Instr_In<3>|A_reg_out<1>   |   14.047|
Ctrl_Instr_In<3>|A_reg_out<2>   |   13.904|
Ctrl_Instr_In<3>|A_reg_out<3>   |   14.581|
Ctrl_Instr_In<3>|A_reg_out<4>   |   14.066|
Ctrl_Instr_In<3>|A_reg_out<5>   |   14.722|
Ctrl_Instr_In<3>|A_reg_out<6>   |   14.212|
Ctrl_Instr_In<3>|A_reg_out<7>   |   14.955|
Ctrl_Instr_In<3>|HLT_On         |   10.837|
Ctrl_Instr_In<3>|LDA_On         |    9.231|
Ctrl_Instr_In<3>|MVI_On         |    9.606|
Ctrl_Instr_In<3>|SBI_On         |   10.296|
Ctrl_Instr_In<3>|STA_On         |    9.887|
Ctrl_Instr_In<3>|SUB_On         |    9.903|
Ctrl_Instr_In<4>|ADD_On         |    9.786|
Ctrl_Instr_In<4>|A_reg_out<0>   |   13.250|
Ctrl_Instr_In<4>|A_reg_out<1>   |   13.337|
Ctrl_Instr_In<4>|A_reg_out<2>   |   13.130|
Ctrl_Instr_In<4>|A_reg_out<3>   |   13.807|
Ctrl_Instr_In<4>|A_reg_out<4>   |   13.292|
Ctrl_Instr_In<4>|A_reg_out<5>   |   13.948|
Ctrl_Instr_In<4>|A_reg_out<6>   |   13.502|
Ctrl_Instr_In<4>|A_reg_out<7>   |   14.245|
Ctrl_Instr_In<4>|HLT_On         |   10.496|
Ctrl_Instr_In<4>|LDA_On         |    9.013|
Ctrl_Instr_In<4>|MVI_On         |    8.712|
Ctrl_Instr_In<4>|SBI_On         |    9.860|
Ctrl_Instr_In<4>|STA_On         |    8.738|
Ctrl_Instr_In<4>|SUB_On         |    8.221|
Ctrl_Instr_In<5>|ADD_On         |   10.917|
Ctrl_Instr_In<5>|A_reg_out<0>   |   13.043|
Ctrl_Instr_In<5>|A_reg_out<1>   |   13.750|
Ctrl_Instr_In<5>|A_reg_out<2>   |   13.807|
Ctrl_Instr_In<5>|A_reg_out<3>   |   14.484|
Ctrl_Instr_In<5>|A_reg_out<4>   |   13.969|
Ctrl_Instr_In<5>|A_reg_out<5>   |   14.625|
Ctrl_Instr_In<5>|A_reg_out<6>   |   14.062|
Ctrl_Instr_In<5>|A_reg_out<7>   |   14.805|
Ctrl_Instr_In<5>|HLT_On         |   10.939|
Ctrl_Instr_In<5>|LDA_On         |    9.557|
Ctrl_Instr_In<5>|MVI_On         |    8.813|
Ctrl_Instr_In<5>|SBI_On         |    9.653|
Ctrl_Instr_In<5>|STA_On         |    8.306|
Ctrl_Instr_In<5>|SUB_On         |    8.618|
Ctrl_Instr_In<6>|ADD_On         |   10.043|
Ctrl_Instr_In<6>|A_reg_out<0>   |   13.322|
Ctrl_Instr_In<6>|A_reg_out<1>   |   13.547|
Ctrl_Instr_In<6>|A_reg_out<2>   |   13.604|
Ctrl_Instr_In<6>|A_reg_out<3>   |   14.281|
Ctrl_Instr_In<6>|A_reg_out<4>   |   13.766|
Ctrl_Instr_In<6>|A_reg_out<5>   |   14.422|
Ctrl_Instr_In<6>|A_reg_out<6>   |   13.859|
Ctrl_Instr_In<6>|A_reg_out<7>   |   14.602|
Ctrl_Instr_In<6>|HLT_On         |   10.756|
Ctrl_Instr_In<6>|LDA_On         |    9.692|
Ctrl_Instr_In<6>|MVI_On         |    8.814|
Ctrl_Instr_In<6>|SBI_On         |    9.932|
Ctrl_Instr_In<6>|STA_On         |    8.841|
Ctrl_Instr_In<6>|SUB_On         |    8.218|
Ctrl_Instr_In<7>|ADD_On         |   10.036|
Ctrl_Instr_In<7>|A_reg_out<0>   |   13.771|
Ctrl_Instr_In<7>|A_reg_out<1>   |   13.858|
Ctrl_Instr_In<7>|A_reg_out<2>   |   13.803|
Ctrl_Instr_In<7>|A_reg_out<3>   |   14.480|
Ctrl_Instr_In<7>|A_reg_out<4>   |   13.965|
Ctrl_Instr_In<7>|A_reg_out<5>   |   14.621|
Ctrl_Instr_In<7>|A_reg_out<6>   |   14.058|
Ctrl_Instr_In<7>|A_reg_out<7>   |   14.801|
Ctrl_Instr_In<7>|HLT_On         |   11.152|
Ctrl_Instr_In<7>|LDA_On         |    9.031|
Ctrl_Instr_In<7>|MVI_On         |   10.139|
Ctrl_Instr_In<7>|SBI_On         |   10.302|
Ctrl_Instr_In<7>|STA_On         |    9.649|
Ctrl_Instr_In<7>|SUB_On         |    9.714|
----------------+---------------+---------+


Analysis completed Wed Dec 12 16:47:30 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4504 MB



