Analysis for QUEUE_SIZE = 63, ENQ_ENA = 0

Frequency: 100 MHz -> Synthesis: 16s -> 16s
Frequency: 100 MHz -> Implementation: 2m 58s -> 178s
Frequency: 100 MHz -> Power: 5.881 W
Frequency: 100 MHz -> CLB LUTs Used: 1921
Frequency: 100 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 100 MHz -> CLB Registers Used: 1014
Frequency: 100 MHz -> CLB Registers Util%: 0.01 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 5.258 ns
Frequency: 100 MHz -> Achieved Frequency: 210.881 MHz


Frequency: 150 MHz -> Synthesis: 10s -> 10s
Frequency: 150 MHz -> Implementation: 2m 25s -> 145s
Frequency: 150 MHz -> Power: 5.912 W
Frequency: 150 MHz -> CLB LUTs Used: 1921
Frequency: 150 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 150 MHz -> CLB Registers Used: 1014
Frequency: 150 MHz -> CLB Registers Util%: 0.01 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 2.840 ns
Frequency: 150 MHz -> Achieved Frequency: 261.324 MHz


Frequency: 200 MHz -> Synthesis: 12s -> 12s
Frequency: 200 MHz -> Implementation: 2m 30s -> 150s
Frequency: 200 MHz -> Power: 5.942 W
Frequency: 200 MHz -> CLB LUTs Used: 1921
Frequency: 200 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 200 MHz -> CLB Registers Used: 1014
Frequency: 200 MHz -> CLB Registers Util%: 0.01 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 1.415 ns
Frequency: 200 MHz -> Achieved Frequency: 278.940 MHz


Frequency: 250 MHz -> Synthesis: 12s -> 12s
Frequency: 250 MHz -> Implementation: 3m 3s -> 183s
Frequency: 250 MHz -> Power: 5.970 W
Frequency: 250 MHz -> CLB LUTs Used: 1921
Frequency: 250 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 250 MHz -> CLB Registers Used: 1014
Frequency: 250 MHz -> CLB Registers Util%: 0.01 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 0.603 ns
Frequency: 250 MHz -> Achieved Frequency: 294.377 MHz


Frequency: 300 MHz -> Synthesis: 12s -> 12s
Frequency: 300 MHz -> Implementation: 2m 35s -> 155s
Frequency: 300 MHz -> Power: 6.003 W
Frequency: 300 MHz -> CLB LUTs Used: 1923
Frequency: 300 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 300 MHz -> CLB Registers Used: 1014
Frequency: 300 MHz -> CLB Registers Util%: 0.01 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 0.335 ns
Frequency: 300 MHz -> Achieved Frequency: 333.519 MHz


Frequency: 350 MHz -> Synthesis: 14s -> 14s
Frequency: 350 MHz -> Implementation: 3m 5s -> 185s
Frequency: 350 MHz -> Power: 6.035 W
Frequency: 350 MHz -> CLB LUTs Used: 1939
Frequency: 350 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 350 MHz -> CLB Registers Used: 1014
Frequency: 350 MHz -> CLB Registers Util%: 0.01 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.025 ns
Frequency: 350 MHz -> Achieved Frequency: 353.090 MHz


Frequency: 400 MHz -> Synthesis: 13s -> 13s
Frequency: 400 MHz -> Implementation: 4m 44s -> 284s
Frequency: 400 MHz -> Power: 6.069 W
Frequency: 400 MHz -> CLB LUTs Used: 1943
Frequency: 400 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 400 MHz -> CLB Registers Used: 1014
Frequency: 400 MHz -> CLB Registers Util%: 0.01 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: -0.199 ns
Frequency: 400 MHz -> Achieved Frequency: 370.508 MHz


Frequency: 450 MHz -> Synthesis: 12s -> 12s
Frequency: 450 MHz -> Implementation: 4m 59s -> 299s
Frequency: 450 MHz -> Power: 6.105 W
Frequency: 450 MHz -> CLB LUTs Used: 1953
Frequency: 450 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 450 MHz -> CLB Registers Used: 1014
Frequency: 450 MHz -> CLB Registers Util%: 0.01 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: -0.339 ns
Frequency: 450 MHz -> Achieved Frequency: 390.439 MHz


Frequency: 500 MHz -> Synthesis: 12s -> 12s
Frequency: 500 MHz -> Implementation: 5m 5s -> 305s
Frequency: 500 MHz -> Power: 6.132 W
Frequency: 500 MHz -> CLB LUTs Used: 1953
Frequency: 500 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 500 MHz -> CLB Registers Used: 1014
Frequency: 500 MHz -> CLB Registers Util%: 0.01 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: -0.620 ns
Frequency: 500 MHz -> Achieved Frequency: 381.679 MHz


Frequency: 550 MHz -> Synthesis: 13s -> 13s
Frequency: 550 MHz -> Implementation: 5m 28s -> 328s
Frequency: 550 MHz -> Power: 6.170 W
Frequency: 550 MHz -> CLB LUTs Used: 1966
Frequency: 550 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 550 MHz -> CLB Registers Used: 1015
Frequency: 550 MHz -> CLB Registers Util%: 0.01 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: -0.714 ns
Frequency: 550 MHz -> Achieved Frequency: 394.916 MHz


Frequency: 600 MHz -> Synthesis: 14s -> 14s
Frequency: 600 MHz -> Implementation: 4m 47s -> 287s
Frequency: 600 MHz -> Power: 6.195 W
Frequency: 600 MHz -> CLB LUTs Used: 1965
Frequency: 600 MHz -> CLB LUTs Util%: 0.05 %
Frequency: 600 MHz -> CLB Registers Used: 1015
Frequency: 600 MHz -> CLB Registers Util%: 0.01 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: -1.002 ns
Frequency: 600 MHz -> Achieved Frequency: 374.719 MHz


WNS exceeded -1 ns, finished

