\doxysection{portmacro.\+h}
\hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source}{}\label{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source}\index{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/MikroC/ARM\_CM4F/portmacro.h@{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/MikroC/ARM\_CM4F/portmacro.h}}
\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00001}00001\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00002}00002\ \textcolor{comment}{\ *\ FreeRTOS\ Kernel\ <DEVELOPMENT\ BRANCH>}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00003}00003\ \textcolor{comment}{\ *\ Copyright\ (C)\ 2021\ Amazon.com,\ Inc.\ or\ its\ affiliates.\ All\ Rights\ Reserved.}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00004}00004\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00005}00005\ \textcolor{comment}{\ *\ SPDX-\/License-\/Identifier:\ MIT}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00006}00006\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00007}00007\ \textcolor{comment}{\ *\ Permission\ is\ hereby\ granted,\ free\ of\ charge,\ to\ any\ person\ obtaining\ a\ copy\ of}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00008}00008\ \textcolor{comment}{\ *\ this\ software\ and\ associated\ documentation\ files\ (the\ "{}Software"{}),\ to\ deal\ in}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00009}00009\ \textcolor{comment}{\ *\ the\ Software\ without\ restriction,\ including\ without\ limitation\ the\ rights\ to}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00010}00010\ \textcolor{comment}{\ *\ use,\ copy,\ modify,\ merge,\ publish,\ distribute,\ sublicense,\ and/or\ sell\ copies\ of}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00011}00011\ \textcolor{comment}{\ *\ the\ Software,\ and\ to\ permit\ persons\ to\ whom\ the\ Software\ is\ furnished\ to\ do\ so,}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00012}00012\ \textcolor{comment}{\ *\ subject\ to\ the\ following\ conditions:}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00013}00013\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00014}00014\ \textcolor{comment}{\ *\ The\ above\ copyright\ notice\ and\ this\ permission\ notice\ shall\ be\ included\ in\ all}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00015}00015\ \textcolor{comment}{\ *\ copies\ or\ substantial\ portions\ of\ the\ Software.}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00016}00016\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00017}00017\ \textcolor{comment}{\ *\ THE\ SOFTWARE\ IS\ PROVIDED\ "{}AS\ IS"{},\ WITHOUT\ WARRANTY\ OF\ ANY\ KIND,\ EXPRESS\ OR}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00018}00018\ \textcolor{comment}{\ *\ IMPLIED,\ INCLUDING\ BUT\ NOT\ LIMITED\ TO\ THE\ WARRANTIES\ OF\ MERCHANTABILITY,\ FITNESS}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00019}00019\ \textcolor{comment}{\ *\ FOR\ A\ PARTICULAR\ PURPOSE\ AND\ NONINFRINGEMENT.\ IN\ NO\ EVENT\ SHALL\ THE\ AUTHORS\ OR}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00020}00020\ \textcolor{comment}{\ *\ COPYRIGHT\ HOLDERS\ BE\ LIABLE\ FOR\ ANY\ CLAIM,\ DAMAGES\ OR\ OTHER\ LIABILITY,\ WHETHER}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00021}00021\ \textcolor{comment}{\ *\ IN\ AN\ ACTION\ OF\ CONTRACT,\ TORT\ OR\ OTHERWISE,\ ARISING\ FROM,\ OUT\ OF\ OR\ IN}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00022}00022\ \textcolor{comment}{\ *\ CONNECTION\ WITH\ THE\ SOFTWARE\ OR\ THE\ USE\ OR\ OTHER\ DEALINGS\ IN\ THE\ SOFTWARE.}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00023}00023\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00024}00024\ \textcolor{comment}{\ *\ https://www.FreeRTOS.org}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00025}00025\ \textcolor{comment}{\ *\ https://github.com/FreeRTOS}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00026}00026\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00027}00027\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00029}00029\ \textcolor{preprocessor}{\#ifndef\ PORTMACRO\_H}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00030}00030\ \textcolor{preprocessor}{\ \ \ \ \#define\ PORTMACRO\_H}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00031}00031\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00032}00032\ \textcolor{comment}{/*\ *INDENT-\/OFF*\ */}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00033}00033\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00034}00034\ \ \ \ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00035}00035\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00036}00036\ \textcolor{comment}{/*\ *INDENT-\/ON*\ */}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00037}00037\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00038}00038\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00039}00039\ \textcolor{comment}{\ *\ Port\ specific\ definitions.}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00040}00040\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00041}00041\ \textcolor{comment}{\ *\ The\ settings\ in\ this\ file\ configure\ FreeRTOS\ correctly\ for\ the}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00042}00042\ \textcolor{comment}{\ *\ given\ hardware\ and\ compiler.}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00043}00043\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00044}00044\ \textcolor{comment}{\ *\ These\ settings\ should\ not\ be\ altered.}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00045}00045\ \textcolor{comment}{\ *-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00046}00046\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00047}00047\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00048}00048\ \textcolor{comment}{/*\ The\ compiler\ needs\ to\ be\ told\ functions\ that\ are\ only\ referenced\ by\ pointer}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00049}00049\ \textcolor{comment}{\ *\ are\ to\ be\ included\ in\ the\ build.\ \ NOTE:\ \ Omitting\ these\ lines\ will\ result\ in\ a}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00050}00050\ \textcolor{comment}{\ *\ run-\/time\ crash,\ not\ a\ linker\ error!\ */}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00051}00051\ \textcolor{preprocessor}{\ \ \ \ \#pragma\ funcall\ vTaskStartScheduler\ prvIdleTask}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00052}00052\ \textcolor{preprocessor}{\ \ \ \ \#pragma\ funcall\ xTimerCreateTimerTask\ prvTimerTask}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00053}00053\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00054}00054\ \textcolor{comment}{/*\ Type\ definitions.\ */}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00055}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_add0bdbfef5abf241c7774f68bde42f1d}{00055}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portCHAR\ \ \ \ \ \ \ \ \ \ char}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00056}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_a1bbe1ef117ec274ef919e0a930c888ac}{00056}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portFLOAT\ \ \ \ \ \ \ \ \ float}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00057}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_a4711ce186a903a14bc8ea7c8650b4f61}{00057}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portDOUBLE\ \ \ \ \ \ \ \ double}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00058}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_a6bbebff6020ac333ab6ec2ffd7f77001}{00058}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portLONG\ \ \ \ \ \ \ \ \ \ long}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00059}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_a42e62d5881b12ff2a5c659576c64d003}{00059}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portSHORT\ \ \ \ \ \ \ \ \ short}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00060}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_ab0a294066ac7369b8f59a52d9491a92c}{00060}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portSTACK\_TYPE\ \ \ \ uint32\_t}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00061}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_a1ebe82d24d764ae4e352f7c3a9f92c01}{00061}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portBASE\_TYPE\ \ \ \ \ long}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00062}00062\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00063}00063\ \ \ \ \ \textcolor{keyword}{typedef}\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_ab0a294066ac7369b8f59a52d9491a92c}{portSTACK\_TYPE}}\ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}};}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00064}00064\ \ \ \ \ \textcolor{keyword}{typedef}\ \textcolor{keywordtype}{long}\ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a46fb21e00ae0729d7515c0fbf2269796}{BaseType\_t}};}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00065}00065\ \ \ \ \ \textcolor{keyword}{typedef}\ \textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{long}\ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a646f89d4298e4f5afd522202b11cb2e6}{UBaseType\_t}};}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00066}00066\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00067}00067\ \textcolor{preprocessor}{\ \ \ \ \#if\ (\ configTICK\_TYPE\_WIDTH\_IN\_BITS\ ==\ TICK\_TYPE\_WIDTH\_16\_BITS\ )}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00068}00068\ \ \ \ \ \ \ \ \ \textcolor{keyword}{typedef}\ uint16\_t\ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a83586323ab175c3dfcbd7f4704e09743}{TickType\_t}};}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00069}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_a72723ba1e4a85ca14f25c2b9e066613d}{00069}}\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#define\ portMAX\_DELAY\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ TickType\_t\ )\ 0xffff}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00070}00070\ \textcolor{preprocessor}{\ \ \ \ \#elif\ (\ configTICK\_TYPE\_WIDTH\_IN\_BITS\ ==\ TICK\_TYPE\_WIDTH\_32\_BITS\ )}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00071}00071\ \ \ \ \ \ \ \ \ \textcolor{keyword}{typedef}\ uint32\_t\ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a83586323ab175c3dfcbd7f4704e09743}{TickType\_t}};}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00072}00072\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#define\ portMAX\_DELAY\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ TickType\_t\ )\ 0xffffffffUL}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00073}00073\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00074}00074\ \textcolor{comment}{/*\ 32-\/bit\ tick\ type\ on\ a\ 32-\/bit\ architecture,\ so\ reads\ of\ the\ tick\ count\ do}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00075}00075\ \textcolor{comment}{\ *\ not\ need\ to\ be\ guarded\ with\ a\ critical\ section.\ */}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00076}00076\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#define\ portTICK\_TYPE\_IS\_ATOMIC\ \ \ \ 1}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00077}00077\ \textcolor{preprocessor}{\ \ \ \ \#else}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00078}00078\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#error\ configTICK\_TYPE\_WIDTH\_IN\_BITS\ set\ to\ unsupported\ tick\ type\ width.}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00079}00079\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00080}00080\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00081}00081\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00082}00082\ \textcolor{comment}{/*\ Architecture\ specifics.\ */}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00083}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_a21adaab1601f6a0f35ba550a43060830}{00083}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portSTACK\_GROWTH\ \ \ \ \ \ (\ -\/1\ )}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00084}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_a554d9322ce7f698a86a22b21234bd8cd}{00084}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portTICK\_PERIOD\_MS\ \ \ \ (\ (\ TickType\_t\ )\ 1000\ /\ configTICK\_RATE\_HZ\ )}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00085}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_ab9091ce3940d8bd93ec850122a2c6a1c}{00085}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portBYTE\_ALIGNMENT\ \ \ \ 8}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00086}00086\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00087}00087\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00088}00088\ \textcolor{comment}{/*\ Scheduler\ utilities.\ */}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00089}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_ae1ff06193615f5130b5a97dc9e708fc7}{00089}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portYIELD()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00090}00090\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00091}00091\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Set\ a\ PendSV\ to\ request\ a\ context\ switch.\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00092}00092\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ portNVIC\_INT\_CTRL\_REG\ =\ portNVIC\_PENDSVSET\_BIT;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00093}00093\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00094}00094\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Barriers\ are\ normally\ not\ required\ but\ do\ ensure\ the\ code\ is\ completely\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00095}00095\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ within\ the\ specified\ behaviour\ for\ the\ architecture.\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00096}00096\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \_\_asm\{\ dsb\ \};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00097}00097\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \_\_asm\{\ isb\ \};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00098}00098\ \textcolor{preprocessor}{\ \ \ \ \}}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00099}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_ae42817ecbd6fe76d846a89cc0fcd0d95}{00099}}\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00100}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_a16830bf8349e14cdeed05193af234d5e}{00100}}\ \textcolor{preprocessor}{\#define\ portNVIC\_INT\_CTRL\_REG\ \ \ \ \ (\ *(\ (\ volatile\ uint32\_t\ *\ )\ 0xe000ed04\ )\ )}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00101}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_a63b994040c62c9685490a71c87a13d8a}{00101}}\ \textcolor{preprocessor}{\#define\ portNVIC\_PENDSVSET\_BIT\ \ \ \ (\ 1UL\ <<\ 28UL\ )}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00102}00102\ \textcolor{preprocessor}{\#define\ portEND\_SWITCHING\_ISR(\ xSwitchRequired\ )\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00103}00103\ \textcolor{preprocessor}{\ \ \ \ do\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00104}00104\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00105}00105\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ if(\ xSwitchRequired\ !=\ pdFALSE\ )\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00106}00106\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00107}00107\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ traceISR\_EXIT\_TO\_SCHEDULER();\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00108}00108\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ portYIELD();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00109}00109\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00110}00110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00111}00111\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00112}00112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ traceISR\_EXIT();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00113}00113\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00114}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_aac6850c66595efdc02a8bbb95fb4648e}{00114}}\ \textcolor{preprocessor}{\ \ \ \ \}\ while(\ 0\ )}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00115}00115\ \textcolor{preprocessor}{\#define\ portYIELD\_FROM\_ISR(\ x\ )\ \ \ \ portEND\_SWITCHING\_ISR(\ x\ )}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00116}00116\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00117}00117\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00118}00118\ \textcolor{comment}{/*\ Critical\ section\ management.\ */}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00119}00119\ \ \ \ \ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_c_c_s_2_a_r_m___c_m4_f_2portmacro_8h_a2ed3554a3de09a3bd09d396ee081ab69}{vPortEnterCritical}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00120}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_a6e3d10ee1a0734a647ca192523c2cfc1}{00120}}\ \ \ \ \ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_aed20ada05b957181a0de042802a82a5b}{vPortExitCritical}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00121}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_abc47e85a6befbb47961ad5ee7aa57173}{00121}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portDISABLE\_INTERRUPTS()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CPU\_REG\_SET(\ CPU\_BASEPRI,\ configMAX\_SYSCALL\_INTERRUPT\_PRIORITY\ );\ \_\_asm\{\ dsb\ \};\ \_\_asm\{\ isb\ \}}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00122}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_a8a09321ad004019f3c8d0f2e4d7224c7}{00122}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portENABLE\_INTERRUPTS()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CPU\_REG\_SET(\ CPU\_BASEPRI,\ 0\ );}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00123}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_a529358e6147881dd881c890ade21c9bd}{00123}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portENTER\_CRITICAL()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ vPortEnterCritical()}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00124}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_a31b4260dbc1823ba80b578f86eb15a98}{00124}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portEXIT\_CRITICAL()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ vPortExitCritical()}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00125}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_a79d65a5d0f6f9133a0739832e9d8367e}{00125}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portSET\_INTERRUPT\_MASK\_FROM\_ISR()\ \ \ \ \ \ \ \ \ ulPortRaiseBASEPRI()}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00126}00126\ \textcolor{preprocessor}{\ \ \ \ \#define\ portCLEAR\_INTERRUPT\_MASK\_FROM\_ISR(\ x\ )\ \ \ \ CPU\_REG\_SET(\ CPU\_BASEPRI,\ x\ );\ }\textcolor{comment}{/*\ Barrier\ instructions\ not\ used\ as\ this\ is\ only\ used\ to\ lower\ the\ basepri.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00127}00127\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00128}00128\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00129}00129\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00130}00130\ \textcolor{comment}{/*\ Task\ function\ macros\ as\ described\ on\ the\ FreeRTOS.org\ WEB\ site.\ \ These\ are}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00131}00131\ \textcolor{comment}{\ *\ not\ necessary\ for\ to\ use\ this\ port.\ \ They\ are\ defined\ so\ the\ common\ demo\ files}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00132}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_a2921e1c5a1f974dfa01ae44d1f665f14}{00132}}\ \textcolor{comment}{\ *\ (which\ build\ with\ all\ the\ ports)\ will\ build.\ */}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00133}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_a3a289793652f505c538abea27045ccdf}{00133}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portTASK\_FUNCTION\_PROTO(\ vFunction,\ pvParameters\ )\ \ \ \ void\ vFunction(\ void\ *\ pvParameters\ )}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00134}00134\ \textcolor{preprocessor}{\ \ \ \ \#define\ portTASK\_FUNCTION(\ vFunction,\ pvParameters\ )\ \ \ \ \ \ \ \ \ \ void\ vFunction(\ void\ *\ pvParameters\ )}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00135}00135\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00136}00136\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00137}00137\ \textcolor{comment}{/*\ Tickless\ idle/low\ power\ functionality.\ */}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00138}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_aefd025907402b0b863d5012673d5036e}{00138}}\ \textcolor{preprocessor}{\ \ \ \ \#ifndef\ portSUPPRESS\_TICKS\_AND\_SLEEP}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00139}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_a1dcf4bd9c1ad4fe16a71391dd95cf585}{00139}}\ \ \ \ \ \ \ \ \ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_c_c_s_2_a_r_m___c_m4_f_2portmacro_8h_aefd025907402b0b863d5012673d5036e}{vPortSuppressTicksAndSleep}}(\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a83586323ab175c3dfcbd7f4704e09743}{TickType\_t}}\ xExpectedIdleTime\ );}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00140}00140\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#define\ portSUPPRESS\_TICKS\_AND\_SLEEP(\ xExpectedIdleTime\ )\ \ \ \ vPortSuppressTicksAndSleep(\ xExpectedIdleTime\ )}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00141}00141\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00142}00142\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00143}00143\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00144}00144\ \textcolor{comment}{/*\ Architecture\ specific\ optimisations.\ */}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00145}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_aebb8c3a87d591f60f974772be0ee798d}{00145}}\ \textcolor{preprocessor}{\ \ \ \ \#ifndef\ configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00146}00146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#define\ configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION\ \ \ \ 1}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00147}00147\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00148}00148\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00149}00149\ \textcolor{preprocessor}{\ \ \ \ \#if\ configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION\ ==\ 1}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00150}00150\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00151}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_ac864e333c11a6614eab8e8542ba01ed0}{00151}}\ \textcolor{comment}{/*\ Generic\ helper\ function.\ */}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00152}00152\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_ab35b2424ac8c0625cfdbbcf916c5e1c3}{\_\_attribute\_\_}}(\ (\ always\_inline\ )\ )\ \textcolor{keyword}{static}\ \textcolor{keyword}{inline}\ uint8\_t\ ucPortCountLeadingZeros(\ uint32\_t\ ulBitmap\ )}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00153}00153\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00154}00154\ \ \ \ \ \ \ \ \ \ \ \ \ uint8\_t\ ucReturn;}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00155}00155\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00156}00156\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_asm\ \textcolor{keyword}{volatile}\ (\ \textcolor{stringliteral}{"{}clz\ \%0,\ \%1"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (\ ucReturn\ )\ :\ \textcolor{stringliteral}{"{}r"{}}\ (\ ulBitmap\ )\ );}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00157}00157\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00158}00158\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ ucReturn;}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00159}00159\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00160}00160\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00161}00161\ \textcolor{comment}{/*\ Check\ the\ configuration.\ */}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00162}00162\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#if\ (\ configMAX\_PRIORITIES\ >\ 32\ )}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00163}00163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \#error\ configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION\ can\ only\ be\ set\ to\ 1\ when\ configMAX\_PRIORITIES\ is\ less\ than\ or\ equal\ to\ 32.\ \ It\ is\ very\ rare\ that\ a\ system\ requires\ more\ than\ 10\ to\ 15\ difference\ priorities\ as\ tasks\ that\ share\ a\ priority\ will\ time\ slice.}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00164}00164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00165}00165\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00166}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_a113cd9b8401284194da8ddc4569aa484}{00166}}\ \textcolor{comment}{/*\ Store/clear\ the\ ready\ priorities\ in\ a\ bit\ map.\ */}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00167}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_aab771d12c0912d93d52a586628fb18a6}{00167}}\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#define\ portRECORD\_READY\_PRIORITY(\ uxPriority,\ uxReadyPriorities\ )\ \ \ \ (\ uxReadyPriorities\ )\ |=\ (\ 1UL\ <<\ (\ uxPriority\ )\ )}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00168}00168\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#define\ portRESET\_READY\_PRIORITY(\ uxPriority,\ uxReadyPriorities\ )\ \ \ \ \ (\ uxReadyPriorities\ )\ \&=\ \string~(\ 1UL\ <<\ (\ uxPriority\ )\ )}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00169}00169\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00170}00170\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00171}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_a5ed536be98084ed8c77c95d79a2688ee}{00171}}\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00172}00172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#define\ portGET\_HIGHEST\_PRIORITY(\ uxTopPriority,\ uxReadyPriorities\ )\ \ \ \ uxTopPriority\ =\ (\ 31UL\ -\/\ (\ uint32\_t\ )\ ucPortCountLeadingZeros(\ (\ uxReadyPriorities\ )\ )\ )}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00173}00173\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00174}00174\ \textcolor{preprocessor}{\ \ \ \ \#endif\ }\textcolor{comment}{/*\ configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00175}00175\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00176}00176\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00177}00177\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00178}00178\ \textcolor{preprocessor}{\ \ \ \ \#ifdef\ configASSERT}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00179}00179\ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{void}\ vPortValidateInterruptPriority(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00180}00180\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#define\ portASSERT\_IF\_INTERRUPT\_PRIORITY\_INVALID()\ \ \ \ vPortValidateInterruptPriority()}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00181}00181\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00182}00182\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00183}\mbox{\hyperlink{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_a23c54dff0b50ff35563ef06c6d6d1835}{00183}}\ \textcolor{comment}{/*\ portNOP()\ is\ not\ required\ by\ this\ port.\ */}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00184}00184\ \textcolor{preprocessor}{\ \ \ \ \#define\ portNOP()}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00185}00185\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00186}00186\ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a46fb21e00ae0729d7515c0fbf2269796}{BaseType\_t}}\ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_m0_2portmacro_8h_a36b1540b6b270ddf8923008aee7fb142}{xPortIsInsideInterrupt}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00187}00187\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00188}00188\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00189}00189\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00190}00190\ \ \ \ \ \textcolor{keyword}{static}\ \textcolor{keyword}{inline}\ uint32\_t\ ulPortRaiseBASEPRI(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00191}00191\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00192}00192\ \ \ \ \ \ \ \ \ uint32\_t\ ulOriginalBASEPRI;}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00193}00193\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00194}00194\ \ \ \ \ \ \ \ \ ulOriginalBASEPRI\ =\ CPU\_REG\_GET(\ CPU\_BASEPRI\ );}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00195}00195\ \ \ \ \ \ \ \ \ CPU\_REG\_SET(\ CPU\_BASEPRI,\ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2coverity_2_free_r_t_o_s_config_8h_a54bfc31c410ee452577a25a4552c3704}{configMAX\_SYSCALL\_INTERRUPT\_PRIORITY}}\ );}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00196}00196\ \ \ \ \ \ \ \ \ \_\_asm\{\ dsb\ \};}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00197}00197\ \ \ \ \ \ \ \ \ \_\_asm\{\ isb\ \};}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00198}00198\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ ulOriginalBASEPRI;}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00199}00199\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00200}00200\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00201}00201\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00202}00202\ \textcolor{comment}{/*\ *INDENT-\/OFF*\ */}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00203}00203\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00204}00204\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00205}00205\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00206}00206\ \textcolor{comment}{/*\ *INDENT-\/ON*\ */}}
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00207}00207\ }
\DoxyCodeLine{\Hypertarget{_mikro_c_2_a_r_m___c_m4_f_2portmacro_8h_source_l00208}00208\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PORTMACRO\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
