

================================================================
== Vitis HLS Report for 'nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3'
================================================================
* Date:           Wed Mar 16 13:52:23 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HLS_Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.565 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_2_VITIS_LOOP_39_3  |        ?|        ?|         5|          2|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outNeurons = alloca i32 1"   --->   Operation 10 'alloca' 'outNeurons' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%inNeurons = alloca i32 1"   --->   Operation 11 'alloca' 'inNeurons' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weightIndexAdded = alloca i32 1"   --->   Operation 12 'alloca' 'weightIndexAdded' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights, i64 666, i64 207, i64 1"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_r, i64 666, i64 207, i64 1"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%numOfOutNeurons_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %numOfOutNeurons"   --->   Operation 20 'read' 'numOfOutNeurons_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound"   --->   Operation 21 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %weightIndexAdded"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %inNeurons"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %outNeurons"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.56>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i32 %indvar_flatten" [HLS_Project/neural_layer.cpp:37]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.47ns)   --->   "%icmp_ln37 = icmp_eq  i32 %indvar_flatten_load, i32 %bound_read" [HLS_Project/neural_layer.cpp:37]   --->   Operation 30 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%add_ln37 = add i32 %indvar_flatten_load, i32 1" [HLS_Project/neural_layer.cpp:37]   --->   Operation 31 'add' 'add_ln37' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %._crit_edge.loopexit, void %._crit_edge87.loopexit.exitStub" [HLS_Project/neural_layer.cpp:37]   --->   Operation 32 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%outNeurons_load = load i16 %outNeurons" [HLS_Project/neural_layer.cpp:39]   --->   Operation 33 'load' 'outNeurons_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%inNeurons_load = load i16 %inNeurons" [HLS_Project/neural_layer.cpp:37]   --->   Operation 34 'load' 'inNeurons_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%weightIndexAdded_load = load i16 %weightIndexAdded" [HLS_Project/neural_layer.cpp:44]   --->   Operation 35 'load' 'weightIndexAdded_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.42ns)   --->   "%icmp_ln39 = icmp_eq  i16 %outNeurons_load, i16 %numOfOutNeurons_read" [HLS_Project/neural_layer.cpp:39]   --->   Operation 36 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln37)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns)   --->   "%select_ln30 = select i1 %icmp_ln39, i16 0, i16 %outNeurons_load" [HLS_Project/neural_layer.cpp:30]   --->   Operation 37 'select' 'select_ln30' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.07ns)   --->   "%add_ln37_1 = add i16 %inNeurons_load, i16 1" [HLS_Project/neural_layer.cpp:37]   --->   Operation 38 'add' 'add_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.80ns)   --->   "%select_ln30_1 = select i1 %icmp_ln39, i16 %add_ln37_1, i16 %inNeurons_load" [HLS_Project/neural_layer.cpp:30]   --->   Operation 39 'select' 'select_ln30_1' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i16 %select_ln30_1" [HLS_Project/neural_layer.cpp:30]   --->   Operation 40 'zext' 'zext_ln30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln30" [HLS_Project/neural_layer.cpp:30]   --->   Operation 41 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%input_r_load = load i8 %input_r_addr" [HLS_Project/neural_layer.cpp:30]   --->   Operation 42 'load' 'input_r_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 43 [1/1] (2.07ns)   --->   "%add_ln44 = add i16 %weightIndexAdded_load, i16 %numOfOutNeurons_read" [HLS_Project/neural_layer.cpp:44]   --->   Operation 43 'add' 'add_ln44' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.80ns)   --->   "%weightIndexAdded_mid2 = select i1 %icmp_ln39, i16 %add_ln44, i16 %weightIndexAdded_load" [HLS_Project/neural_layer.cpp:39]   --->   Operation 44 'select' 'weightIndexAdded_mid2' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.07ns)   --->   "%add_ln42 = add i16 %select_ln30, i16 %weightIndexAdded_mid2" [HLS_Project/neural_layer.cpp:42]   --->   Operation 45 'add' 'add_ln42' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i16 %add_ln42" [HLS_Project/neural_layer.cpp:42]   --->   Operation 46 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i16 %weights, i64 0, i64 %zext_ln42_1"   --->   Operation 47 'getelementptr' 'weights_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%r_V = load i16 %weights_addr"   --->   Operation 48 'load' 'r_V' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 65536> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i16 %select_ln30" [HLS_Project/neural_layer.cpp:42]   --->   Operation 49 'zext' 'zext_ln42' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln42"   --->   Operation 50 'getelementptr' 'output_r_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 51 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.77ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln42" [HLS_Project/neural_layer.cpp:42]   --->   Operation 52 'icmp' 'addr_cmp' <Predicate = (!icmp_ln37)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln42 = store i64 %zext_ln42, i64 %reuse_addr_reg" [HLS_Project/neural_layer.cpp:42]   --->   Operation 53 'store' 'store_ln42' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_2 : Operation 54 [1/1] (2.07ns)   --->   "%outNeurons_1 = add i16 %select_ln30, i16 1" [HLS_Project/neural_layer.cpp:39]   --->   Operation 54 'add' 'outNeurons_1' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 %add_ln37, i32 %indvar_flatten" [HLS_Project/neural_layer.cpp:37]   --->   Operation 55 'store' 'store_ln37' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_2 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln39 = store i16 %weightIndexAdded_mid2, i16 %weightIndexAdded" [HLS_Project/neural_layer.cpp:39]   --->   Operation 56 'store' 'store_ln39' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln30 = store i16 %select_ln30_1, i16 %inNeurons" [HLS_Project/neural_layer.cpp:30]   --->   Operation 57 'store' 'store_ln30' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln39 = store i16 %outNeurons_1, i16 %outNeurons" [HLS_Project/neural_layer.cpp:39]   --->   Operation 58 'store' 'store_ln39' <Predicate = (!icmp_ln37)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 59 [1/2] (3.25ns)   --->   "%input_r_load = load i8 %input_r_addr" [HLS_Project/neural_layer.cpp:30]   --->   Operation 59 'load' 'input_r_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i16 %input_r_load" [HLS_Project/neural_layer.cpp:30]   --->   Operation 60 'sext' 'sext_ln30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (3.25ns)   --->   "%r_V = load i16 %weights_addr"   --->   Operation 61 'load' 'r_V' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 65536> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i16 %r_V"   --->   Operation 62 'sext' 'sext_ln1245' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 63 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245, i24 %sext_ln30"   --->   Operation 63 'mul' 'mul_ln1245' <Predicate = (!icmp_ln37)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%output_r_load = load i8 %output_r_addr"   --->   Operation 64 'load' 'output_r_load' <Predicate = (!icmp_ln37 & !addr_cmp)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 65 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245, i24 %sext_ln30"   --->   Operation 65 'mul' 'mul_ln1245' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/2] (3.25ns)   --->   "%output_r_load = load i8 %output_r_addr"   --->   Operation 66 'load' 'output_r_load' <Predicate = (!addr_cmp)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.90>
ST_5 : Operation 67 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245, i24 %sext_ln30"   --->   Operation 67 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 68 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.80ns)   --->   "%lhs = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %output_r_load" [HLS_Project/neural_layer.cpp:42]   --->   Operation 69 'select' 'lhs' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs, i8 0"   --->   Operation 70 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i24 %lhs_1, i24 %mul_ln1245"   --->   Operation 71 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 5.35>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 72 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_37_2_VITIS_LOOP_39_3_str"   --->   Operation 73 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [HLS_Project/neural_layer.cpp:29]   --->   Operation 74 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i24 %lhs_1, i24 %mul_ln1245"   --->   Operation 75 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V, i32 8, i32 23"   --->   Operation 76 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (3.25ns)   --->   "%store_ln717 = store i16 %trunc_ln, i8 %output_r_addr"   --->   Operation 77 'store' 'store_ln717' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln717 = store i16 %trunc_ln, i16 %reuse_reg"   --->   Operation 78 'store' 'store_ln717' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [11]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [20]  (1.59 ns)

 <State 2>: 8.56ns
The critical path consists of the following:
	'load' operation ('outNeurons_load', HLS_Project/neural_layer.cpp:39) on local variable 'outNeurons' [33]  (0 ns)
	'icmp' operation ('icmp_ln39', HLS_Project/neural_layer.cpp:39) [38]  (2.43 ns)
	'select' operation ('weightIndexAdded_mid2', HLS_Project/neural_layer.cpp:39) [47]  (0.805 ns)
	'add' operation ('add_ln42', HLS_Project/neural_layer.cpp:42) [49]  (2.08 ns)
	'getelementptr' operation ('weights_addr') [51]  (0 ns)
	'load' operation ('r.V') on array 'weights' [52]  (3.25 ns)

 <State 3>: 4.3ns
The critical path consists of the following:
	'load' operation ('input_r_load', HLS_Project/neural_layer.cpp:30) on array 'input_r' [44]  (3.25 ns)
	'mul' operation of DSP[63] ('mul_ln1245') [54]  (1.05 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('output_r_load') on array 'output_r' [59]  (3.25 ns)

 <State 5>: 2.91ns
The critical path consists of the following:
	'load' operation ('reuse_reg_load') on local variable 'reuse_reg' [57]  (0 ns)
	'select' operation ('lhs', HLS_Project/neural_layer.cpp:42) [61]  (0.805 ns)
	'add' operation of DSP[63] ('ret.V') [63]  (2.1 ns)

 <State 6>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[63] ('ret.V') [63]  (2.1 ns)
	'store' operation ('store_ln717') of variable 'trunc_ln' on array 'output_r' [65]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
