# Block RAM and register memory for FPGA

## Naming Convention

```
fpga_<ram/reg>_<#clocks>_<#write_ports>_<#readports>
```

## Implementations

```
fpga_ram_1c_1w_1r
fpga_ram_2c_1w_1r
fpga_reg_1c_1w_1r
```
