{"vcs1":{"timestamp_begin":1735056099.940053293, "rt":2.24, "ut":1.24, "st":0.38}}
{"vcselab":{"timestamp_begin":1735056102.268161436, "rt":0.92, "ut":0.38, "st":0.07}}
{"link":{"timestamp_begin":1735056103.271020294, "rt":0.49, "ut":0.32, "st":0.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735056099.218766948}
{"VCS_COMP_START_TIME": 1735056099.218766948}
{"VCS_COMP_END_TIME": 1735056107.418688235}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+PERF +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 359860}}
{"stitch_vcselab": {"peak_mem": 242416}}
