// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_eb_e
//
// Generated
//  by:  wig
//  on:  Thu Jan 19 07:52:39 2006
//  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -strip -nodelta ../autoopen.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_eb_e.v,v 1.3 2006/01/19 08:50:41 wig Exp $
// $Date: 2006/01/19 08:50:41 $
// $Log: inst_eb_e.v,v $
// Revision 1.3  2006/01/19 08:50:41  wig
// Updated testcases, left 6 failing now (constant, bitsplice/X, ...)
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.75 2006/01/18 16:59:29 wig Exp 
//
// Generator: mix_0.pl Revision: 1.43 , wilfried.gaensheimer@micronas.com
// (C) 2003,2005 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns/10ps

//
//
// Start of Generated Module rtl of inst_eb_e
//

	// No user `defines in this module


module inst_eb_e
//
// Generated module inst_eb
//
		(
		s_eo2
		);
	// Generated Module Inputs:
		input		s_eo2;
	// Generated Wires:
		wire		s_eo2;
// End of generated module header


	// Internal signals

		//
		// Generated Signal List
		//
		//
		// End of Generated Signal List
		//


	// %COMPILER_OPTS%

	// Generated Signal Assignments




	//
	// Generated Instances
	// wiring ...

	// Generated Instances and Port Mappings
		// Generated Instance Port Map for inst_eba
		inst_eba_e inst_eba (

		);
		// End of Generated Instance Port Map for inst_eba



endmodule
//
// End of Generated Module rtl of inst_eb_e
//
//
//!End of Module/s
// --------------------------------------------------------------
