

================================================================
== Vitis HLS Report for 'dec_MIMD_Pipeline_VITIS_LOOP_45_2'
================================================================
* Date:           Sun Apr 21 13:47:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        dec_MIMD
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49|  0.490 us|  0.490 us|   49|   49|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_2  |       47|       47|        39|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    408|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|    2448|   1788|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    185|    -|
|Register         |        -|    -|    1058|    288|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|    3506|   2669|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       3|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+----+------+------+-----+
    |          Instance          |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------+------------------------+---------+----+------+------+-----+
    |mul_32s_32s_32_2_1_U12      |mul_32s_32s_32_2_1      |        0|   3|   165|    50|    0|
    |sdiv_32ns_32ns_32_36_1_U13  |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    +----------------------------+------------------------+---------+----+------+------+-----+
    |Total                       |                        |        0|   3|  2448|  1788|    0|
    +----------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |add_ln45_fu_238_p2            |         +|   0|  0|  13|           4|           1|
    |add_ln52_fu_400_p2            |         +|   0|  0|  39|          32|           5|
    |add_ln56_fu_393_p2            |         +|   0|  0|  39|          32|           5|
    |add_ln76_fu_260_p2            |         +|   0|  0|  39|          32|          32|
    |sub_ln68_1_fu_363_p2          |         -|   0|  0|  39|           1|          32|
    |sub_ln68_fu_308_p2            |         -|   0|  0|  39|           1|          32|
    |sub_ln72_1_fu_344_p2          |         -|   0|  0|  39|           1|          32|
    |sub_ln72_fu_274_p2            |         -|   0|  0|  39|           1|          32|
    |sub_ln80_fu_254_p2            |         -|   0|  0|  39|          32|          32|
    |ap_condition_637              |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred789_state39  |       and|   0|  0|   2|           1|           1|
    |icmp_ln45_fu_232_p2           |      icmp|   0|  0|  13|           4|           4|
    |select_ln68_fu_372_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln72_fu_353_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0| 408|         145|         275|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    4|          8|
    |data_a_address0          |  42|          8|    6|         48|
    |data_b_address0          |  42|          8|    6|         48|
    |data_result_d0           |  65|         12|   32|        384|
    |i_fu_58                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 185|         36|   54|        500|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ALU_operation_load_reg_442         |  32|   0|   32|          0|
    |add_ln76_reg_526                   |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_predicate_pred697_state39       |   1|   0|    1|          0|
    |ap_predicate_pred704_state39       |   1|   0|    1|          0|
    |ap_predicate_pred711_state39       |   1|   0|    1|          0|
    |ap_predicate_pred718_state39       |   1|   0|    1|          0|
    |ap_predicate_pred725_state39       |   1|   0|    1|          0|
    |ap_predicate_pred732_state39       |   1|   0|    1|          0|
    |ap_predicate_pred739_state39       |   1|   0|    1|          0|
    |ap_predicate_pred747_state39       |   1|   0|    1|          0|
    |ap_predicate_pred755_state39       |   1|   0|    1|          0|
    |ap_predicate_pred763_state39       |   1|   0|    1|          0|
    |ap_predicate_pred789_state39       |   1|   0|    1|          0|
    |data_result_addr_reg_446           |   4|   0|    4|          0|
    |i_fu_58                            |   4|   0|    4|          0|
    |lshr_ln68_1_reg_551                |  31|   0|   31|          0|
    |lshr_ln68_2_reg_556                |  31|   0|   31|          0|
    |lshr_ln72_1_reg_536                |  31|   0|   31|          0|
    |lshr_ln72_2_reg_541                |  31|   0|   31|          0|
    |mul_ln84_reg_571                   |  32|   0|   32|          0|
    |reg_214                            |  32|   0|   32|          0|
    |reg_219                            |  32|   0|   32|          0|
    |select_ln68_reg_566                |  32|   0|   32|          0|
    |select_ln72_reg_561                |  32|   0|   32|          0|
    |sub_ln80_reg_521                   |  32|   0|   32|          0|
    |tmp_1_reg_531                      |   1|   0|    1|          0|
    |tmp_reg_546                        |   1|   0|    1|          0|
    |zext_ln45_reg_418                  |   4|   0|   64|         60|
    |ALU_operation_load_reg_442         |  64|  32|   32|          0|
    |add_ln76_reg_526                   |  64|  32|   32|          0|
    |data_result_addr_reg_446           |  64|  32|    4|          0|
    |mul_ln84_reg_571                   |  64|  32|   32|          0|
    |reg_214                            |  64|  32|   32|          0|
    |reg_219                            |  64|  32|   32|          0|
    |select_ln68_reg_566                |  64|  32|   32|          0|
    |select_ln72_reg_561                |  64|  32|   32|          0|
    |sub_ln80_reg_521                   |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1058| 288|  802|         60|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_45_2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_45_2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_45_2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_45_2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_45_2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_45_2|  return value|
|data_a_address0         |  out|    6|   ap_memory|                             data_a|         array|
|data_a_ce0              |  out|    1|   ap_memory|                             data_a|         array|
|data_a_q0               |   in|   32|   ap_memory|                             data_a|         array|
|ALU_operation_address0  |  out|    4|   ap_memory|                      ALU_operation|         array|
|ALU_operation_ce0       |  out|    1|   ap_memory|                      ALU_operation|         array|
|ALU_operation_q0        |   in|   32|   ap_memory|                      ALU_operation|         array|
|data_result_address0    |  out|    4|   ap_memory|                        data_result|         array|
|data_result_ce0         |  out|    1|   ap_memory|                        data_result|         array|
|data_result_we0         |  out|    1|   ap_memory|                        data_result|         array|
|data_result_d0          |  out|   32|   ap_memory|                        data_result|         array|
|data_b_address0         |  out|    6|   ap_memory|                             data_b|         array|
|data_b_ce0              |  out|    1|   ap_memory|                             data_b|         array|
|data_b_q0               |   in|   32|   ap_memory|                             data_b|         array|
+------------------------+-----+-----+------------+-----------------------------------+--------------+

