cocci_test_suite() {
	enum port cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 68 */;
	enum pipe cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 629 */;
	struct intel_shared_dpll *cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 596 */;
	u16 cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 281 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 278 */;
	const struct intel_crtc_state *cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 266 */;
	struct intel_encoder *cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 265 */;
	void cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 265 */;
	enum phy cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 205 */;
	struct drm_connector *cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 1552 */;
	struct mipi_dsi_packet cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 145 */;
	struct mipi_config *cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 1431 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 1429 */;
	const struct mipi_dsi_host_ops cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 1413 */;
	const struct mipi_dsi_msg *cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 1380 */;
	ssize_t cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 1379 */;
	struct mipi_dsi_device *cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 1368 */;
	struct mipi_dsi_host *cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 1367 */;
	const struct drm_connector_helper_funcs cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 1361 */;
	const struct drm_connector_funcs cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 1350 */;
	const struct drm_encoder_funcs cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 1346 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 1341 */;
	enum pipe *cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 1300 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 1271 */;
	struct intel_crtc *cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 1268 */;
	struct intel_connector *cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 1267 */;
	struct intel_dsi cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 1265 */;
	struct drm_connector_state *cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 1263 */;
	struct intel_crtc_state *cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 1262 */;
	int cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 123 */;
	enum transcoder cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 122 */;
	struct drm_i915_private *cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 121 */;
	struct intel_dsi *cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 120 */;
	const struct drm_connector_state *cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 1190 */;
	u32 cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 118 */;
	intel_wakeref_t cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 1170 */;
	bool cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 117 */;
	const u8 *cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 117 */;
	struct intel_dsi_host *cocci_id/* drivers/gpu/drm/i915/display/icl_dsi.c 117 */;
}
