{"vcs1":{"timestamp_begin":1696241178.791173375, "rt":16.33, "ut":14.24, "st":0.77}}
{"vcselab":{"timestamp_begin":1696241195.219143119, "rt":1.72, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1696241197.018400764, "rt":0.48, "ut":0.28, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696241177.941783230}
{"VCS_COMP_START_TIME": 1696241177.941783230}
{"VCS_COMP_END_TIME": 1696241197.671707273}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext -timescale=1ns/1ps +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 390380}}
{"stitch_vcselab": {"peak_mem": 227832}}
