#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Oct  6 16:50:21 2024
# Process ID: 130012
# Current directory: /home/therk/emb_sys_vivado/assignment_1/assignment_1.runs/UART_BRAM_Interfacing_clk_divider_0_1_synth_1
# Command line: vivado -log UART_BRAM_Interfacing_clk_divider_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_BRAM_Interfacing_clk_divider_0_1.tcl
# Log file: /home/therk/emb_sys_vivado/assignment_1/assignment_1.runs/UART_BRAM_Interfacing_clk_divider_0_1_synth_1/UART_BRAM_Interfacing_clk_divider_0_1.vds
# Journal file: /home/therk/emb_sys_vivado/assignment_1/assignment_1.runs/UART_BRAM_Interfacing_clk_divider_0_1_synth_1/vivado.jou
#-----------------------------------------------------------
source UART_BRAM_Interfacing_clk_divider_0_1.tcl -notrace
Command: synth_design -top UART_BRAM_Interfacing_clk_divider_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'UART_BRAM_Interfacing_clk_divider_0_1' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 130110
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2595.535 ; gain = 193.465 ; free physical = 8164 ; free virtual = 20012
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART_BRAM_Interfacing_clk_divider_0_1' [/home/therk/emb_sys_vivado/blocks/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_clk_divider_0_1/synth/UART_BRAM_Interfacing_clk_divider_0_1.v:58]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [/home/therk/emb_sys_vivado/assignment_1/assignment_1.srcs/sources_1/imports/components/clk_divider.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (1#1) [/home/therk/emb_sys_vivado/assignment_1/assignment_1.srcs/sources_1/imports/components/clk_divider.vhd:13]
INFO: [Synth 8-6155] done synthesizing module 'UART_BRAM_Interfacing_clk_divider_0_1' (2#1) [/home/therk/emb_sys_vivado/blocks/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_clk_divider_0_1/synth/UART_BRAM_Interfacing_clk_divider_0_1.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2640.441 ; gain = 238.371 ; free physical = 9418 ; free virtual = 21267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2655.285 ; gain = 253.215 ; free physical = 9395 ; free virtual = 21244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2655.285 ; gain = 253.215 ; free physical = 9395 ; free virtual = 21244
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.285 ; gain = 0.000 ; free physical = 9384 ; free virtual = 21234
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.098 ; gain = 0.000 ; free physical = 9960 ; free virtual = 21809
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2777.098 ; gain = 0.000 ; free physical = 9960 ; free virtual = 21809
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2777.098 ; gain = 375.027 ; free physical = 10839 ; free virtual = 22692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2777.098 ; gain = 375.027 ; free physical = 10839 ; free virtual = 22692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2777.098 ; gain = 375.027 ; free physical = 10839 ; free virtual = 22692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2777.098 ; gain = 375.027 ; free physical = 10829 ; free virtual = 22686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2777.098 ; gain = 375.027 ; free physical = 10796 ; free virtual = 22654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2777.098 ; gain = 375.027 ; free physical = 11069 ; free virtual = 22925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2777.098 ; gain = 375.027 ; free physical = 11069 ; free virtual = 22925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2777.098 ; gain = 375.027 ; free physical = 11065 ; free virtual = 22921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2777.098 ; gain = 375.027 ; free physical = 11160 ; free virtual = 23025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2777.098 ; gain = 375.027 ; free physical = 11160 ; free virtual = 23025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2777.098 ; gain = 375.027 ; free physical = 11161 ; free virtual = 23026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2777.098 ; gain = 375.027 ; free physical = 11161 ; free virtual = 23026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2777.098 ; gain = 375.027 ; free physical = 11162 ; free virtual = 23028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2777.098 ; gain = 375.027 ; free physical = 11168 ; free virtual = 23033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |     3|
|5     |LUT5 |     2|
|6     |LUT6 |     5|
|7     |FDCE |     8|
|8     |FDRE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2777.098 ; gain = 375.027 ; free physical = 11201 ; free virtual = 23066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2777.098 ; gain = 253.215 ; free physical = 11363 ; free virtual = 23228
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2777.098 ; gain = 375.027 ; free physical = 11363 ; free virtual = 23228
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.098 ; gain = 0.000 ; free physical = 11453 ; free virtual = 23318
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.988 ; gain = 0.000 ; free physical = 11484 ; free virtual = 23349
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2804.988 ; gain = 403.172 ; free physical = 11621 ; free virtual = 23486
INFO: [Common 17-1381] The checkpoint '/home/therk/emb_sys_vivado/assignment_1/assignment_1.runs/UART_BRAM_Interfacing_clk_divider_0_1_synth_1/UART_BRAM_Interfacing_clk_divider_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint '/home/therk/emb_sys_vivado/assignment_1/assignment_1.runs/UART_BRAM_Interfacing_clk_divider_0_1_synth_1/UART_BRAM_Interfacing_clk_divider_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_BRAM_Interfacing_clk_divider_0_1_utilization_synth.rpt -pb UART_BRAM_Interfacing_clk_divider_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct  6 16:50:47 2024...
