Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Wed Sep  3 20:27:23 2025
| Host              : lampranthus running 64-bit Ubuntu 24.04.2 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design            : fpga
| Device            : xcku035-fbva676
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                  Violations  
-------  --------  -------------------------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert                 3           
XDCB-5   Warning   Runtime inefficient way to find pin objects  1           
XDCH-2   Warning   Same min and max delay values on IO port     7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.087        0.000                      0                26664        0.030        0.000                      0                26664        0.000        0.000                       0                 10877  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)           Period(ns)      Frequency(MHz)
-----                      ------------           ----------      --------------
pcie_mgt_refclk            {0.000 5.000}          10.000          100.000         
  qpll1outclk_out[0]       {0.000 0.100}          0.200           5000.001        
  qpll1outclk_out[0]_1     {0.000 0.100}          0.200           5000.001        
  qpll1outrefclk_out[0]    {0.000 5.000}          10.000          100.000         
  qpll1outrefclk_out[0]_1  {0.000 5.000}          10.000          100.000         
  txoutclk_out[0]          {0.000 1.000}          2.000           500.000         
    mcap_clk               {0.000 4.000}          8.000           125.000         
    pcie_user_clk          {0.000 2.000}          4.000           250.000         
    pipe_clk               {0.000 2.000}          4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pcie_mgt_refclk          7.834        0.000                      0                  175        0.044        0.000                      0                  175        3.200        0.000                       0                   230  
  txoutclk_out[0]        0.243        0.000                      0                 1172        0.030        0.000                      0                 1172        0.000        0.000                       0                    37  
    mcap_clk                                                                                                                                                         0.000        0.000                       0                     1  
    pcie_user_clk        0.087        0.000                      0                20707        0.031        0.000                      0                20707        0.000        0.000                       0                  8534  
    pipe_clk             0.634        0.000                      0                 3618        0.030        0.000                      0                 3618        0.000        0.000                       0                  2075  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pcie_user_clk  pipe_clk             0.571        0.000                      0                  963        0.111        0.000                      0                  963  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pcie_mgt_refclk    pcie_mgt_refclk          9.151        0.000                      0                   25        0.136        0.000                      0                   25  
**async_default**  pcie_user_clk      pcie_user_clk            1.378        0.000                      0                    4        0.175        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                            pcie_mgt_refclk  
(none)           pipe_clk         pcie_mgt_refclk  
(none)                            pcie_user_clk    
(none)           pcie_mgt_refclk  pcie_user_clk    
(none)           pcie_user_clk    pcie_user_clk    
(none)                            pipe_clk         
(none)           pcie_user_clk    pipe_clk         
(none)           pipe_clk         pipe_clk         


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group     From Clock     To Clock     
----------     ----------     --------     
(none)                        pcie_user_clk  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pcie_mgt_refclk
  To Clock:  pcie_mgt_refclk

Setup :            0  Failing Endpoints,  Worst Slack        7.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.834ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.560ns (27.184%)  route 1.500ns (72.816%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.323ns = ( 12.323 - 10.000 ) 
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.063ns (routing 0.706ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.639ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.063     2.788    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y66        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y66        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.905 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.349     3.254    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/FSM_onehot_fsm[7]_i_2[1]
    SLICE_X100Y67        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.191     3.445 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/FSM_onehot_fsm[7]_i_3/O
                         net (fo=1, routed)           0.380     3.825    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[7]_0
    SLICE_X100Y59        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.118     3.943 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[7]_i_2/O
                         net (fo=2, routed)           0.734     4.677    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/in8
    SLICE_X99Y88         LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.134     4.811 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[7]_i_1/O
                         net (fo=1, routed)           0.037     4.848    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus_n_0
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.820    12.323    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/C
                         clock pessimism              0.334    12.657    
                         clock uncertainty           -0.035    12.621    
    SLICE_X99Y88         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    12.682    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                          -4.848    
  -------------------------------------------------------------------
                         slack                                  7.834    

Slack (MET) :             7.862ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.542ns (26.686%)  route 1.489ns (73.314%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.323ns = ( 12.323 - 10.000 ) 
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.063ns (routing 0.706ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.639ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.063     2.788    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y66        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y66        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.905 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.349     3.254    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/FSM_onehot_fsm[7]_i_2[1]
    SLICE_X100Y67        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.191     3.445 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/FSM_onehot_fsm[7]_i_3/O
                         net (fo=1, routed)           0.380     3.825    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[7]_0
    SLICE_X100Y59        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.118     3.943 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[7]_i_2/O
                         net (fo=2, routed)           0.734     4.677    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/in8
    SLICE_X99Y88         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     4.793 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[6]_i_1/O
                         net (fo=1, routed)           0.026     4.819    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus_n_1
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.820    12.323    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                         clock pessimism              0.334    12.657    
                         clock uncertainty           -0.035    12.621    
    SLICE_X99Y88         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    12.681    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                  7.862    

Slack (MET) :             8.215ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[7].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.683ns (40.176%)  route 1.017ns (59.824%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.319ns = ( 12.319 - 10.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.706ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.639ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.037     2.762    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[7].sync_cell_i/sync_reg[0]_0
    SLICE_X97Y89         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[7].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y89         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.879 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[7].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.379     3.258    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/FSM_onehot_fsm[1]_i_2[2]
    SLICE_X97Y91         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     3.446 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/FSM_onehot_fsm[1]_i_5/O
                         net (fo=1, routed)           0.268     3.714    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm_reg[0]_1
    SLICE_X97Y91         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172     3.886 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_2/O
                         net (fo=2, routed)           0.335     4.221    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/fsm25_out
    SLICE_X98Y88         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.206     4.427 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[0]_i_1/O
                         net (fo=1, routed)           0.035     4.462    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood_n_0
    SLICE_X98Y88         FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.816    12.319    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y88         FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism              0.334    12.653    
                         clock uncertainty           -0.035    12.618    
    SLICE_X98Y88         FDPE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    12.678    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                  8.215    

Slack (MET) :             8.261ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[7].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.649ns (39.238%)  route 1.005ns (60.762%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.319ns = ( 12.319 - 10.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.706ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.639ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.037     2.762    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[7].sync_cell_i/sync_reg[0]_0
    SLICE_X97Y89         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[7].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y89         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.879 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[7].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.379     3.258    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/FSM_onehot_fsm[1]_i_2[2]
    SLICE_X97Y91         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     3.446 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/FSM_onehot_fsm[1]_i_5/O
                         net (fo=1, routed)           0.268     3.714    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm_reg[0]_1
    SLICE_X97Y91         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172     3.886 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_2/O
                         net (fo=2, routed)           0.332     4.218    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/fsm25_out
    SLICE_X98Y88         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     4.390 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_onehot_fsm[1]_i_1/O
                         net (fo=1, routed)           0.026     4.416    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock_n_2
    SLICE_X98Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.816    12.319    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism              0.334    12.653    
                         clock uncertainty           -0.035    12.618    
    SLICE_X98Y88         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    12.678    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                          -4.416    
  -------------------------------------------------------------------
                         slack                                  8.261    

Slack (MET) :             8.535ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.598ns (43.302%)  route 0.783ns (56.698%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 12.325 - 10.000 ) 
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.706ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.639ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.041     2.766    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y89        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y89        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.883 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.226     3.109    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync[3]
    SLICE_X100Y85        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     3.225 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_3/O
                         net (fo=1, routed)           0.171     3.396    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[4]_1
    SLICE_X100Y85        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.177     3.573 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[6]_i_2/O
                         net (fo=3, routed)           0.359     3.932    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/txsync_done_a__6
    SLICE_X99Y88         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     4.120 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[4]_i_1/O
                         net (fo=1, routed)           0.027     4.147    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done_n_1
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.822    12.325    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism              0.334    12.659    
                         clock uncertainty           -0.035    12.624    
    SLICE_X99Y88         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.683    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                          -4.147    
  -------------------------------------------------------------------
                         slack                                  8.535    

Slack (MET) :             8.638ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.477ns (38.191%)  route 0.772ns (61.809%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.323ns = ( 12.323 - 10.000 ) 
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.068ns (routing 0.706ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.639ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.068     2.793    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[0]_0
    SLICE_X99Y91         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y91         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.910 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.233     3.143    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_onehot_fsm[4]_i_2[2]
    SLICE_X99Y92         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.259 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_onehot_fsm[4]_i_4/O
                         net (fo=1, routed)           0.268     3.527    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm_reg[4]
    SLICE_X99Y92         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     3.699 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm[4]_i_2/O
                         net (fo=2, routed)           0.249     3.948    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/resetdone_a__0
    SLICE_X99Y88         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.072     4.020 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/FSM_onehot_fsm[3]_i_1/O
                         net (fo=1, routed)           0.022     4.042    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txprogdivresetdone_n_0
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.820    12.323    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism              0.334    12.657    
                         clock uncertainty           -0.035    12.621    
    SLICE_X99Y88         FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.059    12.680    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -4.042    
  -------------------------------------------------------------------
                         slack                                  8.638    

Slack (MET) :             8.639ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.525ns (41.112%)  route 0.752ns (58.888%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 12.325 - 10.000 ) 
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.706ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.639ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.041     2.766    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y89        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y89        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.883 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.226     3.109    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync[3]
    SLICE_X100Y85        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     3.225 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_3/O
                         net (fo=1, routed)           0.171     3.396    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[4]_1
    SLICE_X100Y85        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.177     3.573 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[6]_i_2/O
                         net (fo=3, routed)           0.326     3.899    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/txsync_done_a__6
    SLICE_X99Y88         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.115     4.014 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[5]_i_1/O
                         net (fo=1, routed)           0.029     4.043    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.822    12.325    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism              0.334    12.659    
                         clock uncertainty           -0.035    12.624    
    SLICE_X99Y88         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    12.683    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  8.639    

Slack (MET) :             8.804ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.466ns (43.068%)  route 0.616ns (56.932%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.319ns = ( 12.319 - 10.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.706ns, distribution 1.360ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.639ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.066     2.791    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[0]_0
    SLICE_X98Y91         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y91         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.908 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=3, routed)           0.357     3.265    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync[3]
    SLICE_X98Y88         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     3.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_onehot_fsm[2]_i_2/O
                         net (fo=1, routed)           0.208     3.605    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/fsm23_out
    SLICE_X98Y88         LUT5 (Prop_F5LUT_SLICEL_I3_O)
                                                      0.217     3.822 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/FSM_onehot_fsm[2]_i_1/O
                         net (fo=1, routed)           0.051     3.873    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txprogdivresetdone_n_1
    SLICE_X98Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.816    12.319    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
                         clock pessimism              0.334    12.653    
                         clock uncertainty           -0.035    12.617    
    SLICE_X98Y88         FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.060    12.677    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                          -3.873    
  -------------------------------------------------------------------
                         slack                                  8.804    

Slack (MET) :             9.103ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.322ns (41.388%)  route 0.456ns (58.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 12.317 - 10.000 ) 
    Source Clock Delay      (SCD):    2.797ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 0.706ns, distribution 1.366ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.639ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.072     2.797    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y88         FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y88         FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.914 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/Q
                         net (fo=11, routed)          0.421     3.335    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg_n_0_[0]
    SLICE_X96Y91         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.540 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[6]_i_1/O
                         net (fo=1, routed)           0.035     3.575    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[6]
    SLICE_X96Y91         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.814    12.317    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y91         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism              0.334    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X96Y91         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.678    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                  9.103    

Slack (MET) :             9.104ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.321ns (41.366%)  route 0.455ns (58.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 12.317 - 10.000 ) 
    Source Clock Delay      (SCD):    2.797ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 0.706ns, distribution 1.366ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.639ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.072     2.797    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y88         FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y88         FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.914 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/Q
                         net (fo=11, routed)          0.420     3.334    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg_n_0_[0]
    SLICE_X96Y91         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     3.538 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_1/O
                         net (fo=1, routed)           0.035     3.573    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[8]
    SLICE_X96Y91         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.814    12.317    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y91         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism              0.334    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X96Y91         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.677    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                          -3.573    
  -------------------------------------------------------------------
                         slack                                  9.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/userrdy_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.048ns (23.415%)  route 0.157ns (76.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Net Delay (Source):      0.936ns (routing 0.358ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.406ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.936     1.185    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y88        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/userrdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y88        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.233 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/userrdy_reg/Q
                         net (fo=1, routed)           0.157     1.390    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/userrdy
    SLICE_X100Y88        SRL16E                                       r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.118     1.501    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y88        SRL16E                                       r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/CLK
                         clock pessimism             -0.275     1.226    
    SLICE_X100Y88        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.120     1.346    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.094ns (63.087%)  route 0.055ns (36.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Net Delay (Source):      0.937ns (routing 0.358ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.406ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.937     1.186    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y88         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.235 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/Q
                         net (fo=4, routed)           0.039     1.274    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/Q[0]
    SLICE_X99Y88         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.045     1.319 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[4]_i_1/O
                         net (fo=1, routed)           0.016     1.335    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done_n_1
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.120     1.503    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism             -0.275     1.228    
    SLICE_X99Y88         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.284    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.048ns (22.535%)  route 0.165ns (77.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Net Delay (Source):      0.936ns (routing 0.358ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.406ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.936     1.185    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y88        FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y88        FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.233 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/Q
                         net (fo=2, routed)           0.165     1.398    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/p_0_in[0]
    SLICE_X100Y88        SRL16E                                       r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.118     1.501    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y88        SRL16E                                       r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
                         clock pessimism             -0.275     1.226    
    SLICE_X100Y88        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     1.346    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Net Delay (Source):      0.937ns (routing 0.358ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.406ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.937     1.186    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y91         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y91         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.235 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/Q
                         net (fo=4, routed)           0.035     1.270    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[4]
    SLICE_X97Y91         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     1.285 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[4]_i_1/O
                         net (fo=1, routed)           0.015     1.300    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[4]
    SLICE_X97Y91         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.114     1.497    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y91         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism             -0.306     1.191    
    SLICE_X97Y91         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.247    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.064ns (55.172%)  route 0.052ns (44.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.937ns (routing 0.358ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.406ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.937     1.186    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y88         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.235 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/Q
                         net (fo=4, routed)           0.040     1.275    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/Q[2]
    SLICE_X99Y88         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.015     1.290 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/FSM_onehot_fsm[3]_i_1/O
                         net (fo=1, routed)           0.012     1.302    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txprogdivresetdone_n_0
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.117     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism             -0.310     1.190    
    SLICE_X99Y88         FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.246    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/D
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.064ns (53.333%)  route 0.056ns (46.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Net Delay (Source):      0.936ns (routing 0.358ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.406ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.936     1.185    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y88        FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y88        FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.233 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/Q
                         net (fo=2, routed)           0.040     1.273    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/p_0_in[0]
    SLICE_X100Y88        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.016     1.289 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_i_1/O
                         net (fo=1, routed)           0.016     1.305    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_i_1_n_0
    SLICE_X100Y88        FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.112     1.495    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y88        FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism             -0.306     1.189    
    SLICE_X100Y88        FDPE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.245    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.063ns (31.188%)  route 0.139ns (68.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.937ns (routing 0.358ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.406ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.937     1.186    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[0]_0
    SLICE_X98Y91         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y91         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.234 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[3]/Q
                         net (fo=3, routed)           0.125     1.359    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync[3]
    SLICE_X98Y88         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.015     1.374 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_onehot_fsm[1]_i_1/O
                         net (fo=1, routed)           0.014     1.388    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock_n_2
    SLICE_X98Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.115     1.498    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism             -0.229     1.270    
    SLICE_X98Y88         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.326    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_reg/D
                            (rising edge-triggered cell FDPE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.078ns (38.806%)  route 0.123ns (61.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.937ns (routing 0.358ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.406ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.937     1.186    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y88         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.234 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/Q
                         net (fo=3, routed)           0.109     1.343    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset
    SLICE_X100Y88        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.030     1.373 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_i_1/O
                         net (fo=1, routed)           0.014     1.387    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_i_1_n_0
    SLICE_X100Y88        FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.112     1.495    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y88        FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_reg/C
                         clock pessimism             -0.229     1.267    
    SLICE_X100Y88        FDPE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.323    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_reg
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.101ns (63.924%)  route 0.057ns (36.076%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Net Delay (Source):      0.939ns (routing 0.358ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.406ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.939     1.188    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y88         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.236 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/Q
                         net (fo=3, routed)           0.043     1.279    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/Q[0]
    SLICE_X99Y88         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.053     1.332 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[6]_i_1/O
                         net (fo=1, routed)           0.014     1.346    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus_n_1
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.117     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                         clock pessimism             -0.275     1.225    
    SLICE_X99Y88         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.281    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_mgt_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.078ns (60.000%)  route 0.052ns (40.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      0.936ns (routing 0.358ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.406ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.936     1.185    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y91         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y91         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.233 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/Q
                         net (fo=3, routed)           0.036     1.269    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[7]
    SLICE_X96Y91         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.030     1.299 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_1/O
                         net (fo=1, routed)           0.016     1.315    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt[7]
    SLICE_X96Y91         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.111     1.494    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y91         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism             -0.304     1.190    
    SLICE_X96Y91         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.246    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_mgt_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_mgt_refclk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y5  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y6  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y7  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFG_GT/I             n/a            1.379         10.000      8.621      BUFG_GT_X0Y27       pcie3_ultrascale_inst/inst/bufg_gt_sysclk/I
Min Period        n/a     SRL16E/CLK            n/a            1.116         10.000      8.884      SLICE_X100Y88       pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y4  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[0]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[0] rise@2.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.424ns (29.282%)  route 1.024ns (70.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 4.360 - 2.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.438ns (routing 0.918ns, distribution 1.520ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.837ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.438     2.835    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.424     3.259 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTADOUT[0]
                         net (fo=1, routed)           1.024     4.283    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[0]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.031     4.360    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.205     4.565    
                         clock uncertainty           -0.035     4.529    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[0])
                                                     -0.003     4.526    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.526    
                         arrival time                          -4.283    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[0] rise@2.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.308ns (26.168%)  route 0.869ns (73.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 4.421 - 2.000 ) 
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.308ns (routing 0.918ns, distribution 1.390ns)
  Clock Net Delay (Destination): 2.092ns (routing 0.837ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.308     2.705    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEENABLEL[1])
                                                      0.308     3.013 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMWRITEENABLEL[1]
                         net (fo=1, routed)           0.869     3.882    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/wen_i[1]
    RAMB18_X8Y9          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.092     4.421    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y9          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
                         clock pessimism              0.205     4.626    
                         clock uncertainty           -0.035     4.590    
    RAMB18_X8Y9          RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_ENARDEN)
                                                     -0.462     4.128    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          4.128    
                         arrival time                          -3.882    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[55]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[0] rise@2.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.388ns (23.054%)  route 1.295ns (76.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 4.360 - 2.000 ) 
    Source Clock Delay      (SCD):    2.842ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.445ns (routing 0.918ns, distribution 1.527ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.837ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.445     2.842    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[17])
                                                      0.388     3.230 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTBDOUT[17]
                         net (fo=1, routed)           1.295     4.525    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[55]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[55]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.031     4.360    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.204     4.564    
                         clock uncertainty           -0.035     4.529    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[55])
                                                      0.243     4.772    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.772    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[87]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[0] rise@2.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.394ns (24.246%)  route 1.231ns (75.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 4.360 - 2.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.438ns (routing 0.918ns, distribution 1.520ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.837ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.438     2.835    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y4          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y4          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[14])
                                                      0.394     3.229 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/DOUTADOUT[14]
                         net (fo=1, routed)           1.231     4.460    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[87]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[87]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.031     4.360    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.205     4.565    
                         clock uncertainty           -0.035     4.529    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[87])
                                                      0.178     4.707    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.707    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[122]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[0] rise@2.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.394ns (24.039%)  route 1.245ns (75.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 4.360 - 2.000 ) 
    Source Clock Delay      (SCD):    2.844ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.447ns (routing 0.918ns, distribution 1.529ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.837ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.447     2.844    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[13])
                                                      0.394     3.238 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTBDOUT[13]
                         net (fo=1, routed)           1.245     4.483    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[122]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[122]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.031     4.360    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.204     4.564    
                         clock uncertainty           -0.035     4.529    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[122])
                                                      0.202     4.731    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.731    
                         arrival time                          -4.483    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[0] rise@2.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.313ns (26.844%)  route 0.853ns (73.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 4.422 - 2.000 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.291ns (routing 0.918ns, distribution 1.373ns)
  Clock Net Delay (Destination): 2.093ns (routing 0.837ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.291     2.688    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSBU[8])
                                                      0.313     3.001 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMWRITEADDRESSBU[8]
                         net (fo=2, routed)           0.853     3.854    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/mi_cpl_waddr3_i[8]
    RAMB18_X8Y15         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.093     4.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y15         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKARDCLK
                         clock pessimism              0.205     4.627    
                         clock uncertainty           -0.035     4.591    
    RAMB18_X8Y15         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.483     4.108    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          4.108    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[0] rise@2.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.313ns (26.867%)  route 0.852ns (73.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 4.417 - 2.000 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.291ns (routing 0.918ns, distribution 1.373ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.837ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.291     2.688    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSBU[8])
                                                      0.313     3.001 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMWRITEADDRESSBU[8]
                         net (fo=2, routed)           0.852     3.853    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/mi_cpl_waddr3_i[8]
    RAMB18_X8Y14         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.088     4.417    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y14         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKARDCLK
                         clock pessimism              0.205     4.622    
                         clock uncertainty           -0.035     4.586    
    RAMB18_X8Y14         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.477     4.109    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          4.109    
                         arrival time                          -3.853    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[66]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[0] rise@2.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.392ns (23.459%)  route 1.279ns (76.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 4.360 - 2.000 ) 
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.439ns (routing 0.918ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.837ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.439     2.836    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y3          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y3          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[11])
                                                      0.392     3.228 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/DOUTBDOUT[11]
                         net (fo=1, routed)           1.279     4.507    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[66]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[66]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.031     4.360    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.204     4.565    
                         clock uncertainty           -0.035     4.529    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[66])
                                                      0.243     4.772    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.772    
                         arrival time                          -4.507    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[0] rise@2.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.334ns (27.833%)  route 0.866ns (72.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 4.422 - 2.000 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.291ns (routing 0.918ns, distribution 1.373ns)
  Clock Net Delay (Destination): 2.093ns (routing 0.837ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.291     2.688    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSBU[2])
                                                      0.334     3.022 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMWRITEADDRESSBU[2]
                         net (fo=2, routed)           0.866     3.888    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/mi_cpl_waddr3_i[2]
    RAMB18_X8Y15         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.093     4.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y15         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKARDCLK
                         clock pessimism              0.205     4.627    
                         clock uncertainty           -0.035     4.591    
    RAMB18_X8Y15         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.423     4.168    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          4.168    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[0] rise@2.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.320ns (28.219%)  route 0.814ns (71.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 4.426 - 2.000 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.318ns (routing 0.918ns, distribution 1.400ns)
  Clock Net Delay (Destination): 2.097ns (routing 0.837ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.318     2.715    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMIREQUESTRAM_MIREQUESTRAMREADENABLE[0])
                                                      0.320     3.035 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADENABLE[0]
                         net (fo=1, routed)           0.814     3.849    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/MIREQUESTRAMREADENABLE[0]
    RAMB18_X8Y2          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.097     4.426    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y2          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
                         clock pessimism              0.204     4.630    
                         clock uncertainty           -0.035     4.595    
    RAMB18_X8Y2          RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.462     4.133    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -3.849    
  -------------------------------------------------------------------
                         slack                                  0.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[102]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.137ns (37.741%)  route 0.226ns (62.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.109ns (routing 0.482ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.543ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.109     1.227    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y13         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y13         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[11])
                                                      0.137     1.364 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/DOUTBDOUT[11]
                         net (fo=1, routed)           0.226     1.590    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[102]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[102]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.257     1.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.162     1.260    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[102])
                                                      0.300     1.560    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[84]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.143ns (37.533%)  route 0.238ns (62.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.096ns (routing 0.482ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.543ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.096     1.214    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y12         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y12         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[11])
                                                      0.143     1.357 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/DOUTBDOUT[11]
                         net (fo=1, routed)           0.238     1.595    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[84]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[84]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.257     1.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.162     1.260    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[84])
                                                      0.304     1.564    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[26]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.137ns (35.038%)  route 0.254ns (64.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.109ns (routing 0.482ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.543ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.109     1.227    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y9          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y9          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTPBDOUTP[0])
                                                      0.137     1.364 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/DOUTPBDOUTP[0]
                         net (fo=1, routed)           0.254     1.618    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[26]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[26]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.257     1.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.162     1.260    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[26])
                                                      0.326     1.586    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[110]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.140ns (37.234%)  route 0.236ns (62.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.112ns (routing 0.482ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.543ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.112     1.230    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y5          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y5          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[2])
                                                      0.140     1.370 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/DOUTADOUT[2]
                         net (fo=1, routed)           0.236     1.606    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[110]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[110]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.257     1.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.162     1.260    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[110])
                                                      0.313     1.573    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[98]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.701%)  route 0.233ns (62.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.109ns (routing 0.482ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.543ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.109     1.227    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y4          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y4          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTPBDOUTP[0])
                                                      0.141     1.368 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/DOUTPBDOUTP[0]
                         net (fo=1, routed)           0.233     1.601    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[98]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[98]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.257     1.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.162     1.260    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[98])
                                                      0.308     1.568    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[106]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.144ns (38.298%)  route 0.232ns (61.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.114ns (routing 0.482ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.543ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.114     1.232    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[31])
                                                      0.144     1.376 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[31]
                         net (fo=1, routed)           0.232     1.608    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[106]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[106]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.257     1.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.162     1.260    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[106])
                                                      0.312     1.572    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[129]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.137ns (37.950%)  route 0.224ns (62.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.114ns (routing 0.482ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.543ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.114     1.232    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y15         RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y15         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.137     1.369 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/DOUTBDOUT[3]
                         net (fo=1, routed)           0.224     1.593    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[129]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[129]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.257     1.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.162     1.260    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[129])
                                                      0.297     1.557    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[91]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.138ns (35.294%)  route 0.253ns (64.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.114ns (routing 0.482ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.543ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.114     1.232    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[17])
                                                      0.138     1.370 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[17]
                         net (fo=1, routed)           0.253     1.623    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[91]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[91]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.257     1.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.162     1.260    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[91])
                                                      0.327     1.587    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[28]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.143ns (38.133%)  route 0.232ns (61.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.112ns (routing 0.482ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.543ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.112     1.230    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[25])
                                                      0.143     1.373 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTADOUT[25]
                         net (fo=1, routed)           0.232     1.605    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[28]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[28]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.257     1.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.162     1.260    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[28])
                                                      0.309     1.569    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[123]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.144ns (38.196%)  route 0.233ns (61.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.112ns (routing 0.482ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.543ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.112     1.230    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y5          RAMB18E2                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y5          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[14])
                                                      0.144     1.374 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/DOUTADOUT[14]
                         net (fo=1, routed)           0.233     1.607    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[123]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[123]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.257     1.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.162     1.260    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[123])
                                                      0.311     1.571    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                           Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/CORECLK                  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Min Period        n/a     PCIE_3_1/CORECLKMICOMPLETIONRAML  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
Min Period        n/a     PCIE_3_1/CORECLKMICOMPLETIONRAMU  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
Min Period        n/a     PCIE_3_1/CORECLKMIREPLAYRAM       n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
Min Period        n/a     PCIE_3_1/CORECLKMIREQUESTRAM      n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREQUESTRAM
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y9    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y9    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y10   pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y9    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y10   pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y9    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y11   pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y13   pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y14   pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB36_X8Y9    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB36_X8Y10   pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y4    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y5    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y12   pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y13   pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y15   pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y3    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y4    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y9    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
Max Skew          Fast    PCIE_3_1/CORECLK                  PCIE_3_1/USERCLK  0.374         0.242       0.132      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Fast    PCIE_3_1/CORECLK                  PCIE_3_1/PIPECLK  0.374         0.226       0.148      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK                  PCIE_3_1/USERCLK  0.609         0.340       0.269      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK                  PCIE_3_1/PIPECLK  0.609         0.317       0.292      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  mcap_clk
  To Clock:  mcap_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/bufg_mcap_clk/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     PCIE_3_1/MCAPCLK  n/a            8.000         8.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MCAPCLK



---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.633ns (42.996%)  route 2.165ns (57.004%))
  Logic Levels:           9  (CARRY8=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.409ns = ( 6.409 - 4.000 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.912ns, distribution 1.444ns)
  Clock Net Delay (Destination): 2.080ns (routing 0.830ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.356     2.753    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/user_clk
    SLICE_X88Y36         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.867 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.508     3.375    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg__0[2]
    SLICE_X87Y36         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     3.719 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_22/CO[7]
                         net (fo=1, routed)           0.027     3.746    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_22_n_0
    SLICE_X87Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     3.887 f  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_23/O[4]
                         net (fo=2, routed)           0.344     4.231    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_last_tlp2[12]
    SLICE_X87Y38         LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.163     4.394 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_7/O
                         net (fo=1, routed)           0.000     4.394    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_7_n_0
    SLICE_X87Y38         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[6])
                                                      0.204     4.598 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_3/CO[6]
                         net (fo=35, routed)          0.540     5.138    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_3_n_1
    SLICE_X90Y39         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     5.253 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_20_comp/O
                         net (fo=2, routed)           0.509     5.762    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_20_n_0
    SLICE_X87Y42         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.041     5.803 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_3_comp/O
                         net (fo=1, routed)           0.000     5.803    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_3_n_0
    SLICE_X87Y42         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     6.127 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.154    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[15]_i_1_n_0
    SLICE_X87Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.147     6.301 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[20]_i_1/O[3]
                         net (fo=2, routed)           0.187     6.488    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_next[19]
    SLICE_X86Y43         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040     6.528 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg[19]_i_1/O
                         net (fo=1, routed)           0.023     6.551    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_next[19]
    SLICE_X86Y43         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.080     6.409    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/user_clk
    SLICE_X86Y43         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[19]/C
                         clock pessimism              0.206     6.615    
                         clock uncertainty           -0.035     6.579    
    SLICE_X86Y43         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     6.638    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          6.638    
                         arrival time                          -6.551    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.636ns (43.087%)  route 2.161ns (56.913%))
  Logic Levels:           9  (CARRY8=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 6.407 - 4.000 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.912ns, distribution 1.444ns)
  Clock Net Delay (Destination): 2.078ns (routing 0.830ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.356     2.753    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/user_clk
    SLICE_X88Y36         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.867 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.508     3.375    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg__0[2]
    SLICE_X87Y36         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     3.719 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_22/CO[7]
                         net (fo=1, routed)           0.027     3.746    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_22_n_0
    SLICE_X87Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     3.887 f  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_23/O[4]
                         net (fo=2, routed)           0.344     4.231    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_last_tlp2[12]
    SLICE_X87Y38         LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.163     4.394 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_7/O
                         net (fo=1, routed)           0.000     4.394    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_7_n_0
    SLICE_X87Y38         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[6])
                                                      0.204     4.598 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_3/CO[6]
                         net (fo=35, routed)          0.540     5.138    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_3_n_1
    SLICE_X90Y39         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     5.253 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_20_comp/O
                         net (fo=2, routed)           0.509     5.762    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_20_n_0
    SLICE_X87Y42         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.041     5.803 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_3_comp/O
                         net (fo=1, routed)           0.000     5.803    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_3_n_0
    SLICE_X87Y42         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     6.127 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.154    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[15]_i_1_n_0
    SLICE_X87Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.150     6.304 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[20]_i_1/O[4]
                         net (fo=2, routed)           0.180     6.484    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_next[20]
    SLICE_X86Y43         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     6.524 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg[20]_i_1/O
                         net (fo=1, routed)           0.026     6.550    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_next[20]
    SLICE_X86Y43         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.078     6.407    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/user_clk
    SLICE_X86Y43         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[20]/C
                         clock pessimism              0.206     6.613    
                         clock uncertainty           -0.035     6.578    
    SLICE_X86Y43         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     6.638    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          6.638    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.629ns (42.902%)  route 2.168ns (57.098%))
  Logic Levels:           9  (CARRY8=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.409ns = ( 6.409 - 4.000 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.912ns, distribution 1.444ns)
  Clock Net Delay (Destination): 2.080ns (routing 0.830ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.356     2.753    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/user_clk
    SLICE_X88Y36         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.867 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.508     3.375    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg__0[2]
    SLICE_X87Y36         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     3.719 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_22/CO[7]
                         net (fo=1, routed)           0.027     3.746    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_22_n_0
    SLICE_X87Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     3.887 f  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_23/O[4]
                         net (fo=2, routed)           0.344     4.231    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_last_tlp2[12]
    SLICE_X87Y38         LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.163     4.394 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_7/O
                         net (fo=1, routed)           0.000     4.394    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_7_n_0
    SLICE_X87Y38         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[6])
                                                      0.204     4.598 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_3/CO[6]
                         net (fo=35, routed)          0.540     5.138    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_3_n_1
    SLICE_X90Y39         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     5.253 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_20_comp/O
                         net (fo=2, routed)           0.509     5.762    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_20_n_0
    SLICE_X87Y42         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.041     5.803 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_3_comp/O
                         net (fo=1, routed)           0.000     5.803    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_3_n_0
    SLICE_X87Y42         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     6.127 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.154    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[15]_i_1_n_0
    SLICE_X87Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.142     6.296 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[20]_i_1/O[1]
                         net (fo=2, routed)           0.186     6.482    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_next[17]
    SLICE_X86Y43         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     6.523 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg[17]_i_1/O
                         net (fo=1, routed)           0.027     6.550    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_next[17]
    SLICE_X86Y43         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.080     6.409    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/user_clk
    SLICE_X86Y43         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[17]/C
                         clock pessimism              0.206     6.615    
                         clock uncertainty           -0.035     6.579    
    SLICE_X86Y43         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     6.638    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          6.638    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 1.594ns (42.405%)  route 2.165ns (57.595%))
  Logic Levels:           9  (CARRY8=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 6.407 - 4.000 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.912ns, distribution 1.444ns)
  Clock Net Delay (Destination): 2.078ns (routing 0.830ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.356     2.753    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/user_clk
    SLICE_X88Y36         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.867 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.508     3.375    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg__0[2]
    SLICE_X87Y36         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     3.719 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_22/CO[7]
                         net (fo=1, routed)           0.027     3.746    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_22_n_0
    SLICE_X87Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     3.887 f  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_23/O[4]
                         net (fo=2, routed)           0.344     4.231    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_last_tlp2[12]
    SLICE_X87Y38         LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.163     4.394 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_7/O
                         net (fo=1, routed)           0.000     4.394    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_7_n_0
    SLICE_X87Y38         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[6])
                                                      0.204     4.598 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_3/CO[6]
                         net (fo=35, routed)          0.540     5.138    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_3_n_1
    SLICE_X90Y39         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     5.253 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_20_comp/O
                         net (fo=2, routed)           0.509     5.762    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_20_n_0
    SLICE_X87Y42         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.041     5.803 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_3_comp/O
                         net (fo=1, routed)           0.000     5.803    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_3_n_0
    SLICE_X87Y42         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     6.127 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.154    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[15]_i_1_n_0
    SLICE_X87Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.108     6.262 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[20]_i_1/O[0]
                         net (fo=2, routed)           0.187     6.449    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_next[16]
    SLICE_X86Y43         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     6.489 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg[16]_i_1/O
                         net (fo=1, routed)           0.023     6.512    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_next[16]
    SLICE_X86Y43         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.078     6.407    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/user_clk
    SLICE_X86Y43         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[16]/C
                         clock pessimism              0.206     6.613    
                         clock uncertainty           -0.035     6.578    
    SLICE_X86Y43         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     6.638    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          6.638    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.308ns (34.843%)  route 2.446ns (65.157%))
  Logic Levels:           8  (CARRY8=3 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 6.403 - 4.000 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.912ns, distribution 1.444ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.830ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.356     2.753    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/user_clk
    SLICE_X88Y36         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.867 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.508     3.375    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg__0[2]
    SLICE_X87Y36         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     3.719 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_22/CO[7]
                         net (fo=1, routed)           0.027     3.746    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_22_n_0
    SLICE_X87Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     3.887 f  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_23/O[4]
                         net (fo=2, routed)           0.344     4.231    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_last_tlp2[12]
    SLICE_X87Y38         LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.163     4.394 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_7/O
                         net (fo=1, routed)           0.000     4.394    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_7_n_0
    SLICE_X87Y38         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[6])
                                                      0.204     4.598 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_3/CO[6]
                         net (fo=35, routed)          0.532     5.130    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_3_n_1
    SLICE_X90Y39         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     5.170 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/temp_m_axis_rq_tdata_reg[73]_i_5/O
                         net (fo=6, routed)           0.252     5.422    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/temp_m_axis_rq_tdata_reg[73]_i_5_n_0
    SLICE_X88Y37         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     5.553 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/temp_m_axis_rq_tdata_reg[70]_i_1/O
                         net (fo=5, routed)           0.609     6.162    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/temp_m_axis_rq_tdata_reg[70]_i_1_n_0
    SLICE_X85Y36         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     6.293 f  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg[6]_i_2/O
                         net (fo=3, routed)           0.145     6.438    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg[6]_i_2_n_0
    SLICE_X85Y35         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040     6.478 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg[3]_i_1/O
                         net (fo=1, routed)           0.029     6.507    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg[3]_i_1_n_0
    SLICE_X85Y35         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.074     6.403    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/user_clk
    SLICE_X85Y35         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg_reg[3]/C
                         clock pessimism              0.206     6.609    
                         clock uncertainty           -0.035     6.574    
    SLICE_X85Y35         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     6.633    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.633    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 1.309ns (34.879%)  route 2.444ns (65.121%))
  Logic Levels:           8  (CARRY8=3 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 6.403 - 4.000 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.912ns, distribution 1.444ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.830ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.356     2.753    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/user_clk
    SLICE_X88Y36         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.867 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.508     3.375    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg__0[2]
    SLICE_X87Y36         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     3.719 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_22/CO[7]
                         net (fo=1, routed)           0.027     3.746    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_22_n_0
    SLICE_X87Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     3.887 f  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_23/O[4]
                         net (fo=2, routed)           0.344     4.231    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_last_tlp2[12]
    SLICE_X87Y38         LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.163     4.394 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_7/O
                         net (fo=1, routed)           0.000     4.394    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_7_n_0
    SLICE_X87Y38         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[6])
                                                      0.204     4.598 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_3/CO[6]
                         net (fo=35, routed)          0.532     5.130    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_3_n_1
    SLICE_X90Y39         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     5.170 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/temp_m_axis_rq_tdata_reg[73]_i_5/O
                         net (fo=6, routed)           0.252     5.422    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/temp_m_axis_rq_tdata_reg[73]_i_5_n_0
    SLICE_X88Y37         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     5.553 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/temp_m_axis_rq_tdata_reg[70]_i_1/O
                         net (fo=5, routed)           0.609     6.162    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/temp_m_axis_rq_tdata_reg[70]_i_1_n_0
    SLICE_X85Y36         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     6.293 f  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg[6]_i_2/O
                         net (fo=3, routed)           0.145     6.438    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg[6]_i_2_n_0
    SLICE_X85Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     6.479 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg[5]_i_1/O
                         net (fo=1, routed)           0.027     6.506    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg[5]_i_1_n_0
    SLICE_X85Y35         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.074     6.403    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/user_clk
    SLICE_X85Y35         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg_reg[5]/C
                         clock pessimism              0.206     6.609    
                         clock uncertainty           -0.035     6.574    
    SLICE_X85Y35         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     6.633    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.633    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.585ns (42.222%)  route 2.169ns (57.778%))
  Logic Levels:           9  (CARRY8=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.409ns = ( 6.409 - 4.000 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.912ns, distribution 1.444ns)
  Clock Net Delay (Destination): 2.080ns (routing 0.830ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.356     2.753    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/user_clk
    SLICE_X88Y36         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.867 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.508     3.375    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg__0[2]
    SLICE_X87Y36         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     3.719 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_22/CO[7]
                         net (fo=1, routed)           0.027     3.746    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_22_n_0
    SLICE_X87Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     3.887 f  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_23/O[4]
                         net (fo=2, routed)           0.344     4.231    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_last_tlp2[12]
    SLICE_X87Y38         LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.163     4.394 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_7/O
                         net (fo=1, routed)           0.000     4.394    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_7_n_0
    SLICE_X87Y38         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[6])
                                                      0.204     4.598 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_3/CO[6]
                         net (fo=35, routed)          0.540     5.138    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_3_n_1
    SLICE_X90Y39         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     5.253 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_20_comp/O
                         net (fo=2, routed)           0.509     5.762    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_20_n_0
    SLICE_X87Y42         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.041     5.803 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_3_comp/O
                         net (fo=1, routed)           0.000     5.803    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_3_n_0
    SLICE_X87Y42         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     6.127 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.154    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[15]_i_1_n_0
    SLICE_X87Y43         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.098     6.252 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[20]_i_1/O[2]
                         net (fo=2, routed)           0.188     6.440    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_next[18]
    SLICE_X86Y43         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     6.481 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg[18]_i_1/O
                         net (fo=1, routed)           0.026     6.507    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_next[18]
    SLICE_X86Y43         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.080     6.409    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/user_clk
    SLICE_X86Y43         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[18]/C
                         clock pessimism              0.206     6.615    
                         clock uncertainty           -0.035     6.579    
    SLICE_X86Y43         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     6.637    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          6.637    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 1.479ns (39.482%)  route 2.267ns (60.518%))
  Logic Levels:           9  (CARRY8=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 6.408 - 4.000 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.912ns, distribution 1.444ns)
  Clock Net Delay (Destination): 2.079ns (routing 0.830ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.356     2.753    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/user_clk
    SLICE_X88Y36         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.867 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.508     3.375    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg__0[2]
    SLICE_X87Y36         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     3.719 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_22/CO[7]
                         net (fo=1, routed)           0.027     3.746    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_22_n_0
    SLICE_X87Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     3.887 f  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_23/O[4]
                         net (fo=2, routed)           0.344     4.231    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_last_tlp2[12]
    SLICE_X87Y38         LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.163     4.394 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_7/O
                         net (fo=1, routed)           0.000     4.394    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_7_n_0
    SLICE_X87Y38         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[6])
                                                      0.204     4.598 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_3/CO[6]
                         net (fo=35, routed)          0.532     5.130    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_3_n_1
    SLICE_X90Y39         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     5.170 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/temp_m_axis_rq_tdata_reg[73]_i_5/O
                         net (fo=6, routed)           0.486     5.656    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/temp_m_axis_rq_tdata_reg[73]_i_5_n_0
    SLICE_X87Y41         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.072     5.728 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[7]_i_4_comp/O
                         net (fo=1, routed)           0.000     5.728    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[7]_i_4_n_0
    SLICE_X87Y41         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.253     5.981 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.008    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[7]_i_1_n_0
    SLICE_X87Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.108     6.116 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[15]_i_1/O[0]
                         net (fo=2, routed)           0.314     6.430    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_next[8]
    SLICE_X86Y42         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     6.470 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg[8]_i_1/O
                         net (fo=1, routed)           0.029     6.499    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_next[8]
    SLICE_X86Y42         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.079     6.408    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/user_clk
    SLICE_X86Y42         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[8]/C
                         clock pessimism              0.206     6.614    
                         clock uncertainty           -0.035     6.579    
    SLICE_X86Y42         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     6.638    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.638    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 1.566ns (42.279%)  route 2.138ns (57.721%))
  Logic Levels:           9  (CARRY8=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 6.406 - 4.000 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.912ns, distribution 1.444ns)
  Clock Net Delay (Destination): 2.077ns (routing 0.830ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.356     2.753    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/user_clk
    SLICE_X88Y36         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.867 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.508     3.375    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg__0[2]
    SLICE_X87Y36         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     3.719 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_22/CO[7]
                         net (fo=1, routed)           0.027     3.746    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_22_n_0
    SLICE_X87Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     3.887 f  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_23/O[4]
                         net (fo=2, routed)           0.344     4.231    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_last_tlp2[12]
    SLICE_X87Y38         LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.163     4.394 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_7/O
                         net (fo=1, routed)           0.000     4.394    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_7_n_0
    SLICE_X87Y38         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[6])
                                                      0.204     4.598 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_3/CO[6]
                         net (fo=35, routed)          0.532     5.130    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_3_n_1
    SLICE_X90Y39         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     5.170 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/temp_m_axis_rq_tdata_reg[73]_i_5/O
                         net (fo=6, routed)           0.486     5.656    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/temp_m_axis_rq_tdata_reg[73]_i_5_n_0
    SLICE_X87Y41         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.072     5.728 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[7]_i_4_comp/O
                         net (fo=1, routed)           0.000     5.728    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[7]_i_4_n_0
    SLICE_X87Y41         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.253     5.981 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.008    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[7]_i_1_n_0
    SLICE_X87Y42         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.195     6.203 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[15]_i_1/O[7]
                         net (fo=2, routed)           0.191     6.394    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_next[15]
    SLICE_X86Y42         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     6.434 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg[15]_i_1/O
                         net (fo=1, routed)           0.023     6.457    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_next[15]
    SLICE_X86Y42         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.077     6.406    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/user_clk
    SLICE_X86Y42         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[15]/C
                         clock pessimism              0.206     6.612    
                         clock uncertainty           -0.035     6.577    
    SLICE_X86Y42         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     6.637    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.637    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 1.308ns (35.592%)  route 2.367ns (64.408%))
  Logic Levels:           8  (CARRY8=3 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 6.398 - 4.000 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.356ns (routing 0.912ns, distribution 1.444ns)
  Clock Net Delay (Destination): 2.069ns (routing 0.830ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.356     2.753    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/user_clk
    SLICE_X88Y36         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.867 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.508     3.375    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg__0[2]
    SLICE_X87Y36         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     3.719 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_22/CO[7]
                         net (fo=1, routed)           0.027     3.746    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_22_n_0
    SLICE_X87Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     3.887 f  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_23/O[4]
                         net (fo=2, routed)           0.344     4.231    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_last_tlp2[12]
    SLICE_X87Y38         LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.163     4.394 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_7/O
                         net (fo=1, routed)           0.000     4.394    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_7_n_0
    SLICE_X87Y38         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[6])
                                                      0.204     4.598 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_3/CO[6]
                         net (fo=35, routed)          0.532     5.130    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_3_n_1
    SLICE_X90Y39         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     5.170 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/temp_m_axis_rq_tdata_reg[73]_i_5/O
                         net (fo=6, routed)           0.252     5.422    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/temp_m_axis_rq_tdata_reg[73]_i_5_n_0
    SLICE_X88Y37         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     5.553 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/temp_m_axis_rq_tdata_reg[70]_i_1/O
                         net (fo=5, routed)           0.609     6.162    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/temp_m_axis_rq_tdata_reg[70]_i_1_n_0
    SLICE_X85Y36         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     6.293 f  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg[6]_i_2/O
                         net (fo=3, routed)           0.066     6.359    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg[6]_i_2_n_0
    SLICE_X85Y36         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     6.399 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg[6]_i_1/O
                         net (fo=1, routed)           0.029     6.428    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg[6]_i_1_n_0
    SLICE_X85Y36         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.069     6.398    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/user_clk
    SLICE_X85Y36         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg_reg[6]/C
                         clock pessimism              0.206     6.604    
                         clock uncertainty           -0.035     6.569    
    SLICE_X85Y36         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     6.628    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tuser_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.628    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                  0.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/axi_ram_inst/mem_reg_3/DINADIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.121ns (routing 0.477ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.538ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.121     1.239    core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/user_clk
    SLICE_X89Y6          FDRE                                         r  core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y6          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.287 r  core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[58]/Q
                         net (fo=1, routed)           0.143     1.430    core_inst/axi_ram_inst/m_axi_wdata[58]
    RAMB36_X9Y1          RAMB36E2                                     r  core_inst/axi_ram_inst/mem_reg_3/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.366     1.531    core_inst/axi_ram_inst/user_clk
    RAMB36_X9Y1          RAMB36E2                                     r  core_inst/axi_ram_inst/mem_reg_3/CLKARDCLK
                         clock pessimism             -0.161     1.370    
    RAMB36_X9Y1          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[10])
                                                      0.029     1.399    core_inst/axi_ram_inst/mem_reg_3
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[140]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/axi_ram_inst/mem_reg_8/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.024ns (routing 0.477ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.538ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.024     1.142    core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/user_clk
    SLICE_X73Y21         FDRE                                         r  core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y21         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.191 r  core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[140]/Q
                         net (fo=1, routed)           0.134     1.325    core_inst/axi_ram_inst/m_axi_wdata[140]
    RAMB36_X7Y4          RAMB36E2                                     r  core_inst/axi_ram_inst/mem_reg_8/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.251     1.416    core_inst/axi_ram_inst/user_clk
    RAMB36_X7Y4          RAMB36E2                                     r  core_inst/axi_ram_inst/mem_reg_8/CLKARDCLK
                         clock pessimism             -0.151     1.265    
    RAMB36_X7Y4          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[12])
                                                      0.029     1.294    core_inst/axi_ram_inst/mem_reg_8
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[243]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/axi_ram_inst/mem_reg_15/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.091ns (routing 0.477ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.538ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.091     1.209    core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/user_clk
    SLICE_X84Y4          FDRE                                         r  core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[243]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y4          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.257 r  core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[243]/Q
                         net (fo=1, routed)           0.139     1.396    core_inst/axi_ram_inst/m_axi_wdata[243]
    RAMB36_X8Y0          RAMB36E2                                     r  core_inst/axi_ram_inst/mem_reg_15/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.332     1.497    core_inst/axi_ram_inst/user_clk
    RAMB36_X8Y0          RAMB36E2                                     r  core_inst/axi_ram_inst/mem_reg_15/CLKARDCLK
                         clock pessimism             -0.162     1.335    
    RAMB36_X8Y0          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                      0.029     1.364    core_inst/axi_ram_inst/mem_reg_15
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/pcie_us_axi_master_inst/cq_demux_inst/m_axis_cq_tdata_reg_reg[210]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/save_axis_tdata_reg_reg[210]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.048ns (29.448%)  route 0.115ns (70.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.088ns (routing 0.477ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.538ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.088     1.206    core_inst/pcie_us_axi_master_inst/cq_demux_inst/user_clk
    SLICE_X84Y3          FDRE                                         r  core_inst/pcie_us_axi_master_inst/cq_demux_inst/m_axis_cq_tdata_reg_reg[210]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y3          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.254 r  core_inst/pcie_us_axi_master_inst/cq_demux_inst/m_axis_cq_tdata_reg_reg[210]/Q
                         net (fo=3, routed)           0.115     1.369    core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/Q[210]
    SLICE_X83Y2          FDRE                                         r  core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/save_axis_tdata_reg_reg[210]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.277     1.442    core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/user_clk
    SLICE_X83Y2          FDRE                                         r  core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/save_axis_tdata_reg_reg[210]/C
                         clock pessimism             -0.162     1.280    
    SLICE_X83Y2          FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.336    core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/save_axis_tdata_reg_reg[210]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/save_axi_rdata_reg_reg[48]_psbram/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/save_axi_rdata_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.048ns (32.000%)  route 0.102ns (68.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.051ns (routing 0.477ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.538ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.051     1.169    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/user_clk
    SLICE_X77Y36         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/save_axi_rdata_reg_reg[48]_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y36         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.217 r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/save_axi_rdata_reg_reg[48]_psbram/Q
                         net (fo=5, routed)           0.102     1.319    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/save_axi_rdata_reg_reg[255]_0[48]
    SLICE_X77Y39         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/save_axi_rdata_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.256     1.421    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/user_clk
    SLICE_X77Y39         FDRE                                         r  core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/save_axi_rdata_reg_reg[48]/C
                         clock pessimism             -0.191     1.230    
    SLICE_X77Y39         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.286    core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/save_axi_rdata_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/cc_mux_inst/m_axis_tdata_reg_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISCCTDATA[58]
                            (rising edge-triggered cell PCIE_3_1 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.049ns (14.080%)  route 0.299ns (85.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.112ns (routing 0.477ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.538ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.112     1.230    core_inst/cc_mux_inst/user_clk
    SLICE_X88Y7          FDRE                                         r  core_inst/cc_mux_inst/m_axis_tdata_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y7          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.279 r  core_inst/cc_mux_inst/m_axis_tdata_reg_reg[58]/Q
                         net (fo=1, routed)           0.299     1.578    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/s_axis_cc_tdata[58]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISCCTDATA[58]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.246     1.411    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism             -0.162     1.249    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_USERCLK_SAXISCCTDATA[58])
                                                      0.295     1.544    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/axi_ram_inst/mem_reg_15/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.048ns (32.215%)  route 0.101ns (67.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      1.101ns (routing 0.477ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.538ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.101     1.219    core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/user_clk
    SLICE_X86Y2          FDRE                                         r  core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y2          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.267 r  core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[242]/Q
                         net (fo=1, routed)           0.101     1.368    core_inst/axi_ram_inst/m_axi_wdata[242]
    RAMB36_X8Y0          RAMB36E2                                     r  core_inst/axi_ram_inst/mem_reg_15/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.332     1.497    core_inst/axi_ram_inst/user_clk
    RAMB36_X8Y0          RAMB36E2                                     r  core_inst/axi_ram_inst/mem_reg_15/CLKARDCLK
                         clock pessimism             -0.192     1.305    
    RAMB36_X8Y0          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                      0.029     1.334    core_inst/axi_ram_inst/mem_reg_15
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_inst/cc_mux_inst/m_axis_tdata_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISCCTDATA[49]
                            (rising edge-triggered cell PCIE_3_1 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.049ns (16.554%)  route 0.247ns (83.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.121ns (routing 0.477ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.538ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.121     1.239    core_inst/cc_mux_inst/user_clk
    SLICE_X89Y8          FDRE                                         r  core_inst/cc_mux_inst/m_axis_tdata_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y8          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.288 r  core_inst/cc_mux_inst/m_axis_tdata_reg_reg[49]/Q
                         net (fo=1, routed)           0.247     1.535    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/s_axis_cc_tdata[49]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISCCTDATA[49]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.246     1.411    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism             -0.162     1.249    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_USERCLK_SAXISCCTDATA[49])
                                                      0.251     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_inst/cq_demux_inst/m_axis_cq_tdata_reg_reg[238]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/pcie_us_axi_master_inst/cq_demux_inst/m_axis_cq_tdata_reg_reg[238]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.086ns (50.888%)  route 0.083ns (49.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.079ns (routing 0.477ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.538ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.079     1.197    core_inst/cq_demux_inst/user_clk
    SLICE_X84Y25         FDRE                                         r  core_inst/cq_demux_inst/m_axis_cq_tdata_reg_reg[238]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y25         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.245 r  core_inst/cq_demux_inst/m_axis_cq_tdata_reg_reg[238]/Q
                         net (fo=2, routed)           0.070     1.315    core_inst/pcie_us_axi_master_inst/cq_demux_inst/temp_m_axis_cq_tdata_reg_reg[255]_0[238]
    SLICE_X83Y25         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.038     1.353 r  core_inst/pcie_us_axi_master_inst/cq_demux_inst/m_axis_cq_tdata_reg[238]_i_1/O
                         net (fo=1, routed)           0.013     1.366    core_inst/pcie_us_axi_master_inst/cq_demux_inst/p_0_in[238]
    SLICE_X83Y25         FDRE                                         r  core_inst/pcie_us_axi_master_inst/cq_demux_inst/m_axis_cq_tdata_reg_reg[238]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.272     1.437    core_inst/pcie_us_axi_master_inst/cq_demux_inst/user_clk
    SLICE_X83Y25         FDRE                                         r  core_inst/pcie_us_axi_master_inst/cq_demux_inst/m_axis_cq_tdata_reg_reg[238]/C
                         clock pessimism             -0.162     1.275    
    SLICE_X83Y25         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.331    core_inst/pcie_us_axi_master_inst/cq_demux_inst/m_axis_cq_tdata_reg_reg[238]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            core_inst/axi_ram_inst/mem_reg_6/DINADIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.049ns (25.926%)  route 0.140ns (74.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.031ns (routing 0.477ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.538ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.031     1.149    core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/user_clk
    SLICE_X72Y14         FDRE                                         r  core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y14         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.198 r  core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[110]/Q
                         net (fo=1, routed)           0.140     1.338    core_inst/axi_ram_inst/m_axi_wdata[110]
    RAMB36_X7Y2          RAMB36E2                                     r  core_inst/axi_ram_inst/mem_reg_6/DINADIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.260     1.425    core_inst/axi_ram_inst/user_clk
    RAMB36_X7Y2          RAMB36E2                                     r  core_inst/axi_ram_inst/mem_reg_6/CLKARDCLK
                         clock pessimism             -0.151     1.274    
    RAMB36_X7Y2          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[14])
                                                      0.029     1.303    core_inst/axi_ram_inst/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_user_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/USERCLK    n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X8Y13   core_inst/axi_dma_ram_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X7Y9    core_inst/axi_dma_ram_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X8Y11   core_inst/axi_dma_ram_inst/mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X7Y8    core_inst/axi_dma_ram_inst/mem_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X9Y12   core_inst/axi_dma_ram_inst/mem_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X7Y13   core_inst/axi_dma_ram_inst/mem_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X9Y9    core_inst/axi_dma_ram_inst/mem_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X7Y12   core_inst/axi_dma_ram_inst/mem_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X9Y10   core_inst/axi_dma_ram_inst/mem_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X8Y13   core_inst/axi_dma_ram_inst/mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X8Y13   core_inst/axi_dma_ram_inst/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y9    core_inst/axi_dma_ram_inst/mem_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y9    core_inst/axi_dma_ram_inst/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X8Y11   core_inst/axi_dma_ram_inst/mem_reg_10/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X8Y11   core_inst/axi_dma_ram_inst/mem_reg_10/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y8    core_inst/axi_dma_ram_inst/mem_reg_11/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y8    core_inst/axi_dma_ram_inst/mem_reg_11/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y12   core_inst/axi_dma_ram_inst/mem_reg_12/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y12   core_inst/axi_dma_ram_inst/mem_reg_12/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X8Y13   core_inst/axi_dma_ram_inst/mem_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X8Y13   core_inst/axi_dma_ram_inst/mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y9    core_inst/axi_dma_ram_inst/mem_reg_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y9    core_inst/axi_dma_ram_inst/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X8Y11   core_inst/axi_dma_ram_inst/mem_reg_10/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X8Y11   core_inst/axi_dma_ram_inst/mem_reg_10/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y8    core_inst/axi_dma_ram_inst/mem_reg_11/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y8    core_inst/axi_dma_ram_inst/mem_reg_11/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y12   core_inst/axi_dma_ram_inst/mem_reg_12/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y12   core_inst/axi_dma_ram_inst/mem_reg_12/CLKARDCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/PIPECLK  0.374         0.215       0.159      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/CORECLK  0.374         0.215       0.159      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/USERCLK    PCIE_3_1/CORECLK  0.609         0.307       0.302      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/USERCLK    PCIE_3_1/PIPECLK  0.609         0.304       0.305      PCIE_3_1_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  pipe_clk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.494ns (15.370%)  route 2.720ns (84.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.466ns = ( 6.466 - 4.000 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.395ns (routing 0.918ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.137ns (routing 0.837ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.395     2.792    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X99Y12         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y12         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.906 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.197     5.103    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/D[0]
    SLICE_X91Y84         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     5.295 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/coeff[18]_i_3/O
                         net (fo=19, routed)          0.496     5.791    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/coeff[18]_i_3_n_0
    SLICE_X92Y87         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     5.979 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/coeff[6]_i_1/O
                         net (fo=1, routed)           0.027     6.006    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/p_1_in[6]
    SLICE_X92Y87         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.137     6.466    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/CLK_PCLK
    SLICE_X92Y87         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[6]/C
                         clock pessimism              0.149     6.615    
                         clock uncertainty           -0.035     6.580    
    SLICE_X92Y87         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     6.640    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[6]
  -------------------------------------------------------------------
                         required time                          6.640    
                         arrival time                          -6.006    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.450ns (14.019%)  route 2.760ns (85.981%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.469ns = ( 6.469 - 4.000 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.395ns (routing 0.918ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.140ns (routing 0.837ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.395     2.792    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X99Y12         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y12         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.906 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.197     5.103    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/D[0]
    SLICE_X91Y84         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     5.295 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/coeff[18]_i_3/O
                         net (fo=19, routed)          0.518     5.813    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/coeff[18]_i_3_n_0
    SLICE_X91Y88         LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.144     5.957 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/coeff[0]_i_1/O
                         net (fo=1, routed)           0.045     6.002    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/p_1_in[0]
    SLICE_X91Y88         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.140     6.469    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/CLK_PCLK
    SLICE_X91Y88         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[0]/C
                         clock pessimism              0.149     6.618    
                         clock uncertainty           -0.035     6.583    
    SLICE_X91Y88         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     6.645    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[0]
  -------------------------------------------------------------------
                         required time                          6.645    
                         arrival time                          -6.002    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.274ns (9.112%)  route 2.733ns (90.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.485ns = ( 6.485 - 4.000 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.395ns (routing 0.918ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.156ns (routing 0.837ns, distribution 1.319ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.395     2.792    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X99Y12         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y12         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.906 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         1.234     4.140    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X85Y26         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.160     4.300 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__3/O
                         net (fo=22, routed)          1.499     5.799    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X93Y74         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.156     6.485    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/CLK_PCLK
    SLICE_X93Y74         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[0]/C
                         clock pessimism              0.149     6.634    
                         clock uncertainty           -0.035     6.599    
    SLICE_X93Y74         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     6.515    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.515    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.274ns (9.112%)  route 2.733ns (90.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.485ns = ( 6.485 - 4.000 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.395ns (routing 0.918ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.156ns (routing 0.837ns, distribution 1.319ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.395     2.792    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X99Y12         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y12         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.906 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         1.234     4.140    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X85Y26         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.160     4.300 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__3/O
                         net (fo=22, routed)          1.499     5.799    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X93Y74         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.156     6.485    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/CLK_PCLK
    SLICE_X93Y74         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[1]/C
                         clock pessimism              0.149     6.634    
                         clock uncertainty           -0.035     6.599    
    SLICE_X93Y74         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     6.515    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.515    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.274ns (9.112%)  route 2.733ns (90.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.485ns = ( 6.485 - 4.000 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.395ns (routing 0.918ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.156ns (routing 0.837ns, distribution 1.319ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.395     2.792    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X99Y12         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y12         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.906 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         1.234     4.140    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X85Y26         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.160     4.300 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__3/O
                         net (fo=22, routed)          1.499     5.799    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X93Y74         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.156     6.485    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/CLK_PCLK
    SLICE_X93Y74         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[2]/C
                         clock pessimism              0.149     6.634    
                         clock uncertainty           -0.035     6.599    
    SLICE_X93Y74         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     6.515    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.515    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.274ns (9.112%)  route 2.733ns (90.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.485ns = ( 6.485 - 4.000 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.395ns (routing 0.918ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.156ns (routing 0.837ns, distribution 1.319ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.395     2.792    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X99Y12         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y12         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.906 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         1.234     4.140    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X85Y26         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.160     4.300 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__3/O
                         net (fo=22, routed)          1.499     5.799    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X93Y74         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.156     6.485    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/CLK_PCLK
    SLICE_X93Y74         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[3]/C
                         clock pessimism              0.149     6.634    
                         clock uncertainty           -0.035     6.599    
    SLICE_X93Y74         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     6.515    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.515    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.481ns (15.353%)  route 2.652ns (84.647%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.471ns = ( 6.471 - 4.000 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.395ns (routing 0.918ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.142ns (routing 0.837ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.395     2.792    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X99Y12         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y12         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.906 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.197     5.103    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/D[0]
    SLICE_X91Y84         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     5.295 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/coeff[18]_i_3/O
                         net (fo=19, routed)          0.428     5.723    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/coeff[18]_i_3_n_0
    SLICE_X91Y87         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     5.898 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/coeff[8]_i_1/O
                         net (fo=1, routed)           0.027     5.925    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/p_1_in[8]
    SLICE_X91Y87         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.142     6.471    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/CLK_PCLK
    SLICE_X91Y87         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[8]/C
                         clock pessimism              0.149     6.620    
                         clock uncertainty           -0.035     6.585    
    SLICE_X91Y87         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     6.644    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[8]
  -------------------------------------------------------------------
                         required time                          6.644    
                         arrival time                          -5.925    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.274ns (9.142%)  route 2.723ns (90.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.483ns = ( 6.483 - 4.000 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.395ns (routing 0.918ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.154ns (routing 0.837ns, distribution 1.317ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.395     2.792    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X99Y12         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y12         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.906 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         1.234     4.140    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X85Y26         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.160     4.300 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__3/O
                         net (fo=22, routed)          1.489     5.789    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X93Y74         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.154     6.483    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/CLK_PCLK
    SLICE_X93Y74         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[4]/C
                         clock pessimism              0.149     6.632    
                         clock uncertainty           -0.035     6.597    
    SLICE_X93Y74         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.514    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.514    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.274ns (9.142%)  route 2.723ns (90.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.483ns = ( 6.483 - 4.000 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.395ns (routing 0.918ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.154ns (routing 0.837ns, distribution 1.317ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.395     2.792    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X99Y12         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y12         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.906 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         1.234     4.140    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X85Y26         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.160     4.300 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__3/O
                         net (fo=22, routed)          1.489     5.789    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X93Y74         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.154     6.483    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/CLK_PCLK
    SLICE_X93Y74         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[5]/C
                         clock pessimism              0.149     6.632    
                         clock uncertainty           -0.035     6.597    
    SLICE_X93Y74         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     6.514    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          6.514    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.274ns (9.142%)  route 2.723ns (90.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.483ns = ( 6.483 - 4.000 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.395ns (routing 0.918ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.154ns (routing 0.837ns, distribution 1.317ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.395     2.792    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X99Y12         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y12         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.906 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         1.234     4.140    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X85Y26         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.160     4.300 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__3/O
                         net (fo=22, routed)          1.489     5.789    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X93Y74         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.154     6.483    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/CLK_PCLK
    SLICE_X93Y74         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[6]/C
                         clock pessimism              0.149     6.632    
                         clock uncertainty           -0.035     6.597    
    SLICE_X93Y74         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083     6.514    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_rxeq_i/adapt_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          6.514    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                  0.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXCTRL2[0]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.048ns (22.967%)  route 0.161ns (77.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.114ns (routing 0.481ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.542ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.114     1.232    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X99Y30         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y30         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.280 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]/Q
                         net (fo=1, routed)           0.161     1.441    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txctrl2_in[4]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXCTRL2[0]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.244     1.409    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.163     1.246    
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXCTRL2[0])
                                                      0.165     1.411    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX6EQCOEFF[15]
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.048ns (10.278%)  route 0.419ns (89.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.131ns (routing 0.481ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.542ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.131     1.249    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X99Y23         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y23         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.297 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]/Q
                         net (fo=1, routed)           0.419     1.716    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst_9[14]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX6EQCOEFF[15]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.260     1.425    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst_3
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.162     1.263    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPETX6EQCOEFF[15])
                                                      0.423     1.686    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX6EQCOEFF[12]
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.048ns (9.979%)  route 0.433ns (90.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.124ns (routing 0.481ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.542ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.124     1.242    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X97Y21         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.290 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[12]/Q
                         net (fo=1, routed)           0.433     1.723    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst_9[11]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX6EQCOEFF[12]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.260     1.425    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst_3
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.163     1.262    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPETX6EQCOEFF[12])
                                                      0.430     1.692    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[21]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.048ns (21.918%)  route 0.171ns (78.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.154ns (routing 0.481ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.542ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.154     1.272    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X99Y79         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y79         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.320 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[21]/Q
                         net (fo=1, routed)           0.171     1.491    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[53]
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[21]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.280     1.445    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.165     1.280    
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[21])
                                                      0.180     1.460    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[24]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.048ns (22.749%)  route 0.163ns (77.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.153ns (routing 0.481ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.542ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.153     1.271    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X98Y81         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y81         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.319 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[24]/Q
                         net (fo=1, routed)           0.163     1.482    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[56]
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[24]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.280     1.445    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.165     1.280    
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[24])
                                                      0.171     1.451    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[28]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.124ns (routing 0.481ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.542ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.124     1.242    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X99Y32         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y32         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.290 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[28]/Q
                         net (fo=1, routed)           0.168     1.458    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[92]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[28]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.244     1.409    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.163     1.246    
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[28])
                                                      0.181     1.427    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[17]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.049ns (23.671%)  route 0.158ns (76.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.153ns (routing 0.481ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.542ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.153     1.271    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X98Y81         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y81         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.320 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[17]/Q
                         net (fo=1, routed)           0.158     1.478    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[49]
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[17]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.280     1.445    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.165     1.280    
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[17])
                                                      0.166     1.446    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[15]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.048ns (26.087%)  route 0.136ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.143ns (routing 0.481ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.542ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.143     1.261    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X99Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y1          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.309 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[15]/Q
                         net (fo=1, routed)           0.136     1.445    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[15]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.258     1.423    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.162     1.261    
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[15])
                                                      0.152     1.413    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX3EQCOEFF[1]
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.048ns (10.390%)  route 0.414ns (89.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.140ns (routing 0.481ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.542ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.140     1.258    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X98Y11         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y11         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.306 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[1]/Q
                         net (fo=1, routed)           0.414     1.720    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst_6[1]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX3EQCOEFF[1]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.260     1.425    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst_3
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.162     1.263    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPETX3EQCOEFF[1])
                                                      0.425     1.688    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX7EQCOEFF[15]
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.049ns (10.538%)  route 0.416ns (89.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.133ns (routing 0.481ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.542ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.133     1.251    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X97Y6          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y6          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.300 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]/Q
                         net (fo=1, routed)           0.416     1.716    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst_10[14]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX7EQCOEFF[15]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.260     1.425    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst_3
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.162     1.263    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPETX7EQCOEFF[15])
                                                      0.421     1.684    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pipe_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_3_1/PIPECLK         n/a                      4.000         4.000       0.000      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK         0.374         0.245       0.129      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK         0.374         0.229       0.145      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK         0.609         0.343       0.266      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK         0.609         0.323       0.286      PCIE_3_1_X0Y0       pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.045       0.471      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y0  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y1  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y2  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.308ns (10.132%)  route 2.732ns (89.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 6.476 - 4.000 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 0.912ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.147ns (routing 0.837ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.361     2.758    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.872 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.190     3.062    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     3.256 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         2.542     5.798    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X94Y84         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.147     6.476    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X94Y84         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[12]/C
                         clock pessimism              0.012     6.488    
                         clock uncertainty           -0.035     6.453    
    SLICE_X94Y84         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084     6.369    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                          6.369    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.308ns (10.132%)  route 2.732ns (89.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 6.476 - 4.000 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 0.912ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.147ns (routing 0.837ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.361     2.758    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.872 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.190     3.062    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     3.256 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         2.542     5.798    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X94Y84         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.147     6.476    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X94Y84         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[19]/C
                         clock pessimism              0.012     6.488    
                         clock uncertainty           -0.035     6.453    
    SLICE_X94Y84         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.084     6.369    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                          6.369    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.308ns (10.132%)  route 2.732ns (89.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 6.476 - 4.000 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 0.912ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.147ns (routing 0.837ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.361     2.758    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.872 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.190     3.062    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     3.256 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         2.542     5.798    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X94Y84         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.147     6.476    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X94Y84         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[4]/C
                         clock pessimism              0.012     6.488    
                         clock uncertainty           -0.035     6.453    
    SLICE_X94Y84         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084     6.369    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                          6.369    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.308ns (10.132%)  route 2.732ns (89.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 6.476 - 4.000 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 0.912ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.147ns (routing 0.837ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.361     2.758    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.872 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.190     3.062    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     3.256 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         2.542     5.798    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X94Y84         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.147     6.476    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X94Y84         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[29]/C
                         clock pessimism              0.012     6.488    
                         clock uncertainty           -0.035     6.453    
    SLICE_X94Y84         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084     6.369    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[29]
  -------------------------------------------------------------------
                         required time                          6.369    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.308ns (10.132%)  route 2.732ns (89.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 6.476 - 4.000 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 0.912ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.147ns (routing 0.837ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.361     2.758    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.872 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.190     3.062    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     3.256 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         2.542     5.798    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X94Y84         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.147     6.476    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X94Y84         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[16]/C
                         clock pessimism              0.012     6.488    
                         clock uncertainty           -0.035     6.453    
    SLICE_X94Y84         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.082     6.371    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                          6.371    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.308ns (10.132%)  route 2.732ns (89.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 6.476 - 4.000 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 0.912ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.147ns (routing 0.837ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.361     2.758    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.872 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.190     3.062    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     3.256 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         2.542     5.798    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X94Y84         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.147     6.476    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X94Y84         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[20]/C
                         clock pessimism              0.012     6.488    
                         clock uncertainty           -0.035     6.453    
    SLICE_X94Y84         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.082     6.371    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                          6.371    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.308ns (10.132%)  route 2.732ns (89.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 6.476 - 4.000 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 0.912ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.147ns (routing 0.837ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.361     2.758    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.872 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.190     3.062    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     3.256 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         2.542     5.798    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X94Y84         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.147     6.476    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X94Y84         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]/C
                         clock pessimism              0.012     6.488    
                         clock uncertainty           -0.035     6.453    
    SLICE_X94Y84         FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.082     6.371    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.371    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.308ns (10.132%)  route 2.732ns (89.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 6.476 - 4.000 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 0.912ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.147ns (routing 0.837ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.361     2.758    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.872 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.190     3.062    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     3.256 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         2.542     5.798    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X94Y84         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.147     6.476    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X94Y84         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[31]/C
                         clock pessimism              0.012     6.488    
                         clock uncertainty           -0.035     6.453    
    SLICE_X94Y84         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.082     6.371    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                          6.371    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.308ns (10.128%)  route 2.733ns (89.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.479ns = ( 6.479 - 4.000 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 0.912ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.150ns (routing 0.837ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.361     2.758    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.872 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.190     3.062    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     3.256 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         2.543     5.799    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X93Y82         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.150     6.479    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X93Y82         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                         clock pessimism              0.012     6.491    
                         clock uncertainty           -0.035     6.456    
    SLICE_X93Y82         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     6.372    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.372    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.308ns (10.128%)  route 2.733ns (89.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.479ns = ( 6.479 - 4.000 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 0.912ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.150ns (routing 0.837ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.361     2.758    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.872 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.190     3.062    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     3.256 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         2.543     5.799    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X93Y82         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.150     6.479    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X93Y82         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[13]/C
                         clock pessimism              0.012     6.491    
                         clock uncertainty           -0.035     6.456    
    SLICE_X93Y82         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     6.372    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                          6.372    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  0.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.105ns (29.745%)  route 0.248ns (70.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.104ns (routing 0.477ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.542ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.104     1.222    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.270 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.041     1.311    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.057     1.368 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         0.207     1.575    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/SR[0]
    SLICE_X99Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.299     1.464    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X99Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[15]/C
                         clock pessimism             -0.005     1.459    
    SLICE_X99Y31         FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.464    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.105ns (29.745%)  route 0.248ns (70.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.104ns (routing 0.477ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.542ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.104     1.222    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.270 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.041     1.311    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.057     1.368 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         0.207     1.575    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/SR[0]
    SLICE_X99Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.299     1.464    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X99Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[19]/C
                         clock pessimism             -0.005     1.459    
    SLICE_X99Y31         FDRE (Hold_EFF2_SLICEL_C_R)
                                                      0.005     1.464    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.105ns (29.745%)  route 0.248ns (70.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.104ns (routing 0.477ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.542ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.104     1.222    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.270 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.041     1.311    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.057     1.368 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         0.207     1.575    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/SR[0]
    SLICE_X99Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.299     1.464    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X99Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[30]/C
                         clock pessimism             -0.005     1.459    
    SLICE_X99Y31         FDRE (Hold_FFF_SLICEL_C_R)
                                                      0.005     1.464    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.105ns (29.745%)  route 0.248ns (70.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.104ns (routing 0.477ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.542ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.104     1.222    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.270 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.041     1.311    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.057     1.368 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         0.207     1.575    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/SR[0]
    SLICE_X99Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.299     1.464    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X99Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/C
                         clock pessimism             -0.005     1.459    
    SLICE_X99Y31         FDRE (Hold_FFF2_SLICEL_C_R)
                                                      0.005     1.464    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.105ns (26.718%)  route 0.288ns (73.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.104ns (routing 0.477ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.542ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.104     1.222    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.270 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.041     1.311    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.057     1.368 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         0.247     1.615    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.322     1.487    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[20]/C
                         clock pessimism             -0.005     1.482    
    SLICE_X97Y31         FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.487    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.105ns (26.718%)  route 0.288ns (73.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.104ns (routing 0.477ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.542ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.104     1.222    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.270 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.041     1.311    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.057     1.368 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         0.247     1.615    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.322     1.487    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[22]/C
                         clock pessimism             -0.005     1.482    
    SLICE_X97Y31         FDRE (Hold_EFF2_SLICEL_C_R)
                                                      0.005     1.487    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.105ns (26.718%)  route 0.288ns (73.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.104ns (routing 0.477ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.542ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.104     1.222    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.270 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.041     1.311    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.057     1.368 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         0.247     1.615    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.322     1.487    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[10]/C
                         clock pessimism             -0.005     1.482    
    SLICE_X97Y31         FDRE (Hold_FFF_SLICEL_C_R)
                                                      0.005     1.487    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.105ns (26.718%)  route 0.288ns (73.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.104ns (routing 0.477ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.542ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.104     1.222    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.270 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.041     1.311    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.057     1.368 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         0.247     1.615    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/SR[0]
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.322     1.487    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[15]/C
                         clock pessimism             -0.005     1.482    
    SLICE_X97Y31         FDRE (Hold_FFF2_SLICEL_C_R)
                                                      0.005     1.487    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.105ns (26.718%)  route 0.288ns (73.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.104ns (routing 0.477ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.542ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.104     1.222    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.270 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.041     1.311    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.057     1.368 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         0.247     1.615    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/SR[0]
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.322     1.487    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[1]/C
                         clock pessimism             -0.005     1.482    
    SLICE_X97Y31         FDRE (Hold_GFF_SLICEL_C_R)
                                                      0.005     1.487    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.105ns (26.718%)  route 0.288ns (73.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.104ns (routing 0.477ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.542ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.104     1.222    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.270 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.041     1.311    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.057     1.368 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         0.247     1.615    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/SR[0]
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.322     1.487    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X97Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[3]/C
                         clock pessimism             -0.005     1.482    
    SLICE_X97Y31         FDRE (Hold_GFF2_SLICEL_C_R)
                                                      0.005     1.487    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pcie_mgt_refclk
  To Clock:  pcie_mgt_refclk

Setup :            0  Failing Endpoints,  Worst Slack        9.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.151ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.114ns (19.064%)  route 0.484ns (80.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 12.317 - 10.000 ) 
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.706ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.639ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.059     2.784    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.898 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.484     3.382    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X96Y91         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.814    12.317    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y91         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism              0.334    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X96Y91         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    12.533    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                  9.151    

Slack (MET) :             9.151ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.114ns (19.064%)  route 0.484ns (80.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 12.317 - 10.000 ) 
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.706ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.639ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.059     2.784    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.898 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.484     3.382    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X96Y91         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.814    12.317    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y91         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism              0.334    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X96Y91         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    12.533    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                  9.151    

Slack (MET) :             9.151ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.114ns (19.064%)  route 0.484ns (80.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 12.317 - 10.000 ) 
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.706ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.639ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.059     2.784    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.898 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.484     3.382    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X96Y91         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.814    12.317    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y91         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism              0.334    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X96Y91         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    12.533    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                  9.151    

Slack (MET) :             9.151ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.114ns (19.064%)  route 0.484ns (80.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 12.317 - 10.000 ) 
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.706ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.639ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.059     2.784    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.898 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.484     3.382    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X96Y91         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.814    12.317    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y91         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism              0.334    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X96Y91         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    12.533    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                  9.151    

Slack (MET) :             9.153ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.114ns (19.000%)  route 0.486ns (81.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 12.321 - 10.000 ) 
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.706ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.639ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.059     2.784    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.898 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.486     3.384    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X97Y91         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.818    12.321    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y91         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                         clock pessimism              0.334    12.655    
                         clock uncertainty           -0.035    12.619    
    SLICE_X97Y91         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    12.537    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                          -3.384    
  -------------------------------------------------------------------
                         slack                                  9.153    

Slack (MET) :             9.153ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.114ns (19.000%)  route 0.486ns (81.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 12.321 - 10.000 ) 
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.706ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.639ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.059     2.784    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.898 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.486     3.384    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X97Y91         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.818    12.321    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y91         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                         clock pessimism              0.334    12.655    
                         clock uncertainty           -0.035    12.619    
    SLICE_X97Y91         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    12.537    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                          -3.384    
  -------------------------------------------------------------------
                         slack                                  9.153    

Slack (MET) :             9.153ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.114ns (19.000%)  route 0.486ns (81.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 12.321 - 10.000 ) 
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.706ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.639ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.059     2.784    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.898 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.486     3.384    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X97Y91         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.818    12.321    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y91         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                         clock pessimism              0.334    12.655    
                         clock uncertainty           -0.035    12.619    
    SLICE_X97Y91         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    12.537    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                          -3.384    
  -------------------------------------------------------------------
                         slack                                  9.153    

Slack (MET) :             9.153ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.114ns (19.000%)  route 0.486ns (81.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 12.321 - 10.000 ) 
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.706ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.639ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.059     2.784    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.898 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.486     3.384    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X97Y91         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.818    12.321    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y91         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                         clock pessimism              0.334    12.655    
                         clock uncertainty           -0.035    12.619    
    SLICE_X97Y91         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    12.537    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                          -3.384    
  -------------------------------------------------------------------
                         slack                                  9.153    

Slack (MET) :             9.153ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.114ns (19.000%)  route 0.486ns (81.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 12.321 - 10.000 ) 
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.706ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.639ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.059     2.784    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.898 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.486     3.384    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X97Y91         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.818    12.321    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y91         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism              0.334    12.655    
                         clock uncertainty           -0.035    12.619    
    SLICE_X97Y91         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    12.537    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                          -3.384    
  -------------------------------------------------------------------
                         slack                                  9.153    

Slack (MET) :             9.251ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/PRE
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_mgt_refclk rise@10.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.114ns (22.846%)  route 0.385ns (77.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 12.318 - 10.000 ) 
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.706ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.639ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.059     2.784    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.898 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.385     3.283    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y88        FDPE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174    10.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046    10.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.815    12.318    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y88        FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism              0.334    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X100Y88        FDPE (Recov_HFF_SLICEM_C_PRE)
                                                     -0.082    12.534    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                          -3.283    
  -------------------------------------------------------------------
                         slack                                  9.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/PRE
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.931ns (routing 0.358ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.406ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.931     1.180    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.229 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.179     1.408    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y88        FDPE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.112     1.495    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y88        FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism             -0.229     1.267    
    SLICE_X100Y88        FDPE (Remov_HFF_SLICEM_C_PRE)
                                                      0.005     1.272    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/gtreset_reg/PRE
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.931ns (routing 0.358ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.406ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.931     1.180    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.229 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.179     1.408    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y88        FDPE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/gtreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.112     1.495    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y88        FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/gtreset_reg/C
                         clock pessimism             -0.229     1.267    
    SLICE_X100Y88        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005     1.272    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/gtreset_reg
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_reg/PRE
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.931ns (routing 0.358ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.406ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.931     1.180    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.229 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.179     1.408    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y88        FDPE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.112     1.495    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y88        FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_reg/C
                         clock pessimism             -0.229     1.267    
    SLICE_X100Y88        FDPE (Remov_GFF_SLICEM_C_PRE)
                                                      0.005     1.272    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_reg
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/userrdy_reg/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.931ns (routing 0.358ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.406ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.931     1.180    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.229 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.179     1.408    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X100Y88        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/userrdy_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.112     1.495    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y88        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/userrdy_reg/C
                         clock pessimism             -0.229     1.267    
    SLICE_X100Y88        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     1.272    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/userrdy_reg
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.931ns (routing 0.358ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.406ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.931     1.180    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.229 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.171     1.400    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y88         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.117     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism             -0.266     1.234    
    SLICE_X99Y88         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     1.239    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.931ns (routing 0.358ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.406ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.931     1.180    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.229 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.171     1.400    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y88         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.117     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                         clock pessimism             -0.266     1.234    
    SLICE_X99Y88         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.239    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.931ns (routing 0.358ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.406ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.931     1.180    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.229 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.171     1.400    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y88         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.117     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/C
                         clock pessimism             -0.266     1.234    
    SLICE_X99Y88         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.239    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/idle_reg/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.931ns (routing 0.358ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.406ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.931     1.180    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.229 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.171     1.400    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y88         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/idle_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.117     1.500    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/idle_reg/C
                         clock pessimism             -0.266     1.234    
    SLICE_X99Y88         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.239    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/idle_reg
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.374%)  route 0.170ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.931ns (routing 0.358ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.406ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.931     1.180    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.229 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.170     1.399    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y88         FDPE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.115     1.498    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y88         FDPE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism             -0.266     1.232    
    SLICE_X98Y88         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.237    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/CLR
                            (removal check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_mgt_refclk rise@0.000ns - pcie_mgt_refclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.374%)  route 0.170ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.931ns (routing 0.358ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.406ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.931     1.180    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.229 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.170     1.399    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y88         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.115     1.498    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism             -0.266     1.232    
    SLICE_X98Y88         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.237    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pcie_user_clk
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.308ns (13.140%)  route 2.036ns (86.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 6.391 - 4.000 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 0.912ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.062ns (routing 0.830ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.361     2.758    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.872 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.190     3.062    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     3.256 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         1.846     5.102    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/SR[0]
    SLICE_X87Y24         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.062     6.391    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/CLK
    SLICE_X87Y24         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/C
                         clock pessimism              0.206     6.597    
                         clock uncertainty           -0.035     6.562    
    SLICE_X87Y24         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     6.480    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg
  -------------------------------------------------------------------
                         required time                          6.480    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.308ns (13.140%)  route 2.036ns (86.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 6.391 - 4.000 ) 
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 0.912ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.062ns (routing 0.830ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.361     2.758    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.872 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.190     3.062    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     3.256 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         1.846     5.102    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/SR[0]
    SLICE_X87Y24         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.062     6.391    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/CLK
    SLICE_X87Y24         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/C
                         clock pessimism              0.206     6.597    
                         clock uncertainty           -0.035     6.562    
    SLICE_X87Y24         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082     6.480    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg
  -------------------------------------------------------------------
                         required time                          6.480    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.116ns (19.931%)  route 0.466ns (80.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.423ns = ( 6.423 - 4.000 ) 
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.362ns (routing 0.912ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.094ns (routing 0.830ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.362     2.759    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y29        FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y29        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.875 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.466     3.341    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X100Y30        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.094     6.423    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                         clock pessimism              0.206     6.629    
                         clock uncertainty           -0.035     6.593    
    SLICE_X100Y30        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.082     6.511    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.511    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pcie_user_clk rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.116ns (19.931%)  route 0.466ns (80.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.423ns = ( 6.423 - 4.000 ) 
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.362ns (routing 0.912ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.094ns (routing 0.830ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.362     2.759    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y29        FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y29        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.875 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.466     3.341    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X100Y30        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.094     6.423    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                         clock pessimism              0.206     6.629    
                         clock uncertainty           -0.035     6.593    
    SLICE_X100Y30        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082     6.511    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.511    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                  3.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.048ns (18.605%)  route 0.210ns (81.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.103ns (routing 0.477ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.538ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.103     1.221    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y29        FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y29        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.269 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.210     1.479    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X100Y30        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.296     1.461    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                         clock pessimism             -0.162     1.299    
    SLICE_X100Y30        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     1.304    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.048ns (18.605%)  route 0.210ns (81.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.103ns (routing 0.477ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.538ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.103     1.221    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y29        FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y29        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.269 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.210     1.479    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X100Y30        FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.296     1.461    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                         clock pessimism             -0.162     1.299    
    SLICE_X100Y30        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005     1.304    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             1.014ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.105ns (9.924%)  route 0.953ns (90.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.104ns (routing 0.477ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.538ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.104     1.222    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.270 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.041     1.311    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.057     1.368 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         0.912     2.280    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/SR[0]
    SLICE_X87Y24         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.258     1.423    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/CLK
    SLICE_X87Y24         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/C
                         clock pessimism             -0.162     1.261    
    SLICE_X87Y24         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.266    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.014ns  (arrival time - required time)
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.105ns (9.924%)  route 0.953ns (90.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.104ns (routing 0.477ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.538ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.104     1.222    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y30        FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y30        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.270 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.041     1.311    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X100Y30        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.057     1.368 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=967, routed)         0.912     2.280    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/SR[0]
    SLICE_X87Y24         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.258     1.423    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/CLK
    SLICE_X87Y24         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/C
                         clock pessimism             -0.162     1.261    
    SLICE_X87Y24         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.266    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  1.014    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  pcie_mgt_refclk

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.277ns  (logic 0.000ns (0.000%)  route 1.277ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.810ns (routing 0.639ns, distribution 1.171ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE
                         net (fo=1, routed)           1.277     1.277    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/pciesynctxsyncdone_out[0]
    SLICE_X100Y84        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.810     2.313    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y84        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[7].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.262ns  (logic 0.000ns (0.000%)  route 1.262ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.802ns (routing 0.639ns, distribution 1.163ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=1, routed)           1.262     1.262    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[7].sync_cell_i/gtpowergood_out[0]
    SLICE_X97Y89         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[7].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.802     2.305    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[7].sync_cell_i/sync_reg[0]_0
    SLICE_X97Y89         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[7].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[6].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.127ns  (logic 0.000ns (0.000%)  route 1.127ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.803ns (routing 0.639ns, distribution 1.164ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=1, routed)           1.127     1.127    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[6].sync_cell_i/gtpowergood_out[0]
    SLICE_X97Y88         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[6].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.803     2.306    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[6].sync_cell_i/sync_reg[3]_0
    SLICE_X97Y88         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[6].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[6].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.088ns  (logic 0.000ns (0.000%)  route 1.088ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.813ns (routing 0.639ns, distribution 1.174ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE
                         net (fo=1, routed)           1.088     1.088    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[6].sync_cell_i/pciesynctxsyncdone_out[0]
    SLICE_X100Y82        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[6].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.813     2.316    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[6].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y82        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[6].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.047ns  (logic 0.000ns (0.000%)  route 1.047ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.806ns (routing 0.639ns, distribution 1.167ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=1, routed)           1.047     1.047    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/gtpowergood_out[0]
    SLICE_X97Y86         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.806     2.309    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/sync_reg[0]_0
    SLICE_X97Y86         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[1]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.031ns  (logic 0.000ns (0.000%)  route 1.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.815ns (routing 0.639ns, distribution 1.176ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.031     1.031    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_8
    SLICE_X99Y89         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.815     2.318    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[1]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[2]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.031ns  (logic 0.000ns (0.000%)  route 1.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.815ns (routing 0.639ns, distribution 1.176ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.031     1.031    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_8
    SLICE_X99Y89         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.815     2.318    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[2]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[3]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.031ns  (logic 0.000ns (0.000%)  route 1.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.815ns (routing 0.639ns, distribution 1.176ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.031     1.031    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_8
    SLICE_X99Y89         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.815     2.318    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[3]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[4]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.031ns  (logic 0.000ns (0.000%)  route 1.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.815ns (routing 0.639ns, distribution 1.176ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.031     1.031    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_8
    SLICE_X99Y89         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.815     2.318    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[4]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[0]/CLR
                            (recovery check against rising-edge clock pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.021ns  (logic 0.000ns (0.000%)  route 1.021ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.813ns (routing 0.639ns, distribution 1.174ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.021     1.021    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_8
    SLICE_X99Y89         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.813     2.316    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y89         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/rrst_n_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.000ns (0.000%)  route 0.209ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.101ns (routing 0.406ns, distribution 0.695ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=1, routed)           0.209     0.209    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[1].sync_cell_i/gtpowergood_out[0]
    SLICE_X97Y93         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.101     1.484    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[1].sync_cell_i/sync_reg[0]_0
    SLICE_X97Y93         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.000ns (0.000%)  route 0.216ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.096ns (routing 0.406ns, distribution 0.690ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE
                         net (fo=1, routed)           0.216     0.216    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/pciesynctxsyncdone_out[0]
    SLICE_X100Y89        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.096     1.479    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y89        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.000ns (0.000%)  route 0.264ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.106ns (routing 0.406ns, distribution 0.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE
                         net (fo=1, routed)           0.264     0.264    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/pciesynctxsyncdone_out[0]
    SLICE_X99Y85         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.106     1.489    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y85         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.000ns (0.000%)  route 0.294ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.112ns (routing 0.406ns, distribution 0.706ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y1    GTHE3_COMMON                 0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=2, routed)           0.294     0.294    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/int_qpll1lock_out[0]
    SLICE_X98Y91         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.112     1.495    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[0]_0
    SLICE_X98Y91         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.000ns (0.000%)  route 0.295ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.105ns (routing 0.406ns, distribution 0.699ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=1, routed)           0.295     0.295    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/gtpowergood_out[0]
    SLICE_X97Y87         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.105     1.488    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3]_0
    SLICE_X97Y87         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXPRGDIVRESETDONE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.000ns (0.000%)  route 0.323ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.110ns (routing 0.406ns, distribution 0.704ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXPRGDIVRESETDONE
                         net (fo=1, routed)           0.323     0.323    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/txprgdivresetdone_out[0]
    SLICE_X99Y93         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.110     1.493    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y93         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.000ns (0.000%)  route 0.339ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.109ns (routing 0.406ns, distribution 0.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE
                         net (fo=1, routed)           0.339     0.339    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/pciesynctxsyncdone_out[0]
    SLICE_X99Y85         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.109     1.492    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[0]_0
    SLICE_X99Y85         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.000ns (0.000%)  route 0.340ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.102ns (routing 0.406ns, distribution 0.696ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=1, routed)           0.340     0.340    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/gtpowergood_out[0]
    SLICE_X97Y87         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.102     1.485    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[0]_0
    SLICE_X97Y87         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.000ns (0.000%)  route 0.353ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.111ns (routing 0.406ns, distribution 0.705ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=1, routed)           0.353     0.353    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/gtpowergood_out[0]
    SLICE_X97Y91         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.111     1.494    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/sync_reg[3]_1
    SLICE_X97Y91         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.000ns (0.000%)  route 0.366ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.099ns (routing 0.406ns, distribution 0.693ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=1, routed)           0.366     0.366    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/gtpowergood_out[0]
    SLICE_X99Y86         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.099     1.482    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y86         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pipe_clk
  To Clock:  pcie_mgt_refclk

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.576ns  (logic 1.234ns (47.904%)  route 1.342ns (52.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.290ns (routing 0.918ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.639ns, distribution 1.172ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.290     2.687    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_TXUSRCLK2_TXRESETDONE)
                                                      1.234     3.921 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           1.342     5.263    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/txresetdone_out[0]
    SLICE_X100Y92        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.811     2.314    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y92        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.476ns  (logic 1.234ns (49.838%)  route 1.242ns (50.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    2.676ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.279ns (routing 0.918ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.639ns, distribution 1.171ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.279     2.676    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_TXUSRCLK2_TXRESETDONE)
                                                      1.234     3.910 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           1.242     5.152    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/txresetdone_out[0]
    SLICE_X100Y91        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.810     2.313    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y91        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.460ns  (logic 1.167ns (47.439%)  route 1.293ns (52.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.288ns (routing 0.918ns, distribution 1.370ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.639ns, distribution 1.176ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.288     2.685    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXRESETDONE)
                                                      1.167     3.852 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           1.293     5.145    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/rxresetdone_out[0]
    SLICE_X100Y90        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.815     2.318    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y90        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[6].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.344ns  (logic 1.167ns (49.787%)  route 1.177ns (50.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.299ns (routing 0.918ns, distribution 1.381ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.639ns, distribution 1.178ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.299     2.696    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXRESETDONE)
                                                      1.167     3.863 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           1.177     5.040    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[6].sync_cell_i/rxresetdone_out[0]
    SLICE_X99Y91         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[6].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.817     2.320    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[6].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y91         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[6].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[5].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.332ns  (logic 1.234ns (52.916%)  route 1.098ns (47.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.276ns (routing 0.918ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.639ns, distribution 1.176ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.276     2.673    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_TXUSRCLK2_TXRESETDONE)
                                                      1.234     3.907 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           1.098     5.005    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[5].sync_cell_i/txresetdone_out[0]
    SLICE_X99Y92         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[5].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.815     2.318    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[5].sync_cell_i/sync_reg[0]_0
    SLICE_X99Y92         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[5].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.113ns  (logic 0.114ns (5.395%)  route 1.999ns (94.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.395ns (routing 0.918ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.639ns, distribution 1.163ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.395     2.792    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X99Y12         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y12         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.906 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         1.999     4.905    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/in0
    SLICE_X98Y87         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.802     2.305    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X98Y87         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[5].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.161ns  (logic 1.167ns (54.003%)  route 0.994ns (45.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.281ns (routing 0.918ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.639ns, distribution 1.170ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.281     2.678    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXRESETDONE)
                                                      1.167     3.845 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           0.994     4.839    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[5].sync_cell_i/rxresetdone_out[0]
    SLICE_X100Y91        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[5].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.809     2.312    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[5].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y91        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[5].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.096ns  (logic 1.234ns (58.874%)  route 0.862ns (41.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.330ns (routing 0.918ns, distribution 1.412ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.639ns, distribution 1.180ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.330     2.727    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_TXUSRCLK2_TXRESETDONE)
                                                      1.234     3.961 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           0.862     4.823    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/txresetdone_out[0]
    SLICE_X99Y91         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.819     2.322    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[0]_0
    SLICE_X99Y91         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[4].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.103ns  (logic 1.234ns (58.678%)  route 0.869ns (41.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    2.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.289ns (routing 0.918ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.639ns, distribution 1.173ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.289     2.686    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_TXUSRCLK2_TXRESETDONE)
                                                      1.234     3.920 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           0.869     4.789    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[4].sync_cell_i/txresetdone_out[0]
    SLICE_X100Y92        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[4].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.812     2.315    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[4].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y92        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[4].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.001ns  (logic 1.053ns (52.624%)  route 0.948ns (47.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.329ns (routing 0.918ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.639ns, distribution 1.188ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.329     2.726    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_PHYSTATUS)
                                                      1.053     3.779 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PHYSTATUS
                         net (fo=2, routed)           0.948     4.727    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/phystatus_out[0]
    SLICE_X100Y67        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.174     0.174 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.220    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.503 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.827     2.330    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y67        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.490ns (72.917%)  route 0.182ns (27.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.106ns (routing 0.481ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.406ns, distribution 0.720ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.106     1.224    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_PHYSTATUS)
                                                      0.490     1.714 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/PHYSTATUS
                         net (fo=2, routed)           0.182     1.896    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/phystatus_out[0]
    SLICE_X100Y67        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.126     1.509    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y67        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.490ns (63.802%)  route 0.278ns (36.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.078ns (routing 0.481ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.406ns, distribution 0.692ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.078     1.196    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_PHYSTATUS)
                                                      0.490     1.686 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PHYSTATUS
                         net (fo=2, routed)           0.278     1.964    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/phystatus_out[0]
    SLICE_X100Y59        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.098     1.481    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y59        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.613ns (79.922%)  route 0.154ns (20.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.481ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.406ns, distribution 0.701ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.096     1.214    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_TXUSRCLK2_TXRESETDONE)
                                                      0.613     1.827 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           0.154     1.981    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/txresetdone_out[0]
    SLICE_X99Y93         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.107     1.490    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[0]_0
    SLICE_X99Y93         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.490ns (61.791%)  route 0.303ns (38.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.071ns (routing 0.481ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.406ns, distribution 0.668ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.071     1.189    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_PHYSTATUS)
                                                      0.490     1.679 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PHYSTATUS
                         net (fo=2, routed)           0.303     1.982    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/phystatus_out[0]
    SLICE_X100Y33        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.074     1.457    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y33        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.554ns (71.392%)  route 0.222ns (28.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.092ns (routing 0.481ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.406ns, distribution 0.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.092     1.210    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXRESETDONE)
                                                      0.554     1.764 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           0.222     1.986    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/rxresetdone_out[0]
    SLICE_X99Y94         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.109     1.492    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y94         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[2].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.490ns (62.420%)  route 0.295ns (37.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.092ns (routing 0.481ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.406ns, distribution 0.710ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.092     1.210    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_PHYSTATUS)
                                                      0.490     1.700 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PHYSTATUS
                         net (fo=2, routed)           0.295     1.995    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[2].sync_cell_i/phystatus_out[0]
    SLICE_X99Y67         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[2].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.116     1.499    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[2].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y67         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[2].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.554ns (69.598%)  route 0.242ns (30.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.100ns (routing 0.481ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.406ns, distribution 0.704ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.100     1.218    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXRESETDONE)
                                                      0.554     1.772 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           0.242     2.014    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/rxresetdone_out[0]
    SLICE_X100Y95        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.110     1.493    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y95        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.554ns (64.494%)  route 0.305ns (35.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.106ns (routing 0.481ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.406ns, distribution 0.706ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.106     1.224    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXRESETDONE)
                                                      0.554     1.778 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           0.305     2.083    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/rxresetdone_out[0]
    SLICE_X99Y94         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.112     1.495    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[0]_0
    SLICE_X99Y94         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.490ns (56.128%)  route 0.383ns (43.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.100ns (routing 0.481ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.406ns, distribution 0.712ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.100     1.218    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_PHYSTATUS)
                                                      0.490     1.708 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/PHYSTATUS
                         net (fo=2, routed)           0.383     2.091    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/phystatus_out[0]
    SLICE_X100Y66        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.118     1.501    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y66        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.490ns (54.084%)  route 0.416ns (45.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.483ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.070ns (routing 0.481ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.406ns, distribution 0.694ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.070     1.188    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_PHYSTATUS)
                                                      0.490     1.678 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/PHYSTATUS
                         net (fo=2, routed)           0.416     2.094    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/phystatus_out[0]
    SLICE_X100Y59        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.218     0.218 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.035     0.253    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.383 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.100     1.483    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y59        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/sync_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  pcie_user_clk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.650ns  (logic 0.172ns (6.491%)  route 2.478ns (93.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.107ns (routing 0.830ns, distribution 1.277ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.510     1.510    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIEPERST0B
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     1.682 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.968     2.650    pcie3_ultrascale_inst/inst/user_reset_cdc/src_arst
    SLICE_X93Y29         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.107     2.436    pcie3_ultrascale_inst/inst/user_reset_cdc/dest_clk
    SLICE_X93Y29         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.650ns  (logic 0.172ns (6.491%)  route 2.478ns (93.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.107ns (routing 0.830ns, distribution 1.277ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.510     1.510    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIEPERST0B
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     1.682 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.968     2.650    pcie3_ultrascale_inst/inst/user_reset_cdc/src_arst
    SLICE_X93Y29         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.107     2.436    pcie3_ultrascale_inst/inst/user_reset_cdc/dest_clk
    SLICE_X93Y29         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/user_reset_reg/PRE
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.640ns  (logic 0.172ns (6.515%)  route 2.468ns (93.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.105ns (routing 0.830ns, distribution 1.275ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.510     1.510    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIEPERST0B
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     1.682 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.958     2.640    pcie3_ultrascale_inst/inst/user_reset_int
    SLICE_X93Y29         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.105     2.434    pcie3_ultrascale_inst/inst/user_clk
    SLICE_X93Y29         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/user_reset_reg/PRE
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.064ns (4.841%)  route 1.258ns (95.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.306ns (routing 0.538ns, distribution 0.768ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          0.779     0.779    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIEPERST0B
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.064     0.843 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.479     1.322    pcie3_ultrascale_inst/inst/user_reset_int
    SLICE_X93Y29         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.306     1.471    pcie3_ultrascale_inst/inst/user_clk
    SLICE_X93Y29         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.328ns  (logic 0.064ns (4.819%)  route 1.264ns (95.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.309ns (routing 0.538ns, distribution 0.771ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          0.779     0.779    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIEPERST0B
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.064     0.843 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.485     1.328    pcie3_ultrascale_inst/inst/user_reset_cdc/src_arst
    SLICE_X93Y29         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.309     1.474    pcie3_ultrascale_inst/inst/user_reset_cdc/dest_clk
    SLICE_X93Y29         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.328ns  (logic 0.064ns (4.819%)  route 1.264ns (95.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.309ns (routing 0.538ns, distribution 0.771ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          0.779     0.779    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIEPERST0B
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.064     0.843 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.485     1.328    pcie3_ultrascale_inst/inst/user_reset_cdc/src_arst
    SLICE_X93Y29         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.309     1.474    pcie3_ultrascale_inst/inst/user_reset_cdc/dest_clk
    SLICE_X93Y29         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pcie_mgt_refclk
  To Clock:  pcie_user_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/idle_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_phy_rdy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.430ns  (logic 0.117ns (8.182%)  route 1.313ns (91.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 0.706ns, distribution 1.368ns)
  Clock Net Delay (Destination): 2.097ns (routing 0.830ns, distribution 1.267ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.328     0.328 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.410    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.725 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.074     2.799    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y88         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.916 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/idle_reg/Q
                         net (fo=14, routed)          1.313     4.229    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/phy_rdy_out
    SLICE_X100Y29        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_phy_rdy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.097     2.426    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y29        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_phy_rdy_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/idle_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_mgt_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_phy_rdy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.048ns (6.818%)  route 0.656ns (93.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.937ns (routing 0.358ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.538ns, distribution 0.759ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_mgt_refclk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_gte3_pcie_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.018     0.149    pcie3_ultrascale_inst/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.249 r  pcie3_ultrascale_inst/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.937     1.186    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y88         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y88         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.234 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/idle_reg/Q
                         net (fo=14, routed)          0.656     1.890    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/phy_rdy_out
    SLICE_X100Y29        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_phy_rdy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.297     1.462    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X100Y29        FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_phy_rdy_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pcie_user_clk
  To Clock:  pcie_user_clk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.714ns  (logic 1.022ns (37.657%)  route 1.692ns (62.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.282ns (routing 0.912ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.107ns (routing 0.830ns, distribution 1.277ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.282     2.679    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGHOTRESETOUT)
                                                      0.951     3.630 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.724     4.354    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_hot_reset_out
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     4.425 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.968     5.393    pcie3_ultrascale_inst/inst/user_reset_cdc/src_arst
    SLICE_X93Y29         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.107     2.436    pcie3_ultrascale_inst/inst/user_reset_cdc/dest_clk
    SLICE_X93Y29         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.714ns  (logic 1.022ns (37.657%)  route 1.692ns (62.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.282ns (routing 0.912ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.107ns (routing 0.830ns, distribution 1.277ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.282     2.679    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGHOTRESETOUT)
                                                      0.951     3.630 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.724     4.354    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_hot_reset_out
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     4.425 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.968     5.393    pcie3_ultrascale_inst/inst/user_reset_cdc/src_arst
    SLICE_X93Y29         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.107     2.436    pcie3_ultrascale_inst/inst/user_reset_cdc/dest_clk
    SLICE_X93Y29         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/user_reset_reg/PRE
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.704ns  (logic 1.022ns (37.796%)  route 1.682ns (62.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.282ns (routing 0.912ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.105ns (routing 0.830ns, distribution 1.275ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.282     2.679    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGHOTRESETOUT)
                                                      0.951     3.630 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.724     4.354    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_hot_reset_out
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     4.425 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.958     5.383    pcie3_ultrascale_inst/inst/user_reset_int
    SLICE_X93Y29         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.105     2.434    pcie3_ultrascale_inst/inst/user_clk
    SLICE_X93Y29         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/user_reset_reg/PRE
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.333ns (30.190%)  route 0.770ns (69.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.471ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.057ns (routing 0.477ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.538ns, distribution 0.768ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.057     1.175    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGPHYLINKSTATUS[1])
                                                      0.318     1.493 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGPHYLINKSTATUS[1]
                         net (fo=1, routed)           0.291     1.784    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_phy_link_status[1]
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.015     1.799 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.479     2.278    pcie3_ultrascale_inst/inst/user_reset_int
    SLICE_X93Y29         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.306     1.471    pcie3_ultrascale_inst/inst/user_clk
    SLICE_X93Y29         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.109ns  (logic 0.333ns (30.027%)  route 0.776ns (69.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.474ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.057ns (routing 0.477ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.538ns, distribution 0.771ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.057     1.175    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGPHYLINKSTATUS[1])
                                                      0.318     1.493 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGPHYLINKSTATUS[1]
                         net (fo=1, routed)           0.291     1.784    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_phy_link_status[1]
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.015     1.799 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.485     2.284    pcie3_ultrascale_inst/inst/user_reset_cdc/src_arst
    SLICE_X93Y29         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.309     1.474    pcie3_ultrascale_inst/inst/user_reset_cdc/dest_clk
    SLICE_X93Y29         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.109ns  (logic 0.333ns (30.027%)  route 0.776ns (69.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.474ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.057ns (routing 0.477ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.538ns, distribution 0.771ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.057     1.175    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGPHYLINKSTATUS[1])
                                                      0.318     1.493 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGPHYLINKSTATUS[1]
                         net (fo=1, routed)           0.291     1.784    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_phy_link_status[1]
    SLICE_X87Y18         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.015     1.799 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.485     2.284    pcie3_ultrascale_inst/inst/user_reset_cdc/src_arst
    SLICE_X93Y29         FDPE                                         f  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.309     1.474    pcie3_ultrascale_inst/inst/user_reset_cdc/dest_clk
    SLICE_X93Y29         FDPE                                         r  pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  pipe_clk

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/rxcdrhold_i/pipe_rx0_elec_idle_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.998ns  (logic 0.000ns (0.000%)  route 1.998ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.129ns (routing 0.837ns, distribution 1.292ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=3, routed)           1.998     1.998    pcie3_ultrascale_inst/inst/rxcdrhold_i/rxelecidle_out[0]
    SLICE_X100Y13        FDRE                                         r  pcie3_ultrascale_inst/inst/rxcdrhold_i/pipe_rx0_elec_idle_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.129     2.458    pcie3_ultrascale_inst/inst/rxcdrhold_i/CLK_PCLK
    SLICE_X100Y13        FDRE                                         r  pcie3_ultrascale_inst/inst/rxcdrhold_i/pipe_rx0_elec_idle_reg0_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/rxcdrhold_i/phy_rxcdrhold_reg/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.932ns  (logic 0.138ns (7.143%)  route 1.794ns (92.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.129ns (routing 0.837ns, distribution 1.292ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=3, routed)           1.759     1.759    pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/rxelecidle_out[0]
    SLICE_X100Y13        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.138     1.897 r  pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/phy_rxcdrhold_i_1/O
                         net (fo=1, routed)           0.035     1.932    pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req_n_0
    SLICE_X100Y13        FDRE                                         r  pcie3_ultrascale_inst/inst/rxcdrhold_i/phy_rxcdrhold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.129     2.458    pcie3_ultrascale_inst/inst/rxcdrhold_i/CLK_PCLK
    SLICE_X100Y13        FDRE                                         r  pcie3_ultrascale_inst/inst/rxcdrhold_i/phy_rxcdrhold_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.513ns  (logic 0.000ns (0.000%)  route 1.513ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.103ns (routing 0.837ns, distribution 1.266ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y6   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=1, routed)           1.513     1.513    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/rxelecidle_out[0]
    SLICE_X88Y35         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.103     2.432    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0
    SLICE_X88Y35         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.453ns  (logic 0.000ns (0.000%)  route 1.453ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.117ns (routing 0.837ns, distribution 1.280ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=3, routed)           1.453     1.453    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/rxelecidle_out[0]
    SLICE_X88Y50         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.117     2.446    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X88Y50         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.405ns  (logic 0.000ns (0.000%)  route 1.405ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.109ns (routing 0.837ns, distribution 1.272ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=1, routed)           1.405     1.405    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/rxelecidle_out[0]
    SLICE_X88Y24         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.109     2.438    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X88Y24         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.289ns  (logic 0.000ns (0.000%)  route 1.289ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.120ns (routing 0.837ns, distribution 1.283ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=1, routed)           1.289     1.289    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/rxelecidle_out[0]
    SLICE_X90Y5          FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.120     2.449    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X90Y5          FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg[1]/CLR
                            (recovery check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.286ns  (logic 0.000ns (0.000%)  route 1.286ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.132ns (routing 0.837ns, distribution 1.295ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.286     1.286    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_8
    SLICE_X99Y12         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.132     2.461    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X99Y12         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg[1]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg[2]/CLR
                            (recovery check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.286ns  (logic 0.000ns (0.000%)  route 1.286ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.132ns (routing 0.837ns, distribution 1.295ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.286     1.286    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_8
    SLICE_X99Y12         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.132     2.461    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X99Y12         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg[2]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg[3]/CLR
                            (recovery check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.286ns  (logic 0.000ns (0.000%)  route 1.286ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.132ns (routing 0.837ns, distribution 1.295ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.286     1.286    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_8
    SLICE_X99Y12         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.132     2.461    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X99Y12         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg[3]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg[4]/CLR
                            (recovery check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.286ns  (logic 0.000ns (0.000%)  route 1.286ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.132ns (routing 0.837ns, distribution 1.295ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B
                         net (fo=17, routed)          1.286     1.286    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_8
    SLICE_X99Y12         FDCE                                         f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.132     2.461    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X99Y12         FDCE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.000ns (0.000%)  route 0.284ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.311ns (routing 0.542ns, distribution 0.769ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=1, routed)           0.284     0.284    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/rxelecidle_out[0]
    SLICE_X88Y50         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.311     1.476    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X88Y50         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TX8B10BEN
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.071ns (23.510%)  route 0.231ns (76.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.280ns (routing 0.542ns, distribution 0.738ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL                0.000     0.000 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=2, routed)           0.103     0.103    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/gt_pcierategen3_o[2]
    SLICE_X100Y78        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.071     0.174 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i_i_8/O
                         net (fo=4, routed)           0.128     0.302    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rx8b10ben_in[1]
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TX8B10BEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.280     1.445    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y5   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TX8B10BEN
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.071ns (23.355%)  route 0.233ns (76.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.292ns (routing 0.542ns, distribution 0.750ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=2, routed)           0.103     0.103    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/gt_pcierategen3_o[0]
    SLICE_X100Y108       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.071     0.174 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i_i_6/O
                         net (fo=4, routed)           0.130     0.304    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rx8b10ben_in[3]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TX8B10BEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.292     1.457    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.000ns (0.000%)  route 0.357ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.294ns (routing 0.542ns, distribution 0.752ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=1, routed)           0.357     0.357    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/rxelecidle_out[0]
    SLICE_X88Y32         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.294     1.459    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X88Y32         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXPCOMMAALIGNEN
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.031ns (8.470%)  route 0.335ns (91.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.249ns (routing 0.542ns, distribution 0.707ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=2, routed)           0.181     0.181    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/gt_pcierategen3_o[5]
    SLICE_X100Y38        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.031     0.212 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i_i_11/O
                         net (fo=4, routed)           0.154     0.366    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rx8b10ben_in[2]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXPCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.249     1.414    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.000ns (0.000%)  route 0.373ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.308ns (routing 0.542ns, distribution 0.766ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=1, routed)           0.373     0.373    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/rxelecidle_out[0]
    SLICE_X89Y21         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.308     1.473    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X89Y21         FDSE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_elec_idle_q_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TX8B10BEN
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.071ns (18.984%)  route 0.303ns (81.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.291ns (routing 0.542ns, distribution 0.749ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL                0.000     0.000 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=2, routed)           0.173     0.173    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/gt_pcierategen3_o[3]
    SLICE_X100Y64        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.071     0.244 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i_i_9/O
                         net (fo=4, routed)           0.130     0.374    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rx8b10ben_in[0]
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TX8B10BEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.291     1.456    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y4   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TX8B10BEN
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.016ns (4.255%)  route 0.360ns (95.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.257ns (routing 0.542ns, distribution 0.715ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=2, routed)           0.244     0.244    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/gt_pcierategen3_o[4]
    SLICE_X100Y51        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016     0.260 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i_i_10/O
                         net (fo=4, routed)           0.116     0.376    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rx8b10ben_in[3]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TX8B10BEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.257     1.422    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXPCOMMAALIGNEN
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.071ns (18.833%)  route 0.306ns (81.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.292ns (routing 0.542ns, distribution 0.750ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=2, routed)           0.103     0.103    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/gt_pcierategen3_o[0]
    SLICE_X100Y108       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.071     0.174 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i_i_6/O
                         net (fo=4, routed)           0.203     0.377    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rx8b10ben_in[3]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXPCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.292     1.457    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXPCOMMAALIGNEN
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.071ns (18.586%)  route 0.311ns (81.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.258ns (routing 0.542ns, distribution 0.716ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 f  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=2, routed)           0.137     0.137    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/gt_pcierategen3_o[6]
    SLICE_X100Y19        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.071     0.208 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i_i_12/O
                         net (fo=4, routed)           0.174     0.382    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rx8b10ben_in[1]
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXPCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.258     1.423    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pcie_user_clk
  To Clock:  pipe_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/rxcdrhold_i/rxcdrhold_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.760ns  (logic 0.114ns (15.000%)  route 0.646ns (85.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.343ns (routing 0.912ns, distribution 1.431ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.837ns, distribution 1.294ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.343     2.740    pcie3_ultrascale_inst/inst/rxcdrhold_i/CLK
    SLICE_X87Y13         FDRE                                         r  pcie3_ultrascale_inst/inst/rxcdrhold_i/rxcdrhold_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y13         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.854 r  pcie3_ultrascale_inst/inst/rxcdrhold_i/rxcdrhold_req_reg/Q
                         net (fo=1, routed)           0.646     3.500    pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/D[0]
    SLICE_X100Y13        FDRE                                         r  pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.131     2.460    pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/CLK_PCLK
    SLICE_X100Y13        FDRE                                         r  pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/rxcdrhold_i/rxcdrhold_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.048ns (13.151%)  route 0.317ns (86.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.090ns (routing 0.477ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.542ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.090     1.208    pcie3_ultrascale_inst/inst/rxcdrhold_i/CLK
    SLICE_X87Y13         FDRE                                         r  pcie3_ultrascale_inst/inst/rxcdrhold_i/rxcdrhold_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y13         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.256 r  pcie3_ultrascale_inst/inst/rxcdrhold_i/rxcdrhold_req_reg/Q
                         net (fo=1, routed)           0.317     1.573    pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/D[0]
    SLICE_X100Y13        FDRE                                         r  pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.325     1.490    pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/CLK_PCLK
    SLICE_X100Y13        FDRE                                         r  pcie3_ultrascale_inst/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pipe_clk
  To Clock:  pipe_clk

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.687ns  (logic 0.114ns (16.594%)  route 0.573ns (83.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.375ns (routing 0.918ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.136ns (routing 0.837ns, distribution 1.299ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.375     2.772    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X88Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y1          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.886 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]/Q
                         net (fo=1, routed)           0.573     3.459    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/pipe_tx_eqdeemph[0]
    SLICE_X95Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.136     2.465    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/CLK_PCLK
    SLICE_X95Y1          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.684ns  (logic 0.114ns (16.667%)  route 0.570ns (83.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.368ns (routing 0.918ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.122ns (routing 0.837ns, distribution 1.285ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.368     2.765    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X90Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y31         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.879 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]/Q
                         net (fo=1, routed)           0.570     3.449    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X96Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.122     2.451    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/CLK_PCLK
    SLICE_X96Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.703ns  (logic 0.114ns (16.216%)  route 0.589ns (83.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.344ns (routing 0.918ns, distribution 1.426ns)
  Clock Net Delay (Destination): 2.103ns (routing 0.837ns, distribution 1.266ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.344     2.741    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X87Y22         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y22         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.855 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/Q
                         net (fo=1, routed)           0.589     3.444    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/pipe_rx_eqcontrol[0]
    SLICE_X89Y23         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.103     2.432    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/CLK_PCLK
    SLICE_X89Y23         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.677ns  (logic 0.114ns (16.839%)  route 0.563ns (83.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.368ns (routing 0.918ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.120ns (routing 0.837ns, distribution 1.283ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.368     2.765    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X90Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y31         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     2.879 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]/Q
                         net (fo=1, routed)           0.563     3.442    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/pipe_tx_eqdeemph[0]
    SLICE_X95Y33         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.120     2.449    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/CLK_PCLK
    SLICE_X95Y33         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.568ns  (logic 0.114ns (20.070%)  route 0.454ns (79.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.434ns (routing 0.918ns, distribution 1.516ns)
  Clock Net Delay (Destination): 2.143ns (routing 0.837ns, distribution 1.306ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.434     2.831    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X90Y83         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y83         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.945 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]/Q
                         net (fo=1, routed)           0.454     3.399    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/pipe_tx_eqdeemph[0]
    SLICE_X91Y85         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.143     2.472    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/CLK_PCLK
    SLICE_X91Y85         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.624ns  (logic 0.116ns (18.590%)  route 0.508ns (81.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 0.918ns, distribution 1.435ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.837ns, distribution 1.276ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.353     2.750    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X88Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y31         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.866 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]/Q
                         net (fo=1, routed)           0.508     3.374    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/pipe_tx_eqdeemph[0]
    SLICE_X95Y32         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.113     2.442    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/CLK_PCLK
    SLICE_X95Y32         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.602ns  (logic 0.114ns (18.937%)  route 0.488ns (81.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.369ns (routing 0.918ns, distribution 1.451ns)
  Clock Net Delay (Destination): 2.107ns (routing 0.837ns, distribution 1.270ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.369     2.766    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X92Y30         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y30         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.880 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[0]/Q
                         net (fo=1, routed)           0.488     3.368    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X92Y30         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.107     2.436    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/CLK_PCLK
    SLICE_X92Y30         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.610ns  (logic 0.116ns (19.016%)  route 0.494ns (80.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.350ns (routing 0.918ns, distribution 1.432ns)
  Clock Net Delay (Destination): 2.085ns (routing 0.837ns, distribution 1.248ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.350     2.747    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X83Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y0          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.863 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/Q
                         net (fo=1, routed)           0.494     3.357    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/pipe_rx_eqcontrol[0]
    SLICE_X80Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.085     2.414    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/CLK_PCLK
    SLICE_X80Y0          FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.547ns  (logic 0.114ns (20.841%)  route 0.433ns (79.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 0.918ns, distribution 1.494ns)
  Clock Net Delay (Destination): 2.153ns (routing 0.837ns, distribution 1.316ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.412     2.809    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X93Y67         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y67         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.923 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]/Q
                         net (fo=1, routed)           0.433     3.356    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/pipe_tx_eqdeemph[0]
    SLICE_X97Y69         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.153     2.482    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/CLK_PCLK
    SLICE_X97Y69         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.598ns  (logic 0.114ns (19.064%)  route 0.484ns (80.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 0.918ns, distribution 1.435ns)
  Clock Net Delay (Destination): 2.120ns (routing 0.837ns, distribution 1.283ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.353     2.750    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_polarity_q_reg_0
    SLICE_X88Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y31         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.864 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]/Q
                         net (fo=1, routed)           0.484     3.348    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X96Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        2.120     2.449    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/CLK_PCLK
    SLICE_X96Y31         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.049ns (32.450%)  route 0.102ns (67.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.035ns (routing 0.481ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.542ns, distribution 0.686ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.035     1.153    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0
    SLICE_X73Y37         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y37         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.202 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]/Q
                         net (fo=1, routed)           0.102     1.304    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/pipe_tx_eqdeemph[0]
    SLICE_X72Y37         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.228     1.393    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/CLK_PCLK
    SLICE_X72Y37         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.024ns (routing 0.481ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.542ns, distribution 0.665ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.024     1.142    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0
    SLICE_X74Y33         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y33         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.191 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]/Q
                         net (fo=1, routed)           0.120     1.311    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/pipe_tx_eqdeemph[0]
    SLICE_X74Y33         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.207     1.372    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/CLK_PCLK
    SLICE_X74Y33         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.374ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.026ns (routing 0.481ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.542ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.026     1.144    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0
    SLICE_X74Y34         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y34         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.193 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]/Q
                         net (fo=1, routed)           0.120     1.313    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/pipe_tx_eqdeemph[0]
    SLICE_X74Y34         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.209     1.374    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/CLK_PCLK
    SLICE_X74Y34         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.027ns (routing 0.481ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.542ns, distribution 0.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.027     1.145    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0
    SLICE_X74Y35         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.194 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[2]/Q
                         net (fo=1, routed)           0.120     1.314    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X74Y35         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.211     1.376    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/CLK_PCLK
    SLICE_X74Y35         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.030ns (routing 0.481ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.542ns, distribution 0.679ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.030     1.148    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0
    SLICE_X73Y33         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y33         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.197 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]/Q
                         net (fo=1, routed)           0.120     1.317    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X73Y33         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.221     1.386    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/CLK_PCLK
    SLICE_X73Y33         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.033ns (routing 0.481ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.542ns, distribution 0.683ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.033     1.151    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0
    SLICE_X73Y35         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.200 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]/Q
                         net (fo=1, routed)           0.120     1.320    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/pipe_tx_eqdeemph[0]
    SLICE_X73Y35         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.225     1.390    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/CLK_PCLK
    SLICE_X73Y35         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.034ns (routing 0.481ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.542ns, distribution 0.684ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.034     1.152    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0
    SLICE_X73Y36         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.201 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]/Q
                         net (fo=1, routed)           0.120     1.321    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X73Y36         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.226     1.391    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/CLK_PCLK
    SLICE_X73Y36         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.048ns (26.816%)  route 0.131ns (73.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.030ns (routing 0.481ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.542ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.030     1.148    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0
    SLICE_X73Y33         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y33         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.196 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[1]/Q
                         net (fo=1, routed)           0.131     1.327    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X72Y33         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.222     1.387    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/CLK_PCLK
    SLICE_X72Y33         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.048ns (24.742%)  route 0.146ns (75.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.035ns (routing 0.481ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.542ns, distribution 0.685ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.035     1.153    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0
    SLICE_X73Y37         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y37         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.201 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]/Q
                         net (fo=1, routed)           0.146     1.347    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/pipe_tx_eqdeemph[0]
    SLICE_X73Y37         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.227     1.392    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/CLK_PCLK
    SLICE_X73Y37         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.063ns (routing 0.481ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.542ns, distribution 0.709ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.063     1.181    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0
    SLICE_X77Y34         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.230 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/Q
                         net (fo=1, routed)           0.120     1.350    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/pipe_rx_eqcontrol[0]
    SLICE_X77Y34         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=2075, routed)        1.251     1.416    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/CLK_PCLK
    SLICE_X77Y34         FDRE                                         r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  pcie_user_clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGINTERRUPTMSIENABLE[2]
                            (internal pin)
  Destination:            core_inst/pcie_us_msi_inst/active_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.817ns  (logic 0.247ns (30.233%)  route 0.570ns (69.767%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.067ns (routing 0.830ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGINTERRUPTMSIENABLE[2]
                         net (fo=2, routed)           0.479     0.479    core_inst/pcie_us_msi_inst/arb_inst/cfg_interrupt_msi_enable[2]
    SLICE_X87Y32         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.132     0.611 r  core_inst/pcie_us_msi_inst/arb_inst/active_reg_i_2/O
                         net (fo=1, routed)           0.064     0.675    core_inst/pcie_us_msi_inst/arb_inst/active_reg_i_2_n_0
    SLICE_X87Y32         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     0.790 r  core_inst/pcie_us_msi_inst/arb_inst/active_reg_i_1/O
                         net (fo=1, routed)           0.027     0.817    core_inst/pcie_us_msi_inst/arb_inst_n_2
    SLICE_X87Y32         FDRE                                         r  core_inst/pcie_us_msi_inst/active_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.067     2.396    core_inst/pcie_us_msi_inst/user_clk
    SLICE_X87Y32         FDRE                                         r  core_inst/pcie_us_msi_inst/active_reg_reg/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGINTERRUPTMSIENABLE[2]
                            (internal pin)
  Destination:            core_inst/pcie_us_msi_inst/msi_int_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.524ns  (logic 0.172ns (32.824%)  route 0.352ns (67.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.064ns (routing 0.830ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGINTERRUPTMSIENABLE[2]
                         net (fo=2, routed)           0.326     0.326    core_inst/pcie_us_msi_inst/arb_inst/cfg_interrupt_msi_enable[2]
    SLICE_X87Y32         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     0.498 r  core_inst/pcie_us_msi_inst/arb_inst/msi_int_reg[0]_i_1/O
                         net (fo=1, routed)           0.026     0.524    core_inst/pcie_us_msi_inst/active_next
    SLICE_X87Y32         FDRE                                         r  core_inst/pcie_us_msi_inst/msi_int_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        2.064     2.393    core_inst/pcie_us_msi_inst/user_clk
    SLICE_X87Y32         FDRE                                         r  core_inst/pcie_us_msi_inst/msi_int_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGINTERRUPTMSIENABLE[3]
                            (internal pin)
  Destination:            core_inst/pcie_us_msi_inst/msi_int_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.045ns (21.635%)  route 0.163ns (78.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.260ns (routing 0.538ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGINTERRUPTMSIENABLE[3]
                         net (fo=2, routed)           0.149     0.149    core_inst/pcie_us_msi_inst/arb_inst/cfg_interrupt_msi_enable[3]
    SLICE_X87Y32         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.045     0.194 r  core_inst/pcie_us_msi_inst/arb_inst/msi_int_reg[0]_i_1/O
                         net (fo=1, routed)           0.014     0.208    core_inst/pcie_us_msi_inst/active_next
    SLICE_X87Y32         FDRE                                         r  core_inst/pcie_us_msi_inst/msi_int_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.260     1.425    core_inst/pcie_us_msi_inst/user_clk
    SLICE_X87Y32         FDRE                                         r  core_inst/pcie_us_msi_inst/msi_int_reg_reg[0]/C

Slack:                    inf
  Source:                 pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGINTERRUPTMSIENABLE[3]
                            (internal pin)
  Destination:            core_inst/pcie_us_msi_inst/active_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.090ns (31.142%)  route 0.199ns (68.858%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.262ns (routing 0.538ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1                     0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGINTERRUPTMSIENABLE[3]
                         net (fo=2, routed)           0.150     0.150    core_inst/pcie_us_msi_inst/arb_inst/cfg_interrupt_msi_enable[3]
    SLICE_X87Y32         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.045     0.195 r  core_inst/pcie_us_msi_inst/arb_inst/active_reg_i_2/O
                         net (fo=1, routed)           0.033     0.228    core_inst/pcie_us_msi_inst/arb_inst/active_reg_i_2_n_0
    SLICE_X87Y32         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.045     0.273 r  core_inst/pcie_us_msi_inst/arb_inst/active_reg_i_1/O
                         net (fo=1, routed)           0.016     0.289    core_inst/pcie_us_msi_inst/arb_inst_n_2
    SLICE_X87Y32         FDRE                                         r  core_inst/pcie_us_msi_inst/active_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=8534, routed)        1.262     1.427    core_inst/pcie_us_msi_inst/user_clk
    SLICE_X87Y32         FDRE                                         r  core_inst/pcie_us_msi_inst/active_reg_reg/C





