<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>TINOC2_freeRTOS: Registro LSR</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="FLMW837IRLQLKCF.MEDIUM.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TINOC2_freeRTOS
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">Firmware - Aplicacion de TINOC2 basada en freeRTOS</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Registro LSR<div class="ingroups"><a class="el" href="group___d_e_f_i_n_e_s_u_a_r_t.html">Definiciones asociadas al manejo de la UART</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Definiciones asociadas al registro Line Status Register (U0LSR)<br />
 Descripciones copiada directamente del manual UM10398 pag. 210<br />
 The U0LSR is a Read Only register that provides status information on the UART TX and RX blocks.<br />
.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for Registro LSR:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___r_e_g_i_s_t_r_o___l_s_r.png" border="0" alt="" usemap="#group______r__e__g__i__s__t__r__o______l__s__r"/>
<map name="group______r__e__g__i__s__t__r__o______l__s__r" id="group______r__e__g__i__s__t__r__o______l__s__r">
<area shape="rect" id="node1" href="group___d_e_f_i_n_e_s_u_a_r_t.html" title="Definiciones de constantes de registros y funciones de la UART. " alt="" coords="5,5,163,47"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga9e3adac29ef2f5d2cf60c4cebe971de9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_e_g_i_s_t_r_o___l_s_r.html#ga9e3adac29ef2f5d2cf60c4cebe971de9">LSR_RDR</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga9e3adac29ef2f5d2cf60c4cebe971de9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Data Ready. U0LSR[0] is set when the U0RBR holds 0 an unread character and is cleared when the UART RBR FIFO is empty.<br />
 0 U0RBR is empty.<br />
 1 U0RBR contains valid data.<br />
.  <a href="#ga9e3adac29ef2f5d2cf60c4cebe971de9">More...</a><br /></td></tr>
<tr class="separator:ga9e3adac29ef2f5d2cf60c4cebe971de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae844dd49bb0e0770bcf46ad5bfe20973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_e_g_i_s_t_r_o___l_s_r.html#gae844dd49bb0e0770bcf46ad5bfe20973">LSR_OE</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:gae844dd49bb0e0770bcf46ad5bfe20973"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun Error. The overrun error condition is set as soon as it 0 occurs. A U0LSR read clears U0LSR[1]. U0LSR[1] is set when UART RSR has a new character assembled and the UART RBR FIFO is full. In this case, the UART RBR FIFO will not be overwritten and the character in the UART RSR will be lost.<br />
 0 Overrun error status is inactive.<br />
 1 Overrun error status is active.<br />
.  <a href="#gae844dd49bb0e0770bcf46ad5bfe20973">More...</a><br /></td></tr>
<tr class="separator:gae844dd49bb0e0770bcf46ad5bfe20973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ee28cdbc0917173f06cc39527452a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_e_g_i_s_t_r_o___l_s_r.html#ga0ee28cdbc0917173f06cc39527452a8f">LSR_PE</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ga0ee28cdbc0917173f06cc39527452a8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity Error. When the parity bit of a received character is in the wrong state, a parity error occurs. A U0LSR read clears U0LSR[2]. Time of parity error detection is dependent on U0FCR[0].<br />
 0 Parity error status is inactive.<br />
 1 Parity error status is active.<br />
.  <a href="#ga0ee28cdbc0917173f06cc39527452a8f">More...</a><br /></td></tr>
<tr class="separator:ga0ee28cdbc0917173f06cc39527452a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f9ccc88c615d1257ad400cf27af7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_e_g_i_s_t_r_o___l_s_r.html#gae3f9ccc88c615d1257ad400cf27af7eb">LSR_FE</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:gae3f9ccc88c615d1257ad400cf27af7eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Framing Error. When the stop bit of a received character is a 0 logic 0, a framing error occurs. A U0LSR read clears U0LSR[3]. The time of the framing error detection is dependent on U0FCR0. Upon detection of a framing error, the RX will attempt to re-synchronize to the data and assume that the bad stop bit is actually an early start bit. However, it cannot be assumed that the next received byte will be correct even if there is no Framing Error. Note: A framing error is associated with the character at the top of the UART RBR FIFO.<br />
.  <a href="#gae3f9ccc88c615d1257ad400cf27af7eb">More...</a><br /></td></tr>
<tr class="separator:gae3f9ccc88c615d1257ad400cf27af7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fa2f414cac085b768774f2881321b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_e_g_i_s_t_r_o___l_s_r.html#ga0fa2f414cac085b768774f2881321b60">LSR_BI</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:ga0fa2f414cac085b768774f2881321b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break Interrupt. When RXD1 is held in the spacing state (all zeros) for one full character transmission (start, data, parity, stop), a break interrupt occurs. Once the break condition has been detected, the receiver goes idle until RXD1 goes to marking state (all ones). A U0LSR read clears this status bit. The time of break detection is dependent on U0FCR[0].<br />
 0 Note: The break interrupt is associated with the character at the top of the UART RBR FIFO.<br />
.  <a href="#ga0fa2f414cac085b768774f2881321b60">More...</a><br /></td></tr>
<tr class="separator:ga0fa2f414cac085b768774f2881321b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c1a828f5fe296a9c1668cf3e72c00c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_e_g_i_s_t_r_o___l_s_r.html#ga8c1a828f5fe296a9c1668cf3e72c00c1">LSR_THRE</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:ga8c1a828f5fe296a9c1668cf3e72c00c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Holding Register Empty. THRE is set immediately 1 upon detection of an empty UART THR and is cleared on a U0THR write.<br />
.  <a href="#ga8c1a828f5fe296a9c1668cf3e72c00c1">More...</a><br /></td></tr>
<tr class="separator:ga8c1a828f5fe296a9c1668cf3e72c00c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dfceb10f5c20011b9410e2efb39163d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_e_g_i_s_t_r_o___l_s_r.html#ga7dfceb10f5c20011b9410e2efb39163d">LSR_TEMT</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:ga7dfceb10f5c20011b9410e2efb39163d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Empty. TEMT is set when both U0THR and U0TSR are empty; TEMT is cleared when either the U0TSR or the U0THR contain valid data. This bit is updated as soon as 50 % of the first stop bit has been transmitted or a byte has been written into the THR.<br />
.  <a href="#ga7dfceb10f5c20011b9410e2efb39163d">More...</a><br /></td></tr>
<tr class="separator:ga7dfceb10f5c20011b9410e2efb39163d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad481ff8993ac05c71d4ca3b611833df0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_e_g_i_s_t_r_o___l_s_r.html#gad481ff8993ac05c71d4ca3b611833df0">LSR_RXFE</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="memdesc:gad481ff8993ac05c71d4ca3b611833df0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error in RX FIFO. U0LSR[7] is set when a character with a RX 0 error such as framing error, parity error or break interrupt, is loaded into the U0RBR. This bit is cleared when the U0LSR register is read and there are no subsequent errors in the UART FIFO.<br />
.  <a href="#gad481ff8993ac05c71d4ca3b611833df0">More...</a><br /></td></tr>
<tr class="separator:gad481ff8993ac05c71d4ca3b611833df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Definiciones asociadas al registro Line Status Register (U0LSR)<br />
 Descripciones copiada directamente del manual UM10398 pag. 210<br />
 The U0LSR is a Read Only register that provides status information on the UART TX and RX blocks.<br />
. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga0fa2f414cac085b768774f2881321b60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSR_BI&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Break Interrupt. When RXD1 is held in the spacing state (all zeros) for one full character transmission (start, data, parity, stop), a break interrupt occurs. Once the break condition has been detected, the receiver goes idle until RXD1 goes to marking state (all ones). A U0LSR read clears this status bit. The time of break detection is dependent on U0FCR[0].<br />
 0 Note: The break interrupt is associated with the character at the top of the UART RBR FIFO.<br />
. </p>
<p>0 Break interrupt status is inactive.<br />
 1 Break interrupt status is active.<br />
</p>

<p>Definition at line <a class="el" href="uart_8h_source.html#l00204">204</a> of file <a class="el" href="uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae3f9ccc88c615d1257ad400cf27af7eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSR_FE&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Framing Error. When the stop bit of a received character is a 0 logic 0, a framing error occurs. A U0LSR read clears U0LSR[3]. The time of the framing error detection is dependent on U0FCR0. Upon detection of a framing error, the RX will attempt to re-synchronize to the data and assume that the bad stop bit is actually an early start bit. However, it cannot be assumed that the next received byte will be correct even if there is no Framing Error. Note: A framing error is associated with the character at the top of the UART RBR FIFO.<br />
. </p>
<p>0 Framing error status is inactive.<br />
 1 Framing error status is active.<br />
</p>

<p>Definition at line <a class="el" href="uart_8h_source.html#l00188">188</a> of file <a class="el" href="uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae844dd49bb0e0770bcf46ad5bfe20973"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSR_OE&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Overrun Error. The overrun error condition is set as soon as it 0 occurs. A U0LSR read clears U0LSR[1]. U0LSR[1] is set when UART RSR has a new character assembled and the UART RBR FIFO is full. In this case, the UART RBR FIFO will not be overwritten and the character in the UART RSR will be lost.<br />
 0 Overrun error status is inactive.<br />
 1 Overrun error status is active.<br />
. </p>

<p>Definition at line <a class="el" href="uart_8h_source.html#l00162">162</a> of file <a class="el" href="uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ee28cdbc0917173f06cc39527452a8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSR_PE&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity Error. When the parity bit of a received character is in the wrong state, a parity error occurs. A U0LSR read clears U0LSR[2]. Time of parity error detection is dependent on U0FCR[0].<br />
 0 Parity error status is inactive.<br />
 1 Parity error status is active.<br />
. </p>

<p>Definition at line <a class="el" href="uart_8h_source.html#l00171">171</a> of file <a class="el" href="uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e3adac29ef2f5d2cf60c4cebe971de9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSR_RDR&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver Data Ready. U0LSR[0] is set when the U0RBR holds 0 an unread character and is cleared when the UART RBR FIFO is empty.<br />
 0 U0RBR is empty.<br />
 1 U0RBR contains valid data.<br />
. </p>

<p>Definition at line <a class="el" href="uart_8h_source.html#l00152">152</a> of file <a class="el" href="uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad481ff8993ac05c71d4ca3b611833df0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSR_RXFE&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Error in RX FIFO. U0LSR[7] is set when a character with a RX 0 error such as framing error, parity error or break interrupt, is loaded into the U0RBR. This bit is cleared when the U0LSR register is read and there are no subsequent errors in the UART FIFO.<br />
. </p>
<p>0 U0RBR contains no UART RX errors or U0FCR[0]=0.<br />
 1 UART RBR contains at least one UART RX error.<br />
</p>

<p>Definition at line <a class="el" href="uart_8h_source.html#l00237">237</a> of file <a class="el" href="uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7dfceb10f5c20011b9410e2efb39163d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSR_TEMT&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter Empty. TEMT is set when both U0THR and U0TSR are empty; TEMT is cleared when either the U0TSR or the U0THR contain valid data. This bit is updated as soon as 50 % of the first stop bit has been transmitted or a byte has been written into the THR.<br />
. </p>
<p>0 U0THR and/or the U0TSR contains valid data.<br />
 1 U0THR and the U0TSR are empty.<br />
</p>

<p>Definition at line <a class="el" href="uart_8h_source.html#l00225">225</a> of file <a class="el" href="uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c1a828f5fe296a9c1668cf3e72c00c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSR_THRE&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter Holding Register Empty. THRE is set immediately 1 upon detection of an empty UART THR and is cleared on a U0THR write.<br />
. </p>
<p>0 U0THR contains valid data.<br />
 1 U0THR is empty.<br />
</p>

<p>Definition at line <a class="el" href="uart_8h_source.html#l00213">213</a> of file <a class="el" href="uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
