
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.065347                       # Number of seconds simulated
sim_ticks                                 65346769000                       # Number of ticks simulated
final_tick                                65346769000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 555191                       # Simulator instruction rate (inst/s)
host_op_rate                                   558992                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              110160258                       # Simulator tick rate (ticks/s)
host_mem_usage                                 687748                       # Number of bytes of host memory used
host_seconds                                   593.20                       # Real time elapsed on the host
sim_insts                                   329337570                       # Number of instructions simulated
sim_ops                                     331592294                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  65346769000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           36480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           19392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              55872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        36480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36480                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 873                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             558253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             296755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                855008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        558253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           558253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            558253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            296755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               855008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         873                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       873                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  55872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   55872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   65346616000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   873                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    344.303797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   224.586177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.163191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           41     25.95%     25.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           35     22.15%     48.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25     15.82%     63.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           20     12.66%     76.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            4      2.53%     79.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      5.06%     84.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      3.16%     87.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      3.80%     91.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           14      8.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          158                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     17818000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                34186750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4365000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20410.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39160.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      709                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   74852939.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   478380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   242880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3298680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         11678160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              6580650                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               707520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        26416080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        14855040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      15658892700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            15723150090                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.610976                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          65330381500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1385500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       4970000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  65233882000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     38685000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       9915250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     57931250                       # Time in different power states
system.mem_ctrls_1.actEnergy                   692580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   356730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2934540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         21512400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              8550000                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               841920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        83860110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        15306720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      15626703960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            15760758960                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.186503                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          65325361000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1316000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       9124000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  65102062250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     39862500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      10495000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    183909250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  65346769000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                11783880                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10958972                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            404675                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11466280                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11190382                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.593832                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  206777                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           53068                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1621                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            51447                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65346769000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  65346769000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65346769000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  65346769000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  412                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     65346769000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        130693539                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           33963954                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      370830630                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    11783880                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11398780                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      96199070                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  960301                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            16                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  33689339                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                196179                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          130643354                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.859043                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.468227                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 70621498     54.06%     54.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3850377      2.95%     57.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2283416      1.75%     58.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4547173      3.48%     62.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4260733      3.26%     65.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3311649      2.53%     68.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2845236      2.18%     70.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 10602469      8.12%     78.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 28320803     21.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            130643354                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.090164                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.837406                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 23474118                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              58982552                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  25561336                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              22145480                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 479868                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             10780071                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   285                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              360561137                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1005                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 479868                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 28106911                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3037592                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          38294                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  43067329                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              55913360                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              358522465                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               17887812                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               46293016                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  12233                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           317930498                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1726190230                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        464312095                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             294444965                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 23485533                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1270                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1264                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  96176645                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            134027107                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            51135708                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          93652978                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         35119864                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  356066383                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                2101                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 342999508                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             18347                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        24476190                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     71639197                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             28                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     130643354                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.625465                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.013314                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15725771     12.04%     12.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            32297381     24.72%     36.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            24266372     18.57%     55.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            18373354     14.06%     69.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            15404791     11.79%     81.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            11997749      9.18%     90.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5843382      4.47%     94.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3495312      2.68%     97.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3239242      2.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       130643354                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6576798     41.87%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     41.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                8269658     52.65%     94.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                861188      5.48%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             165356891     48.21%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  807      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            129331974     37.71%     85.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            48309820     14.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              342999508                       # Type of FU issued
system.cpu.iq.rate                           2.624457                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    15707648                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.045795                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          832368329                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         380627285                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    341679303                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  36                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              358707136                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      20                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         81703917                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      9825901                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       118556                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        84105                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3820420                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       100180                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 479868                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2781402                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   742                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           356068485                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              2450                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             134027107                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             51135708                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1266                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     14                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   727                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          84105                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         404157                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          479                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               404636                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             342137975                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             128907384                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            861533                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             1                       # number of nop insts executed
system.cpu.iew.exec_refs                    176922388                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 10644370                       # Number of branches executed
system.cpu.iew.exec_stores                   48015004                       # Number of stores executed
system.cpu.iew.exec_rate                     2.617864                       # Inst execution rate
system.cpu.iew.wb_sent                      341893211                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     341679319                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 281475896                       # num instructions producing a value
system.cpu.iew.wb_consumers                 349471816                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.614355                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.805432                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        24476192                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2073                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            404393                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    127382649                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.603120                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.647177                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     23345718     18.33%     18.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     45537753     35.75%     54.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     17142965     13.46%     67.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3252058      2.55%     70.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5611145      4.40%     74.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      6317585      4.96%     79.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      5421359      4.26%     83.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     10580750      8.31%     92.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     10173316      7.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    127382649                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            329337570                       # Number of instructions committed
system.cpu.commit.committedOps              331592294                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      171516494                       # Number of memory references committed
system.cpu.commit.loads                     124201206                       # Number of loads committed
system.cpu.commit.membars                         831                       # Number of memory barriers committed
system.cpu.commit.branches                   10578340                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 321376347                       # Number of committed integer instructions.
system.cpu.commit.function_calls               155605                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        160074997     48.27%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             803      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     48.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       124201206     37.46%     85.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       47315272     14.27%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         331592294                       # Class of committed instruction
system.cpu.commit.bw_lim_events              10173316                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    473272463                       # The number of ROB reads
system.cpu.rob.rob_writes                   715399290                       # The number of ROB writes
system.cpu.timesIdled                             399                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           50185                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   329337570                       # Number of Instructions Simulated
system.cpu.committedOps                     331592294                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.396838                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.396838                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.519922                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.519922                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                436919595                       # number of integer regfile reads
system.cpu.int_regfile_writes               274345032                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                1411940283                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 29811147                       # number of cc regfile writes
system.cpu.misc_regfile_reads               176380339                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1661                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  65346769000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 6                       # number of replacements
system.cpu.dcache.tags.tagsinuse           283.775173                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            94161459                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               339                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          277762.415929                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   283.775173                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.277124                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.277124                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          333                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          281                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.325195                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         188325083                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        188325083                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  65346769000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     46845647                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        46845647                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     47160572                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       47160572                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data       153578                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        153578                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          832                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          832                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          830                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          830                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      94006219                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         94006219                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     94159797                       # number of overall hits
system.cpu.dcache.overall_hits::total        94159797                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           470                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          407                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          407                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data           34                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           34                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          877                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            877                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          911                       # number of overall misses
system.cpu.dcache.overall_misses::total           911                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     35467500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     35467500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     31834998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     31834998                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       202500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       202500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     67302498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     67302498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     67302498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     67302498                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     46846117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     46846117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     47160979                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     47160979                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data       153612                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       153612                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          830                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          830                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     94007096                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     94007096                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     94160708                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     94160708                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000009                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.000221                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000221                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.002398                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.002398                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000009                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000010                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 75462.765957                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75462.765957                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78218.668305                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78218.668305                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data       101250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       101250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 76741.730901                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76741.730901                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 73877.604830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73877.604830                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          478                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          143                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.285714                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    71.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          196                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          352                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          352                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          548                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          548                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          548                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          548                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          274                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          274                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           55                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          329                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          329                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          338                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     23676000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     23676000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      5294498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5294498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       827500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       827500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       108500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       108500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     28970498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28970498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     29797998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     29797998                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.000059                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.001199                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.001199                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 86408.759124                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86408.759124                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 96263.600000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96263.600000                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 91944.444444                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91944.444444                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data       108500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       108500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 88056.224924                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88056.224924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 88159.757396                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88159.757396                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  65346769000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               212                       # number of replacements
system.cpu.icache.tags.tagsinuse           291.981875                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            33688538                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               640                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          52638.340625                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   291.981875                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.570277                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.570277                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          67379316                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         67379316                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  65346769000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     33688538                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        33688538                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      33688538                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         33688538                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     33688538                       # number of overall hits
system.cpu.icache.overall_hits::total        33688538                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          800                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           800                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          800                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            800                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          800                       # number of overall misses
system.cpu.icache.overall_misses::total           800                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     65230999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     65230999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     65230999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     65230999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     65230999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     65230999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     33689338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     33689338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     33689338                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     33689338                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     33689338                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     33689338                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000024                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000024                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 81538.748750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81538.748750                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 81538.748750                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81538.748750                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 81538.748750                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81538.748750                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          917                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    76.416667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          159                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          159                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          159                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          159                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          159                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          159                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          641                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          641                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          641                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          641                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          641                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          641                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     52271999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52271999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     52271999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52271999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     52271999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52271999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 81547.580343                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81547.580343                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 81547.580343                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81547.580343                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 81547.580343                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81547.580343                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  65346769000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   592.732624                       # Cycle average of tags in use
system.l2.tags.total_refs                         296                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       873                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.339061                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        327.959803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        264.772821                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.080068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.064642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.144710                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           873                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          593                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.213135                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     10313                       # Number of tag accesses
system.l2.tags.data_accesses                    10313                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  65346769000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks            3                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                3                       # number of WritebackDirty hits
system.l2.ReadSharedReq_hits::cpu.inst             70                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu.data             26                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                96                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    70                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    26                       # number of demand (read+write) hits
system.l2.demand_hits::total                       96                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   70                       # number of overall hits
system.l2.overall_hits::cpu.data                   26                       # number of overall hits
system.l2.overall_hits::total                      96                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  55                       # number of ReadExReq misses
system.l2.ReadSharedReq_misses::cpu.inst          571                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu.data          258                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             829                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 571                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 313                       # number of demand (read+write) misses
system.l2.demand_misses::total                    884                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                571                       # number of overall misses
system.l2.overall_misses::cpu.data                313                       # number of overall misses
system.l2.overall_misses::total                   884                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      5208000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5208000                       # number of ReadExReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.inst     50541500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     23878000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     74419500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      50541500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      29086000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         79627500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     50541500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     29086000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        79627500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks            3                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            3                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data             55                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                55                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.inst          641                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          284                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           925                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               641                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               339                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  980                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              641                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              339                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 980                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.inst     0.890796                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.908451                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.896216                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.890796                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.923304                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.902041                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.890796                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.923304                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.902041                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 94690.909091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94690.909091                       # average ReadExReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.inst 88514.010508                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 92550.387597                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89770.205066                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 88514.010508                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 92926.517572                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90076.357466                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 88514.010508                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 92926.517572                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90076.357466                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data               10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data              10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             55                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.inst          571                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          819                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               874                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              874                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data      4658000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4658000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.inst     44841500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     20665500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     65507000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     44841500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     25323500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     70165000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     44841500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     25323500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     70165000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.inst     0.890796                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.873239                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.885405                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.890796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.893805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.891837                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.890796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.893805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.891837                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 84690.909091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84690.909091                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 78531.523643                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83328.629032                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79984.126984                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 78531.523643                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 83575.907591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80280.320366                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 78531.523643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 83575.907591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80280.320366                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           873                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  65346769000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                818                       # Transaction distribution
system.membus.trans_dist::ReadExReq                55                       # Transaction distribution
system.membus.trans_dist::ReadExResp               55                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           818                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        55872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   55872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               873                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     873    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 873                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1114000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4608500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1198                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          268                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  65346769000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               924                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             215                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               55                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              55                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          925                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        40960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        21888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  62848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              980                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.069388                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.254242                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    912     93.06%     93.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     68      6.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                980                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             602000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            960000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            513490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
