design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/local/colinm22/sdmay26-24/openlane/wavg_pipe,wavg_pipe_m,25_10_19_13_59,flow completed,0h11m32s0ms,0h8m14s0ms,101588.47736625513,0.27,45714.81481481481,48.77,-1,1503.57,11317,0,0,0,0,0,0,0,11,11,0,-1,-1,512132,120211,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,269527428.0,0.0,51.68,45.86,27.61,13.03,-1,12659,14758,51,1933,0,0,0,13384,1910,9,714,377,1586,2874,991,224,933,520,29,9270,3577,8465,12635,12343,46290,251441.15200000003,-1,-1,-1,0.023,0.036,7.04e-08,-1,-1,-1,18.02,25.0,40.0,25,1,45,153.18,153.6,0.3,1,16,0.6,1,sky130_fd_sc_hd,AREA 0
