// Seed: 1871082232
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input wor id_2
);
  wire id_4;
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1
);
  module_0(
      id_0, id_0, id_0
  );
endmodule
module module_2 (
    output supply1 id_0,
    input tri1 id_1,
    output wire id_2
    , id_7 = 1,
    input wire id_3,
    input tri1 id_4,
    output tri id_5
);
  always_comb begin
    id_2 = 1;
    id_2 = id_3;
    id_5 = id_1 - 1;
  end
  module_0(
      id_3, id_1, id_4
  );
endmodule
