# This script segment is generated automatically by AutoPilot

set name run_fdiv_32ns_32ns_32_10_no_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fdiv} IMPL {fabric} LATENCY 9 ALLOW_PRAGMA 1
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 128 \
    name regions_min_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename regions_min_0 \
    op interface \
    ports { regions_min_0_address0 { O 12 vector } regions_min_0_ce0 { O 1 bit } regions_min_0_q0 { I 32 vector } regions_min_0_address1 { O 12 vector } regions_min_0_ce1 { O 1 bit } regions_min_0_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'regions_min_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 130 \
    name regions_min_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename regions_min_1 \
    op interface \
    ports { regions_min_1_address0 { O 12 vector } regions_min_1_ce0 { O 1 bit } regions_min_1_q0 { I 32 vector } regions_min_1_address1 { O 12 vector } regions_min_1_ce1 { O 1 bit } regions_min_1_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'regions_min_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 131 \
    name regions_max_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename regions_max_0 \
    op interface \
    ports { regions_max_0_address0 { O 12 vector } regions_max_0_ce0 { O 1 bit } regions_max_0_q0 { I 32 vector } regions_max_0_address1 { O 12 vector } regions_max_0_ce1 { O 1 bit } regions_max_0_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'regions_max_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 132 \
    name regions_max_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename regions_max_1 \
    op interface \
    ports { regions_max_1_address0 { O 12 vector } regions_max_1_ce0 { O 1 bit } regions_max_1_q0 { I 32 vector } regions_max_1_address1 { O 12 vector } regions_max_1_ce1 { O 1 bit } regions_max_1_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'regions_max_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 133 \
    name regions_center_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename regions_center_0 \
    op interface \
    ports { regions_center_0_address0 { O 12 vector } regions_center_0_ce0 { O 1 bit } regions_center_0_q0 { I 32 vector } regions_center_0_address1 { O 12 vector } regions_center_0_ce1 { O 1 bit } regions_center_0_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'regions_center_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 134 \
    name regions_center_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename regions_center_1 \
    op interface \
    ports { regions_center_1_address0 { O 12 vector } regions_center_1_ce0 { O 1 bit } regions_center_1_q0 { I 32 vector } regions_center_1_address1 { O 12 vector } regions_center_1_ce1 { O 1 bit } regions_center_1_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'regions_center_1'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name regions_min_0_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_regions_min_0_offset \
    op interface \
    ports { regions_min_0_offset { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 135 \
    name n_regions \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_n_regions \
    op interface \
    ports { n_regions { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 136 \
    name d_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_d_read \
    op interface \
    ports { d_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name d_read_60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_d_read_60 \
    op interface \
    ports { d_read_60 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name d_read_61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_d_read_61 \
    op interface \
    ports { d_read_61 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name d_read_62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_d_read_62 \
    op interface \
    ports { d_read_62 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name d_read_63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_d_read_63 \
    op interface \
    ports { d_read_63 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name d_read_64 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_d_read_64 \
    op interface \
    ports { d_read_64 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name d_read_65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_d_read_65 \
    op interface \
    ports { d_read_65 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name d_read_66 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_d_read_66 \
    op interface \
    ports { d_read_66 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 32 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName run_flow_control_loop_pipe_sequential_init_U
set CompName run_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix run_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


