// Seed: 1778926260
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_0,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_0 #(
    parameter id_16 = 32'd88,
    parameter id_22 = 32'd74
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    access,
    _id_22,
    module_1,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45
);
  inout tri id_45;
  inout wire id_44;
  inout wire id_43;
  inout wire id_42;
  inout wire id_41;
  inout wire id_40;
  input wire id_39;
  inout wire id_38;
  input wire id_37;
  output wire id_36;
  inout tri id_35;
  inout wire id_34;
  inout wire id_33;
  output wire id_32;
  output wire id_31;
  output wire id_30;
  input wire id_29;
  output wire id_28;
  inout wire id_27;
  input wire id_26;
  output wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire _id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  module_0 modCall_1 (
      id_45,
      id_7,
      id_19,
      id_45,
      id_38,
      id_37,
      id_33,
      id_12,
      id_43,
      id_7,
      id_1,
      id_45,
      id_32,
      id_6,
      id_19,
      id_43,
      id_43
  );
  output wire id_17;
  inout wire _id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_45 = 1;
  wire [1 : id_16  ==  id_22] id_46;
  wire id_47;
  wire id_48;
  assign id_35 = -1;
  tri0 id_49 = -1;
endmodule
