#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00678E88 .scope module, "Exemplo0043" "Exemplo0043" 2 61;
 .timescale 0 0;
v00674AB8_0 .net "clock", 0 0, v0067D9C0_0; 1 drivers
v00674B10_0 .net "p1", 0 0, v0067D968_0; 1 drivers
v00673628_0 .net "p2", 0 0, v005C5F60_0; 1 drivers
v00673680_0 .net "p3", 0 0, v0067E650_0; 1 drivers
v006736D8_0 .net "p4", 0 0, v005A3208_0; 1 drivers
S_00679130 .scope module, "clk" "clock" 2 63, 3 9, S_00678E88;
 .timescale 0 0;
v0067D9C0_0 .var "clk", 0 0;
S_006790A8 .scope module, "pls1" "pulse1" 2 65, 2 10, S_00678E88;
 .timescale 0 0;
v0067D910_0 .alias "clock", 0 0, v00674AB8_0;
v0067D968_0 .var "signal", 0 0;
S_00679020 .scope module, "pls2" "pulse2" 2 66, 2 25, S_00678E88;
 .timescale 0 0;
v005C5F08_0 .alias "clock", 0 0, v00674AB8_0;
v005C5F60_0 .var "signal", 0 0;
E_005A2C60 .event posedge, v005A2858_0;
S_00678F98 .scope module, "pls3" "pulse3" 2 67, 2 36, S_00678E88;
 .timescale 0 0;
v0067E5F8_0 .alias "clock", 0 0, v00674AB8_0;
v0067E650_0 .var "signal", 0 0;
S_00678F10 .scope module, "pls4" "pulse4" 2 68, 2 48, S_00678E88;
 .timescale 0 0;
v005A2858_0 .alias "clock", 0 0, v00674AB8_0;
v005A3208_0 .var "signal", 0 0;
E_0067F418 .event negedge, v005A2858_0;
    .scope S_00679130;
T_0 ;
    %set/v v0067D9C0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00679130;
T_1 ;
    %delay 12, 0;
    %load/v 8, v0067D9C0_0, 1;
    %inv 8, 1;
    %set/v v0067D9C0_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_006790A8;
T_2 ;
    %wait E_005A2C60;
    %set/v v0067D968_0, 1, 1;
    %delay 4, 0;
    %set/v v0067D968_0, 0, 1;
    %delay 4, 0;
    %set/v v0067D968_0, 1, 1;
    %delay 4, 0;
    %set/v v0067D968_0, 0, 1;
    %delay 4, 0;
    %set/v v0067D968_0, 1, 1;
    %delay 4, 0;
    %set/v v0067D968_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00679020;
T_3 ;
    %wait E_005A2C60;
    %set/v v005C5F60_0, 1, 1;
    %delay 5, 0;
    %set/v v005C5F60_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00678F98;
T_4 ;
    %wait E_0067F418;
    %set/v v0067E650_0, 1, 1;
    %delay 15, 0;
    %set/v v0067E650_0, 0, 1;
    %delay 15, 0;
    %set/v v0067E650_0, 1, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00678F10;
T_5 ;
    %wait E_0067F418;
    %set/v v005A3208_0, 1, 1;
    %delay 20, 0;
    %set/v v005A3208_0, 0, 1;
    %delay 20, 0;
    %set/v v005A3208_0, 1, 1;
    %delay 20, 0;
    %set/v v005A3208_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00678E88;
T_6 ;
    %vpi_call 2 71 "$dumpfile", "Exemplo0043.vcd";
    %vpi_call 2 72 "$dumpvars", 2'sb01, v00674AB8_0, v00674B10_0, v00673628_0, v00673680_0, v006736D8_0;
    %delay 480, 0;
    %vpi_call 2 73 "$finish";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "C:\Alexandre\PUC\2_periodo\Arquitetura I\TPs\Guia006\Exemplo0043.v";
    "./clock.v";
