$date
	Thu Jun 18 17:05:55 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TOP $end
$var wire 1 ! y_out $end
$var wire 2 " p_state [1:0] $end
$var reg 1 # CLOCK $end
$var reg 1 $ t_reset $end
$var reg 1 % x_in $end
$scope module Z1 $end
$var wire 1 # clock $end
$var wire 2 & present_state [1:0] $end
$var wire 1 $ reset $end
$var wire 1 % x $end
$var wire 1 ! y $end
$var reg 2 ' next_state [1:0] $end
$var reg 2 ( p_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b1 '
b0 &
0%
0$
0#
b0 "
0!
$end
#3
1$
#5
b10 '
b1 "
b1 &
b1 (
1#
#10
0#
#15
1!
b10 "
b10 &
b10 (
1#
#20
b0 '
0#
1%
#25
0!
b0 "
b0 &
b0 (
1#
#30
0#
#35
1#
#40
b1 '
0#
0%
#45
b10 '
b1 "
b1 &
b1 (
1#
#50
0#
#55
1!
b10 "
b10 &
b10 (
1#
#60
b0 '
0#
1%
#65
0!
b0 "
b0 &
b0 (
1#
#70
0#
#75
1#
#80
b1 '
0#
0%
#85
b10 '
b1 "
b1 &
b1 (
1#
#90
0#
#95
1!
b10 "
b10 &
b10 (
1#
#100
b0 '
0#
1%
#105
0!
b0 "
b0 &
b0 (
1#
#110
0#
#115
1#
#120
b1 '
0#
0%
#125
b10 '
b1 "
b1 &
b1 (
1#
#130
0#
#135
1!
b10 "
b10 &
b10 (
1#
#140
b0 '
0#
1%
#145
0!
b0 "
b0 &
b0 (
1#
#150
0#
#155
1#
#160
b1 '
0#
0%
#165
b10 '
b1 "
b1 &
b1 (
1#
#170
0#
#175
1!
b10 "
b10 &
b10 (
1#
#180
b0 '
0#
1%
#185
0!
b0 "
b0 &
b0 (
1#
#190
0#
#195
1#
#200
0#
