<<<<<<< HEAD
Analysis & Synthesis report for rv32im
Thu Feb 22 13:48:30 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Feb 22 13:48:30 2024               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; rv32im                                          ;
; Top-level Entity Name              ; rv32im                                          ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                       ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                       ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                       ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; rv32im             ; rv32im             ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 24     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Feb 22 13:48:30 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rv32im -c rv32im
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/3rd party ip/uart-debug/uart_tx.v
    Info (12023): Found entity 1: UART_TX
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/3rd party ip/uart-debug/uart_rx.v
    Info (12023): Found entity 1: UART_RX
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/3rd party ip/uart-debug/debug_control.v
    Info (12023): Found entity 1: debug_control
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/3rd party ip/uart-debug/cmdproc.v
    Info (12023): Found entity 1: cmdproc
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/common/io/spi_master.v
    Info (12023): Found entity 1: SPI_Master
Info (12021): Found 3 design units, including 3 entities, in source file sources_1/imports/rtl/common/io/sevensegtimer.v
    Info (12023): Found entity 1: sevensegtimer
    Info (12023): Found entity 2: counter
    Info (12023): Found entity 3: mux8
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/common/io/pmod_als_spi_receiver.v
    Info (12023): Found entity 1: pmod_als_spi_receiver
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/common/io/milliscounter.v
    Info (12023): Found entity 1: milliscounter
Error (10054): Verilog HDL File I/O error at cpugpio.v(7): can't open Verilog Design File "mfp_ahb_const.vh" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 7
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(20): text macro "MFP_N_SW" is undefined
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(21): text macro "MFP_N_PB" is undefined
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(22): text macro "MFP_N_LED" is undefined
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(154): text macro "H_LED_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(154) near text ":";  expecting an operand File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 154
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(155): text macro "H_7SEGEN_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(155) near text ":";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 155
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(156): text macro "H_7SEGDIGITS_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(156) near text ":";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 156
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(157): text macro "H_BUZZER_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(157) near text ":";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 157
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(158): text macro "H_RGB_SPI_DATA_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(158) near text ":";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 158
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(162): text macro "H_RGB_SPI_CS_IONUM" is undefined
Error (10839): Verilog HDL error at cpugpio.v(162): using a closing label on a design unit is a SystemVerilog feature File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 162
Error (10170): Verilog HDL syntax error at cpugpio.v(162) near text "<=";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 162
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(163): text macro "H_RGB_DC_IONUM" is undefined
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(164): text macro "H_RGB_RST_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(164) near text ":";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 164
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(165): text macro "H_RGB_VCC_EN_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(165) near text ":";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 165
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(166): text macro "H_RGB_PEN_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(166) near text ":";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 166
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(174): text macro "H_SW_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(174) near text ":";  expecting an operand File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 174
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(175): text macro "H_PB_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(175) near text ":";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 175
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(176): text macro "H_MILLIS_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(176) near text ":";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 176
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(177): text macro "H_RGB_SPI_DONE_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(177) near text ":";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 177
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(178): text macro "H_LIGHTSENSOR_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(178) near text ":";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 178
Error (10112): Ignored design unit "cpugpio" at cpugpio.v(9) due to previous errors File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file sources_1/imports/rtl/common/io/cpugpio.v
Info (12021): Found 4 design units, including 4 entities, in source file sources_1/imports/rtl/common/io/buzzer.v
    Info (12023): Found entity 1: buzzer
    Info (12023): Found entity 2: microsCounter
    Info (12023): Found entity 3: toggleBuzz
    Info (12023): Found entity 4: regR
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/common/uram.v
    Info (12023): Found entity 1: uram
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/common/sevensegdec.v
    Info (12023): Found entity 1: sevensegdec
Error (10054): Verilog HDL File I/O error at mips_bad_inst_det.v(3): can't open Verilog Design File "inst_present.vh" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 3
Critical Warning (10191): Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(17): text macro "ADD" is undefined
Error (10170): Verilog HDL syntax error at mips_bad_inst_det.v(17) near text ")";  expecting "(" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 17
Error (10108): Verilog HDL Compiler Directive error at mips_bad_inst_det.v(17): missing Compiler Directive File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 17
Critical Warning (10191): Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(18): text macro "ADDI" is undefined
Error (10170): Verilog HDL syntax error at mips_bad_inst_det.v(18) near text ")";  expecting "(" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 18
Error (10108): Verilog HDL Compiler Directive error at mips_bad_inst_det.v(18): missing Compiler Directive File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 18
Critical Warning (10191): Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(19): text macro "ADDIU" is undefined
Error (10170): Verilog HDL syntax error at mips_bad_inst_det.v(19) near text ")";  expecting "(" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 19
Error (10108): Verilog HDL Compiler Directive error at mips_bad_inst_det.v(19): missing Compiler Directive File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 19
Critical Warning (10191): Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(20): text macro "ADDU" is undefined
Error (10170): Verilog HDL syntax error at mips_bad_inst_det.v(20) near text ")";  expecting "(" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 20
Error (10108): Verilog HDL Compiler Directive error at mips_bad_inst_det.v(20): missing Compiler Directive File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 20
Critical Warning (10191): Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(21): text macro "AND" is undefined
Error (10170): Verilog HDL syntax error at mips_bad_inst_det.v(21) near text ")";  expecting "(" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 21
Error (10108): Verilog HDL Compiler Directive error at mips_bad_inst_det.v(21): missing Compiler Directive File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 21
Critical Warning (10191): Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(22): text macro "ANDI" is undefined
Error (10170): Verilog HDL syntax error at mips_bad_inst_det.v(22) near text ")";  expecting "(" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 22
Error (10108): Verilog HDL Compiler Directive error at mips_bad_inst_det.v(22): missing Compiler Directive File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 22
Critical Warning (10191): Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(23): text macro "BEQ" is undefined
Error (10170): Verilog HDL syntax error at mips_bad_inst_det.v(23) near text ")";  expecting "(" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 23
Error (10108): Verilog HDL Compiler Directive error at mips_bad_inst_det.v(23): missing Compiler Directive File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 23
Critical Warning (10191): Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(24): text macro "BGEZ" is undefined
Error (10170): Verilog HDL syntax error at mips_bad_inst_det.v(24) near text ")";  expecting "(" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 24
Error (10108): Verilog HDL Compiler Directive error at mips_bad_inst_det.v(24): missing Compiler Directive File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 24
Critical Warning (10191): Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(25): text macro "BGEZAL" is undefined
Error (10170): Verilog HDL syntax error at mips_bad_inst_det.v(25) near text ")";  expecting "(" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 25
Error (10108): Verilog HDL Compiler Directive error at mips_bad_inst_det.v(25): missing Compiler Directive File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 25
Critical Warning (10191): Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(26): text macro "BGTZ" is undefined
Info (12021): Found 0 design units, including 0 entities, in source file sources_1/imports/rtl/common/mips_bad_inst_det.v
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/udivide.v
    Info (12023): Found entity 1: UDivide
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/start_div.v
    Info (12023): Found entity 1: Start_Div
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/sdivide.v
    Info (12023): Found entity 1: SDivide
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/rv32m_fusealu.v
    Info (12023): Found entity 1: rv32m_fuseALU
Warning (10229): Verilog HDL Expression warning at rv32m_fuse.v(39): truncated literal to match 1 bits
Warning (10229): Verilog HDL Expression warning at rv32m_fuse.v(43): truncated literal to match 1 bits
Warning (10229): Verilog HDL Expression warning at rv32m_fuse.v(47): truncated literal to match 1 bits
Warning (10229): Verilog HDL Expression warning at rv32m_fuse.v(51): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/rv32m_fuse.v
    Info (12023): Found entity 1: rv32m_fuse
Warning (10229): Verilog HDL Expression warning at rv32_mult.v(48): truncated literal to match 1 bits
Warning (10229): Verilog HDL Expression warning at rv32_mult.v(54): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/rv32_mult.v
    Info (12023): Found entity 1: rv32_mult
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/pulsegenerator.v
    Info (12023): Found entity 1: PulseGenerator
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/mux8x32.v
    Info (12023): Found entity 1: mux8x32
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/mux2x32.v
    Info (12023): Found entity 1: mux2x32
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/multdiv_tb.v
    Info (12023): Found entity 1: MultDiv_tb
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/mul_div.v
    Info (12023): Found entity 1: mul_div
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/dffe32.v
    Info (12023): Found entity 1: dffe32
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/dffe5.v
    Info (12023): Found entity 1: dffe5
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/dffe3.v
    Info (12023): Found entity 1: dffe3
Warning (12018): Entity "dffe" will be ignored because it conflicts with Quartus II primitive name
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/dffe.v
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/basic_and.v
    Info (12023): Found entity 1: Basic_and
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/sccpu.v
    Info (12023): Found entity 1: sccpu
Error (10054): Verilog HDL File I/O error at sccomp_decoder.v(21): can't open Verilog Design File "mfp_ahb_const.vh" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v Line: 21
Critical Warning (10191): Verilog HDL Compiler Directive warning at sccomp_decoder.v(30): text macro "H_RAM_RESET_ADDR_Match" is undefined
Error (10170): Verilog HDL syntax error at sccomp_decoder.v(30) near text ")";  expecting an operand File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v Line: 30
Critical Warning (10191): Verilog HDL Compiler Directive warning at sccomp_decoder.v(31): text macro "H_RAM_ADDR_Match" is undefined
Error (10170): Verilog HDL syntax error at sccomp_decoder.v(31) near text ")";  expecting an operand File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v Line: 31
Critical Warning (10191): Verilog HDL Compiler Directive warning at sccomp_decoder.v(32): text macro "H_LED_ADDR_Match" is undefined
Error (10170): Verilog HDL syntax error at sccomp_decoder.v(32) near text ")";  expecting an operand File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v Line: 32
Error (10112): Ignored design unit "sccomp_decoder" at sccomp_decoder.v(23) due to previous errors File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v Line: 23
Info (12021): Found 0 design units, including 0 entities, in source file sources_1/imports/documents/cod_riscv_cpu/sccomp_decoder.v
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/sc_cu.v
    Info (12023): Found entity 1: sc_cu
Error (10054): Verilog HDL File I/O error at sc_computer_tb.v(8): can't open Verilog Design File "mfp_ahb_const.vh" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v Line: 8
Critical Warning (10191): Verilog HDL Compiler Directive warning at sc_computer_tb.v(15): text macro "MFP_N_SW" is undefined
Critical Warning (10191): Verilog HDL Compiler Directive warning at sc_computer_tb.v(16): text macro "MFP_N_PB" is undefined
Critical Warning (10191): Verilog HDL Compiler Directive warning at sc_computer_tb.v(17): text macro "MFP_N_LED" is undefined
Error (10112): Ignored design unit "sc_computer_tb" at sc_computer_tb.v(11) due to previous errors File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v Line: 11
Info (12021): Found 0 design units, including 0 entities, in source file sources_1/imports/documents/cod_riscv_cpu/sc_computer_tb.v
Error (10054): Verilog HDL File I/O error at sc_computer.v(22): can't open Verilog Design File "mfp_ahb_const.vh" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v Line: 22
Critical Warning (10191): Verilog HDL Compiler Directive warning at sc_computer.v(32): text macro "MFP_N_SW" is undefined
Critical Warning (10191): Verilog HDL Compiler Directive warning at sc_computer.v(33): text macro "MFP_N_PB" is undefined
Critical Warning (10191): Verilog HDL Compiler Directive warning at sc_computer.v(34): text macro "MFP_N_LED" is undefined
Error (10112): Ignored design unit "sc_computer" at sc_computer.v(24) due to previous errors File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v Line: 24
Info (12021): Found 0 design units, including 0 entities, in source file sources_1/imports/documents/cod_riscv_cpu/sc_computer.v
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/regfile.v
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/pc4.v
    Info (12023): Found entity 1: pc4
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/mux4x32.v
    Info (12023): Found entity 1: mux4x32
Error (10228): Verilog HDL error at mux2x32.v(1): module "mux2x32" cannot be declared more than once File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mux2x32.v Line: 1
Info (10499): HDL info at mux2x32.v(6): see declaration for object "mux2x32"
Info (12021): Found 0 design units, including 0 entities, in source file sources_1/imports/documents/cod_riscv_cpu/mux2x32.v
Error (10054): Verilog HDL File I/O error at mfp_nexys4_ddr.v(16): can't open Verilog Design File "mfp_ahb_const.vh" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v Line: 16
Critical Warning (10191): Verilog HDL Compiler Directive warning at mfp_nexys4_ddr.v(22): text macro "MFP_N_SW" is undefined
Critical Warning (10191): Verilog HDL Compiler Directive warning at mfp_nexys4_ddr.v(23): text macro "MFP_N_LED" is undefined
Error (10112): Ignored design unit "mfp_nexys4_ddr" at mfp_nexys4_ddr.v(18) due to previous errors File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v Line: 18
Info (12021): Found 0 design units, including 0 entities, in source file sources_1/imports/documents/cod_riscv_cpu/mfp_nexys4_ddr.v
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/jalr_addr.v
    Info (12023): Found entity 1: jalr_addr
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/jal_addr.v
    Info (12023): Found entity 1: jal_addr
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/imme.v
    Info (12023): Found entity 1: imme
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/dff32.v
    Info (12023): Found entity 1: dff32
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/branch_addr.v
    Info (12023): Found entity 1: branch_addr
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/alu.v
    Info (12023): Found entity 1: alu
Info (144001): Generated suppressed messages file C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/output_files/rv32im.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 48 errors, 47 warnings
    Error: Peak virtual memory: 2101768 megabytes
    Error: Processing ended: Thu Feb 22 13:48:30 2024
    Error: Elapsed time: 00:00:00
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/output_files/rv32im.map.smsg.


=======
Analysis & Synthesis report for rv32im
Thu Feb 22 13:48:30 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Feb 22 13:48:30 2024               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; rv32im                                          ;
; Top-level Entity Name              ; rv32im                                          ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                       ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                       ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                       ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; rv32im             ; rv32im             ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 24     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Feb 22 13:48:30 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rv32im -c rv32im
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/3rd party ip/uart-debug/uart_tx.v
    Info (12023): Found entity 1: UART_TX
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/3rd party ip/uart-debug/uart_rx.v
    Info (12023): Found entity 1: UART_RX
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/3rd party ip/uart-debug/debug_control.v
    Info (12023): Found entity 1: debug_control
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/3rd party ip/uart-debug/cmdproc.v
    Info (12023): Found entity 1: cmdproc
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/common/io/spi_master.v
    Info (12023): Found entity 1: SPI_Master
Info (12021): Found 3 design units, including 3 entities, in source file sources_1/imports/rtl/common/io/sevensegtimer.v
    Info (12023): Found entity 1: sevensegtimer
    Info (12023): Found entity 2: counter
    Info (12023): Found entity 3: mux8
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/common/io/pmod_als_spi_receiver.v
    Info (12023): Found entity 1: pmod_als_spi_receiver
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/common/io/milliscounter.v
    Info (12023): Found entity 1: milliscounter
Error (10054): Verilog HDL File I/O error at cpugpio.v(7): can't open Verilog Design File "mfp_ahb_const.vh" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 7
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(20): text macro "MFP_N_SW" is undefined
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(21): text macro "MFP_N_PB" is undefined
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(22): text macro "MFP_N_LED" is undefined
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(154): text macro "H_LED_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(154) near text ":";  expecting an operand File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 154
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(155): text macro "H_7SEGEN_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(155) near text ":";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 155
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(156): text macro "H_7SEGDIGITS_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(156) near text ":";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 156
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(157): text macro "H_BUZZER_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(157) near text ":";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 157
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(158): text macro "H_RGB_SPI_DATA_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(158) near text ":";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 158
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(162): text macro "H_RGB_SPI_CS_IONUM" is undefined
Error (10839): Verilog HDL error at cpugpio.v(162): using a closing label on a design unit is a SystemVerilog feature File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 162
Error (10170): Verilog HDL syntax error at cpugpio.v(162) near text "<=";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 162
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(163): text macro "H_RGB_DC_IONUM" is undefined
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(164): text macro "H_RGB_RST_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(164) near text ":";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 164
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(165): text macro "H_RGB_VCC_EN_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(165) near text ":";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 165
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(166): text macro "H_RGB_PEN_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(166) near text ":";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 166
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(174): text macro "H_SW_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(174) near text ":";  expecting an operand File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 174
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(175): text macro "H_PB_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(175) near text ":";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 175
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(176): text macro "H_MILLIS_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(176) near text ":";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 176
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(177): text macro "H_RGB_SPI_DONE_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(177) near text ":";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 177
Critical Warning (10191): Verilog HDL Compiler Directive warning at cpugpio.v(178): text macro "H_LIGHTSENSOR_IONUM" is undefined
Error (10170): Verilog HDL syntax error at cpugpio.v(178) near text ":";  expecting "endcase" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 178
Error (10112): Ignored design unit "cpugpio" at cpugpio.v(9) due to previous errors File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file sources_1/imports/rtl/common/io/cpugpio.v
Info (12021): Found 4 design units, including 4 entities, in source file sources_1/imports/rtl/common/io/buzzer.v
    Info (12023): Found entity 1: buzzer
    Info (12023): Found entity 2: microsCounter
    Info (12023): Found entity 3: toggleBuzz
    Info (12023): Found entity 4: regR
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/common/uram.v
    Info (12023): Found entity 1: uram
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/rtl/common/sevensegdec.v
    Info (12023): Found entity 1: sevensegdec
Error (10054): Verilog HDL File I/O error at mips_bad_inst_det.v(3): can't open Verilog Design File "inst_present.vh" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 3
Critical Warning (10191): Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(17): text macro "ADD" is undefined
Error (10170): Verilog HDL syntax error at mips_bad_inst_det.v(17) near text ")";  expecting "(" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 17
Error (10108): Verilog HDL Compiler Directive error at mips_bad_inst_det.v(17): missing Compiler Directive File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 17
Critical Warning (10191): Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(18): text macro "ADDI" is undefined
Error (10170): Verilog HDL syntax error at mips_bad_inst_det.v(18) near text ")";  expecting "(" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 18
Error (10108): Verilog HDL Compiler Directive error at mips_bad_inst_det.v(18): missing Compiler Directive File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 18
Critical Warning (10191): Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(19): text macro "ADDIU" is undefined
Error (10170): Verilog HDL syntax error at mips_bad_inst_det.v(19) near text ")";  expecting "(" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 19
Error (10108): Verilog HDL Compiler Directive error at mips_bad_inst_det.v(19): missing Compiler Directive File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 19
Critical Warning (10191): Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(20): text macro "ADDU" is undefined
Error (10170): Verilog HDL syntax error at mips_bad_inst_det.v(20) near text ")";  expecting "(" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 20
Error (10108): Verilog HDL Compiler Directive error at mips_bad_inst_det.v(20): missing Compiler Directive File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 20
Critical Warning (10191): Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(21): text macro "AND" is undefined
Error (10170): Verilog HDL syntax error at mips_bad_inst_det.v(21) near text ")";  expecting "(" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 21
Error (10108): Verilog HDL Compiler Directive error at mips_bad_inst_det.v(21): missing Compiler Directive File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 21
Critical Warning (10191): Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(22): text macro "ANDI" is undefined
Error (10170): Verilog HDL syntax error at mips_bad_inst_det.v(22) near text ")";  expecting "(" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 22
Error (10108): Verilog HDL Compiler Directive error at mips_bad_inst_det.v(22): missing Compiler Directive File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 22
Critical Warning (10191): Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(23): text macro "BEQ" is undefined
Error (10170): Verilog HDL syntax error at mips_bad_inst_det.v(23) near text ")";  expecting "(" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 23
Error (10108): Verilog HDL Compiler Directive error at mips_bad_inst_det.v(23): missing Compiler Directive File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 23
Critical Warning (10191): Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(24): text macro "BGEZ" is undefined
Error (10170): Verilog HDL syntax error at mips_bad_inst_det.v(24) near text ")";  expecting "(" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 24
Error (10108): Verilog HDL Compiler Directive error at mips_bad_inst_det.v(24): missing Compiler Directive File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 24
Critical Warning (10191): Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(25): text macro "BGEZAL" is undefined
Error (10170): Verilog HDL syntax error at mips_bad_inst_det.v(25) near text ")";  expecting "(" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 25
Error (10108): Verilog HDL Compiler Directive error at mips_bad_inst_det.v(25): missing Compiler Directive File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/mips_bad_inst_det.v Line: 25
Critical Warning (10191): Verilog HDL Compiler Directive warning at mips_bad_inst_det.v(26): text macro "BGTZ" is undefined
Info (12021): Found 0 design units, including 0 entities, in source file sources_1/imports/rtl/common/mips_bad_inst_det.v
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/udivide.v
    Info (12023): Found entity 1: UDivide
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/start_div.v
    Info (12023): Found entity 1: Start_Div
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/sdivide.v
    Info (12023): Found entity 1: SDivide
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/rv32m_fusealu.v
    Info (12023): Found entity 1: rv32m_fuseALU
Warning (10229): Verilog HDL Expression warning at rv32m_fuse.v(39): truncated literal to match 1 bits
Warning (10229): Verilog HDL Expression warning at rv32m_fuse.v(43): truncated literal to match 1 bits
Warning (10229): Verilog HDL Expression warning at rv32m_fuse.v(47): truncated literal to match 1 bits
Warning (10229): Verilog HDL Expression warning at rv32m_fuse.v(51): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/rv32m_fuse.v
    Info (12023): Found entity 1: rv32m_fuse
Warning (10229): Verilog HDL Expression warning at rv32_mult.v(48): truncated literal to match 1 bits
Warning (10229): Verilog HDL Expression warning at rv32_mult.v(54): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/rv32_mult.v
    Info (12023): Found entity 1: rv32_mult
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/pulsegenerator.v
    Info (12023): Found entity 1: PulseGenerator
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/mux8x32.v
    Info (12023): Found entity 1: mux8x32
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/mux2x32.v
    Info (12023): Found entity 1: mux2x32
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/multdiv_tb.v
    Info (12023): Found entity 1: MultDiv_tb
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/mul_div.v
    Info (12023): Found entity 1: mul_div
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/dffe32.v
    Info (12023): Found entity 1: dffe32
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/dffe5.v
    Info (12023): Found entity 1: dffe5
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/dffe3.v
    Info (12023): Found entity 1: dffe3
Warning (12018): Entity "dffe" will be ignored because it conflicts with Quartus II primitive name
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/dffe.v
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/risc-vrv32m/basic_and.v
    Info (12023): Found entity 1: Basic_and
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/sccpu.v
    Info (12023): Found entity 1: sccpu
Error (10054): Verilog HDL File I/O error at sccomp_decoder.v(21): can't open Verilog Design File "mfp_ahb_const.vh" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v Line: 21
Critical Warning (10191): Verilog HDL Compiler Directive warning at sccomp_decoder.v(30): text macro "H_RAM_RESET_ADDR_Match" is undefined
Error (10170): Verilog HDL syntax error at sccomp_decoder.v(30) near text ")";  expecting an operand File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v Line: 30
Critical Warning (10191): Verilog HDL Compiler Directive warning at sccomp_decoder.v(31): text macro "H_RAM_ADDR_Match" is undefined
Error (10170): Verilog HDL syntax error at sccomp_decoder.v(31) near text ")";  expecting an operand File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v Line: 31
Critical Warning (10191): Verilog HDL Compiler Directive warning at sccomp_decoder.v(32): text macro "H_LED_ADDR_Match" is undefined
Error (10170): Verilog HDL syntax error at sccomp_decoder.v(32) near text ")";  expecting an operand File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v Line: 32
Error (10112): Ignored design unit "sccomp_decoder" at sccomp_decoder.v(23) due to previous errors File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v Line: 23
Info (12021): Found 0 design units, including 0 entities, in source file sources_1/imports/documents/cod_riscv_cpu/sccomp_decoder.v
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/sc_cu.v
    Info (12023): Found entity 1: sc_cu
Error (10054): Verilog HDL File I/O error at sc_computer_tb.v(8): can't open Verilog Design File "mfp_ahb_const.vh" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v Line: 8
Critical Warning (10191): Verilog HDL Compiler Directive warning at sc_computer_tb.v(15): text macro "MFP_N_SW" is undefined
Critical Warning (10191): Verilog HDL Compiler Directive warning at sc_computer_tb.v(16): text macro "MFP_N_PB" is undefined
Critical Warning (10191): Verilog HDL Compiler Directive warning at sc_computer_tb.v(17): text macro "MFP_N_LED" is undefined
Error (10112): Ignored design unit "sc_computer_tb" at sc_computer_tb.v(11) due to previous errors File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v Line: 11
Info (12021): Found 0 design units, including 0 entities, in source file sources_1/imports/documents/cod_riscv_cpu/sc_computer_tb.v
Error (10054): Verilog HDL File I/O error at sc_computer.v(22): can't open Verilog Design File "mfp_ahb_const.vh" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v Line: 22
Critical Warning (10191): Verilog HDL Compiler Directive warning at sc_computer.v(32): text macro "MFP_N_SW" is undefined
Critical Warning (10191): Verilog HDL Compiler Directive warning at sc_computer.v(33): text macro "MFP_N_PB" is undefined
Critical Warning (10191): Verilog HDL Compiler Directive warning at sc_computer.v(34): text macro "MFP_N_LED" is undefined
Error (10112): Ignored design unit "sc_computer" at sc_computer.v(24) due to previous errors File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v Line: 24
Info (12021): Found 0 design units, including 0 entities, in source file sources_1/imports/documents/cod_riscv_cpu/sc_computer.v
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/regfile.v
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/pc4.v
    Info (12023): Found entity 1: pc4
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/mux4x32.v
    Info (12023): Found entity 1: mux4x32
Error (10228): Verilog HDL error at mux2x32.v(1): module "mux2x32" cannot be declared more than once File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mux2x32.v Line: 1
Info (10499): HDL info at mux2x32.v(6): see declaration for object "mux2x32"
Info (12021): Found 0 design units, including 0 entities, in source file sources_1/imports/documents/cod_riscv_cpu/mux2x32.v
Error (10054): Verilog HDL File I/O error at mfp_nexys4_ddr.v(16): can't open Verilog Design File "mfp_ahb_const.vh" File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v Line: 16
Critical Warning (10191): Verilog HDL Compiler Directive warning at mfp_nexys4_ddr.v(22): text macro "MFP_N_SW" is undefined
Critical Warning (10191): Verilog HDL Compiler Directive warning at mfp_nexys4_ddr.v(23): text macro "MFP_N_LED" is undefined
Error (10112): Ignored design unit "mfp_nexys4_ddr" at mfp_nexys4_ddr.v(18) due to previous errors File: C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v Line: 18
Info (12021): Found 0 design units, including 0 entities, in source file sources_1/imports/documents/cod_riscv_cpu/mfp_nexys4_ddr.v
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/jalr_addr.v
    Info (12023): Found entity 1: jalr_addr
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/jal_addr.v
    Info (12023): Found entity 1: jal_addr
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/imme.v
    Info (12023): Found entity 1: imme
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/dff32.v
    Info (12023): Found entity 1: dff32
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/branch_addr.v
    Info (12023): Found entity 1: branch_addr
Info (12021): Found 1 design units, including 1 entities, in source file sources_1/imports/documents/cod_riscv_cpu/alu.v
    Info (12023): Found entity 1: alu
Info (144001): Generated suppressed messages file C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/output_files/rv32im.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 48 errors, 47 warnings
    Error: Peak virtual memory: 2101768 megabytes
    Error: Processing ended: Thu Feb 22 13:48:30 2024
    Error: Elapsed time: 00:00:00
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/output_files/rv32im.map.smsg.


>>>>>>> 6c103d1 (dded RISCVrv31IM 0 single cycle RISCV with multiply and divide. Also)
