`timescale 1ns/1ns
`include "rand.vl"

module rand_test;
	reg [15:0] seed;
	reg clk;
	reg rst;
	reg load;
	wire [15:0] num;

	initial begin
		$display("start rand");
		seed <= 16'b1101_1011_1110_1011;
		clk <= 0;
		$dumpvars(0, rand_test);
		$dumpfile("rand_test.vcd");
		#4000 $finish;
	end


	always begin
		#20 clk <= !clk;
	end

	initial begin
		load <= 0;
		rst <= 1;
		#20 rst <= 0;
		#20 load <= 1;
		#40 load <= 0;
	end

	rand r(
		rst,
		clk,
		load,
		seed,
		num
	);
	

endmodule