TimeQuest Timing Analyzer report for BumperCar
Tue Jun 05 17:14:45 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'
 12. Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 13. Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'
 14. Slow Model Setup: 'clk100m'
 15. Slow Model Hold: 'clk100m'
 16. Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'
 17. Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'
 18. Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 19. Slow Model Minimum Pulse Width: 'clk100m'
 20. Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'
 21. Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 22. Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. Fast Model Setup Summary
 32. Fast Model Hold Summary
 33. Fast Model Recovery Summary
 34. Fast Model Removal Summary
 35. Fast Model Minimum Pulse Width Summary
 36. Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'
 37. Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 38. Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'
 39. Fast Model Setup: 'clk100m'
 40. Fast Model Hold: 'clk100m'
 41. Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'
 42. Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'
 43. Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 44. Fast Model Minimum Pulse Width: 'clk100m'
 45. Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'
 46. Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 47. Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Output Enable Times
 53. Minimum Output Enable Times
 54. Output Disable Times
 55. Minimum Output Disable Times
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Setup Transfers
 62. Hold Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; BumperCar                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F672C8                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                 ;
+-----------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------+
; clk100m                                                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk100m }                                                                                             ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_ctrl:vga_ctrl_realization|clk25m }                                                                ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_ctrl:vga_ctrl_realization|clk50m }                                                                ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk } ;
+-----------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                   ;
+-----------+-----------------+--------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                           ; Note ;
+-----------+-----------------+--------------------------------------+------+
; 79.73 MHz ; 79.73 MHz       ; vga_ctrl:vga_ctrl_realization|clk25m ;      ;
+-----------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                      ;
+-----------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+---------+---------------+
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -11.543 ; -1201.078     ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.672  ; -200.809      ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 1.091   ; 0.000         ;
; clk100m                                                                                             ; 3.157   ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                      ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; clk100m                                                                                             ; -3.169 ; -6.092        ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; -0.857 ; -0.857        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 0.499  ; 0.000         ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.745  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                       ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; clk100m                                                                                             ; -1.941 ; -4.909        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -0.742 ; -247.828      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -0.742 ; -176.596      ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; -0.742 ; -1.484        ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                                                                     ;
+---------+----------------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                  ; To Node                                                        ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -11.543 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 12.588     ;
; -11.513 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 12.558     ;
; -11.281 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 12.326     ;
; -11.275 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 12.318     ;
; -11.251 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 12.296     ;
; -11.245 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 12.290     ;
; -11.218 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 12.263     ;
; -11.203 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 12.248     ;
; -11.192 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[13]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 12.235     ;
; -11.188 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 12.233     ;
; -11.173 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 12.218     ;
; -11.150 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 12.195     ;
; -11.071 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 12.116     ;
; -10.978 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 12.023     ;
; -10.950 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 11.993     ;
; -10.920 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 11.965     ;
; -10.920 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 11.963     ;
; -10.900 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 11.945     ;
; -10.898 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 11.943     ;
; -10.883 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 11.928     ;
; -10.868 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 11.913     ;
; -10.867 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[13]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 11.910     ;
; -10.837 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[13]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 11.880     ;
; -10.825 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 11.870     ;
; -10.814 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.016     ; 11.838     ;
; -10.805 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.866     ;
; -10.805 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 11.850     ;
; -10.804 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 11.849     ;
; -10.784 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.016     ; 11.808     ;
; -10.779 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.840     ;
; -10.746 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 11.791     ;
; -10.740 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 11.783     ;
; -10.726 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 11.771     ;
; -10.721 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.782     ;
; -10.695 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.756     ;
; -10.664 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.725     ;
; -10.651 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.712     ;
; -10.638 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.699     ;
; -10.625 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.686     ;
; -10.624 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.685     ;
; -10.621 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.016     ; 11.645     ;
; -10.606 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[14]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 11.651     ;
; -10.591 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.016     ; 11.615     ;
; -10.587 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.648     ;
; -10.575 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 11.620     ;
; -10.565 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[13]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 11.608     ;
; -10.556 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 11.599     ;
; -10.544 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 11.589     ;
; -10.540 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.601     ;
; -10.526 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 11.569     ;
; -10.506 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[16]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 11.549     ;
; -10.503 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.564     ;
; -10.483 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.544     ;
; -10.470 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.531     ;
; -10.462 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 11.507     ;
; -10.459 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 11.499     ;
; -10.446 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.507     ;
; -10.433 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.494     ;
; -10.433 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 11.473     ;
; -10.431 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 11.476     ;
; -10.420 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.019      ; 11.479     ;
; -10.419 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.480     ;
; -10.413 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.474     ;
; -10.404 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.465     ;
; -10.400 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.461     ;
; -10.394 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.019      ; 11.453     ;
; -10.393 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.454     ;
; -10.378 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.439     ;
; -10.375 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 11.420     ;
; -10.374 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.435     ;
; -10.347 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 11.392     ;
; -10.336 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.397     ;
; -10.329 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.390     ;
; -10.326 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[15]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 11.371     ;
; -10.316 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.016     ; 11.340     ;
; -10.304 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.016     ; 11.328     ;
; -10.300 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.010      ; 11.350     ;
; -10.300 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.010      ; 11.350     ;
; -10.300 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.010      ; 11.350     ;
; -10.281 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[14]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 11.326     ;
; -10.278 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 11.318     ;
; -10.278 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 11.323     ;
; -10.274 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.010      ; 11.324     ;
; -10.274 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.010      ; 11.324     ;
; -10.274 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.010      ; 11.324     ;
; -10.272 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.333     ;
; -10.259 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.320     ;
; -10.252 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.313     ;
; -10.250 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[7] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.311     ;
; -10.241 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 11.281     ;
; -10.239 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.019      ; 11.298     ;
; -10.238 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.299     ;
; -10.223 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.284     ;
; -10.221 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.016     ; 11.245     ;
; -10.219 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.280     ;
; -10.202 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.019      ; 11.261     ;
; -10.201 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.262     ;
; -10.195 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.256     ;
; -10.186 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.247     ;
; -10.182 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 11.243     ;
+---------+----------------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                       ; Launch Clock                         ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.672 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.030     ; 3.682      ;
; -2.500 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.030     ; 3.510      ;
; -2.397 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.430      ;
; -2.396 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.429      ;
; -2.396 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.429      ;
; -2.396 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.429      ;
; -2.395 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.428      ;
; -2.395 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.428      ;
; -2.394 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.427      ;
; -2.394 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.427      ;
; -2.393 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_oe            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.426      ;
; -2.393 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.426      ;
; -2.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.423      ;
; -2.389 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.422      ;
; -2.388 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.421      ;
; -2.225 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.258      ;
; -2.224 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.257      ;
; -2.224 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.257      ;
; -2.224 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.257      ;
; -2.223 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.256      ;
; -2.223 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.256      ;
; -2.222 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.255      ;
; -2.222 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.255      ;
; -2.221 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_oe            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.254      ;
; -2.221 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.254      ;
; -2.218 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.251      ;
; -2.217 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.250      ;
; -2.216 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 3.249      ;
; -2.036 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.017     ; 3.059      ;
; -2.006 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.026     ; 3.020      ;
; -2.005 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 3.027      ;
; -2.005 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 3.027      ;
; -2.005 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 3.027      ;
; -2.005 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 3.027      ;
; -1.958 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.990      ;
; -1.958 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.990      ;
; -1.958 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.990      ;
; -1.958 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.990      ;
; -1.950 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 2.983      ;
; -1.950 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 2.983      ;
; -1.950 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 2.983      ;
; -1.950 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 2.983      ;
; -1.950 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 2.983      ;
; -1.950 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 2.983      ;
; -1.950 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 2.983      ;
; -1.950 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 2.983      ;
; -1.948 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.980      ;
; -1.948 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.980      ;
; -1.948 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.980      ;
; -1.948 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.980      ;
; -1.948 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.980      ;
; -1.948 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.980      ;
; -1.948 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.980      ;
; -1.948 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.980      ;
; -1.880 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.912      ;
; -1.880 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.912      ;
; -1.879 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.911      ;
; -1.879 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.911      ;
; -1.877 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.909      ;
; -1.877 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.909      ;
; -1.877 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.909      ;
; -1.875 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.907      ;
; -1.833 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 2.855      ;
; -1.833 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 2.855      ;
; -1.833 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 2.855      ;
; -1.833 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 2.855      ;
; -1.813 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.010     ; 2.843      ;
; -1.808 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.000      ; 2.848      ;
; -1.786 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.818      ;
; -1.786 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.818      ;
; -1.786 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.818      ;
; -1.786 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.818      ;
; -1.781 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 2.812      ;
; -1.779 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 2.810      ;
; -1.779 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 2.810      ;
; -1.779 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 2.810      ;
; -1.778 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 2.811      ;
; -1.778 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 2.811      ;
; -1.778 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 2.811      ;
; -1.778 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 2.811      ;
; -1.778 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 2.811      ;
; -1.778 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 2.811      ;
; -1.778 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 2.811      ;
; -1.778 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 2.811      ;
; -1.777 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 2.808      ;
; -1.777 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 2.808      ;
; -1.777 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 2.808      ;
; -1.776 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 2.807      ;
; -1.776 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 2.807      ;
; -1.776 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.808      ;
; -1.776 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.808      ;
; -1.776 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.808      ;
; -1.776 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.808      ;
; -1.776 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.808      ;
; -1.776 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.808      ;
; -1.776 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.808      ;
; -1.776 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.808      ;
; -1.775 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 2.806      ;
; -1.775 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 2.806      ;
; -1.748 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.780      ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                   ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.091 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.500        ; 1.052      ; 0.805      ;
; 1.591 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 1.000        ; 1.052      ; 0.805      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk100m'                                                                                                                                                                                                                      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                             ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 3.157 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.500        ; 3.364      ; 1.051      ;
; 3.403 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.500        ; 3.364      ; 0.805      ;
; 3.657 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 3.364      ; 1.051      ;
; 3.903 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 1.000        ; 3.364      ; 0.805      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk100m'                                                                                                                                                                                                                        ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                             ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -3.169 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.000        ; 3.364      ; 0.805      ;
; -2.923 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 3.364      ; 1.051      ;
; -2.669 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; -0.500       ; 3.364      ; 0.805      ;
; -2.423 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; -0.500       ; 3.364      ; 1.051      ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                     ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.857 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.000        ; 1.052      ; 0.805      ;
; -0.357 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; -0.500       ; 1.052      ; 0.805      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                     ; Launch Clock                                                                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[0]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[0]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22]        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                                                   ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                           ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.728 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.043      ;
; 0.733 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.048      ;
; 0.733 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.048      ;
; 0.733 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.048      ;
; 0.735 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.050      ;
; 0.757 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[19]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[19] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.063      ;
; 0.962 ; vga_ctrl:vga_ctrl_realization|hst                                                                   ; vga_ctrl:vga_ctrl_realization|hs                                            ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.268      ;
; 1.016 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.018      ; 1.340      ;
; 1.060 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.366      ;
; 1.164 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.470      ;
; 1.166 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[10]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[10] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.472      ;
; 1.172 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]   ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.478      ;
; 1.176 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[12]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[12] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|vy[1]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[1]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[7]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[7]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[8]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[8]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[9]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[9]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[17]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[17] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.180 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[11]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[11] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.486      ;
; 1.180 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.486      ;
; 1.181 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.487      ;
; 1.182 ; vga_ctrl:vga_ctrl_realization|vx[7]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[7]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.488      ;
; 1.186 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[14]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[14] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.492      ;
; 1.192 ; vga_ctrl:vga_ctrl_realization|vy[5]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[5]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.498      ;
; 1.194 ; vga_ctrl:vga_ctrl_realization|vy[7]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[7]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.500      ;
; 1.199 ; vga_ctrl:vga_ctrl_realization|vy[8]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[8]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.505      ;
; 1.201 ; vga_ctrl:vga_ctrl_realization|vx[0]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[0]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.507      ;
; 1.201 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[0]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.507      ;
; 1.209 ; vga_ctrl:vga_ctrl_realization|vx[3]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[3]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.515      ;
; 1.220 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.526      ;
; 1.221 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[18]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[18] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.527      ;
; 1.225 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[15]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[15] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.532      ;
; 1.234 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[13]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[13] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.540      ;
; 1.235 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[16]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[16] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.541      ;
; 1.239 ; vga_ctrl:vga_ctrl_realization|vx[1]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[1]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.545      ;
; 1.240 ; vga_ctrl:vga_ctrl_realization|vx[2]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[2]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.546      ;
; 1.242 ; vga_ctrl:vga_ctrl_realization|vx[6]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[6]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.548      ;
; 1.245 ; vga_ctrl:vga_ctrl_realization|vy[6]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[6]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.551      ;
; 1.246 ; vga_ctrl:vga_ctrl_realization|vy[4]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[4]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.552      ;
; 1.247 ; vga_ctrl:vga_ctrl_realization|vx[4]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[4]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.553      ;
; 1.373 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.686      ;
; 1.376 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.689      ;
; 1.385 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.698      ;
; 1.385 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.698      ;
; 1.386 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.699      ;
; 1.387 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.700      ;
; 1.388 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.701      ;
; 1.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.703      ;
; 1.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.703      ;
; 1.400 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.713      ;
; 1.414 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.018      ; 1.738      ;
; 1.430 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.017      ; 1.753      ;
; 1.434 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.001     ; 1.739      ;
; 1.434 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.001     ; 1.739      ;
; 1.452 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.001     ; 1.757      ;
; 1.467 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]   ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.773      ;
; 1.513 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]   ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.819      ;
; 1.521 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.827      ;
; 1.525 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]   ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.831      ;
; 1.527 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]   ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.833      ;
; 1.550 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.856      ;
; 1.559 ; vga_ctrl:vga_ctrl_realization|vst                                                                   ; vga_ctrl:vga_ctrl_realization|vs                                            ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.010     ; 1.855      ;
; 1.564 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.002     ; 1.868      ;
; 1.582 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.018      ; 1.906      ;
; 1.599 ; vga_ctrl:vga_ctrl_realization|vy[4]                                                                 ; vga_ctrl:vga_ctrl_realization|vst                                           ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.034     ; 1.871      ;
; 1.642 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.017     ; 1.931      ;
; 1.645 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[10]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[11] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.951      ;
; 1.645 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.951      ;
; 1.649 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]   ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.955      ;
; 1.651 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.957      ;
; 1.651 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.957      ;
; 1.655 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[12]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[13] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[7]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[8]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[8]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[9]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.962      ;
; 1.659 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[11]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[12] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.965      ;
; 1.661 ; vga_ctrl:vga_ctrl_realization|vy[0]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[0]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.967      ;
; 1.661 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.967      ;
; 1.663 ; vga_ctrl:vga_ctrl_realization|vy[0]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[3]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.969      ;
; 1.664 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]   ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.970      ;
; 1.665 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[14]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[15] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.971      ;
; 1.668 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.974      ;
; 1.669 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.975      ;
; 1.671 ; vga_ctrl:vga_ctrl_realization|vy[5]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[6]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.977      ;
; 1.673 ; vga_ctrl:vga_ctrl_realization|vy[7]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[8]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.979      ;
; 1.679 ; vga_ctrl:vga_ctrl_realization|vx[0]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[1]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.985      ;
; 1.701 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[18]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[19] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.007      ;
; 1.704 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]   ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.010      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                       ; Launch Clock                         ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.745 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.042      ;
; 0.748 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.045      ;
; 0.748 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.045      ;
; 1.039 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 1.343      ;
; 1.170 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.467      ;
; 1.216 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.515      ;
; 1.223 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.018     ; 1.511      ;
; 1.384 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.683      ;
; 1.384 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.683      ;
; 1.386 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.685      ;
; 1.396 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.695      ;
; 1.399 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.698      ;
; 1.413 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 1.718      ;
; 1.423 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 1.729      ;
; 1.424 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 1.730      ;
; 1.459 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.018     ; 1.747      ;
; 1.462 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.018     ; 1.750      ;
; 1.543 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.842      ;
; 1.547 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.017     ; 1.836      ;
; 1.549 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.848      ;
; 1.552 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.851      ;
; 1.553 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.852      ;
; 1.558 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.857      ;
; 1.560 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.857      ;
; 1.579 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 1.886      ;
; 1.583 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 1.881      ;
; 1.583 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 1.881      ;
; 1.583 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 1.881      ;
; 1.583 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 1.881      ;
; 1.583 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 1.881      ;
; 1.583 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 1.881      ;
; 1.583 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 1.881      ;
; 1.583 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 1.881      ;
; 1.587 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.884      ;
; 1.587 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.884      ;
; 1.587 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.884      ;
; 1.587 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.884      ;
; 1.587 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.884      ;
; 1.587 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.884      ;
; 1.587 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.884      ;
; 1.587 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.884      ;
; 1.587 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.884      ;
; 1.587 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.884      ;
; 1.587 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.884      ;
; 1.587 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.884      ;
; 1.596 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_we            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.895      ;
; 1.631 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_ce            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.930      ;
; 1.694 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.003      ; 2.003      ;
; 1.732 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 2.029      ;
; 1.739 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_we            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.038      ;
; 1.756 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.006      ; 2.068      ;
; 1.768 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.003      ; 2.077      ;
; 1.781 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.003      ; 2.090      ;
; 1.791 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.002      ; 2.099      ;
; 1.792 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.006      ; 2.104      ;
; 1.807 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.008      ; 2.121      ;
; 1.807 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.008      ; 2.121      ;
; 1.813 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.019      ; 2.138      ;
; 1.817 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.019      ; 2.142      ;
; 1.836 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.013     ; 2.129      ;
; 1.946 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 2.244      ;
; 1.946 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 2.244      ;
; 1.946 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 2.244      ;
; 1.946 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 2.244      ;
; 1.946 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 2.244      ;
; 1.946 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 2.244      ;
; 1.946 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 2.244      ;
; 1.946 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 2.244      ;
; 1.954 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.253      ;
; 1.954 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.253      ;
; 1.954 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.253      ;
; 1.954 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.253      ;
; 1.954 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.253      ;
; 1.954 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.253      ;
; 1.966 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.010     ; 2.262      ;
; 1.966 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.010     ; 2.262      ;
; 1.966 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.010     ; 2.262      ;
; 1.966 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.010     ; 2.262      ;
; 1.966 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.010     ; 2.262      ;
; 1.966 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.010     ; 2.262      ;
; 1.969 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.011     ; 2.264      ;
; 1.969 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.011     ; 2.264      ;
; 1.972 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.271      ;
; 1.972 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.271      ;
; 1.972 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.271      ;
; 1.972 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.271      ;
; 1.972 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.271      ;
; 1.972 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.271      ;
; 1.972 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.271      ;
; 1.972 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.271      ;
; 1.972 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.271      ;
; 1.972 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.271      ;
; 1.972 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.271      ;
; 1.972 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.271      ;
; 1.979 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 2.283      ;
; 1.979 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 2.283      ;
; 1.979 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 2.283      ;
; 1.979 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 2.283      ;
; 1.979 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 2.283      ;
; 1.979 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 2.283      ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk100m'                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; clk100m ; Rise       ; clk100m                                                                                             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m~clkctrl|inclk[0]                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m~clkctrl|inclk[0]                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m~clkctrl|outclk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m~clkctrl|outclk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|clk50m|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|clk50m|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|paint_realization|sram_ctrl_realization|distilled_clk|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|paint_realization|sram_ctrl_realization|distilled_clk|clk                      ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                               ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_ce            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_ce            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                  ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.896 ; 5.896 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.892 ; 4.892 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.759 ; 4.759 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.691 ; 4.691 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.875 ; 4.875 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.729 ; 4.729 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.864 ; 4.864 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.745 ; 4.745 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.660 ; 4.660 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.336 ; 4.336 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.748 ; 4.748 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.292 ; 4.292 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.301 ; 4.301 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.142 ; 4.142 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.280 ; 4.280 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.118 ; 4.118 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.345 ; 4.345 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.115 ; 4.115 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.498 ; 4.498 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.114 ; 4.114 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.829 ; 4.829 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.705 ; 4.705 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.719 ; 4.719 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.307 ; 5.307 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.955 ; 4.955 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.880 ; 4.880 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.308 ; 5.308 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.896 ; 5.896 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.071 ; 5.071 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.934 ; 4.934 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.904 ; 4.904 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.995 ; 4.995 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.980 ; 4.980 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.848 ; -3.848 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.626 ; -4.626 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.493 ; -4.493 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.425 ; -4.425 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.609 ; -4.609 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.463 ; -4.463 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.598 ; -4.598 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.479 ; -4.479 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.394 ; -4.394 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.070 ; -4.070 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.482 ; -4.482 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.026 ; -4.026 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.035 ; -4.035 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.876 ; -3.876 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.014 ; -4.014 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.852 ; -3.852 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.079 ; -4.079 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.849 ; -3.849 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.232 ; -4.232 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.848 ; -3.848 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.563 ; -4.563 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.439 ; -4.439 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.453 ; -4.453 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -5.041 ; -5.041 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.689 ; -4.689 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.614 ; -4.614 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -5.042 ; -5.042 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -5.630 ; -5.630 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.805 ; -4.805 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.668 ; -4.668 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.638 ; -4.638 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.729 ; -4.729 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.714 ; -4.714 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                          ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.398 ; 15.398 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.052 ; 12.052 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.205 ; 15.205 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.398 ; 15.398 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.851 ; 15.851 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 14.751 ; 14.751 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.851 ; 15.851 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 14.666 ; 14.666 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 10.914 ; 10.914 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.637 ; 16.637 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.637 ; 16.637 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.357 ; 15.357 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.411 ; 16.411 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.905 ; 12.905 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 11.052 ; 11.052 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.343  ; 8.343  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.650  ; 8.650  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.888  ; 8.888  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.167  ; 9.167  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.431 ; 10.431 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.638  ; 9.638  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.881  ; 9.881  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.488  ; 9.488  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.789  ; 8.789  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.659  ; 9.659  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.207  ; 9.207  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.431  ; 9.431  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.424  ; 9.424  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.389  ; 9.389  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.143  ; 9.143  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.142  ; 9.142  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.402  ; 9.402  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.390  ; 9.390  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 11.052 ; 11.052 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.990  ; 9.990  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_ce        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.232  ; 9.232  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.254 ; 10.254 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.677  ; 8.677  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.618  ; 8.618  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.558  ; 8.558  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.594  ; 8.594  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.513  ; 8.513  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.616  ; 8.616  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.581  ; 8.581  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.247  ; 8.247  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.603  ; 8.603  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.258  ; 8.258  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.325  ; 8.325  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.904  ; 7.904  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.196  ; 8.196  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.783  ; 7.783  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.851  ; 7.851  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.784  ; 7.784  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.806  ; 7.806  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.917  ; 7.917  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.531  ; 8.531  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.617  ; 8.617  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.624  ; 8.624  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.945  ; 8.945  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.923  ; 8.923  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.111  ; 9.111  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.210  ; 9.210  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.518  ; 9.518  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.887  ; 9.887  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.254 ; 10.254 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.156  ; 9.156  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.064  ; 9.064  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.390  ; 9.390  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.365  ; 8.365  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.208  ; 9.208  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.759  ; 8.759  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                  ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 10.878 ; 10.878 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 10.878 ; 10.878 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.595 ; 13.595 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 14.270 ; 14.270 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.566 ; 13.566 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.620 ; 13.620 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 14.712 ; 14.712 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.566 ; 13.566 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 10.914 ; 10.914 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 14.144 ; 14.144 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.449 ; 15.449 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 14.144 ; 14.144 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.150 ; 15.150 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.905 ; 12.905 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.343  ; 8.343  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.343  ; 8.343  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.650  ; 8.650  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.888  ; 8.888  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.167  ; 9.167  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.431 ; 10.431 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.638  ; 9.638  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.881  ; 9.881  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.488  ; 9.488  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.789  ; 8.789  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.659  ; 9.659  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.207  ; 9.207  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.431  ; 9.431  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.424  ; 9.424  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.389  ; 9.389  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.143  ; 9.143  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.142  ; 9.142  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.402  ; 9.402  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.390  ; 9.390  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 11.052 ; 11.052 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.990  ; 9.990  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_ce        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.232  ; 9.232  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.783  ; 7.783  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.677  ; 8.677  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.618  ; 8.618  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.558  ; 8.558  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.594  ; 8.594  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.513  ; 8.513  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.616  ; 8.616  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.581  ; 8.581  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.247  ; 8.247  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.603  ; 8.603  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.258  ; 8.258  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.325  ; 8.325  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.904  ; 7.904  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.196  ; 8.196  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.783  ; 7.783  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.851  ; 7.851  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.784  ; 7.784  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.806  ; 7.806  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.917  ; 7.917  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.531  ; 8.531  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.617  ; 8.617  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.624  ; 8.624  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.945  ; 8.945  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.923  ; 8.923  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.111  ; 9.111  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.210  ; 9.210  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.518  ; 9.518  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.887  ; 9.887  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.254 ; 10.254 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.156  ; 9.156  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.064  ; 9.064  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.390  ; 9.390  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.365  ; 8.365  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.208  ; 9.208  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.759  ; 8.759  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.652 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.232 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.240 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.154 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.574 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.541 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.234 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.603 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.568 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.224 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.237 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.157 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.088 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.798 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.652 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.688 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.098 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.726 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.103 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.073 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.546 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.600 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.153 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.227 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.498 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.392 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.833 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.799 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.837 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.333 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.487 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.968 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.015 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                                                                 ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.652 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.232 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.240 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.154 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.574 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.541 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.234 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.603 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.568 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.224 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.237 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.157 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.088 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.798 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.652 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.688 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.098 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.726 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.103 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.073 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.546 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.600 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.153 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.227 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.498 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.392 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.833 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.799 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.837 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.333 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.487 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.968 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.015 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                                                                 ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.652     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.232     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.240     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.154     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.574     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.541     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.234     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.603     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.568     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.224     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.237     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.157     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.088     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.798     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.652     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.688     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.098     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.726     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.103     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.073     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.546     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.600     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.153     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.227     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.498     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.392     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.833     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.799     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.837     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.333     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.487     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.968     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.015     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.652     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.232     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.240     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.154     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.574     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.541     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.234     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.603     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.568     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.224     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.237     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.157     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.088     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.798     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.652     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.688     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.098     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.726     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.103     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.073     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.546     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.600     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.153     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.227     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.498     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.392     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.833     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.799     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.837     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.333     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.487     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.968     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.015     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                     ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -2.872 ; -281.239      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -0.275 ; -2.900        ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 0.773  ; 0.000         ;
; clk100m                                                                                             ; 2.104  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                      ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; clk100m                                                                                             ; -1.748 ; -3.472        ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; -0.393 ; -0.393        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 0.215  ; 0.000         ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.241  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                       ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; clk100m                                                                                             ; -1.380 ; -3.380        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -0.500 ; -167.000      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -0.500 ; -119.000      ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; -0.500 ; -1.000        ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                        ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -2.872 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.909      ;
; -2.851 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.888      ;
; -2.758 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.795      ;
; -2.741 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.778      ;
; -2.737 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.774      ;
; -2.733 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.770      ;
; -2.724 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.761      ;
; -2.719 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 3.754      ;
; -2.712 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.749      ;
; -2.708 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.761      ;
; -2.705 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.758      ;
; -2.703 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.740      ;
; -2.703 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.740      ;
; -2.697 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.750      ;
; -2.694 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.747      ;
; -2.692 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.745      ;
; -2.689 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.742      ;
; -2.687 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[13]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 3.722      ;
; -2.685 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.738      ;
; -2.682 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.735      ;
; -2.670 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.707      ;
; -2.629 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 3.670      ;
; -2.629 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 3.670      ;
; -2.629 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 3.670      ;
; -2.628 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.665      ;
; -2.626 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.679      ;
; -2.626 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 3.667      ;
; -2.626 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 3.667      ;
; -2.626 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 3.667      ;
; -2.623 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.676      ;
; -2.621 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.674      ;
; -2.619 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.019      ; 3.670      ;
; -2.617 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.670      ;
; -2.617 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.670      ;
; -2.617 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.670      ;
; -2.616 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.019      ; 3.667      ;
; -2.614 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.667      ;
; -2.614 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.667      ;
; -2.614 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.667      ;
; -2.612 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.012      ; 3.656      ;
; -2.611 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.002      ; 3.645      ;
; -2.610 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.663      ;
; -2.609 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.012      ; 3.653      ;
; -2.608 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.002      ; 3.642      ;
; -2.605 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.658      ;
; -2.605 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 3.640      ;
; -2.599 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.636      ;
; -2.598 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.651      ;
; -2.597 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.650      ;
; -2.596 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.633      ;
; -2.595 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.014     ; 3.613      ;
; -2.593 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.630      ;
; -2.592 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.629      ;
; -2.586 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.639      ;
; -2.581 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.634      ;
; -2.578 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.615      ;
; -2.574 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.627      ;
; -2.574 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.014     ; 3.592      ;
; -2.573 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[13]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 3.608      ;
; -2.571 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 3.606      ;
; -2.558 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.595      ;
; -2.556 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.593      ;
; -2.555 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.592      ;
; -2.547 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.600      ;
; -2.545 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.014     ; 3.563      ;
; -2.542 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 3.583      ;
; -2.542 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 3.583      ;
; -2.542 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 3.583      ;
; -2.539 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[13]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.003      ; 3.574      ;
; -2.539 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.592      ;
; -2.536 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.589      ;
; -2.532 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.019      ; 3.583      ;
; -2.531 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.584      ;
; -2.530 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.583      ;
; -2.530 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.583      ;
; -2.530 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.583      ;
; -2.528 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[14]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.565      ;
; -2.525 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.562      ;
; -2.525 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.012      ; 3.569      ;
; -2.524 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.561      ;
; -2.524 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.577      ;
; -2.524 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.002      ; 3.558      ;
; -2.524 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.014     ; 3.542      ;
; -2.522 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 3.559      ;
; -2.521 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.020      ; 3.573      ;
; -2.518 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 3.559      ;
; -2.518 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 3.559      ;
; -2.518 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 3.559      ;
; -2.518 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.020      ; 3.570      ;
; -2.516 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.569      ;
; -2.515 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.568      ;
; -2.513 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.006      ; 3.551      ;
; -2.510 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.006      ; 3.548      ;
; -2.510 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.006      ; 3.548      ;
; -2.510 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.006      ; 3.548      ;
; -2.508 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.019      ; 3.559      ;
; -2.507 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.006      ; 3.545      ;
; -2.507 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.006      ; 3.545      ;
; -2.506 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.559      ;
; -2.506 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.021      ; 3.559      ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                       ; Launch Clock                         ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.275 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.022     ; 1.285      ;
; -0.225 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.022     ; 1.235      ;
; -0.107 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.011     ; 1.128      ;
; -0.095 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.109      ;
; -0.093 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.124      ;
; -0.093 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.124      ;
; -0.093 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.124      ;
; -0.093 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.124      ;
; -0.092 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_oe            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.123      ;
; -0.091 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.122      ;
; -0.090 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.121      ;
; -0.090 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.121      ;
; -0.089 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.120      ;
; -0.089 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.120      ;
; -0.088 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.119      ;
; -0.087 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.118      ;
; -0.087 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.118      ;
; -0.077 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.012     ; 1.097      ;
; -0.077 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.012     ; 1.097      ;
; -0.077 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.012     ; 1.097      ;
; -0.077 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.012     ; 1.097      ;
; -0.051 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.081      ;
; -0.051 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.081      ;
; -0.051 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.081      ;
; -0.051 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.081      ;
; -0.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.078      ;
; -0.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.078      ;
; -0.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.078      ;
; -0.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.078      ;
; -0.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.078      ;
; -0.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.078      ;
; -0.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.078      ;
; -0.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.078      ;
; -0.045 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.075      ;
; -0.045 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.075      ;
; -0.045 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.075      ;
; -0.045 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.075      ;
; -0.045 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.075      ;
; -0.045 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.075      ;
; -0.045 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.075      ;
; -0.045 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.075      ;
; -0.043 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.074      ;
; -0.043 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.074      ;
; -0.043 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.074      ;
; -0.043 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.074      ;
; -0.042 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_oe            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.073      ;
; -0.041 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.072      ;
; -0.040 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.071      ;
; -0.040 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.071      ;
; -0.039 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.070      ;
; -0.039 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.070      ;
; -0.038 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.069      ;
; -0.037 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.068      ;
; -0.037 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.068      ;
; -0.027 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.012     ; 1.047      ;
; -0.027 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.012     ; 1.047      ;
; -0.027 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.012     ; 1.047      ;
; -0.027 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.012     ; 1.047      ;
; -0.001 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.031      ;
; -0.001 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.031      ;
; -0.001 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.031      ;
; -0.001 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.031      ;
; 0.003  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.028      ;
; 0.003  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.028      ;
; 0.003  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.028      ;
; 0.003  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.028      ;
; 0.003  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.028      ;
; 0.003  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.028      ;
; 0.003  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.028      ;
; 0.003  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.028      ;
; 0.005  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.025      ;
; 0.005  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.025      ;
; 0.005  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.025      ;
; 0.005  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.025      ;
; 0.005  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.025      ;
; 0.005  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.025      ;
; 0.005  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.025      ;
; 0.005  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.025      ;
; 0.021  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.014     ; 0.997      ;
; 0.024  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.003     ; 1.005      ;
; 0.035  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.005      ; 1.002      ;
; 0.042  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.002      ; 0.992      ;
; 0.042  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.002      ; 0.992      ;
; 0.042  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.002      ; 0.992      ;
; 0.042  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.002      ; 0.992      ;
; 0.042  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.002      ; 0.992      ;
; 0.042  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.002      ; 0.992      ;
; 0.042  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.002      ; 0.992      ;
; 0.042  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.002      ; 0.992      ;
; 0.048  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.003     ; 0.981      ;
; 0.049  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.003     ; 0.980      ;
; 0.049  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.003     ; 0.980      ;
; 0.049  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.006      ; 0.989      ;
; 0.049  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.003     ; 0.980      ;
; 0.051  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.003     ; 0.978      ;
; 0.051  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.003     ; 0.978      ;
; 0.051  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.003     ; 0.978      ;
; 0.051  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.003     ; 0.978      ;
; 0.051  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.003     ; 0.978      ;
; 0.051  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.003     ; 0.978      ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                   ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.773 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.500        ; 0.467      ; 0.367      ;
; 1.273 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 1.000        ; 0.467      ; 0.367      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk100m'                                                                                                                                                                                                                      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                             ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 2.104 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.500        ; 1.822      ; 0.391      ;
; 2.128 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.500        ; 1.822      ; 0.367      ;
; 2.604 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 1.822      ; 0.391      ;
; 2.628 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 1.000        ; 1.822      ; 0.367      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk100m'                                                                                                                                                                                                                        ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                             ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.748 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.000        ; 1.822      ; 0.367      ;
; -1.724 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 1.822      ; 0.391      ;
; -1.248 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; -0.500       ; 1.822      ; 0.367      ;
; -1.224 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; -0.500       ; 1.822      ; 0.391      ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                     ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.393 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.000        ; 0.467      ; 0.367      ;
; 0.107  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; -0.500       ; 0.467      ; 0.367      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                     ; Launch Clock                                                                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.215 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[0]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[0]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22]        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                                                   ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                           ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.003      ; 0.391      ;
; 0.236 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.003      ; 0.391      ;
; 0.237 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.003      ; 0.392      ;
; 0.237 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.003      ; 0.392      ;
; 0.238 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.003      ; 0.393      ;
; 0.243 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[19]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[19] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.395      ;
; 0.305 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.012      ; 0.469      ;
; 0.329 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.481      ;
; 0.355 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[10]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[10] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]   ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[11]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[11] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[12]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[12] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_ctrl:vga_ctrl_realization|hst                                                                   ; vga_ctrl:vga_ctrl_realization|hs                                            ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|vy[1]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[1]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[7]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[7]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[8]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[8]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[9]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[9]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[17]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[17] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; vga_ctrl:vga_ctrl_realization|vx[7]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[7]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[14]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[14] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; vga_ctrl:vga_ctrl_realization|vy[5]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[5]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; vga_ctrl:vga_ctrl_realization|vy[7]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[7]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[18]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[18] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; vga_ctrl:vga_ctrl_realization|vy[8]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[8]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[15]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[15] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; vga_ctrl:vga_ctrl_realization|vx[0]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[0]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[13]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[13] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[0]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[16]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[16] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; vga_ctrl:vga_ctrl_realization|vx[3]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[3]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.529      ;
; 0.380 ; vga_ctrl:vga_ctrl_realization|vx[1]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[1]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; vga_ctrl:vga_ctrl_realization|vx[2]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[2]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; vga_ctrl:vga_ctrl_realization|vx[6]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[6]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; vga_ctrl:vga_ctrl_realization|vy[4]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[4]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; vga_ctrl:vga_ctrl_realization|vx[4]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[4]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; vga_ctrl:vga_ctrl_realization|vy[6]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[6]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.535      ;
; 0.416 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.569      ;
; 0.419 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.572      ;
; 0.422 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.575      ;
; 0.422 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.575      ;
; 0.423 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.576      ;
; 0.423 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.576      ;
; 0.424 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.577      ;
; 0.425 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.578      ;
; 0.428 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.012      ; 0.592      ;
; 0.429 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.582      ;
; 0.434 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.011      ; 0.597      ;
; 0.440 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]   ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.592      ;
; 0.448 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]   ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.600      ;
; 0.452 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.006     ; 0.598      ;
; 0.452 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.006     ; 0.598      ;
; 0.453 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.605      ;
; 0.455 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]   ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.607      ;
; 0.455 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.608      ;
; 0.456 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]   ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.608      ;
; 0.459 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.006     ; 0.605      ;
; 0.472 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.624      ;
; 0.493 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[10]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[11] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.645      ;
; 0.496 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]   ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[11]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[12] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[12]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[13] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[7]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[8]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[8]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[9]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.651      ;
; 0.501 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[14]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[15] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.654      ;
; 0.504 ; vga_ctrl:vga_ctrl_realization|vy[5]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[6]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.656      ;
; 0.504 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]   ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.657      ;
; 0.506 ; vga_ctrl:vga_ctrl_realization|vy[7]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[8]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.658      ;
; 0.506 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.658      ;
; 0.509 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[18]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[19] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.661      ;
; 0.511 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; vga_ctrl:vga_ctrl_realization|vst                                                                   ; vga_ctrl:vga_ctrl_realization|vs                                            ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.010     ; 0.654      ;
; 0.512 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[7]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[15]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[16] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; vga_ctrl:vga_ctrl_realization|vx[0]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[1]                                         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]   ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[13]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[14] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[16]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[17] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.667      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                       ; Launch Clock                         ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.241 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.003     ; 0.390      ;
; 0.242 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.003     ; 0.391      ;
; 0.242 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.003     ; 0.391      ;
; 0.317 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.003      ; 0.472      ;
; 0.398 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.003     ; 0.547      ;
; 0.411 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.562      ;
; 0.417 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.568      ;
; 0.417 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.568      ;
; 0.418 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.569      ;
; 0.421 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.572      ;
; 0.423 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.012     ; 0.563      ;
; 0.424 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.575      ;
; 0.434 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.003      ; 0.589      ;
; 0.437 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.005      ; 0.594      ;
; 0.437 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.005      ; 0.594      ;
; 0.456 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.012     ; 0.596      ;
; 0.457 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.012     ; 0.597      ;
; 0.488 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.003     ; 0.637      ;
; 0.504 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.655      ;
; 0.506 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.657      ;
; 0.508 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.011     ; 0.649      ;
; 0.508 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.659      ;
; 0.509 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_we            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.660      ;
; 0.510 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.661      ;
; 0.511 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.662      ;
; 0.519 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.007      ; 0.678      ;
; 0.527 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.012      ; 0.691      ;
; 0.528 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.008      ; 0.688      ;
; 0.536 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.008      ; 0.696      ;
; 0.538 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.003     ; 0.687      ;
; 0.538 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_we            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.689      ;
; 0.539 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.009      ; 0.700      ;
; 0.544 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.012      ; 0.708      ;
; 0.545 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_ce            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.696      ;
; 0.548 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.012      ; 0.712      ;
; 0.550 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.012      ; 0.714      ;
; 0.556 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.023      ; 0.731      ;
; 0.557 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.023      ; 0.732      ;
; 0.575 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 0.721      ;
; 0.581 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.007      ; 0.740      ;
; 0.605 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.755      ;
; 0.605 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.755      ;
; 0.605 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.755      ;
; 0.605 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.755      ;
; 0.605 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.755      ;
; 0.605 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.755      ;
; 0.605 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.755      ;
; 0.605 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.755      ;
; 0.608 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.003     ; 0.757      ;
; 0.608 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.003     ; 0.757      ;
; 0.608 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.003     ; 0.757      ;
; 0.608 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.003     ; 0.757      ;
; 0.608 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.003     ; 0.757      ;
; 0.608 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.003     ; 0.757      ;
; 0.608 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.003     ; 0.757      ;
; 0.608 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.003     ; 0.757      ;
; 0.608 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.003     ; 0.757      ;
; 0.608 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.003     ; 0.757      ;
; 0.608 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.003     ; 0.757      ;
; 0.608 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.003     ; 0.757      ;
; 0.623 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.014      ; 0.789      ;
; 0.623 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.015      ; 0.790      ;
; 0.624 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.019      ; 0.795      ;
; 0.625 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.016      ; 0.793      ;
; 0.627 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.014      ; 0.793      ;
; 0.692 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.012     ; 0.832      ;
; 0.699 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 0.846      ;
; 0.700 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 0.847      ;
; 0.702 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 0.849      ;
; 0.712 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.862      ;
; 0.712 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.862      ;
; 0.712 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.862      ;
; 0.712 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.862      ;
; 0.712 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.862      ;
; 0.712 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.862      ;
; 0.712 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.862      ;
; 0.712 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.862      ;
; 0.718 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.869      ;
; 0.718 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.869      ;
; 0.718 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.869      ;
; 0.718 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.869      ;
; 0.718 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.869      ;
; 0.718 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.869      ;
; 0.719 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 0.866      ;
; 0.721 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.021     ; 0.852      ;
; 0.724 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.004     ; 0.872      ;
; 0.724 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.004     ; 0.872      ;
; 0.724 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.004     ; 0.872      ;
; 0.724 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.004     ; 0.872      ;
; 0.724 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.004     ; 0.872      ;
; 0.724 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.004     ; 0.872      ;
; 0.726 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.877      ;
; 0.726 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.877      ;
; 0.726 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.877      ;
; 0.726 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.877      ;
; 0.726 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.877      ;
; 0.726 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.877      ;
; 0.726 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.877      ;
; 0.726 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.877      ;
; 0.726 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.877      ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk100m'                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk100m ; Rise       ; clk100m                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m~clkctrl|inclk[0]                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m~clkctrl|inclk[0]                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m~clkctrl|outclk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m~clkctrl|outclk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|clk50m|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|clk50m|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|paint_realization|sram_ctrl_realization|distilled_clk|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|paint_realization|sram_ctrl_realization|distilled_clk|clk                      ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                               ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_ce            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_ce            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                  ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.617 ; 2.617 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.261 ; 2.261 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.200 ; 2.200 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.148 ; 2.148 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.243 ; 2.243 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.159 ; 2.159 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.236 ; 2.236 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.171 ; 2.171 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.115 ; 2.115 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.034 ; 2.034 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.165 ; 2.165 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.014 ; 2.014 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.005 ; 2.005 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.941 ; 1.941 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.012 ; 2.012 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.920 ; 1.920 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.060 ; 2.060 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.912 ; 1.912 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.123 ; 2.123 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.918 ; 1.918 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.191 ; 2.191 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.145 ; 2.145 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.151 ; 2.151 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.396 ; 2.396 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.270 ; 2.270 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.231 ; 2.231 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.375 ; 2.375 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.617 ; 2.617 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.363 ; 2.363 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.260 ; 2.260 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.238 ; 2.238 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.237 ; 2.237 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.223 ; 2.223 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.792 ; -1.792 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.141 ; -2.141 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.080 ; -2.080 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.028 ; -2.028 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.123 ; -2.123 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.039 ; -2.039 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.116 ; -2.116 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.051 ; -2.051 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.995 ; -1.995 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.914 ; -1.914 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.045 ; -2.045 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.894 ; -1.894 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.885 ; -1.885 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.821 ; -1.821 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.892 ; -1.892 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.800 ; -1.800 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.940 ; -1.940 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.792 ; -1.792 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.003 ; -2.003 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.798 ; -1.798 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.071 ; -2.071 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.025 ; -2.025 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.031 ; -2.031 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.276 ; -2.276 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.150 ; -2.150 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.111 ; -2.111 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.255 ; -2.255 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.497 ; -2.497 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.243 ; -2.243 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.140 ; -2.140 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.118 ; -2.118 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.117 ; -2.117 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.103 ; -2.103 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                        ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.824 ; 5.824 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.951 ; 4.951 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.794 ; 5.794 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.824 ; 5.824 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.915 ; 5.915 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.649 ; 5.649 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.915 ; 5.915 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.750 ; 5.750 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.577 ; 4.577 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.579 ; 6.579 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.579 ; 6.579 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.906 ; 5.906 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.140 ; 6.140 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.129 ; 5.129 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.766 ; 4.766 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.746 ; 3.746 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.820 ; 3.820 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.933 ; 3.933 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.033 ; 4.033 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.435 ; 4.435 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.180 ; 4.180 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.226 ; 4.226 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.106 ; 4.106 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.889 ; 3.889 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.189 ; 4.189 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.029 ; 4.029 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.085 ; 4.085 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.087 ; 4.087 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.047 ; 4.047 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.008 ; 4.008 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.014 ; 4.014 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.064 ; 4.064 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.056 ; 4.056 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.766 ; 4.766 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.351 ; 4.351 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_ce        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.095 ; 4.095 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.349 ; 4.349 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.838 ; 3.838 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.813 ; 3.813 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.762 ; 3.762 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.794 ; 3.794 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.815 ; 3.815 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.794 ; 3.794 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.783 ; 3.783 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.677 ; 3.677 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.787 ; 3.787 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.690 ; 3.690 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.730 ; 3.730 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.578 ; 3.578 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.659 ; 3.659 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.523 ; 3.523 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.549 ; 3.549 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.516 ; 3.516 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.526 ; 3.526 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.596 ; 3.596 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.748 ; 3.748 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.801 ; 3.801 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.800 ; 3.800 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.889 ; 3.889 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.937 ; 3.937 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.990 ; 3.990 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.022 ; 4.022 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.124 ; 4.124 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.288 ; 4.288 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.349 ; 4.349 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.006 ; 4.006 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.957 ; 3.957 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.049 ; 4.049 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.758 ; 3.758 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.057 ; 4.057 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.898 ; 3.898 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.626 ; 4.626 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.626 ; 4.626 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.360 ; 5.360 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.536 ; 5.536 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.358 ; 5.358 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.358 ; 5.358 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.615 ; 5.615 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.386 ; 5.386 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.577 ; 4.577 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.562 ; 5.562 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.251 ; 6.251 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.562 ; 5.562 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.774 ; 5.774 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.129 ; 5.129 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.746 ; 3.746 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.746 ; 3.746 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.820 ; 3.820 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.933 ; 3.933 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.033 ; 4.033 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.435 ; 4.435 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.180 ; 4.180 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.226 ; 4.226 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.106 ; 4.106 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.889 ; 3.889 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.189 ; 4.189 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.029 ; 4.029 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.085 ; 4.085 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.087 ; 4.087 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.047 ; 4.047 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.008 ; 4.008 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.014 ; 4.014 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.064 ; 4.064 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.056 ; 4.056 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.766 ; 4.766 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.351 ; 4.351 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_ce        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.095 ; 4.095 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.516 ; 3.516 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.838 ; 3.838 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.813 ; 3.813 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.762 ; 3.762 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.794 ; 3.794 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.815 ; 3.815 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.794 ; 3.794 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.783 ; 3.783 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.677 ; 3.677 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.787 ; 3.787 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.690 ; 3.690 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.730 ; 3.730 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.578 ; 3.578 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.659 ; 3.659 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.523 ; 3.523 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.549 ; 3.549 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.516 ; 3.516 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.526 ; 3.526 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.596 ; 3.596 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.748 ; 3.748 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.801 ; 3.801 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.800 ; 3.800 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.889 ; 3.889 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.937 ; 3.937 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.990 ; 3.990 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.022 ; 4.022 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.124 ; 4.124 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.288 ; 4.288 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.349 ; 4.349 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.006 ; 4.006 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.957 ; 3.957 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.049 ; 4.049 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.758 ; 3.758 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.057 ; 4.057 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.898 ; 3.898 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.446 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.692 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.695 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.628 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.783 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.757 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.684 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.796 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.768 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.670 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.680 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.636 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.588 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.529 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.446 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.461 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.587 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.475 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.602 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.580 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.763 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.785 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.626 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.674 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.815 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.751 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.205 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.193 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.206 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.003 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.099 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.904 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.937 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                                                                 ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.446 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.692 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.695 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.628 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.783 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.757 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.684 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.796 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.768 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.670 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.680 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.636 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.588 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.529 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.446 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.461 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.587 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.475 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.602 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.580 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.763 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.785 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.626 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.674 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.815 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.751 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.205 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.193 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.206 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.003 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.099 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.904 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.937 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                                                                 ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.446     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.692     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.695     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.628     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.783     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.757     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.684     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.796     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.768     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.670     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.680     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.636     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.588     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.529     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.446     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.461     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.587     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.475     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.602     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.580     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.763     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.785     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.626     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.674     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.815     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.751     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.205     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.193     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.206     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.003     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.099     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.904     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.937     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.446     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.692     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.695     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.628     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.783     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.757     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.684     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.796     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.768     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.670     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.680     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.636     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.588     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.529     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.446     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.461     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.587     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.475     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.602     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.580     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.763     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.785     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.626     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.674     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.815     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.751     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.205     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.193     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.206     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.003     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.099     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.904     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.937     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                                ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                     ; -11.543   ; -3.169 ; N/A      ; N/A     ; -1.941              ;
;  clk100m                                                                                             ; 2.104     ; -3.169 ; N/A      ; N/A     ; -1.941              ;
;  vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -11.543   ; 0.215  ; N/A      ; N/A     ; -0.742              ;
;  vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 0.773     ; -0.857 ; N/A      ; N/A     ; -0.742              ;
;  vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.672    ; 0.241  ; N/A      ; N/A     ; -0.742              ;
; Design-wide TNS                                                                                      ; -1401.887 ; -6.949 ; 0.0      ; 0.0     ; -430.817            ;
;  clk100m                                                                                             ; 0.000     ; -6.092 ; N/A      ; N/A     ; -4.909              ;
;  vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -1201.078 ; 0.000  ; N/A      ; N/A     ; -247.828            ;
;  vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 0.000     ; -0.857 ; N/A      ; N/A     ; -1.484              ;
;  vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -200.809  ; 0.000  ; N/A      ; N/A     ; -176.596            ;
+------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                  ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.896 ; 5.896 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.892 ; 4.892 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.759 ; 4.759 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.691 ; 4.691 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.875 ; 4.875 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.729 ; 4.729 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.864 ; 4.864 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.745 ; 4.745 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.660 ; 4.660 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.336 ; 4.336 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.748 ; 4.748 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.292 ; 4.292 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.301 ; 4.301 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.142 ; 4.142 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.280 ; 4.280 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.118 ; 4.118 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.345 ; 4.345 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.115 ; 4.115 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.498 ; 4.498 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.114 ; 4.114 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.829 ; 4.829 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.705 ; 4.705 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.719 ; 4.719 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.307 ; 5.307 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.955 ; 4.955 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.880 ; 4.880 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.308 ; 5.308 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.896 ; 5.896 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.071 ; 5.071 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.934 ; 4.934 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.904 ; 4.904 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.995 ; 4.995 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.980 ; 4.980 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.792 ; -1.792 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.141 ; -2.141 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.080 ; -2.080 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.028 ; -2.028 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.123 ; -2.123 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.039 ; -2.039 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.116 ; -2.116 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.051 ; -2.051 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.995 ; -1.995 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.914 ; -1.914 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.045 ; -2.045 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.894 ; -1.894 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.885 ; -1.885 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.821 ; -1.821 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.892 ; -1.892 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.800 ; -1.800 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.940 ; -1.940 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.792 ; -1.792 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.003 ; -2.003 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.798 ; -1.798 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.071 ; -2.071 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.025 ; -2.025 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.031 ; -2.031 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.276 ; -2.276 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.150 ; -2.150 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.111 ; -2.111 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.255 ; -2.255 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.497 ; -2.497 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.243 ; -2.243 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.140 ; -2.140 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.118 ; -2.118 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.117 ; -2.117 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.103 ; -2.103 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                          ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.398 ; 15.398 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.052 ; 12.052 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.205 ; 15.205 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.398 ; 15.398 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.851 ; 15.851 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 14.751 ; 14.751 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.851 ; 15.851 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 14.666 ; 14.666 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 10.914 ; 10.914 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.637 ; 16.637 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.637 ; 16.637 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.357 ; 15.357 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.411 ; 16.411 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.905 ; 12.905 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 11.052 ; 11.052 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.343  ; 8.343  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.650  ; 8.650  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.888  ; 8.888  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.167  ; 9.167  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.431 ; 10.431 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.638  ; 9.638  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.881  ; 9.881  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.488  ; 9.488  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.789  ; 8.789  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.659  ; 9.659  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.207  ; 9.207  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.431  ; 9.431  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.424  ; 9.424  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.389  ; 9.389  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.143  ; 9.143  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.142  ; 9.142  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.402  ; 9.402  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.390  ; 9.390  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 11.052 ; 11.052 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.990  ; 9.990  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_ce        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.232  ; 9.232  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.254 ; 10.254 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.677  ; 8.677  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.618  ; 8.618  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.558  ; 8.558  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.594  ; 8.594  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.513  ; 8.513  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.616  ; 8.616  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.581  ; 8.581  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.247  ; 8.247  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.603  ; 8.603  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.258  ; 8.258  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.325  ; 8.325  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.904  ; 7.904  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.196  ; 8.196  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.783  ; 7.783  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.851  ; 7.851  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.784  ; 7.784  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.806  ; 7.806  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.917  ; 7.917  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.531  ; 8.531  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.617  ; 8.617  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.624  ; 8.624  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.945  ; 8.945  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.923  ; 8.923  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.111  ; 9.111  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.210  ; 9.210  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.518  ; 9.518  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.887  ; 9.887  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.254 ; 10.254 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.156  ; 9.156  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.064  ; 9.064  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.390  ; 9.390  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.365  ; 8.365  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.208  ; 9.208  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.759  ; 8.759  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.626 ; 4.626 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.626 ; 4.626 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.360 ; 5.360 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.536 ; 5.536 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.358 ; 5.358 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.358 ; 5.358 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.615 ; 5.615 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.386 ; 5.386 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.577 ; 4.577 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.562 ; 5.562 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.251 ; 6.251 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.562 ; 5.562 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.774 ; 5.774 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.129 ; 5.129 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.746 ; 3.746 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.746 ; 3.746 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.820 ; 3.820 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.933 ; 3.933 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.033 ; 4.033 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.435 ; 4.435 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.180 ; 4.180 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.226 ; 4.226 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.106 ; 4.106 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.889 ; 3.889 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.189 ; 4.189 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.029 ; 4.029 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.085 ; 4.085 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.087 ; 4.087 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.047 ; 4.047 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.008 ; 4.008 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.014 ; 4.014 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.064 ; 4.064 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.056 ; 4.056 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.766 ; 4.766 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.351 ; 4.351 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_ce        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.095 ; 4.095 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.516 ; 3.516 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.838 ; 3.838 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.813 ; 3.813 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.762 ; 3.762 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.794 ; 3.794 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.815 ; 3.815 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.794 ; 3.794 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.783 ; 3.783 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.677 ; 3.677 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.787 ; 3.787 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.690 ; 3.690 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.730 ; 3.730 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.578 ; 3.578 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.659 ; 3.659 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.523 ; 3.523 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.549 ; 3.549 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.516 ; 3.516 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.526 ; 3.526 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.596 ; 3.596 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.748 ; 3.748 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.801 ; 3.801 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.800 ; 3.800 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.889 ; 3.889 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.937 ; 3.937 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.990 ; 3.990 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.022 ; 4.022 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.124 ; 4.124 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.288 ; 4.288 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.349 ; 4.349 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.006 ; 4.006 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.957 ; 3.957 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.049 ; 4.049 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.758 ; 3.758 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.057 ; 4.057 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.898 ; 3.898 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                          ; To Clock                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; clk100m                                                                                             ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; clk100m                                                                                             ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 65953    ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 135      ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 269      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                          ; To Clock                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; clk100m                                                                                             ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; clk100m                                                                                             ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 65953    ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 135      ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 269      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 32    ; 32   ;
; Unconstrained Input Port Paths  ; 32    ; 32   ;
; Unconstrained Output Ports      ; 66    ; 66   ;
; Unconstrained Output Port Paths ; 116   ; 116  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jun 05 17:14:43 2018
Info: Command: quartus_sta BumperCar -c BumperCar
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'BumperCar.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name vga_ctrl:vga_ctrl_realization|clk25m vga_ctrl:vga_ctrl_realization|clk25m
    Info (332105): create_clock -period 1.000 -name vga_ctrl:vga_ctrl_realization|clk50m vga_ctrl:vga_ctrl_realization|clk50m
    Info (332105): create_clock -period 1.000 -name clk100m clk100m
    Info (332105): create_clock -period 1.000 -name vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.543
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.543     -1201.078 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):    -2.672      -200.809 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
    Info (332119):     1.091         0.000 vga_ctrl:vga_ctrl_realization|clk50m 
    Info (332119):     3.157         0.000 clk100m 
Info (332146): Worst-case hold slack is -3.169
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.169        -6.092 clk100m 
    Info (332119):    -0.857        -0.857 vga_ctrl:vga_ctrl_realization|clk50m 
    Info (332119):     0.499         0.000 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):     0.745         0.000 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941        -4.909 clk100m 
    Info (332119):    -0.742      -247.828 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):    -0.742      -176.596 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
    Info (332119):    -0.742        -1.484 vga_ctrl:vga_ctrl_realization|clk50m 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.872
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.872      -281.239 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):    -0.275        -2.900 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
    Info (332119):     0.773         0.000 vga_ctrl:vga_ctrl_realization|clk50m 
    Info (332119):     2.104         0.000 clk100m 
Info (332146): Worst-case hold slack is -1.748
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.748        -3.472 clk100m 
    Info (332119):    -0.393        -0.393 vga_ctrl:vga_ctrl_realization|clk50m 
    Info (332119):     0.215         0.000 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):     0.241         0.000 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -3.380 clk100m 
    Info (332119):    -0.500      -167.000 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):    -0.500      -119.000 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
    Info (332119):    -0.500        -1.000 vga_ctrl:vga_ctrl_realization|clk50m 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 493 megabytes
    Info: Processing ended: Tue Jun 05 17:14:45 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


