ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f1xx_hal_msp.c **** 
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 3


  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 71 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 71 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  76:Core/Src/stm32f1xx_hal_msp.c ****   */
  77:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_DISABLE();
  66              		.loc 1 77 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 77 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 77 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 77 3 view .LVU16
  76 0030 43F08063 		orr	r3, r3, #67108864
  77              	.LVL2:
  78              		.loc 1 77 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 77 3 view .LVU18
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 82 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 4


  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_I2C_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_I2C_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c **** /**
  85:Core/Src/stm32f1xx_hal_msp.c ****   * @brief I2C MSP Initialization
  86:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  87:Core/Src/stm32f1xx_hal_msp.c ****   * @param hi2c: I2C handle pointer
  88:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
  89:Core/Src/stm32f1xx_hal_msp.c ****   */
  90:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  91:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 91 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 32
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		.loc 1 91 1 is_stmt 0 view .LVU21
 111 0000 10B5     		push	{r4, lr}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 8
 114              		.cfi_offset 4, -8
 115              		.cfi_offset 14, -4
 116 0002 88B0     		sub	sp, sp, #32
 117              	.LCFI3:
 118              		.cfi_def_cfa_offset 40
  92:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 119              		.loc 1 92 3 is_stmt 1 view .LVU22
 120              		.loc 1 92 20 is_stmt 0 view .LVU23
 121 0004 0023     		movs	r3, #0
 122 0006 0493     		str	r3, [sp, #16]
 123 0008 0593     		str	r3, [sp, #20]
 124 000a 0693     		str	r3, [sp, #24]
 125 000c 0793     		str	r3, [sp, #28]
  93:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 126              		.loc 1 93 3 is_stmt 1 view .LVU24
 127              		.loc 1 93 10 is_stmt 0 view .LVU25
 128 000e 0368     		ldr	r3, [r0]
 129              		.loc 1 93 5 view .LVU26
 130 0010 224A     		ldr	r2, .L11
 131 0012 9342     		cmp	r3, r2
 132 0014 04D0     		beq	.L9
  94:Core/Src/stm32f1xx_hal_msp.c ****   {
  95:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 0 */
  96:Core/Src/stm32f1xx_hal_msp.c **** 
  97:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END I2C1_MspInit 0 */
  98:Core/Src/stm32f1xx_hal_msp.c **** 
  99:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 5


 100:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 101:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 102:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 103:Core/Src/stm32f1xx_hal_msp.c ****     */
 104:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 107:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 109:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 110:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 111:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 113:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END I2C1_MspInit 1 */
 114:Core/Src/stm32f1xx_hal_msp.c ****   }
 115:Core/Src/stm32f1xx_hal_msp.c ****   else if(hi2c->Instance==I2C2)
 133              		.loc 1 115 8 is_stmt 1 view .LVU27
 134              		.loc 1 115 10 is_stmt 0 view .LVU28
 135 0016 224A     		ldr	r2, .L11+4
 136 0018 9342     		cmp	r3, r2
 137 001a 1FD0     		beq	.L10
 138              	.LVL4:
 139              	.L5:
 116:Core/Src/stm32f1xx_hal_msp.c ****   {
 117:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 0 */
 118:Core/Src/stm32f1xx_hal_msp.c **** 
 119:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END I2C2_MspInit 0 */
 120:Core/Src/stm32f1xx_hal_msp.c **** 
 121:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 122:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 123:Core/Src/stm32f1xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 124:Core/Src/stm32f1xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 125:Core/Src/stm32f1xx_hal_msp.c ****     */
 126:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 127:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 128:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 129:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 130:Core/Src/stm32f1xx_hal_msp.c **** 
 131:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 132:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_ENABLE();
 133:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 1 */
 134:Core/Src/stm32f1xx_hal_msp.c **** 
 135:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END I2C2_MspInit 1 */
 136:Core/Src/stm32f1xx_hal_msp.c ****   }
 137:Core/Src/stm32f1xx_hal_msp.c **** 
 138:Core/Src/stm32f1xx_hal_msp.c **** }
 140              		.loc 1 138 1 view .LVU29
 141 001c 08B0     		add	sp, sp, #32
 142              	.LCFI4:
 143              		.cfi_remember_state
 144              		.cfi_def_cfa_offset 8
 145              		@ sp needed
 146 001e 10BD     		pop	{r4, pc}
 147              	.LVL5:
 148              	.L9:
 149              	.LCFI5:
 150              		.cfi_restore_state
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 6


  99:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 151              		.loc 1 99 5 is_stmt 1 view .LVU30
 152              	.LBB5:
  99:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 153              		.loc 1 99 5 view .LVU31
  99:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 154              		.loc 1 99 5 view .LVU32
 155 0020 204C     		ldr	r4, .L11+8
 156 0022 A369     		ldr	r3, [r4, #24]
 157 0024 43F00803 		orr	r3, r3, #8
 158 0028 A361     		str	r3, [r4, #24]
  99:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 159              		.loc 1 99 5 view .LVU33
 160 002a A369     		ldr	r3, [r4, #24]
 161 002c 03F00803 		and	r3, r3, #8
 162 0030 0093     		str	r3, [sp]
  99:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 163              		.loc 1 99 5 view .LVU34
 164 0032 009B     		ldr	r3, [sp]
 165              	.LBE5:
  99:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 166              		.loc 1 99 5 view .LVU35
 104:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 167              		.loc 1 104 5 view .LVU36
 104:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 168              		.loc 1 104 25 is_stmt 0 view .LVU37
 169 0034 C023     		movs	r3, #192
 170 0036 0493     		str	r3, [sp, #16]
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 171              		.loc 1 105 5 is_stmt 1 view .LVU38
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 172              		.loc 1 105 26 is_stmt 0 view .LVU39
 173 0038 1223     		movs	r3, #18
 174 003a 0593     		str	r3, [sp, #20]
 106:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 175              		.loc 1 106 5 is_stmt 1 view .LVU40
 106:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 176              		.loc 1 106 27 is_stmt 0 view .LVU41
 177 003c 0323     		movs	r3, #3
 178 003e 0793     		str	r3, [sp, #28]
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 179              		.loc 1 107 5 is_stmt 1 view .LVU42
 180 0040 04A9     		add	r1, sp, #16
 181 0042 1948     		ldr	r0, .L11+12
 182              	.LVL6:
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 183              		.loc 1 107 5 is_stmt 0 view .LVU43
 184 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 185              	.LVL7:
 110:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 186              		.loc 1 110 5 is_stmt 1 view .LVU44
 187              	.LBB6:
 110:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 188              		.loc 1 110 5 view .LVU45
 110:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 189              		.loc 1 110 5 view .LVU46
 190 0048 E369     		ldr	r3, [r4, #28]
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 7


 191 004a 43F40013 		orr	r3, r3, #2097152
 192 004e E361     		str	r3, [r4, #28]
 110:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 193              		.loc 1 110 5 view .LVU47
 194 0050 E369     		ldr	r3, [r4, #28]
 195 0052 03F40013 		and	r3, r3, #2097152
 196 0056 0193     		str	r3, [sp, #4]
 110:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 197              		.loc 1 110 5 view .LVU48
 198 0058 019B     		ldr	r3, [sp, #4]
 199              	.LBE6:
 110:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 200              		.loc 1 110 5 view .LVU49
 201 005a DFE7     		b	.L5
 202              	.LVL8:
 203              	.L10:
 121:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 204              		.loc 1 121 5 view .LVU50
 205              	.LBB7:
 121:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 206              		.loc 1 121 5 view .LVU51
 121:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 207              		.loc 1 121 5 view .LVU52
 208 005c 114C     		ldr	r4, .L11+8
 209 005e A369     		ldr	r3, [r4, #24]
 210 0060 43F00803 		orr	r3, r3, #8
 211 0064 A361     		str	r3, [r4, #24]
 121:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 212              		.loc 1 121 5 view .LVU53
 213 0066 A369     		ldr	r3, [r4, #24]
 214 0068 03F00803 		and	r3, r3, #8
 215 006c 0293     		str	r3, [sp, #8]
 121:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 216              		.loc 1 121 5 view .LVU54
 217 006e 029B     		ldr	r3, [sp, #8]
 218              	.LBE7:
 121:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 219              		.loc 1 121 5 view .LVU55
 126:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 220              		.loc 1 126 5 view .LVU56
 126:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 221              		.loc 1 126 25 is_stmt 0 view .LVU57
 222 0070 4FF44063 		mov	r3, #3072
 223 0074 0493     		str	r3, [sp, #16]
 127:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 224              		.loc 1 127 5 is_stmt 1 view .LVU58
 127:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 225              		.loc 1 127 26 is_stmt 0 view .LVU59
 226 0076 1223     		movs	r3, #18
 227 0078 0593     		str	r3, [sp, #20]
 128:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 228              		.loc 1 128 5 is_stmt 1 view .LVU60
 128:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 229              		.loc 1 128 27 is_stmt 0 view .LVU61
 230 007a 0323     		movs	r3, #3
 231 007c 0793     		str	r3, [sp, #28]
 129:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 8


 232              		.loc 1 129 5 is_stmt 1 view .LVU62
 233 007e 04A9     		add	r1, sp, #16
 234 0080 0948     		ldr	r0, .L11+12
 235              	.LVL9:
 129:Core/Src/stm32f1xx_hal_msp.c **** 
 236              		.loc 1 129 5 is_stmt 0 view .LVU63
 237 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 238              	.LVL10:
 132:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 1 */
 239              		.loc 1 132 5 is_stmt 1 view .LVU64
 240              	.LBB8:
 132:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 1 */
 241              		.loc 1 132 5 view .LVU65
 132:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 1 */
 242              		.loc 1 132 5 view .LVU66
 243 0086 E369     		ldr	r3, [r4, #28]
 244 0088 43F48003 		orr	r3, r3, #4194304
 245 008c E361     		str	r3, [r4, #28]
 132:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 1 */
 246              		.loc 1 132 5 view .LVU67
 247 008e E369     		ldr	r3, [r4, #28]
 248 0090 03F48003 		and	r3, r3, #4194304
 249 0094 0393     		str	r3, [sp, #12]
 132:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 1 */
 250              		.loc 1 132 5 view .LVU68
 251 0096 039B     		ldr	r3, [sp, #12]
 252              	.LBE8:
 132:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 1 */
 253              		.loc 1 132 5 view .LVU69
 254              		.loc 1 138 1 is_stmt 0 view .LVU70
 255 0098 C0E7     		b	.L5
 256              	.L12:
 257 009a 00BF     		.align	2
 258              	.L11:
 259 009c 00540040 		.word	1073763328
 260 00a0 00580040 		.word	1073764352
 261 00a4 00100240 		.word	1073876992
 262 00a8 000C0140 		.word	1073810432
 263              		.cfi_endproc
 264              	.LFE66:
 266              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 267              		.align	1
 268              		.global	HAL_I2C_MspDeInit
 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 273              	HAL_I2C_MspDeInit:
 274              	.LVL11:
 275              	.LFB67:
 139:Core/Src/stm32f1xx_hal_msp.c **** 
 140:Core/Src/stm32f1xx_hal_msp.c **** /**
 141:Core/Src/stm32f1xx_hal_msp.c ****   * @brief I2C MSP De-Initialization
 142:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 143:Core/Src/stm32f1xx_hal_msp.c ****   * @param hi2c: I2C handle pointer
 144:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 145:Core/Src/stm32f1xx_hal_msp.c ****   */
 146:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 9


 147:Core/Src/stm32f1xx_hal_msp.c **** {
 276              		.loc 1 147 1 is_stmt 1 view -0
 277              		.cfi_startproc
 278              		@ args = 0, pretend = 0, frame = 0
 279              		@ frame_needed = 0, uses_anonymous_args = 0
 280              		.loc 1 147 1 is_stmt 0 view .LVU72
 281 0000 10B5     		push	{r4, lr}
 282              	.LCFI6:
 283              		.cfi_def_cfa_offset 8
 284              		.cfi_offset 4, -8
 285              		.cfi_offset 14, -4
 148:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 286              		.loc 1 148 3 is_stmt 1 view .LVU73
 287              		.loc 1 148 10 is_stmt 0 view .LVU74
 288 0002 0368     		ldr	r3, [r0]
 289              		.loc 1 148 5 view .LVU75
 290 0004 144A     		ldr	r2, .L19
 291 0006 9342     		cmp	r3, r2
 292 0008 03D0     		beq	.L17
 149:Core/Src/stm32f1xx_hal_msp.c ****   {
 150:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspDeInit 0 */
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 152:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END I2C1_MspDeInit 0 */
 153:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 154:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 155:Core/Src/stm32f1xx_hal_msp.c **** 
 156:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 157:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 158:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 159:Core/Src/stm32f1xx_hal_msp.c ****     */
 160:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 161:Core/Src/stm32f1xx_hal_msp.c **** 
 162:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 163:Core/Src/stm32f1xx_hal_msp.c **** 
 164:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspDeInit 1 */
 165:Core/Src/stm32f1xx_hal_msp.c **** 
 166:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END I2C1_MspDeInit 1 */
 167:Core/Src/stm32f1xx_hal_msp.c ****   }
 168:Core/Src/stm32f1xx_hal_msp.c ****   else if(hi2c->Instance==I2C2)
 293              		.loc 1 168 8 is_stmt 1 view .LVU76
 294              		.loc 1 168 10 is_stmt 0 view .LVU77
 295 000a 144A     		ldr	r2, .L19+4
 296 000c 9342     		cmp	r3, r2
 297 000e 10D0     		beq	.L18
 298              	.LVL12:
 299              	.L13:
 169:Core/Src/stm32f1xx_hal_msp.c ****   {
 170:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspDeInit 0 */
 171:Core/Src/stm32f1xx_hal_msp.c **** 
 172:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END I2C2_MspDeInit 0 */
 173:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 174:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_DISABLE();
 175:Core/Src/stm32f1xx_hal_msp.c **** 
 176:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 177:Core/Src/stm32f1xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 178:Core/Src/stm32f1xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 179:Core/Src/stm32f1xx_hal_msp.c ****     */
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 10


 180:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 182:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 184:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspDeInit 1 */
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 186:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END I2C2_MspDeInit 1 */
 187:Core/Src/stm32f1xx_hal_msp.c ****   }
 188:Core/Src/stm32f1xx_hal_msp.c **** 
 189:Core/Src/stm32f1xx_hal_msp.c **** }
 300              		.loc 1 189 1 view .LVU78
 301 0010 10BD     		pop	{r4, pc}
 302              	.LVL13:
 303              	.L17:
 154:Core/Src/stm32f1xx_hal_msp.c **** 
 304              		.loc 1 154 5 is_stmt 1 view .LVU79
 305 0012 02F5DE32 		add	r2, r2, #113664
 306 0016 D369     		ldr	r3, [r2, #28]
 307 0018 23F40013 		bic	r3, r3, #2097152
 308 001c D361     		str	r3, [r2, #28]
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 309              		.loc 1 160 5 view .LVU80
 310 001e 104C     		ldr	r4, .L19+8
 311 0020 4021     		movs	r1, #64
 312 0022 2046     		mov	r0, r4
 313              	.LVL14:
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 314              		.loc 1 160 5 is_stmt 0 view .LVU81
 315 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 316              	.LVL15:
 162:Core/Src/stm32f1xx_hal_msp.c **** 
 317              		.loc 1 162 5 is_stmt 1 view .LVU82
 318 0028 8021     		movs	r1, #128
 319 002a 2046     		mov	r0, r4
 320 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 321              	.LVL16:
 322 0030 EEE7     		b	.L13
 323              	.LVL17:
 324              	.L18:
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 325              		.loc 1 174 5 view .LVU83
 326 0032 02F5DC32 		add	r2, r2, #112640
 327 0036 D369     		ldr	r3, [r2, #28]
 328 0038 23F48003 		bic	r3, r3, #4194304
 329 003c D361     		str	r3, [r2, #28]
 180:Core/Src/stm32f1xx_hal_msp.c **** 
 330              		.loc 1 180 5 view .LVU84
 331 003e 084C     		ldr	r4, .L19+8
 332 0040 4FF48061 		mov	r1, #1024
 333 0044 2046     		mov	r0, r4
 334              	.LVL18:
 180:Core/Src/stm32f1xx_hal_msp.c **** 
 335              		.loc 1 180 5 is_stmt 0 view .LVU85
 336 0046 FFF7FEFF 		bl	HAL_GPIO_DeInit
 337              	.LVL19:
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 338              		.loc 1 182 5 is_stmt 1 view .LVU86
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 11


 339 004a 4FF40061 		mov	r1, #2048
 340 004e 2046     		mov	r0, r4
 341 0050 FFF7FEFF 		bl	HAL_GPIO_DeInit
 342              	.LVL20:
 343              		.loc 1 189 1 is_stmt 0 view .LVU87
 344 0054 DCE7     		b	.L13
 345              	.L20:
 346 0056 00BF     		.align	2
 347              	.L19:
 348 0058 00540040 		.word	1073763328
 349 005c 00580040 		.word	1073764352
 350 0060 000C0140 		.word	1073810432
 351              		.cfi_endproc
 352              	.LFE67:
 354              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 355              		.align	1
 356              		.global	HAL_SPI_MspInit
 357              		.syntax unified
 358              		.thumb
 359              		.thumb_func
 361              	HAL_SPI_MspInit:
 362              	.LVL21:
 363              	.LFB68:
 190:Core/Src/stm32f1xx_hal_msp.c **** 
 191:Core/Src/stm32f1xx_hal_msp.c **** /**
 192:Core/Src/stm32f1xx_hal_msp.c ****   * @brief SPI MSP Initialization
 193:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 194:Core/Src/stm32f1xx_hal_msp.c ****   * @param hspi: SPI handle pointer
 195:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 196:Core/Src/stm32f1xx_hal_msp.c ****   */
 197:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 198:Core/Src/stm32f1xx_hal_msp.c **** {
 364              		.loc 1 198 1 is_stmt 1 view -0
 365              		.cfi_startproc
 366              		@ args = 0, pretend = 0, frame = 24
 367              		@ frame_needed = 0, uses_anonymous_args = 0
 368              		.loc 1 198 1 is_stmt 0 view .LVU89
 369 0000 30B5     		push	{r4, r5, lr}
 370              	.LCFI7:
 371              		.cfi_def_cfa_offset 12
 372              		.cfi_offset 4, -12
 373              		.cfi_offset 5, -8
 374              		.cfi_offset 14, -4
 375 0002 87B0     		sub	sp, sp, #28
 376              	.LCFI8:
 377              		.cfi_def_cfa_offset 40
 199:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 378              		.loc 1 199 3 is_stmt 1 view .LVU90
 379              		.loc 1 199 20 is_stmt 0 view .LVU91
 380 0004 0023     		movs	r3, #0
 381 0006 0293     		str	r3, [sp, #8]
 382 0008 0393     		str	r3, [sp, #12]
 383 000a 0493     		str	r3, [sp, #16]
 384 000c 0593     		str	r3, [sp, #20]
 200:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 385              		.loc 1 200 3 is_stmt 1 view .LVU92
 386              		.loc 1 200 10 is_stmt 0 view .LVU93
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 12


 387 000e 0268     		ldr	r2, [r0]
 388              		.loc 1 200 5 view .LVU94
 389 0010 174B     		ldr	r3, .L25
 390 0012 9A42     		cmp	r2, r3
 391 0014 01D0     		beq	.L24
 392              	.LVL22:
 393              	.L21:
 201:Core/Src/stm32f1xx_hal_msp.c ****   {
 202:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspInit 0 */
 203:Core/Src/stm32f1xx_hal_msp.c **** 
 204:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END SPI1_MspInit 0 */
 205:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 206:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 207:Core/Src/stm32f1xx_hal_msp.c **** 
 208:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 209:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 210:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 211:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 212:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 213:Core/Src/stm32f1xx_hal_msp.c ****     */
 214:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 215:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 216:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 217:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 219:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 220:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 221:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 222:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 223:Core/Src/stm32f1xx_hal_msp.c **** 
 224:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspInit 1 */
 225:Core/Src/stm32f1xx_hal_msp.c **** 
 226:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END SPI1_MspInit 1 */
 227:Core/Src/stm32f1xx_hal_msp.c **** 
 228:Core/Src/stm32f1xx_hal_msp.c ****   }
 229:Core/Src/stm32f1xx_hal_msp.c **** 
 230:Core/Src/stm32f1xx_hal_msp.c **** }
 394              		.loc 1 230 1 view .LVU95
 395 0016 07B0     		add	sp, sp, #28
 396              	.LCFI9:
 397              		.cfi_remember_state
 398              		.cfi_def_cfa_offset 12
 399              		@ sp needed
 400 0018 30BD     		pop	{r4, r5, pc}
 401              	.LVL23:
 402              	.L24:
 403              	.LCFI10:
 404              		.cfi_restore_state
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 405              		.loc 1 206 5 is_stmt 1 view .LVU96
 406              	.LBB9:
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 407              		.loc 1 206 5 view .LVU97
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 408              		.loc 1 206 5 view .LVU98
 409 001a 03F56043 		add	r3, r3, #57344
 410 001e 9A69     		ldr	r2, [r3, #24]
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 13


 411 0020 42F48052 		orr	r2, r2, #4096
 412 0024 9A61     		str	r2, [r3, #24]
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 413              		.loc 1 206 5 view .LVU99
 414 0026 9A69     		ldr	r2, [r3, #24]
 415 0028 02F48052 		and	r2, r2, #4096
 416 002c 0092     		str	r2, [sp]
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 417              		.loc 1 206 5 view .LVU100
 418 002e 009A     		ldr	r2, [sp]
 419              	.LBE9:
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 420              		.loc 1 206 5 view .LVU101
 208:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 421              		.loc 1 208 5 view .LVU102
 422              	.LBB10:
 208:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 423              		.loc 1 208 5 view .LVU103
 208:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 424              		.loc 1 208 5 view .LVU104
 425 0030 9A69     		ldr	r2, [r3, #24]
 426 0032 42F00402 		orr	r2, r2, #4
 427 0036 9A61     		str	r2, [r3, #24]
 208:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 428              		.loc 1 208 5 view .LVU105
 429 0038 9B69     		ldr	r3, [r3, #24]
 430 003a 03F00403 		and	r3, r3, #4
 431 003e 0193     		str	r3, [sp, #4]
 208:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 432              		.loc 1 208 5 view .LVU106
 433 0040 019B     		ldr	r3, [sp, #4]
 434              	.LBE10:
 208:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 435              		.loc 1 208 5 view .LVU107
 214:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 436              		.loc 1 214 5 view .LVU108
 214:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 437              		.loc 1 214 25 is_stmt 0 view .LVU109
 438 0042 A023     		movs	r3, #160
 439 0044 0293     		str	r3, [sp, #8]
 215:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 440              		.loc 1 215 5 is_stmt 1 view .LVU110
 215:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 441              		.loc 1 215 26 is_stmt 0 view .LVU111
 442 0046 0223     		movs	r3, #2
 443 0048 0393     		str	r3, [sp, #12]
 216:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 444              		.loc 1 216 5 is_stmt 1 view .LVU112
 216:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 445              		.loc 1 216 27 is_stmt 0 view .LVU113
 446 004a 0323     		movs	r3, #3
 447 004c 0593     		str	r3, [sp, #20]
 217:Core/Src/stm32f1xx_hal_msp.c **** 
 448              		.loc 1 217 5 is_stmt 1 view .LVU114
 449 004e 02AD     		add	r5, sp, #8
 450 0050 084C     		ldr	r4, .L25+4
 451 0052 2946     		mov	r1, r5
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 14


 452 0054 2046     		mov	r0, r4
 453              	.LVL24:
 217:Core/Src/stm32f1xx_hal_msp.c **** 
 454              		.loc 1 217 5 is_stmt 0 view .LVU115
 455 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 456              	.LVL25:
 219:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 457              		.loc 1 219 5 is_stmt 1 view .LVU116
 219:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 458              		.loc 1 219 25 is_stmt 0 view .LVU117
 459 005a 4023     		movs	r3, #64
 460 005c 0293     		str	r3, [sp, #8]
 220:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 461              		.loc 1 220 5 is_stmt 1 view .LVU118
 220:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 462              		.loc 1 220 26 is_stmt 0 view .LVU119
 463 005e 0023     		movs	r3, #0
 464 0060 0393     		str	r3, [sp, #12]
 221:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 465              		.loc 1 221 5 is_stmt 1 view .LVU120
 221:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 466              		.loc 1 221 26 is_stmt 0 view .LVU121
 467 0062 0493     		str	r3, [sp, #16]
 222:Core/Src/stm32f1xx_hal_msp.c **** 
 468              		.loc 1 222 5 is_stmt 1 view .LVU122
 469 0064 2946     		mov	r1, r5
 470 0066 2046     		mov	r0, r4
 471 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 472              	.LVL26:
 473              		.loc 1 230 1 is_stmt 0 view .LVU123
 474 006c D3E7     		b	.L21
 475              	.L26:
 476 006e 00BF     		.align	2
 477              	.L25:
 478 0070 00300140 		.word	1073819648
 479 0074 00080140 		.word	1073809408
 480              		.cfi_endproc
 481              	.LFE68:
 483              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 484              		.align	1
 485              		.global	HAL_SPI_MspDeInit
 486              		.syntax unified
 487              		.thumb
 488              		.thumb_func
 490              	HAL_SPI_MspDeInit:
 491              	.LVL27:
 492              	.LFB69:
 231:Core/Src/stm32f1xx_hal_msp.c **** 
 232:Core/Src/stm32f1xx_hal_msp.c **** /**
 233:Core/Src/stm32f1xx_hal_msp.c ****   * @brief SPI MSP De-Initialization
 234:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 235:Core/Src/stm32f1xx_hal_msp.c ****   * @param hspi: SPI handle pointer
 236:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 237:Core/Src/stm32f1xx_hal_msp.c ****   */
 238:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 239:Core/Src/stm32f1xx_hal_msp.c **** {
 493              		.loc 1 239 1 is_stmt 1 view -0
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 15


 494              		.cfi_startproc
 495              		@ args = 0, pretend = 0, frame = 0
 496              		@ frame_needed = 0, uses_anonymous_args = 0
 497              		.loc 1 239 1 is_stmt 0 view .LVU125
 498 0000 08B5     		push	{r3, lr}
 499              	.LCFI11:
 500              		.cfi_def_cfa_offset 8
 501              		.cfi_offset 3, -8
 502              		.cfi_offset 14, -4
 240:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 503              		.loc 1 240 3 is_stmt 1 view .LVU126
 504              		.loc 1 240 10 is_stmt 0 view .LVU127
 505 0002 0268     		ldr	r2, [r0]
 506              		.loc 1 240 5 view .LVU128
 507 0004 064B     		ldr	r3, .L31
 508 0006 9A42     		cmp	r2, r3
 509 0008 00D0     		beq	.L30
 510              	.LVL28:
 511              	.L27:
 241:Core/Src/stm32f1xx_hal_msp.c ****   {
 242:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspDeInit 0 */
 243:Core/Src/stm32f1xx_hal_msp.c **** 
 244:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END SPI1_MspDeInit 0 */
 245:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 246:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 247:Core/Src/stm32f1xx_hal_msp.c **** 
 248:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 249:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 250:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 251:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 252:Core/Src/stm32f1xx_hal_msp.c ****     */
 253:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 254:Core/Src/stm32f1xx_hal_msp.c **** 
 255:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspDeInit 1 */
 256:Core/Src/stm32f1xx_hal_msp.c **** 
 257:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END SPI1_MspDeInit 1 */
 258:Core/Src/stm32f1xx_hal_msp.c ****   }
 259:Core/Src/stm32f1xx_hal_msp.c **** 
 260:Core/Src/stm32f1xx_hal_msp.c **** }
 512              		.loc 1 260 1 view .LVU129
 513 000a 08BD     		pop	{r3, pc}
 514              	.LVL29:
 515              	.L30:
 246:Core/Src/stm32f1xx_hal_msp.c **** 
 516              		.loc 1 246 5 is_stmt 1 view .LVU130
 517 000c 054A     		ldr	r2, .L31+4
 518 000e 9369     		ldr	r3, [r2, #24]
 519 0010 23F48053 		bic	r3, r3, #4096
 520 0014 9361     		str	r3, [r2, #24]
 253:Core/Src/stm32f1xx_hal_msp.c **** 
 521              		.loc 1 253 5 view .LVU131
 522 0016 E021     		movs	r1, #224
 523 0018 0348     		ldr	r0, .L31+8
 524              	.LVL30:
 253:Core/Src/stm32f1xx_hal_msp.c **** 
 525              		.loc 1 253 5 is_stmt 0 view .LVU132
 526 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 16


 527              	.LVL31:
 528              		.loc 1 260 1 view .LVU133
 529 001e F4E7     		b	.L27
 530              	.L32:
 531              		.align	2
 532              	.L31:
 533 0020 00300140 		.word	1073819648
 534 0024 00100240 		.word	1073876992
 535 0028 00080140 		.word	1073809408
 536              		.cfi_endproc
 537              	.LFE69:
 539              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 540              		.align	1
 541              		.global	HAL_UART_MspInit
 542              		.syntax unified
 543              		.thumb
 544              		.thumb_func
 546              	HAL_UART_MspInit:
 547              	.LVL32:
 548              	.LFB70:
 261:Core/Src/stm32f1xx_hal_msp.c **** 
 262:Core/Src/stm32f1xx_hal_msp.c **** /**
 263:Core/Src/stm32f1xx_hal_msp.c ****   * @brief UART MSP Initialization
 264:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 265:Core/Src/stm32f1xx_hal_msp.c ****   * @param huart: UART handle pointer
 266:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 267:Core/Src/stm32f1xx_hal_msp.c ****   */
 268:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 269:Core/Src/stm32f1xx_hal_msp.c **** {
 549              		.loc 1 269 1 is_stmt 1 view -0
 550              		.cfi_startproc
 551              		@ args = 0, pretend = 0, frame = 32
 552              		@ frame_needed = 0, uses_anonymous_args = 0
 553              		.loc 1 269 1 is_stmt 0 view .LVU135
 554 0000 30B5     		push	{r4, r5, lr}
 555              	.LCFI12:
 556              		.cfi_def_cfa_offset 12
 557              		.cfi_offset 4, -12
 558              		.cfi_offset 5, -8
 559              		.cfi_offset 14, -4
 560 0002 89B0     		sub	sp, sp, #36
 561              	.LCFI13:
 562              		.cfi_def_cfa_offset 48
 270:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 563              		.loc 1 270 3 is_stmt 1 view .LVU136
 564              		.loc 1 270 20 is_stmt 0 view .LVU137
 565 0004 0023     		movs	r3, #0
 566 0006 0493     		str	r3, [sp, #16]
 567 0008 0593     		str	r3, [sp, #20]
 568 000a 0693     		str	r3, [sp, #24]
 569 000c 0793     		str	r3, [sp, #28]
 271:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 570              		.loc 1 271 3 is_stmt 1 view .LVU138
 571              		.loc 1 271 11 is_stmt 0 view .LVU139
 572 000e 0368     		ldr	r3, [r0]
 573              		.loc 1 271 5 view .LVU140
 574 0010 2D4A     		ldr	r2, .L39
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 17


 575 0012 9342     		cmp	r3, r2
 576 0014 04D0     		beq	.L37
 272:Core/Src/stm32f1xx_hal_msp.c ****   {
 273:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspInit 0 */
 274:Core/Src/stm32f1xx_hal_msp.c **** 
 275:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART1_MspInit 0 */
 276:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 277:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 278:Core/Src/stm32f1xx_hal_msp.c **** 
 279:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 280:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 281:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 282:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 283:Core/Src/stm32f1xx_hal_msp.c ****     */
 284:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 285:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 286:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 287:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 288:Core/Src/stm32f1xx_hal_msp.c **** 
 289:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 290:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 291:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 292:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 293:Core/Src/stm32f1xx_hal_msp.c **** 
 294:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspInit 1 */
 295:Core/Src/stm32f1xx_hal_msp.c **** 
 296:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART1_MspInit 1 */
 297:Core/Src/stm32f1xx_hal_msp.c ****   }
 298:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 577              		.loc 1 298 8 is_stmt 1 view .LVU141
 578              		.loc 1 298 10 is_stmt 0 view .LVU142
 579 0016 2D4A     		ldr	r2, .L39+4
 580 0018 9342     		cmp	r3, r2
 581 001a 2CD0     		beq	.L38
 582              	.LVL33:
 583              	.L33:
 299:Core/Src/stm32f1xx_hal_msp.c ****   {
 300:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspInit 0 */
 301:Core/Src/stm32f1xx_hal_msp.c **** 
 302:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART2_MspInit 0 */
 303:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 304:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 305:Core/Src/stm32f1xx_hal_msp.c **** 
 306:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 307:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 308:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 309:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 310:Core/Src/stm32f1xx_hal_msp.c ****     */
 311:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 312:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 313:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 314:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 315:Core/Src/stm32f1xx_hal_msp.c **** 
 316:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 317:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 318:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 319:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 18


 320:Core/Src/stm32f1xx_hal_msp.c **** 
 321:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspInit 1 */
 322:Core/Src/stm32f1xx_hal_msp.c **** 
 323:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART2_MspInit 1 */
 324:Core/Src/stm32f1xx_hal_msp.c ****   }
 325:Core/Src/stm32f1xx_hal_msp.c **** 
 326:Core/Src/stm32f1xx_hal_msp.c **** }
 584              		.loc 1 326 1 view .LVU143
 585 001c 09B0     		add	sp, sp, #36
 586              	.LCFI14:
 587              		.cfi_remember_state
 588              		.cfi_def_cfa_offset 12
 589              		@ sp needed
 590 001e 30BD     		pop	{r4, r5, pc}
 591              	.LVL34:
 592              	.L37:
 593              	.LCFI15:
 594              		.cfi_restore_state
 277:Core/Src/stm32f1xx_hal_msp.c **** 
 595              		.loc 1 277 5 is_stmt 1 view .LVU144
 596              	.LBB11:
 277:Core/Src/stm32f1xx_hal_msp.c **** 
 597              		.loc 1 277 5 view .LVU145
 277:Core/Src/stm32f1xx_hal_msp.c **** 
 598              		.loc 1 277 5 view .LVU146
 599 0020 2B4B     		ldr	r3, .L39+8
 600 0022 9A69     		ldr	r2, [r3, #24]
 601 0024 42F48042 		orr	r2, r2, #16384
 602 0028 9A61     		str	r2, [r3, #24]
 277:Core/Src/stm32f1xx_hal_msp.c **** 
 603              		.loc 1 277 5 view .LVU147
 604 002a 9A69     		ldr	r2, [r3, #24]
 605 002c 02F48042 		and	r2, r2, #16384
 606 0030 0092     		str	r2, [sp]
 277:Core/Src/stm32f1xx_hal_msp.c **** 
 607              		.loc 1 277 5 view .LVU148
 608 0032 009A     		ldr	r2, [sp]
 609              	.LBE11:
 277:Core/Src/stm32f1xx_hal_msp.c **** 
 610              		.loc 1 277 5 view .LVU149
 279:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 611              		.loc 1 279 5 view .LVU150
 612              	.LBB12:
 279:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 613              		.loc 1 279 5 view .LVU151
 279:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 614              		.loc 1 279 5 view .LVU152
 615 0034 9A69     		ldr	r2, [r3, #24]
 616 0036 42F00402 		orr	r2, r2, #4
 617 003a 9A61     		str	r2, [r3, #24]
 279:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 618              		.loc 1 279 5 view .LVU153
 619 003c 9B69     		ldr	r3, [r3, #24]
 620 003e 03F00403 		and	r3, r3, #4
 621 0042 0193     		str	r3, [sp, #4]
 279:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 622              		.loc 1 279 5 view .LVU154
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 19


 623 0044 019B     		ldr	r3, [sp, #4]
 624              	.LBE12:
 279:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 625              		.loc 1 279 5 view .LVU155
 284:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 626              		.loc 1 284 5 view .LVU156
 284:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 627              		.loc 1 284 25 is_stmt 0 view .LVU157
 628 0046 4FF40073 		mov	r3, #512
 629 004a 0493     		str	r3, [sp, #16]
 285:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 630              		.loc 1 285 5 is_stmt 1 view .LVU158
 285:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 631              		.loc 1 285 26 is_stmt 0 view .LVU159
 632 004c 0223     		movs	r3, #2
 633 004e 0593     		str	r3, [sp, #20]
 286:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 634              		.loc 1 286 5 is_stmt 1 view .LVU160
 286:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 635              		.loc 1 286 27 is_stmt 0 view .LVU161
 636 0050 0323     		movs	r3, #3
 637 0052 0793     		str	r3, [sp, #28]
 287:Core/Src/stm32f1xx_hal_msp.c **** 
 638              		.loc 1 287 5 is_stmt 1 view .LVU162
 639 0054 04AD     		add	r5, sp, #16
 640 0056 1F4C     		ldr	r4, .L39+12
 641 0058 2946     		mov	r1, r5
 642 005a 2046     		mov	r0, r4
 643              	.LVL35:
 287:Core/Src/stm32f1xx_hal_msp.c **** 
 644              		.loc 1 287 5 is_stmt 0 view .LVU163
 645 005c FFF7FEFF 		bl	HAL_GPIO_Init
 646              	.LVL36:
 289:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 647              		.loc 1 289 5 is_stmt 1 view .LVU164
 289:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 648              		.loc 1 289 25 is_stmt 0 view .LVU165
 649 0060 4FF48063 		mov	r3, #1024
 650 0064 0493     		str	r3, [sp, #16]
 290:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 651              		.loc 1 290 5 is_stmt 1 view .LVU166
 290:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 652              		.loc 1 290 26 is_stmt 0 view .LVU167
 653 0066 0023     		movs	r3, #0
 654 0068 0593     		str	r3, [sp, #20]
 291:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 655              		.loc 1 291 5 is_stmt 1 view .LVU168
 291:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 656              		.loc 1 291 26 is_stmt 0 view .LVU169
 657 006a 0693     		str	r3, [sp, #24]
 292:Core/Src/stm32f1xx_hal_msp.c **** 
 658              		.loc 1 292 5 is_stmt 1 view .LVU170
 659 006c 2946     		mov	r1, r5
 660 006e 2046     		mov	r0, r4
 661 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 662              	.LVL37:
 663 0074 D2E7     		b	.L33
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 20


 664              	.LVL38:
 665              	.L38:
 304:Core/Src/stm32f1xx_hal_msp.c **** 
 666              		.loc 1 304 5 view .LVU171
 667              	.LBB13:
 304:Core/Src/stm32f1xx_hal_msp.c **** 
 668              		.loc 1 304 5 view .LVU172
 304:Core/Src/stm32f1xx_hal_msp.c **** 
 669              		.loc 1 304 5 view .LVU173
 670 0076 164B     		ldr	r3, .L39+8
 671 0078 DA69     		ldr	r2, [r3, #28]
 672 007a 42F40032 		orr	r2, r2, #131072
 673 007e DA61     		str	r2, [r3, #28]
 304:Core/Src/stm32f1xx_hal_msp.c **** 
 674              		.loc 1 304 5 view .LVU174
 675 0080 DA69     		ldr	r2, [r3, #28]
 676 0082 02F40032 		and	r2, r2, #131072
 677 0086 0292     		str	r2, [sp, #8]
 304:Core/Src/stm32f1xx_hal_msp.c **** 
 678              		.loc 1 304 5 view .LVU175
 679 0088 029A     		ldr	r2, [sp, #8]
 680              	.LBE13:
 304:Core/Src/stm32f1xx_hal_msp.c **** 
 681              		.loc 1 304 5 view .LVU176
 306:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 682              		.loc 1 306 5 view .LVU177
 683              	.LBB14:
 306:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 684              		.loc 1 306 5 view .LVU178
 306:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 685              		.loc 1 306 5 view .LVU179
 686 008a 9A69     		ldr	r2, [r3, #24]
 687 008c 42F00402 		orr	r2, r2, #4
 688 0090 9A61     		str	r2, [r3, #24]
 306:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 689              		.loc 1 306 5 view .LVU180
 690 0092 9B69     		ldr	r3, [r3, #24]
 691 0094 03F00403 		and	r3, r3, #4
 692 0098 0393     		str	r3, [sp, #12]
 306:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 693              		.loc 1 306 5 view .LVU181
 694 009a 039B     		ldr	r3, [sp, #12]
 695              	.LBE14:
 306:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 696              		.loc 1 306 5 view .LVU182
 311:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 697              		.loc 1 311 5 view .LVU183
 311:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 698              		.loc 1 311 25 is_stmt 0 view .LVU184
 699 009c 0423     		movs	r3, #4
 700 009e 0493     		str	r3, [sp, #16]
 312:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 701              		.loc 1 312 5 is_stmt 1 view .LVU185
 312:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 702              		.loc 1 312 26 is_stmt 0 view .LVU186
 703 00a0 0223     		movs	r3, #2
 704 00a2 0593     		str	r3, [sp, #20]
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 21


 313:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 705              		.loc 1 313 5 is_stmt 1 view .LVU187
 313:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 706              		.loc 1 313 27 is_stmt 0 view .LVU188
 707 00a4 0323     		movs	r3, #3
 708 00a6 0793     		str	r3, [sp, #28]
 314:Core/Src/stm32f1xx_hal_msp.c **** 
 709              		.loc 1 314 5 is_stmt 1 view .LVU189
 710 00a8 04AD     		add	r5, sp, #16
 711 00aa 0A4C     		ldr	r4, .L39+12
 712 00ac 2946     		mov	r1, r5
 713 00ae 2046     		mov	r0, r4
 714              	.LVL39:
 314:Core/Src/stm32f1xx_hal_msp.c **** 
 715              		.loc 1 314 5 is_stmt 0 view .LVU190
 716 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 717              	.LVL40:
 316:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 718              		.loc 1 316 5 is_stmt 1 view .LVU191
 316:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 719              		.loc 1 316 25 is_stmt 0 view .LVU192
 720 00b4 0823     		movs	r3, #8
 721 00b6 0493     		str	r3, [sp, #16]
 317:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 722              		.loc 1 317 5 is_stmt 1 view .LVU193
 317:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 723              		.loc 1 317 26 is_stmt 0 view .LVU194
 724 00b8 0023     		movs	r3, #0
 725 00ba 0593     		str	r3, [sp, #20]
 318:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 726              		.loc 1 318 5 is_stmt 1 view .LVU195
 318:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 727              		.loc 1 318 26 is_stmt 0 view .LVU196
 728 00bc 0693     		str	r3, [sp, #24]
 319:Core/Src/stm32f1xx_hal_msp.c **** 
 729              		.loc 1 319 5 is_stmt 1 view .LVU197
 730 00be 2946     		mov	r1, r5
 731 00c0 2046     		mov	r0, r4
 732 00c2 FFF7FEFF 		bl	HAL_GPIO_Init
 733              	.LVL41:
 734              		.loc 1 326 1 is_stmt 0 view .LVU198
 735 00c6 A9E7     		b	.L33
 736              	.L40:
 737              		.align	2
 738              	.L39:
 739 00c8 00380140 		.word	1073821696
 740 00cc 00440040 		.word	1073759232
 741 00d0 00100240 		.word	1073876992
 742 00d4 00080140 		.word	1073809408
 743              		.cfi_endproc
 744              	.LFE70:
 746              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 747              		.align	1
 748              		.global	HAL_UART_MspDeInit
 749              		.syntax unified
 750              		.thumb
 751              		.thumb_func
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 22


 753              	HAL_UART_MspDeInit:
 754              	.LVL42:
 755              	.LFB71:
 327:Core/Src/stm32f1xx_hal_msp.c **** 
 328:Core/Src/stm32f1xx_hal_msp.c **** /**
 329:Core/Src/stm32f1xx_hal_msp.c ****   * @brief UART MSP De-Initialization
 330:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 331:Core/Src/stm32f1xx_hal_msp.c ****   * @param huart: UART handle pointer
 332:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 333:Core/Src/stm32f1xx_hal_msp.c ****   */
 334:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 335:Core/Src/stm32f1xx_hal_msp.c **** {
 756              		.loc 1 335 1 is_stmt 1 view -0
 757              		.cfi_startproc
 758              		@ args = 0, pretend = 0, frame = 0
 759              		@ frame_needed = 0, uses_anonymous_args = 0
 760              		.loc 1 335 1 is_stmt 0 view .LVU200
 761 0000 08B5     		push	{r3, lr}
 762              	.LCFI16:
 763              		.cfi_def_cfa_offset 8
 764              		.cfi_offset 3, -8
 765              		.cfi_offset 14, -4
 336:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 766              		.loc 1 336 3 is_stmt 1 view .LVU201
 767              		.loc 1 336 11 is_stmt 0 view .LVU202
 768 0002 0368     		ldr	r3, [r0]
 769              		.loc 1 336 5 view .LVU203
 770 0004 0E4A     		ldr	r2, .L47
 771 0006 9342     		cmp	r3, r2
 772 0008 03D0     		beq	.L45
 337:Core/Src/stm32f1xx_hal_msp.c ****   {
 338:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspDeInit 0 */
 339:Core/Src/stm32f1xx_hal_msp.c **** 
 340:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART1_MspDeInit 0 */
 341:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 342:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 343:Core/Src/stm32f1xx_hal_msp.c **** 
 344:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 345:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 346:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 347:Core/Src/stm32f1xx_hal_msp.c ****     */
 348:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 349:Core/Src/stm32f1xx_hal_msp.c **** 
 350:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspDeInit 1 */
 351:Core/Src/stm32f1xx_hal_msp.c **** 
 352:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART1_MspDeInit 1 */
 353:Core/Src/stm32f1xx_hal_msp.c ****   }
 354:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 773              		.loc 1 354 8 is_stmt 1 view .LVU204
 774              		.loc 1 354 10 is_stmt 0 view .LVU205
 775 000a 0E4A     		ldr	r2, .L47+4
 776 000c 9342     		cmp	r3, r2
 777 000e 0CD0     		beq	.L46
 778              	.LVL43:
 779              	.L41:
 355:Core/Src/stm32f1xx_hal_msp.c ****   {
 356:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspDeInit 0 */
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 23


 357:Core/Src/stm32f1xx_hal_msp.c **** 
 358:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART2_MspDeInit 0 */
 359:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 360:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 361:Core/Src/stm32f1xx_hal_msp.c **** 
 362:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 363:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 364:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 365:Core/Src/stm32f1xx_hal_msp.c ****     */
 366:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 367:Core/Src/stm32f1xx_hal_msp.c **** 
 368:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspDeInit 1 */
 369:Core/Src/stm32f1xx_hal_msp.c **** 
 370:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART2_MspDeInit 1 */
 371:Core/Src/stm32f1xx_hal_msp.c ****   }
 372:Core/Src/stm32f1xx_hal_msp.c **** 
 373:Core/Src/stm32f1xx_hal_msp.c **** }
 780              		.loc 1 373 1 view .LVU206
 781 0010 08BD     		pop	{r3, pc}
 782              	.LVL44:
 783              	.L45:
 342:Core/Src/stm32f1xx_hal_msp.c **** 
 784              		.loc 1 342 5 is_stmt 1 view .LVU207
 785 0012 02F55842 		add	r2, r2, #55296
 786 0016 9369     		ldr	r3, [r2, #24]
 787 0018 23F48043 		bic	r3, r3, #16384
 788 001c 9361     		str	r3, [r2, #24]
 348:Core/Src/stm32f1xx_hal_msp.c **** 
 789              		.loc 1 348 5 view .LVU208
 790 001e 4FF4C061 		mov	r1, #1536
 791 0022 0948     		ldr	r0, .L47+8
 792              	.LVL45:
 348:Core/Src/stm32f1xx_hal_msp.c **** 
 793              		.loc 1 348 5 is_stmt 0 view .LVU209
 794 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 795              	.LVL46:
 796 0028 F2E7     		b	.L41
 797              	.LVL47:
 798              	.L46:
 360:Core/Src/stm32f1xx_hal_msp.c **** 
 799              		.loc 1 360 5 is_stmt 1 view .LVU210
 800 002a 02F5E632 		add	r2, r2, #117760
 801 002e D369     		ldr	r3, [r2, #28]
 802 0030 23F40033 		bic	r3, r3, #131072
 803 0034 D361     		str	r3, [r2, #28]
 366:Core/Src/stm32f1xx_hal_msp.c **** 
 804              		.loc 1 366 5 view .LVU211
 805 0036 0C21     		movs	r1, #12
 806 0038 0348     		ldr	r0, .L47+8
 807              	.LVL48:
 366:Core/Src/stm32f1xx_hal_msp.c **** 
 808              		.loc 1 366 5 is_stmt 0 view .LVU212
 809 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 810              	.LVL49:
 811              		.loc 1 373 1 view .LVU213
 812 003e E7E7     		b	.L41
 813              	.L48:
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 24


 814              		.align	2
 815              	.L47:
 816 0040 00380140 		.word	1073821696
 817 0044 00440040 		.word	1073759232
 818 0048 00080140 		.word	1073809408
 819              		.cfi_endproc
 820              	.LFE71:
 822              		.text
 823              	.Letext0:
 824              		.file 2 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 825              		.file 3 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 826              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 827              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 828              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 829              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 830              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 831              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 832              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
ARM GAS  /var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s 			page 25


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s:19     .text.HAL_MspInit:00000000 $t
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s:91     .text.HAL_MspInit:0000003c $d
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s:97     .text.HAL_I2C_MspInit:00000000 $t
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s:103    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s:259    .text.HAL_I2C_MspInit:0000009c $d
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s:267    .text.HAL_I2C_MspDeInit:00000000 $t
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s:273    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s:348    .text.HAL_I2C_MspDeInit:00000058 $d
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s:355    .text.HAL_SPI_MspInit:00000000 $t
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s:361    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s:478    .text.HAL_SPI_MspInit:00000070 $d
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s:484    .text.HAL_SPI_MspDeInit:00000000 $t
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s:490    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s:533    .text.HAL_SPI_MspDeInit:00000020 $d
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s:540    .text.HAL_UART_MspInit:00000000 $t
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s:546    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s:739    .text.HAL_UART_MspInit:000000c8 $d
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s:747    .text.HAL_UART_MspDeInit:00000000 $t
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s:753    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
/var/folders/0g/t37nqzqx51l7sfxbqc44l9hw0000gn/T//cce9p0QV.s:816    .text.HAL_UART_MspDeInit:00000040 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
