{
  "Top": "myFuncAccel4",
  "RtlTop": "myFuncAccel4",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "size": {
      "index": "0",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "32",
        "interfaceRef": "size"
      }
    },
    "dim": {
      "index": "1",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "32",
        "interfaceRef": "dim"
      }
    },
    "threshold": {
      "index": "2",
      "type": {
        "dataType": "ap_ufixed",
        "dataWidth": "34",
        "interfaceRef": "threshold_V"
      }
    },
    "data0": {
      "index": "3",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_ufixed",
        "arraySizes": ["16"]
      }
    },
    "data1": {
      "index": "4",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_ufixed"
      }
    },
    "data_out": {
      "index": "5",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_ufixed"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "403",
    "Uncertainty": "1.25"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"],
    "FalsePaths": [
      "set_false_path -through [get_ports size[*]]",
      "set_false_path -through [get_ports dim[*]]",
      "set_false_path -through [get_ports threshold_V[*]]",
      "set_false_path -through [get_ports data0_0_V[*]]",
      "set_false_path -through [get_ports data0_1_V[*]]",
      "set_false_path -through [get_ports data0_2_V[*]]",
      "set_false_path -through [get_ports data0_3_V[*]]",
      "set_false_path -through [get_ports data0_4_V[*]]",
      "set_false_path -through [get_ports data0_5_V[*]]",
      "set_false_path -through [get_ports data0_6_V[*]]",
      "set_false_path -through [get_ports data0_7_V[*]]",
      "set_false_path -through [get_ports data0_8_V[*]]",
      "set_false_path -through [get_ports data0_9_V[*]]",
      "set_false_path -through [get_ports data0_10_V[*]]",
      "set_false_path -through [get_ports data0_11_V[*]]",
      "set_false_path -through [get_ports data0_12_V[*]]",
      "set_false_path -through [get_ports data0_13_V[*]]",
      "set_false_path -through [get_ports data0_14_V[*]]",
      "set_false_path -through [get_ports data0_15_V[*]]"
    ]
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myFuncAccel4",
    "Version": "1.0",
    "DisplayName": "Myfuncaccel4",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/myIP.cpp"],
    "Vhdl": [
      "impl\/vhdl\/myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1.vhd",
      "impl\/vhdl\/myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1.vhd",
      "impl\/vhdl\/myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1.vhd",
      "impl\/vhdl\/myFuncAccel4_mul_mul_17ns_17ns_34_1_1.vhd",
      "impl\/vhdl\/myFuncAccel4.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1.v",
      "impl\/verilog\/myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1.v",
      "impl\/verilog\/myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1.v",
      "impl\/verilog\/myFuncAccel4_mul_mul_17ns_17ns_34_1_1.v",
      "impl\/verilog\/myFuncAccel4.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/epetrakos\/Documents\/GitHub\/HRY591-project\/code\/part2b\/fixed-ilopoihsh\/accel4\/accel4_fixed\/solution1\/.autopilot\/db\/myFuncAccel4.design.xml",
    "DebugDir": "\/home\/epetrakos\/Documents\/GitHub\/HRY591-project\/code\/part2b\/fixed-ilopoihsh\/accel4\/accel4_fixed\/solution1\/.debug",
    "ProtoInst": ["\/home\/epetrakos\/Documents\/GitHub\/HRY591-project\/code\/part2b\/fixed-ilopoihsh\/accel4\/accel4_fixed\/solution1\/.debug\/myFuncAccel4.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "my_input1_V my_output_V",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "data0_0_V": {
      "type": "data",
      "dir": "in",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "real fixed unsigned 13",
          "Width": "17"
        }},
      "bundle_name": "data0_0_V",
      "bundle_role": "default"
    },
    "data0_1_V": {
      "type": "data",
      "dir": "in",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "real fixed unsigned 13",
          "Width": "17"
        }},
      "bundle_name": "data0_1_V",
      "bundle_role": "default"
    },
    "data0_2_V": {
      "type": "data",
      "dir": "in",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "real fixed unsigned 13",
          "Width": "17"
        }},
      "bundle_name": "data0_2_V",
      "bundle_role": "default"
    },
    "data0_3_V": {
      "type": "data",
      "dir": "in",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "real fixed unsigned 13",
          "Width": "17"
        }},
      "bundle_name": "data0_3_V",
      "bundle_role": "default"
    },
    "data0_4_V": {
      "type": "data",
      "dir": "in",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "real fixed unsigned 13",
          "Width": "17"
        }},
      "bundle_name": "data0_4_V",
      "bundle_role": "default"
    },
    "data0_5_V": {
      "type": "data",
      "dir": "in",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "real fixed unsigned 13",
          "Width": "17"
        }},
      "bundle_name": "data0_5_V",
      "bundle_role": "default"
    },
    "data0_6_V": {
      "type": "data",
      "dir": "in",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "real fixed unsigned 13",
          "Width": "17"
        }},
      "bundle_name": "data0_6_V",
      "bundle_role": "default"
    },
    "data0_7_V": {
      "type": "data",
      "dir": "in",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "real fixed unsigned 13",
          "Width": "17"
        }},
      "bundle_name": "data0_7_V",
      "bundle_role": "default"
    },
    "data0_8_V": {
      "type": "data",
      "dir": "in",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "real fixed unsigned 13",
          "Width": "17"
        }},
      "bundle_name": "data0_8_V",
      "bundle_role": "default"
    },
    "data0_9_V": {
      "type": "data",
      "dir": "in",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "real fixed unsigned 13",
          "Width": "17"
        }},
      "bundle_name": "data0_9_V",
      "bundle_role": "default"
    },
    "data0_10_V": {
      "type": "data",
      "dir": "in",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "real fixed unsigned 13",
          "Width": "17"
        }},
      "bundle_name": "data0_10_V",
      "bundle_role": "default"
    },
    "data0_11_V": {
      "type": "data",
      "dir": "in",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "real fixed unsigned 13",
          "Width": "17"
        }},
      "bundle_name": "data0_11_V",
      "bundle_role": "default"
    },
    "data0_12_V": {
      "type": "data",
      "dir": "in",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "real fixed unsigned 13",
          "Width": "17"
        }},
      "bundle_name": "data0_12_V",
      "bundle_role": "default"
    },
    "data0_13_V": {
      "type": "data",
      "dir": "in",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "real fixed unsigned 13",
          "Width": "17"
        }},
      "bundle_name": "data0_13_V",
      "bundle_role": "default"
    },
    "data0_14_V": {
      "type": "data",
      "dir": "in",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "real fixed unsigned 13",
          "Width": "17"
        }},
      "bundle_name": "data0_14_V",
      "bundle_role": "default"
    },
    "data0_15_V": {
      "type": "data",
      "dir": "in",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "real fixed unsigned 13",
          "Width": "17"
        }},
      "bundle_name": "data0_15_V",
      "bundle_role": "default"
    },
    "dim": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "dim",
      "bundle_role": "default"
    },
    "my_input1_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "my_input1_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed unsigned 13",
          "Width": "17",
          "Bits": "24"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "24"}
    },
    "my_output_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "my_output_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed unsigned 24",
          "Width": "34",
          "Bits": "40"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "40"}
    },
    "size": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "size",
      "bundle_role": "default"
    },
    "threshold_V": {
      "type": "data",
      "dir": "in",
      "width": "34",
      "ctype": {"DATA": {
          "Type": "real fixed unsigned 24",
          "Width": "34"
        }},
      "bundle_name": "threshold_V",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "size": {
      "dir": "in",
      "width": "32"
    },
    "dim": {
      "dir": "in",
      "width": "32"
    },
    "threshold_V": {
      "dir": "in",
      "width": "34"
    },
    "data0_0_V": {
      "dir": "in",
      "width": "17"
    },
    "data0_1_V": {
      "dir": "in",
      "width": "17"
    },
    "data0_2_V": {
      "dir": "in",
      "width": "17"
    },
    "data0_3_V": {
      "dir": "in",
      "width": "17"
    },
    "data0_4_V": {
      "dir": "in",
      "width": "17"
    },
    "data0_5_V": {
      "dir": "in",
      "width": "17"
    },
    "data0_6_V": {
      "dir": "in",
      "width": "17"
    },
    "data0_7_V": {
      "dir": "in",
      "width": "17"
    },
    "data0_8_V": {
      "dir": "in",
      "width": "17"
    },
    "data0_9_V": {
      "dir": "in",
      "width": "17"
    },
    "data0_10_V": {
      "dir": "in",
      "width": "17"
    },
    "data0_11_V": {
      "dir": "in",
      "width": "17"
    },
    "data0_12_V": {
      "dir": "in",
      "width": "17"
    },
    "data0_13_V": {
      "dir": "in",
      "width": "17"
    },
    "data0_14_V": {
      "dir": "in",
      "width": "17"
    },
    "data0_15_V": {
      "dir": "in",
      "width": "17"
    },
    "my_input1_V_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "my_input1_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "my_input1_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "my_output_V_TDATA": {
      "dir": "out",
      "width": "40"
    },
    "my_output_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "my_output_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "myFuncAccel4"},
    "Info": {"myFuncAccel4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"myFuncAccel4": {
        "Latency": {
          "LatencyBest": "403",
          "LatencyAvg": "403",
          "LatencyWorst": "403",
          "PipelineII": "404",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.868"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "100",
            "Latency": "401",
            "PipelineII": "4",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP48E": "16",
          "FF": "644",
          "LUT": "391",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "myFuncAccel4",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2019-11-18 16:35:35 EET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
