
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /data/tools/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'htsoi' on host 'uwlogin.cern.ch' (Linux_x86_64 version 3.10.0-1160.36.2.el7.x86_64) on Sun Feb 26 14:53:53 EST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core) "
INFO: [HLS 200-10] In directory '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-10] Creating and opening project '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Creating and opening solution '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2577-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
***** C/RTL SYNTHESIS *****
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 38944 ; free virtual = 84147
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 38945 ; free virtual = 84148
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 38852 ; free virtual = 84062
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'cordic_apfixed::circ_range_redux<8, 6, 9>' into 'cordic_apfixed::generic_sincos<8, 6>' (/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sin<8, 6>' into 'myproject' (firmware/myproject.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cos<8, 6>' into 'myproject' (firmware/myproject.cpp:50) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 38793 ; free virtual = 84015
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_apfixed::cordic_circ_apfixed<10, 3, 0>' (/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:78).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:87) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:87) in function 'cordic_apfixed::cordic_circ_apfixed<10, 3, 0>' completely with a factor of 10.
INFO: [XFORM 203-131] Reshaping array 'x.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'cordic_apfixed::circ_range_redux<8, 6, 9>' into 'cordic_apfixed::generic_sincos<8, 6>' (/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sin<8, 6>' into 'myproject' (firmware/myproject.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cos<8, 6>' into 'myproject' (firmware/myproject.cpp:50) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:230:25) to (/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:293:3) in function 'cordic_apfixed::generic_sincos<8, 6>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'cordic_apfixed::cordic_circ_apfixed<10, 3, 0>'... converting 28 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 38701 ; free virtual = 83941
WARNING: [XFORM 203-631] Renaming function 'cordic_apfixed::generic_sincos<8, 6>' to 'generic_sincos<8, 6>' (/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:64:3)
WARNING: [XFORM 203-631] Renaming function 'cordic_apfixed::cordic_circ_apfixed<10, 3, 0>' to 'cordic_circ_apfixed<10, 3, 0>' (/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:79)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:01:20 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 38657 ; free virtual = 83903
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'cordic_circ_apfixed<10, 3, 0>' to 'cordic_circ_apfixed_10_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_sincos<8, 6>' to 'generic_sincos_8_6_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_circ_apfixed_10_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cordic_circ_apfixed<10, 3, 0>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 80.47 seconds; current allocated memory: 366.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 366.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_sincos_8_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_sincos<8, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 367.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 367.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 368.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 369.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_circ_apfixed_10_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_circ_apfixed_10_3_0_s'.
INFO: [HLS 200-111]  Elapsed time: 3.13 seconds; current allocated memory: 372.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_sincos_8_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_mulsub_11ns_6ns_15ns_17_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16ns_8ns_23_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_sincos_8_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 375.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/x_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_ama_addmulsub_3ns_9s_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_mul_sub_9s_4s_6s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_20s_4s_15s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_22s_8s_17s_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_24s_8s_19s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_6ns_8s_10ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_12s_8s_20_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_8s_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_20s_8s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 378.363 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 230.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:23 ; elapsed = 00:01:43 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 38652 ; free virtual = 83885
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
***** C/RTL SYNTHESIS COMPLETED IN 0h1m40s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xcvu9p-flga2577-2-e"
## variable clock_period
## set clock_period 5
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xcvu9p-flga2577-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2021.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1826759
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2145.406 ; gain = 0.000 ; free physical = 38010 ; free virtual = 83243
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:35]
INFO: [Synth 8-3491] module 'generic_sincos_8_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/generic_sincos_8_6_s.vhd:12' bound to instance 'grp_generic_sincos_8_6_s_fu_201' of component 'generic_sincos_8_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:780]
INFO: [Synth 8-638] synthesizing module 'generic_sincos_8_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/generic_sincos_8_6_s.vhd:23]
INFO: [Synth 8-3491] module 'cordic_circ_apfixed_10_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/cordic_circ_apfixed_10_3_0_s.vhd:12' bound to instance 'grp_cordic_circ_apfixed_10_3_0_s_fu_70' of component 'cordic_circ_apfixed_10_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/generic_sincos_8_6_s.vhd:184]
INFO: [Synth 8-638] synthesizing module 'cordic_circ_apfixed_10_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/cordic_circ_apfixed_10_3_0_s.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'cordic_circ_apfixed_10_3_0_s' (1#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/cordic_circ_apfixed_10_3_0_s.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16ns_8ns_23_1_0' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16ns_8ns_23_1_0.vhd:31' bound to instance 'myproject_mul_mul_16ns_8ns_23_1_0_U2' of component 'myproject_mul_mul_16ns_8ns_23_1_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/generic_sincos_8_6_s.vhd:193]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16ns_8ns_23_1_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16ns_8ns_23_1_0.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16ns_8ns_23_1_0.vhd:6' bound to instance 'myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U' of component 'myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16ns_8ns_23_1_0.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16ns_8ns_23_1_0.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0' (2#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16ns_8ns_23_1_0.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16ns_8ns_23_1_0' (3#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16ns_8ns_23_1_0.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mulsub_11ns_6ns_15ns_17_1_0' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0.vhd:38' bound to instance 'myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3' of component 'myproject_mac_mulsub_11ns_6ns_15ns_17_1_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/generic_sincos_8_6_s.vhd:205]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mulsub_11ns_6ns_15ns_17_1_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0.vhd:9' bound to instance 'myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U' of component 'myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1' (4#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mulsub_11ns_6ns_15ns_17_1_0' (5#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'generic_sincos_8_6_s' (6#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/generic_sincos_8_6_s.vhd:23]
INFO: [Synth 8-3491] module 'generic_sincos_8_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/generic_sincos_8_6_s.vhd:12' bound to instance 'grp_generic_sincos_8_6_s_fu_206' of component 'generic_sincos_8_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:789]
INFO: [Synth 8-3491] module 'generic_sincos_8_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/generic_sincos_8_6_s.vhd:12' bound to instance 'grp_generic_sincos_8_6_s_fu_211' of component 'generic_sincos_8_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:798]
INFO: [Synth 8-3491] module 'generic_sincos_8_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/generic_sincos_8_6_s.vhd:12' bound to instance 'grp_generic_sincos_8_6_s_fu_216' of component 'generic_sincos_8_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:807]
INFO: [Synth 8-3491] module 'generic_sincos_8_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/generic_sincos_8_6_s.vhd:12' bound to instance 'grp_generic_sincos_8_6_s_fu_221' of component 'generic_sincos_8_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:816]
INFO: [Synth 8-3491] module 'generic_sincos_8_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/generic_sincos_8_6_s.vhd:12' bound to instance 'grp_generic_sincos_8_6_s_fu_226' of component 'generic_sincos_8_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:825]
INFO: [Synth 8-3491] module 'generic_sincos_8_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/generic_sincos_8_6_s.vhd:12' bound to instance 'grp_generic_sincos_8_6_s_fu_231' of component 'generic_sincos_8_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:834]
INFO: [Synth 8-3491] module 'generic_sincos_8_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/generic_sincos_8_6_s.vhd:12' bound to instance 'grp_generic_sincos_8_6_s_fu_236' of component 'generic_sincos_8_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:843]
INFO: [Synth 8-3491] module 'generic_sincos_8_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/generic_sincos_8_6_s.vhd:12' bound to instance 'grp_generic_sincos_8_6_s_fu_241' of component 'generic_sincos_8_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:852]
INFO: [Synth 8-3491] module 'generic_sincos_8_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/generic_sincos_8_6_s.vhd:12' bound to instance 'grp_generic_sincos_8_6_s_fu_246' of component 'generic_sincos_8_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:861]
INFO: [Synth 8-3491] module 'generic_sincos_8_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/generic_sincos_8_6_s.vhd:12' bound to instance 'grp_generic_sincos_8_6_s_fu_251' of component 'generic_sincos_8_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:870]
INFO: [Synth 8-3491] module 'generic_sincos_8_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/generic_sincos_8_6_s.vhd:12' bound to instance 'grp_generic_sincos_8_6_s_fu_256' of component 'generic_sincos_8_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:879]
INFO: [Synth 8-3491] module 'generic_sincos_8_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/generic_sincos_8_6_s.vhd:12' bound to instance 'grp_generic_sincos_8_6_s_fu_261' of component 'generic_sincos_8_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:888]
INFO: [Synth 8-3491] module 'generic_sincos_8_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/generic_sincos_8_6_s.vhd:12' bound to instance 'grp_generic_sincos_8_6_s_fu_266' of component 'generic_sincos_8_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:897]
INFO: [Synth 8-3491] module 'generic_sincos_8_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/generic_sincos_8_6_s.vhd:12' bound to instance 'grp_generic_sincos_8_6_s_fu_271' of component 'generic_sincos_8_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:906]
INFO: [Synth 8-3491] module 'generic_sincos_8_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/generic_sincos_8_6_s.vhd:12' bound to instance 'grp_generic_sincos_8_6_s_fu_276' of component 'generic_sincos_8_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:915]
INFO: [Synth 8-3491] module 'generic_sincos_8_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/generic_sincos_8_6_s.vhd:12' bound to instance 'grp_generic_sincos_8_6_s_fu_281' of component 'generic_sincos_8_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:924]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_6ns_8s_10ns_10_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_6ns_8s_10ns_10_1_1.vhd:41' bound to instance 'myproject_mac_muladd_6ns_8s_10ns_10_1_1_U7' of component 'myproject_mac_muladd_6ns_8s_10ns_10_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:933]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_6ns_8s_10ns_10_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_6ns_8s_10ns_10_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_6ns_8s_10ns_10_1_1_DSP48_2' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_6ns_8s_10ns_10_1_1.vhd:9' bound to instance 'myproject_mac_muladd_6ns_8s_10ns_10_1_1_DSP48_2_U' of component 'myproject_mac_muladd_6ns_8s_10ns_10_1_1_DSP48_2' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_6ns_8s_10ns_10_1_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_6ns_8s_10ns_10_1_1_DSP48_2' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_6ns_8s_10ns_10_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_6ns_8s_10ns_10_1_1_DSP48_2' (7#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_6ns_8s_10ns_10_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_6ns_8s_10ns_10_1_1' (8#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_6ns_8s_10ns_10_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'myproject_ama_addmulsub_3ns_9s_10ns_10_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmulsub_3ns_9s_10ns_10_1_1.vhd:43' bound to instance 'myproject_ama_addmulsub_3ns_9s_10ns_10_1_1_U8' of component 'myproject_ama_addmulsub_3ns_9s_10ns_10_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:947]
INFO: [Synth 8-638] synthesizing module 'myproject_ama_addmulsub_3ns_9s_10ns_10_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmulsub_3ns_9s_10ns_10_1_1.vhd:58]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'myproject_ama_addmulsub_3ns_9s_10ns_10_1_1_DSP48_3' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmulsub_3ns_9s_10ns_10_1_1.vhd:9' bound to instance 'myproject_ama_addmulsub_3ns_9s_10ns_10_1_1_DSP48_3_U' of component 'myproject_ama_addmulsub_3ns_9s_10ns_10_1_1_DSP48_3' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmulsub_3ns_9s_10ns_10_1_1.vhd:70]
INFO: [Synth 8-638] synthesizing module 'myproject_ama_addmulsub_3ns_9s_10ns_10_1_1_DSP48_3' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmulsub_3ns_9s_10ns_10_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'myproject_ama_addmulsub_3ns_9s_10ns_10_1_1_DSP48_3' (9#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmulsub_3ns_9s_10ns_10_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'myproject_ama_addmulsub_3ns_9s_10ns_10_1_1' (10#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmulsub_3ns_9s_10ns_10_1_1.vhd:58]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1.vhd:43' bound to instance 'myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_U9' of component 'myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:961]
INFO: [Synth 8-638] synthesizing module 'myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1.vhd:9' bound to instance 'myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4_U' of component 'myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1.vhd:73]
INFO: [Synth 8-638] synthesizing module 'myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4' (11#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1' (12#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mul_sub_9s_4s_6s_12_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_9s_4s_6s_12_1_1.vhd:41' bound to instance 'myproject_mac_mul_sub_9s_4s_6s_12_1_1_U10' of component 'myproject_mac_mul_sub_9s_4s_6s_12_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:977]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mul_sub_9s_4s_6s_12_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_9s_4s_6s_12_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mul_sub_9s_4s_6s_12_1_1_DSP48_5' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_9s_4s_6s_12_1_1.vhd:9' bound to instance 'myproject_mac_mul_sub_9s_4s_6s_12_1_1_DSP48_5_U' of component 'myproject_mac_mul_sub_9s_4s_6s_12_1_1_DSP48_5' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_9s_4s_6s_12_1_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mul_sub_9s_4s_6s_12_1_1_DSP48_5' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_9s_4s_6s_12_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mul_sub_9s_4s_6s_12_1_1_DSP48_5' (13#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_9s_4s_6s_12_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mul_sub_9s_4s_6s_12_1_1' (14#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_9s_4s_6s_12_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_8s_20_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_8s_20_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_8s_20_1_1_U11' of component 'myproject_mul_mul_12s_8s_20_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:991]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_12s_8s_20_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_8s_20_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_8s_20_1_1_DSP48_6' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_8s_20_1_1.vhd:6' bound to instance 'myproject_mul_mul_12s_8s_20_1_1_DSP48_6_U' of component 'myproject_mul_mul_12s_8s_20_1_1_DSP48_6' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_8s_20_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_12s_8s_20_1_1_DSP48_6' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_8s_20_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_12s_8s_20_1_1_DSP48_6' (15#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_8s_20_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_12s_8s_20_1_1' (16#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_8s_20_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_8s_20_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_8s_20_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_8s_20_1_1_U12' of component 'myproject_mul_mul_12s_8s_20_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1003]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_20s_8s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_20s_8s_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_20s_8s_24_1_1_U13' of component 'myproject_mul_mul_20s_8s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1015]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_20s_8s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_20s_8s_24_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_20s_8s_24_1_1_DSP48_7' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_20s_8s_24_1_1.vhd:6' bound to instance 'myproject_mul_mul_20s_8s_24_1_1_DSP48_7_U' of component 'myproject_mul_mul_20s_8s_24_1_1_DSP48_7' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_20s_8s_24_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_20s_8s_24_1_1_DSP48_7' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_20s_8s_24_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_20s_8s_24_1_1_DSP48_7' (17#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_20s_8s_24_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_20s_8s_24_1_1' (18#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_20s_8s_24_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_18s_8s_22_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_8s_22_1_1.vhd:31' bound to instance 'myproject_mul_mul_18s_8s_22_1_1_U14' of component 'myproject_mul_mul_18s_8s_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1027]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_18s_8s_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_8s_22_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_18s_8s_22_1_1_DSP48_8' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_8s_22_1_1.vhd:6' bound to instance 'myproject_mul_mul_18s_8s_22_1_1_DSP48_8_U' of component 'myproject_mul_mul_18s_8s_22_1_1_DSP48_8' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_8s_22_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_18s_8s_22_1_1_DSP48_8' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_8s_22_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_18s_8s_22_1_1_DSP48_8' (19#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_8s_22_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_18s_8s_22_1_1' (20#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_8s_22_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_24s_8s_19s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_24s_8s_19s_24_1_1.vhd:38' bound to instance 'myproject_mac_muladd_24s_8s_19s_24_1_1_U15' of component 'myproject_mac_muladd_24s_8s_19s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1039]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_24s_8s_19s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_24s_8s_19s_24_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_24s_8s_19s_24_1_1_DSP48_9' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_24s_8s_19s_24_1_1.vhd:9' bound to instance 'myproject_mac_muladd_24s_8s_19s_24_1_1_DSP48_9_U' of component 'myproject_mac_muladd_24s_8s_19s_24_1_1_DSP48_9' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_24s_8s_19s_24_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_24s_8s_19s_24_1_1_DSP48_9' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_24s_8s_19s_24_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_24s_8s_19s_24_1_1_DSP48_9' (21#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_24s_8s_19s_24_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_24s_8s_19s_24_1_1' (22#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_24s_8s_19s_24_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_22s_8s_17s_22_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_22s_8s_17s_22_1_1.vhd:38' bound to instance 'myproject_mac_muladd_22s_8s_17s_22_1_1_U16' of component 'myproject_mac_muladd_22s_8s_17s_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1053]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_22s_8s_17s_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_22s_8s_17s_22_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_22s_8s_17s_22_1_1_DSP48_10' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_22s_8s_17s_22_1_1.vhd:9' bound to instance 'myproject_mac_muladd_22s_8s_17s_22_1_1_DSP48_10_U' of component 'myproject_mac_muladd_22s_8s_17s_22_1_1_DSP48_10' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_22s_8s_17s_22_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_22s_8s_17s_22_1_1_DSP48_10' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_22s_8s_17s_22_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_22s_8s_17s_22_1_1_DSP48_10' (23#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_22s_8s_17s_22_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_22s_8s_17s_22_1_1' (24#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_22s_8s_17s_22_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_20s_4s_15s_20_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_20s_4s_15s_20_1_1.vhd:41' bound to instance 'myproject_mac_muladd_20s_4s_15s_20_1_1_U17' of component 'myproject_mac_muladd_20s_4s_15s_20_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1067]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_20s_4s_15s_20_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_20s_4s_15s_20_1_1.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_20s_4s_15s_20_1_1_DSP48_11' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_20s_4s_15s_20_1_1.vhd:9' bound to instance 'myproject_mac_muladd_20s_4s_15s_20_1_1_DSP48_11_U' of component 'myproject_mac_muladd_20s_4s_15s_20_1_1_DSP48_11' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_20s_4s_15s_20_1_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_20s_4s_15s_20_1_1_DSP48_11' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_20s_4s_15s_20_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_20s_4s_15s_20_1_1_DSP48_11' (25#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_20s_4s_15s_20_1_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_20s_4s_15s_20_1_1' (26#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_20s_4s_15s_20_1_1.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'myproject' (27#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-8,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:35]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2145.406 ; gain = 0.000 ; free physical = 38033 ; free virtual = 83268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2145.406 ; gain = 0.000 ; free physical = 38029 ; free virtual = 83264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flga2577-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcvu9p-flga2577-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2153.387 ; gain = 7.980 ; free physical = 38027 ; free virtual = 83262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2153.391 ; gain = 7.984 ; free physical = 37984 ; free virtual = 83220
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 35    
	   3 Input   10 Bit       Adders := 121   
	   4 Input   10 Bit       Adders := 34    
	   5 Input   10 Bit       Adders := 34    
	   3 Input    9 Bit       Adders := 173   
	   2 Input    9 Bit       Adders := 19    
	   3 Input    8 Bit       Adders := 19    
	   2 Input    8 Bit       Adders := 20    
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 17    
+---XORs : 
	   2 Input      1 Bit         XORs := 34    
+---Registers : 
	              128 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 38    
	                9 Bit    Registers := 103   
	                8 Bit    Registers := 58    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 133   
	                2 Bit    Registers := 119   
	                1 Bit    Registers := 269   
+---Muxes : 
	   2 Input  128 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 170   
	   2 Input    9 Bit        Muxes := 327   
	   4 Input    8 Bit        Muxes := 17    
	   2 Input    8 Bit        Muxes := 51    
	   4 Input    7 Bit        Muxes := 17    
	   2 Input    4 Bit        Muxes := 136   
	   2 Input    1 Bit        Muxes := 87    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x517c)*B.
DSP Report: operator myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x324)*B2.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x517c)*B.
DSP Report: operator myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x324)*B2.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x517c)*B.
DSP Report: operator myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x324)*B2.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x517c)*B.
DSP Report: operator myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x324)*B2.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x517c)*B.
DSP Report: operator myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x324)*B2.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x517c)*B.
DSP Report: operator myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x324)*B2.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x517c)*B.
DSP Report: operator myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x324)*B2.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x517c)*B.
DSP Report: operator myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x324)*B2.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x517c)*B.
DSP Report: operator myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x324)*B2.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x517c)*B.
DSP Report: operator myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x324)*B2.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x517c)*B.
DSP Report: operator myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x324)*B2.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x517c)*B.
DSP Report: operator myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x324)*B2.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x517c)*B.
DSP Report: operator myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x324)*B2.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x517c)*B.
DSP Report: operator myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x324)*B2.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x517c)*B.
DSP Report: operator myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x324)*B2.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x517c)*B.
DSP Report: operator myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x324)*B2.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x517c)*B.
DSP Report: operator myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16ns_8ns_23_1_0_U2/myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x324)*B2.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3/myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U/p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C-(D+A)*(D+A).
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: operator ad is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: -C+A*B+1-1.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP r_V_13_reg_1319_reg, operation Mode is: (A*B)'.
DSP Report: register r_V_13_reg_1319_reg is absorbed into DSP r_V_13_reg_1319_reg.
DSP Report: operator myproject_mul_mul_12s_8s_20_1_1_U12/myproject_mul_mul_12s_8s_20_1_1_DSP48_6_U/p_cvt is absorbed into DSP r_V_13_reg_1319_reg.
DSP Report: Generating DSP mul_ln1192_3_reg_1354_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1192_3_reg_1354_reg is absorbed into DSP mul_ln1192_3_reg_1354_reg.
DSP Report: operator myproject_mul_mul_20s_8s_24_1_1_U13/myproject_mul_mul_20s_8s_24_1_1_DSP48_7_U/p_cvt is absorbed into DSP mul_ln1192_3_reg_1354_reg.
DSP Report: Generating DSP myproject_mac_muladd_24s_8s_19s_24_1_1_U15/myproject_mac_muladd_24s_8s_19s_24_1_1_DSP48_9_U/p, operation Mode is: (C:0xfffffffc0000)+A*B.
DSP Report: operator myproject_mac_muladd_24s_8s_19s_24_1_1_U15/myproject_mac_muladd_24s_8s_19s_24_1_1_DSP48_9_U/p is absorbed into DSP myproject_mac_muladd_24s_8s_19s_24_1_1_U15/myproject_mac_muladd_24s_8s_19s_24_1_1_DSP48_9_U/p.
DSP Report: operator myproject_mac_muladd_24s_8s_19s_24_1_1_U15/myproject_mac_muladd_24s_8s_19s_24_1_1_DSP48_9_U/m is absorbed into DSP myproject_mac_muladd_24s_8s_19s_24_1_1_U15/myproject_mac_muladd_24s_8s_19s_24_1_1_DSP48_9_U/p.
DSP Report: Generating DSP mul_ln1192_5_reg_1364_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1192_5_reg_1364_reg is absorbed into DSP mul_ln1192_5_reg_1364_reg.
DSP Report: operator myproject_mul_mul_18s_8s_22_1_1_U14/myproject_mul_mul_18s_8s_22_1_1_DSP48_8_U/p_cvt is absorbed into DSP mul_ln1192_5_reg_1364_reg.
DSP Report: Generating DSP myproject_mac_muladd_22s_8s_17s_22_1_1_U16/myproject_mac_muladd_22s_8s_17s_22_1_1_DSP48_10_U/p, operation Mode is: (C:0xffffffff0000)+A*B.
DSP Report: operator myproject_mac_muladd_22s_8s_17s_22_1_1_U16/myproject_mac_muladd_22s_8s_17s_22_1_1_DSP48_10_U/p is absorbed into DSP myproject_mac_muladd_22s_8s_17s_22_1_1_U16/myproject_mac_muladd_22s_8s_17s_22_1_1_DSP48_10_U/p.
DSP Report: operator myproject_mac_muladd_22s_8s_17s_22_1_1_U16/myproject_mac_muladd_22s_8s_17s_22_1_1_DSP48_10_U/m is absorbed into DSP myproject_mac_muladd_22s_8s_17s_22_1_1_U16/myproject_mac_muladd_22s_8s_17s_22_1_1_DSP48_10_U/p.
DSP Report: Generating DSP r_V_11_reg_1304_reg, operation Mode is: (A2*B)'.
DSP Report: register ret_V_4_reg_1283_reg is absorbed into DSP r_V_11_reg_1304_reg.
DSP Report: register r_V_11_reg_1304_reg is absorbed into DSP r_V_11_reg_1304_reg.
DSP Report: operator myproject_mul_mul_12s_8s_20_1_1_U11/myproject_mul_mul_12s_8s_20_1_1_DSP48_6_U/p_cvt is absorbed into DSP r_V_11_reg_1304_reg.
DSP Report: Generating DSP myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_U9/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4_U/p, operation Mode is: C'+(D+A'')*B''.
DSP Report: register myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_U9/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4_U/p is absorbed into DSP myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_U9/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4_U/p.
DSP Report: register myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_U9/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4_U/p is absorbed into DSP myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_U9/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4_U/p.
DSP Report: register p_Val2_6_reg_1173_reg is absorbed into DSP myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_U9/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4_U/p.
DSP Report: register p_Val2_6_reg_1173_pp0_iter1_reg_reg is absorbed into DSP myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_U9/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4_U/p.
DSP Report: register myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_U9/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4_U/p is absorbed into DSP myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_U9/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4_U/p.
DSP Report: operator myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_U9/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4_U/p is absorbed into DSP myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_U9/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4_U/p.
DSP Report: operator myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_U9/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4_U/m is absorbed into DSP myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_U9/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4_U/p.
DSP Report: operator myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_U9/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4_U/ad is absorbed into DSP myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_U9/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:09 . Memory (MB): peak = 2792.879 ; gain = 647.473 ; free physical = 37136 ; free virtual = 82337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+---------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                        | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0          | (A:0x517c)*B           | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_8_6_s                               | C'-(A:0x324)*B2        | 7      | 10     | 10     | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0          | (A:0x517c)*B           | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_8_6_s                               | C'-(A:0x324)*B2        | 7      | 10     | 10     | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0          | (A:0x517c)*B           | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_8_6_s                               | C'-(A:0x324)*B2        | 7      | 10     | 10     | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0          | (A:0x517c)*B           | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_8_6_s                               | C'-(A:0x324)*B2        | 7      | 10     | 10     | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0          | (A:0x517c)*B           | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_8_6_s                               | C'-(A:0x324)*B2        | 7      | 10     | 10     | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0          | (A:0x517c)*B           | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_8_6_s                               | C'-(A:0x324)*B2        | 7      | 10     | 10     | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0          | (A:0x517c)*B           | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_8_6_s                               | C'-(A:0x324)*B2        | 7      | 10     | 10     | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0          | (A:0x517c)*B           | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_8_6_s                               | C'-(A:0x324)*B2        | 7      | 10     | 10     | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0          | (A:0x517c)*B           | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_8_6_s                               | C'-(A:0x324)*B2        | 7      | 10     | 10     | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0          | (A:0x517c)*B           | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_8_6_s                               | C'-(A:0x324)*B2        | 7      | 10     | 10     | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0          | (A:0x517c)*B           | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_8_6_s                               | C'-(A:0x324)*B2        | 7      | 10     | 10     | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0          | (A:0x517c)*B           | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_8_6_s                               | C'-(A:0x324)*B2        | 7      | 10     | 10     | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0          | (A:0x517c)*B           | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_8_6_s                               | C'-(A:0x324)*B2        | 7      | 10     | 10     | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0          | (A:0x517c)*B           | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_8_6_s                               | C'-(A:0x324)*B2        | 7      | 10     | 10     | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0          | (A:0x517c)*B           | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_8_6_s                               | C'-(A:0x324)*B2        | 7      | 10     | 10     | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0          | (A:0x517c)*B           | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_8_6_s                               | C'-(A:0x324)*B2        | 7      | 10     | 10     | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0          | (A:0x517c)*B           | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_8_6_s                               | C'-(A:0x324)*B2        | 7      | 10     | 10     | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_6ns_8s_10ns_10_1_1_DSP48_2    | C+A*B                  | 8      | 7      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_ama_addmulsub_3ns_9s_10ns_10_1_1_DSP48_3 | C-(D+A)*(D+A)          | 9      | -      | 10     | 4      | 10     | 0    | -    | 0    | 0    | 0     | 0    | 0    | 
|myproject_mac_mul_sub_9s_4s_6s_12_1_1_DSP48_5      | -C+A*B+1-1             | 9      | 4      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_20s_4s_15s_20_1_1_DSP48_11    | C+A*B                  | 20     | 4      | 15     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject                                          | (A*B)'                 | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                          | (A*B)'                 | 20     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_24s_8s_19s_24_1_1_DSP48_9     | (C:0xfffffffc0000)+A*B | 24     | 8      | 19     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject                                          | (A*B)'                 | 18     | 8      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_8s_17s_22_1_1_DSP48_10    | (C:0xffffffff0000)+A*B | 22     | 8      | 17     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject                                          | (A2*B)'                | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                          | C'+(D+A'')*B''         | 11     | 8      | 12     | 9      | 12     | 2    | 2    | 1    | 0    | 0     | 0    | 0    | 
+---------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:10 . Memory (MB): peak = 2798.820 ; gain = 653.414 ; free physical = 37137 ; free virtual = 82338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:01:12 . Memory (MB): peak = 2827.844 ; gain = 682.438 ; free physical = 37138 ; free virtual = 82339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:15 . Memory (MB): peak = 2827.844 ; gain = 682.438 ; free physical = 37138 ; free virtual = 82339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:15 . Memory (MB): peak = 2827.844 ; gain = 682.438 ; free physical = 37138 ; free virtual = 82339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:15 . Memory (MB): peak = 2827.844 ; gain = 682.438 ; free physical = 37139 ; free virtual = 82340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:15 . Memory (MB): peak = 2827.844 ; gain = 682.438 ; free physical = 37139 ; free virtual = 82340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:01:15 . Memory (MB): peak = 2827.844 ; gain = 682.438 ; free physical = 37139 ; free virtual = 82340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:01:15 . Memory (MB): peak = 2827.844 ; gain = 682.438 ; free physical = 37139 ; free virtual = 82340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | grp_generic_sincos_8_6_s_fu_206/k_V_reg_394_pp0_iter5_reg_reg[1]        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_206/icmp_ln879_reg_402_pp0_iter5_reg_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_211/k_V_reg_394_pp0_iter5_reg_reg[1]        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_211/icmp_ln879_reg_402_pp0_iter5_reg_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_216/sign0_V_reg_379_pp0_iter5_reg_reg[0]    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_216/k_V_reg_394_pp0_iter5_reg_reg[1]        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_216/icmp_ln879_reg_402_pp0_iter5_reg_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_221/sign0_V_reg_379_pp0_iter5_reg_reg[0]    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_221/k_V_reg_394_pp0_iter5_reg_reg[1]        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_221/icmp_ln879_reg_402_pp0_iter5_reg_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_226/sign0_V_reg_379_pp0_iter5_reg_reg[0]    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_226/k_V_reg_394_pp0_iter5_reg_reg[1]        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_226/icmp_ln879_reg_402_pp0_iter5_reg_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_231/k_V_reg_394_pp0_iter5_reg_reg[1]        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_231/icmp_ln879_reg_402_pp0_iter5_reg_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_236/sign0_V_reg_379_pp0_iter5_reg_reg[0]    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_236/k_V_reg_394_pp0_iter5_reg_reg[1]        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_236/icmp_ln879_reg_402_pp0_iter5_reg_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_241/sign0_V_reg_379_pp0_iter5_reg_reg[0]    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_241/k_V_reg_394_pp0_iter5_reg_reg[1]        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_241/icmp_ln879_reg_402_pp0_iter5_reg_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_246/sign0_V_reg_379_pp0_iter5_reg_reg[0]    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_246/k_V_reg_394_pp0_iter5_reg_reg[1]        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_246/icmp_ln879_reg_402_pp0_iter5_reg_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_251/k_V_reg_394_pp0_iter5_reg_reg[1]        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_251/icmp_ln879_reg_402_pp0_iter5_reg_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_256/sign0_V_reg_379_pp0_iter5_reg_reg[0]    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_256/k_V_reg_394_pp0_iter5_reg_reg[1]        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_256/icmp_ln879_reg_402_pp0_iter5_reg_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_261/sign0_V_reg_379_pp0_iter5_reg_reg[0]    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_261/k_V_reg_394_pp0_iter5_reg_reg[1]        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_261/icmp_ln879_reg_402_pp0_iter5_reg_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_266/k_V_reg_394_pp0_iter5_reg_reg[1]        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_266/icmp_ln879_reg_402_pp0_iter5_reg_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_271/k_V_reg_394_pp0_iter5_reg_reg[1]        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_271/icmp_ln879_reg_402_pp0_iter5_reg_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_276/k_V_reg_394_pp0_iter5_reg_reg[1]        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_276/icmp_ln879_reg_402_pp0_iter5_reg_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_281/sign0_V_reg_379_pp0_iter5_reg_reg[0]    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_281/k_V_reg_394_pp0_iter5_reg_reg[1]        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_8_6_s_fu_281/icmp_ln879_reg_402_pp0_iter5_reg_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | p_Val2_s_reg_1161_pp0_iter4_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|myproject   | p_Val2_7_reg_1152_pp0_iter4_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |   654|
|3     |DSP48E2         |    32|
|4     |DSP_ALU         |    11|
|5     |DSP_A_B_DATA    |    11|
|6     |DSP_C_DATA      |    11|
|7     |DSP_MULTIPLIER  |    11|
|8     |DSP_M_DATA      |    11|
|9     |DSP_OUTPUT      |    11|
|10    |DSP_PREADD      |    11|
|11    |DSP_PREADD_DATA |    11|
|12    |LUT1            |   284|
|13    |LUT2            |  1103|
|14    |LUT3            |  1280|
|15    |LUT4            |  1215|
|16    |LUT5            |  1007|
|17    |LUT6            |   593|
|18    |SRL16E          |    73|
|19    |FDRE            |  1781|
|20    |IBUF            |    52|
|21    |OBUF            |    48|
+------+----------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                    |Module                                                                                                              |Cells |
+------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                         |                                                                                                                    |  8211|
|2     |  r_V_13_reg_1319_reg                                       |mul_ln1192_5_reg_1364_reg_funnel__1                                                                                 |     8|
|3     |  mul_ln1192_3_reg_1354_reg                                 |mul_ln1192_5_reg_1364_reg_funnel__4                                                                                 |     8|
|4     |  mul_ln1192_5_reg_1364_reg                                 |mul_ln1192_5_reg_1364_reg_funnel                                                                                    |     8|
|5     |  r_V_11_reg_1304_reg                                       |r_V_11_reg_1304_reg_funnel                                                                                          |     8|
|6     |  grp_generic_sincos_8_6_s_fu_206                           |generic_sincos_8_6_s                                                                                                |   461|
|7     |    grp_cordic_circ_apfixed_10_3_0_s_fu_70                  |cordic_circ_apfixed_10_3_0_s_85                                                                                     |   371|
|8     |    myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3            |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_86                                                                        |    13|
|9     |      myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U   |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_89                                                                |    13|
|10    |    myproject_mul_mul_16ns_8ns_23_1_0_U2                    |myproject_mul_mul_16ns_8ns_23_1_0_87                                                                                |     8|
|11    |      myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U           |myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_88                                                                        |     8|
|12    |  grp_generic_sincos_8_6_s_fu_211                           |generic_sincos_8_6_s_0                                                                                              |   467|
|13    |    grp_cordic_circ_apfixed_10_3_0_s_fu_70                  |cordic_circ_apfixed_10_3_0_s_80                                                                                     |   371|
|14    |    myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3            |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_81                                                                        |    13|
|15    |      myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U   |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_84                                                                |    13|
|16    |    myproject_mul_mul_16ns_8ns_23_1_0_U2                    |myproject_mul_mul_16ns_8ns_23_1_0_82                                                                                |     8|
|17    |      myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U           |myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_83                                                                        |     8|
|18    |  grp_generic_sincos_8_6_s_fu_216                           |generic_sincos_8_6_s_1                                                                                              |   440|
|19    |    grp_cordic_circ_apfixed_10_3_0_s_fu_70                  |cordic_circ_apfixed_10_3_0_s_75                                                                                     |   371|
|20    |    myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3            |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_76                                                                        |    13|
|21    |      myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U   |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_79                                                                |    13|
|22    |    myproject_mul_mul_16ns_8ns_23_1_0_U2                    |myproject_mul_mul_16ns_8ns_23_1_0_77                                                                                |     4|
|23    |      myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U           |myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_78                                                                        |     4|
|24    |  grp_generic_sincos_8_6_s_fu_221                           |generic_sincos_8_6_s_2                                                                                              |   456|
|25    |    grp_cordic_circ_apfixed_10_3_0_s_fu_70                  |cordic_circ_apfixed_10_3_0_s_70                                                                                     |   371|
|26    |    myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3            |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_71                                                                        |    13|
|27    |      myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U   |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_74                                                                |    13|
|28    |    myproject_mul_mul_16ns_8ns_23_1_0_U2                    |myproject_mul_mul_16ns_8ns_23_1_0_72                                                                                |     8|
|29    |      myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U           |myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_73                                                                        |     8|
|30    |  grp_generic_sincos_8_6_s_fu_226                           |generic_sincos_8_6_s_3                                                                                              |   484|
|31    |    grp_cordic_circ_apfixed_10_3_0_s_fu_70                  |cordic_circ_apfixed_10_3_0_s_65                                                                                     |   383|
|32    |    myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3            |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_66                                                                        |    13|
|33    |      myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U   |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_69                                                                |    13|
|34    |    myproject_mul_mul_16ns_8ns_23_1_0_U2                    |myproject_mul_mul_16ns_8ns_23_1_0_67                                                                                |     8|
|35    |      myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U           |myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_68                                                                        |     8|
|36    |  grp_generic_sincos_8_6_s_fu_231                           |generic_sincos_8_6_s_4                                                                                              |   459|
|37    |    grp_cordic_circ_apfixed_10_3_0_s_fu_70                  |cordic_circ_apfixed_10_3_0_s_60                                                                                     |   371|
|38    |    myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3            |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_61                                                                        |    13|
|39    |      myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U   |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_64                                                                |    13|
|40    |    myproject_mul_mul_16ns_8ns_23_1_0_U2                    |myproject_mul_mul_16ns_8ns_23_1_0_62                                                                                |     8|
|41    |      myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U           |myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_63                                                                        |     8|
|42    |  grp_generic_sincos_8_6_s_fu_236                           |generic_sincos_8_6_s_5                                                                                              |   449|
|43    |    grp_cordic_circ_apfixed_10_3_0_s_fu_70                  |cordic_circ_apfixed_10_3_0_s_55                                                                                     |   371|
|44    |    myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3            |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_56                                                                        |    13|
|45    |      myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U   |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_59                                                                |    13|
|46    |    myproject_mul_mul_16ns_8ns_23_1_0_U2                    |myproject_mul_mul_16ns_8ns_23_1_0_57                                                                                |     8|
|47    |      myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U           |myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_58                                                                        |     8|
|48    |  grp_generic_sincos_8_6_s_fu_241                           |generic_sincos_8_6_s_6                                                                                              |   457|
|49    |    grp_cordic_circ_apfixed_10_3_0_s_fu_70                  |cordic_circ_apfixed_10_3_0_s_50                                                                                     |   371|
|50    |    myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3            |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_51                                                                        |    13|
|51    |      myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U   |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_54                                                                |    13|
|52    |    myproject_mul_mul_16ns_8ns_23_1_0_U2                    |myproject_mul_mul_16ns_8ns_23_1_0_52                                                                                |     8|
|53    |      myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U           |myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_53                                                                        |     8|
|54    |  grp_generic_sincos_8_6_s_fu_246                           |generic_sincos_8_6_s_7                                                                                              |   454|
|55    |    grp_cordic_circ_apfixed_10_3_0_s_fu_70                  |cordic_circ_apfixed_10_3_0_s_45                                                                                     |   371|
|56    |    myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3            |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_46                                                                        |    13|
|57    |      myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U   |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_49                                                                |    13|
|58    |    myproject_mul_mul_16ns_8ns_23_1_0_U2                    |myproject_mul_mul_16ns_8ns_23_1_0_47                                                                                |     8|
|59    |      myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U           |myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_48                                                                        |     8|
|60    |  grp_generic_sincos_8_6_s_fu_251                           |generic_sincos_8_6_s_8                                                                                              |   445|
|61    |    grp_cordic_circ_apfixed_10_3_0_s_fu_70                  |cordic_circ_apfixed_10_3_0_s_40                                                                                     |   371|
|62    |    myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3            |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_41                                                                        |    13|
|63    |      myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U   |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_44                                                                |    13|
|64    |    myproject_mul_mul_16ns_8ns_23_1_0_U2                    |myproject_mul_mul_16ns_8ns_23_1_0_42                                                                                |     8|
|65    |      myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U           |myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_43                                                                        |     8|
|66    |  grp_generic_sincos_8_6_s_fu_256                           |generic_sincos_8_6_s_9                                                                                              |   449|
|67    |    grp_cordic_circ_apfixed_10_3_0_s_fu_70                  |cordic_circ_apfixed_10_3_0_s_35                                                                                     |   371|
|68    |    myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3            |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_36                                                                        |    13|
|69    |      myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U   |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_39                                                                |    13|
|70    |    myproject_mul_mul_16ns_8ns_23_1_0_U2                    |myproject_mul_mul_16ns_8ns_23_1_0_37                                                                                |     8|
|71    |      myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U           |myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_38                                                                        |     8|
|72    |  grp_generic_sincos_8_6_s_fu_261                           |generic_sincos_8_6_s_10                                                                                             |   449|
|73    |    grp_cordic_circ_apfixed_10_3_0_s_fu_70                  |cordic_circ_apfixed_10_3_0_s_30                                                                                     |   371|
|74    |    myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3            |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_31                                                                        |    13|
|75    |      myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U   |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_34                                                                |    13|
|76    |    myproject_mul_mul_16ns_8ns_23_1_0_U2                    |myproject_mul_mul_16ns_8ns_23_1_0_32                                                                                |     8|
|77    |      myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U           |myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_33                                                                        |     8|
|78    |  grp_generic_sincos_8_6_s_fu_266                           |generic_sincos_8_6_s_11                                                                                             |   445|
|79    |    grp_cordic_circ_apfixed_10_3_0_s_fu_70                  |cordic_circ_apfixed_10_3_0_s_25                                                                                     |   371|
|80    |    myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3            |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_26                                                                        |    13|
|81    |      myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U   |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_29                                                                |    13|
|82    |    myproject_mul_mul_16ns_8ns_23_1_0_U2                    |myproject_mul_mul_16ns_8ns_23_1_0_27                                                                                |     8|
|83    |      myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U           |myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_28                                                                        |     8|
|84    |  grp_generic_sincos_8_6_s_fu_271                           |generic_sincos_8_6_s_12                                                                                             |   445|
|85    |    grp_cordic_circ_apfixed_10_3_0_s_fu_70                  |cordic_circ_apfixed_10_3_0_s_20                                                                                     |   371|
|86    |    myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3            |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_21                                                                        |    13|
|87    |      myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U   |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_24                                                                |    13|
|88    |    myproject_mul_mul_16ns_8ns_23_1_0_U2                    |myproject_mul_mul_16ns_8ns_23_1_0_22                                                                                |     8|
|89    |      myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U           |myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_23                                                                        |     8|
|90    |  grp_generic_sincos_8_6_s_fu_276                           |generic_sincos_8_6_s_13                                                                                             |   437|
|91    |    grp_cordic_circ_apfixed_10_3_0_s_fu_70                  |cordic_circ_apfixed_10_3_0_s_15                                                                                     |   371|
|92    |    myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3            |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_16                                                                        |    13|
|93    |      myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U   |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_19                                                                |    13|
|94    |    myproject_mul_mul_16ns_8ns_23_1_0_U2                    |myproject_mul_mul_16ns_8ns_23_1_0_17                                                                                |     8|
|95    |      myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U           |myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_18                                                                        |     8|
|96    |  grp_generic_sincos_8_6_s_fu_281                           |generic_sincos_8_6_s_14                                                                                             |   486|
|97    |    grp_cordic_circ_apfixed_10_3_0_s_fu_70                  |cordic_circ_apfixed_10_3_0_s                                                                                        |   371|
|98    |    myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_U3            |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0                                                                           |    13|
|99    |      myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1_U   |myproject_mac_mulsub_11ns_6ns_15ns_17_1_0_DSP48_1                                                                   |    13|
|100   |    myproject_mul_mul_16ns_8ns_23_1_0_U2                    |myproject_mul_mul_16ns_8ns_23_1_0                                                                                   |     8|
|101   |      myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0_U           |myproject_mul_mul_16ns_8ns_23_1_0_DSP48_0                                                                           |     8|
|102   |  myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_U9          |myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1                                                                       |    21|
|103   |    myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4_U |myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4                                                               |    21|
|104   |      p                                                     |\myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_U9/myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_DSP48_4_U/p_funnel  |     8|
|105   |  myproject_ama_addmulsub_3ns_9s_10ns_10_1_1_U8             |myproject_ama_addmulsub_3ns_9s_10ns_10_1_1                                                                          |    20|
|106   |    myproject_ama_addmulsub_3ns_9s_10ns_10_1_1_DSP48_3_U    |myproject_ama_addmulsub_3ns_9s_10ns_10_1_1_DSP48_3                                                                  |    20|
|107   |      p                                                     |\myproject_ama_addmulsub_3ns_9s_10ns_10_1_1_U8/myproject_ama_addmulsub_3ns_9s_10ns_10_1_1_DSP48_3_U/p_funnel        |     8|
|108   |  myproject_mac_mul_sub_9s_4s_6s_12_1_1_U10                 |myproject_mac_mul_sub_9s_4s_6s_12_1_1                                                                               |    12|
|109   |    myproject_mac_mul_sub_9s_4s_6s_12_1_1_DSP48_5_U         |myproject_mac_mul_sub_9s_4s_6s_12_1_1_DSP48_5                                                                       |    12|
|110   |      p                                                     |\myproject_mac_mul_sub_9s_4s_6s_12_1_1_U10/myproject_mac_mul_sub_9s_4s_6s_12_1_1_DSP48_5_U/p_funnel                 |     8|
|111   |  myproject_mac_muladd_20s_4s_15s_20_1_1_U17                |myproject_mac_muladd_20s_4s_15s_20_1_1                                                                              |    64|
|112   |    myproject_mac_muladd_20s_4s_15s_20_1_1_DSP48_11_U       |myproject_mac_muladd_20s_4s_15s_20_1_1_DSP48_11                                                                     |    64|
|113   |      p                                                     |\myproject_mac_mul_sub_9s_4s_6s_12_1_1_U10/myproject_mac_mul_sub_9s_4s_6s_12_1_1_DSP48_5_U/p_funnel__1              |     8|
|114   |  myproject_mac_muladd_22s_8s_17s_22_1_1_U16                |myproject_mac_muladd_22s_8s_17s_22_1_1                                                                              |    13|
|115   |    myproject_mac_muladd_22s_8s_17s_22_1_1_DSP48_10_U       |myproject_mac_muladd_22s_8s_17s_22_1_1_DSP48_10                                                                     |    13|
|116   |      p                                                     |mul_ln1192_5_reg_1364_reg_funnel__3                                                                                 |     8|
|117   |  myproject_mac_muladd_24s_8s_19s_24_1_1_U15                |myproject_mac_muladd_24s_8s_19s_24_1_1                                                                              |    13|
|118   |    myproject_mac_muladd_24s_8s_19s_24_1_1_DSP48_9_U        |myproject_mac_muladd_24s_8s_19s_24_1_1_DSP48_9                                                                      |    13|
|119   |      p                                                     |mul_ln1192_5_reg_1364_reg_funnel__2                                                                                 |     8|
|120   |  myproject_mac_muladd_6ns_8s_10ns_10_1_1_U7                |myproject_mac_muladd_6ns_8s_10ns_10_1_1                                                                             |    16|
|121   |    myproject_mac_muladd_6ns_8s_10ns_10_1_1_DSP48_2_U       |myproject_mac_muladd_6ns_8s_10ns_10_1_1_DSP48_2                                                                     |    16|
|122   |      p                                                     |\myproject_mac_muladd_6ns_8s_10ns_10_1_1_U7/myproject_mac_muladd_6ns_8s_10ns_10_1_1_DSP48_2_U/p_funnel              |     8|
+------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:01:15 . Memory (MB): peak = 2827.844 ; gain = 682.438 ; free physical = 37139 ; free virtual = 82340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:15 . Memory (MB): peak = 2827.844 ; gain = 682.438 ; free physical = 37140 ; free virtual = 82341
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:01:15 . Memory (MB): peak = 2827.848 ; gain = 682.438 ; free physical = 37140 ; free virtual = 82341
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2845.750 ; gain = 0.000 ; free physical = 37209 ; free virtual = 82410
INFO: [Netlist 29-17] Analyzing 750 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.371 ; gain = 0.000 ; free physical = 37110 ; free virtual = 82312
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 43 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 52 instances

INFO: [Common 17-83] Releasing license: Synthesis
111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:27 . Memory (MB): peak = 2954.371 ; gain = 817.203 ; free physical = 37252 ; free virtual = 82454
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 14:57:14 2023...
***** VIVADO SYNTHESIS COMPLETED IN 0h1m49s *****
INFO: [HLS 200-112] Total elapsed time: 212.28 seconds; peak allocated memory: 378.363 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Feb 26 14:57:25 2023...
