
---------- Begin Simulation Statistics ----------
final_tick                                 9164765500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46413                       # Simulator instruction rate (inst/s)
host_mem_usage                                 813496                       # Number of bytes of host memory used
host_op_rate                                    88061                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   215.46                       # Real time elapsed on the host
host_tick_rate                               42536769                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009165                       # Number of seconds simulated
sim_ticks                                  9164765500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12479011                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7596114                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973114                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.832953                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.832953                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    517216                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   284621                       # number of floating regfile writes
system.cpu.idleCycles                         1647125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               429285                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2657496                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.426884                       # Inst execution rate
system.cpu.iew.exec_refs                      5268907                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1924835                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1466365                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3824715                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1243                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             32228                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2267943                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            29801889                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3344072                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            664680                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              26154124                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5398                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                430797                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 355165                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                438716                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           4240                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       332469                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          96816                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  28668212                       # num instructions consuming a value
system.cpu.iew.wb_count                      25789123                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.641613                       # average fanout of values written-back
system.cpu.iew.wb_producers                  18393887                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.406971                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25964484                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 36494857                       # number of integer regfile reads
system.cpu.int_regfile_writes                20625678                       # number of integer regfile writes
system.cpu.ipc                               0.545568                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.545568                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            543689      2.03%      2.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20614614     76.87%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14892      0.06%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  6887      0.03%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               22799      0.09%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3700      0.01%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                40849      0.15%     79.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   52      0.00%     79.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                23505      0.09%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               64774      0.24%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4526      0.02%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             235      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             503      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               7      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            357      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3344770     12.47%     92.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1789170      6.67%     98.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          131863      0.49%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         211516      0.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26818804                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  561236                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1092346                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       498851                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             872080                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      384002                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014318                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  310014     80.73%     80.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     80.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    893      0.23%     80.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    261      0.07%     81.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   161      0.04%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   39      0.01%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     81.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  18945      4.93%     86.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 20161      5.25%     91.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             22911      5.97%     97.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            10615      2.76%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               26097881                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           69674038                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     25290272                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          39762522                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   29797411                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  26818804                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4478                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        10828775                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             62367                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2484                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     12654497                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      16682407                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.607610                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.250405                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9339377     55.98%     55.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1303379      7.81%     63.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1251818      7.50%     71.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1201080      7.20%     78.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1084229      6.50%     85.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              919435      5.51%     90.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              840746      5.04%     95.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              508762      3.05%     98.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              233581      1.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        16682407                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.463147                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            171336                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           207929                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3824715                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2267943                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                11571827                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         18329532                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          135338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23368                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         54928                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1131                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       438117                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          156                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       877696                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            156                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3919554                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2907399                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            392061                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1646394                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1291546                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             78.446957                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  202614                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                383                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          283303                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              53255                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           230048                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        39510                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        10736146                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            347596                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     15088631                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.257444                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.217022                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         9542567     63.24%     63.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1611193     10.68%     73.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          843658      5.59%     79.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1155289      7.66%     87.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          502205      3.33%     90.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          255547      1.69%     92.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          179296      1.19%     93.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          144601      0.96%     94.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          854275      5.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     15088631                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973114                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761635                       # Number of memory references committed
system.cpu.commit.loads                       2352569                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110701                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664119                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879156     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315698     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973114                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        854275                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      4369001                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4369001                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4388102                       # number of overall hits
system.cpu.dcache.overall_hits::total         4388102                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       150133                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         150133                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       151210                       # number of overall misses
system.cpu.dcache.overall_misses::total        151210                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3860313994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3860313994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3860313994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3860313994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4519134                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4519134                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4539312                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4539312                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033222                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033222                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033311                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033311                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25712.628096                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25712.628096                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25529.488751                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25529.488751                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        48192                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           35                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1293                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.271462                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     8.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        67472                       # number of writebacks
system.cpu.dcache.writebacks::total             67472                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56230                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56230                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56230                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56230                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        93903                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        93903                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        94529                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        94529                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2247771994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2247771994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2272846494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2272846494                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020779                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020779                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020825                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020825                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23937.169143                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23937.169143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24043.907097                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24043.907097                       # average overall mshr miss latency
system.cpu.dcache.replacements                  93770                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2983055                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2983055                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       126908                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        126908                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2892511000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2892511000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3109963                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3109963                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.040807                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040807                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22792.188042                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22792.188042                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        55367                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        55367                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        71541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        71541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1315607000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1315607000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18389.552844                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18389.552844                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1385946                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1385946                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        23225                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        23225                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    967802994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    967802994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016481                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016481                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41670.742476                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41670.742476                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          863                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          863                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        22362                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22362                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    932164994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    932164994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015869                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015869                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41685.224667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41685.224667                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        19101                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         19101                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1077                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1077                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        20178                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        20178                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.053375                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.053375                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          626                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          626                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25074500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25074500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.031024                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031024                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 40055.111821                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 40055.111821                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   9164765500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.139115                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4482912                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             94282                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.547909                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.139115                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996365                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996365                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9172906                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9172906                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9164765500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  8135474                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               3136281                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4760372                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                295115                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 355165                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1266945                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 48209                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               32894116                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                206630                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3343489                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1925301                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         18928                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1929                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9164765500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   9164765500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9164765500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            8755910                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       18222641                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3919554                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1547415                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       7497112                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  804298                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        136                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 2952                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         23820                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          307                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2850423                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                209275                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples           16682407                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.084296                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.239054                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 11134292     66.74%     66.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   277606      1.66%     68.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   320787      1.92%     70.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   329372      1.97%     72.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   466704      2.80%     75.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   416967      2.50%     77.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   325869      1.95%     79.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   329563      1.98%     81.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  3081247     18.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             16682407                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.213838                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.994168                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      2471738                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2471738                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2471738                       # number of overall hits
system.cpu.icache.overall_hits::total         2471738                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       378681                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         378681                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       378681                       # number of overall misses
system.cpu.icache.overall_misses::total        378681                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5688126489                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5688126489                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5688126489                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5688126489                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2850419                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2850419                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2850419                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2850419                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.132851                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.132851                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.132851                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.132851                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15020.892226                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15020.892226                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15020.892226                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15020.892226                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4830                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               206                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.446602                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       344326                       # number of writebacks
system.cpu.icache.writebacks::total            344326                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        33610                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        33610                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        33610                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        33610                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       345071                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       345071                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       345071                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       345071                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4977727493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4977727493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4977727493                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4977727493                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.121060                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.121060                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.121060                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.121060                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14425.226962                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14425.226962                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14425.226962                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14425.226962                       # average overall mshr miss latency
system.cpu.icache.replacements                 344326                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2471738                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2471738                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       378681                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        378681                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5688126489                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5688126489                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2850419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2850419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.132851                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.132851                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15020.892226                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15020.892226                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        33610                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        33610                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       345071                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       345071                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4977727493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4977727493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.121060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.121060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14425.226962                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14425.226962                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   9164765500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.560977                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2816808                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            345070                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.163005                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.560977                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995236                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995236                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          287                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6045908                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6045908                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9164765500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2854969                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         40068                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9164765500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   9164765500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9164765500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      194958                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1472146                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2222                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                4240                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 858877                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 5899                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    965                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   9164765500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 355165                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  8355679                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 2113270                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4977                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4806299                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1047017                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               31831855                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 12843                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 125098                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  12279                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 873588                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              15                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            35157874                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    78098418                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 46374970                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    635770                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459478                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 13698392                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     107                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  94                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    664318                       # count of insts added to the skid buffer
system.cpu.rob.reads                         43889952                       # The number of ROB reads
system.cpu.rob.writes                        61022951                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973114                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               331821                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                75701                       # number of demand (read+write) hits
system.l2.demand_hits::total                   407522                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              331821                       # number of overall hits
system.l2.overall_hits::.cpu.data               75701                       # number of overall hits
system.l2.overall_hits::total                  407522                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12979                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18581                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31560                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12979                       # number of overall misses
system.l2.overall_misses::.cpu.data             18581                       # number of overall misses
system.l2.overall_misses::total                 31560                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    947919000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1322137500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2270056500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    947919000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1322137500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2270056500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           344800                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            94282                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               439082                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          344800                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           94282                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              439082                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.037642                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.197079                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071877                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.037642                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.197079                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071877                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73034.825487                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71155.346860                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71928.279468                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73034.825487                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71155.346860                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71928.279468                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10183                       # number of writebacks
system.l2.writebacks::total                     10183                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12979                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18581                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31560                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12979                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18581                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31560                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    815562250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1132456500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1948018750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    815562250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1132456500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1948018750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.037642                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.197079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071877                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.037642                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.197079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071877                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62837.063718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60947.015769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61724.294994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62837.063718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60947.015769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61724.294994                       # average overall mshr miss latency
system.l2.replacements                          23473                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        67472                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            67472                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        67472                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        67472                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       344060                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           344060                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       344060                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       344060                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           30                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            30                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              247                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  247                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          247                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              247                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10852                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10852                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11296                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11296                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    780907500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     780907500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         22148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             22148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.510023                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.510023                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69131.329674                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69131.329674                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11296                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11296                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    665438000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    665438000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.510023                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.510023                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 58909.171388                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58909.171388                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         331821                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             331821                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12979                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12979                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    947919000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    947919000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       344800                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         344800                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.037642                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.037642                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73034.825487                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73034.825487                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12979                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12979                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    815562250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    815562250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.037642                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.037642                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62837.063718                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62837.063718                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         64849                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             64849                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7285                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7285                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    541230000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    541230000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        72134                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         72134                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.100993                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.100993                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74293.754290                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74293.754290                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    467018500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    467018500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.100993                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.100993                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64106.863418                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64106.863418                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   9164765500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7947.029072                       # Cycle average of tags in use
system.l2.tags.total_refs                      877105                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31665                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     27.699511                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.760327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3708.515302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4215.753442                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.452700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.514618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970096                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2296                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5649                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7048745                       # Number of tag accesses
system.l2.tags.data_accesses                  7048745                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9164765500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001289844500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          610                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          610                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               74676                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9557                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31560                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10183                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31560                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10183                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     40                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31560                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10183                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.642623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.759521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    250.762784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           607     99.51%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.33%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           610                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.652459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.624699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.979529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              415     68.03%     68.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      1.80%     69.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              166     27.21%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      2.79%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           610                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2019840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               651712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    220.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     71.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    9163929000                       # Total gap between requests
system.mem_ctrls.avgGap                     219532.11                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       830656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1186624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       650112                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 90635816.050066962838                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 129476744.385876536369                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 70936021.221710473299                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12979                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18581                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10183                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    387251000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    519673750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 207350923750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29836.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27968.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20362459.37                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       830656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1189184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2019840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       830656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       830656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       651712                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       651712                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12979                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18581                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          31560                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10183                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10183                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     90635816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    129756075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        220391891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     90635816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     90635816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     71110603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        71110603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     71110603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     90635816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    129756075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       291502494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                31520                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               10158                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2213                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2566                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2055                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1837                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1824                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2221                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1701                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1928                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          769                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          584                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          601                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          441                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          658                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          646                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          739                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          715                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          758                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               315924750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             157600000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          906924750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10022.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28772.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23224                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6153                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.68                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.57                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12301                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   216.843509                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   138.095666                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   251.220052                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5590     45.44%     45.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3422     27.82%     73.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1227      9.97%     83.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          582      4.73%     87.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          376      3.06%     91.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          220      1.79%     92.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          155      1.26%     94.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           99      0.80%     94.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          630      5.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12301                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2017280                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             650112                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              220.112560                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               70.936021                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.27                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   9164765500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        43789620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        23274735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      116760420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      25369200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 723431280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2400977940                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1497394080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4830997275                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   527.127211                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3868327000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    306020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4990418500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        44039520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        23407560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      108292380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      27655560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 723431280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2513575170                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1402575360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4842976830                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   528.434342                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3621340500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    306020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5237405000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   9164765500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20264                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10183                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13185                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11296                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11296                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20264                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        86488                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        86488                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  86488                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2671552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2671552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2671552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31560                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31560    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               31560                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   9164765500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23915000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           39450000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            417204                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        77655                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       344326                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39588                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             247                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            247                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            22148                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           22148                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        345071                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        72134                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1034196                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       282828                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1317024                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     44104000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10352256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               54456256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           23744                       # Total snoops (count)
system.tol2bus.snoopTraffic                    669056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           463073                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002788                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052727                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 461782     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1291      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             463073                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   9164765500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          850646000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         517700808                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         141614364                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
