LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY DIPO IS
	PORT(CLK:STD_LOGIC;
		D: IN INTEGER RANGE 0 TO 9;
		Q1, Q2, Q3, Q4: BUFFER INTEGER RANGE 0 TO 9);
END ENTITY;

ARCHITECTURE BEAS OF DIPO IS
BEGIN
	PROCESS(CLK)
	BEGIN	
	IF RISING_EDGE(CLK) THEN
		Q1 <= D;
		Q2 <= Q1;
		Q3 <= Q2;
		Q4 <= Q3;
	END IF;
	END PROCESS;
END BEAS;