Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Jun 24 16:16:39 2016
| Host         : desktop4480 running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dot_prod_timing_summary_routed.rpt -rpx dot_prod_timing_summary_routed.rpx
| Design       : dot_prod
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 307 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 293 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.310       -4.935                     38                 1803        0.138        0.000                      0                 1803        4.175        0.000                       0                   909  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
sysClk  {0.000 4.675}        9.350           106.952         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk             -0.310       -4.935                     38                 1803        0.138        0.000                      0                 1803        4.175        0.000                       0                   909  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :           38  Failing Endpoints,  Worst Slack       -0.310ns,  Total Violation       -4.935ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 rowMux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputMAC_reg[425]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.350ns  (sysClk rise@9.350ns - sysClk rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 4.979ns (51.827%)  route 4.628ns (48.173%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.274 - 9.350 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.973     0.973    clk
    SLICE_X92Y58         FDRE                                         r  rowMux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  rowMux_reg[0]/Q
                         net (fo=223, routed)         0.983     2.474    rowMux[0]
    SLICE_X93Y58         LUT6 (Prop_lut6_I2_O)        0.124     2.598 r  outputMAC1_i_5/O
                         net (fo=1, routed)           0.562     3.160    outputMAC1_i_5_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[13]_P[31])
                                                      3.841     7.001 r  outputMAC1/P[31]
                         net (fo=4, routed)           1.217     8.218    outputMAC1_n_74
    SLICE_X92Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  outputMAC[477]_i_2/O
                         net (fo=4, routed)           0.585     8.927    outputMAC[477]_i_2_n_0
    SLICE_X91Y57         LUT5 (Prop_lut5_I3_O)        0.124     9.051 r  outputMAC[585]_i_2/O
                         net (fo=3, routed)           0.655     9.706    outputMAC[585]_i_2_n_0
    SLICE_X89Y59         LUT3 (Prop_lut3_I2_O)        0.124     9.830 r  outputMAC[553]_i_2/O
                         net (fo=2, routed)           0.626    10.456    outputMAC[553]_i_2_n_0
    SLICE_X81Y62         LUT5 (Prop_lut5_I4_O)        0.124    10.580 r  outputMAC[425]_i_1/O
                         net (fo=1, routed)           0.000    10.580    outputMAC010_out[425]
    SLICE_X81Y62         FDRE                                         r  outputMAC_reg[425]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.350     9.350 r  
                                                      0.000     9.350 r  clk (IN)
                         net (fo=908, unset)          0.924    10.274    clk
    SLICE_X81Y62         FDRE                                         r  outputMAC_reg[425]/C
                         clock pessimism              0.000    10.274    
                         clock uncertainty           -0.035    10.239    
    SLICE_X81Y62         FDRE (Setup_fdre_C_D)        0.031    10.270    outputMAC_reg[425]
  -------------------------------------------------------------------
                         required time                         10.270    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                 -0.310    

Slack (VIOLATED) :        -0.267ns  (required time - arrival time)
  Source:                 rowMux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputMAC_reg[433]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.350ns  (sysClk rise@9.350ns - sysClk rise@0.000ns)
  Data Path Delay:        9.562ns  (logic 4.979ns (52.070%)  route 4.583ns (47.930%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.274 - 9.350 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.973     0.973    clk
    SLICE_X92Y58         FDRE                                         r  rowMux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  rowMux_reg[0]/Q
                         net (fo=223, routed)         0.983     2.474    rowMux[0]
    SLICE_X93Y58         LUT6 (Prop_lut6_I2_O)        0.124     2.598 r  outputMAC1_i_5/O
                         net (fo=1, routed)           0.562     3.160    outputMAC1_i_5_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[13]_P[6])
                                                      3.841     7.001 r  outputMAC1/P[6]
                         net (fo=4, routed)           1.004     8.004    outputMAC1_n_99
    SLICE_X95Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.128 r  outputMAC[489]_i_2/O
                         net (fo=6, routed)           1.171     9.299    outputMAC[489]_i_2_n_0
    SLICE_X90Y55         LUT6 (Prop_lut6_I0_O)        0.124     9.423 r  outputMAC[529]_i_2/O
                         net (fo=3, routed)           0.194     9.617    outputMAC[529]_i_2_n_0
    SLICE_X90Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.741 r  outputMAC[561]_i_2/O
                         net (fo=3, routed)           0.670    10.411    outputMAC[561]_i_2_n_0
    SLICE_X88Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.535 r  outputMAC[433]_i_1/O
                         net (fo=1, routed)           0.000    10.535    outputMAC010_out[433]
    SLICE_X88Y55         FDRE                                         r  outputMAC_reg[433]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.350     9.350 r  
                                                      0.000     9.350 r  clk (IN)
                         net (fo=908, unset)          0.924    10.274    clk
    SLICE_X88Y55         FDRE                                         r  outputMAC_reg[433]/C
                         clock pessimism              0.000    10.274    
                         clock uncertainty           -0.035    10.239    
    SLICE_X88Y55         FDRE (Setup_fdre_C_D)        0.029    10.268    outputMAC_reg[433]
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                 -0.267    

Slack (VIOLATED) :        -0.261ns  (required time - arrival time)
  Source:                 rowMux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputMAC_reg[418]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.350ns  (sysClk rise@9.350ns - sysClk rise@0.000ns)
  Data Path Delay:        9.606ns  (logic 4.979ns (51.831%)  route 4.627ns (48.169%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.274 - 9.350 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.973     0.973    clk
    SLICE_X92Y58         FDRE                                         r  rowMux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  rowMux_reg[0]/Q
                         net (fo=223, routed)         0.983     2.474    rowMux[0]
    SLICE_X93Y58         LUT6 (Prop_lut6_I2_O)        0.124     2.598 r  outputMAC1_i_5/O
                         net (fo=1, routed)           0.562     3.160    outputMAC1_i_5_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[13]_P[24])
                                                      3.841     7.001 r  outputMAC1/P[24]
                         net (fo=4, routed)           0.959     7.960    outputMAC1_n_81
    SLICE_X95Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.084 r  outputMAC[470]_i_2/O
                         net (fo=5, routed)           1.141     9.224    outputMAC[470]_i_2_n_0
    SLICE_X88Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.348 r  outputMAC[578]_i_2/O
                         net (fo=5, routed)           0.393     9.741    outputMAC[578]_i_2_n_0
    SLICE_X89Y61         LUT3 (Prop_lut3_I2_O)        0.124     9.865 r  outputMAC[418]_i_2/O
                         net (fo=1, routed)           0.590    10.455    outputMAC[418]_i_2_n_0
    SLICE_X82Y62         LUT5 (Prop_lut5_I4_O)        0.124    10.579 r  outputMAC[418]_i_1/O
                         net (fo=1, routed)           0.000    10.579    outputMAC010_out[418]
    SLICE_X82Y62         FDRE                                         r  outputMAC_reg[418]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.350     9.350 r  
                                                      0.000     9.350 r  clk (IN)
                         net (fo=908, unset)          0.924    10.274    clk
    SLICE_X82Y62         FDRE                                         r  outputMAC_reg[418]/C
                         clock pessimism              0.000    10.274    
                         clock uncertainty           -0.035    10.239    
    SLICE_X82Y62         FDRE (Setup_fdre_C_D)        0.079    10.318    outputMAC_reg[418]
  -------------------------------------------------------------------
                         required time                         10.318    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                 -0.261    

Slack (VIOLATED) :        -0.248ns  (required time - arrival time)
  Source:                 rowMux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputMAC_reg[553]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.350ns  (sysClk rise@9.350ns - sysClk rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 4.979ns (52.161%)  route 4.566ns (47.839%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.274 - 9.350 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.973     0.973    clk
    SLICE_X92Y58         FDRE                                         r  rowMux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  rowMux_reg[0]/Q
                         net (fo=223, routed)         0.983     2.474    rowMux[0]
    SLICE_X93Y58         LUT6 (Prop_lut6_I2_O)        0.124     2.598 r  outputMAC1_i_5/O
                         net (fo=1, routed)           0.562     3.160    outputMAC1_i_5_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[13]_P[31])
                                                      3.841     7.001 r  outputMAC1/P[31]
                         net (fo=4, routed)           1.217     8.218    outputMAC1_n_74
    SLICE_X92Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  outputMAC[477]_i_2/O
                         net (fo=4, routed)           0.585     8.927    outputMAC[477]_i_2_n_0
    SLICE_X91Y57         LUT5 (Prop_lut5_I3_O)        0.124     9.051 r  outputMAC[585]_i_2/O
                         net (fo=3, routed)           0.655     9.706    outputMAC[585]_i_2_n_0
    SLICE_X89Y59         LUT3 (Prop_lut3_I2_O)        0.124     9.830 r  outputMAC[553]_i_2/O
                         net (fo=2, routed)           0.564    10.394    outputMAC[553]_i_2_n_0
    SLICE_X87Y57         LUT2 (Prop_lut2_I0_O)        0.124    10.518 r  outputMAC[553]_i_1/O
                         net (fo=1, routed)           0.000    10.518    outputMAC[553]_i_1_n_0
    SLICE_X87Y57         FDRE                                         r  outputMAC_reg[553]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.350     9.350 r  
                                                      0.000     9.350 r  clk (IN)
                         net (fo=908, unset)          0.924    10.274    clk
    SLICE_X87Y57         FDRE                                         r  outputMAC_reg[553]/C
                         clock pessimism              0.000    10.274    
                         clock uncertainty           -0.035    10.239    
    SLICE_X87Y57         FDRE (Setup_fdre_C_D)        0.031    10.270    outputMAC_reg[553]
  -------------------------------------------------------------------
                         required time                         10.270    
                         arrival time                         -10.518    
  -------------------------------------------------------------------
                         slack                                 -0.248    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 rowMux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputMAC_reg[440]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.350ns  (sysClk rise@9.350ns - sysClk rise@0.000ns)
  Data Path Delay:        9.563ns  (logic 4.979ns (52.068%)  route 4.584ns (47.932%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.274 - 9.350 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.973     0.973    clk
    SLICE_X92Y58         FDRE                                         r  rowMux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  rowMux_reg[0]/Q
                         net (fo=223, routed)         0.983     2.474    rowMux[0]
    SLICE_X93Y58         LUT6 (Prop_lut6_I2_O)        0.124     2.598 r  outputMAC1_i_5/O
                         net (fo=1, routed)           0.562     3.160    outputMAC1_i_5_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[13]_P[14])
                                                      3.841     7.001 r  outputMAC1/P[14]
                         net (fo=4, routed)           0.910     7.911    outputMAC1_n_91
    SLICE_X94Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.035 r  outputMAC[572]_i_3/O
                         net (fo=4, routed)           0.874     8.909    outputMAC[572]_i_3_n_0
    SLICE_X92Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.033 r  outputMAC[536]_i_2/O
                         net (fo=4, routed)           0.696     9.729    outputMAC[536]_i_2_n_0
    SLICE_X85Y59         LUT4 (Prop_lut4_I2_O)        0.124     9.853 r  outputMAC[568]_i_2/O
                         net (fo=2, routed)           0.559    10.412    outputMAC[568]_i_2_n_0
    SLICE_X82Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.536 r  outputMAC[440]_i_1/O
                         net (fo=1, routed)           0.000    10.536    outputMAC010_out[440]
    SLICE_X82Y60         FDRE                                         r  outputMAC_reg[440]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.350     9.350 r  
                                                      0.000     9.350 r  clk (IN)
                         net (fo=908, unset)          0.924    10.274    clk
    SLICE_X82Y60         FDRE                                         r  outputMAC_reg[440]/C
                         clock pessimism              0.000    10.274    
                         clock uncertainty           -0.035    10.239    
    SLICE_X82Y60         FDRE (Setup_fdre_C_D)        0.077    10.316    outputMAC_reg[440]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 rowMux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputMAC_reg[423]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.350ns  (sysClk rise@9.350ns - sysClk rise@0.000ns)
  Data Path Delay:        9.504ns  (logic 4.979ns (52.388%)  route 4.525ns (47.612%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.274 - 9.350 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.973     0.973    clk
    SLICE_X92Y58         FDRE                                         r  rowMux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  rowMux_reg[0]/Q
                         net (fo=223, routed)         0.983     2.474    rowMux[0]
    SLICE_X93Y58         LUT6 (Prop_lut6_I2_O)        0.124     2.598 r  outputMAC1_i_5/O
                         net (fo=1, routed)           0.562     3.160    outputMAC1_i_5_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[13]_P[24])
                                                      3.841     7.001 r  outputMAC1/P[24]
                         net (fo=4, routed)           0.868     7.869    outputMAC1_n_81
    SLICE_X93Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.993 r  outputMAC[471]_i_2/O
                         net (fo=5, routed)           0.974     8.967    outputMAC[471]_i_2_n_0
    SLICE_X88Y58         LUT5 (Prop_lut5_I1_O)        0.124     9.091 r  outputMAC[583]_i_2/O
                         net (fo=4, routed)           0.530     9.621    outputMAC[583]_i_2_n_0
    SLICE_X86Y59         LUT3 (Prop_lut3_I2_O)        0.124     9.745 r  outputMAC[551]_i_2/O
                         net (fo=2, routed)           0.608    10.353    outputMAC[551]_i_2_n_0
    SLICE_X81Y61         LUT5 (Prop_lut5_I4_O)        0.124    10.477 r  outputMAC[423]_i_1/O
                         net (fo=1, routed)           0.000    10.477    outputMAC010_out[423]
    SLICE_X81Y61         FDRE                                         r  outputMAC_reg[423]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.350     9.350 r  
                                                      0.000     9.350 r  clk (IN)
                         net (fo=908, unset)          0.924    10.274    clk
    SLICE_X81Y61         FDRE                                         r  outputMAC_reg[423]/C
                         clock pessimism              0.000    10.274    
                         clock uncertainty           -0.035    10.239    
    SLICE_X81Y61         FDRE (Setup_fdre_C_D)        0.031    10.270    outputMAC_reg[423]
  -------------------------------------------------------------------
                         required time                         10.270    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.192ns  (required time - arrival time)
  Source:                 rowMux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputMAC_reg[439]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.350ns  (sysClk rise@9.350ns - sysClk rise@0.000ns)
  Data Path Delay:        9.489ns  (logic 4.979ns (52.470%)  route 4.510ns (47.529%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.274 - 9.350 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.973     0.973    clk
    SLICE_X92Y58         FDRE                                         r  rowMux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  rowMux_reg[0]/Q
                         net (fo=223, routed)         0.983     2.474    rowMux[0]
    SLICE_X93Y58         LUT6 (Prop_lut6_I2_O)        0.124     2.598 r  outputMAC1_i_5/O
                         net (fo=1, routed)           0.562     3.160    outputMAC1_i_5_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[13]_P[13])
                                                      3.841     7.001 r  outputMAC1/P[13]
                         net (fo=4, routed)           1.036     8.037    outputMAC1_n_92
    SLICE_X91Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.161 r  outputMAC[559]_i_3/O
                         net (fo=5, routed)           0.964     9.126    outputMAC[559]_i_3_n_0
    SLICE_X88Y58         LUT6 (Prop_lut6_I0_O)        0.124     9.250 r  outputMAC[535]_i_2/O
                         net (fo=4, routed)           0.340     9.590    outputMAC[535]_i_2_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.714 r  outputMAC[567]_i_2/O
                         net (fo=2, routed)           0.624    10.338    outputMAC[567]_i_2_n_0
    SLICE_X80Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.462 r  outputMAC[439]_i_1/O
                         net (fo=1, routed)           0.000    10.462    outputMAC010_out[439]
    SLICE_X80Y60         FDRE                                         r  outputMAC_reg[439]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.350     9.350 r  
                                                      0.000     9.350 r  clk (IN)
                         net (fo=908, unset)          0.924    10.274    clk
    SLICE_X80Y60         FDRE                                         r  outputMAC_reg[439]/C
                         clock pessimism              0.000    10.274    
                         clock uncertainty           -0.035    10.239    
    SLICE_X80Y60         FDRE (Setup_fdre_C_D)        0.031    10.270    outputMAC_reg[439]
  -------------------------------------------------------------------
                         required time                         10.270    
                         arrival time                         -10.462    
  -------------------------------------------------------------------
                         slack                                 -0.192    

Slack (VIOLATED) :        -0.189ns  (required time - arrival time)
  Source:                 rowMux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputMAC_reg[421]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.350ns  (sysClk rise@9.350ns - sysClk rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 4.979ns (52.234%)  route 4.553ns (47.766%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.274 - 9.350 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.973     0.973    clk
    SLICE_X92Y58         FDRE                                         r  rowMux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  rowMux_reg[0]/Q
                         net (fo=223, routed)         0.983     2.474    rowMux[0]
    SLICE_X93Y58         LUT6 (Prop_lut6_I2_O)        0.124     2.598 r  outputMAC1_i_5/O
                         net (fo=1, routed)           0.562     3.160    outputMAC1_i_5_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[13]_P[31])
                                                      3.841     7.001 r  outputMAC1/P[31]
                         net (fo=4, routed)           1.217     8.218    outputMAC1_n_74
    SLICE_X92Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  outputMAC[477]_i_2/O
                         net (fo=4, routed)           0.775     9.117    outputMAC[477]_i_2_n_0
    SLICE_X91Y55         LUT6 (Prop_lut6_I5_O)        0.124     9.241 r  outputMAC[581]_i_2/O
                         net (fo=3, routed)           0.535     9.776    outputMAC[581]_i_2_n_0
    SLICE_X89Y55         LUT3 (Prop_lut3_I2_O)        0.124     9.900 r  outputMAC[549]_i_2/O
                         net (fo=2, routed)           0.481    10.381    outputMAC[549]_i_2_n_0
    SLICE_X82Y56         LUT5 (Prop_lut5_I4_O)        0.124    10.505 r  outputMAC[421]_i_1/O
                         net (fo=1, routed)           0.000    10.505    outputMAC010_out[421]
    SLICE_X82Y56         FDRE                                         r  outputMAC_reg[421]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.350     9.350 r  
                                                      0.000     9.350 r  clk (IN)
                         net (fo=908, unset)          0.924    10.274    clk
    SLICE_X82Y56         FDRE                                         r  outputMAC_reg[421]/C
                         clock pessimism              0.000    10.274    
                         clock uncertainty           -0.035    10.239    
    SLICE_X82Y56         FDRE (Setup_fdre_C_D)        0.077    10.316    outputMAC_reg[421]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                 -0.189    

Slack (VIOLATED) :        -0.189ns  (required time - arrival time)
  Source:                 rowMux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputMAC_reg[481]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.350ns  (sysClk rise@9.350ns - sysClk rise@0.000ns)
  Data Path Delay:        9.484ns  (logic 4.979ns (52.499%)  route 4.505ns (47.501%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.274 - 9.350 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.973     0.973    clk
    SLICE_X92Y58         FDRE                                         r  rowMux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  rowMux_reg[0]/Q
                         net (fo=223, routed)         0.983     2.474    rowMux[0]
    SLICE_X93Y58         LUT6 (Prop_lut6_I2_O)        0.124     2.598 r  outputMAC1_i_5/O
                         net (fo=1, routed)           0.562     3.160    outputMAC1_i_5_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[13]_P[31])
                                                      3.841     7.001 r  outputMAC1/P[31]
                         net (fo=4, routed)           1.217     8.218    outputMAC1_n_74
    SLICE_X92Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  outputMAC[477]_i_2/O
                         net (fo=4, routed)           0.612     8.954    outputMAC[477]_i_2_n_0
    SLICE_X93Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.078 r  outputMAC[577]_i_2/O
                         net (fo=5, routed)           0.439     9.517    outputMAC[577]_i_2_n_0
    SLICE_X93Y58         LUT4 (Prop_lut4_I3_O)        0.124     9.641 r  outputMAC[545]_i_2/O
                         net (fo=3, routed)           0.692    10.333    outputMAC[545]_i_2_n_0
    SLICE_X91Y56         LUT3 (Prop_lut3_I2_O)        0.124    10.457 r  outputMAC[481]_i_1/O
                         net (fo=1, routed)           0.000    10.457    outputMAC[481]_i_1_n_0
    SLICE_X91Y56         FDRE                                         r  outputMAC_reg[481]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.350     9.350 r  
                                                      0.000     9.350 r  clk (IN)
                         net (fo=908, unset)          0.924    10.274    clk
    SLICE_X91Y56         FDRE                                         r  outputMAC_reg[481]/C
                         clock pessimism              0.000    10.274    
                         clock uncertainty           -0.035    10.239    
    SLICE_X91Y56         FDRE (Setup_fdre_C_D)        0.029    10.268    outputMAC_reg[481]
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                 -0.189    

Slack (VIOLATED) :        -0.189ns  (required time - arrival time)
  Source:                 rowMux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputMAC_reg[416]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.350ns  (sysClk rise@9.350ns - sysClk rise@0.000ns)
  Data Path Delay:        9.484ns  (logic 4.979ns (52.501%)  route 4.505ns (47.499%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.274 - 9.350 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.973     0.973    clk
    SLICE_X92Y58         FDRE                                         r  rowMux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  rowMux_reg[0]/Q
                         net (fo=223, routed)         0.983     2.474    rowMux[0]
    SLICE_X93Y58         LUT6 (Prop_lut6_I2_O)        0.124     2.598 r  outputMAC1_i_5/O
                         net (fo=1, routed)           0.562     3.160    outputMAC1_i_5_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[13]_P[17])
                                                      3.841     7.001 r  outputMAC1/P[17]
                         net (fo=4, routed)           0.904     7.905    outputMAC1_n_88
    SLICE_X94Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.029 r  outputMAC[576]_i_3/O
                         net (fo=4, routed)           0.854     8.883    outputMAC[576]_i_3_n_0
    SLICE_X91Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.007 r  outputMAC[576]_i_2/O
                         net (fo=6, routed)           0.732     9.739    outputMAC[576]_i_2_n_0
    SLICE_X82Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.863 f  outputMAC[416]_i_2/O
                         net (fo=1, routed)           0.470    10.333    outputMAC[416]_i_2_n_0
    SLICE_X81Y58         LUT5 (Prop_lut5_I3_O)        0.124    10.457 r  outputMAC[416]_i_1/O
                         net (fo=1, routed)           0.000    10.457    outputMAC010_out[416]
    SLICE_X81Y58         FDRE                                         r  outputMAC_reg[416]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.350     9.350 r  
                                                      0.000     9.350 r  clk (IN)
                         net (fo=908, unset)          0.924    10.274    clk
    SLICE_X81Y58         FDRE                                         r  outputMAC_reg[416]/C
                         clock pessimism              0.000    10.274    
                         clock uncertainty           -0.035    10.239    
    SLICE_X81Y58         FDRE (Setup_fdre_C_D)        0.029    10.268    outputMAC_reg[416]
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                 -0.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 outputMAC_reg[208]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputVector_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.417%)  route 0.065ns (31.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.410     0.410    clk
    SLICE_X40Y47         FDRE                                         r  outputMAC_reg[208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[208]/Q
                         net (fo=2, routed)           0.065     0.616    p_15_out[102]
    SLICE_X41Y47         FDRE                                         r  outputVector_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.432     0.432    clk
    SLICE_X41Y47         FDRE                                         r  outputVector_reg[102]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.047     0.479    outputVector_reg[102]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 outputMAC_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputVector_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.410     0.410    clk
    SLICE_X67Y56         FDRE                                         r  outputMAC_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[17]/Q
                         net (fo=2, routed)           0.112     0.663    p_15_out[6]
    SLICE_X67Y55         FDRE                                         r  outputVector_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.432     0.432    clk
    SLICE_X67Y55         FDRE                                         r  outputVector_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X67Y55         FDRE (Hold_fdre_C_D)         0.076     0.508    outputVector_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 outputMAC_reg[578]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputVector_reg[282]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.847%)  route 0.116ns (45.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.410     0.410    clk
    SLICE_X83Y59         FDRE                                         r  outputMAC_reg[578]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[578]/Q
                         net (fo=2, routed)           0.116     0.667    p_15_out[282]
    SLICE_X84Y58         FDRE                                         r  outputVector_reg[282]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.432     0.432    clk
    SLICE_X84Y58         FDRE                                         r  outputVector_reg[282]/C
                         clock pessimism              0.000     0.432    
    SLICE_X84Y58         FDRE (Hold_fdre_C_D)         0.072     0.504    outputVector_reg[282]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 outputMAC_reg[169]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputVector_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.410     0.410    clk
    SLICE_X41Y46         FDRE                                         r  outputMAC_reg[169]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[169]/Q
                         net (fo=2, routed)           0.122     0.673    p_15_out[82]
    SLICE_X41Y47         FDRE                                         r  outputVector_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.432     0.432    clk
    SLICE_X41Y47         FDRE                                         r  outputVector_reg[82]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.075     0.507    outputVector_reg[82]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 outputMAC_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputVector_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.410     0.410    clk
    SLICE_X37Y52         FDRE                                         r  outputMAC_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[176]/Q
                         net (fo=2, routed)           0.101     0.652    p_15_out[89]
    SLICE_X38Y52         FDRE                                         r  outputVector_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.432     0.432    clk
    SLICE_X38Y52         FDRE                                         r  outputVector_reg[89]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.053     0.485    outputVector_reg[89]
  -------------------------------------------------------------------
                         required time                         -0.485    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 outputMAC_reg[546]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputVector_reg[269]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.687%)  route 0.112ns (44.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.410     0.410    clk
    SLICE_X89Y62         FDRE                                         r  outputMAC_reg[546]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[546]/Q
                         net (fo=2, routed)           0.112     0.663    p_15_out[269]
    SLICE_X86Y61         FDRE                                         r  outputVector_reg[269]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.432     0.432    clk
    SLICE_X86Y61         FDRE                                         r  outputVector_reg[269]/C
                         clock pessimism              0.000     0.432    
    SLICE_X86Y61         FDRE (Hold_fdre_C_D)         0.064     0.496    outputVector_reg[269]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 outputMAC_reg[285]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputVector_reg[141]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.620%)  route 0.127ns (47.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.410     0.410    clk
    SLICE_X40Y49         FDRE                                         r  outputMAC_reg[285]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[285]/Q
                         net (fo=2, routed)           0.127     0.678    p_15_out[141]
    SLICE_X41Y48         FDRE                                         r  outputVector_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.432     0.432    clk
    SLICE_X41Y48         FDRE                                         r  outputVector_reg[141]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.078     0.510    outputVector_reg[141]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 outputMAC_reg[389]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputVector_reg[188]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.410     0.410    clk
    SLICE_X57Y64         FDRE                                         r  outputMAC_reg[389]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[389]/Q
                         net (fo=2, routed)           0.119     0.670    p_15_out[188]
    SLICE_X56Y64         FDRE                                         r  outputVector_reg[188]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.432     0.432    clk
    SLICE_X56Y64         FDRE                                         r  outputVector_reg[188]/C
                         clock pessimism              0.000     0.432    
    SLICE_X56Y64         FDRE (Hold_fdre_C_D)         0.070     0.502    outputVector_reg[188]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 outputMAC_reg[197]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputVector_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.410     0.410    clk
    SLICE_X37Y53         FDRE                                         r  outputMAC_reg[197]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[197]/Q
                         net (fo=2, routed)           0.113     0.664    p_15_out[91]
    SLICE_X38Y52         FDRE                                         r  outputVector_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.432     0.432    clk
    SLICE_X38Y52         FDRE                                         r  outputVector_reg[91]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.064     0.496    outputVector_reg[91]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 outputMAC_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputVector_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.410     0.410    clk
    SLICE_X65Y53         FDRE                                         r  outputMAC_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[122]/Q
                         net (fo=2, routed)           0.120     0.671    p_15_out[54]
    SLICE_X64Y53         FDRE                                         r  outputVector_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=908, unset)          0.432     0.432    clk
    SLICE_X64Y53         FDRE                                         r  outputVector_reg[54]/C
                         clock pessimism              0.000     0.432    
    SLICE_X64Y53         FDRE (Hold_fdre_C_D)         0.070     0.502    outputVector_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 4.675 }
Period(ns):         9.350
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         9.350       8.350      SLICE_X47Y56  FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.350       8.350      SLICE_X47Y56  FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.350       8.350      SLICE_X46Y56  FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.350       8.350      SLICE_X46Y56  FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.350       8.350      SLICE_X47Y56  FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.350       8.350      SLICE_X47Y56  FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.350       8.350      SLICE_X45Y56  colAddress_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.350       8.350      SLICE_X46Y56  colAddress_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.350       8.350      SLICE_X46Y56  colAddress_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.350       8.350      SLICE_X46Y57  colAddress_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.675       4.175      SLICE_X47Y56  FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X47Y56  FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X46Y56  FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X46Y56  FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X47Y56  FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X47Y56  FSM_onehot_state_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X45Y56  colAddress_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X46Y56  colAddress_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X46Y56  colAddress_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X46Y57  colAddress_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.675       4.175      SLICE_X47Y56  FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.675       4.175      SLICE_X47Y56  FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X47Y56  FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X47Y56  FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X46Y56  FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X46Y56  FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X46Y56  FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X46Y56  FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X47Y56  FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X47Y56  FSM_onehot_state_reg[4]/C



