{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591632583013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591632583026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 08 17:09:42 2020 " "Processing started: Mon Jun 08 17:09:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591632583026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632583026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJETO -c PROJETO " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJETO -c PROJETO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632583026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591632584947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591632584947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-Behavioral " "Found design unit 1: SignExtend-Behavioral" {  } { { "SignExtend.vhd" "" { Text "C:/Users/User/Desktop/Projeto/SignExtend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609234 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Users/User/Desktop/Projeto/SignExtend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609272 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-Behavioral " "Found design unit 1: Mux2_1-Behavioral" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Mux2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609300 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behavioral " "Found design unit 1: RAM-Behavioral" {  } { { "RAM.vhd" "" { Text "C:/Users/User/Desktop/Projeto/RAM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609323 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/User/Desktop/Projeto/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registers-Behavioral " "Found design unit 1: Registers-Behavioral" {  } { { "Registers.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Registers.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609340 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Registers.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behav " "Found design unit 1: Counter-Behav" {  } { { "Counter.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609360 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-Behavioral " "Found design unit 1: ROM-Behavioral" {  } { { "ROM.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609379 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-Structural " "Found design unit 1: Datapath-Structural" {  } { { "DataPath.vhd" "" { Text "C:/Users/User/Desktop/Projeto/DataPath.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609400 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "C:/Users/User/Desktop/Projeto/DataPath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterN-Behavioral " "Found design unit 1: RegisterN-Behavioral" {  } { { "RegisterN.vhd" "" { Text "C:/Users/User/Desktop/Projeto/RegisterN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609418 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterN " "Found entity 1: RegisterN" {  } { { "RegisterN.vhd" "" { Text "C:/Users/User/Desktop/Projeto/RegisterN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec3_8-Behavioral " "Found design unit 1: Dec3_8-Behavioral" {  } { { "Dec3_8.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Dec3_8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609433 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec3_8 " "Found entity 1: Dec3_8" {  } { { "Dec3_8.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Dec3_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609448 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-Structural " "Found design unit 1: Processador-Structural" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609466 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador_Tb-Stimulus " "Found design unit 1: Processador_Tb-Stimulus" {  } { { "Processador_Tb.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609483 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador_Tb " "Found entity 1: Processador_Tb" {  } { { "Processador_Tb.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591632609483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609483 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591632609805 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "func Processador.vhd(16) " "VHDL Signal Declaration warning at Processador.vhd(16): used implicit default value for signal \"func\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1591632609809 "|Processador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "opcode Processador.vhd(17) " "VHDL Signal Declaration warning at Processador.vhd(17): used implicit default value for signal \"opcode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1591632609809 "|Processador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataPath DataPath:dataPath A:structural " "Elaborating entity \"DataPath\" using architecture \"A:structural\" for hierarchy \"DataPath:dataPath\"" {  } { { "Processador.vhd" "dataPath" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591632609816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SignExtend DataPath:dataPath\|SignExtend:SignExtend A:behavioral " "Elaborating entity \"SignExtend\" using architecture \"A:behavioral\" for hierarchy \"DataPath:dataPath\|SignExtend:SignExtend\"" {  } { { "DataPath.vhd" "SignExtend" { Text "C:/Users/User/Desktop/Projeto/DataPath.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591632609824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Counter DataPath:dataPath\|Counter:PC A:behav " "Elaborating entity \"Counter\" using architecture \"A:behav\" for hierarchy \"DataPath:dataPath\|Counter:PC\"" {  } { { "DataPath.vhd" "PC" { Text "C:/Users/User/Desktop/Projeto/DataPath.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591632609830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ROM DataPath:dataPath\|ROM:IMemory A:behavioral " "Elaborating entity \"ROM\" using architecture \"A:behavioral\" for hierarchy \"DataPath:dataPath\|ROM:IMemory\"" {  } { { "DataPath.vhd" "IMemory" { Text "C:/Users/User/Desktop/Projeto/DataPath.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591632609838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALU DataPath:dataPath\|ALU:ALU A:behavioral " "Elaborating entity \"ALU\" using architecture \"A:behavioral\" for hierarchy \"DataPath:dataPath\|ALU:ALU\"" {  } { { "DataPath.vhd" "ALU" { Text "C:/Users/User/Desktop/Projeto/DataPath.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591632609847 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_op1 ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): signal \"s_op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1591632609850 "|DataPath|ALU:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_op2 ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): signal \"s_op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1591632609850 "|DataPath|ALU:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_op1 ALU.vhd(30) " "VHDL Process Statement warning at ALU.vhd(30): signal \"s_op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1591632609850 "|DataPath|ALU:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_op2 ALU.vhd(30) " "VHDL Process Statement warning at ALU.vhd(30): signal \"s_op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1591632609850 "|DataPath|ALU:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_op1 ALU.vhd(44) " "VHDL Process Statement warning at ALU.vhd(44): signal \"s_op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ALU.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1591632609850 "|DataPath|ALU:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_op2 ALU.vhd(44) " "VHDL Process Statement warning at ALU.vhd(44): signal \"s_op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ALU.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1591632609850 "|DataPath|ALU:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_op1 ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): signal \"s_op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ALU.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1591632609850 "|DataPath|ALU:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_op2 ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): signal \"s_op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ALU.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1591632609851 "|DataPath|ALU:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_op2 ALU.vhd(48) " "VHDL Process Statement warning at ALU.vhd(48): signal \"s_op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ALU.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1591632609851 "|DataPath|ALU:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_op1 ALU.vhd(60) " "VHDL Process Statement warning at ALU.vhd(60): signal \"s_op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ALU.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1591632609851 "|DataPath|ALU:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_op2 ALU.vhd(60) " "VHDL Process Statement warning at ALU.vhd(60): signal \"s_op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ALU.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1591632609851 "|DataPath|ALU:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_op1 ALU.vhd(70) " "VHDL Process Statement warning at ALU.vhd(70): signal \"s_op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ALU.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1591632609851 "|DataPath|ALU:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_op2 ALU.vhd(70) " "VHDL Process Statement warning at ALU.vhd(70): signal \"s_op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ALU.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1591632609851 "|DataPath|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RAM DataPath:dataPath\|RAM:DMemory A:behavioral " "Elaborating entity \"RAM\" using architecture \"A:behavioral\" for hierarchy \"DataPath:dataPath\|RAM:DMemory\"" {  } { { "DataPath.vhd" "DMemory" { Text "C:/Users/User/Desktop/Projeto/DataPath.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591632609857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Registers DataPath:dataPath\|Registers:RegisterBlock A:behavioral " "Elaborating entity \"Registers\" using architecture \"A:behavioral\" for hierarchy \"DataPath:dataPath\|Registers:RegisterBlock\"" {  } { { "DataPath.vhd" "RegisterBlock" { Text "C:/Users/User/Desktop/Projeto/DataPath.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591632609866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Dec3_8 DataPath:dataPath\|Registers:RegisterBlock\|Dec3_8:sinais A:behavioral " "Elaborating entity \"Dec3_8\" using architecture \"A:behavioral\" for hierarchy \"DataPath:dataPath\|Registers:RegisterBlock\|Dec3_8:sinais\"" {  } { { "Registers.vhd" "sinais" { Text "C:/Users/User/Desktop/Projeto/Registers.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591632609875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterN DataPath:dataPath\|Registers:RegisterBlock\|RegisterN:\\registers:0:reg A:behavioral " "Elaborating entity \"RegisterN\" using architecture \"A:behavioral\" for hierarchy \"DataPath:dataPath\|Registers:RegisterBlock\|RegisterN:\\registers:0:reg\"" {  } { { "Registers.vhd" "\\registers:0:reg" { Text "C:/Users/User/Desktop/Projeto/Registers.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591632609887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2_1 DataPath:dataPath\|Mux2_1:mux1 A:behavioral " "Elaborating entity \"Mux2_1\" using architecture \"A:behavioral\" for hierarchy \"DataPath:dataPath\|Mux2_1:mux1\"" {  } { { "DataPath.vhd" "mux1" { Text "C:/Users/User/Desktop/Projeto/DataPath.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591632609956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2_1 DataPath:dataPath\|Mux2_1:mux2 A:behavioral " "Elaborating entity \"Mux2_1\" using architecture \"A:behavioral\" for hierarchy \"DataPath:dataPath\|Mux2_1:mux2\"" {  } { { "DataPath.vhd" "mux2" { Text "C:/Users/User/Desktop/Projeto/DataPath.vhd" 87 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591632609963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ControlUnit ControlUnit:controlUnit A:behavioral " "Elaborating entity \"ControlUnit\" using architecture \"A:behavioral\" for hierarchy \"ControlUnit:controlUnit\"" {  } { { "Processador.vhd" "controlUnit" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591632609974 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EnPc ControlUnit.vhd(41) " "VHDL Process Statement warning at ControlUnit.vhd(41): inferring latch(es) for signal or variable \"EnPc\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591632609978 "|Processador|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWr ControlUnit.vhd(41) " "VHDL Process Statement warning at ControlUnit.vhd(41): inferring latch(es) for signal or variable \"RegWr\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591632609978 "|Processador|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RI ControlUnit.vhd(41) " "VHDL Process Statement warning at ControlUnit.vhd(41): inferring latch(es) for signal or variable \"RI\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591632609978 "|Processador|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst ControlUnit.vhd(41) " "VHDL Process Statement warning at ControlUnit.vhd(41): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591632609978 "|Processador|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWr ControlUnit.vhd(41) " "VHDL Process Statement warning at ControlUnit.vhd(41): inferring latch(es) for signal or variable \"MemWr\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591632609978 "|Processador|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoReg ControlUnit.vhd(41) " "VHDL Process Statement warning at ControlUnit.vhd(41): inferring latch(es) for signal or variable \"MemtoReg\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591632609978 "|Processador|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSrc ControlUnit.vhd(41) " "VHDL Process Statement warning at ControlUnit.vhd(41): inferring latch(es) for signal or variable \"ALUSrc\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591632609978 "|Processador|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_fstate ControlUnit.vhd(41) " "VHDL Process Statement warning at ControlUnit.vhd(41): inferring latch(es) for signal or variable \"reg_fstate\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591632609979 "|Processador|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUOp ControlUnit.vhd(41) " "VHDL Process Statement warning at ControlUnit.vhd(41): inferring latch(es) for signal or variable \"ALUOp\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591632609979 "|Processador|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] ControlUnit.vhd(41) " "Inferred latch for \"ALUOp\[0\]\" at ControlUnit.vhd(41)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609979 "|Processador|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] ControlUnit.vhd(41) " "Inferred latch for \"ALUOp\[1\]\" at ControlUnit.vhd(41)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609979 "|Processador|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] ControlUnit.vhd(41) " "Inferred latch for \"ALUOp\[2\]\" at ControlUnit.vhd(41)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609979 "|Processador|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[3\] ControlUnit.vhd(41) " "Inferred latch for \"ALUOp\[3\]\" at ControlUnit.vhd(41)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609979 "|Processador|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_fstate.WriteMem ControlUnit.vhd(41) " "Inferred latch for \"reg_fstate.WriteMem\" at ControlUnit.vhd(41)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609979 "|Processador|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_fstate.RegUpdate ControlUnit.vhd(41) " "Inferred latch for \"reg_fstate.RegUpdate\" at ControlUnit.vhd(41)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609979 "|Processador|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_fstate.Execute ControlUnit.vhd(41) " "Inferred latch for \"reg_fstate.Execute\" at ControlUnit.vhd(41)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609979 "|Processador|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_fstate.Decode ControlUnit.vhd(41) " "Inferred latch for \"reg_fstate.Decode\" at ControlUnit.vhd(41)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609979 "|Processador|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_fstate.Fetch ControlUnit.vhd(41) " "Inferred latch for \"reg_fstate.Fetch\" at ControlUnit.vhd(41)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609979 "|Processador|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_fstate.ResT ControlUnit.vhd(41) " "Inferred latch for \"reg_fstate.ResT\" at ControlUnit.vhd(41)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609979 "|Processador|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc ControlUnit.vhd(41) " "Inferred latch for \"ALUSrc\" at ControlUnit.vhd(41)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609979 "|Processador|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg ControlUnit.vhd(41) " "Inferred latch for \"MemtoReg\" at ControlUnit.vhd(41)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609979 "|Processador|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWr ControlUnit.vhd(41) " "Inferred latch for \"MemWr\" at ControlUnit.vhd(41)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609979 "|Processador|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst ControlUnit.vhd(41) " "Inferred latch for \"RegDst\" at ControlUnit.vhd(41)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609979 "|Processador|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RI ControlUnit.vhd(41) " "Inferred latch for \"RI\" at ControlUnit.vhd(41)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609980 "|Processador|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWr ControlUnit.vhd(41) " "Inferred latch for \"RegWr\" at ControlUnit.vhd(41)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609980 "|Processador|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EnPc ControlUnit.vhd(41) " "Inferred latch for \"EnPc\" at ControlUnit.vhd(41)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632609980 "|Processador|ControlUnit:controlUnit"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:controlUnit\|reg_fstate.Execute_308 " "LATCH primitive \"ControlUnit:controlUnit\|reg_fstate.Execute_308\" is permanently enabled" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1591632610418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:controlUnit\|reg_fstate.Decode_325 " "LATCH primitive \"ControlUnit:controlUnit\|reg_fstate.Decode_325\" is permanently enabled" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1591632610418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:controlUnit\|reg_fstate.Fetch_342 " "LATCH primitive \"ControlUnit:controlUnit\|reg_fstate.Fetch_342\" is permanently enabled" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/Projeto/ControlUnit.vhd" 41 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1591632610418 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "func\[0\] GND " "Pin \"func\[0\]\" is stuck at GND" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591632610999 "|Processador|func[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "func\[1\] GND " "Pin \"func\[1\]\" is stuck at GND" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591632610999 "|Processador|func[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "func\[2\] GND " "Pin \"func\[2\]\" is stuck at GND" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591632610999 "|Processador|func[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "func\[3\] GND " "Pin \"func\[3\]\" is stuck at GND" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591632610999 "|Processador|func[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[0\] GND " "Pin \"opcode\[0\]\" is stuck at GND" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591632610999 "|Processador|opcode[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[1\] GND " "Pin \"opcode\[1\]\" is stuck at GND" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591632610999 "|Processador|opcode[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[2\] GND " "Pin \"opcode\[2\]\" is stuck at GND" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591632610999 "|Processador|opcode[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1591632610999 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1591632611014 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591632611621 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591632611621 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EnPc " "No output dependent on input pin \"EnPc\"" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591632611738 "|Processador|EnPc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegWr " "No output dependent on input pin \"RegWr\"" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591632611738 "|Processador|RegWr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI " "No output dependent on input pin \"RI\"" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591632611738 "|Processador|RI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegDst " "No output dependent on input pin \"RegDst\"" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591632611738 "|Processador|RegDst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemWr " "No output dependent on input pin \"MemWr\"" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591632611738 "|Processador|MemWr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemtoReg " "No output dependent on input pin \"MemtoReg\"" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591632611738 "|Processador|MemtoReg"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUSrc " "No output dependent on input pin \"ALUSrc\"" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591632611738 "|Processador|ALUSrc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp\[0\] " "No output dependent on input pin \"ALUOp\[0\]\"" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591632611738 "|Processador|ALUOp[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp\[1\] " "No output dependent on input pin \"ALUOp\[1\]\"" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591632611738 "|Processador|ALUOp[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp\[2\] " "No output dependent on input pin \"ALUOp\[2\]\"" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591632611738 "|Processador|ALUOp[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp\[3\] " "No output dependent on input pin \"ALUOp\[3\]\"" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591632611738 "|Processador|ALUOp[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591632611738 "|Processador|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Projeto/Processador.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591632611738 "|Processador|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1591632611738 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591632611739 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591632611739 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591632611739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591632611787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 08 17:10:11 2020 " "Processing ended: Mon Jun 08 17:10:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591632611787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591632611787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591632611787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591632611787 ""}
