
---------- Begin Simulation Statistics ----------
final_tick                               166781293000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 393192                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661152                       # Number of bytes of host memory used
host_op_rate                                   393964                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   254.33                       # Real time elapsed on the host
host_tick_rate                              655769943                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.166781                       # Number of seconds simulated
sim_ticks                                166781293000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.667813                       # CPI: cycles per instruction
system.cpu.discardedOps                        191273                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        33971427                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.599588                       # IPC: instructions per cycle
system.cpu.numCycles                        166781293                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       132809866                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       152637                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        309421                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          269                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       909929                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        16963                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1820102                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          16969                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486551                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735712                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80991                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104653                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102551                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.900126                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65383                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             699                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              410                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51133424                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51133424                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51134093                       # number of overall hits
system.cpu.dcache.overall_hits::total        51134093                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       925039                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         925039                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       932791                       # number of overall misses
system.cpu.dcache.overall_misses::total        932791                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  43003893000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43003893000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  43003893000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43003893000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52058463                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52058463                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52066884                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52066884                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017769                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017769                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017915                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017915                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46488.735070                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46488.735070                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46102.388424                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46102.388424                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       862432                       # number of writebacks
system.cpu.dcache.writebacks::total            862432                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17441                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17441                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17441                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17441                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       907598                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       907598                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       909590                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       909590                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39231459000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39231459000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  39504590000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39504590000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017434                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017434                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017470                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017470                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43225.589964                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43225.589964                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43431.205268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43431.205268                       # average overall mshr miss latency
system.cpu.dcache.replacements                 909461                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40586297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40586297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       522939                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        522939                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  19392380000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19392380000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41109236                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41109236                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012721                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012721                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37083.445679                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37083.445679                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2316                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2316                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       520623                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       520623                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18153438000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18153438000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012664                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012664                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34868.682329                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34868.682329                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10547127                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10547127                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       402100                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       402100                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23611513000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23611513000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.036724                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.036724                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58720.499876                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58720.499876                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        15125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        15125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       386975                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       386975                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21078021000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21078021000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035343                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035343                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54468.689192                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54468.689192                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          669                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           669                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7752                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7752                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.920556                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.920556                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1992                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1992                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    273131000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    273131000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.236551                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.236551                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 137113.955823                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 137113.955823                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 166781293000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.301181                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52043758                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            909589                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             57.216785                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.301181                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994540                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994540                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209177429                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209177429                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 166781293000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166781293000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166781293000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42689496                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43479328                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026502                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7055607                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7055607                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7055607                       # number of overall hits
system.cpu.icache.overall_hits::total         7055607                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          583                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            583                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          583                       # number of overall misses
system.cpu.icache.overall_misses::total           583                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46496000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46496000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46496000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46496000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7056190                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7056190                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7056190                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7056190                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000083                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000083                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000083                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000083                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79753.001715                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79753.001715                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79753.001715                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79753.001715                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          468                       # number of writebacks
system.cpu.icache.writebacks::total               468                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          583                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          583                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          583                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          583                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45330000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45330000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45330000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45330000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000083                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000083                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77753.001715                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77753.001715                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77753.001715                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77753.001715                       # average overall mshr miss latency
system.cpu.icache.replacements                    468                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7055607                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7055607                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          583                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           583                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46496000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46496000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7056190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7056190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79753.001715                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79753.001715                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          583                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          583                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45330000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45330000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77753.001715                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77753.001715                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 166781293000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           104.508349                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7056190                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               583                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12103.241852                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   104.508349                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.816471                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.816471                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7056773                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7056773                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 166781293000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166781293000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166781293000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 166781293000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  281                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               753040                       # number of demand (read+write) hits
system.l2.demand_hits::total                   753321                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 281                       # number of overall hits
system.l2.overall_hits::.cpu.data              753040                       # number of overall hits
system.l2.overall_hits::total                  753321                       # number of overall hits
system.l2.demand_misses::.cpu.inst                302                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             156550                       # number of demand (read+write) misses
system.l2.demand_misses::total                 156852                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               302                       # number of overall misses
system.l2.overall_misses::.cpu.data            156550                       # number of overall misses
system.l2.overall_misses::total                156852                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36706000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20355474000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20392180000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36706000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20355474000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20392180000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           909590                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               910173                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          909590                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              910173                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.518010                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.172111                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.172332                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.518010                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.172111                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.172332                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 121543.046358                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 130025.384861                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 130009.053120                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 121543.046358                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 130025.384861                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 130009.053120                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              123362                       # number of writebacks
system.l2.writebacks::total                    123362                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        156545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            156847                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       156545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           156847                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30666000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17223914000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17254580000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30666000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17223914000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17254580000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.518010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.172105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.172327                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.518010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.172105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.172327                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 101543.046358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 110025.321792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110008.989652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 101543.046358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 110025.321792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110008.989652                       # average overall mshr miss latency
system.l2.replacements                         169124                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       862432                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           862432                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       862432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       862432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          439                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              439                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          439                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          439                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          420                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           420                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            283520                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                283520                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          103455                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              103455                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13907056000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13907056000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        386975                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            386975                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.267343                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.267343                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 134426.136968                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 134426.136968                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       103455                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         103455                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11837956000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11837956000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.267343                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.267343                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 114426.136968                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114426.136968                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            281                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                281                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          302                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              302                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36706000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36706000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.518010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.518010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 121543.046358                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 121543.046358                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          302                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          302                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30666000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30666000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.518010                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.518010                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 101543.046358                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 101543.046358                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        469520                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            469520                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        53095                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           53095                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6448418000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6448418000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       522615                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        522615                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.101595                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.101595                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 121450.569733                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 121450.569733                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        53090                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        53090                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5385958000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5385958000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.101585                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.101585                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 101449.576191                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101449.576191                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 166781293000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4037.784985                       # Cycle average of tags in use
system.l2.tags.total_refs                     1819408                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    173220                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.503452                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      54.753773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        29.477613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3953.553598                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.965223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985787                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1000                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          723                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1993053                       # Number of tag accesses
system.l2.tags.data_accesses                  1993053                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 166781293000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    493068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    615353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012460490500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        26746                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        26746                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              910442                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             466848                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156847                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123362                       # Number of write requests accepted
system.mem_ctrls.readBursts                    627388                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   493448                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10827                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   380                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.22                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                627388                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               493448                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  134305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  134737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  142465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   20339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   19737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   19292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   11557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  27302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  26936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  25109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  22253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        26746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.051709                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.103857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         26687     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           32      0.12%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           15      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            6      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         26746                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        26746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.434308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.281527                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.412399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11614     43.42%     43.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              366      1.37%     44.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              501      1.87%     46.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              563      2.10%     48.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            11713     43.79%     92.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              247      0.92%     93.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               72      0.27%     93.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               78      0.29%     94.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             1490      5.57%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               46      0.17%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.03%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.03%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               41      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         26746                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  692928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                40152832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31580672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    240.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  166781188000                       # Total gap between requests
system.mem_ctrls.avgGap                     595202.82                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        77312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     39382592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     31554816                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 463553.187586811662                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 236133149.537340492010                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 189198773.030258268118                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1208                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       626180                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       493448                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     51495000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  32003046500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3954540102250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     42628.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     51108.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8014096.93                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        77312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     40075520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      40152832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        77312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        77312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     31580672                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     31580672                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          302                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       156545                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         156847                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       123362                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        123362                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       463553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    240287860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        240751413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       463553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       463553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    189353802                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       189353802                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    189353802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       463553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    240287860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       430105216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               616561                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              493044                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        37555                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        39645                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        35107                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        37688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        40968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        37504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        43887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        43688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        40672                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        37885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        40919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        32878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        35918                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        40178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        37164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        34905                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        29703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        31493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        26981                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        29756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        33694                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        29908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        36522                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        36043                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        33693                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        30749                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        33858                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        24632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        27790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        32228                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        28948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        27046                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             20494022750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3082805000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        32054541500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                33239.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           51989.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              515155                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             398778                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.55                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       195664                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   362.929103                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   301.565436                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   261.631527                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         7519      3.84%      3.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8650      4.42%      8.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       139117     71.10%     79.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1286      0.66%     80.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        12210      6.24%     86.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          438      0.22%     86.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3528      1.80%     88.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          885      0.45%     88.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        22031     11.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       195664                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              39459904                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           31554816                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              236.596703                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              189.198773                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.33                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 166781293000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       723931740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       384763665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     2256539880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    1326402000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13164974160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  30971465850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  37962782400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   86790859695                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   520.387258                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  98347590750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5568940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  62864762250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       673166340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       357781215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     2145705660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    1247287680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13164974160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  30820630170                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  38089801920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   86499347145                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.639384                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  98678175250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5568940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  62534177750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 166781293000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              53392                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       123362                       # Transaction distribution
system.membus.trans_dist::CleanEvict            29212                       # Transaction distribution
system.membus.trans_dist::ReadExReq            103455                       # Transaction distribution
system.membus.trans_dist::ReadExResp           103455                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         53392                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       466268                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 466268                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     71733504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                71733504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            156847                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156847    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              156847                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 166781293000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          2283213000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2734168750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            523198                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       985794                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          468                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           92791                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           386975                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          386974                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           583                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       522615                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1634                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2728640                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2730274                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       269056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    453637376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              453906432                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169124                       # Total snoops (count)
system.tol2bus.snoopTraffic                  31580672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1079297                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.015977                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.125431                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1062059     98.40%     98.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  17232      1.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1079297                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 166781293000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8723302000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5247000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8186305995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
