
;; Function UG_DrawCircle.part.0 (UG_DrawCircle.part.0, funcdef_no=169, decl_uid=8854, cgraph_uid=170, symbol_order=182)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 25 sets: 2 
;; Following path with 7 sets: 3 
deferring rescan insn with uid = 8.
;; Following path with 97 sets: 4 
;; Following path with 8 sets: 7 
;; Following path with 16 sets: 5 
;; Following path with 4 sets: 6 
starting the processing of deferred insns
rescanning insn with uid = 8.
ending the processing of deferred insns


UG_DrawCircle.part.0

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={17d,9u} r1={17d,9u} r2={17d,9u} r3={9d,1u} r7={1d,9u} r12={16d} r13={1d,17u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={12d,4u} r101={8d} r102={1d,9u} r103={1d,8u} r104={8d} r105={8d} r106={8d} r134={2d,14u} r137={1d,2u} r139={3d,9u} r142={1d,1u} r143={1d,2u} r147={2d,8u} r149={1d,2u} r150={1d,2u} r152={1d,6u} r153={1d,6u} r154={2d,19u} r155={1d,8u} r156={1d,1u} r158={1d,1u} r159={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} r170={1d,1u} r171={1d,1u} r173={1d,1u} r174={1d,1u} r176={1d,1u} r177={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={2d,2u} r185={2d,2u} r186={2d,2u} r187={2d,2u} r188={1d,8u} 
;;    total ref usage 937{747d,190u,0e} in 141{133 regular + 8 call} insns.
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v:SI 152 [ x0 ])
        (reg:SI 0 r0 [ x0 ])) "../System/ugui.c":4768:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ x0 ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 153 [ y0 ])
        (reg:SI 1 r1 [ y0 ])) "../System/ugui.c":4768:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ y0 ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 154 [ r ])
        (reg:SI 2 r2 [ r ])) "../System/ugui.c":4768:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ r ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 155 [ c ])
        (reg:SI 3 r3 [ c ])) "../System/ugui.c":4768:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ c ])
        (nil)))
(note 6 5 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 6 12 2 (debug_marker) "../System/ugui.c":4776:4 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 156)
        (ashift:SI (reg/v:SI 154 [ r ])
            (const_int 1 [0x1]))) "../System/ugui.c":4776:16 147 {*arm_shiftsi3}
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 147 [ xd ])
        (minus:SI (const_int 1 [0x1])
            (reg:SI 156))) "../System/ugui.c":4776:7 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(debug_insn 14 13 15 2 (var_location:SI xd (reg/v:SI 147 [ xd ])) "../System/ugui.c":4776:7 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":4777:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI yd (const_int 0 [0])) "../System/ugui.c":4777:7 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../System/ugui.c":4778:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:SI e (const_int 0 [0])) "../System/ugui.c":4778:6 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../System/ugui.c":4779:4 -1
     (nil))
(debug_insn 20 19 21 2 (var_location:SI x (reg/v:SI 154 [ r ])) "../System/ugui.c":4779:6 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../System/ugui.c":4780:4 -1
     (nil))
(debug_insn 22 21 23 2 (var_location:SI y (const_int 0 [0])) "../System/ugui.c":4780:6 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/ugui.c":4782:4 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI e (const_int 0 [0])) -1
     (nil))
(debug_insn 25 24 26 2 (var_location:SI yd (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 27 2 (var_location:SI xd (reg/v:SI 147 [ xd ])) -1
     (nil))
(debug_insn 27 26 28 2 (var_location:SI y (const_int 0 [0])) -1
     (nil))
(debug_insn 28 27 29 2 (var_location:SI x (reg/v:SI 154 [ r ])) -1
     (nil))
(debug_insn 29 28 32 2 (debug_marker) "../System/ugui.c":4782:10 -1
     (nil))
(insn 32 29 33 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 154 [ r ])
            (const_int 0 [0]))) "../System/ugui.c":4782:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 33 32 171 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 169)
            (pc))) "../System/ugui.c":4782:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 169)
(note 171 33 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 7 171 8 3 (set (reg/v:SI 139 [ e ])
        (const_int 0 [0])) "../System/ugui.c":4778:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 201 3 (set (reg/v:SI 134 [ y ])
        (reg/v:SI 139 [ e ])) "../System/ugui.c":4780:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 201 8 202 3 (set (reg:SI 185 [ _8 ])
        (minus:SI (reg/v:SI 152 [ x0 ])
            (reg/v:SI 154 [ r ]))) 45 {*arm_subsi3_insn}
     (nil))
(insn 202 201 203 3 (set (reg/f:SI 188)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1
     (nil))
(insn 203 202 204 3 (set (reg:SI 184 [ _18 ])
        (plus:SI (reg/v:SI 152 [ x0 ])
            (reg/v:SI 154 [ r ]))) 7 {*arm_addsi3}
     (nil))
(insn 204 203 205 3 (set (reg:SI 186 [ _24 ])
        (plus:SI (reg/v:SI 153 [ y0 ])
            (reg/v:SI 154 [ r ]))) 7 {*arm_addsi3}
     (nil))
(insn 205 204 164 3 (set (reg:SI 187 [ _27 ])
        (minus:SI (reg/v:SI 153 [ y0 ])
            (reg/v:SI 154 [ r ]))) 45 {*arm_subsi3_insn}
     (nil))
(code_label 164 205 34 4 5 (nil) [0 uses])
(note 34 164 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 4 (set (reg:SI 142 [ _61 ])
        (reg/v:SI 134 [ y ])) 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 36 35 37 4 (var_location:SI e (reg/v:SI 139 [ e ])) -1
     (nil))
(debug_insn 37 36 38 4 (var_location:SI yd (ashift:SI (reg/v:SI 134 [ y ])
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 38 37 39 4 (var_location:SI xd (reg/v:SI 147 [ xd ])) -1
     (nil))
(debug_insn 39 38 40 4 (var_location:SI y (reg/v:SI 134 [ y ])) -1
     (nil))
(debug_insn 40 39 41 4 (var_location:SI x (reg/v:SI 154 [ r ])) -1
     (nil))
(debug_insn 41 40 44 4 (debug_marker) "../System/ugui.c":4784:7 -1
     (nil))
(insn 44 41 46 4 (set (reg:SI 150 [ _75 ])
        (plus:SI (reg/v:SI 134 [ y ])
            (reg/v:SI 153 [ y0 ]))) 7 {*arm_addsi3}
     (nil))
(insn 46 44 47 4 (set (reg/f:SI 158 [ gui ])
        (mem/f/c:SI (reg/f:SI 188) [11 gui+0 S4 A32])) "../System/ugui.c":4784:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 47 46 48 4 (set (reg/f:SI 159 [ gui.9_4->pset ])
        (mem/f:SI (reg/f:SI 158 [ gui ]) [3 gui.9_4->pset+0 S4 A32])) "../System/ugui.c":4784:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 158 [ gui ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 2 r2)
        (reg/v:SI 155 [ c ])) "../System/ugui.c":4784:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 4 (set (reg:SI 1 r1)
        (reg:SI 150 [ _75 ])) "../System/ugui.c":4784:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 49 51 4 (set (reg:SI 0 r0)
        (reg:SI 185 [ _8 ])) "../System/ugui.c":4784:7 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 51 50 52 4 (parallel [
            (call (mem:SI (reg/f:SI 159 [ gui.9_4->pset ]) [0 *_5 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4784:7 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 159 [ gui.9_4->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 52 51 53 4 (debug_marker) "../System/ugui.c":4785:7 -1
     (nil))
(insn 53 52 55 4 (set (reg:SI 137 [ _39 ])
        (minus:SI (reg/v:SI 153 [ y0 ])
            (reg/v:SI 134 [ y ]))) 45 {*arm_subsi3_insn}
     (nil))
(insn 55 53 56 4 (set (reg/f:SI 161 [ gui ])
        (mem/f/c:SI (reg/f:SI 188) [11 gui+0 S4 A32])) "../System/ugui.c":4785:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 56 55 57 4 (set (reg/f:SI 162 [ gui.10_13->pset ])
        (mem/f:SI (reg/f:SI 161 [ gui ]) [3 gui.10_13->pset+0 S4 A32])) "../System/ugui.c":4785:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 161 [ gui ])
        (nil)))
(insn 57 56 58 4 (set (reg:SI 2 r2)
        (reg/v:SI 155 [ c ])) "../System/ugui.c":4785:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 4 (set (reg:SI 1 r1)
        (reg:SI 137 [ _39 ])) "../System/ugui.c":4785:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 60 4 (set (reg:SI 0 r0)
        (reg:SI 185 [ _8 ])) "../System/ugui.c":4785:7 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 60 59 61 4 (parallel [
            (call (mem:SI (reg/f:SI 162 [ gui.10_13->pset ]) [0 *_14 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4785:7 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 162 [ gui.10_13->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 61 60 64 4 (debug_marker) "../System/ugui.c":4786:7 -1
     (nil))
(insn 64 61 65 4 (set (reg/f:SI 164 [ gui ])
        (mem/f/c:SI (reg/f:SI 188) [11 gui+0 S4 A32])) "../System/ugui.c":4786:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 65 64 66 4 (set (reg/f:SI 165 [ gui.11_16->pset ])
        (mem/f:SI (reg/f:SI 164 [ gui ]) [3 gui.11_16->pset+0 S4 A32])) "../System/ugui.c":4786:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 164 [ gui ])
        (nil)))
(insn 66 65 67 4 (set (reg:SI 2 r2)
        (reg/v:SI 155 [ c ])) "../System/ugui.c":4786:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 4 (set (reg:SI 1 r1)
        (reg:SI 150 [ _75 ])) "../System/ugui.c":4786:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150 [ _75 ])
        (nil)))
(insn 68 67 69 4 (set (reg:SI 0 r0)
        (reg:SI 184 [ _18 ])) "../System/ugui.c":4786:7 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 69 68 70 4 (parallel [
            (call (mem:SI (reg/f:SI 165 [ gui.11_16->pset ]) [0 *_17 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4786:7 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 165 [ gui.11_16->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 70 69 72 4 (debug_marker) "../System/ugui.c":4787:7 -1
     (nil))
(insn 72 70 73 4 (set (reg/f:SI 167 [ gui ])
        (mem/f/c:SI (reg/f:SI 188) [11 gui+0 S4 A32])) "../System/ugui.c":4787:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 73 72 74 4 (set (reg/f:SI 168 [ gui.12_19->pset ])
        (mem/f:SI (reg/f:SI 167 [ gui ]) [3 gui.12_19->pset+0 S4 A32])) "../System/ugui.c":4787:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 167 [ gui ])
        (nil)))
(insn 74 73 75 4 (set (reg:SI 2 r2)
        (reg/v:SI 155 [ c ])) "../System/ugui.c":4787:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 4 (set (reg:SI 1 r1)
        (reg:SI 137 [ _39 ])) "../System/ugui.c":4787:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ _39 ])
        (nil)))
(insn 76 75 77 4 (set (reg:SI 0 r0)
        (reg:SI 184 [ _18 ])) "../System/ugui.c":4787:7 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 77 76 78 4 (parallel [
            (call (mem:SI (reg/f:SI 168 [ gui.12_19->pset ]) [0 *_20 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4787:7 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 168 [ gui.12_19->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 78 77 80 4 (debug_marker) "../System/ugui.c":4788:7 -1
     (nil))
(insn 80 78 83 4 (set (reg:SI 149 [ _73 ])
        (minus:SI (reg/v:SI 152 [ x0 ])
            (reg/v:SI 134 [ y ]))) 45 {*arm_subsi3_insn}
     (nil))
(insn 83 80 84 4 (set (reg/f:SI 170 [ gui ])
        (mem/f/c:SI (reg/f:SI 188) [11 gui+0 S4 A32])) "../System/ugui.c":4788:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 84 83 85 4 (set (reg/f:SI 171 [ gui.13_21->pset ])
        (mem/f:SI (reg/f:SI 170 [ gui ]) [3 gui.13_21->pset+0 S4 A32])) "../System/ugui.c":4788:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 170 [ gui ])
        (nil)))
(insn 85 84 86 4 (set (reg:SI 2 r2)
        (reg/v:SI 155 [ c ])) "../System/ugui.c":4788:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 86 85 87 4 (set (reg:SI 1 r1)
        (reg:SI 186 [ _24 ])) "../System/ugui.c":4788:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 86 88 4 (set (reg:SI 0 r0)
        (reg:SI 149 [ _73 ])) "../System/ugui.c":4788:7 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 88 87 89 4 (parallel [
            (call (mem:SI (reg/f:SI 171 [ gui.13_21->pset ]) [0 *_22 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4788:7 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 171 [ gui.13_21->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 89 88 92 4 (debug_marker) "../System/ugui.c":4789:7 -1
     (nil))
(insn 92 89 93 4 (set (reg/f:SI 173 [ gui ])
        (mem/f/c:SI (reg/f:SI 188) [11 gui+0 S4 A32])) "../System/ugui.c":4789:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 93 92 94 4 (set (reg/f:SI 174 [ gui.14_25->pset ])
        (mem/f:SI (reg/f:SI 173 [ gui ]) [3 gui.14_25->pset+0 S4 A32])) "../System/ugui.c":4789:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 173 [ gui ])
        (nil)))
(insn 94 93 95 4 (set (reg:SI 2 r2)
        (reg/v:SI 155 [ c ])) "../System/ugui.c":4789:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 94 96 4 (set (reg:SI 1 r1)
        (reg:SI 187 [ _27 ])) "../System/ugui.c":4789:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 95 97 4 (set (reg:SI 0 r0)
        (reg:SI 149 [ _73 ])) "../System/ugui.c":4789:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149 [ _73 ])
        (nil)))
(call_insn 97 96 98 4 (parallel [
            (call (mem:SI (reg/f:SI 174 [ gui.14_25->pset ]) [0 *_26 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4789:7 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 174 [ gui.14_25->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 98 97 99 4 (debug_marker) "../System/ugui.c":4790:7 -1
     (nil))
(insn 99 98 101 4 (set (reg:SI 143 [ _62 ])
        (plus:SI (reg/v:SI 152 [ x0 ])
            (reg/v:SI 134 [ y ]))) 7 {*arm_addsi3}
     (nil))
(insn 101 99 102 4 (set (reg/f:SI 176 [ gui ])
        (mem/f/c:SI (reg/f:SI 188) [11 gui+0 S4 A32])) "../System/ugui.c":4790:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 102 101 103 4 (set (reg/f:SI 177 [ gui.15_28->pset ])
        (mem/f:SI (reg/f:SI 176 [ gui ]) [3 gui.15_28->pset+0 S4 A32])) "../System/ugui.c":4790:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 176 [ gui ])
        (nil)))
(insn 103 102 104 4 (set (reg:SI 2 r2)
        (reg/v:SI 155 [ c ])) "../System/ugui.c":4790:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 105 4 (set (reg:SI 1 r1)
        (reg:SI 186 [ _24 ])) "../System/ugui.c":4790:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 104 106 4 (set (reg:SI 0 r0)
        (reg:SI 143 [ _62 ])) "../System/ugui.c":4790:7 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 106 105 107 4 (parallel [
            (call (mem:SI (reg/f:SI 177 [ gui.15_28->pset ]) [0 *_29 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4790:7 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 177 [ gui.15_28->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 107 106 109 4 (debug_marker) "../System/ugui.c":4791:7 -1
     (nil))
(insn 109 107 110 4 (set (reg/f:SI 179 [ gui ])
        (mem/f/c:SI (reg/f:SI 188) [11 gui+0 S4 A32])) "../System/ugui.c":4791:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 110 109 111 4 (set (reg/f:SI 180 [ gui.16_31->pset ])
        (mem/f:SI (reg/f:SI 179 [ gui ]) [3 gui.16_31->pset+0 S4 A32])) "../System/ugui.c":4791:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 179 [ gui ])
        (nil)))
(insn 111 110 112 4 (set (reg:SI 2 r2)
        (reg/v:SI 155 [ c ])) "../System/ugui.c":4791:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 113 4 (set (reg:SI 1 r1)
        (reg:SI 187 [ _27 ])) "../System/ugui.c":4791:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 113 112 114 4 (set (reg:SI 0 r0)
        (reg:SI 143 [ _62 ])) "../System/ugui.c":4791:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ _62 ])
        (nil)))
(call_insn 114 113 115 4 (parallel [
            (call (mem:SI (reg/f:SI 180 [ gui.16_31->pset ]) [0 *_32 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4791:7 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 180 [ gui.16_31->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 115 114 116 4 (debug_marker) "../System/ugui.c":4793:7 -1
     (nil))
(insn 116 115 117 4 (set (reg/v:SI 134 [ y ])
        (plus:SI (reg/v:SI 134 [ y ])
            (const_int 1 [0x1]))) "../System/ugui.c":4793:8 7 {*arm_addsi3}
     (nil))
(debug_insn 117 116 118 4 (var_location:SI y (reg/v:SI 134 [ y ])) "../System/ugui.c":4793:8 -1
     (nil))
(debug_insn 118 117 119 4 (debug_marker) "../System/ugui.c":4794:7 -1
     (nil))
(insn 119 118 120 4 (set (reg:SI 181 [ yd ])
        (ashift:SI (reg:SI 142 [ _61 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4794:9 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 142 [ _61 ])
        (nil)))
(insn 120 119 121 4 (set (reg/v:SI 139 [ e ])
        (plus:SI (reg/v:SI 139 [ e ])
            (reg:SI 181 [ yd ]))) "../System/ugui.c":4794:9 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 181 [ yd ])
        (nil)))
(debug_insn 121 120 122 4 (var_location:SI e (reg/v:SI 139 [ e ])) "../System/ugui.c":4794:9 -1
     (nil))
(debug_insn 122 121 123 4 (debug_marker) "../System/ugui.c":4795:7 -1
     (nil))
(debug_insn 123 122 124 4 (var_location:SI D#12 (ashift:SI (reg/v:SI 134 [ y ])
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 124 123 125 4 (var_location:SI yd (debug_expr:SI D#12)) "../System/ugui.c":4795:10 -1
     (nil))
(debug_insn 125 124 126 4 (debug_marker) "../System/ugui.c":4796:7 -1
     (nil))
(insn 126 125 127 4 (set (reg:SI 182)
        (ashift:SI (reg/v:SI 139 [ e ])
            (const_int 1 [0x1]))) "../System/ugui.c":4796:16 147 {*arm_shiftsi3}
     (nil))
(insn 127 126 130 4 (set (reg:SI 183)
        (plus:SI (reg:SI 182)
            (reg/v:SI 147 [ xd ]))) "../System/ugui.c":4796:22 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 182)
        (nil)))
(insn 130 127 131 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 183)
            (const_int 0 [0]))) "../System/ugui.c":4796:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 183)
        (nil)))
(jump_insn 131 130 132 4 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 152)
            (pc))) "../System/ugui.c":4796:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 152)
(note 132 131 133 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 133 132 134 5 (debug_marker) "../System/ugui.c":4798:10 -1
     (nil))
(insn 134 133 135 5 (set (reg/v:SI 154 [ r ])
        (plus:SI (reg/v:SI 154 [ r ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":4798:11 7 {*arm_addsi3}
     (nil))
(debug_insn 135 134 136 5 (var_location:SI x (reg/v:SI 154 [ r ])) "../System/ugui.c":4798:11 -1
     (nil))
(debug_insn 136 135 137 5 (debug_marker) "../System/ugui.c":4799:10 -1
     (nil))
(insn 137 136 138 5 (set (reg/v:SI 139 [ e ])
        (plus:SI (reg/v:SI 139 [ e ])
            (reg/v:SI 147 [ xd ]))) "../System/ugui.c":4799:12 7 {*arm_addsi3}
     (nil))
(debug_insn 138 137 139 5 (var_location:SI e (reg/v:SI 139 [ e ])) "../System/ugui.c":4799:12 -1
     (nil))
(debug_insn 139 138 140 5 (debug_marker) "../System/ugui.c":4800:10 -1
     (nil))
(insn 140 139 141 5 (set (reg/v:SI 147 [ xd ])
        (plus:SI (reg/v:SI 147 [ xd ])
            (const_int 2 [0x2]))) "../System/ugui.c":4800:13 7 {*arm_addsi3}
     (nil))
(debug_insn 141 140 142 5 (var_location:SI e (reg/v:SI 139 [ e ])) -1
     (nil))
(debug_insn 142 141 143 5 (var_location:SI yd (debug_expr:SI D#12)) -1
     (nil))
(debug_insn 143 142 144 5 (var_location:SI xd (reg/v:SI 147 [ xd ])) -1
     (nil))
(debug_insn 144 143 145 5 (var_location:SI y (reg/v:SI 134 [ y ])) -1
     (nil))
(debug_insn 145 144 146 5 (var_location:SI x (reg/v:SI 154 [ r ])) -1
     (nil))
(debug_insn 146 145 147 5 (debug_marker) "../System/ugui.c":4782:10 -1
     (nil))
(insn 147 146 148 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 134 [ y ])
            (reg/v:SI 154 [ r ]))) "../System/ugui.c":4782:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 148 147 211 5 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 211)
            (pc))) "../System/ugui.c":4782:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 211)
      ; pc falls through to BB 9
(code_label 211 148 210 6 6 (nil) [1 uses])
(note 210 211 206 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 206 210 207 6 (set (reg:SI 185 [ _8 ])
        (minus:SI (reg/v:SI 152 [ x0 ])
            (reg/v:SI 154 [ r ]))) 45 {*arm_subsi3_insn}
     (nil))
(insn 207 206 208 6 (set (reg:SI 184 [ _18 ])
        (plus:SI (reg/v:SI 152 [ x0 ])
            (reg/v:SI 154 [ r ]))) 7 {*arm_addsi3}
     (nil))
(insn 208 207 209 6 (set (reg:SI 186 [ _24 ])
        (plus:SI (reg/v:SI 153 [ y0 ])
            (reg/v:SI 154 [ r ]))) 7 {*arm_addsi3}
     (nil))
(insn 209 208 152 6 (set (reg:SI 187 [ _27 ])
        (minus:SI (reg/v:SI 153 [ y0 ])
            (reg/v:SI 154 [ r ]))) 45 {*arm_subsi3_insn}
     (nil))
      ; pc falls through to BB 8
(code_label 152 209 153 7 3 (nil) [1 uses])
(note 153 152 154 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 154 153 155 7 (var_location:SI e (reg/v:SI 139 [ e ])) -1
     (nil))
(debug_insn 155 154 156 7 (var_location:SI yd (debug_expr:SI D#12)) -1
     (nil))
(debug_insn 156 155 157 7 (var_location:SI xd (reg/v:SI 147 [ xd ])) -1
     (nil))
(debug_insn 157 156 158 7 (var_location:SI y (reg/v:SI 134 [ y ])) -1
     (nil))
(debug_insn 158 157 159 7 (var_location:SI x (reg/v:SI 154 [ r ])) -1
     (nil))
(debug_insn 159 158 160 7 (debug_marker) "../System/ugui.c":4782:10 -1
     (nil))
(insn 160 159 161 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 134 [ y ])
            (reg/v:SI 154 [ r ]))) "../System/ugui.c":4782:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 161 160 162 7 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 169)
            (pc))) "../System/ugui.c":4782:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 169)
(code_label 162 161 163 8 4 (nil) [0 uses])
(note 163 162 169 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 4
(code_label 169 163 170 9 1 (nil) [2 uses])
(note 170 169 0 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

;; Function _UG_ImageUpdate (_UG_ImageUpdate, funcdef_no=168, decl_uid=6333, cgraph_uid=169, symbol_order=180)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 39 n_edges 62 count 43 (  1.1)


_UG_ImageUpdate

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 446
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,5u} r1={7d,4u} r2={7d,3u} r3={5d,1u} r7={1d,38u} r12={6d} r13={1d,43u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={27d,24u} r101={3d} r102={1d,38u} r103={1d,37u} r104={3d} r105={3d} r106={3d} r113={5d,5u} r114={1d,2u} r115={1d,7u} r116={1d,2u} r117={1d,5u} r119={1d,7u} r123={1d,2u} r125={1d,2u} r129={1d,2u} r133={2d,8u} r134={2d,7u} r135={2d,7u} r136={1d,3u} r139={1d,2u} r140={3d,12u} r141={2d,8u} r148={3d,9u} r149={1d,2u} r156={2d,9u} r157={1d,16u} r173={2d,6u} r176={2d,3u} r184={2d,5u} r186={1d,2u} r187={2d,7u} r194={1d,3u} r197={1d,10u} r198={1d,17u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r203={1d,1u} r204={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u} r211={1d,1u} r212={1d,1u} r214={1d,1u} r215={1d,1u} r217={1d,1u} r218={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r229={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r263={1d,1u} r264={1d,1u} r266={1d,1u} r267={2d,3u} 
;;    total ref usage 815{399d,416u,0e} in 334{331 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	 148 187
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 187
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 50 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 187
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 197 198 201 203
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 197 198 201 203
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 197 198

( 2 )->[4]->( 5 34 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(7){ }u14(13){ }u15(102){ }u16(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 204 206
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 197 198
;; live  gen 	 100 [cc] 204 206
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 197 198

( 4 )->[5]->( 7 46 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 207 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 197 198
;; live  gen 	 100 [cc] 207 209
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 197 198

( 5 )->[7]->( 9 17 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u31(7){ }u32(13){ }u33(102){ }u34(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 197
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 197 198
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 197 198

( 7 )->[9]->( 11 17 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u38(7){ }u39(13){ }u40(102){ }u41(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 197
;; lr  def 	 100 [cc] 211 212 214
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 197 198
;; live  gen 	 100 [cc] 211 212 214
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 197 198

( 9 )->[11]->( 13 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u49(7){ }u50(13){ }u51(102){ }u52(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 197 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 197
;; lr  def 	 100 [cc] 148 149 187 215 217
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 197 198
;; live  gen 	 100 [cc] 148 149 187 215 217
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 149 187 197 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 149 187 197 198

( 11 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u63(7){ }u64(13){ }u65(102){ }u66(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 149 187 197 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 187
;; lr  def 	 148 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 149 187 197 198
;; live  gen 	 148 187
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 149 187 197 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 149 187 197 198

( 13 11 )->[14]->( 16 17 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u71(7){ }u72(13){ }u73(102){ }u74(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 149 187 197 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 100 [cc] 218 220
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 149 187 197 198
;; live  gen 	 100 [cc] 218 220
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198

( 14 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u82(7){ }u83(13){ }u84(102){ }u85(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 197
;; lr  def 	 148 221 222
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198
;; live  gen 	 148 221 222
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198

( 9 7 16 14 )->[17]->( 50 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u91(7){ }u92(13){ }u93(102){ }u94(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 187 197 198
;; lr  def 	 100 [cc] 114 115 116 117 119 123 125 129 139 176 223 224 225
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198
;; live  gen 	 100 [cc] 114 115 116 117 119 123 125 129 139 176 223 224 225
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 123 125 139 176 197 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 123 125 139 176 197 198

( 17 )->[18]->( 50 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u127(7){ }u128(13){ }u129(102){ }u130(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 123 125 139 176 197 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 197
;; lr  def 	 100 [cc] 226
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 123 125 139 176 197 198
;; live  gen 	 100 [cc] 226
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 125 139 176 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 125 139 176 198

( 18 )->[19]->( 21 33 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u135(7){ }u136(13){ }u137(102){ }u138(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 125 139 176 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  def 	 100 [cc] 228 229 231
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 125 139 176 198
;; live  gen 	 100 [cc] 228 229 231
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 125 176 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 125 176 198

( 19 )->[21]->( 33 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u146(7){ }u147(13){ }u148(102){ }u149(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 125 176 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 100 [cc] 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 125 176 198
;; live  gen 	 100 [cc] 156
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 125 156 176 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 125 156 176 198

( 21 )->[23]->( 24 33 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u156(7){ }u157(13){ }u158(102){ }u159(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 125 156 176 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 100 [cc] 232
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 125 156 176 198
;; live  gen 	 100 [cc] 232
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 125 156 176 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 125 156 176 198

( 23 )->[24]->( 30 33 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u163(7){ }u164(13){ }u165(102){ }u166(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 125 156 176 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 125 156 176 198
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 156 176 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 156 176 198

( 31 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u171(7){ }u172(13){ }u173(102){ }u174(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 156 173 194 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 141 267
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 156 173 194 198
;; live  gen 	 141 267
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 141 156 173 194 198 267
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 141 156 173 194 198 267

( 27 26 )->[27]->( 27 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u175(7){ }u176(13){ }u177(102){ }u178(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 141 156 173 194 198 267
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 119 141 156 194 267
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 141 156 157 176 233 235 236 237 238 240 241 242 243 245 246 247 248 250 251
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 141 156 173 194 198 267
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 141 156 157 176 233 235 236 237 238 240 241 242 243 245 246 247 248 250 251
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 141 156 173 176 194 198 267
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 141 156 173 176 194 198 267

( 27 )->[28]->( 31 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u240(7){ }u241(13){ }u242(102){ }u243(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 156 173 176 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 173
;; lr  def 	 100 [cc] 173 252
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 156 173 176 198
;; live  gen 	 100 [cc] 173 252
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 156 173 176 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 156 173 176 198

( 28 31 )->[29]->( 33 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u253(7){ }u254(13){ }u255(102){ }u256(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  gen 	 113
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 198

( 24 )->[30]->( 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u258(7){ }u259(13){ }u260(102){ }u261(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 156 176 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 156 176 198
;; live  gen 	 173
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 156 173 176 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 156 173 176 198

( 30 28 )->[31]->( 26 29 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u262(7){ }u263(13){ }u264(102){ }u265(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 156 173 176 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 173 176
;; lr  def 	 100 [cc] 194
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 156 173 176 198
;; live  gen 	 100 [cc] 194
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 156 173 194 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 156 173 194 198

( 21 23 29 19 24 )->[33]->( 46 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u274(7){ }u275(13){ }u276(102){ }u277(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 113 253
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 198
;; live  gen 	 113 253
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 198

( 4 )->[34]->( 35 36 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u280(7){ }u281(13){ }u282(102){ }u283(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 197 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 197 198
;; lr  def 	 100 [cc] 133 134 135 136 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 197 198
;; live  gen 	 100 [cc] 133 134 135 136 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198

( 34 )->[35]->( 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u297(7){ }u298(13){ }u299(102){ }u300(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; lr  def 	 133 134 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198
;; live  gen 	 133 134 199
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198

( 34 35 )->[36]->( 47 48 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u304(7){ }u305(13){ }u306(102){ }u307(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 140
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198

( 39 )->[37]->( 44 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u313(7){ }u314(13){ }u315(102){ }u316(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198 267
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 140
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198 267
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198 267
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198 267

( 37 39 )->[38]->( 46 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u321(7){ }u322(13){ }u323(102){ }u324(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  gen 	 113
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 198

( 48 )->[39]->( 38 37 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u326(7){ }u327(13){ }u328(102){ }u329(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 186 198 267
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 186
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 254 255
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 186 198 267
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 254 255
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198 267
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198 267

( 45 41 )->[41]->( 41 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u348(7){ }u349(13){ }u350(102){ }u351(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 184 198 267
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 136 140 184 267
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 184 257 258
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 184 198 267
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 184 257 258
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 184 198 267
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 184 198 267

( 41 )->[42]->( 45 43 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u368(7){ }u369(13){ }u370(102){ }u371(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198 267
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 140
;; lr  def 	 100 [cc] 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198 267
;; live  gen 	 100 [cc] 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198 267
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198 267

( 42 44 )->[43]->( 46 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u377(7){ }u378(13){ }u379(102){ }u380(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  gen 	 113
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 198

( 37 48 )->[44]->( 45 43 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u382(7){ }u383(13){ }u384(102){ }u385(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198 267
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198 267
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198 267
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198 267

( 42 44 )->[45]->( 41 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u389(7){ }u390(13){ }u391(102){ }u392(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198 267
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 184
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198 267
;; live  gen 	 184
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 184 198 267
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 184 198 267

( 33 38 43 5 )->[46]->( 50 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u396(7){ }u397(13){ }u398(102){ }u399(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 198
;; lr  def 	 259
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 198
;; live  gen 	 259
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 36 )->[47]->( 48 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u404(7){ }u405(13){ }u406(102){ }u407(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 140
;; lr  def 	 135 140 200
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198
;; live  gen 	 135 140 200
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198

( 47 36 )->[48]->( 39 44 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u411(7){ }u412(13){ }u413(102){ }u414(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 186 263 264 266 267
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198
;; live  gen 	 100 [cc] 186 263 264 266 267
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 186 198 267
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 186 198 267

( 46 2 17 18 )->[50]->( 1 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u425(7){ }u426(13){ }u427(102){ }u428(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 50 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u429(7){ }u430(13){ }u431(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 27 to worklist
  Adding insn 38 to worklist
  Adding insn 45 to worklist
  Adding insn 53 to worklist
  Adding insn 61 to worklist
  Adding insn 77 to worklist
  Adding insn 96 to worklist
  Adding insn 133 to worklist
  Adding insn 128 to worklist
  Adding insn 123 to worklist
  Adding insn 117 to worklist
  Adding insn 113 to worklist
  Adding insn 138 to worklist
  Adding insn 147 to worklist
  Adding insn 162 to worklist
  Adding insn 167 to worklist
  Adding insn 175 to worklist
  Adding insn 245 to worklist
  Adding insn 232 to worklist
  Adding insn 259 to worklist
  Adding insn 281 to worklist
  Adding insn 318 to worklist
  Adding insn 327 to worklist
  Adding insn 335 to worklist
  Adding insn 353 to worklist
  Adding insn 348 to worklist
  Adding insn 342 to worklist
  Adding insn 374 to worklist
  Adding insn 367 to worklist
  Adding insn 381 to worklist
  Adding insn 391 to worklist
  Adding insn 411 to worklist
  Adding insn 433 to worklist
Finished finding needed instructions:
processing block 50 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 46 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 409 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 198
  Adding insn 298 to worklist
  Adding insn 297 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 198
  Adding insn 267 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 156 173 176 198
  Adding insn 258 to worklist
  Adding insn 257 to worklist
  Adding insn 251 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 141 156 173 176 194 198 267
  Adding insn 244 to worklist
  Adding insn 242 to worklist
  Adding insn 237 to worklist
  Adding insn 231 to worklist
  Adding insn 230 to worklist
  Adding insn 229 to worklist
  Adding insn 228 to worklist
  Adding insn 227 to worklist
  Adding insn 225 to worklist
  Adding insn 224 to worklist
  Adding insn 223 to worklist
  Adding insn 222 to worklist
  Adding insn 220 to worklist
  Adding insn 219 to worklist
  Adding insn 218 to worklist
  Adding insn 217 to worklist
  Adding insn 215 to worklist
  Adding insn 214 to worklist
  Adding insn 213 to worklist
  Adding insn 212 to worklist
  Adding insn 210 to worklist
  Adding insn 186 to worklist
  Adding insn 184 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 141 156 173 194 198 267
  Adding insn 469 to worklist
  Adding insn 5 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 156 173 194 198
  Adding insn 280 to worklist
  Adding insn 272 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 119 156 173 176 198
  Adding insn 6 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 156 176 198
  Adding insn 174 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 125 156 176 198
  Adding insn 166 to worklist
  Adding insn 165 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 125 156 176 198
  Adding insn 161 to worklist
  Adding insn 160 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 125 176 198
  Adding insn 146 to worklist
  Adding insn 145 to worklist
  Adding insn 143 to worklist
  Adding insn 141 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 125 139 176 198
  Adding insn 137 to worklist
  Adding insn 136 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 119 123 125 139 176 197 198
  Adding insn 132 to worklist
  Adding insn 131 to worklist
  Adding insn 127 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 120 to worklist
  Adding insn 119 to worklist
  Adding insn 116 to worklist
  Adding insn 115 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 105 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198
  Adding insn 101 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198
  Adding insn 95 to worklist
  Adding insn 94 to worklist
  Adding insn 92 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 149 187 197 198
  Adding insn 83 to worklist
  Adding insn 80 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 149 187 197 198
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 73 to worklist
  Adding insn 72 to worklist
  Adding insn 67 to worklist
  Adding insn 64 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 55 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198
  Adding insn 52 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 198
  Adding insn 337 to worklist
processing block 43 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 198
  Adding insn 383 to worklist
processing block 42 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198 267
  Adding insn 380 to worklist
  Adding insn 377 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 184 198 267
  Adding insn 373 to worklist
  Adding insn 369 to worklist
  Adding insn 366 to worklist
  Adding insn 365 to worklist
  Adding insn 364 to worklist
  Adding insn 363 to worklist
  Adding insn 362 to worklist
processing block 45 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 184 198 267
  Adding insn 10 to worklist
processing block 44 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198 267
  Adding insn 390 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198 267
  Adding insn 334 to worklist
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198 267
  Adding insn 352 to worklist
  Adding insn 349 to worklist
  Adding insn 347 to worklist
  Adding insn 346 to worklist
  Adding insn 345 to worklist
  Adding insn 344 to worklist
  Adding insn 343 to worklist
processing block 48 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 186 198 267
  Adding insn 432 to worklist
  Adding insn 431 to worklist
  Adding insn 429 to worklist
  Adding insn 427 to worklist
  Adding insn 425 to worklist
  Adding insn 424 to worklist
processing block 47 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
processing block 36 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198
  Adding insn 326 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 135 136 140 198
  Adding insn 317 to worklist
  Adding insn 308 to worklist
  Adding insn 307 to worklist
  Adding insn 306 to worklist
  Adding insn 305 to worklist
  Adding insn 304 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 34 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 148 187 197 198
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 39 n_edges 62 count 43 (  1.1)
;; Following path with 13 sets: 2 
;; Following path with 5 sets: 4 
;; Following path with 16 sets: 34 
;; Following path with 3 sets: 35 
;; Following path with 6 sets: 36 
;; Following path with 3 sets: 47 
;; Following path with 11 sets: 48 
;; Following path with 13 sets: 39 
;; Following path with 4 sets: 37 
;; Following path with 3 sets: 44 
;; Following path with 4 sets: 45 
;; Following path with 16 sets: 41 
;; Following path with 6 sets: 42 
;; Following path with 1 sets: 43 
;; Following path with 1 sets: 38 
;; Following path with 5 sets: 5 
;; Following path with 7 sets: 7 
;; Following path with 5 sets: 9 
;; Following path with 14 sets: 11 
;; Following path with 8 sets: 13 
;; Following path with 7 sets: 14 
;; Following path with 5 sets: 16 
;; Following path with 28 sets: 17 
;; Following path with 4 sets: 18 
;; Following path with 6 sets: 19 
;; Following path with 14 sets: 21 
;; Following path with 4 sets: 23 
;; Following path with 7 sets: 24 
;; Following path with 1 sets: 30 
;; Following path with 10 sets: 31 
;; Following path with 2 sets: 26 
;; Following path with 67 sets: 27 
;; Following path with 13 sets: 28 
;; Following path with 7 sets: 29 
;; Following path with 11 sets: 33 
;; Following path with 10 sets: 46 
starting the processing of deferred insns
ending the processing of deferred insns


_UG_ImageUpdate

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,5u} r1={7d,4u} r2={7d,3u} r3={5d,1u} r7={1d,38u} r12={6d} r13={1d,43u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={27d,24u} r101={3d} r102={1d,38u} r103={1d,37u} r104={3d} r105={3d} r106={3d} r113={5d,5u} r114={1d,2u} r115={1d,7u} r116={1d,2u} r117={1d,5u} r119={1d,7u} r123={1d,2u} r125={1d,2u} r129={1d,2u} r133={2d,8u} r134={2d,7u} r135={2d,7u} r136={1d,3u} r139={1d,2u} r140={3d,12u} r141={2d,8u} r148={3d,9u} r149={1d,2u} r156={2d,9u} r157={1d,16u} r173={2d,6u} r176={2d,3u} r184={2d,5u} r186={1d,2u} r187={2d,7u} r194={1d,3u} r197={1d,10u} r198={1d,17u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r203={1d,1u} r204={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u} r211={1d,1u} r212={1d,1u} r214={1d,1u} r215={1d,1u} r217={1d,1u} r218={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r229={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r263={1d,1u} r264={1d,1u} r266={1d,1u} r267={2d,3u} 
;;    total ref usage 815{399d,416u,0e} in 334{331 regular + 3 call} insns.
(note 14 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 14 3 2 (set (reg/v/f:SI 197 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":8189:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 198 [ obj ])
        (reg:SI 1 r1 [ obj ])) "../System/ugui.c":8189:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ obj ])
        (nil)))
(note 4 3 16 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 16 4 17 2 (debug_marker) "../System/ugui.c":8190:4 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../System/ugui.c":8191:4 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/ugui.c":8194:4 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:SI D#13 (mem/f:SI (plus:SI (reg/v/f:SI 198 [ obj ])
            (const_int 44 [0x2c])) [10 obj_38(D)->data+0 S4 A32])) "../System/ugui.c":8194:8 -1
     (nil))
(debug_insn 20 19 21 2 (var_location:SI img (debug_expr:SI D#13)) "../System/ugui.c":8194:8 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../System/ugui.c":8205:4 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 198 [ obj ]) [0 obj_38(D)->state+0 S1 A32]))) "../System/ugui.c":8205:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 23 22 25 2 (set (reg:SI 201)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 32 [0x20]))) "../System/ugui.c":8205:7 90 {*arm_andsi3_insn}
     (nil))
(insn 25 23 26 2 (set (reg:SI 203)
        (zero_extend:SI (subreg:QI (reg:SI 201) 0))) "../System/ugui.c":8205:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 201)
        (nil)))
(insn 26 25 27 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 203)
            (const_int 0 [0]))) "../System/ugui.c":8205:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 203)
        (nil)))
(jump_insn 27 26 31 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) "../System/ugui.c":8205:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 31)
      ; pc falls through to BB 50
(code_label 31 27 32 4 12 (nil) [1 uses])
(note 32 31 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 34 4 (debug_marker) "../System/ugui.c":8207:7 -1
     (nil))
(insn 34 33 36 4 (set (reg:SI 204)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 8 [0x8]))) "../System/ugui.c":8207:10 90 {*arm_andsi3_insn}
     (nil))
(insn 36 34 37 4 (set (reg:SI 206)
        (zero_extend:SI (subreg:QI (reg:SI 204) 0))) "../System/ugui.c":8207:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 204)
        (nil)))
(insn 37 36 38 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 206)
            (const_int 0 [0]))) "../System/ugui.c":8207:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 206)
        (nil)))
(jump_insn 38 37 39 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 301)
            (pc))) "../System/ugui.c":8207:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 301)
(note 39 38 40 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 5 (debug_marker) "../System/ugui.c":8210:10 -1
     (nil))
(insn 41 40 43 5 (set (reg:SI 207)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 64 [0x40]))) "../System/ugui.c":8210:13 90 {*arm_andsi3_insn}
     (nil))
(insn 43 41 44 5 (set (reg:SI 209)
        (zero_extend:SI (subreg:QI (reg:SI 207) 0))) "../System/ugui.c":8210:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 207)
        (nil)))
(insn 44 43 45 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 209)
            (const_int 0 [0]))) "../System/ugui.c":8210:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 209)
        (nil)))
(jump_insn 45 44 46 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 399)
            (pc))) "../System/ugui.c":8210:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 399)
(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 7 (debug_marker) "../System/ugui.c":8212:13 -1
     (nil))
(debug_insn 48 47 49 7 (var_location:SI wnd (reg/v/f:SI 197 [ wnd ])) "../System/ugui.c":8212:13 -1
     (nil))
(debug_insn 49 48 50 7 (var_location:SI a (debug_implicit_ptr:SI a)) "../System/ugui.c":8212:13 -1
     (nil))
(debug_insn 50 49 51 7 (debug_marker:BLK) "../System/ugui.c":6402:11 -1
     (nil))
(debug_insn 51 50 52 7 (debug_marker) "../System/ugui.c":6404:4 -1
     (nil))
(insn 52 51 53 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 197 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6404:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 53 52 54 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 103)
            (pc))) "../System/ugui.c":6404:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 9341556 (nil)))
 -> 103)
(note 54 53 55 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 57 9 (set (reg:SI 211 [ wnd_40(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 197 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_40(D)->state+0 S1 A32]))) "../System/ugui.c":6404:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 57 55 59 9 (set (reg:SI 212)
        (and:SI (reg:SI 211 [ wnd_40(D)->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":6404:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 211 [ wnd_40(D)->state ])
        (nil)))
(insn 59 57 60 9 (set (reg:SI 214)
        (zero_extend:SI (subreg:QI (reg:SI 212) 0))) "../System/ugui.c":6404:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 212)
        (nil)))
(insn 60 59 61 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 214)
            (const_int 0 [0]))) "../System/ugui.c":6404:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 214)
        (nil)))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 103)
            (pc))) "../System/ugui.c":6404:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 40909564 (nil)))
 -> 103)
(note 62 61 63 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 11 (debug_marker) "../System/ugui.c":6406:7 -1
     (nil))
(insn 64 63 65 11 (set (reg:SI 187 [ a$xs ])
        (mem:SI (plus:SI (reg/v/f:SI 197 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_40(D)->xs+0 S4 A32])) "../System/ugui.c":6406:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 65 64 66 11 (var_location:SI a$xs (reg:SI 187 [ a$xs ])) "../System/ugui.c":6406:13 -1
     (nil))
(debug_insn 66 65 67 11 (debug_marker) "../System/ugui.c":6407:7 -1
     (nil))
(insn 67 66 68 11 (set (reg:SI 148 [ a$ys ])
        (mem:SI (plus:SI (reg/v/f:SI 197 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_40(D)->ys+0 S4 A32])) "../System/ugui.c":6407:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 68 67 69 11 (var_location:SI a$ys (reg:SI 148 [ a$ys ])) "../System/ugui.c":6407:13 -1
     (nil))
(debug_insn 69 68 70 11 (debug_marker) "../System/ugui.c":6408:7 -1
     (nil))
(debug_insn 70 69 71 11 (debug_marker) "../System/ugui.c":6409:7 -1
     (nil))
(debug_insn 71 70 72 11 (debug_marker) "../System/ugui.c":6410:7 -1
     (nil))
(insn 72 71 73 11 (set (reg:SI 149 [ _62 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 197 [ wnd ])
                    (const_int 36 [0x24])) [0 wnd_40(D)->style+0 S1 A32]))) "../System/ugui.c":6410:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 73 72 75 11 (set (reg:SI 215)
        (and:SI (reg:SI 149 [ _62 ])
            (const_int 1 [0x1]))) "../System/ugui.c":6410:10 90 {*arm_andsi3_insn}
     (nil))
(insn 75 73 76 11 (set (reg:SI 217)
        (zero_extend:SI (subreg:QI (reg:SI 215) 0))) "../System/ugui.c":6410:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 215)
        (nil)))
(insn 76 75 77 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 217)
            (const_int 0 [0]))) "../System/ugui.c":6410:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))
(jump_insn 77 76 78 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 87)
            (pc))) "../System/ugui.c":6410:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 87)
(note 78 77 79 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 13 (debug_marker) "../System/ugui.c":6412:10 -1
     (nil))
(insn 80 79 81 13 (set (reg:SI 187 [ a$xs ])
        (plus:SI (reg:SI 187 [ a$xs ])
            (const_int 3 [0x3]))) "../System/ugui.c":6412:15 7 {*arm_addsi3}
     (nil))
(debug_insn 81 80 82 13 (var_location:SI a$xs (reg:SI 187 [ a$xs ])) "../System/ugui.c":6412:15 -1
     (nil))
(debug_insn 82 81 83 13 (debug_marker) "../System/ugui.c":6413:10 -1
     (nil))
(insn 83 82 84 13 (set (reg:SI 148 [ a$ys ])
        (plus:SI (reg:SI 148 [ a$ys ])
            (const_int 3 [0x3]))) "../System/ugui.c":6413:15 7 {*arm_addsi3}
     (nil))
(debug_insn 84 83 85 13 (var_location:SI a$ys (reg:SI 148 [ a$ys ])) "../System/ugui.c":6413:15 -1
     (nil))
(debug_insn 85 84 86 13 (debug_marker) "../System/ugui.c":6414:10 -1
     (nil))
(debug_insn 86 85 87 13 (debug_marker) "../System/ugui.c":6415:10 -1
     (nil))
(code_label 87 86 88 14 17 (nil) [1 uses])
(note 88 87 89 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 90 14 (var_location:SI a$ys (reg:SI 148 [ a$ys ])) -1
     (nil))
(debug_insn 90 89 91 14 (var_location:SI a$xs (reg:SI 187 [ a$xs ])) -1
     (nil))
(debug_insn 91 90 92 14 (debug_marker) "../System/ugui.c":6417:7 -1
     (nil))
(insn 92 91 94 14 (set (reg:SI 218)
        (and:SI (reg:SI 149 [ _62 ])
            (const_int 2 [0x2]))) "../System/ugui.c":6417:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ _62 ])
        (nil)))
(insn 94 92 95 14 (set (reg:SI 220)
        (zero_extend:SI (subreg:QI (reg:SI 218) 0))) "../System/ugui.c":6417:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 218)
        (nil)))
(insn 95 94 96 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 220)
            (const_int 0 [0]))) "../System/ugui.c":6417:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 220)
        (nil)))
(jump_insn 96 95 97 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 103)
            (pc))) "../System/ugui.c":6417:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 103)
(note 97 96 98 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 99 16 (debug_marker) "../System/ugui.c":6419:10 -1
     (nil))
(insn 99 98 100 16 (set (reg:SI 221 [ wnd_40(D)->title.height ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 197 [ wnd ])
                    (const_int 68 [0x44])) [0 wnd_40(D)->title.height+0 S1 A32]))) "../System/ugui.c":6419:28 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 100 99 101 16 (set (reg:SI 222)
        (plus:SI (reg:SI 221 [ wnd_40(D)->title.height ])
            (const_int 1 [0x1]))) "../System/ugui.c":6419:35 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 221 [ wnd_40(D)->title.height ])
        (nil)))
(insn 101 100 102 16 (set (reg:SI 148 [ a$ys ])
        (plus:SI (reg:SI 148 [ a$ys ])
            (reg:SI 222))) "../System/ugui.c":6419:15 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 222)
        (nil)))
(debug_insn 102 101 103 16 (var_location:SI a$ys (reg:SI 148 [ a$ys ])) "../System/ugui.c":6419:15 -1
     (nil))
(code_label 103 102 104 17 16 (nil) [3 uses])
(note 104 103 105 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 17 (set (reg/v/f:SI 139 [ img ])
        (mem/f:SI (plus:SI (reg/v/f:SI 198 [ obj ])
                (const_int 44 [0x2c])) [10 obj_38(D)->data+0 S4 A32])) "../System/ugui.c":8194:8 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 106 105 107 17 (var_location:SI a$ys (reg:SI 148 [ a$ys ])) -1
     (nil))
(debug_insn 107 106 108 17 (var_location:SI a$xs (reg:SI 187 [ a$xs ])) -1
     (nil))
(debug_insn 108 107 109 17 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":8212:13 -1
     (nil))
(debug_insn 109 108 110 17 (var_location:SI a (clobber (const_int 0 [0]))) "../System/ugui.c":8212:13 -1
     (nil))
(debug_insn 110 109 111 17 (debug_marker) "../System/ugui.c":8214:13 -1
     (nil))
(insn 111 110 112 17 (set (reg:SI 114 [ _2 ])
        (mem:SI (plus:SI (reg/v/f:SI 198 [ obj ])
                (const_int 24 [0x18])) [1 obj_38(D)->a_rel.xs+0 S4 A32])) "../System/ugui.c":8214:39 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 113 17 (set (reg:SI 115 [ _4 ])
        (plus:SI (reg:SI 114 [ _2 ])
            (reg:SI 187 [ a$xs ]))) "../System/ugui.c":8214:43 7 {*arm_addsi3}
     (nil))
(insn 113 112 114 17 (set (mem:SI (plus:SI (reg/v/f:SI 198 [ obj ])
                (const_int 8 [0x8])) [1 obj_38(D)->a_abs.xs+0 S4 A32])
        (reg:SI 115 [ _4 ])) "../System/ugui.c":8214:27 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 114 113 115 17 (debug_marker) "../System/ugui.c":8215:13 -1
     (nil))
(insn 115 114 116 17 (set (reg:SI 116 [ _5 ])
        (mem:SI (plus:SI (reg/v/f:SI 198 [ obj ])
                (const_int 28 [0x1c])) [1 obj_38(D)->a_rel.ys+0 S4 A32])) "../System/ugui.c":8215:39 728 {*thumb2_movsi_vfp}
     (nil))
(insn 116 115 117 17 (set (reg:SI 117 [ _7 ])
        (plus:SI (reg:SI 116 [ _5 ])
            (reg:SI 148 [ a$ys ]))) "../System/ugui.c":8215:43 7 {*arm_addsi3}
     (nil))
(insn 117 116 118 17 (set (mem:SI (plus:SI (reg/v/f:SI 198 [ obj ])
                (const_int 12 [0xc])) [1 obj_38(D)->a_abs.ys+0 S4 A32])
        (reg:SI 117 [ _7 ])) "../System/ugui.c":8215:27 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 118 117 119 17 (debug_marker) "../System/ugui.c":8216:13 -1
     (nil))
(insn 119 118 120 17 (set (reg/f:SI 119 [ _9 ])
        (mem/f:SI (reg/v/f:SI 139 [ img ]) [10 img_39->img+0 S4 A32])) "../System/ugui.c":8216:58 728 {*thumb2_movsi_vfp}
     (nil))
(insn 120 119 121 17 (set (reg:SI 176 [ _102 ])
        (mem:SI (plus:SI (reg/f:SI 119 [ _9 ])
                (const_int 4 [0x4])) [1 MEM[(struct UG_BMP *)_9].width+0 S4 A32])) "../System/ugui.c":8216:64 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 120 122 17 (set (reg:SI 223)
        (plus:SI (reg:SI 114 [ _2 ])
            (reg:SI 176 [ _102 ]))) "../System/ugui.c":8216:43 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 122 121 123 17 (set (reg:SI 123 [ _14 ])
        (plus:SI (reg:SI 223)
            (reg:SI 187 [ a$xs ]))) "../System/ugui.c":8216:72 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 223)
        (expr_list:REG_DEAD (reg:SI 187 [ a$xs ])
            (nil))))
(insn 123 122 124 17 (set (mem:SI (plus:SI (reg/v/f:SI 198 [ obj ])
                (const_int 16 [0x10])) [1 obj_38(D)->a_abs.xe+0 S4 A32])
        (reg:SI 123 [ _14 ])) "../System/ugui.c":8216:27 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 124 123 125 17 (debug_marker) "../System/ugui.c":8217:13 -1
     (nil))
(insn 125 124 126 17 (set (reg:SI 125 [ _16 ])
        (mem:SI (plus:SI (reg/f:SI 119 [ _9 ])
                (const_int 8 [0x8])) [1 MEM[(struct UG_BMP *)_9].height+0 S4 A32])) "../System/ugui.c":8217:64 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 127 17 (set (reg:SI 224)
        (plus:SI (reg:SI 116 [ _5 ])
            (reg:SI 125 [ _16 ]))) "../System/ugui.c":8217:43 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 116 [ _5 ])
        (nil)))
(insn 127 126 128 17 (set (reg:SI 129 [ _20 ])
        (plus:SI (reg:SI 224)
            (reg:SI 148 [ a$ys ]))) "../System/ugui.c":8217:73 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 224)
        (expr_list:REG_DEAD (reg:SI 148 [ a$ys ])
            (nil))))
(insn 128 127 129 17 (set (mem:SI (plus:SI (reg/v/f:SI 198 [ obj ])
                (const_int 20 [0x14])) [1 obj_38(D)->a_abs.ye+0 S4 A32])
        (reg:SI 129 [ _20 ])) "../System/ugui.c":8217:27 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 129 128 131 17 (debug_marker) "../System/ugui.c":8218:13 -1
     (nil))
(insn 131 129 132 17 (set (reg:SI 225 [ wnd_40(D)->ye ])
        (mem:SI (plus:SI (reg/v/f:SI 197 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_40(D)->ye+0 S4 A32])) "../System/ugui.c":8218:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 132 131 133 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _20 ])
            (reg:SI 225 [ wnd_40(D)->ye ]))) "../System/ugui.c":8218:16 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 225 [ wnd_40(D)->ye ])
        (expr_list:REG_DEAD (reg:SI 129 [ _20 ])
            (nil))))
(jump_insn 133 132 134 17 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 441)
            (pc))) "../System/ugui.c":8218:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 441)
(note 134 133 135 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 135 134 136 18 (debug_marker) "../System/ugui.c":8219:13 -1
     (nil))
(insn 136 135 137 18 (set (reg:SI 226 [ wnd_40(D)->xe ])
        (mem:SI (plus:SI (reg/v/f:SI 197 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_40(D)->xe+0 S4 A32])) "../System/ugui.c":8219:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 197 [ wnd ])
        (nil)))
(insn 137 136 138 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ _14 ])
            (reg:SI 226 [ wnd_40(D)->xe ]))) "../System/ugui.c":8219:16 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 226 [ wnd_40(D)->xe ])
        (expr_list:REG_DEAD (reg:SI 123 [ _14 ])
            (nil))))
(jump_insn 138 137 139 18 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 441)
            (pc))) "../System/ugui.c":8219:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 441)
(note 139 138 140 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 140 139 141 19 (debug_marker) "../System/ugui.c":8222:13 -1
     (nil))
(insn 141 140 143 19 (set (reg:SI 228 [ img_39->type ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 139 [ img ])
                    (const_int 4 [0x4])) [0 img_39->type+0 S1 A32]))) "../System/ugui.c":8222:37 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 139 [ img ])
        (nil)))
(insn 143 141 145 19 (set (reg:SI 229)
        (and:SI (reg:SI 228 [ img_39->type ])
            (const_int 1 [0x1]))) "../System/ugui.c":8222:37 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 228 [ img_39->type ])
        (nil)))
(insn 145 143 146 19 (set (reg:SI 231)
        (zero_extend:SI (subreg:QI (reg:SI 229) 0))) "../System/ugui.c":8222:37 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 229)
        (nil)))
(insn 146 145 147 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 231)
            (const_int 0 [0]))) "../System/ugui.c":8222:37 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 231)
        (nil)))
(jump_insn 147 146 148 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 286)
            (pc))) "../System/ugui.c":8222:37 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 286)
(note 148 147 149 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 149 148 150 21 (debug_marker) "../System/ugui.c":8224:16 -1
     (nil))
(debug_insn 150 149 151 21 (var_location:SI xp (reg:SI 115 [ _4 ])) "../System/ugui.c":8224:16 -1
     (nil))
(debug_insn 151 150 152 21 (var_location:SI yp (reg:SI 117 [ _7 ])) "../System/ugui.c":8224:16 -1
     (nil))
(debug_insn 152 151 153 21 (var_location:SI bmp (reg/f:SI 119 [ _9 ])) "../System/ugui.c":8224:16 -1
     (nil))
(debug_insn 153 152 154 21 (debug_marker:BLK) "../System/ugui.c":5806:6 -1
     (nil))
(debug_insn 154 153 155 21 (debug_marker) "../System/ugui.c":5808:4 -1
     (nil))
(debug_insn 155 154 156 21 (debug_marker) "../System/ugui.c":5809:4 -1
     (nil))
(debug_insn 156 155 157 21 (debug_marker) "../System/ugui.c":5810:4 -1
     (nil))
(debug_insn 157 156 158 21 (debug_marker) "../System/ugui.c":5811:4 -1
     (nil))
(debug_insn 158 157 159 21 (debug_marker) "../System/ugui.c":5812:4 -1
     (nil))
(debug_insn 159 158 160 21 (debug_marker) "../System/ugui.c":5814:4 -1
     (nil))
(insn 160 159 161 21 (set (reg/v/f:SI 156 [ p ])
        (mem/f:SI (reg/f:SI 119 [ _9 ]) [10 MEM[(struct UG_BMP *)_9].p+0 S4 A32])) "../System/ugui.c":5814:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 161 160 162 21 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 156 [ p ])
            (const_int 0 [0]))) "../System/ugui.c":5814:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 162 161 163 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 286)
            (pc))) "../System/ugui.c":5814:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 286)
(note 163 162 164 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 164 163 165 23 (debug_marker) "../System/ugui.c":5817:4 -1
     (nil))
(insn 165 164 166 23 (set (reg:SI 232 [ MEM[(struct UG_BMP *)_9].bpp ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 119 [ _9 ])
                    (const_int 12 [0xc])) [0 MEM[(struct UG_BMP *)_9].bpp+0 S1 A32]))) "../System/ugui.c":5817:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 166 165 167 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 232 [ MEM[(struct UG_BMP *)_9].bpp ])
            (const_int 16 [0x10]))) "../System/ugui.c":5817:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 232 [ MEM[(struct UG_BMP *)_9].bpp ])
        (nil)))
(jump_insn 167 166 168 23 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 286)
            (pc))) "../System/ugui.c":5817:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 286)
(note 168 167 169 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 169 168 170 24 (var_location:SI xs (clobber (const_int 0 [0]))) "../System/ugui.c":5826:7 -1
     (nil))
(debug_insn 170 169 171 24 (var_location:SI p (reg/v/f:SI 156 [ p ])) -1
     (nil))
(debug_insn 171 170 172 24 (var_location:SI y (const_int 0 [0])) -1
     (nil))
(debug_insn 172 171 173 24 (var_location:SI yp (reg:SI 117 [ _7 ])) -1
     (nil))
(debug_insn 173 172 174 24 (debug_marker) "../System/ugui.c":5827:12 -1
     (nil))
(insn 174 173 175 24 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125 [ _16 ])
            (const_int 0 [0]))) "../System/ugui.c":5827:4 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _16 ])
        (nil)))
(jump_insn 175 174 446 24 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 444)
            (pc))) "../System/ugui.c":5827:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 444)
      ; pc falls through to BB 33
(code_label 446 175 445 26 34 (nil) [1 uses])
(note 445 446 5 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 5 445 469 26 (set (reg/v:SI 141 [ x ])
        (const_int 0 [0])) "../System/ugui.c":5830:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 469 5 243 26 (set (reg/f:SI 267)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1
     (nil))
(code_label 243 469 179 27 21 (nil) [1 uses])
(note 179 243 180 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 180 179 181 27 (var_location:SI p (reg/v/f:SI 156 [ p ])) -1
     (nil))
(debug_insn 181 180 182 27 (var_location:SI x (reg/v:SI 141 [ x ])) -1
     (nil))
(debug_insn 182 181 183 27 (var_location:SI xp (plus:SI (reg:SI 115 [ _4 ])
        (reg/v:SI 141 [ x ]))) -1
     (nil))
(debug_insn 183 182 184 27 (debug_marker) "../System/ugui.c":5832:10 -1
     (nil))
(insn 184 183 185 27 (set (reg/v/f:SI 156 [ p ])
        (plus:SI (reg/v/f:SI 156 [ p ])
            (const_int 4 [0x4]))) "../System/ugui.c":5832:18 7 {*arm_addsi3}
     (nil))
(debug_insn 185 184 186 27 (var_location:SI p (reg/v/f:SI 156 [ p ])) "../System/ugui.c":5832:18 -1
     (nil))
(insn 186 185 187 27 (set (reg/v:SI 157 [ tmp ])
        (mem:SI (plus:SI (reg/v/f:SI 156 [ p ])
                (const_int -4 [0xfffffffffffffffc])) [1 MEM[base: p_78, offset: 4294967292B]+0 S4 A32])) "../System/ugui.c":5832:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 187 186 188 27 (var_location:SI tmp (reg/v:SI 157 [ tmp ])) "../System/ugui.c":5832:14 -1
     (nil))
(debug_insn 188 187 189 27 (debug_marker) "../System/ugui.c":5834:10 -1
     (nil))
(debug_insn 189 188 190 27 (var_location:QI r (and:QI (subreg:QI (lshiftrt:SI (reg/v:SI 157 [ tmp ])
                (const_int 11 [0xb])) 0)
        (const_int 31 [0x1f]))) "../System/ugui.c":5834:12 -1
     (nil))
(debug_insn 190 189 191 27 (debug_marker) "../System/ugui.c":5835:10 -1
     (nil))
(debug_insn 191 190 192 27 (var_location:QI r (ashift:QI (subreg:QI (lshiftrt:SI (reg/v:SI 157 [ tmp ])
                (const_int 11 [0xb])) 0)
        (const_int 3 [0x3]))) "../System/ugui.c":5835:11 -1
     (nil))
(debug_insn 192 191 193 27 (debug_marker) "../System/ugui.c":5836:10 -1
     (nil))
(debug_insn 193 192 194 27 (var_location:QI g (and:QI (subreg:QI (lshiftrt:SI (reg/v:SI 157 [ tmp ])
                (const_int 5 [0x5])) 0)
        (const_int 63 [0x3f]))) "../System/ugui.c":5836:12 -1
     (nil))
(debug_insn 194 193 195 27 (debug_marker) "../System/ugui.c":5837:10 -1
     (nil))
(debug_insn 195 194 196 27 (var_location:QI g (ashift:QI (subreg:QI (lshiftrt:SI (reg/v:SI 157 [ tmp ])
                (const_int 5 [0x5])) 0)
        (const_int 2 [0x2]))) "../System/ugui.c":5837:11 -1
     (nil))
(debug_insn 196 195 197 27 (debug_marker) "../System/ugui.c":5838:10 -1
     (nil))
(debug_insn 197 196 198 27 (var_location:QI b (and:QI (subreg:QI (reg/v:SI 157 [ tmp ]) 0)
        (const_int 31 [0x1f]))) "../System/ugui.c":5838:12 -1
     (nil))
(debug_insn 198 197 199 27 (debug_marker) "../System/ugui.c":5839:10 -1
     (nil))
(debug_insn 199 198 200 27 (var_location:QI b (ashift:QI (subreg:QI (reg/v:SI 157 [ tmp ]) 0)
        (const_int 3 [0x3]))) "../System/ugui.c":5839:11 -1
     (nil))
(debug_insn 200 199 437 27 (debug_marker) "../System/ugui.c":5840:10 -1
     (nil))
(debug_insn 437 200 438 27 (var_location:QI D#17 (ashift:QI (subreg:QI (lshiftrt:SI (reg/v:SI 157 [ tmp ])
                (const_int 11 [0xb])) 0)
        (const_int 3 [0x3]))) "../System/ugui.c":4636:7 -1
     (nil))
(debug_insn 438 437 201 27 (var_location:QI D#18 (ashift:QI (subreg:QI (lshiftrt:SI (reg/v:SI 157 [ tmp ])
                (const_int 5 [0x5])) 0)
        (const_int 2 [0x2]))) "../System/ugui.c":4636:7 -1
     (nil))
(debug_insn 201 438 202 27 (var_location:SI c (ior:SI (ior:SI (ashift:SI (zero_extend:SI (debug_expr:QI D#17))
                (const_int 16 [0x10]))
            (ashift:SI (zero_extend:SI (debug_expr:QI D#18))
                (const_int 8 [0x8])))
        (zero_extend:SI (ashift:QI (subreg:QI (reg/v:SI 157 [ tmp ]) 0)
                (const_int 3 [0x3]))))) "../System/ugui.c":5840:12 -1
     (nil))
(debug_insn 202 201 203 27 (debug_marker) "../System/ugui.c":5841:10 -1
     (nil))
(debug_insn 203 202 204 27 (var_location:SI D#15 (plus:SI (plus:SI (reg:SI 115 [ _4 ])
            (reg/v:SI 141 [ x ]))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 204 203 205 27 (var_location:SI xp (debug_expr:SI D#15)) "../System/ugui.c":5841:10 -1
     (nil))
(debug_insn 205 204 206 27 (var_location:SI x0 (plus:SI (reg:SI 115 [ _4 ])
        (reg/v:SI 141 [ x ]))) "../System/ugui.c":5841:10 -1
     (nil))
(debug_insn 206 205 439 27 (var_location:SI y0 (reg:SI 194 [ _217 ])) "../System/ugui.c":5841:10 -1
     (nil))
(debug_insn 439 206 440 27 (var_location:QI D#19 (ashift:QI (subreg:QI (lshiftrt:SI (reg/v:SI 157 [ tmp ])
                (const_int 11 [0xb])) 0)
        (const_int 3 [0x3]))) "../System/ugui.c":4636:7 -1
     (nil))
(debug_insn 440 439 207 27 (var_location:QI D#20 (ashift:QI (subreg:QI (lshiftrt:SI (reg/v:SI 157 [ tmp ])
                (const_int 5 [0x5])) 0)
        (const_int 2 [0x2]))) "../System/ugui.c":4636:7 -1
     (nil))
(debug_insn 207 440 208 27 (var_location:SI c (ior:SI (ior:SI (ashift:SI (zero_extend:SI (debug_expr:QI D#19))
                (const_int 16 [0x10]))
            (ashift:SI (zero_extend:SI (debug_expr:QI D#20))
                (const_int 8 [0x8])))
        (zero_extend:SI (ashift:QI (subreg:QI (reg/v:SI 157 [ tmp ]) 0)
                (const_int 3 [0x3]))))) "../System/ugui.c":5841:10 -1
     (nil))
(debug_insn 208 207 209 27 (debug_marker:BLK) "../System/ugui.c":4763:6 -1
     (nil))
(debug_insn 209 208 210 27 (debug_marker) "../System/ugui.c":4765:4 -1
     (nil))
(insn 210 209 212 27 (set (reg:SI 233)
        (lshiftrt:SI (reg/v:SI 157 [ tmp ])
            (const_int 11 [0xb]))) "../System/ugui.c":5834:18 147 {*arm_shiftsi3}
     (nil))
(insn 212 210 213 27 (set (reg:SI 235)
        (ashift:SI (reg:SI 233)
            (const_int 3 [0x3]))) "../System/ugui.c":5840:15 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 233)
        (nil)))
(insn 213 212 214 27 (set (reg:SI 236)
        (zero_extend:SI (subreg:QI (reg:SI 235) 0))) "../System/ugui.c":5840:15 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 235)
        (nil)))
(insn 214 213 215 27 (set (reg:SI 237)
        (ashift:SI (reg:SI 236)
            (const_int 16 [0x10]))) "../System/ugui.c":5840:26 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 236)
        (nil)))
(insn 215 214 217 27 (set (reg:SI 238)
        (lshiftrt:SI (reg/v:SI 157 [ tmp ])
            (const_int 5 [0x5]))) "../System/ugui.c":5836:18 147 {*arm_shiftsi3}
     (nil))
(insn 217 215 218 27 (set (reg:SI 240)
        (ashift:SI (reg:SI 238)
            (const_int 2 [0x2]))) "../System/ugui.c":5840:35 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 238)
        (nil)))
(insn 218 217 219 27 (set (reg:SI 241)
        (zero_extend:SI (subreg:QI (reg:SI 240) 0))) "../System/ugui.c":5840:35 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))
(insn 219 218 220 27 (set (reg:SI 242)
        (ashift:SI (reg:SI 241)
            (const_int 8 [0x8]))) "../System/ugui.c":5840:46 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 241)
        (nil)))
(insn 220 219 222 27 (set (reg:SI 243)
        (ior:SI (reg:SI 237)
            (reg:SI 242))) "../System/ugui.c":5840:32 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 242)
        (expr_list:REG_DEAD (reg:SI 237)
            (nil))))
(insn 222 220 223 27 (set (reg:SI 245)
        (ashift:SI (reg/v:SI 157 [ tmp ])
            (const_int 3 [0x3]))) "../System/ugui.c":5840:53 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 157 [ tmp ])
        (nil)))
(insn 223 222 224 27 (set (reg:SI 246)
        (zero_extend:SI (subreg:QI (reg:SI 245) 0))) "../System/ugui.c":5840:53 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 245)
        (nil)))
(insn 224 223 225 27 (set (reg:SI 247 [ c ])
        (ior:SI (reg:SI 243)
            (reg:SI 246))) "../System/ugui.c":5840:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 246)
        (expr_list:REG_DEAD (reg:SI 243)
            (nil))))
(insn 225 224 227 27 (set (reg:SI 248)
        (plus:SI (reg:SI 115 [ _4 ])
            (reg/v:SI 141 [ x ]))) "../System/ugui.c":4765:4 7 {*arm_addsi3}
     (nil))
(insn 227 225 228 27 (set (reg/f:SI 250 [ gui ])
        (mem/f/c:SI (reg/f:SI 267) [11 gui+0 S4 A32])) "../System/ugui.c":4765:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 228 227 229 27 (set (reg/f:SI 251 [ gui.8_97->pset ])
        (mem/f:SI (reg/f:SI 250 [ gui ]) [3 gui.8_97->pset+0 S4 A32])) "../System/ugui.c":4765:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250 [ gui ])
        (nil)))
(insn 229 228 230 27 (set (reg:SI 2 r2)
        (reg:SI 247 [ c ])) "../System/ugui.c":4765:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 247 [ c ])
        (nil)))
(insn 230 229 231 27 (set (reg:SI 1 r1)
        (reg:SI 194 [ _217 ])) "../System/ugui.c":4765:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 231 230 232 27 (set (reg:SI 0 r0)
        (reg:SI 248)) "../System/ugui.c":4765:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 248)
        (nil)))
(call_insn 232 231 233 27 (parallel [
            (call (mem:SI (reg/f:SI 251 [ gui.8_97->pset ]) [0 *_98 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4765:4 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 251 [ gui.8_97->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 233 232 234 27 (var_location:SI x0 (clobber (const_int 0 [0]))) "../System/ugui.c":5841:10 -1
     (nil))
(debug_insn 234 233 235 27 (var_location:SI y0 (clobber (const_int 0 [0]))) "../System/ugui.c":5841:10 -1
     (nil))
(debug_insn 235 234 236 27 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":5841:10 -1
     (nil))
(debug_insn 236 235 237 27 (debug_marker) "../System/ugui.c":5830:28 -1
     (nil))
(insn 237 236 238 27 (set (reg/v:SI 141 [ x ])
        (plus:SI (reg/v:SI 141 [ x ])
            (const_int 1 [0x1]))) "../System/ugui.c":5830:29 7 {*arm_addsi3}
     (nil))
(debug_insn 238 237 239 27 (var_location:SI p (reg/v/f:SI 156 [ p ])) -1
     (nil))
(debug_insn 239 238 240 27 (var_location:SI x (reg/v:SI 141 [ x ])) -1
     (nil))
(debug_insn 240 239 241 27 (var_location:SI xp (debug_expr:SI D#15)) -1
     (nil))
(debug_insn 241 240 242 27 (debug_marker) "../System/ugui.c":5830:15 -1
     (nil))
(insn 242 241 244 27 (set (reg:SI 176 [ _102 ])
        (mem:SI (plus:SI (reg/f:SI 119 [ _9 ])
                (const_int 4 [0x4])) [1 MEM[(struct UG_BMP *)_9].width+0 S4 A32])) "../System/ugui.c":5830:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 244 242 245 27 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 176 [ _102 ])
            (reg/v:SI 141 [ x ]))) "../System/ugui.c":5830:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 245 244 246 27 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 243)
            (pc))) "../System/ugui.c":5830:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 243)
(note 246 245 247 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 247 246 248 28 (debug_marker) "../System/ugui.c":5843:7 -1
     (nil))
(debug_insn 248 247 249 28 (var_location:SI D#16 (plus:SI (plus:SI (reg:SI 117 [ _7 ])
            (reg/v:SI 173 [ y ]))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 249 248 250 28 (var_location:SI yp (debug_expr:SI D#16)) "../System/ugui.c":5843:9 -1
     (nil))
(debug_insn 250 249 251 28 (debug_marker) "../System/ugui.c":5827:26 -1
     (nil))
(insn 251 250 252 28 (set (reg/v:SI 173 [ y ])
        (plus:SI (reg/v:SI 173 [ y ])
            (const_int 1 [0x1]))) "../System/ugui.c":5827:27 7 {*arm_addsi3}
     (nil))
(debug_insn 252 251 253 28 (var_location:SI xs (clobber (const_int 0 [0]))) "../System/ugui.c":5826:7 -1
     (nil))
(debug_insn 253 252 254 28 (var_location:SI p (reg/v/f:SI 156 [ p ])) -1
     (nil))
(debug_insn 254 253 255 28 (var_location:SI y (reg/v:SI 173 [ y ])) -1
     (nil))
(debug_insn 255 254 256 28 (var_location:SI yp (debug_expr:SI D#16)) -1
     (nil))
(debug_insn 256 255 257 28 (debug_marker) "../System/ugui.c":5827:12 -1
     (nil))
(insn 257 256 258 28 (set (reg:SI 252 [ MEM[(struct UG_BMP *)_9].height ])
        (mem:SI (plus:SI (reg/f:SI 119 [ _9 ])
                (const_int 8 [0x8])) [1 MEM[(struct UG_BMP *)_9].height+0 S4 A32])) "../System/ugui.c":5827:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 258 257 259 28 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 173 [ y ])
            (reg:SI 252 [ MEM[(struct UG_BMP *)_9].height ]))) "../System/ugui.c":5827:4 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 252 [ MEM[(struct UG_BMP *)_9].height ])
        (nil)))
(jump_insn 259 258 282 28 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 270)
            (pc))) "../System/ugui.c":5827:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032212 (nil)))
 -> 270)
(code_label 282 259 260 29 22 (nil) [0 uses])
(note 260 282 261 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 261 260 262 29 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 262 261 263 29 (var_location:SI xp (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 263 262 264 29 (var_location:SI xs (clobber (const_int 0 [0]))) "../System/ugui.c":5826:7 -1
     (nil))
(debug_insn 264 263 265 29 (var_location:SI p (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 265 264 266 29 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 266 265 267 29 (var_location:SI yp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 267 266 444 29 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 198 [ obj ]) [0 obj_38(D)->state+0 S1 A32]))) "../System/ugui.c":8227:24 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
      ; pc falls through to BB 33
(code_label 444 267 443 30 33 (nil) [1 uses])
(note 443 444 6 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 6 443 270 30 (set (reg/v:SI 173 [ y ])
        (const_int 0 [0])) "../System/ugui.c":5827:9 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 270 6 271 31 20 (nil) [1 uses])
(note 271 270 272 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 272 271 273 31 (set (reg:SI 194 [ _217 ])
        (plus:SI (reg:SI 117 [ _7 ])
            (reg/v:SI 173 [ y ]))) 7 {*arm_addsi3}
     (nil))
(debug_insn 273 272 274 31 (var_location:SI xs (clobber (const_int 0 [0]))) "../System/ugui.c":5826:7 -1
     (nil))
(debug_insn 274 273 275 31 (var_location:SI y (reg/v:SI 173 [ y ])) -1
     (nil))
(debug_insn 275 274 276 31 (var_location:SI yp (reg:SI 194 [ _217 ])) -1
     (nil))
(debug_insn 276 275 277 31 (var_location:SI p (reg/v/f:SI 156 [ p ])) -1
     (nil))
(debug_insn 277 276 278 31 (var_location:SI x (const_int 0 [0])) -1
     (nil))
(debug_insn 278 277 279 31 (var_location:SI xp (reg:SI 115 [ _4 ])) -1
     (nil))
(debug_insn 279 278 280 31 (debug_marker) "../System/ugui.c":5830:15 -1
     (nil))
(insn 280 279 281 31 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 176 [ _102 ])
            (const_int 0 [0]))) "../System/ugui.c":5830:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 176 [ _102 ])
        (nil)))
(jump_insn 281 280 286 31 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 446)
            (pc))) "../System/ugui.c":5830:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 446)
      ; pc falls through to BB 29
(code_label 286 281 287 33 19 (nil) [3 uses])
(note 287 286 288 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 288 287 289 33 (var_location:SI xp (clobber (const_int 0 [0]))) "../System/ugui.c":8224:16 -1
     (nil))
(debug_insn 289 288 290 33 (var_location:SI yp (clobber (const_int 0 [0]))) "../System/ugui.c":8224:16 -1
     (nil))
(debug_insn 290 289 291 33 (var_location:SI bmp (clobber (const_int 0 [0]))) "../System/ugui.c":8224:16 -1
     (nil))
(debug_insn 291 290 292 33 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":8224:16 -1
     (nil))
(debug_insn 292 291 293 33 (var_location:SI tmp (clobber (const_int 0 [0]))) "../System/ugui.c":8224:16 -1
     (nil))
(debug_insn 293 292 294 33 (var_location:SI p (clobber (const_int 0 [0]))) "../System/ugui.c":8224:16 -1
     (nil))
(debug_insn 294 293 295 33 (var_location:SI y (clobber (const_int 0 [0]))) "../System/ugui.c":8224:16 -1
     (nil))
(debug_insn 295 294 296 33 (var_location:SI x (clobber (const_int 0 [0]))) "../System/ugui.c":8224:16 -1
     (nil))
(debug_insn 296 295 297 33 (debug_marker) "../System/ugui.c":8227:13 -1
     (nil))
(insn 297 296 298 33 (set (reg:SI 253)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -65 [0xffffffffffffffbf]))) "../System/ugui.c":8227:24 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 298 297 301 33 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 253) 0))) "../System/ugui.c":8227:24 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 253)
        (nil)))
      ; pc falls through to BB 46
(code_label 301 298 302 34 14 (nil) [1 uses])
(note 302 301 303 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 303 302 304 34 (debug_marker) "../System/ugui.c":8232:10 -1
     (nil))
(insn 304 303 305 34 (set (reg/v:SI 133 [ x1 ])
        (mem:SI (plus:SI (reg/v/f:SI 198 [ obj ])
                (const_int 8 [0x8])) [1 obj_38(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":8232:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 305 304 306 34 (set (reg/v:SI 140 [ y1 ])
        (mem:SI (plus:SI (reg/v/f:SI 198 [ obj ])
                (const_int 12 [0xc])) [1 obj_38(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":8232:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 306 305 307 34 (set (reg/v:SI 134 [ x2 ])
        (mem:SI (plus:SI (reg/v/f:SI 198 [ obj ])
                (const_int 16 [0x10])) [1 obj_38(D)->a_abs.xe+0 S4 A32])) "../System/ugui.c":8232:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 307 306 308 34 (set (reg/v:SI 135 [ y2 ])
        (mem:SI (plus:SI (reg/v/f:SI 198 [ obj ])
                (const_int 20 [0x14])) [1 obj_38(D)->a_abs.ye+0 S4 A32])) "../System/ugui.c":8232:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 308 307 309 34 (set (reg:SI 136 [ _30 ])
        (mem:SI (plus:SI (reg/v/f:SI 197 [ wnd ])
                (const_int 16 [0x10])) [1 wnd_40(D)->bc+0 S4 A32])) "../System/ugui.c":8232:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 197 [ wnd ])
        (nil)))
(debug_insn 309 308 310 34 (var_location:SI x1 (reg/v:SI 133 [ x1 ])) "../System/ugui.c":8232:10 -1
     (nil))
(debug_insn 310 309 311 34 (var_location:SI y1 (reg/v:SI 140 [ y1 ])) "../System/ugui.c":8232:10 -1
     (nil))
(debug_insn 311 310 312 34 (var_location:SI x2 (reg/v:SI 134 [ x2 ])) "../System/ugui.c":8232:10 -1
     (nil))
(debug_insn 312 311 313 34 (var_location:SI y2 (reg/v:SI 135 [ y2 ])) "../System/ugui.c":8232:10 -1
     (nil))
(debug_insn 313 312 314 34 (var_location:SI c (reg:SI 136 [ _30 ])) "../System/ugui.c":8232:10 -1
     (nil))
(debug_insn 314 313 315 34 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 315 314 316 34 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 316 315 317 34 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 317 316 318 34 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 133 [ x1 ])
            (reg/v:SI 134 [ x2 ]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 318 317 319 34 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 320)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 320)
(note 319 318 7 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 7 319 8 35 (set (reg:SI 199 [ x1 ])
        (reg/v:SI 133 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ x1 ])
        (nil)))
(insn 8 7 9 35 (set (reg/v:SI 133 [ x1 ])
        (reg/v:SI 134 [ x2 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 134 [ x2 ])
        (nil)))
(insn 9 8 320 35 (set (reg/v:SI 134 [ x2 ])
        (reg:SI 199 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 199 [ x1 ])
        (nil)))
(code_label 320 9 321 36 23 (nil) [1 uses])
(note 321 320 322 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(debug_insn 322 321 323 36 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 323 322 324 36 (var_location:SI x2 (reg/v:SI 134 [ x2 ])) -1
     (nil))
(debug_insn 324 323 325 36 (var_location:SI x1 (reg/v:SI 133 [ x1 ])) -1
     (nil))
(debug_insn 325 324 326 36 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 326 325 327 36 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 140 [ y1 ])
            (reg/v:SI 135 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 327 326 331 36 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 416)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 416)
      ; pc falls through to BB 48
(note 331 327 332 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 332 331 333 37 (var_location:SI m (reg/v:SI 140 [ y1 ])) -1
     (nil))
(debug_insn 333 332 334 37 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 334 333 335 37 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ y2 ])
            (reg/v:SI 140 [ y1 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 335 334 351 37 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673252 (nil)))
 -> 386)
(code_label 351 335 336 38 27 (nil) [1 uses])
(note 336 351 337 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 337 336 426 38 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 198 [ obj ]) [0 obj_38(D)->state+0 S1 A32]))) "../System/ugui.c":8234:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
      ; pc falls through to BB 46
(code_label 426 337 340 39 32 (nil) [1 uses])
(note 340 426 341 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(debug_insn 341 340 342 39 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 342 341 343 39 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 136 [ _30 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 343 342 344 39 (set (reg/f:SI 254 [ gui.4_140->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 186 [ gui.4_140 ])
                (const_int 124 [0x7c])) [10 gui.4_140->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 186 [ gui.4_140 ])
        (nil)))
(insn 344 343 345 39 (set (reg:SI 3 r3)
        (reg/v:SI 135 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 345 344 346 39 (set (reg:SI 2 r2)
        (reg/v:SI 134 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 346 345 347 39 (set (reg:SI 1 r1)
        (reg/v:SI 140 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 347 346 348 39 (set (reg:SI 0 r0)
        (reg/v:SI 133 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 348 347 349 39 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 254 [ gui.4_140->driver[1].driver ]) [0 *_115 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 254 [ gui.4_140->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 349 348 352 39 (set (reg:SI 255)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 352 349 353 39 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 255)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 255)
        (nil)))
(jump_insn 353 352 372 39 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 351)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 351)
      ; pc falls through to BB 37
(code_label 372 353 358 41 29 (nil) [1 uses])
(note 358 372 359 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 359 358 360 41 (var_location:SI n (reg/v:SI 184 [ n ])) -1
     (nil))
(debug_insn 360 359 362 41 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 362 360 363 41 (set (reg/f:SI 257 [ gui ])
        (mem/f/c:SI (reg/f:SI 267) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 363 362 364 41 (set (reg/f:SI 258 [ gui.6_121->pset ])
        (mem/f:SI (reg/f:SI 257 [ gui ]) [3 gui.6_121->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 257 [ gui ])
        (nil)))
(insn 364 363 365 41 (set (reg:SI 2 r2)
        (reg:SI 136 [ _30 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 365 364 366 41 (set (reg:SI 1 r1)
        (reg/v:SI 140 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 366 365 367 41 (set (reg:SI 0 r0)
        (reg/v:SI 184 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 367 366 368 41 (parallel [
            (call (mem:SI (reg/f:SI 258 [ gui.6_121->pset ]) [0 *_122 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 258 [ gui.6_121->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 368 367 369 41 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 369 368 370 41 (set (reg/v:SI 184 [ n ])
        (plus:SI (reg/v:SI 184 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 370 369 371 41 (var_location:SI n (reg/v:SI 184 [ n ])) -1
     (nil))
(debug_insn 371 370 373 41 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 373 371 374 41 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 134 [ x2 ])
            (reg/v:SI 184 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 374 373 375 41 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 372)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 372)
(note 375 374 376 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 376 375 377 42 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 377 376 378 42 (set (reg/v:SI 140 [ y1 ])
        (plus:SI (reg/v:SI 140 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 378 377 379 42 (var_location:SI m (reg/v:SI 140 [ y1 ])) -1
     (nil))
(debug_insn 379 378 380 42 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 380 379 381 42 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 140 [ y1 ])
            (reg/v:SI 135 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 381 380 389 42 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 392)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 392)
(code_label 389 381 382 43 31 (nil) [1 uses])
(note 382 389 383 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 383 382 386 43 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 198 [ obj ]) [0 obj_38(D)->state+0 S1 A32]))) "../System/ugui.c":8234:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
      ; pc falls through to BB 46
(code_label 386 383 387 44 26 (nil) [1 uses])
(note 387 386 388 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 388 387 390 44 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(insn 390 388 391 44 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 133 [ x1 ])
            (reg/v:SI 134 [ x2 ]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 391 390 392 44 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 389)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 389)
(code_label 392 391 393 45 30 (nil) [1 uses])
(note 393 392 394 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(debug_insn 394 393 395 45 (var_location:SI m (reg/v:SI 140 [ y1 ])) -1
     (nil))
(debug_insn 395 394 396 45 (var_location:SI n (reg/v:SI 133 [ x1 ])) -1
     (nil))
(debug_insn 396 395 10 45 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 10 396 399 45 (set (reg/v:SI 184 [ n ])
        (reg/v:SI 133 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 41
(code_label 399 10 400 46 15 (nil) [1 uses])
(note 400 399 401 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(debug_insn 401 400 402 46 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":8232:10 -1
     (nil))
(debug_insn 402 401 403 46 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":8232:10 -1
     (nil))
(debug_insn 403 402 404 46 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":8232:10 -1
     (nil))
(debug_insn 404 403 405 46 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":8232:10 -1
     (nil))
(debug_insn 405 404 406 46 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":8232:10 -1
     (nil))
(debug_insn 406 405 407 46 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":8232:10 -1
     (nil))
(debug_insn 407 406 408 46 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":8232:10 -1
     (nil))
(debug_insn 408 407 409 46 (debug_marker) "../System/ugui.c":8234:7 -1
     (nil))
(insn 409 408 411 46 (set (reg:SI 259)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -33 [0xffffffffffffffdf]))) "../System/ugui.c":8234:18 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 411 409 416 46 (set (mem:QI (reg/v/f:SI 198 [ obj ]) [0 obj_38(D)->state+0 S1 A32])
        (subreg:QI (reg:SI 259) 0)) "../System/ugui.c":8234:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 259)
        (expr_list:REG_DEAD (reg/v/f:SI 198 [ obj ])
            (nil))))
      ; pc falls through to BB 50
(code_label 416 411 417 47 24 (nil) [1 uses])
(note 417 416 11 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 11 417 12 47 (set (reg:SI 200 [ y1 ])
        (reg/v:SI 140 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 140 [ y1 ])
        (nil)))
(insn 12 11 13 47 (set (reg/v:SI 140 [ y1 ])
        (reg/v:SI 135 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 135 [ y2 ])
        (nil)))
(insn 13 12 418 47 (set (reg/v:SI 135 [ y2 ])
        (reg:SI 200 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 200 [ y1 ])
        (nil)))
(code_label 418 13 419 48 25 (nil) [0 uses])
(note 419 418 420 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(debug_insn 420 419 421 48 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 421 420 422 48 (var_location:SI y2 (reg/v:SI 135 [ y2 ])) -1
     (nil))
(debug_insn 422 421 423 48 (var_location:SI y1 (reg/v:SI 140 [ y1 ])) -1
     (nil))
(debug_insn 423 422 424 48 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 424 423 425 48 (set (reg/f:SI 267)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":4636:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 425 424 427 48 (set (reg/f:SI 186 [ gui.4_140 ])
        (mem/f/c:SI (reg/f:SI 267) [11 gui+0 S4 A32])) "../System/ugui.c":4636:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 427 425 429 48 (set (reg:SI 263 [ gui.4_140->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 186 [ gui.4_140 ])
                    (const_int 128 [0x80])) [0 gui.4_140->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 429 427 431 48 (set (reg:SI 264)
        (and:SI (reg:SI 263 [ gui.4_140->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 263 [ gui.4_140->driver[1].state ])
        (nil)))
(insn 431 429 432 48 (set (reg:SI 266)
        (zero_extend:SI (subreg:QI (reg:SI 264) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 264)
        (nil)))
(insn 432 431 433 48 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 266)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 266)
        (nil)))
(jump_insn 433 432 441 48 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 426)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 426)
      ; pc falls through to BB 44
(code_label 441 433 442 50 11 (nil) [2 uses])
(note 442 441 0 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

;; Function UG_FillScreen (UG_FillScreen, funcdef_no=3, decl_uid=5821, cgraph_uid=4, symbol_order=10)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 18 n_edges 23 count 22 (  1.2)


UG_FillScreen

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 139
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={5d,2u} r2={5d,2u} r3={4d,1u} r7={1d,17u} r12={4d} r13={1d,21u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={8d,6u} r101={2d} r102={1d,17u} r103={1d,16u} r104={2d} r105={2d} r106={2d} r114={2d,6u} r116={2d,6u} r121={2d,4u} r124={2d,5u} r125={3d,7u} r126={4d,5u} r127={1d,3u} r129={1d,1u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r140={1d,1u} r142={1d,4u} 
;;    total ref usage 359{225d,134u,0e} in 76{74 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 114 116 126 127 129 130 142
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 114 116 126 127 129 130 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 126 127 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 126 127 142

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(7){ }u16(13){ }u17(102){ }u18(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 126 127 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 114 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 126 127 142
;; live  gen 	 114 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 126 127 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 126 127 142

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 126 127 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 126 127 142
;; live  gen 	 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 126 127 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 126 127 142

( 4 3 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(7){ }u25(13){ }u26(102){ }u27(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 126 127 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 126 127 142
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 126 127 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 126 127 142

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(7){ }u33(13){ }u34(102){ }u35(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 126 127 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 116 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 126 127 142
;; live  gen 	 116 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u37(7){ }u38(13){ }u39(102){ }u40(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 126 127 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 126 127 142
;; live  gen 	 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142

( 7 6 )->[8]->( 10 17 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc] 132 133 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142
;; live  gen 	 100 [cc] 132 133 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142

( 8 )->[10]->( 19 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u54(7){ }u55(13){ }u56(102){ }u57(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 136 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 136 137
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 127 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 127 142

( 10 )->[12]->( 17 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u76(7){ }u77(13){ }u78(102){ }u79(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 127 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 127 142
;; live  gen 	 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142

( 14 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u81(7){ }u82(13){ }u83(102){ }u84(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 124 125 127 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 124 125 127 142
;; live  gen 	 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 124 125 126 127 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 124 125 126 127 142

( 18 13 )->[14]->( 13 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u86(7){ }u87(13){ }u88(102){ }u89(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 124 125 126 127 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 125 126 127
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 124 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 124 125 126 127 142
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 124 140
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 124 125 127 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 124 125 127 142

( 14 )->[15]->( 16 19 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u105(7){ }u106(13){ }u107(102){ }u108(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 127 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 125
;; lr  def 	 100 [cc] 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 127 142
;; live  gen 	 100 [cc] 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 127 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 127 142

( 15 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u114(7){ }u115(13){ }u116(102){ }u117(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 127 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 127 142
;; live  gen 	 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142

( 12 8 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u119(7){ }u120(13){ }u121(102){ }u122(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142

( 17 16 )->[18]->( 14 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u123(7){ }u124(13){ }u125(102){ }u126(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142
;; live  gen 	 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 124 125 126 127 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 124 125 126 127 142

( 15 10 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u130(7){ }u131(13){ }u132(102){ }u133(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 19 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u134(7){ }u135(13){ }u136(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 31 to worklist
  Adding insn 42 to worklist
  Adding insn 56 to worklist
  Adding insn 69 to worklist
  Adding insn 65 to worklist
  Adding insn 59 to worklist
  Adding insn 92 to worklist
  Adding insn 85 to worklist
  Adding insn 99 to worklist
Finished finding needed instructions:
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 124 125 126 127 142
  Adding insn 77 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142
  Adding insn 102 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 127 142
  Adding insn 98 to worklist
  Adding insn 95 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 124 125 127 142
  Adding insn 91 to worklist
  Adding insn 87 to worklist
  Adding insn 84 to worklist
  Adding insn 83 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 124 125 126 127 142
  Adding insn 10 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142
  Adding insn 72 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 127 142
  Adding insn 68 to worklist
  Adding insn 66 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 52 to worklist
  Adding insn 50 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142
  Adding insn 9 to worklist
  Adding insn 8 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 125 126 127 142
  Adding insn 7 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 126 127 142
  Adding insn 41 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 126 127 142
  Adding insn 6 to worklist
  Adding insn 5 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 121 126 127 142
  Adding insn 4 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 126 127 142
  Adding insn 30 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 18 n_edges 23 count 22 (  1.2)
;; Following path with 18 sets: 2 
;; Following path with 1 sets: 4 
;; Following path with 2 sets: 3 
;; Following path with 6 sets: 5 
;; Following path with 1 sets: 7 
;; Following path with 2 sets: 6 
;; Following path with 9 sets: 8 
;; Following path with 13 sets: 10 
;; Following path with 1 sets: 12 
;; Following path with 4 sets: 18 
;; Following path with 15 sets: 14 
;; Following path with 6 sets: 15 
;; Following path with 1 sets: 16 
;; Following path with 1 sets: 13 
starting the processing of deferred insns
ending the processing of deferred insns


UG_FillScreen

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={5d,2u} r2={5d,2u} r3={4d,1u} r7={1d,17u} r12={4d} r13={1d,21u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={8d,6u} r101={2d} r102={1d,17u} r103={1d,16u} r104={2d} r105={2d} r106={2d} r114={2d,6u} r116={2d,6u} r121={2d,4u} r124={2d,5u} r125={3d,7u} r126={4d,5u} r127={1d,3u} r129={1d,1u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r140={1d,1u} r142={1d,4u} 
;;    total ref usage 359{225d,134u,0e} in 76{74 regular + 2 call} insns.
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v:SI 127 [ c ])
        (reg:SI 0 r0 [ c ])) "../System/ugui.c":4614:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ c ])
        (nil)))
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 3 14 2 (debug_marker) "../System/ugui.c":4615:4 -1
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 142)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":4615:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg/f:SI 126 [ pretmp_33 ])
        (mem/f/c:SI (reg/f:SI 142) [11 gui+0 S4 A32])) "../System/ugui.c":4615:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 16 15 17 2 (set (reg:SI 129 [ gui.2_1->x_dim ])
        (mem:SI (plus:SI (reg/f:SI 126 [ pretmp_33 ])
                (const_int 4 [0x4])) [1 gui.2_1->x_dim+0 S4 A32])) "../System/ugui.c":4615:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 2 (set (reg/v:SI 114 [ x2 ])
        (plus:SI (reg:SI 129 [ gui.2_1->x_dim ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":4615:4 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 129 [ gui.2_1->x_dim ])
        (nil)))
(insn 18 17 19 2 (set (reg:SI 130 [ gui.2_1->y_dim ])
        (mem:SI (plus:SI (reg/f:SI 126 [ pretmp_33 ])
                (const_int 8 [0x8])) [1 gui.2_1->y_dim+0 S4 A32])) "../System/ugui.c":4615:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 2 (set (reg/v:SI 116 [ y2 ])
        (plus:SI (reg:SI 130 [ gui.2_1->y_dim ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":4615:4 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 130 [ gui.2_1->y_dim ])
        (nil)))
(debug_insn 20 19 21 2 (var_location:SI x1 (const_int 0 [0])) "../System/ugui.c":4615:4 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:SI y1 (const_int 0 [0])) "../System/ugui.c":4615:4 -1
     (nil))
(debug_insn 22 21 23 2 (var_location:SI x2 (reg/v:SI 114 [ x2 ])) "../System/ugui.c":4615:4 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:SI y2 (reg/v:SI 116 [ y2 ])) "../System/ugui.c":4615:4 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI c (reg/v:SI 127 [ c ])) "../System/ugui.c":4615:4 -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 27 26 30 2 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 30 27 31 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ x2 ])
            (const_int 0 [0]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 31 30 32 2 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 129)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 129)
(note 32 31 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 32 6 3 (set (reg/v:SI 121 [ x1 ])
        (reg/v:SI 114 [ x2 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 114 [ x2 ])
        (nil)))
(insn 6 5 129 3 (set (reg/v:SI 114 [ x2 ])
        (const_int 0 [0])) "../System/ugui.c":4625:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 5
(code_label 129 6 128 4 92 (nil) [1 uses])
(note 128 129 4 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 4 128 33 4 (set (reg/v:SI 121 [ x1 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 33 4 34 5 85 (nil) [0 uses])
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 5 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 36 35 37 5 (var_location:SI x2 (reg/v:SI 114 [ x2 ])) -1
     (nil))
(debug_insn 37 36 38 5 (var_location:SI x1 (reg/v:SI 121 [ x1 ])) -1
     (nil))
(debug_insn 38 37 41 5 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 41 38 42 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ y2 ])
            (const_int 0 [0]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 42 41 43 5 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 133)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 133)
(note 43 42 8 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 8 43 9 6 (set (reg/v:SI 125 [ y1 ])
        (reg/v:SI 116 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 116 [ y2 ])
        (nil)))
(insn 9 8 133 6 (set (reg/v:SI 116 [ y2 ])
        (const_int 0 [0])) "../System/ugui.c":4631:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 8
(code_label 133 9 132 7 93 (nil) [1 uses])
(note 132 133 7 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 7 132 44 7 (set (reg/v:SI 125 [ y1 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 44 7 45 8 86 (nil) [0 uses])
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 8 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 47 46 48 8 (var_location:SI y2 (reg/v:SI 116 [ y2 ])) -1
     (nil))
(debug_insn 48 47 49 8 (var_location:SI y1 (reg/v:SI 125 [ y1 ])) -1
     (nil))
(debug_insn 49 48 50 8 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 50 49 52 8 (set (reg:SI 132 [ gui.2_1->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 126 [ pretmp_33 ])
                    (const_int 128 [0x80])) [0 gui.2_1->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 52 50 54 8 (set (reg:SI 133)
        (and:SI (reg:SI 132 [ gui.2_1->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 132 [ gui.2_1->driver[1].state ])
        (nil)))
(insn 54 52 55 8 (set (reg:SI 135)
        (zero_extend:SI (subreg:QI (reg:SI 133) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(insn 55 54 56 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(jump_insn 56 55 57 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 105)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 105)
(note 57 56 58 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 59 10 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 59 58 60 10 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg/v:SI 127 [ c ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 61 10 (set (reg/f:SI 136 [ gui.2_1->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 126 [ pretmp_33 ])
                (const_int 124 [0x7c])) [10 gui.2_1->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 126 [ pretmp_33 ])
        (nil)))
(insn 61 60 62 10 (set (reg:SI 3 r3)
        (reg/v:SI 116 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 10 (set (reg:SI 2 r2)
        (reg/v:SI 114 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 10 (set (reg:SI 1 r1)
        (reg/v:SI 125 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 10 (set (reg:SI 0 r0)
        (reg/v:SI 121 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 65 64 66 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 136 [ gui.2_1->driver[1].driver ]) [0 *_13 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 136 [ gui.2_1->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 66 65 68 10 (set (reg:SI 137)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 68 66 69 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(jump_insn 69 68 70 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 124)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 124)
(note 70 69 72 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 72 70 90 12 (set (reg/f:SI 126 [ pretmp_33 ])
        (mem/f/c:SI (reg/f:SI 142) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
      ; pc falls through to BB 17
(code_label 90 72 75 13 89 (nil) [1 uses])
(note 75 90 77 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 77 75 112 13 (set (reg/f:SI 126 [ pretmp_33 ])
        (mem/f/c:SI (reg/f:SI 142) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 112 77 78 14 91 (nil) [0 uses])
(note 78 112 79 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 14 (var_location:SI n (reg/v:SI 124 [ n ])) -1
     (nil))
(debug_insn 80 79 81 14 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 81 80 82 14 (set (reg/f:SI 140 [ prephitmp_34->pset ])
        (mem/f:SI (reg/f:SI 126 [ pretmp_33 ]) [3 prephitmp_34->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 126 [ pretmp_33 ])
        (nil)))
(insn 82 81 83 14 (set (reg:SI 2 r2)
        (reg/v:SI 127 [ c ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 84 14 (set (reg:SI 1 r1)
        (reg/v:SI 125 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 83 85 14 (set (reg:SI 0 r0)
        (reg/v:SI 124 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 85 84 86 14 (parallel [
            (call (mem:SI (reg/f:SI 140 [ prephitmp_34->pset ]) [0 *_20 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 140 [ prephitmp_34->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 86 85 87 14 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 87 86 88 14 (set (reg/v:SI 124 [ n ])
        (plus:SI (reg/v:SI 124 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 88 87 89 14 (var_location:SI n (reg/v:SI 124 [ n ])) -1
     (nil))
(debug_insn 89 88 91 14 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 91 89 92 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ x2 ])
            (reg/v:SI 124 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 92 91 93 14 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 90)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032164 (nil)))
 -> 90)
(note 93 92 94 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 94 93 95 15 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 95 94 96 15 (set (reg/v:SI 125 [ y1 ])
        (plus:SI (reg/v:SI 125 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 96 95 97 15 (var_location:SI m (reg/v:SI 125 [ y1 ])) -1
     (nil))
(debug_insn 97 96 98 15 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 98 97 99 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ y2 ])
            (reg/v:SI 125 [ y1 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 99 98 100 15 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 124)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 132709668 (nil)))
 -> 124)
(note 100 99 102 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 102 100 105 16 (set (reg/f:SI 126 [ pretmp_33 ])
        (mem/f/c:SI (reg/f:SI 142) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
      ; pc falls through to BB 18
(code_label 105 102 106 17 87 (nil) [1 uses])
(note 106 105 107 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(code_label 107 106 108 18 90 (nil) [0 uses])
(note 108 107 109 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 109 108 110 18 (var_location:SI m (reg/v:SI 125 [ y1 ])) -1
     (nil))
(debug_insn 110 109 111 18 (var_location:SI n (reg/v:SI 121 [ x1 ])) -1
     (nil))
(debug_insn 111 110 10 18 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 10 111 124 18 (set (reg/v:SI 124 [ n ])
        (reg/v:SI 121 [ x1 ])) "../System/ugui.c":4643:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 14
(code_label 124 10 125 19 84 (nil) [2 uses])
(note 125 124 0 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

;; Function UG_FillFrame (UG_FillFrame, funcdef_no=4, decl_uid=5827, cgraph_uid=5, symbol_order=11)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 21 count 16 (  1.1)


UG_FillFrame

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 132
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={5d,3u} r2={5d,3u} r3={4d,2u} r7={1d,13u} r12={4d} r13={1d,17u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={10d,8u} r101={2d} r102={1d,13u} r103={1d,13u,1e} r104={2d} r105={2d} r106={2d} r120={1d,2u} r121={2d,5u} r122={2d,7u} r123={3d,11u} r124={2d,6u} r125={2d,6u} r126={1d,2u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,1u} r140={1d,2u} 
;;    total ref usage 352{225d,126u,1e} in 73{71 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 122 123 124 125 126
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 122 123 124 125 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(7){ }u14(13){ }u15(102){ }u16(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124
;; lr  def 	 122 124 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126
;; live  gen 	 122 124 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126

( 2 3 )->[4]->( 12 13 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126

( 13 )->[5]->( 15 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(7){ }u30(13){ }u31(102){ }u32(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 123 124 125 126 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 123 124 125 126
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 129 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 123 124 125 126 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 129 130
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126 140

( 5 )->[7]->( 10 15 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u51(7){ }u52(13){ }u53(102){ }u54(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126 140
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126 140

( 11 8 )->[8]->( 8 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u59(7){ }u60(13){ }u61(102){ }u62(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 125 126 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 126 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 121 132 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 125 126 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 121 132 133
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 125 126 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 125 126 140

( 8 )->[9]->( 11 15 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u79(7){ }u80(13){ }u81(102){ }u82(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125
;; lr  def 	 100 [cc] 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126 140
;; live  gen 	 100 [cc] 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126 140

( 7 13 )->[10]->( 11 15 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u88(7){ }u89(13){ }u90(102){ }u91(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126 140
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126 140

( 10 9 )->[11]->( 8 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u95(7){ }u96(13){ }u97(102){ }u98(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126 140
;; live  gen 	 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 125 126 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 125 126 140

( 4 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u102(7){ }u103(13){ }u104(102){ }u105(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125
;; lr  def 	 123 125 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126
;; live  gen 	 123 125 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126

( 12 4 )->[13]->( 5 10 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u109(7){ }u110(13){ }u111(102){ }u112(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 120 136 137 139 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126
;; live  gen 	 100 [cc] 120 136 137 139 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 123 124 125 126 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 123 124 125 126 140

( 10 5 7 9 )->[15]->( 1 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u123(7){ }u124(13){ }u125(102){ }u126(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 15 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u127(7){ }u128(13){ }u129(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 29 to worklist
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 35 to worklist
  Adding insn 50 to worklist
  Adding insn 70 to worklist
  Adding insn 63 to worklist
  Adding insn 77 to worklist
  Adding insn 84 to worklist
  Adding insn 113 to worklist
Finished finding needed instructions:
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126 140
  Adding insn 76 to worklist
  Adding insn 73 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 125 126 140
  Adding insn 69 to worklist
  Adding insn 65 to worklist
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 58 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 125 126 140
  Adding insn 11 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126 140
  Adding insn 83 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126 140
  Adding insn 49 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126 140
  Adding insn 44 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 123 124 125 126 140
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 109 to worklist
  Adding insn 107 to worklist
  Adding insn 105 to worklist
  Adding insn 104 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126
  Adding insn 28 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 125 126
  Adding insn 19 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 21 count 16 (  1.1)
;; Following path with 9 sets: 2 
;; Following path with 3 sets: 3 
;; Following path with 6 sets: 4 
;; Following path with 3 sets: 12 
;; Following path with 11 sets: 13 
;; Following path with 13 sets: 5 
;; Following path with 4 sets: 7 
;; Following path with 2 sets: 10 
;; Following path with 4 sets: 11 
;; Following path with 16 sets: 8 
;; Following path with 6 sets: 9 
starting the processing of deferred insns
ending the processing of deferred insns


UG_FillFrame

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={5d,3u} r2={5d,3u} r3={4d,2u} r7={1d,13u} r12={4d} r13={1d,17u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={10d,8u} r101={2d} r102={1d,13u} r103={1d,13u,1e} r104={2d} r105={2d} r106={2d} r120={1d,2u} r121={2d,5u} r122={2d,7u} r123={3d,11u} r124={2d,6u} r125={2d,6u} r126={1d,2u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,1u} r140={1d,2u} 
;;    total ref usage 352{225d,126u,1e} in 73{71 regular + 2 call} insns.
(note 15 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 15 3 2 (set (reg/v:SI 122 [ x1 ])
        (reg:SI 0 r0 [ x1 ])) "../System/ugui.c":4619:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ x1 ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 123 [ y1 ])
        (reg:SI 1 r1 [ y1 ])) "../System/ugui.c":4619:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ y1 ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 124 [ x2 ])
        (reg:SI 2 r2 [ x2 ])) "../System/ugui.c":4619:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ x2 ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 125 [ y2 ])
        (reg:SI 3 r3 [ y2 ])) "../System/ugui.c":4619:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ y2 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 126 [ c ])
        (mem/c:SI (reg/f:SI 103 afp) [1 c+0 S4 A64])) "../System/ugui.c":4619:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 103 afp) [1 c+0 S4 A64])
        (nil)))
(note 7 6 17 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 17 7 18 2 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 19 18 20 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 124 [ x2 ])
            (reg/v:SI 122 [ x1 ]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 20 19 21 2 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 22)
(note 21 20 8 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 8 21 9 3 (set (reg:SI 127 [ x1 ])
        (reg/v:SI 122 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 122 [ x1 ])
        (nil)))
(insn 9 8 10 3 (set (reg/v:SI 122 [ x1 ])
        (reg/v:SI 124 [ x2 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 124 [ x2 ])
        (nil)))
(insn 10 9 22 3 (set (reg/v:SI 124 [ x2 ])
        (reg:SI 127 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ x1 ])
        (nil)))
(code_label 22 10 23 4 105 (nil) [1 uses])
(note 23 22 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 24 23 25 4 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 25 24 26 4 (var_location:SI x2 (reg/v:SI 124 [ x2 ])) -1
     (nil))
(debug_insn 26 25 27 4 (var_location:SI x1 (reg/v:SI 122 [ x1 ])) -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 28 27 29 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ y2 ])
            (reg/v:SI 123 [ y1 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 106 4 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 96)
      ; pc falls through to BB 13
(code_label 106 29 33 5 112 (nil) [1 uses])
(note 33 106 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 34 33 35 5 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 35 34 36 5 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg/v:SI 126 [ c ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 5 (set (reg/f:SI 129 [ gui.4_17->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 120 [ gui.4_17 ])
                (const_int 124 [0x7c])) [10 gui.4_17->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120 [ gui.4_17 ])
        (nil)))
(insn 37 36 38 5 (set (reg:SI 3 r3)
        (reg/v:SI 125 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 37 39 5 (set (reg:SI 2 r2)
        (reg/v:SI 124 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 5 (set (reg:SI 1 r1)
        (reg/v:SI 123 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 5 (set (reg:SI 0 r0)
        (reg/v:SI 122 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 41 40 42 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 129 [ gui.4_17->driver[1].driver ]) [0 *_5 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 129 [ gui.4_17->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 42 41 44 5 (set (reg:SI 130)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 44 42 45 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(jump_insn 45 44 46 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 117)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 117)
(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 7 (var_location:SI m (reg/v:SI 123 [ y1 ])) -1
     (nil))
(debug_insn 48 47 49 7 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 49 48 50 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ y1 ])
            (reg/v:SI 125 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 50 49 68 7 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673236 (nil)))
 -> 81)
      ; pc falls through to BB 15
(code_label 68 50 54 8 110 (nil) [1 uses])
(note 54 68 55 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 55 54 56 8 (var_location:SI n (reg/v:SI 121 [ n ])) -1
     (nil))
(debug_insn 56 55 58 8 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 58 56 59 8 (set (reg/f:SI 132 [ gui ])
        (mem/f/c:SI (reg/f:SI 140) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 59 58 60 8 (set (reg/f:SI 133 [ gui.6_7->pset ])
        (mem/f:SI (reg/f:SI 132 [ gui ]) [3 gui.6_7->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 132 [ gui ])
        (nil)))
(insn 60 59 61 8 (set (reg:SI 2 r2)
        (reg/v:SI 126 [ c ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 60 62 8 (set (reg:SI 1 r1)
        (reg/v:SI 123 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 8 (set (reg:SI 0 r0)
        (reg/v:SI 121 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 63 62 64 8 (parallel [
            (call (mem:SI (reg/f:SI 133 [ gui.6_7->pset ]) [0 *_8 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 133 [ gui.6_7->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 64 63 65 8 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 65 64 66 8 (set (reg/v:SI 121 [ n ])
        (plus:SI (reg/v:SI 121 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 66 65 67 8 (var_location:SI n (reg/v:SI 121 [ n ])) -1
     (nil))
(debug_insn 67 66 69 8 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 69 67 70 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 124 [ x2 ])
            (reg/v:SI 121 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 70 69 71 8 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 68)
(note 71 70 72 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 72 71 73 9 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 73 72 74 9 (set (reg/v:SI 123 [ y1 ])
        (plus:SI (reg/v:SI 123 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 74 73 75 9 (var_location:SI m (reg/v:SI 123 [ y1 ])) -1
     (nil))
(debug_insn 75 74 76 9 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 76 75 77 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ y1 ])
            (reg/v:SI 125 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 77 76 81 9 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 85)
      ; pc falls through to BB 15
(code_label 81 77 82 10 109 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 83 82 84 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ x1 ])
            (reg/v:SI 124 [ x2 ]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 84 83 85 10 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 117)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 117)
(code_label 85 84 86 11 111 (nil) [1 uses])
(note 86 85 87 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 87 86 88 11 (var_location:SI m (reg/v:SI 123 [ y1 ])) -1
     (nil))
(debug_insn 88 87 89 11 (var_location:SI n (reg/v:SI 122 [ x1 ])) -1
     (nil))
(debug_insn 89 88 11 11 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 11 89 96 11 (set (reg/v:SI 121 [ n ])
        (reg/v:SI 122 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 8
(code_label 96 11 97 12 106 (nil) [1 uses])
(note 97 96 12 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 12 97 13 12 (set (reg:SI 128 [ y1 ])
        (reg/v:SI 123 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 123 [ y1 ])
        (nil)))
(insn 13 12 14 12 (set (reg/v:SI 123 [ y1 ])
        (reg/v:SI 125 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 125 [ y2 ])
        (nil)))
(insn 14 13 98 12 (set (reg/v:SI 125 [ y2 ])
        (reg:SI 128 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ y1 ])
        (nil)))
(code_label 98 14 99 13 107 (nil) [0 uses])
(note 99 98 100 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 13 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 101 100 102 13 (var_location:SI y2 (reg/v:SI 125 [ y2 ])) -1
     (nil))
(debug_insn 102 101 103 13 (var_location:SI y1 (reg/v:SI 123 [ y1 ])) -1
     (nil))
(debug_insn 103 102 104 13 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 104 103 105 13 (set (reg/f:SI 140)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":4636:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 104 107 13 (set (reg/f:SI 120 [ gui.4_17 ])
        (mem/f/c:SI (reg/f:SI 140) [11 gui+0 S4 A32])) "../System/ugui.c":4636:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 107 105 109 13 (set (reg:SI 136 [ gui.4_17->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 120 [ gui.4_17 ])
                    (const_int 128 [0x80])) [0 gui.4_17->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 109 107 111 13 (set (reg:SI 137)
        (and:SI (reg:SI 136 [ gui.4_17->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ gui.4_17->driver[1].state ])
        (nil)))
(insn 111 109 112 13 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 137) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 112 111 113 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 113 112 117 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 106)
      ; pc falls through to BB 10
(code_label 117 113 118 15 104 (nil) [2 uses])
(note 118 117 0 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

;; Function UG_DrawMesh (UG_DrawMesh, funcdef_no=6, decl_uid=5840, cgraph_uid=7, symbol_order=13)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 9 sets: 2 
;; Following path with 6 sets: 8 
;; Following path with 6 sets: 9 
;; Following path with 6 sets: 10 
;; Following path with 9 sets: 11 
;; Following path with 6 sets: 5 
;; Following path with 5 sets: 6 
;; Following path with 4 sets: 7 
;; Following path with 18 sets: 3 
;; Following path with 6 sets: 4 
starting the processing of deferred insns
ending the processing of deferred insns


UG_DrawMesh

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={3d,2u} r3={2d,1u} r7={1d,12u} r12={2d} r13={1d,13u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,5u} r101={1d} r102={1d,12u} r103={1d,12u,1e} r104={1d} r105={1d} r106={1d} r115={2d,5u} r116={3d,7u} r117={5d,10u} r118={3d,6u} r119={4d,8u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} 
;;    total ref usage 247{140d,106u,1e} in 73{72 regular + 1 call} insns.
(note 24 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 24 3 2 (set (reg/v:SI 116 [ x1 ])
        (reg:SI 0 r0 [ x1 ])) "../System/ugui.c":4701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ x1 ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 117 [ y1 ])
        (reg:SI 1 r1 [ y1 ])) "../System/ugui.c":4701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ y1 ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 118 [ x2 ])
        (reg:SI 2 r2 [ x2 ])) "../System/ugui.c":4701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ x2 ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 119 [ y2 ])
        (reg:SI 3 r3 [ y2 ])) "../System/ugui.c":4701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ y2 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 120 [ c ])
        (mem/c:SI (reg/f:SI 103 afp) [1 c+0 S4 A64])) "../System/ugui.c":4701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 103 afp) [1 c+0 S4 A64])
        (nil)))
(note 7 6 26 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 26 7 27 2 (debug_marker) "../System/ugui.c":4702:4 -1
     (nil))
(debug_insn 27 26 28 2 (debug_marker) "../System/ugui.c":4704:4 -1
     (nil))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 118 [ x2 ])
            (reg/v:SI 116 [ x1 ]))) "../System/ugui.c":4704:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 49 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 90)
            (pc))) "../System/ugui.c":4704:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 90)
      ; pc falls through to BB 8
(code_label 49 29 33 3 124 (nil) [1 uses])
(note 33 49 34 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 34 33 35 3 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 35 34 36 3 (var_location:SI n (reg/v:SI 115 [ n ])) -1
     (nil))
(debug_insn 36 35 38 3 (debug_marker) "../System/ugui.c":4721:10 -1
     (nil))
(insn 38 36 39 3 (set (reg/f:SI 127 [ gui ])
        (mem/f/c:SI (reg/f:SI 129) [11 gui+0 S4 A32])) "../System/ugui.c":4721:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 39 38 40 3 (set (reg/f:SI 128 [ gui.7_1->pset ])
        (mem/f:SI (reg/f:SI 127 [ gui ]) [3 gui.7_1->pset+0 S4 A32])) "../System/ugui.c":4721:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 127 [ gui ])
        (nil)))
(insn 40 39 41 3 (set (reg:SI 2 r2)
        (reg/v:SI 120 [ c ])) "../System/ugui.c":4721:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 3 (set (reg:SI 1 r1)
        (reg/v:SI 117 [ y1 ])) "../System/ugui.c":4721:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 3 (set (reg:SI 0 r0)
        (reg/v:SI 115 [ n ])) "../System/ugui.c":4721:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 43 42 44 3 (parallel [
            (call (mem:SI (reg/f:SI 128 [ gui.7_1->pset ]) [0 *_2 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4721:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 128 [ gui.7_1->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 44 43 45 3 (debug_marker) "../System/ugui.c":4719:25 -1
     (nil))
(insn 45 44 46 3 (set (reg/v:SI 115 [ n ])
        (plus:SI (reg/v:SI 115 [ n ])
            (const_int 2 [0x2]))) "../System/ugui.c":4719:26 7 {*arm_addsi3}
     (nil))
(debug_insn 46 45 47 3 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 47 46 48 3 (var_location:SI n (reg/v:SI 115 [ n ])) -1
     (nil))
(debug_insn 48 47 50 3 (debug_marker) "../System/ugui.c":4719:18 -1
     (nil))
(insn 50 48 51 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ n ])
            (reg/v:SI 118 [ x2 ]))) "../System/ugui.c":4719:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 51 50 52 3 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 49)
            (pc))) "../System/ugui.c":4719:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 49)
(note 52 51 53 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 53 52 54 4 (debug_marker) "../System/ugui.c":4717:22 -1
     (nil))
(insn 54 53 55 4 (set (reg/v:SI 117 [ y1 ])
        (plus:SI (reg/v:SI 117 [ y1 ])
            (const_int 2 [0x2]))) "../System/ugui.c":4717:23 7 {*arm_addsi3}
     (nil))
(debug_insn 55 54 56 4 (var_location:SI m (reg/v:SI 117 [ y1 ])) -1
     (nil))
(debug_insn 56 55 57 4 (debug_marker) "../System/ugui.c":4717:15 -1
     (nil))
(insn 57 56 58 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 117 [ y1 ])
            (reg/v:SI 119 [ y2 ]))) "../System/ugui.c":4717:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 58 57 111 4 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 67)
            (pc))) "../System/ugui.c":4717:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 67)
      ; pc falls through to BB 12
(code_label 111 58 110 5 129 (nil) [1 uses])
(note 110 111 12 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 12 110 13 5 (set (reg:SI 122 [ x1 ])
        (reg/v:SI 116 [ x1 ])) "../System/ugui.c":4710:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 116 [ x1 ])
        (nil)))
(insn 13 12 14 5 (set (reg/v:SI 116 [ x1 ])
        (reg/v:SI 118 [ x2 ])) "../System/ugui.c":4710:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 118 [ x2 ])
        (nil)))
(insn 14 13 15 5 (set (reg/v:SI 118 [ x2 ])
        (reg:SI 122 [ x1 ])) "../System/ugui.c":4710:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ x1 ])
        (nil)))
(insn 15 14 16 5 (set (reg:SI 123 [ y1 ])
        (reg/v:SI 117 [ y1 ])) "../System/ugui.c":4710:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 117 [ y1 ])
        (nil)))
(insn 16 15 17 5 (set (reg/v:SI 117 [ y1 ])
        (reg/v:SI 119 [ y2 ])) "../System/ugui.c":4710:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 119 [ y2 ])
        (nil)))
(insn 17 16 86 5 (set (reg/v:SI 119 [ y2 ])
        (reg:SI 123 [ y1 ])) "../System/ugui.c":4710:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ y1 ])
        (nil)))
(code_label 86 17 62 6 128 (nil) [0 uses])
(note 62 86 63 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 6 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4712:9 -1
     (nil))
(debug_insn 64 63 65 6 (var_location:SI y2 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 65 64 66 6 (var_location:SI y1 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 66 65 114 6 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(insn 114 66 67 6 (set (reg/f:SI 129)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1
     (nil))
(code_label 67 114 68 7 125 (nil) [1 uses])
(note 68 67 69 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 69 68 70 7 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 70 69 71 7 (var_location:SI n (reg/v:SI 116 [ x1 ])) -1
     (nil))
(debug_insn 71 70 8 7 (debug_marker) "../System/ugui.c":4719:18 -1
     (nil))
(insn 8 71 79 7 (set (reg/v:SI 115 [ n ])
        (reg/v:SI 116 [ x1 ])) "../System/ugui.c":4701:1 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 3
(note 79 8 80 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 80 79 81 8 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4706:9 -1
     (nil))
(debug_insn 81 80 82 8 (var_location:SI x2 (reg/v:SI 118 [ x2 ])) -1
     (nil))
(debug_insn 82 81 83 8 (var_location:SI x1 (reg/v:SI 116 [ x1 ])) -1
     (nil))
(debug_insn 83 82 84 8 (debug_marker) "../System/ugui.c":4710:4 -1
     (nil))
(insn 84 83 85 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 119 [ y2 ])
            (reg/v:SI 117 [ y1 ]))) "../System/ugui.c":4710:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 85 84 90 8 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 98)
            (pc))) "../System/ugui.c":4710:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870988 (nil)))
 -> 98)
      ; pc falls through to BB 6
(code_label 90 85 91 9 122 (nil) [1 uses])
(note 91 90 92 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 92 91 93 9 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4706:9 -1
     (nil))
(debug_insn 93 92 94 9 (var_location:SI x2 (reg/v:SI 116 [ x1 ])) -1
     (nil))
(debug_insn 94 93 95 9 (var_location:SI x1 (reg/v:SI 118 [ x2 ])) -1
     (nil))
(debug_insn 95 94 96 9 (debug_marker) "../System/ugui.c":4710:4 -1
     (nil))
(insn 96 95 97 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 119 [ y2 ])
            (reg/v:SI 117 [ y1 ]))) "../System/ugui.c":4710:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 97 96 112 9 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 111)
            (pc))) "../System/ugui.c":4710:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 111)
(note 112 97 18 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 18 112 19 10 (set (reg:SI 124 [ x1 ])
        (reg/v:SI 116 [ x1 ])) "../System/ugui.c":4710:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 116 [ x1 ])
        (nil)))
(insn 19 18 20 10 (set (reg/v:SI 116 [ x1 ])
        (reg/v:SI 118 [ x2 ])) "../System/ugui.c":4710:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 118 [ x2 ])
        (nil)))
(insn 20 19 21 10 (set (reg/v:SI 118 [ x2 ])
        (reg:SI 124 [ x1 ])) "../System/ugui.c":4710:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ x1 ])
        (nil)))
(insn 21 20 22 10 (set (reg:SI 125 [ y2 ])
        (reg/v:SI 119 [ y2 ])) "../System/ugui.c":4710:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 119 [ y2 ])
        (nil)))
(insn 22 21 23 10 (set (reg/v:SI 119 [ y2 ])
        (reg/v:SI 117 [ y1 ])) "../System/ugui.c":4710:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 117 [ y1 ])
        (nil)))
(insn 23 22 98 10 (set (reg/v:SI 117 [ y1 ])
        (reg:SI 125 [ y2 ])) "../System/ugui.c":4710:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ y2 ])
        (nil)))
(code_label 98 23 99 11 127 (nil) [1 uses])
(note 99 98 100 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 11 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4712:9 -1
     (nil))
(debug_insn 101 100 102 11 (var_location:SI y2 (reg/v:SI 117 [ y1 ])) -1
     (nil))
(debug_insn 102 101 103 11 (var_location:SI y1 (reg/v:SI 119 [ y2 ])) -1
     (nil))
(debug_insn 103 102 104 11 (debug_marker) "../System/ugui.c":4717:4 -1
     (nil))
(debug_insn 104 103 105 11 (var_location:SI m (reg/v:SI 119 [ y2 ])) -1
     (nil))
(debug_insn 105 104 9 11 (debug_marker) "../System/ugui.c":4717:15 -1
     (nil))
(insn 9 105 10 11 (set (reg:SI 121 [ y1 ])
        (reg/v:SI 117 [ y1 ])) "../System/ugui.c":4701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 117 [ y1 ])
        (nil)))
(insn 10 9 11 11 (set (reg/v:SI 117 [ y1 ])
        (reg/v:SI 119 [ y2 ])) "../System/ugui.c":4701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 119 [ y2 ])
        (nil)))
(insn 11 10 109 11 (set (reg/v:SI 119 [ y2 ])
        (reg:SI 121 [ y1 ])) "../System/ugui.c":4701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ y1 ])
        (nil)))
      ; pc falls through to BB 6
(note 109 11 0 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

;; Function UG_DrawArc (UG_DrawArc, funcdef_no=12, decl_uid=5873, cgraph_uid=13, symbol_order=19)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 27 n_edges 40 count 45 (  1.7)


UG_DrawArc

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 308
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={17d,9u} r1={17d,9u} r2={17d,9u} r3={9d,1u} r7={1d,26u} r12={16d} r13={1d,34u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={22d,14u} r101={8d} r102={1d,26u} r103={1d,26u,1e} r104={8d} r105={8d} r106={8d} r116={1d,1u} r121={1d,1u} r125={1d,1u} r129={1d,1u} r133={1d,1u} r137={1d,1u} r141={1d,1u} r145={1d,1u} r149={2d,17u} r154={3d,8u} r157={2d,8u} r177={1d,2u} r178={1d,10u} r179={1d,10u} r180={2d,20u} r181={1d,9u} r182={1d,9u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} 
;;    total ref usage 1089{783d,305u,1e} in 205{197 regular + 8 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 33 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 178 179 180 181 182
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 178 179 180 181 182
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179 180 181 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179 180 181 182

( 2 )->[3]->( 33 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(7){ }u13(13){ }u14(102){ }u15(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179 180 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179 180 181 182
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179 180 181 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179 180 181 182

( 3 )->[4]->( 33 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179 180 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179 180 181 182
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179 180 181 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179 180 181 182

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(7){ }u25(13){ }u26(102){ }u27(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179 180 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 181
;; lr  def 	 116 121 125 129 133 137 141 145 149 154 157 183 184 185 186 187 188 189 190
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179 180 181 182
;; live  gen 	 116 121 125 129 133 137 141 145 149 154 157 183 184 185 186 187 188 189 190
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182

( 5 32 )->[6]->( 8 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u55(7){ }u56(13){ }u57(102){ }u58(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 149
;; lr  def 	 100 [cc] 177
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182
;; live  gen 	 100 [cc] 177
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182

( 6 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u68(7){ }u69(13){ }u70(102){ }u71(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 178 179 180 182
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 191 192 193 194 195
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 191 192 193 194 195
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182

( 8 6 )->[9]->( 11 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u86(7){ }u87(13){ }u88(102){ }u89(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182

( 9 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u92(7){ }u93(13){ }u94(102){ }u95(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 178 179 180 182
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 196 197 198 199 200
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 196 197 198 199 200
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182

( 11 9 )->[12]->( 14 15 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u110(7){ }u111(13){ }u112(102){ }u113(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182

( 12 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u116(7){ }u117(13){ }u118(102){ }u119(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 178 179 180 182
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 201 202 203 204 205
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 201 202 203 204 205
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182

( 14 12 )->[15]->( 17 18 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u134(7){ }u135(13){ }u136(102){ }u137(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182

( 15 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u140(7){ }u141(13){ }u142(102){ }u143(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 178 179 180 182
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 206 207 208 209 210
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 206 207 208 209 210
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182

( 17 15 )->[18]->( 20 21 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u158(7){ }u159(13){ }u160(102){ }u161(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182

( 18 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u164(7){ }u165(13){ }u166(102){ }u167(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 178 179 180 182
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 211 212 213 214 215
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 211 212 213 214 215
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182

( 20 18 )->[21]->( 23 24 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u182(7){ }u183(13){ }u184(102){ }u185(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182

( 21 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u188(7){ }u189(13){ }u190(102){ }u191(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 178 179 180 182
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 216 217 218 219 220
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 216 217 218 219 220
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182

( 23 21 )->[24]->( 26 27 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u206(7){ }u207(13){ }u208(102){ }u209(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182

( 24 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u212(7){ }u213(13){ }u214(102){ }u215(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 178 179 180 182
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 221 222 223 224 225
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 221 222 223 224 225
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182

( 26 24 )->[27]->( 28 29 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u230(7){ }u231(13){ }u232(102){ }u233(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182

( 27 )->[28]->( 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u236(7){ }u237(13){ }u238(102){ }u239(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 178 179 180 182
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 228 229 230 231 232
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 228 229 230 231 232
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182

( 28 27 )->[29]->( 30 31 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u254(7){ }u255(13){ }u256(102){ }u257(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 154 157 177
;; lr  def 	 100 [cc] 149 154 233 234
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
;; live  gen 	 100 [cc] 149 154 233 234
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182

( 29 )->[30]->( 32 33 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u269(7){ }u270(13){ }u271(102){ }u272(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 154 157 180
;; lr  def 	 100 [cc] 154 157 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182
;; live  gen 	 100 [cc] 154 157 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182

( 29 )->[31]->( 32 33 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u286(7){ }u287(13){ }u288(102){ }u289(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 180
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182

( 30 31 )->[32]->( 6 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u297(7){ }u298(13){ }u299(102){ }u300(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182

( 31 2 3 4 30 )->[33]->( 1 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u301(7){ }u302(13){ }u303(102){ }u304(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 33 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u305(7){ }u306(13){ }u307(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 23 to worklist
  Adding insn 29 to worklist
  Adding insn 81 to worklist
  Adding insn 92 to worklist
  Adding insn 97 to worklist
  Adding insn 108 to worklist
  Adding insn 113 to worklist
  Adding insn 124 to worklist
  Adding insn 129 to worklist
  Adding insn 140 to worklist
  Adding insn 145 to worklist
  Adding insn 156 to worklist
  Adding insn 161 to worklist
  Adding insn 172 to worklist
  Adding insn 177 to worklist
  Adding insn 188 to worklist
  Adding insn 197 to worklist
  Adding insn 208 to worklist
  Adding insn 226 to worklist
  Adding insn 243 to worklist
  Adding insn 256 to worklist
Finished finding needed instructions:
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182
  Adding insn 242 to worklist
  Adding insn 235 to worklist
  Adding insn 232 to worklist
  Adding insn 229 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182
  Adding insn 255 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182
  Adding insn 225 to worklist
  Adding insn 222 to worklist
  Adding insn 221 to worklist
  Adding insn 215 to worklist
  Adding insn 212 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
  Adding insn 207 to worklist
  Adding insn 206 to worklist
  Adding insn 205 to worklist
  Adding insn 204 to worklist
  Adding insn 203 to worklist
  Adding insn 202 to worklist
  Adding insn 201 to worklist
  Adding insn 200 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
  Adding insn 196 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
  Adding insn 187 to worklist
  Adding insn 186 to worklist
  Adding insn 185 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
  Adding insn 182 to worklist
  Adding insn 181 to worklist
  Adding insn 180 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
  Adding insn 176 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
  Adding insn 171 to worklist
  Adding insn 170 to worklist
  Adding insn 169 to worklist
  Adding insn 168 to worklist
  Adding insn 167 to worklist
  Adding insn 166 to worklist
  Adding insn 165 to worklist
  Adding insn 164 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
  Adding insn 160 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
  Adding insn 155 to worklist
  Adding insn 154 to worklist
  Adding insn 153 to worklist
  Adding insn 152 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
  Adding insn 149 to worklist
  Adding insn 148 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
  Adding insn 144 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
  Adding insn 139 to worklist
  Adding insn 138 to worklist
  Adding insn 137 to worklist
  Adding insn 136 to worklist
  Adding insn 135 to worklist
  Adding insn 134 to worklist
  Adding insn 133 to worklist
  Adding insn 132 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
  Adding insn 128 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
  Adding insn 123 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 120 to worklist
  Adding insn 119 to worklist
  Adding insn 118 to worklist
  Adding insn 117 to worklist
  Adding insn 116 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
  Adding insn 112 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
  Adding insn 107 to worklist
  Adding insn 106 to worklist
  Adding insn 105 to worklist
  Adding insn 104 to worklist
  Adding insn 103 to worklist
  Adding insn 102 to worklist
  Adding insn 101 to worklist
  Adding insn 100 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
  Adding insn 96 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
  Adding insn 91 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 88 to worklist
  Adding insn 87 to worklist
  Adding insn 86 to worklist
  Adding insn 85 to worklist
  Adding insn 84 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 177 178 179 180 182
  Adding insn 80 to worklist
  Adding insn 73 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121 125 129 133 137 141 145 149 154 157 178 179 180 182
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 70 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 65 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 58 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179 180 181 182
  Adding insn 28 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179 180 181 182
  Adding insn 22 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179 180 181 182
  Adding insn 16 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 27 n_edges 40 count 31 (  1.1)
;; Following path with 9 sets: 2 
;; Following path with 3 sets: 3 
;; Following path with 3 sets: 4 
;; Following path with 42 sets: 5 
deferring rescan insn with uid = 9.
;; Following path with 9 sets: 6 
;; Following path with 12 sets: 8 
;; Following path with 3 sets: 9 
;; Following path with 12 sets: 11 
;; Following path with 3 sets: 12 
;; Following path with 12 sets: 14 
;; Following path with 3 sets: 15 
;; Following path with 12 sets: 17 
;; Following path with 3 sets: 18 
;; Following path with 12 sets: 20 
;; Following path with 3 sets: 21 
;; Following path with 12 sets: 23 
;; Following path with 3 sets: 24 
;; Following path with 12 sets: 26 
;; Following path with 3 sets: 27 
;; Following path with 12 sets: 28 
;; Following path with 14 sets: 29 
;; Following path with 8 sets: 31 
;; Following path with 16 sets: 30 
starting the processing of deferred insns
rescanning insn with uid = 9.
ending the processing of deferred insns


UG_DrawArc

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={17d,9u} r1={17d,9u} r2={17d,9u} r3={9d,1u} r7={1d,26u} r12={16d} r13={1d,34u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={22d,14u} r101={8d} r102={1d,26u} r103={1d,26u,1e} r104={8d} r105={8d} r106={8d} r116={1d,1u} r121={1d,1u} r125={1d,1u} r129={1d,1u} r133={1d,1u} r137={1d,1u} r141={1d,1u} r145={1d,1u} r149={2d,17u} r154={3d,9u} r157={2d,8u} r177={1d,2u} r178={1d,10u} r179={1d,10u} r180={2d,20u} r181={1d,9u} r182={1d,9u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} 
;;    total ref usage 1090{783d,306u,1e} in 205{197 regular + 8 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v:SI 178 [ x0 ])
        (reg:SI 0 r0 [ x0 ])) "../System/ugui.c":4844:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ x0 ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 179 [ y0 ])
        (reg:SI 1 r1 [ y0 ])) "../System/ugui.c":4844:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ y0 ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 180 [ r ])
        (reg:SI 2 r2 [ r ])) "../System/ugui.c":4844:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ r ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 181 [ s ])
        (reg:SI 3 r3 [ s ])) "../System/ugui.c":4844:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ s ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 182 [ c ])
        (mem/c:SI (reg/f:SI 103 afp) [1 c+0 S4 A64])) "../System/ugui.c":4844:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 103 afp) [1 c+0 S4 A64])
        (nil)))
(note 7 6 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 7 13 2 (debug_marker) "../System/ugui.c":4845:4 -1
     (nil))
(debug_insn 13 12 16 2 (debug_marker) "../System/ugui.c":4847:4 -1
     (nil))
(insn 16 13 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 178 [ x0 ])
            (const_int 0 [0]))) "../System/ugui.c":4847:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 274)
            (pc))) "../System/ugui.c":4847:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 283038348 (nil)))
 -> 274)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 22 3 (debug_marker) "../System/ugui.c":4848:4 -1
     (nil))
(insn 22 19 23 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 179 [ y0 ])
            (const_int 0 [0]))) "../System/ugui.c":4848:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 23 22 24 3 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 274)
            (pc))) "../System/ugui.c":4848:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 283038348 (nil)))
 -> 274)
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 28 4 (debug_marker) "../System/ugui.c":4849:4 -1
     (nil))
(insn 28 25 29 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 180 [ r ])
            (const_int 0 [0]))) "../System/ugui.c":4849:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 274)
            (pc))) "../System/ugui.c":4849:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 283038348 (nil)))
 -> 274)
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 5 (var_location:SI x0 (reg/v:SI 178 [ x0 ])) -1
     (nil))
(debug_insn 32 31 33 5 (var_location:SI y0 (reg/v:SI 179 [ y0 ])) -1
     (nil))
(debug_insn 33 32 34 5 (var_location:SI r (reg/v:SI 180 [ r ])) -1
     (nil))
(debug_insn 34 33 35 5 (var_location:QI s (subreg:QI (reg/v:SI 181 [ s ]) 0)) -1
     (nil))
(debug_insn 35 34 36 5 (var_location:SI c (reg/v:SI 182 [ c ])) -1
     (nil))
(debug_insn 36 35 37 5 (debug_marker:BLK) "../System/ugui.c":4843:6 -1
     (nil))
(debug_insn 37 36 38 5 (debug_marker) "../System/ugui.c":4851:4 -1
     (nil))
(insn 38 37 39 5 (set (reg:SI 183)
        (ashift:SI (reg/v:SI 180 [ r ])
            (const_int 1 [0x1]))) "../System/ugui.c":4851:16 147 {*arm_shiftsi3}
     (nil))
(insn 39 38 40 5 (set (reg/v:SI 157 [ xd ])
        (minus:SI (const_int 1 [0x1])
            (reg:SI 183))) "../System/ugui.c":4851:7 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 183)
        (nil)))
(debug_insn 40 39 41 5 (var_location:SI xd (reg/v:SI 157 [ xd ])) "../System/ugui.c":4851:7 -1
     (nil))
(debug_insn 41 40 42 5 (debug_marker) "../System/ugui.c":4852:4 -1
     (nil))
(debug_insn 42 41 43 5 (var_location:SI yd (const_int 0 [0])) "../System/ugui.c":4852:7 -1
     (nil))
(debug_insn 43 42 44 5 (debug_marker) "../System/ugui.c":4853:4 -1
     (nil))
(debug_insn 44 43 45 5 (var_location:SI e (const_int 0 [0])) "../System/ugui.c":4853:6 -1
     (nil))
(debug_insn 45 44 46 5 (debug_marker) "../System/ugui.c":4854:4 -1
     (nil))
(debug_insn 46 45 47 5 (var_location:SI x (reg/v:SI 180 [ r ])) "../System/ugui.c":4854:6 -1
     (nil))
(debug_insn 47 46 48 5 (debug_marker) "../System/ugui.c":4855:4 -1
     (nil))
(debug_insn 48 47 49 5 (var_location:SI y (const_int 0 [0])) "../System/ugui.c":4855:6 -1
     (nil))
(debug_insn 49 48 50 5 (debug_marker) "../System/ugui.c":4857:4 -1
     (nil))
(debug_insn 50 49 51 5 (var_location:SI e (const_int 0 [0])) -1
     (nil))
(debug_insn 51 50 52 5 (var_location:SI yd (const_int 0 [0])) -1
     (nil))
(debug_insn 52 51 53 5 (var_location:SI xd (reg/v:SI 157 [ xd ])) -1
     (nil))
(debug_insn 53 52 54 5 (var_location:SI y (const_int 0 [0])) -1
     (nil))
(debug_insn 54 53 55 5 (var_location:SI x (reg/v:SI 180 [ r ])) -1
     (nil))
(debug_insn 55 54 56 5 (debug_marker) "../System/ugui.c":4857:10 -1
     (nil))
(insn 56 55 57 5 (set (reg:SI 184)
        (and:SI (reg/v:SI 181 [ s ])
            (const_int 1 [0x1]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 57 56 58 5 (set (reg:SI 116 [ _11 ])
        (zero_extend:SI (subreg:QI (reg:SI 184) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 184)
        (nil)))
(insn 58 57 59 5 (set (reg:SI 185)
        (and:SI (reg/v:SI 181 [ s ])
            (const_int 2 [0x2]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 59 58 60 5 (set (reg:SI 121 [ _18 ])
        (zero_extend:SI (subreg:QI (reg:SI 185) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 185)
        (nil)))
(insn 60 59 61 5 (set (reg:SI 186)
        (and:SI (reg/v:SI 181 [ s ])
            (const_int 4 [0x4]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 61 60 62 5 (set (reg:SI 125 [ _23 ])
        (zero_extend:SI (subreg:QI (reg:SI 186) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 186)
        (nil)))
(insn 62 61 63 5 (set (reg:SI 187)
        (and:SI (reg/v:SI 181 [ s ])
            (const_int 8 [0x8]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 63 62 64 5 (set (reg:SI 129 [ _28 ])
        (zero_extend:SI (subreg:QI (reg:SI 187) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 187)
        (nil)))
(insn 64 63 65 5 (set (reg:SI 188)
        (and:SI (reg/v:SI 181 [ s ])
            (const_int 16 [0x10]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 65 64 66 5 (set (reg:SI 133 [ _33 ])
        (zero_extend:SI (subreg:QI (reg:SI 188) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 188)
        (nil)))
(insn 66 65 67 5 (set (reg:SI 189)
        (and:SI (reg/v:SI 181 [ s ])
            (const_int 32 [0x20]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 67 66 68 5 (set (reg:SI 137 [ _38 ])
        (zero_extend:SI (subreg:QI (reg:SI 189) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 189)
        (nil)))
(insn 68 67 69 5 (set (reg:SI 190)
        (and:SI (reg/v:SI 181 [ s ])
            (const_int 64 [0x40]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 69 68 70 5 (set (reg:SI 141 [ _43 ])
        (zero_extend:SI (subreg:QI (reg:SI 190) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 190)
        (nil)))
(insn 70 69 8 5 (set (reg:SI 145 [ s.24_48 ])
        (sign_extend:SI (subreg/v:QI (reg/v:SI 181 [ s ]) 0))) "../System/ugui.c":4873:12 1004 {*thumb2_extendqisi_v6}
     (expr_list:REG_DEAD (reg/v:SI 181 [ s ])
        (nil)))
(insn 8 70 9 5 (set (reg/v:SI 154 [ e ])
        (const_int 0 [0])) "../System/ugui.c":4853:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 259 5 (set (reg/v:SI 149 [ y ])
        (reg/v:SI 154 [ e ])) "../System/ugui.c":4855:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(code_label 259 9 71 6 159 (nil) [0 uses])
(note 71 259 73 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 73 71 74 6 (set (reg/v:SI 177 [ yd ])
        (ashift:SI (reg/v:SI 149 [ y ])
            (const_int 1 [0x1]))) 147 {*arm_shiftsi3}
     (nil))
(debug_insn 74 73 75 6 (var_location:SI e (reg/v:SI 154 [ e ])) -1
     (nil))
(debug_insn 75 74 76 6 (var_location:SI yd (reg/v:SI 177 [ yd ])) -1
     (nil))
(debug_insn 76 75 77 6 (var_location:SI xd (reg/v:SI 157 [ xd ])) -1
     (nil))
(debug_insn 77 76 78 6 (var_location:SI y (reg/v:SI 149 [ y ])) -1
     (nil))
(debug_insn 78 77 79 6 (var_location:SI x (reg/v:SI 180 [ r ])) -1
     (nil))
(debug_insn 79 78 80 6 (debug_marker) "../System/ugui.c":4860:7 -1
     (nil))
(insn 80 79 81 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _11 ])
            (const_int 0 [0]))) "../System/ugui.c":4860:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 81 80 82 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 93)
            (pc))) "../System/ugui.c":4860:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 93)
(note 82 81 83 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 8 (debug_marker) "../System/ugui.c":4860:23 -1
     (nil))
(insn 84 83 85 8 (set (reg:SI 191)
        (minus:SI (reg/v:SI 179 [ y0 ])
            (reg/v:SI 149 [ y ]))) "../System/ugui.c":4860:23 45 {*arm_subsi3_insn}
     (nil))
(insn 85 84 86 8 (set (reg:SI 192)
        (plus:SI (reg/v:SI 178 [ x0 ])
            (reg/v:SI 180 [ r ]))) "../System/ugui.c":4860:23 7 {*arm_addsi3}
     (nil))
(insn 86 85 87 8 (set (reg/f:SI 193)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":4860:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 86 88 8 (set (reg/f:SI 194 [ gui ])
        (mem/f/c:SI (reg/f:SI 193) [11 gui+0 S4 A32])) "../System/ugui.c":4860:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 193)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
            (nil))))
(insn 88 87 89 8 (set (reg/f:SI 195 [ gui.17_12->pset ])
        (mem/f:SI (reg/f:SI 194 [ gui ]) [3 gui.17_12->pset+0 S4 A32])) "../System/ugui.c":4860:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 194 [ gui ])
        (nil)))
(insn 89 88 90 8 (set (reg:SI 2 r2)
        (reg/v:SI 182 [ c ])) "../System/ugui.c":4860:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 89 91 8 (set (reg:SI 1 r1)
        (reg:SI 191)) "../System/ugui.c":4860:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 191)
        (nil)))
(insn 91 90 92 8 (set (reg:SI 0 r0)
        (reg:SI 192)) "../System/ugui.c":4860:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 192)
        (nil)))
(call_insn 92 91 93 8 (parallel [
            (call (mem:SI (reg/f:SI 195 [ gui.17_12->pset ]) [0 *_13 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4860:23 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 195 [ gui.17_12->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(code_label 93 92 94 9 149 (nil) [1 uses])
(note 94 93 95 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 95 94 96 9 (debug_marker) "../System/ugui.c":4861:7 -1
     (nil))
(insn 96 95 97 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121 [ _18 ])
            (const_int 0 [0]))) "../System/ugui.c":4861:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 97 96 98 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 109)
            (pc))) "../System/ugui.c":4861:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 109)
(note 98 97 99 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 99 98 100 11 (debug_marker) "../System/ugui.c":4861:23 -1
     (nil))
(insn 100 99 101 11 (set (reg:SI 196)
        (minus:SI (reg/v:SI 179 [ y0 ])
            (reg/v:SI 180 [ r ]))) "../System/ugui.c":4861:23 45 {*arm_subsi3_insn}
     (nil))
(insn 101 100 102 11 (set (reg:SI 197)
        (plus:SI (reg/v:SI 178 [ x0 ])
            (reg/v:SI 149 [ y ]))) "../System/ugui.c":4861:23 7 {*arm_addsi3}
     (nil))
(insn 102 101 103 11 (set (reg/f:SI 198)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":4861:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 103 102 104 11 (set (reg/f:SI 199 [ gui ])
        (mem/f/c:SI (reg/f:SI 198) [11 gui+0 S4 A32])) "../System/ugui.c":4861:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 198)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
            (nil))))
(insn 104 103 105 11 (set (reg/f:SI 200 [ gui.18_19->pset ])
        (mem/f:SI (reg/f:SI 199 [ gui ]) [3 gui.18_19->pset+0 S4 A32])) "../System/ugui.c":4861:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 199 [ gui ])
        (nil)))
(insn 105 104 106 11 (set (reg:SI 2 r2)
        (reg/v:SI 182 [ c ])) "../System/ugui.c":4861:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 105 107 11 (set (reg:SI 1 r1)
        (reg:SI 196)) "../System/ugui.c":4861:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 196)
        (nil)))
(insn 107 106 108 11 (set (reg:SI 0 r0)
        (reg:SI 197)) "../System/ugui.c":4861:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 197)
        (nil)))
(call_insn 108 107 109 11 (parallel [
            (call (mem:SI (reg/f:SI 200 [ gui.18_19->pset ]) [0 *_20 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4861:23 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 200 [ gui.18_19->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(code_label 109 108 110 12 150 (nil) [1 uses])
(note 110 109 111 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 111 110 112 12 (debug_marker) "../System/ugui.c":4864:7 -1
     (nil))
(insn 112 111 113 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125 [ _23 ])
            (const_int 0 [0]))) "../System/ugui.c":4864:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 113 112 114 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 125)
            (pc))) "../System/ugui.c":4864:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 125)
(note 114 113 115 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 115 114 116 14 (debug_marker) "../System/ugui.c":4864:23 -1
     (nil))
(insn 116 115 117 14 (set (reg:SI 201)
        (minus:SI (reg/v:SI 179 [ y0 ])
            (reg/v:SI 180 [ r ]))) "../System/ugui.c":4864:23 45 {*arm_subsi3_insn}
     (nil))
(insn 117 116 118 14 (set (reg:SI 202)
        (minus:SI (reg/v:SI 178 [ x0 ])
            (reg/v:SI 149 [ y ]))) "../System/ugui.c":4864:23 45 {*arm_subsi3_insn}
     (nil))
(insn 118 117 119 14 (set (reg/f:SI 203)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":4864:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 118 120 14 (set (reg/f:SI 204 [ gui ])
        (mem/f/c:SI (reg/f:SI 203) [11 gui+0 S4 A32])) "../System/ugui.c":4864:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 203)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
            (nil))))
(insn 120 119 121 14 (set (reg/f:SI 205 [ gui.19_24->pset ])
        (mem/f:SI (reg/f:SI 204 [ gui ]) [3 gui.19_24->pset+0 S4 A32])) "../System/ugui.c":4864:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 204 [ gui ])
        (nil)))
(insn 121 120 122 14 (set (reg:SI 2 r2)
        (reg/v:SI 182 [ c ])) "../System/ugui.c":4864:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 121 123 14 (set (reg:SI 1 r1)
        (reg:SI 201)) "../System/ugui.c":4864:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 201)
        (nil)))
(insn 123 122 124 14 (set (reg:SI 0 r0)
        (reg:SI 202)) "../System/ugui.c":4864:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 202)
        (nil)))
(call_insn 124 123 125 14 (parallel [
            (call (mem:SI (reg/f:SI 205 [ gui.19_24->pset ]) [0 *_25 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4864:23 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 205 [ gui.19_24->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(code_label 125 124 126 15 151 (nil) [1 uses])
(note 126 125 127 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 127 126 128 15 (debug_marker) "../System/ugui.c":4865:7 -1
     (nil))
(insn 128 127 129 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _28 ])
            (const_int 0 [0]))) "../System/ugui.c":4865:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 129 128 130 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 141)
            (pc))) "../System/ugui.c":4865:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 141)
(note 130 129 131 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 131 130 132 17 (debug_marker) "../System/ugui.c":4865:23 -1
     (nil))
(insn 132 131 133 17 (set (reg:SI 206)
        (minus:SI (reg/v:SI 179 [ y0 ])
            (reg/v:SI 149 [ y ]))) "../System/ugui.c":4865:23 45 {*arm_subsi3_insn}
     (nil))
(insn 133 132 134 17 (set (reg:SI 207)
        (minus:SI (reg/v:SI 178 [ x0 ])
            (reg/v:SI 180 [ r ]))) "../System/ugui.c":4865:23 45 {*arm_subsi3_insn}
     (nil))
(insn 134 133 135 17 (set (reg/f:SI 208)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":4865:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 135 134 136 17 (set (reg/f:SI 209 [ gui ])
        (mem/f/c:SI (reg/f:SI 208) [11 gui+0 S4 A32])) "../System/ugui.c":4865:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 208)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
            (nil))))
(insn 136 135 137 17 (set (reg/f:SI 210 [ gui.20_29->pset ])
        (mem/f:SI (reg/f:SI 209 [ gui ]) [3 gui.20_29->pset+0 S4 A32])) "../System/ugui.c":4865:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 209 [ gui ])
        (nil)))
(insn 137 136 138 17 (set (reg:SI 2 r2)
        (reg/v:SI 182 [ c ])) "../System/ugui.c":4865:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 138 137 139 17 (set (reg:SI 1 r1)
        (reg:SI 206)) "../System/ugui.c":4865:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 206)
        (nil)))
(insn 139 138 140 17 (set (reg:SI 0 r0)
        (reg:SI 207)) "../System/ugui.c":4865:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 207)
        (nil)))
(call_insn 140 139 141 17 (parallel [
            (call (mem:SI (reg/f:SI 210 [ gui.20_29->pset ]) [0 *_30 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4865:23 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 210 [ gui.20_29->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(code_label 141 140 142 18 152 (nil) [1 uses])
(note 142 141 143 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 143 142 144 18 (debug_marker) "../System/ugui.c":4868:7 -1
     (nil))
(insn 144 143 145 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 133 [ _33 ])
            (const_int 0 [0]))) "../System/ugui.c":4868:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 145 144 146 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 157)
            (pc))) "../System/ugui.c":4868:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 157)
(note 146 145 147 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 147 146 148 20 (debug_marker) "../System/ugui.c":4868:23 -1
     (nil))
(insn 148 147 149 20 (set (reg:SI 211)
        (plus:SI (reg/v:SI 179 [ y0 ])
            (reg/v:SI 149 [ y ]))) "../System/ugui.c":4868:23 7 {*arm_addsi3}
     (nil))
(insn 149 148 150 20 (set (reg:SI 212)
        (minus:SI (reg/v:SI 178 [ x0 ])
            (reg/v:SI 180 [ r ]))) "../System/ugui.c":4868:23 45 {*arm_subsi3_insn}
     (nil))
(insn 150 149 151 20 (set (reg/f:SI 213)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":4868:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 151 150 152 20 (set (reg/f:SI 214 [ gui ])
        (mem/f/c:SI (reg/f:SI 213) [11 gui+0 S4 A32])) "../System/ugui.c":4868:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
            (nil))))
(insn 152 151 153 20 (set (reg/f:SI 215 [ gui.21_34->pset ])
        (mem/f:SI (reg/f:SI 214 [ gui ]) [3 gui.21_34->pset+0 S4 A32])) "../System/ugui.c":4868:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 214 [ gui ])
        (nil)))
(insn 153 152 154 20 (set (reg:SI 2 r2)
        (reg/v:SI 182 [ c ])) "../System/ugui.c":4868:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 154 153 155 20 (set (reg:SI 1 r1)
        (reg:SI 211)) "../System/ugui.c":4868:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 211)
        (nil)))
(insn 155 154 156 20 (set (reg:SI 0 r0)
        (reg:SI 212)) "../System/ugui.c":4868:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 212)
        (nil)))
(call_insn 156 155 157 20 (parallel [
            (call (mem:SI (reg/f:SI 215 [ gui.21_34->pset ]) [0 *_35 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4868:23 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 215 [ gui.21_34->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(code_label 157 156 158 21 153 (nil) [1 uses])
(note 158 157 159 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 159 158 160 21 (debug_marker) "../System/ugui.c":4869:7 -1
     (nil))
(insn 160 159 161 21 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137 [ _38 ])
            (const_int 0 [0]))) "../System/ugui.c":4869:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 161 160 162 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 173)
            (pc))) "../System/ugui.c":4869:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 173)
(note 162 161 163 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 163 162 164 23 (debug_marker) "../System/ugui.c":4869:23 -1
     (nil))
(insn 164 163 165 23 (set (reg:SI 216)
        (plus:SI (reg/v:SI 179 [ y0 ])
            (reg/v:SI 180 [ r ]))) "../System/ugui.c":4869:23 7 {*arm_addsi3}
     (nil))
(insn 165 164 166 23 (set (reg:SI 217)
        (minus:SI (reg/v:SI 178 [ x0 ])
            (reg/v:SI 149 [ y ]))) "../System/ugui.c":4869:23 45 {*arm_subsi3_insn}
     (nil))
(insn 166 165 167 23 (set (reg/f:SI 218)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":4869:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 167 166 168 23 (set (reg/f:SI 219 [ gui ])
        (mem/f/c:SI (reg/f:SI 218) [11 gui+0 S4 A32])) "../System/ugui.c":4869:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 218)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
            (nil))))
(insn 168 167 169 23 (set (reg/f:SI 220 [ gui.22_39->pset ])
        (mem/f:SI (reg/f:SI 219 [ gui ]) [3 gui.22_39->pset+0 S4 A32])) "../System/ugui.c":4869:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 219 [ gui ])
        (nil)))
(insn 169 168 170 23 (set (reg:SI 2 r2)
        (reg/v:SI 182 [ c ])) "../System/ugui.c":4869:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 170 169 171 23 (set (reg:SI 1 r1)
        (reg:SI 216)) "../System/ugui.c":4869:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 216)
        (nil)))
(insn 171 170 172 23 (set (reg:SI 0 r0)
        (reg:SI 217)) "../System/ugui.c":4869:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))
(call_insn 172 171 173 23 (parallel [
            (call (mem:SI (reg/f:SI 220 [ gui.22_39->pset ]) [0 *_40 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4869:23 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 220 [ gui.22_39->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(code_label 173 172 174 24 154 (nil) [1 uses])
(note 174 173 175 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 175 174 176 24 (debug_marker) "../System/ugui.c":4872:7 -1
     (nil))
(insn 176 175 177 24 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ _43 ])
            (const_int 0 [0]))) "../System/ugui.c":4872:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 177 176 178 24 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 189)
            (pc))) "../System/ugui.c":4872:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 189)
(note 178 177 179 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 179 178 180 26 (debug_marker) "../System/ugui.c":4872:23 -1
     (nil))
(insn 180 179 181 26 (set (reg:SI 221)
        (plus:SI (reg/v:SI 179 [ y0 ])
            (reg/v:SI 180 [ r ]))) "../System/ugui.c":4872:23 7 {*arm_addsi3}
     (nil))
(insn 181 180 182 26 (set (reg:SI 222)
        (plus:SI (reg/v:SI 178 [ x0 ])
            (reg/v:SI 149 [ y ]))) "../System/ugui.c":4872:23 7 {*arm_addsi3}
     (nil))
(insn 182 181 183 26 (set (reg/f:SI 223)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":4872:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 183 182 184 26 (set (reg/f:SI 224 [ gui ])
        (mem/f/c:SI (reg/f:SI 223) [11 gui+0 S4 A32])) "../System/ugui.c":4872:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 223)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
            (nil))))
(insn 184 183 185 26 (set (reg/f:SI 225 [ gui.23_44->pset ])
        (mem/f:SI (reg/f:SI 224 [ gui ]) [3 gui.23_44->pset+0 S4 A32])) "../System/ugui.c":4872:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 224 [ gui ])
        (nil)))
(insn 185 184 186 26 (set (reg:SI 2 r2)
        (reg/v:SI 182 [ c ])) "../System/ugui.c":4872:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 186 185 187 26 (set (reg:SI 1 r1)
        (reg:SI 221)) "../System/ugui.c":4872:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 221)
        (nil)))
(insn 187 186 188 26 (set (reg:SI 0 r0)
        (reg:SI 222)) "../System/ugui.c":4872:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 222)
        (nil)))
(call_insn 188 187 189 26 (parallel [
            (call (mem:SI (reg/f:SI 225 [ gui.23_44->pset ]) [0 *_45 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4872:23 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 225 [ gui.23_44->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(code_label 189 188 190 27 155 (nil) [1 uses])
(note 190 189 191 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 191 190 196 27 (debug_marker) "../System/ugui.c":4873:7 -1
     (nil))
(insn 196 191 197 27 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 145 [ s.24_48 ])
            (const_int 0 [0]))) "../System/ugui.c":4873:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 197 196 198 27 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 209)
            (pc))) "../System/ugui.c":4873:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 209)
(note 198 197 199 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 199 198 200 28 (debug_marker) "../System/ugui.c":4873:23 -1
     (nil))
(insn 200 199 201 28 (set (reg:SI 228)
        (plus:SI (reg/v:SI 179 [ y0 ])
            (reg/v:SI 149 [ y ]))) "../System/ugui.c":4873:23 7 {*arm_addsi3}
     (nil))
(insn 201 200 202 28 (set (reg:SI 229)
        (plus:SI (reg/v:SI 178 [ x0 ])
            (reg/v:SI 180 [ r ]))) "../System/ugui.c":4873:23 7 {*arm_addsi3}
     (nil))
(insn 202 201 203 28 (set (reg/f:SI 230)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":4873:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 203 202 204 28 (set (reg/f:SI 231 [ gui ])
        (mem/f/c:SI (reg/f:SI 230) [11 gui+0 S4 A32])) "../System/ugui.c":4873:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 230)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
            (nil))))
(insn 204 203 205 28 (set (reg/f:SI 232 [ gui.25_49->pset ])
        (mem/f:SI (reg/f:SI 231 [ gui ]) [3 gui.25_49->pset+0 S4 A32])) "../System/ugui.c":4873:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 231 [ gui ])
        (nil)))
(insn 205 204 206 28 (set (reg:SI 2 r2)
        (reg/v:SI 182 [ c ])) "../System/ugui.c":4873:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 206 205 207 28 (set (reg:SI 1 r1)
        (reg:SI 228)) "../System/ugui.c":4873:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 228)
        (nil)))
(insn 207 206 208 28 (set (reg:SI 0 r0)
        (reg:SI 229)) "../System/ugui.c":4873:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 229)
        (nil)))
(call_insn 208 207 209 28 (parallel [
            (call (mem:SI (reg/f:SI 232 [ gui.25_49->pset ]) [0 *_50 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4873:23 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 232 [ gui.25_49->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(code_label 209 208 210 29 156 (nil) [1 uses])
(note 210 209 211 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 211 210 212 29 (debug_marker) "../System/ugui.c":4875:7 -1
     (nil))
(insn 212 211 213 29 (set (reg/v:SI 149 [ y ])
        (plus:SI (reg/v:SI 149 [ y ])
            (const_int 1 [0x1]))) "../System/ugui.c":4875:8 7 {*arm_addsi3}
     (nil))
(debug_insn 213 212 214 29 (var_location:SI y (reg/v:SI 149 [ y ])) "../System/ugui.c":4875:8 -1
     (nil))
(debug_insn 214 213 215 29 (debug_marker) "../System/ugui.c":4876:7 -1
     (nil))
(insn 215 214 216 29 (set (reg/v:SI 154 [ e ])
        (plus:SI (reg/v:SI 154 [ e ])
            (reg/v:SI 177 [ yd ]))) "../System/ugui.c":4876:9 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 177 [ yd ])
        (nil)))
(debug_insn 216 215 217 29 (var_location:SI e (reg/v:SI 154 [ e ])) "../System/ugui.c":4876:9 -1
     (nil))
(debug_insn 217 216 218 29 (debug_marker) "../System/ugui.c":4877:7 -1
     (nil))
(debug_insn 218 217 219 29 (var_location:SI D#22 (ashift:SI (reg/v:SI 149 [ y ])
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 219 218 220 29 (var_location:SI yd (debug_expr:SI D#22)) "../System/ugui.c":4877:10 -1
     (nil))
(debug_insn 220 219 221 29 (debug_marker) "../System/ugui.c":4878:7 -1
     (nil))
(insn 221 220 222 29 (set (reg:SI 233)
        (ashift:SI (reg/v:SI 154 [ e ])
            (const_int 1 [0x1]))) "../System/ugui.c":4878:16 147 {*arm_shiftsi3}
     (nil))
(insn 222 221 225 29 (set (reg:SI 234)
        (plus:SI (reg:SI 233)
            (reg/v:SI 157 [ xd ]))) "../System/ugui.c":4878:22 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 233)
        (nil)))
(insn 225 222 226 29 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 234)
            (const_int 0 [0]))) "../System/ugui.c":4878:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 234)
        (nil)))
(jump_insn 226 225 227 29 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 247)
            (pc))) "../System/ugui.c":4878:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 247)
(note 227 226 228 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 228 227 229 30 (debug_marker) "../System/ugui.c":4880:10 -1
     (nil))
(insn 229 228 230 30 (set (reg/v:SI 180 [ r ])
        (plus:SI (reg/v:SI 180 [ r ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":4880:11 7 {*arm_addsi3}
     (nil))
(debug_insn 230 229 231 30 (var_location:SI x (reg/v:SI 180 [ r ])) "../System/ugui.c":4880:11 -1
     (nil))
(debug_insn 231 230 232 30 (debug_marker) "../System/ugui.c":4881:10 -1
     (nil))
(insn 232 231 233 30 (set (reg/v:SI 154 [ e ])
        (plus:SI (reg/v:SI 154 [ e ])
            (reg/v:SI 157 [ xd ]))) "../System/ugui.c":4881:12 7 {*arm_addsi3}
     (nil))
(debug_insn 233 232 234 30 (var_location:SI e (reg/v:SI 154 [ e ])) "../System/ugui.c":4881:12 -1
     (nil))
(debug_insn 234 233 235 30 (debug_marker) "../System/ugui.c":4882:10 -1
     (nil))
(insn 235 234 236 30 (set (reg/v:SI 157 [ xd ])
        (plus:SI (reg/v:SI 157 [ xd ])
            (const_int 2 [0x2]))) "../System/ugui.c":4882:13 7 {*arm_addsi3}
     (nil))
(debug_insn 236 235 237 30 (var_location:SI e (reg/v:SI 154 [ e ])) -1
     (nil))
(debug_insn 237 236 238 30 (var_location:SI yd (debug_expr:SI D#22)) -1
     (nil))
(debug_insn 238 237 239 30 (var_location:SI xd (reg/v:SI 157 [ xd ])) -1
     (nil))
(debug_insn 239 238 240 30 (var_location:SI y (reg/v:SI 149 [ y ])) -1
     (nil))
(debug_insn 240 239 241 30 (var_location:SI x (reg/v:SI 180 [ r ])) -1
     (nil))
(debug_insn 241 240 242 30 (debug_marker) "../System/ugui.c":4857:10 -1
     (nil))
(insn 242 241 243 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 149 [ y ])
            (reg/v:SI 180 [ r ]))) "../System/ugui.c":4857:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 243 242 247 30 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 257)
            (pc))) "../System/ugui.c":4857:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032164 (nil)))
 -> 257)
      ; pc falls through to BB 33
(code_label 247 243 248 31 157 (nil) [1 uses])
(note 248 247 249 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 249 248 250 31 (var_location:SI e (reg/v:SI 154 [ e ])) -1
     (nil))
(debug_insn 250 249 251 31 (var_location:SI yd (debug_expr:SI D#22)) -1
     (nil))
(debug_insn 251 250 252 31 (var_location:SI xd (reg/v:SI 157 [ xd ])) -1
     (nil))
(debug_insn 252 251 253 31 (var_location:SI y (reg/v:SI 149 [ y ])) -1
     (nil))
(debug_insn 253 252 254 31 (var_location:SI x (reg/v:SI 180 [ r ])) -1
     (nil))
(debug_insn 254 253 255 31 (debug_marker) "../System/ugui.c":4857:10 -1
     (nil))
(insn 255 254 256 31 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 149 [ y ])
            (reg/v:SI 180 [ r ]))) "../System/ugui.c":4857:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 256 255 257 31 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 274)
            (pc))) "../System/ugui.c":4857:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 132709668 (nil)))
 -> 274)
(code_label 257 256 258 32 158 (nil) [1 uses])
(note 258 257 274 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 6
(code_label 274 258 275 33 147 (nil) [4 uses])
(note 275 274 0 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

;; Function UG_DrawLine (UG_DrawLine, funcdef_no=13, decl_uid=5879, cgraph_uid=14, symbol_order=20)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 35 count 32 (  1.3)


UG_DrawLine

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 283
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={12d,8u} r1={12d,7u} r2={12d,7u} r3={7d,2u} r7={1d,23u} r12={12d} r13={1d,31u} r14={7d} r15={6d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={20d,12u} r101={6d} r102={1d,23u} r103={1d,23u,1e} r104={6d} r105={6d} r106={6d} r113={2d,3u} r125={3d,10u} r126={2d,4u} r127={2d,4u} r128={3d,7u} r129={1d,4u} r130={1d,3u} r131={1d,9u} r132={1d,9u} r134={3d,7u} r135={3d,10u} r138={4d,21u} r139={4d,21u} r140={1d,1u} r141={1d,1u} r142={1d,6u} r143={1d} r145={1d,1u} r146={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,7u} 
;;    total ref usage 867{589d,277u,1e} in 190{184 regular + 6 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 7 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 138 139 140 141 142 143 145 146 148 165
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 138 139 140 141 142 143 145 146 148 165
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 138 139 140 141 142 165
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 138 139 140 141 142 143 165

( 2 )->[4]->( 26 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 138 139 140 141 142 165
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 149 150
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 138 139 140 141 142 143 165
;; live  gen 	 0 [r0] 100 [cc] 149 150
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 140 141 142 165
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 140 141 142 143 165

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(7){ }u37(13){ }u38(102){ }u39(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 140 141 142 165
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 140 141 142 143 165
;; live  gen 	 113
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 138 139 140 141 142 165
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 138 139 140 141 142 165

( 6 2 )->[7]->( 9 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u42(7){ }u43(13){ }u44(102){ }u45(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 138 139 140 141 142 165
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 140 141
;; lr  def 	 100 [cc] 129 130 131 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 138 139 140 141 142 165
;; live  gen 	 100 [cc] 129 130 131 132
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 129 130 131 132 138 139 142 165
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 129 130 131 132 138 139 142 165

( 7 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u58(7){ }u59(13){ }u60(102){ }u61(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 129 130 131 132 138 139 142 165
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 129 130 131 132 138 139 142 165
;; live  gen 	 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 129 130 131 132 138 139 142 165
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 129 130 131 132 138 139 142 165

( 7 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u62(7){ }u63(13){ }u64(102){ }u65(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 129 130 131 132 138 139 142 165
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 129 130 131 132 138 139 142 165
;; live  gen 	 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 129 130 131 132 138 139 142 165
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 129 130 131 132 138 139 142 165

( 9 8 )->[10]->( 12 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 129 130 131 132 138 139 142 165
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 129 130 131 132 138 139 142 165
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 129 131 132 138 139 142 165
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 129 131 132 138 139 142 165

( 10 )->[11]->( 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u73(7){ }u74(13){ }u75(102){ }u76(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 129 131 132 138 139 142 165
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 129 131 132 138 139 142 165
;; live  gen 	 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 127 129 131 132 138 139 142 165
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 127 129 131 132 138 139 142 165

( 10 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u77(7){ }u78(13){ }u79(102){ }u80(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 129 131 132 138 139 142 165
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 129 131 132 138 139 142 165
;; live  gen 	 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 127 129 131 132 138 139 142 165
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 127 129 131 132 138 139 142 165

( 12 11 )->[13]->( 14 21 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u81(7){ }u82(13){ }u83(102){ }u84(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 127 129 131 132 138 139 142 165
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 131 132 138 139 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 127 129 131 132 138 139 142 165
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 152
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 138 139 142 165
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 138 139 142 165

( 13 )->[14]->( 16 26 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u102(7){ }u103(13){ }u104(102){ }u105(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 138 139 142 165
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 138 139 142 165
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 138 139 142 165
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 138 139 142 165

( 14 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u110(7){ }u111(13){ }u112(102){ }u113(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 138 139 142 165
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 125 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 138 139 142 165
;; live  gen 	 125 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165

( 16 20 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u115(7){ }u116(13){ }u117(102){ }u118(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 131 132
;; lr  def 	 100 [cc] 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165
;; live  gen 	 100 [cc] 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165

( 17 )->[18]->( 20 26 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u129(7){ }u130(13){ }u131(102){ }u132(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 138 139 142 165
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 128 138 139 154 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 125 128 138 139 154 155
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165

( 17 )->[19]->( 20 26 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u161(7){ }u162(13){ }u163(102){ }u164(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 131 138 139 142 165
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 128 138 157 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 128 138 157 158
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165

( 18 19 )->[20]->( 17 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u188(7){ }u189(13){ }u190(102){ }u191(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165

( 13 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u192(7){ }u193(13){ }u194(102){ }u195(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 138 139 142 165
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 134 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 138 139 142 165
;; live  gen 	 134 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165

( 21 25 )->[22]->( 23 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u197(7){ }u198(13){ }u199(102){ }u200(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 135
;; lr  def 	 100 [cc] 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165
;; live  gen 	 100 [cc] 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165

( 22 )->[23]->( 25 26 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u211(7){ }u212(13){ }u213(102){ }u214(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 132 134 135 138 139 142 165
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 134 135 138 139 160 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 134 135 138 139 160 161
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165

( 22 )->[24]->( 25 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u243(7){ }u244(13){ }u245(102){ }u246(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 132 134 138 139 142 165
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 134 139 163 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 134 139 163 164
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165

( 23 24 )->[25]->( 22 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u270(7){ }u271(13){ }u272(102){ }u273(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165

( 4 14 18 19 23 24 )->[26]->( 1 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u274(7){ }u275(13){ }u276(102){ }u277(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 26 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u278(7){ }u279(13){ }u280(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 26 to worklist
  Adding insn 39 to worklist
  Adding insn 35 to worklist
  Adding insn 29 to worklist
  Adding insn 65 to worklist
  Adding insn 74 to worklist
  Adding insn 96 to worklist
  Adding insn 93 to worklist
  Adding insn 105 to worklist
  Adding insn 118 to worklist
  Adding insn 146 to worklist
  Adding insn 137 to worklist
  Adding insn 173 to worklist
  Adding insn 164 to worklist
  Adding insn 192 to worklist
  Adding insn 220 to worklist
  Adding insn 211 to worklist
  Adding insn 247 to worklist
  Adding insn 238 to worklist
Finished finding needed instructions:
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165
  Adding insn 145 to worklist
  Adding insn 139 to worklist
  Adding insn 136 to worklist
  Adding insn 135 to worklist
  Adding insn 134 to worklist
  Adding insn 133 to worklist
  Adding insn 132 to worklist
  Adding insn 128 to worklist
  Adding insn 124 to worklist
  Adding insn 121 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165
  Adding insn 172 to worklist
  Adding insn 166 to worklist
  Adding insn 163 to worklist
  Adding insn 162 to worklist
  Adding insn 161 to worklist
  Adding insn 160 to worklist
  Adding insn 159 to worklist
  Adding insn 155 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165
  Adding insn 117 to worklist
  Adding insn 114 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 128 131 132 138 139 142 165
  Adding insn 12 to worklist
  Adding insn 107 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 138 139 142 165
  Adding insn 104 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165
  Adding insn 219 to worklist
  Adding insn 213 to worklist
  Adding insn 210 to worklist
  Adding insn 209 to worklist
  Adding insn 208 to worklist
  Adding insn 207 to worklist
  Adding insn 206 to worklist
  Adding insn 202 to worklist
  Adding insn 198 to worklist
  Adding insn 195 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165
  Adding insn 246 to worklist
  Adding insn 240 to worklist
  Adding insn 237 to worklist
  Adding insn 236 to worklist
  Adding insn 235 to worklist
  Adding insn 234 to worklist
  Adding insn 233 to worklist
  Adding insn 229 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165
  Adding insn 191 to worklist
  Adding insn 188 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 131 132 134 135 138 139 142 165
  Adding insn 13 to worklist
  Adding insn 181 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 138 139 142 165
  Adding insn 95 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 127 129 131 132 138 139 142 165
  Adding insn 10 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 127 129 131 132 138 139 142 165
  Adding insn 11 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 129 131 132 138 139 142 165
  Adding insn 73 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 129 130 131 132 138 139 142 165
  Adding insn 8 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 129 130 131 132 138 139 142 165
  Adding insn 9 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 129 130 131 132 138 139 142 165
  Adding insn 64 to worklist
  Adding insn 59 to worklist
  Adding insn 56 to worklist
  Adding insn 53 to worklist
  Adding insn 50 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 138 139 140 141 142 165
  Adding insn 46 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 140 141 142 165
  Adding insn 38 to worklist
  Adding insn 36 to worklist
  Adding insn 30 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 138 139 140 141 142 165
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
DCE: Deleting insn 272
deleting insn with uid = 272.
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 35 count 32 (  1.3)
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 35 count 31 (  1.3)
;; Following path with 14 sets: 2 
;; Following path with 9 sets: 4 
;; Following path with 1 sets: 6 
;; Following path with 17 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 1 sets: 9 
;; Following path with 4 sets: 10 
;; Following path with 1 sets: 11 
;; Following path with 1 sets: 12 
;; Following path with 21 sets: 13 
;; Following path with 2 sets: 21 
;; Following path with 10 sets: 22 
;; Following path with 23 sets: 24 
;; Following path with 28 sets: 23 
;; Following path with 7 sets: 14 
;; Following path with 2 sets: 16 
;; Following path with 10 sets: 17 
;; Following path with 23 sets: 19 
;; Following path with 28 sets: 18 
starting the processing of deferred insns
ending the processing of deferred insns


UG_DrawLine

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={12d,8u} r1={12d,7u} r2={12d,7u} r3={7d,2u} r7={1d,23u} r12={12d} r13={1d,31u} r14={7d} r15={6d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={20d,12u} r101={6d} r102={1d,23u} r103={1d,23u,1e} r104={6d} r105={6d} r106={6d} r113={2d,3u} r125={3d,10u} r126={2d,4u} r127={2d,4u} r128={3d,7u} r129={1d,4u} r130={1d,3u} r131={1d,9u} r132={1d,9u} r134={3d,7u} r135={3d,10u} r138={4d,21u} r139={4d,21u} r140={1d,1u} r141={1d,1u} r142={1d,6u} r145={1d,1u} r146={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,6u} 
;;    total ref usage 865{588d,276u,1e} in 189{183 regular + 6 call} insns.
(note 14 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 14 3 2 (set (reg/v:SI 138 [ x1 ])
        (reg:SI 0 r0 [ x1 ])) "../System/ugui.c":4888:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 139 [ y1 ])
        (reg:SI 1 r1 [ y1 ])) "../System/ugui.c":4888:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 140 [ x2 ])
        (reg:SI 2 r2 [ x2 ])) "../System/ugui.c":4888:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 4 6 2 (set (reg/v:SI 141 [ y2 ])
        (reg:SI 3 r3 [ y2 ])) "../System/ugui.c":4888:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 5 7 2 (set (reg/v:SI 142 [ c ])
        (mem/c:SI (reg/f:SI 103 afp) [1 c+0 S4 A64])) "../System/ugui.c":4888:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 103 afp) [1 c+0 S4 A64])
        (nil)))
(note 7 6 16 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 16 7 17 2 (debug_marker) "../System/ugui.c":4889:4 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../System/ugui.c":4892:4 -1
     (nil))
(insn 18 17 19 2 (set (reg/f:SI 165)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":4892:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 2 (set (reg/f:SI 113 [ gui.26_1 ])
        (mem/f/c:SI (reg/f:SI 165) [11 gui+0 S4 A32])) "../System/ugui.c":4892:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 20 19 22 2 (set (reg:SI 145 [ gui.26_1->driver[0].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 113 [ gui.26_1 ])
                    (const_int 120 [0x78])) [0 gui.26_1->driver[0].state+0 S1 A32]))) "../System/ugui.c":4892:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 20 24 2 (set (reg:SI 146)
        (and:SI (reg:SI 145 [ gui.26_1->driver[0].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4892:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ gui.26_1->driver[0].state ])
        (nil)))
(insn 24 22 25 2 (set (reg:SI 148)
        (zero_extend:SI (subreg:QI (reg:SI 146) 0))) "../System/ugui.c":4892:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(insn 25 24 26 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 148)
            (const_int 0 [0]))) "../System/ugui.c":4892:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(jump_insn 26 25 27 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 47)
            (pc))) "../System/ugui.c":4892:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 47)
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 4 (debug_marker) "../System/ugui.c":4894:7 -1
     (nil))
(insn 29 28 30 4 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg/v:SI 142 [ c ])) "../System/ugui.c":4894:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 35 4 (set (reg/f:SI 149 [ gui.26_1->driver[0].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 113 [ gui.26_1 ])
                (const_int 116 [0x74])) [10 gui.26_1->driver[0].driver+0 S4 A32])) "../System/ugui.c":4894:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ gui.26_1 ])
        (nil)))
(call_insn 35 30 36 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 149 [ gui.26_1->driver[0].driver ]) [0 *_4 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4894:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 149 [ gui.26_1->driver[0].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 36 35 38 4 (set (reg:SI 150)
        (reg:SI 0 r0)) "../System/ugui.c":4894:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 38 36 39 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0]))) "../System/ugui.c":4894:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(jump_insn 39 38 43 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) "../System/ugui.c":4894:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 43)
      ; pc falls through to BB 26
(code_label 43 39 44 6 186 (nil) [1 uses])
(note 44 43 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 46 44 47 6 (set (reg/f:SI 113 [ gui.26_1 ])
        (mem/f/c:SI (reg/f:SI 165) [11 gui+0 S4 A32])) "../System/ugui.c":4908:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 47 46 48 7 185 (nil) [1 uses])
(note 48 47 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 49 48 50 7 (debug_marker) "../System/ugui.c":4897:4 -1
     (nil))
(insn 50 49 51 7 (set (reg/v:SI 129 [ dx ])
        (minus:SI (reg/v:SI 140 [ x2 ])
            (reg/v:SI 138 [ x1 ]))) "../System/ugui.c":4897:7 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ x2 ])
        (nil)))
(debug_insn 51 50 52 7 (var_location:SI dx (reg/v:SI 129 [ dx ])) "../System/ugui.c":4897:7 -1
     (nil))
(debug_insn 52 51 53 7 (debug_marker) "../System/ugui.c":4898:4 -1
     (nil))
(insn 53 52 54 7 (set (reg/v:SI 130 [ dy ])
        (minus:SI (reg/v:SI 141 [ y2 ])
            (reg/v:SI 139 [ y1 ]))) "../System/ugui.c":4898:7 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 141 [ y2 ])
        (nil)))
(debug_insn 54 53 55 7 (var_location:SI dy (reg/v:SI 130 [ dy ])) "../System/ugui.c":4898:7 -1
     (nil))
(debug_insn 55 54 56 7 (debug_marker) "../System/ugui.c":4899:4 -1
     (nil))
(insn 56 55 57 7 (parallel [
            (set (reg/v:SI 131 [ dxabs ])
                (abs:SI (reg/v:SI 129 [ dx ])))
            (clobber (reg:CC 100 cc))
        ]) "../System/ugui.c":4899:10 974 {*thumb2_abssi2}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (nil)))
(debug_insn 57 56 58 7 (var_location:SI dxabs (reg/v:SI 131 [ dxabs ])) "../System/ugui.c":4899:10 -1
     (nil))
(debug_insn 58 57 59 7 (debug_marker) "../System/ugui.c":4900:4 -1
     (nil))
(insn 59 58 60 7 (parallel [
            (set (reg/v:SI 132 [ dyabs ])
                (abs:SI (reg/v:SI 130 [ dy ])))
            (clobber (reg:CC 100 cc))
        ]) "../System/ugui.c":4900:10 974 {*thumb2_abssi2}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (nil)))
(debug_insn 60 59 61 7 (var_location:SI dyabs (reg/v:SI 132 [ dyabs ])) "../System/ugui.c":4900:10 -1
     (nil))
(debug_insn 61 60 64 7 (debug_marker) "../System/ugui.c":4901:4 -1
     (nil))
(insn 64 61 65 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 129 [ dx ])
            (const_int 0 [0]))) "../System/ugui.c":4901:20 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 65 64 66 7 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 258)
            (pc))) "../System/ugui.c":4901:20 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 258)
(note 66 65 9 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 9 66 258 8 (set (reg:SI 126 [ iftmp.28_24 ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":4901:20 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 10
(code_label 258 9 257 9 197 (nil) [1 uses])
(note 257 258 8 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 8 257 67 9 (set (reg:SI 126 [ iftmp.28_24 ])
        (const_int 1 [0x1])) "../System/ugui.c":4901:20 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 67 8 68 10 187 (nil) [0 uses])
(note 68 67 69 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 69 68 70 10 (var_location:SI sgndx (reg:SI 126 [ iftmp.28_24 ])) "../System/ugui.c":4901:10 -1
     (nil))
(debug_insn 70 69 73 10 (debug_marker) "../System/ugui.c":4902:4 -1
     (nil))
(insn 73 70 74 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ dy ])
            (const_int 0 [0]))) "../System/ugui.c":4902:20 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 130 [ dy ])
        (nil)))
(jump_insn 74 73 75 10 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 262)
            (pc))) "../System/ugui.c":4902:20 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 262)
(note 75 74 11 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 11 75 262 11 (set (reg:SI 127 [ iftmp.29_25 ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":4902:20 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(code_label 262 11 261 12 198 (nil) [1 uses])
(note 261 262 10 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 10 261 76 12 (set (reg:SI 127 [ iftmp.29_25 ])
        (const_int 1 [0x1])) "../System/ugui.c":4902:20 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 76 10 77 13 188 (nil) [0 uses])
(note 77 76 78 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 78 77 79 13 (var_location:SI sgndy (reg:SI 127 [ iftmp.29_25 ])) "../System/ugui.c":4902:10 -1
     (nil))
(debug_insn 79 78 80 13 (debug_marker) "../System/ugui.c":4903:4 -1
     (nil))
(debug_insn 80 79 81 13 (var_location:SI x (ashiftrt:SI (reg/v:SI 132 [ dyabs ])
        (const_int 1 [0x1]))) "../System/ugui.c":4903:6 -1
     (nil))
(debug_insn 81 80 82 13 (debug_marker) "../System/ugui.c":4904:4 -1
     (nil))
(debug_insn 82 81 83 13 (var_location:SI D#23 (ashiftrt:SI (reg/v:SI 131 [ dxabs ])
        (const_int 1 [0x1]))) "../System/ugui.c":4904:6 -1
     (nil))
(debug_insn 83 82 84 13 (var_location:SI y (debug_expr:SI D#23)) "../System/ugui.c":4904:6 -1
     (nil))
(debug_insn 84 83 85 13 (debug_marker) "../System/ugui.c":4905:4 -1
     (nil))
(debug_insn 85 84 86 13 (var_location:SI drawx (reg/v:SI 138 [ x1 ])) "../System/ugui.c":4905:10 -1
     (nil))
(debug_insn 86 85 87 13 (debug_marker) "../System/ugui.c":4906:4 -1
     (nil))
(debug_insn 87 86 88 13 (var_location:SI drawy (reg/v:SI 139 [ y1 ])) "../System/ugui.c":4906:10 -1
     (nil))
(debug_insn 88 87 89 13 (debug_marker) "../System/ugui.c":4908:4 -1
     (nil))
(insn 89 88 90 13 (set (reg/f:SI 152 [ prephitmp_17->pset ])
        (mem/f:SI (reg/f:SI 113 [ gui.26_1 ]) [3 prephitmp_17->pset+0 S4 A32])) "../System/ugui.c":4908:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ gui.26_1 ])
        (nil)))
(insn 90 89 91 13 (set (reg:SI 2 r2)
        (reg/v:SI 142 [ c ])) "../System/ugui.c":4908:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 91 90 92 13 (set (reg:SI 1 r1)
        (reg/v:SI 139 [ y1 ])) "../System/ugui.c":4908:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 91 93 13 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ x1 ])) "../System/ugui.c":4908:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 93 92 94 13 (parallel [
            (call (mem:SI (reg/f:SI 152 [ prephitmp_17->pset ]) [0 *_7 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4908:4 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 152 [ prephitmp_17->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 94 93 95 13 (debug_marker) "../System/ugui.c":4910:4 -1
     (nil))
(insn 95 94 96 13 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 131 [ dxabs ])
            (reg/v:SI 132 [ dyabs ]))) "../System/ugui.c":4910:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 96 95 97 13 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 179)
            (pc))) "../System/ugui.c":4910:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 179)
(note 97 96 98 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 99 14 (var_location:SI drawy (reg/v:SI 139 [ y1 ])) -1
     (nil))
(debug_insn 99 98 100 14 (var_location:SI drawx (reg/v:SI 138 [ x1 ])) -1
     (nil))
(debug_insn 100 99 101 14 (var_location:SI y (debug_expr:SI D#23)) -1
     (nil))
(debug_insn 101 100 102 14 (var_location:SI n (const_int 0 [0])) -1
     (nil))
(debug_insn 102 101 104 14 (debug_marker) "../System/ugui.c":4912:17 -1
     (nil))
(insn 104 102 105 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 129 [ dx ])
            (const_int 0 [0]))) "../System/ugui.c":4912:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 129 [ dx ])
        (nil)))
(jump_insn 105 104 106 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 253)
            (pc))) "../System/ugui.c":4912:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 253)
(note 106 105 107 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 107 106 12 16 (set (reg/v:SI 125 [ y ])
        (ashiftrt:SI (reg/v:SI 131 [ dxabs ])
            (const_int 1 [0x1]))) "../System/ugui.c":4904:6 147 {*arm_shiftsi3}
     (nil))
(insn 12 107 176 16 (set (reg/v:SI 128 [ n ])
        (const_int 0 [0])) "../System/ugui.c":4912:13 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 176 12 108 17 193 (nil) [0 uses])
(note 108 176 109 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 109 108 110 17 (var_location:SI drawy (reg/v:SI 139 [ y1 ])) -1
     (nil))
(debug_insn 110 109 111 17 (var_location:SI drawx (reg/v:SI 138 [ x1 ])) -1
     (nil))
(debug_insn 111 110 112 17 (var_location:SI y (reg/v:SI 125 [ y ])) -1
     (nil))
(debug_insn 112 111 113 17 (var_location:SI n (reg/v:SI 128 [ n ])) -1
     (nil))
(debug_insn 113 112 114 17 (debug_marker) "../System/ugui.c":4914:10 -1
     (nil))
(insn 114 113 115 17 (set (reg/v:SI 125 [ y ])
        (plus:SI (reg/v:SI 125 [ y ])
            (reg/v:SI 132 [ dyabs ]))) "../System/ugui.c":4914:12 7 {*arm_addsi3}
     (nil))
(debug_insn 115 114 116 17 (var_location:SI y (reg/v:SI 125 [ y ])) "../System/ugui.c":4914:12 -1
     (nil))
(debug_insn 116 115 117 17 (debug_marker) "../System/ugui.c":4915:10 -1
     (nil))
(insn 117 116 118 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 131 [ dxabs ])
            (reg/v:SI 125 [ y ]))) "../System/ugui.c":4915:12 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 118 117 119 17 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../System/ugui.c":4915:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 150)
(note 119 118 120 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 120 119 121 18 (debug_marker) "../System/ugui.c":4917:13 -1
     (nil))
(insn 121 120 122 18 (set (reg/v:SI 125 [ y ])
        (minus:SI (reg/v:SI 125 [ y ])
            (reg/v:SI 131 [ dxabs ]))) "../System/ugui.c":4917:15 45 {*arm_subsi3_insn}
     (nil))
(debug_insn 122 121 123 18 (var_location:SI y (reg/v:SI 125 [ y ])) "../System/ugui.c":4917:15 -1
     (nil))
(debug_insn 123 122 124 18 (debug_marker) "../System/ugui.c":4918:13 -1
     (nil))
(insn 124 123 125 18 (set (reg/v:SI 139 [ y1 ])
        (plus:SI (reg/v:SI 139 [ y1 ])
            (reg:SI 127 [ iftmp.29_25 ]))) "../System/ugui.c":4918:19 7 {*arm_addsi3}
     (nil))
(debug_insn 125 124 126 18 (var_location:SI drawy (reg/v:SI 139 [ y1 ])) -1
     (nil))
(debug_insn 126 125 127 18 (var_location:SI y (reg/v:SI 125 [ y ])) -1
     (nil))
(debug_insn 127 126 128 18 (debug_marker) "../System/ugui.c":4920:10 -1
     (nil))
(insn 128 127 129 18 (set (reg/v:SI 138 [ x1 ])
        (plus:SI (reg/v:SI 138 [ x1 ])
            (reg:SI 126 [ iftmp.28_24 ]))) "../System/ugui.c":4920:16 7 {*arm_addsi3}
     (nil))
(debug_insn 129 128 130 18 (var_location:SI drawx (reg/v:SI 138 [ x1 ])) "../System/ugui.c":4920:16 -1
     (nil))
(debug_insn 130 129 132 18 (debug_marker) "../System/ugui.c":4921:10 -1
     (nil))
(insn 132 130 133 18 (set (reg/f:SI 154 [ gui ])
        (mem/f/c:SI (reg/f:SI 165) [11 gui+0 S4 A32])) "../System/ugui.c":4921:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 133 132 134 18 (set (reg/f:SI 155 [ gui.31_73->pset ])
        (mem/f:SI (reg/f:SI 154 [ gui ]) [3 gui.31_73->pset+0 S4 A32])) "../System/ugui.c":4921:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 154 [ gui ])
        (nil)))
(insn 134 133 135 18 (set (reg:SI 2 r2)
        (reg/v:SI 142 [ c ])) "../System/ugui.c":4921:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 135 134 136 18 (set (reg:SI 1 r1)
        (reg/v:SI 139 [ y1 ])) "../System/ugui.c":4921:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 136 135 137 18 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ x1 ])) "../System/ugui.c":4921:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 137 136 138 18 (parallel [
            (call (mem:SI (reg/f:SI 155 [ gui.31_73->pset ]) [0 *_72 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4921:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 155 [ gui.31_73->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 138 137 139 18 (debug_marker) "../System/ugui.c":4912:26 -1
     (nil))
(insn 139 138 140 18 (set (reg/v:SI 128 [ n ])
        (plus:SI (reg/v:SI 128 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4912:27 7 {*arm_addsi3}
     (nil))
(debug_insn 140 139 141 18 (var_location:SI drawy (reg/v:SI 139 [ y1 ])) -1
     (nil))
(debug_insn 141 140 142 18 (var_location:SI drawx (reg/v:SI 138 [ x1 ])) -1
     (nil))
(debug_insn 142 141 143 18 (var_location:SI y (reg/v:SI 125 [ y ])) -1
     (nil))
(debug_insn 143 142 144 18 (var_location:SI n (reg/v:SI 128 [ n ])) -1
     (nil))
(debug_insn 144 143 145 18 (debug_marker) "../System/ugui.c":4912:17 -1
     (nil))
(insn 145 144 146 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 131 [ dxabs ])
            (reg/v:SI 128 [ n ]))) "../System/ugui.c":4912:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 146 145 150 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 174)
            (pc))) "../System/ugui.c":4912:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 174)
      ; pc falls through to BB 26
(code_label 150 146 151 19 191 (nil) [1 uses])
(note 151 150 152 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 152 151 153 19 (var_location:SI drawy (reg/v:SI 139 [ y1 ])) -1
     (nil))
(debug_insn 153 152 154 19 (var_location:SI y (reg/v:SI 125 [ y ])) -1
     (nil))
(debug_insn 154 153 155 19 (debug_marker) "../System/ugui.c":4920:10 -1
     (nil))
(insn 155 154 156 19 (set (reg/v:SI 138 [ x1 ])
        (plus:SI (reg/v:SI 138 [ x1 ])
            (reg:SI 126 [ iftmp.28_24 ]))) "../System/ugui.c":4920:16 7 {*arm_addsi3}
     (nil))
(debug_insn 156 155 157 19 (var_location:SI drawx (reg/v:SI 138 [ x1 ])) "../System/ugui.c":4920:16 -1
     (nil))
(debug_insn 157 156 159 19 (debug_marker) "../System/ugui.c":4921:10 -1
     (nil))
(insn 159 157 160 19 (set (reg/f:SI 157 [ gui ])
        (mem/f/c:SI (reg/f:SI 165) [11 gui+0 S4 A32])) "../System/ugui.c":4921:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 160 159 161 19 (set (reg/f:SI 158 [ gui.31_8->pset ])
        (mem/f:SI (reg/f:SI 157 [ gui ]) [3 gui.31_8->pset+0 S4 A32])) "../System/ugui.c":4921:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 157 [ gui ])
        (nil)))
(insn 161 160 162 19 (set (reg:SI 2 r2)
        (reg/v:SI 142 [ c ])) "../System/ugui.c":4921:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 162 161 163 19 (set (reg:SI 1 r1)
        (reg/v:SI 139 [ y1 ])) "../System/ugui.c":4921:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 163 162 164 19 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ x1 ])) "../System/ugui.c":4921:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 164 163 165 19 (parallel [
            (call (mem:SI (reg/f:SI 158 [ gui.31_8->pset ]) [0 *_9 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4921:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 158 [ gui.31_8->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 165 164 166 19 (debug_marker) "../System/ugui.c":4912:26 -1
     (nil))
(insn 166 165 167 19 (set (reg/v:SI 128 [ n ])
        (plus:SI (reg/v:SI 128 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4912:27 7 {*arm_addsi3}
     (nil))
(debug_insn 167 166 168 19 (var_location:SI drawy (reg/v:SI 139 [ y1 ])) -1
     (nil))
(debug_insn 168 167 169 19 (var_location:SI drawx (reg/v:SI 138 [ x1 ])) -1
     (nil))
(debug_insn 169 168 170 19 (var_location:SI y (reg/v:SI 125 [ y ])) -1
     (nil))
(debug_insn 170 169 171 19 (var_location:SI n (reg/v:SI 128 [ n ])) -1
     (nil))
(debug_insn 171 170 172 19 (debug_marker) "../System/ugui.c":4912:17 -1
     (nil))
(insn 172 171 173 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 131 [ dxabs ])
            (reg/v:SI 128 [ n ]))) "../System/ugui.c":4912:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 173 172 174 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 253)
            (pc))) "../System/ugui.c":4912:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 253)
(code_label 174 173 175 20 192 (nil) [1 uses])
(note 175 174 179 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 17
(code_label 179 175 180 21 189 (nil) [1 uses])
(note 180 179 181 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 181 180 13 21 (set (reg/v:SI 135 [ x ])
        (ashiftrt:SI (reg/v:SI 132 [ dyabs ])
            (const_int 1 [0x1]))) "../System/ugui.c":4903:6 147 {*arm_shiftsi3}
     (nil))
(insn 13 181 250 21 (set (reg/v:SI 134 [ n ])
        (const_int 0 [0])) "../System/ugui.c":4926:13 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 250 13 182 22 196 (nil) [0 uses])
(note 182 250 183 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 183 182 184 22 (var_location:SI drawy (reg/v:SI 139 [ y1 ])) -1
     (nil))
(debug_insn 184 183 185 22 (var_location:SI drawx (reg/v:SI 138 [ x1 ])) -1
     (nil))
(debug_insn 185 184 186 22 (var_location:SI x (reg/v:SI 135 [ x ])) -1
     (nil))
(debug_insn 186 185 187 22 (var_location:SI n (reg/v:SI 134 [ n ])) -1
     (nil))
(debug_insn 187 186 188 22 (debug_marker) "../System/ugui.c":4928:10 -1
     (nil))
(insn 188 187 189 22 (set (reg/v:SI 135 [ x ])
        (plus:SI (reg/v:SI 135 [ x ])
            (reg/v:SI 131 [ dxabs ]))) "../System/ugui.c":4928:12 7 {*arm_addsi3}
     (nil))
(debug_insn 189 188 190 22 (var_location:SI x (reg/v:SI 135 [ x ])) "../System/ugui.c":4928:12 -1
     (nil))
(debug_insn 190 189 191 22 (debug_marker) "../System/ugui.c":4929:10 -1
     (nil))
(insn 191 190 192 22 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 132 [ dyabs ])
            (reg/v:SI 135 [ x ]))) "../System/ugui.c":4929:12 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 192 191 193 22 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../System/ugui.c":4929:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 224)
(note 193 192 194 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 194 193 195 23 (debug_marker) "../System/ugui.c":4931:13 -1
     (nil))
(insn 195 194 196 23 (set (reg/v:SI 135 [ x ])
        (minus:SI (reg/v:SI 135 [ x ])
            (reg/v:SI 132 [ dyabs ]))) "../System/ugui.c":4931:15 45 {*arm_subsi3_insn}
     (nil))
(debug_insn 196 195 197 23 (var_location:SI x (reg/v:SI 135 [ x ])) "../System/ugui.c":4931:15 -1
     (nil))
(debug_insn 197 196 198 23 (debug_marker) "../System/ugui.c":4932:13 -1
     (nil))
(insn 198 197 199 23 (set (reg/v:SI 138 [ x1 ])
        (plus:SI (reg/v:SI 138 [ x1 ])
            (reg:SI 126 [ iftmp.28_24 ]))) "../System/ugui.c":4932:19 7 {*arm_addsi3}
     (nil))
(debug_insn 199 198 200 23 (var_location:SI drawx (reg/v:SI 138 [ x1 ])) -1
     (nil))
(debug_insn 200 199 201 23 (var_location:SI x (reg/v:SI 135 [ x ])) -1
     (nil))
(debug_insn 201 200 202 23 (debug_marker) "../System/ugui.c":4934:10 -1
     (nil))
(insn 202 201 203 23 (set (reg/v:SI 139 [ y1 ])
        (plus:SI (reg/v:SI 139 [ y1 ])
            (reg:SI 127 [ iftmp.29_25 ]))) "../System/ugui.c":4934:16 7 {*arm_addsi3}
     (nil))
(debug_insn 203 202 204 23 (var_location:SI drawy (reg/v:SI 139 [ y1 ])) "../System/ugui.c":4934:16 -1
     (nil))
(debug_insn 204 203 206 23 (debug_marker) "../System/ugui.c":4935:10 -1
     (nil))
(insn 206 204 207 23 (set (reg/f:SI 160 [ gui ])
        (mem/f/c:SI (reg/f:SI 165) [11 gui+0 S4 A32])) "../System/ugui.c":4935:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 207 206 208 23 (set (reg/f:SI 161 [ gui.32_12->pset ])
        (mem/f:SI (reg/f:SI 160 [ gui ]) [3 gui.32_12->pset+0 S4 A32])) "../System/ugui.c":4935:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 160 [ gui ])
        (nil)))
(insn 208 207 209 23 (set (reg:SI 2 r2)
        (reg/v:SI 142 [ c ])) "../System/ugui.c":4935:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 209 208 210 23 (set (reg:SI 1 r1)
        (reg/v:SI 139 [ y1 ])) "../System/ugui.c":4935:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 210 209 211 23 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ x1 ])) "../System/ugui.c":4935:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 211 210 212 23 (parallel [
            (call (mem:SI (reg/f:SI 161 [ gui.32_12->pset ]) [0 *_6 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4935:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 161 [ gui.32_12->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 212 211 213 23 (debug_marker) "../System/ugui.c":4926:26 -1
     (nil))
(insn 213 212 214 23 (set (reg/v:SI 134 [ n ])
        (plus:SI (reg/v:SI 134 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4926:27 7 {*arm_addsi3}
     (nil))
(debug_insn 214 213 215 23 (var_location:SI drawy (reg/v:SI 139 [ y1 ])) -1
     (nil))
(debug_insn 215 214 216 23 (var_location:SI drawx (reg/v:SI 138 [ x1 ])) -1
     (nil))
(debug_insn 216 215 217 23 (var_location:SI x (reg/v:SI 135 [ x ])) -1
     (nil))
(debug_insn 217 216 218 23 (var_location:SI n (reg/v:SI 134 [ n ])) -1
     (nil))
(debug_insn 218 217 219 23 (debug_marker) "../System/ugui.c":4926:17 -1
     (nil))
(insn 219 218 220 23 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 132 [ dyabs ])
            (reg/v:SI 134 [ n ]))) "../System/ugui.c":4926:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 220 219 224 23 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 248)
            (pc))) "../System/ugui.c":4926:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032164 (nil)))
 -> 248)
      ; pc falls through to BB 26
(code_label 224 220 225 24 194 (nil) [1 uses])
(note 225 224 226 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 226 225 227 24 (var_location:SI drawx (reg/v:SI 138 [ x1 ])) -1
     (nil))
(debug_insn 227 226 228 24 (var_location:SI x (reg/v:SI 135 [ x ])) -1
     (nil))
(debug_insn 228 227 229 24 (debug_marker) "../System/ugui.c":4934:10 -1
     (nil))
(insn 229 228 230 24 (set (reg/v:SI 139 [ y1 ])
        (plus:SI (reg/v:SI 139 [ y1 ])
            (reg:SI 127 [ iftmp.29_25 ]))) "../System/ugui.c":4934:16 7 {*arm_addsi3}
     (nil))
(debug_insn 230 229 231 24 (var_location:SI drawy (reg/v:SI 139 [ y1 ])) "../System/ugui.c":4934:16 -1
     (nil))
(debug_insn 231 230 233 24 (debug_marker) "../System/ugui.c":4935:10 -1
     (nil))
(insn 233 231 234 24 (set (reg/f:SI 163 [ gui ])
        (mem/f/c:SI (reg/f:SI 165) [11 gui+0 S4 A32])) "../System/ugui.c":4935:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 234 233 235 24 (set (reg/f:SI 164 [ gui.32_10->pset ])
        (mem/f:SI (reg/f:SI 163 [ gui ]) [3 gui.32_10->pset+0 S4 A32])) "../System/ugui.c":4935:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 163 [ gui ])
        (nil)))
(insn 235 234 236 24 (set (reg:SI 2 r2)
        (reg/v:SI 142 [ c ])) "../System/ugui.c":4935:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 236 235 237 24 (set (reg:SI 1 r1)
        (reg/v:SI 139 [ y1 ])) "../System/ugui.c":4935:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 237 236 238 24 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ x1 ])) "../System/ugui.c":4935:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 238 237 239 24 (parallel [
            (call (mem:SI (reg/f:SI 164 [ gui.32_10->pset ]) [0 *_11 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4935:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 164 [ gui.32_10->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 239 238 240 24 (debug_marker) "../System/ugui.c":4926:26 -1
     (nil))
(insn 240 239 241 24 (set (reg/v:SI 134 [ n ])
        (plus:SI (reg/v:SI 134 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4926:27 7 {*arm_addsi3}
     (nil))
(debug_insn 241 240 242 24 (var_location:SI drawy (reg/v:SI 139 [ y1 ])) -1
     (nil))
(debug_insn 242 241 243 24 (var_location:SI drawx (reg/v:SI 138 [ x1 ])) -1
     (nil))
(debug_insn 243 242 244 24 (var_location:SI x (reg/v:SI 135 [ x ])) -1
     (nil))
(debug_insn 244 243 245 24 (var_location:SI n (reg/v:SI 134 [ n ])) -1
     (nil))
(debug_insn 245 244 246 24 (debug_marker) "../System/ugui.c":4926:17 -1
     (nil))
(insn 246 245 247 24 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 132 [ dyabs ])
            (reg/v:SI 134 [ n ]))) "../System/ugui.c":4926:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 247 246 248 24 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 253)
            (pc))) "../System/ugui.c":4926:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 132709668 (nil)))
 -> 253)
(code_label 248 247 249 25 195 (nil) [1 uses])
(note 249 248 253 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 22
(code_label 253 249 254 26 184 (nil) [3 uses])
(note 254 253 0 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

;; Function UG_FillRoundFrame (UG_FillRoundFrame, funcdef_no=5, decl_uid=5834, cgraph_uid=6, symbol_order=12)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 42 count 37 (  1.3)


UG_FillRoundFrame

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 343
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={13d,8u} r1={13d,7u} r2={13d,7u} r3={12d,6u} r7={1d,27u} r12={12d} r13={1d,43u} r14={7d} r15={6d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={21d,15u} r101={6d} r102={1d,27u} r103={1d,28u,2e} r104={6d} r105={6d} r106={6d} r114={2d,5u} r115={2d,4u} r117={1d,2u} r119={1d,2u} r121={1d,2u} r123={1d,2u} r127={3d,9u} r128={2d,5u} r131={3d,11u} r132={3d,15u} r136={1d,2u} r143={1d,2u} r146={1d,2u} r150={1d,2u} r156={1d,2u} r158={2d,14u} r163={2d,4u} r165={2d,5u} r166={2d,10u} r167={2d,5u} r168={2d,10u} r169={1d,14u} r170={1d,7u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r178={1d,1u} r179={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={2d,1u} r200={2d,1u} r201={1d,2u} r202={1d,5u} r203={1d,5u} 
;;    total ref usage 954{614d,338u,2e} in 235{229 regular + 6 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 165 166 167 168 169 170
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 165 166 167 168 169 170
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(7){ }u16(13){ }u17(102){ }u18(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 167
;; lr  def 	 165 167 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170
;; live  gen 	 165 167 171
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170

( 2 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 168
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(7){ }u32(13){ }u33(102){ }u34(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 168
;; lr  def 	 166 168 172
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170
;; live  gen 	 166 168 172
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170

( 4 5 )->[6]->( 30 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(7){ }u39(13){ }u40(102){ }u41(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170

( 6 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 167 169
;; lr  def 	 100 [cc] 114 115 131 174 202 203
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170
;; live  gen 	 100 [cc] 114 115 131 174 202 203
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 131 165 166 167 168 169 170 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 131 165 166 167 168 169 170 202 203

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 165 166 167 168 169 170 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
;; lr  def 	 114 115 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 131 165 166 167 168 169 170 202 203
;; live  gen 	 114 115 173
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 131 165 166 167 168 169 170 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 131 165 166 167 168 169 170 202 203

( 7 8 )->[9]->( 27 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u73(7){ }u74(13){ }u75(102){ }u76(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 131 165 166 167 168 169 170 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 168
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 131 165 166 167 168 169 170 202 203
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 131 165 166 167 168 169 170 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 131 165 166 167 168 169 170 202 203

( 9 )->[10]->( 28 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u82(7){ }u83(13){ }u84(102){ }u85(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 131 165 166 167 168 169 170 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 168
;; lr  def 	 127 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 131 165 166 167 168 169 170 202 203
;; live  gen 	 127 163
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 202 203

( 12 )->[11]->( 16 18 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u88(7){ }u89(13){ }u90(102){ }u91(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 201 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 163
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 201 202 203
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 201 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 201 202 203

( 28 )->[12]->( 18 11 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u96(7){ }u97(13){ }u98(102){ }u99(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 143 163 165 166 167 168 169 170 201 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 143 163 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 175 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 143 163 165 166 167 168 169 170 201 202 203
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 175 176
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 201 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 201 202 203

( 17 14 )->[14]->( 14 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u118(7){ }u119(13){ }u120(102){ }u121(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 128 131 163 165 166 167 168 169 170 201 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 127 128 170 201
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 128 178 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 128 131 163 165 166 167 168 169 170 201 202 203
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 128 178 179
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 128 131 163 165 166 167 168 169 170 201 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 128 131 163 165 166 167 168 169 170 201 202 203

( 14 )->[15]->( 17 18 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u138(7){ }u139(13){ }u140(102){ }u141(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 201 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 163
;; lr  def 	 100 [cc] 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 201 202 203
;; live  gen 	 100 [cc] 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 201 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 201 202 203

( 11 28 )->[16]->( 17 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u147(7){ }u148(13){ }u149(102){ }u150(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 201 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 201 202 203
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 201 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 201 202 203

( 15 16 )->[17]->( 14 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u154(7){ }u155(13){ }u156(102){ }u157(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 201 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 201 202 203
;; live  gen 	 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 128 131 163 165 166 167 168 169 170 201 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 128 131 163 165 166 167 168 169 170 201 202 203

( 16 11 12 15 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u161(7){ }u162(13){ }u163(102){ }u164(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 165 166 167 168 169 170 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 168 169
;; lr  def 	 132 158 199 200
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 165 166 167 168 169 170 202 203
;; live  gen 	 132 158 199 200
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203

( 18 26 )->[19]->( 21 22 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u166(7){ }u167(13){ }u168(102){ }u169(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 169 170 199 200 202 203
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 117 119 146 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 117 119 146 150
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203

( 19 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u220(7){ }u221(13){ }u222(102){ }u223(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 158 165 166 167 168 169 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 121 123 136 156 184 185 186 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 121 123 136 156 184 185 186 187
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203

( 21 19 )->[22]->( 23 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u266(7){ }u267(13){ }u268(102){ }u269(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203

( 22 )->[23]->( 26 30 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u272(7){ }u273(13){ }u274(102){ }u275(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158
;; lr  def 	 100 [cc] 131 132 188 189
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
;; live  gen 	 100 [cc] 131 132 188 189
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203

( 22 )->[24]->( 25 30 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u289(7){ }u290(13){ }u291(102){ }u292(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158
;; lr  def 	 100 [cc] 131 132 158 190 191 192
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 202 203
;; live  gen 	 100 [cc] 131 132 158 190 191 192
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 202 203

( 24 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 166 168
;; lr  def 	 199 200
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 202 203
;; live  gen 	 199 200
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203

( 23 25 )->[26]->( 19 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u310(7){ }u311(13){ }u312(102){ }u313(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203

( 9 )->[27]->( 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u314(7){ }u315(13){ }u316(102){ }u317(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 131 165 166 167 168 169 170 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 168
;; lr  def 	 127 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 131 165 166 167 168 169 170 202 203
;; live  gen 	 127 163
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 202 203

( 27 10 )->[28]->( 12 16 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u320(7){ }u321(13){ }u322(102){ }u323(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 143 195 196 198 201
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 202 203
;; live  gen 	 100 [cc] 143 195 196 198 201
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 143 163 165 166 167 168 169 170 201 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 143 163 165 166 167 168 169 170 201 202 203

( 24 6 23 )->[30]->( 1 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u334(7){ }u335(13){ }u336(102){ }u337(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 30 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u338(7){ }u339(13){ }u340(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 30 to worklist
  Adding insn 39 to worklist
  Adding insn 50 to worklist
  Adding insn 72 to worklist
  Adding insn 81 to worklist
  Adding insn 89 to worklist
  Adding insn 105 to worklist
  Adding insn 101 to worklist
  Adding insn 95 to worklist
  Adding insn 126 to worklist
  Adding insn 119 to worklist
  Adding insn 133 to worklist
  Adding insn 140 to worklist
  Adding insn 198 to worklist
  Adding insn 195 to worklist
  Adding insn 190 to worklist
  Adding insn 186 to worklist
  Adding insn 181 to worklist
  Adding insn 223 to worklist
  Adding insn 218 to worklist
  Adding insn 214 to worklist
  Adding insn 209 to worklist
  Adding insn 230 to worklist
  Adding insn 252 to worklist
  Adding insn 282 to worklist
  Adding insn 309 to worklist
Finished finding needed instructions:
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
  Adding insn 251 to worklist
  Adding insn 239 to worklist
  Adding insn 235 to worklist
  Adding insn 234 to worklist
  Adding insn 233 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
  Adding insn 328 to worklist
  Adding insn 327 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 202 203
  Adding insn 281 to worklist
  Adding insn 269 to worklist
  Adding insn 265 to worklist
  Adding insn 262 to worklist
  Adding insn 261 to worklist
  Adding insn 260 to worklist
  Adding insn 259 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
  Adding insn 229 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
  Adding insn 222 to worklist
  Adding insn 221 to worklist
  Adding insn 220 to worklist
  Adding insn 219 to worklist
  Adding insn 217 to worklist
  Adding insn 216 to worklist
  Adding insn 213 to worklist
  Adding insn 212 to worklist
  Adding insn 211 to worklist
  Adding insn 210 to worklist
  Adding insn 208 to worklist
  Adding insn 207 to worklist
  Adding insn 206 to worklist
  Adding insn 205 to worklist
  Adding insn 202 to worklist
  Adding insn 201 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
  Adding insn 197 to worklist
  Adding insn 194 to worklist
  Adding insn 193 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
  Adding insn 189 to worklist
  Adding insn 185 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
  Adding insn 182 to worklist
  Adding insn 180 to worklist
  Adding insn 178 to worklist
  Adding insn 176 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 158 165 166 167 168 169 170 199 200 202 203
  Adding insn 326 to worklist
  Adding insn 325 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 201 202 203
  Adding insn 132 to worklist
  Adding insn 129 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 128 131 163 165 166 167 168 169 170 201 202 203
  Adding insn 125 to worklist
  Adding insn 121 to worklist
  Adding insn 118 to worklist
  Adding insn 117 to worklist
  Adding insn 116 to worklist
  Adding insn 115 to worklist
  Adding insn 114 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 128 131 163 165 166 167 168 169 170 201 202 203
  Adding insn 18 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 201 202 203
  Adding insn 139 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 201 202 203
  Adding insn 88 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 201 202 203
  Adding insn 104 to worklist
  Adding insn 102 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
  Adding insn 98 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 143 163 165 166 167 168 169 170 201 202 203
  Adding insn 308 to worklist
  Adding insn 307 to worklist
  Adding insn 305 to worklist
  Adding insn 303 to worklist
  Adding insn 301 to worklist
  Adding insn 300 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 202 203
  Adding insn 24 to worklist
  Adding insn 23 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 127 131 163 165 166 167 168 169 170 202 203
  Adding insn 22 to worklist
  Adding insn 21 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 131 165 166 167 168 169 170 202 203
  Adding insn 80 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 131 165 166 167 168 169 170 202 203
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 131 165 166 167 168 169 170 202 203
  Adding insn 71 to worklist
  Adding insn 331 to worklist
  Adding insn 62 to worklist
  Adding insn 330 to worklist
  Adding insn 61 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170
  Adding insn 49 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170
  Adding insn 38 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 166 167 168 169 170
  Adding insn 29 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 42 count 35 (  1.2)
;; Following path with 10 sets: 2 
;; Following path with 3 sets: 3 
;; Following path with 6 sets: 4 
;; Following path with 3 sets: 5 
;; Following path with 6 sets: 6 
;; Following path with 23 sets: 7 
;; Following path with 3 sets: 8 
deferring rescan insn with uid = 17.
;; Following path with 6 sets: 9 
;; Following path with 2 sets: 10 
;; Following path with 2 sets: 27 
;; Following path with 11 sets: 28 
;; Following path with 13 sets: 12 
;; Following path with 4 sets: 11 
;; Following path with 2 sets: 16 
;; Following path with 4 sets: 17 
;; Following path with 16 sets: 14 
;; Following path with 6 sets: 15 
;; Following path with 4 sets: 18 
;; Following path with 46 sets: 19 
;; Following path with 26 sets: 21 
;; Following path with 3 sets: 22 
;; Following path with 25 sets: 24 
;; Following path with 2 sets: 25 
;; Following path with 21 sets: 23 
deferring deletion of insn with uid = 15.
Deleted 1 trivially dead insns
starting the processing of deferred insns
rescanning insn with uid = 17.
ending the processing of deferred insns


UG_FillRoundFrame

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={13d,8u} r1={13d,7u} r2={13d,7u} r3={12d,6u} r7={1d,27u} r12={12d} r13={1d,43u} r14={7d} r15={6d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={21d,15u} r101={6d} r102={1d,27u} r103={1d,28u,2e} r104={6d} r105={6d} r106={6d} r114={2d,5u} r115={2d,4u} r117={1d,2u} r119={1d,2u} r121={1d,2u} r123={1d,2u} r127={3d,9u} r128={2d,5u} r131={3d,11u} r132={3d,15u} r136={1d,2u} r143={1d,2u} r146={1d,2u} r150={1d,2u} r156={1d,2u} r158={2d,14u} r163={2d,4u} r165={2d,5u} r166={2d,10u} r167={2d,5u} r168={2d,10u} r169={1d,14u} r170={1d,7u} r171={1d,1u} r172={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r178={1d,1u} r179={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={2d,1u} r200={2d,1u} r201={1d,2u} r202={1d,5u} r203={1d,5u} 
;;    total ref usage 952{613d,337u,2e} in 234{228 regular + 6 call} insns.
(note 25 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 25 3 2 (set (reg/v:SI 165 [ x1 ])
        (reg:SI 0 r0 [ x1 ])) "../System/ugui.c":4651:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ x1 ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 166 [ y1 ])
        (reg:SI 1 r1 [ y1 ])) "../System/ugui.c":4651:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ y1 ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 167 [ x2 ])
        (reg:SI 2 r2 [ x2 ])) "../System/ugui.c":4651:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ x2 ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 168 [ y2 ])
        (reg:SI 3 r3 [ y2 ])) "../System/ugui.c":4651:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ y2 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 169 [ r ])
        (mem/c:SI (reg/f:SI 103 afp) [1 r+0 S4 A64])) "../System/ugui.c":4651:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 103 afp) [1 r+0 S4 A64])
        (nil)))
(insn 7 6 8 2 (set (reg/v:SI 170 [ c ])
        (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                (const_int 4 [0x4])) [1 c+0 S4 A32])) "../System/ugui.c":4651:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                (const_int 4 [0x4])) [1 c+0 S4 A32])
        (nil)))
(note 8 7 27 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 27 8 28 2 (debug_marker) "../System/ugui.c":4652:4 -1
     (nil))
(debug_insn 28 27 29 2 (debug_marker) "../System/ugui.c":4654:4 -1
     (nil))
(insn 29 28 30 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 167 [ x2 ])
            (reg/v:SI 165 [ x1 ]))) "../System/ugui.c":4654:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 30 29 31 2 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 32)
            (pc))) "../System/ugui.c":4654:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 32)
(note 31 30 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 9 31 10 3 (set (reg:SI 171 [ x1 ])
        (reg/v:SI 165 [ x1 ])) "../System/ugui.c":4654:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 165 [ x1 ])
        (nil)))
(insn 10 9 11 3 (set (reg/v:SI 165 [ x1 ])
        (reg/v:SI 167 [ x2 ])) "../System/ugui.c":4654:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 167 [ x2 ])
        (nil)))
(insn 11 10 32 3 (set (reg/v:SI 167 [ x2 ])
        (reg:SI 171 [ x1 ])) "../System/ugui.c":4654:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 171 [ x1 ])
        (nil)))
(code_label 32 11 33 4 213 (nil) [1 uses])
(note 33 32 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 34 33 35 4 (var_location:SI x (clobber (const_int 0 [0]))) "../System/ugui.c":4656:9 -1
     (nil))
(debug_insn 35 34 36 4 (var_location:SI x2 (reg/v:SI 167 [ x2 ])) -1
     (nil))
(debug_insn 36 35 37 4 (var_location:SI x1 (reg/v:SI 165 [ x1 ])) -1
     (nil))
(debug_insn 37 36 38 4 (debug_marker) "../System/ugui.c":4660:4 -1
     (nil))
(insn 38 37 39 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 168 [ y2 ])
            (reg/v:SI 166 [ y1 ]))) "../System/ugui.c":4660:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 39 38 40 4 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) "../System/ugui.c":4660:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 41)
(note 40 39 12 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 12 40 13 5 (set (reg:SI 172 [ y1 ])
        (reg/v:SI 166 [ y1 ])) "../System/ugui.c":4660:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 166 [ y1 ])
        (nil)))
(insn 13 12 14 5 (set (reg/v:SI 166 [ y1 ])
        (reg/v:SI 168 [ y2 ])) "../System/ugui.c":4660:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 168 [ y2 ])
        (nil)))
(insn 14 13 41 5 (set (reg/v:SI 168 [ y2 ])
        (reg:SI 172 [ y1 ])) "../System/ugui.c":4660:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 172 [ y1 ])
        (nil)))
(code_label 41 14 42 6 214 (nil) [1 uses])
(note 42 41 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 6 (var_location:SI y (clobber (const_int 0 [0]))) "../System/ugui.c":4662:9 -1
     (nil))
(debug_insn 44 43 45 6 (var_location:SI y2 (reg/v:SI 168 [ y2 ])) -1
     (nil))
(debug_insn 45 44 46 6 (var_location:SI y1 (reg/v:SI 166 [ y1 ])) -1
     (nil))
(debug_insn 46 45 49 6 (debug_marker) "../System/ugui.c":4667:4 -1
     (nil))
(insn 49 46 50 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 169 [ r ])
            (const_int 0 [0]))) "../System/ugui.c":4667:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 50 49 51 6 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 313)
            (pc))) "../System/ugui.c":4667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 451937940 (nil)))
 -> 313)
(note 51 50 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 7 (debug_marker) "../System/ugui.c":4669:4 -1
     (nil))
(insn 53 52 54 7 (set (reg:SI 174)
        (ashift:SI (reg/v:SI 169 [ r ])
            (const_int 1 [0x1]))) "../System/ugui.c":4669:16 147 {*arm_shiftsi3}
     (nil))
(insn 54 53 55 7 (set (reg/v:SI 131 [ xd ])
        (minus:SI (const_int 3 [0x3])
            (reg:SI 174))) "../System/ugui.c":4669:7 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 174)
        (nil)))
(debug_insn 55 54 56 7 (var_location:SI xd (reg/v:SI 131 [ xd ])) "../System/ugui.c":4669:7 -1
     (nil))
(debug_insn 56 55 57 7 (debug_marker) "../System/ugui.c":4670:4 -1
     (nil))
(debug_insn 57 56 58 7 (var_location:SI x (const_int 0 [0])) "../System/ugui.c":4670:6 -1
     (nil))
(debug_insn 58 57 59 7 (debug_marker) "../System/ugui.c":4671:4 -1
     (nil))
(debug_insn 59 58 60 7 (var_location:SI y (reg/v:SI 169 [ r ])) "../System/ugui.c":4671:6 -1
     (nil))
(debug_insn 60 59 61 7 (debug_marker) "../System/ugui.c":4673:4 -1
     (nil))
(insn 61 60 330 7 (set (reg:SI 202)
        (plus:SI (reg/v:SI 165 [ x1 ])
            (reg/v:SI 169 [ r ]))) "../System/ugui.c":4673:4 7 {*arm_addsi3}
     (nil))
(insn 330 61 62 7 (set (reg/v:SI 114 [ x1 ])
        (reg:SI 202)) "../System/ugui.c":4673:4 -1
     (nil))
(insn 62 330 331 7 (set (reg:SI 203)
        (minus:SI (reg/v:SI 167 [ x2 ])
            (reg/v:SI 169 [ r ]))) "../System/ugui.c":4673:4 45 {*arm_subsi3_insn}
     (nil))
(insn 331 62 63 7 (set (reg/v:SI 115 [ x2 ])
        (reg:SI 203)) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 63 331 64 7 (var_location:SI x1 (reg:SI 202)) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 64 63 65 7 (var_location:SI y1 (reg/v:SI 166 [ y1 ])) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 65 64 66 7 (var_location:SI x2 (reg:SI 203)) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 66 65 67 7 (var_location:SI y2 (reg/v:SI 168 [ y2 ])) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 67 66 68 7 (var_location:SI c (reg/v:SI 170 [ c ])) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 68 67 69 7 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 69 68 70 7 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 70 69 71 7 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 71 70 72 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 202)
            (reg:SI 203))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 72 71 73 7 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 74)
(note 73 72 16 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 16 73 17 8 (set (reg/v:SI 114 [ x1 ])
        (reg:SI 203)) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 74 8 (set (reg/v:SI 115 [ x2 ])
        (reg:SI 202)) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 173 [ x1 ])
        (nil)))
(code_label 74 17 75 9 216 (nil) [1 uses])
(note 75 74 76 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 77 9 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 77 76 78 9 (var_location:SI x2 (reg/v:SI 115 [ x2 ])) -1
     (nil))
(debug_insn 78 77 79 9 (var_location:SI x1 (reg/v:SI 114 [ x1 ])) -1
     (nil))
(debug_insn 79 78 80 9 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 80 79 81 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 166 [ y1 ])
            (reg/v:SI 168 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 81 80 84 9 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 292)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 292)
(note 84 81 21 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 21 84 22 10 (set (reg/v:SI 163 [ y2 ])
        (reg/v:SI 168 [ y2 ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 85 10 (set (reg/v:SI 127 [ y1 ])
        (reg/v:SI 166 [ y1 ])) 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 28
(note 85 22 86 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 86 85 87 11 (var_location:SI m (reg/v:SI 127 [ y1 ])) -1
     (nil))
(debug_insn 87 86 88 11 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 88 87 89 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ y1 ])
            (reg/v:SI 163 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 89 88 302 11 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 137)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673260 (nil)))
 -> 137)
      ; pc falls through to BB 18
(code_label 302 89 93 12 228 (nil) [1 uses])
(note 93 302 94 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 94 93 95 12 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 95 94 96 12 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg/v:SI 170 [ c ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 95 97 12 (set (reg/f:SI 175 [ gui.4_74->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 143 [ gui.4_74 ])
                (const_int 124 [0x7c])) [10 gui.4_74->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ gui.4_74 ])
        (nil)))
(insn 97 96 98 12 (set (reg:SI 3 r3)
        (reg/v:SI 163 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 98 97 99 12 (set (reg:SI 2 r2)
        (reg/v:SI 115 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 99 98 100 12 (set (reg:SI 1 r1)
        (reg/v:SI 127 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 100 99 101 12 (set (reg:SI 0 r0)
        (reg/v:SI 114 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 101 100 102 12 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 175 [ gui.4_74->driver[1].driver ]) [0 *_59 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 175 [ gui.4_74->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 102 101 104 12 (set (reg:SI 176)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 104 102 105 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 176)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(jump_insn 105 104 124 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 148)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 148)
      ; pc falls through to BB 11
(code_label 124 105 110 14 222 (nil) [1 uses])
(note 110 124 111 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 111 110 112 14 (var_location:SI n (reg/v:SI 128 [ n ])) -1
     (nil))
(debug_insn 112 111 114 14 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 114 112 115 14 (set (reg/f:SI 178 [ gui ])
        (mem/f/c:SI (reg/f:SI 201) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 115 114 116 14 (set (reg/f:SI 179 [ gui.6_65->pset ])
        (mem/f:SI (reg/f:SI 178 [ gui ]) [3 gui.6_65->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 178 [ gui ])
        (nil)))
(insn 116 115 117 14 (set (reg:SI 2 r2)
        (reg/v:SI 170 [ c ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 117 116 118 14 (set (reg:SI 1 r1)
        (reg/v:SI 127 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 119 14 (set (reg:SI 0 r0)
        (reg/v:SI 128 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 119 118 120 14 (parallel [
            (call (mem:SI (reg/f:SI 179 [ gui.6_65->pset ]) [0 *_66 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 179 [ gui.6_65->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 120 119 121 14 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 121 120 122 14 (set (reg/v:SI 128 [ n ])
        (plus:SI (reg/v:SI 128 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 122 121 123 14 (var_location:SI n (reg/v:SI 128 [ n ])) -1
     (nil))
(debug_insn 123 122 125 14 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 125 123 126 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ x2 ])
            (reg/v:SI 128 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 126 125 127 14 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 124)
(note 127 126 128 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 128 127 129 15 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 129 128 130 15 (set (reg/v:SI 127 [ y1 ])
        (plus:SI (reg/v:SI 127 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 130 129 131 15 (var_location:SI m (reg/v:SI 127 [ y1 ])) -1
     (nil))
(debug_insn 131 130 132 15 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 132 131 133 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ y1 ])
            (reg/v:SI 163 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 133 132 137 15 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 141)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 141)
      ; pc falls through to BB 18
(code_label 137 133 138 16 219 (nil) [1 uses])
(note 138 137 139 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 139 138 140 16 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ x1 ])
            (reg/v:SI 115 [ x2 ]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 140 139 141 16 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 148)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 148)
(code_label 141 140 142 17 223 (nil) [1 uses])
(note 142 141 143 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 143 142 144 17 (var_location:SI m (reg/v:SI 127 [ y1 ])) -1
     (nil))
(debug_insn 144 143 145 17 (var_location:SI n (reg/v:SI 114 [ x1 ])) -1
     (nil))
(debug_insn 145 144 18 17 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 18 145 148 17 (set (reg/v:SI 128 [ n ])
        (reg/v:SI 114 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 14
(code_label 148 18 149 18 220 (nil) [2 uses])
(note 149 148 19 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 19 149 20 18 (set (reg/v:SI 158 [ y ])
        (reg/v:SI 169 [ r ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 325 18 (set (reg/v:SI 132 [ x ])
        (const_int 0 [0])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 325 20 326 18 (set (reg:SI 199)
        (minus:SI (reg/v:SI 166 [ y1 ])
            (reg/v:SI 169 [ r ]))) 45 {*arm_subsi3_insn}
     (nil))
(insn 326 325 285 18 (set (reg:SI 200)
        (plus:SI (reg/v:SI 168 [ y2 ])
            (reg/v:SI 169 [ r ]))) 7 {*arm_addsi3}
     (nil))
(code_label 285 326 150 19 227 (nil) [0 uses])
(note 150 285 151 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 151 150 152 19 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 152 151 153 19 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 153 152 154 19 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 154 153 155 19 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 155 154 156 19 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 156 155 157 19 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 157 156 158 19 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 158 157 159 19 (var_location:SI xd (reg/v:SI 131 [ xd ])) -1
     (nil))
(debug_insn 159 158 160 19 (var_location:SI y (reg/v:SI 158 [ y ])) -1
     (nil))
(debug_insn 160 159 161 19 (var_location:SI x (reg/v:SI 132 [ x ])) -1
     (nil))
(debug_insn 161 160 162 19 (debug_marker) "../System/ugui.c":4677:6 -1
     (nil))
(debug_insn 162 161 163 19 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 163 162 164 19 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 164 163 165 19 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 165 164 166 19 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 166 165 167 19 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 167 166 168 19 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 168 167 169 19 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 169 168 170 19 (var_location:SI xd (reg/v:SI 131 [ xd ])) -1
     (nil))
(debug_insn 170 169 171 19 (var_location:SI y (reg/v:SI 158 [ y ])) -1
     (nil))
(debug_insn 171 170 172 19 (var_location:SI x (reg/v:SI 132 [ x ])) -1
     (nil))
(debug_insn 172 171 176 19 (debug_marker) "../System/ugui.c":4679:9 -1
     (nil))
(insn 176 172 178 19 (set (reg:SI 150 [ _86 ])
        (plus:SI (reg:SI 203)
            (reg/v:SI 132 [ x ]))) 7 {*arm_addsi3}
     (nil))
(insn 178 176 180 19 (set (reg:SI 117 [ _7 ])
        (plus:SI (reg:SI 199)
            (reg/v:SI 169 [ r ]))) "../System/ugui.c":4679:9 7 {*arm_addsi3}
     (nil))
(insn 180 178 181 19 (set (reg:SI 119 [ _9 ])
        (minus:SI (reg:SI 200)
            (reg/v:SI 169 [ r ]))) "../System/ugui.c":4679:9 45 {*arm_subsi3_insn}
     (nil))
(insn 181 180 182 19 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg/v:SI 170 [ c ])) "../System/ugui.c":4679:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 182 181 183 19 (set (reg:SI 3 r3)
        (reg:SI 119 [ _9 ])) "../System/ugui.c":4679:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 183 182 184 19 (set (reg:SI 2 r2)
        (reg:SI 150 [ _86 ])) "../System/ugui.c":4679:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 184 183 185 19 (set (reg:SI 1 r1)
        (reg:SI 117 [ _7 ])) "../System/ugui.c":4679:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 185 184 186 19 (set (reg:SI 0 r0)
        (reg:SI 150 [ _86 ])) "../System/ugui.c":4679:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150 [ _86 ])
        (nil)))
(call_insn 186 185 187 19 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4679:9 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 187 186 189 19 (debug_marker) "../System/ugui.c":4680:9 -1
     (nil))
(insn 189 187 190 19 (set (reg:SI 146 [ _81 ])
        (minus:SI (reg:SI 202)
            (reg/v:SI 132 [ x ]))) 45 {*arm_subsi3_insn}
     (nil))
(insn 190 189 191 19 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg/v:SI 170 [ c ])) "../System/ugui.c":4680:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 190 192 19 (set (reg:SI 3 r3)
        (reg:SI 119 [ _9 ])) "../System/ugui.c":4680:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _9 ])
        (nil)))
(insn 192 191 193 19 (set (reg:SI 2 r2)
        (reg:SI 146 [ _81 ])) "../System/ugui.c":4680:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 193 192 194 19 (set (reg:SI 1 r1)
        (reg:SI 117 [ _7 ])) "../System/ugui.c":4680:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _7 ])
        (nil)))
(insn 194 193 195 19 (set (reg:SI 0 r0)
        (reg:SI 146 [ _81 ])) "../System/ugui.c":4680:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 146 [ _81 ])
        (nil)))
(call_insn 195 194 196 19 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4680:9 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 196 195 197 19 (debug_marker) "../System/ugui.c":4682:6 -1
     (nil))
(insn 197 196 198 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 132 [ x ])
            (const_int 0 [0]))) "../System/ugui.c":4682:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 198 197 199 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 224)
            (pc))) "../System/ugui.c":4682:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 224)
(note 199 198 200 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 200 199 201 21 (debug_marker) "../System/ugui.c":4684:9 -1
     (nil))
(insn 201 200 202 21 (set (reg:SI 184)
        (minus:SI (reg/v:SI 165 [ x1 ])
            (reg/v:SI 158 [ y ]))) "../System/ugui.c":4684:24 45 {*arm_subsi3_insn}
     (nil))
(insn 202 201 205 21 (set (reg:SI 121 [ _13 ])
        (plus:SI (reg:SI 184)
            (reg/v:SI 169 [ r ]))) "../System/ugui.c":4684:9 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 184)
        (nil)))
(insn 205 202 206 21 (set (reg:SI 185)
        (plus:SI (reg/v:SI 166 [ y1 ])
            (reg/v:SI 169 [ r ]))) 7 {*arm_addsi3}
     (nil))
(insn 206 205 207 21 (set (reg:SI 136 [ _63 ])
        (minus:SI (reg:SI 185)
            (reg/v:SI 132 [ x ]))) 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 185)
        (nil)))
(insn 207 206 208 21 (set (reg:SI 186)
        (minus:SI (reg/v:SI 168 [ y2 ])
            (reg/v:SI 169 [ r ]))) 45 {*arm_subsi3_insn}
     (nil))
(insn 208 207 209 21 (set (reg:SI 156 [ _93 ])
        (plus:SI (reg:SI 186)
            (reg/v:SI 132 [ x ]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 186)
        (nil)))
(insn 209 208 210 21 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg/v:SI 170 [ c ])) "../System/ugui.c":4684:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 210 209 211 21 (set (reg:SI 3 r3)
        (reg:SI 156 [ _93 ])) "../System/ugui.c":4684:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 211 210 212 21 (set (reg:SI 2 r2)
        (reg:SI 121 [ _13 ])) "../System/ugui.c":4684:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 212 211 213 21 (set (reg:SI 1 r1)
        (reg:SI 136 [ _63 ])) "../System/ugui.c":4684:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 213 212 214 21 (set (reg:SI 0 r0)
        (reg:SI 121 [ _13 ])) "../System/ugui.c":4684:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _13 ])
        (nil)))
(call_insn 214 213 215 21 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4684:9 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 215 214 216 21 (debug_marker) "../System/ugui.c":4685:9 -1
     (nil))
(insn 216 215 217 21 (set (reg:SI 187)
        (plus:SI (reg/v:SI 167 [ x2 ])
            (reg/v:SI 158 [ y ]))) "../System/ugui.c":4685:24 7 {*arm_addsi3}
     (nil))
(insn 217 216 218 21 (set (reg:SI 123 [ _19 ])
        (minus:SI (reg:SI 187)
            (reg/v:SI 169 [ r ]))) "../System/ugui.c":4685:9 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 187)
        (nil)))
(insn 218 217 219 21 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg/v:SI 170 [ c ])) "../System/ugui.c":4685:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 219 218 220 21 (set (reg:SI 3 r3)
        (reg:SI 156 [ _93 ])) "../System/ugui.c":4685:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156 [ _93 ])
        (nil)))
(insn 220 219 221 21 (set (reg:SI 2 r2)
        (reg:SI 123 [ _19 ])) "../System/ugui.c":4685:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 221 220 222 21 (set (reg:SI 1 r1)
        (reg:SI 136 [ _63 ])) "../System/ugui.c":4685:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _63 ])
        (nil)))
(insn 222 221 223 21 (set (reg:SI 0 r0)
        (reg:SI 123 [ _19 ])) "../System/ugui.c":4685:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _19 ])
        (nil)))
(call_insn 223 222 224 21 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4685:9 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(code_label 224 223 225 22 224 (nil) [1 uses])
(note 225 224 226 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 226 225 229 22 (debug_marker) "../System/ugui.c":4687:6 -1
     (nil))
(insn 229 226 230 22 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 131 [ xd ])
            (const_int 0 [0]))) "../System/ugui.c":4687:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 230 229 231 22 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 256)
            (pc))) "../System/ugui.c":4687:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 256)
(note 231 230 232 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 232 231 233 23 (debug_marker) "../System/ugui.c":4689:9 -1
     (nil))
(insn 233 232 234 23 (set (reg:SI 188)
        (ashift:SI (reg/v:SI 132 [ x ])
            (const_int 2 [0x2]))) "../System/ugui.c":4689:12 147 {*arm_shiftsi3}
     (nil))
(insn 234 233 235 23 (set (reg:SI 189)
        (plus:SI (reg:SI 188)
            (const_int 6 [0x6]))) "../System/ugui.c":4689:12 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 188)
        (nil)))
(insn 235 234 236 23 (set (reg/v:SI 131 [ xd ])
        (plus:SI (reg/v:SI 131 [ xd ])
            (reg:SI 189))) "../System/ugui.c":4689:12 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 189)
        (nil)))
(debug_insn 236 235 237 23 (var_location:SI xd (reg/v:SI 131 [ xd ])) -1
     (nil))
(debug_insn 237 236 238 23 (var_location:SI y (reg/v:SI 158 [ y ])) -1
     (nil))
(debug_insn 238 237 239 23 (debug_marker) "../System/ugui.c":4696:6 -1
     (nil))
(insn 239 238 240 23 (set (reg/v:SI 132 [ x ])
        (plus:SI (reg/v:SI 132 [ x ])
            (const_int 1 [0x1]))) "../System/ugui.c":4696:7 7 {*arm_addsi3}
     (nil))
(debug_insn 240 239 241 23 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 241 240 242 23 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 242 241 243 23 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 243 242 244 23 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 244 243 245 23 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 245 244 246 23 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 246 245 247 23 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 247 246 248 23 (var_location:SI xd (reg/v:SI 131 [ xd ])) -1
     (nil))
(debug_insn 248 247 249 23 (var_location:SI y (reg/v:SI 158 [ y ])) -1
     (nil))
(debug_insn 249 248 250 23 (var_location:SI x (reg/v:SI 132 [ x ])) -1
     (nil))
(debug_insn 250 249 251 23 (debug_marker) "../System/ugui.c":4675:10 -1
     (nil))
(insn 251 250 252 23 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 132 [ x ])
            (reg/v:SI 158 [ y ]))) "../System/ugui.c":4675:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 252 251 256 23 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 283)
            (pc))) "../System/ugui.c":4675:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032164 (nil)))
 -> 283)
      ; pc falls through to BB 30
(code_label 256 252 257 24 225 (nil) [1 uses])
(note 257 256 258 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 258 257 259 24 (debug_marker) "../System/ugui.c":4693:9 -1
     (nil))
(insn 259 258 260 24 (set (reg:SI 190)
        (minus:SI (reg/v:SI 132 [ x ])
            (reg/v:SI 158 [ y ]))) "../System/ugui.c":4693:19 45 {*arm_subsi3_insn}
     (nil))
(insn 260 259 261 24 (set (reg:SI 191)
        (ashift:SI (reg:SI 190)
            (const_int 2 [0x2]))) "../System/ugui.c":4693:24 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 190)
        (nil)))
(insn 261 260 262 24 (set (reg:SI 192)
        (plus:SI (reg:SI 191)
            (const_int 10 [0xa]))) "../System/ugui.c":4693:30 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 191)
        (nil)))
(insn 262 261 263 24 (set (reg/v:SI 131 [ xd ])
        (plus:SI (reg/v:SI 131 [ xd ])
            (reg:SI 192))) "../System/ugui.c":4693:12 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 192)
        (nil)))
(debug_insn 263 262 264 24 (var_location:SI xd (reg/v:SI 131 [ xd ])) "../System/ugui.c":4693:12 -1
     (nil))
(debug_insn 264 263 265 24 (debug_marker) "../System/ugui.c":4694:9 -1
     (nil))
(insn 265 264 266 24 (set (reg/v:SI 158 [ y ])
        (plus:SI (reg/v:SI 158 [ y ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":4694:10 7 {*arm_addsi3}
     (nil))
(debug_insn 266 265 267 24 (var_location:SI xd (reg/v:SI 131 [ xd ])) -1
     (nil))
(debug_insn 267 266 268 24 (var_location:SI y (reg/v:SI 158 [ y ])) -1
     (nil))
(debug_insn 268 267 269 24 (debug_marker) "../System/ugui.c":4696:6 -1
     (nil))
(insn 269 268 270 24 (set (reg/v:SI 132 [ x ])
        (plus:SI (reg/v:SI 132 [ x ])
            (const_int 1 [0x1]))) "../System/ugui.c":4696:7 7 {*arm_addsi3}
     (nil))
(debug_insn 270 269 271 24 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 271 270 272 24 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 272 271 273 24 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 273 272 274 24 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 274 273 275 24 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 275 274 276 24 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 276 275 277 24 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":4673:4 -1
     (nil))
(debug_insn 277 276 278 24 (var_location:SI xd (reg/v:SI 131 [ xd ])) -1
     (nil))
(debug_insn 278 277 279 24 (var_location:SI y (reg/v:SI 158 [ y ])) -1
     (nil))
(debug_insn 279 278 280 24 (var_location:SI x (reg/v:SI 132 [ x ])) -1
     (nil))
(debug_insn 280 279 281 24 (debug_marker) "../System/ugui.c":4675:10 -1
     (nil))
(insn 281 280 282 24 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 158 [ y ])
            (reg/v:SI 132 [ x ]))) "../System/ugui.c":4675:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 282 281 332 24 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 313)
            (pc))) "../System/ugui.c":4675:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 132709668 (nil)))
 -> 313)
(note 332 282 327 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 327 332 328 25 (set (reg:SI 199)
        (minus:SI (reg/v:SI 166 [ y1 ])
            (reg/v:SI 158 [ y ]))) 45 {*arm_subsi3_insn}
     (nil))
(insn 328 327 283 25 (set (reg:SI 200)
        (plus:SI (reg/v:SI 168 [ y2 ])
            (reg/v:SI 158 [ y ]))) 7 {*arm_addsi3}
     (nil))
(code_label 283 328 284 26 226 (nil) [1 uses])
(note 284 283 292 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 19
(code_label 292 284 293 27 217 (nil) [1 uses])
(note 293 292 23 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 23 293 24 27 (set (reg/v:SI 163 [ y2 ])
        (reg/v:SI 166 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 294 27 (set (reg/v:SI 127 [ y1 ])
        (reg/v:SI 168 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 294 24 295 28 218 (nil) [0 uses])
(note 295 294 296 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 296 295 297 28 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 297 296 298 28 (var_location:SI y2 (reg/v:SI 163 [ y2 ])) -1
     (nil))
(debug_insn 298 297 299 28 (var_location:SI y1 (reg/v:SI 127 [ y1 ])) -1
     (nil))
(debug_insn 299 298 300 28 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 300 299 301 28 (set (reg/f:SI 201)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":4636:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 301 300 303 28 (set (reg/f:SI 143 [ gui.4_74 ])
        (mem/f/c:SI (reg/f:SI 201) [11 gui+0 S4 A32])) "../System/ugui.c":4636:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 303 301 305 28 (set (reg:SI 195 [ gui.4_74->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 143 [ gui.4_74 ])
                    (const_int 128 [0x80])) [0 gui.4_74->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 305 303 307 28 (set (reg:SI 196)
        (and:SI (reg:SI 195 [ gui.4_74->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 195 [ gui.4_74->driver[1].state ])
        (nil)))
(insn 307 305 308 28 (set (reg:SI 198)
        (zero_extend:SI (subreg:QI (reg:SI 196) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 196)
        (nil)))
(insn 308 307 309 28 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 198)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 198)
        (nil)))
(jump_insn 309 308 313 28 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870908 (nil)))
 -> 302)
      ; pc falls through to BB 16
(code_label 313 309 314 30 212 (nil) [2 uses])
(note 314 313 0 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

;; Function UG_DrawRoundFrame (UG_DrawRoundFrame, funcdef_no=8, decl_uid=5853, cgraph_uid=9, symbol_order=15)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 10 sets: 2 
;; Following path with 3 sets: 3 
;; Following path with 6 sets: 4 
;; Following path with 3 sets: 5 
;; Following path with 6 sets: 6 
;; Following path with 3 sets: 7 
;; Following path with 51 sets: 8 
;; Following path with 3 sets: 9 
;; Following path with 3 sets: 10 
;; Following path with 32 sets: 11 
deferring rescan insn with uid = 18.
;; Following path with 49 sets: 12 
;; Following path with 8 sets: 15 
;; Following path with 16 sets: 13 
;; Following path with 2 sets: 14 
;; Following path with 27 sets: 40 
;; Following path with 23 sets: 17 
;; Following path with 3 sets: 18 
;; Following path with 51 sets: 19 
deferring rescan insn with uid = 22.
;; Following path with 49 sets: 20 
;; Following path with 8 sets: 23 
;; Following path with 16 sets: 21 
;; Following path with 41 sets: 41 
;; Following path with 39 sets: 25 
;; Following path with 67 sets: 26 
deferring rescan insn with uid = 26.
;; Following path with 49 sets: 27 
;; Following path with 8 sets: 30 
;; Following path with 16 sets: 28 
;; Following path with 2 sets: 29 
;; Following path with 2 sets: 22 
;; Following path with 43 sets: 32 
;; Following path with 3 sets: 33 
;; Following path with 64 sets: 34 
deferring rescan insn with uid = 28.
;; Following path with 49 sets: 35 
;; Following path with 8 sets: 38 
;; Following path with 16 sets: 36 
;; Following path with 2 sets: 37 
starting the processing of deferred insns
rescanning insn with uid = 18.
rescanning insn with uid = 22.
rescanning insn with uid = 26.
rescanning insn with uid = 28.
ending the processing of deferred insns


UG_DrawRoundFrame

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={25d,13u} r1={25d,13u} r2={25d,13u} r3={17d,5u} r7={1d,42u} r12={24d} r13={1d,62u} r14={13d} r15={12d} r16={13d} r17={13d} r18={13d} r19={13d} r20={13d} r21={13d} r22={13d} r23={13d} r24={13d} r25={13d} r26={13d} r27={13d} r28={13d} r29={13d} r30={13d} r31={13d} r48={12d} r49={12d} r50={12d} r51={12d} r52={12d} r53={12d} r54={12d} r55={12d} r56={12d} r57={12d} r58={12d} r59={12d} r60={12d} r61={12d} r62={12d} r63={12d} r64={12d} r65={12d} r66={12d} r67={12d} r68={12d} r69={12d} r70={12d} r71={12d} r72={12d} r73={12d} r74={12d} r75={12d} r76={12d} r77={12d} r78={12d} r79={12d} r80={12d} r81={12d} r82={12d} r83={12d} r84={12d} r85={12d} r86={12d} r87={12d} r88={12d} r89={12d} r90={12d} r91={12d} r92={12d} r93={12d} r94={12d} r95={12d} r96={12d} r97={12d} r98={12d} r99={12d} r100={36d,24u} r101={12d} r102={1d,42u} r103={1d,43u,2e} r104={12d} r105={12d} r106={12d} r113={1d,16u} r114={1d,15u} r115={1d,16u} r116={1d,15u} r125={2d,12u} r128={3d,9u} r138={2d,6u} r140={2d,9u} r141={2d,9u} r142={2d,6u} r143={5d,13u} r145={2d,12u} r146={1d,1u} r151={3d,9u} r153={2d,9u} r154={2d,6u} r157={3d,9u} r158={2d,12u} r168={3d,9u} r170={2d,12u} r174={1d,1u} r194={1d,1u} r198={1d,1u} r204={2d,6u} r205={2d,6u} r206={2d,7u} r207={2d,7u} r208={2d,57u} r209={1d,25u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r214={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r230={1d,1u} r231={1d,1u} r233={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r244={1d,1u} r245={1d,1u} r247={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r256={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={4d,8u} r269={2d,1u} r270={2d,1u} r271={2d,1u} r272={2d,1u} r273={2d,1u} r274={2d,1u} r275={2d,1u} r276={2d,1u} 
;;    total ref usage 1812{1179d,631u,2e} in 757{745 regular + 12 call} insns.
(note 29 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 29 3 2 (set (reg/v:SI 204 [ x1 ])
        (reg:SI 0 r0 [ x1 ])) "../System/ugui.c":4735:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ x1 ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 205 [ y1 ])
        (reg:SI 1 r1 [ y1 ])) "../System/ugui.c":4735:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ y1 ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 206 [ x2 ])
        (reg:SI 2 r2 [ x2 ])) "../System/ugui.c":4735:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ x2 ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 207 [ y2 ])
        (reg:SI 3 r3 [ y2 ])) "../System/ugui.c":4735:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ y2 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 208 [ r ])
        (mem/c:SI (reg/f:SI 103 afp) [1 r+0 S4 A64])) "../System/ugui.c":4735:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 103 afp) [1 r+0 S4 A64])
        (nil)))
(insn 7 6 8 2 (set (reg/v:SI 209 [ c ])
        (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                (const_int 4 [0x4])) [1 c+0 S4 A32])) "../System/ugui.c":4735:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                (const_int 4 [0x4])) [1 c+0 S4 A32])
        (nil)))
(note 8 7 31 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 31 8 32 2 (debug_marker) "../System/ugui.c":4736:4 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../System/ugui.c":4737:4 -1
     (nil))
(insn 33 32 34 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 206 [ x2 ])
            (reg/v:SI 204 [ x1 ]))) "../System/ugui.c":4737:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 34 33 35 2 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) "../System/ugui.c":4737:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 36)
(note 35 34 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 9 35 10 3 (set (reg:SI 210 [ x1 ])
        (reg/v:SI 204 [ x1 ])) "../System/ugui.c":4737:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 204 [ x1 ])
        (nil)))
(insn 10 9 11 3 (set (reg/v:SI 204 [ x1 ])
        (reg/v:SI 206 [ x2 ])) "../System/ugui.c":4737:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 206 [ x2 ])
        (nil)))
(insn 11 10 36 3 (set (reg/v:SI 206 [ x2 ])
        (reg:SI 210 [ x1 ])) "../System/ugui.c":4737:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 210 [ x1 ])
        (nil)))
(code_label 36 11 37 4 246 (nil) [1 uses])
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 4 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4739:9 -1
     (nil))
(debug_insn 39 38 40 4 (var_location:SI x2 (reg/v:SI 206 [ x2 ])) -1
     (nil))
(debug_insn 40 39 41 4 (var_location:SI x1 (reg/v:SI 204 [ x1 ])) -1
     (nil))
(debug_insn 41 40 42 4 (debug_marker) "../System/ugui.c":4743:4 -1
     (nil))
(insn 42 41 43 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 207 [ y2 ])
            (reg/v:SI 205 [ y1 ]))) "../System/ugui.c":4743:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 43 42 44 4 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) "../System/ugui.c":4743:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 45)
(note 44 43 12 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 12 44 13 5 (set (reg:SI 211 [ y1 ])
        (reg/v:SI 205 [ y1 ])) "../System/ugui.c":4743:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 205 [ y1 ])
        (nil)))
(insn 13 12 14 5 (set (reg/v:SI 205 [ y1 ])
        (reg/v:SI 207 [ y2 ])) "../System/ugui.c":4743:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 207 [ y2 ])
        (nil)))
(insn 14 13 45 5 (set (reg/v:SI 207 [ y2 ])
        (reg:SI 211 [ y1 ])) "../System/ugui.c":4743:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 211 [ y1 ])
        (nil)))
(code_label 45 14 46 6 247 (nil) [1 uses])
(note 46 45 47 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 6 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4745:9 -1
     (nil))
(debug_insn 48 47 49 6 (var_location:SI y2 (reg/v:SI 207 [ y2 ])) -1
     (nil))
(debug_insn 49 48 50 6 (var_location:SI y1 (reg/v:SI 205 [ y1 ])) -1
     (nil))
(debug_insn 50 49 51 6 (debug_marker) "../System/ugui.c":4750:4 -1
     (nil))
(insn 51 50 52 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 206 [ x2 ])
            (reg/v:SI 208 [ r ]))) "../System/ugui.c":4750:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 52 51 116 6 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 116)
            (pc))) "../System/ugui.c":4750:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 116)
      ; pc falls through to BB 42
(code_label 116 52 117 7 248 (nil) [1 uses])
(note 117 116 118 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 118 117 120 7 (debug_marker) "../System/ugui.c":4751:4 -1
     (nil))
(insn 120 118 121 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 207 [ y2 ])
            (reg/v:SI 208 [ r ]))) "../System/ugui.c":4751:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 121 120 122 7 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 929)
            (pc))) "../System/ugui.c":4751:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 548896828 (nil)))
 -> 929)
(note 122 121 123 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 123 122 124 8 (debug_marker) "../System/ugui.c":4753:4 -1
     (nil))
(insn 124 123 125 8 (set (reg:SI 113 [ _1 ])
        (plus:SI (reg/v:SI 204 [ x1 ])
            (reg/v:SI 208 [ r ]))) "../System/ugui.c":4753:4 7 {*arm_addsi3}
     (nil))
(insn 125 124 126 8 (set (reg:SI 114 [ _2 ])
        (minus:SI (reg/v:SI 206 [ x2 ])
            (reg/v:SI 208 [ r ]))) "../System/ugui.c":4753:4 45 {*arm_subsi3_insn}
     (nil))
(insn 126 125 127 8 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg/v:SI 209 [ c ])) "../System/ugui.c":4753:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 127 126 128 8 (set (reg:SI 3 r3)
        (reg/v:SI 205 [ y1 ])) "../System/ugui.c":4753:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 128 127 129 8 (set (reg:SI 2 r2)
        (reg:SI 114 [ _2 ])) "../System/ugui.c":4753:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 129 128 130 8 (set (reg:SI 1 r1)
        (reg/v:SI 205 [ y1 ])) "../System/ugui.c":4753:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 129 131 8 (set (reg:SI 0 r0)
        (reg:SI 113 [ _1 ])) "../System/ugui.c":4753:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 131 130 132 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4753:4 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 132 131 133 8 (debug_marker) "../System/ugui.c":4754:4 -1
     (nil))
(insn 133 132 134 8 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg/v:SI 209 [ c ])) "../System/ugui.c":4754:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 133 135 8 (set (reg:SI 3 r3)
        (reg/v:SI 207 [ y2 ])) "../System/ugui.c":4754:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 135 134 136 8 (set (reg:SI 2 r2)
        (reg:SI 114 [ _2 ])) "../System/ugui.c":4754:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 136 135 137 8 (set (reg:SI 1 r1)
        (reg/v:SI 207 [ y2 ])) "../System/ugui.c":4754:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 137 136 138 8 (set (reg:SI 0 r0)
        (reg:SI 113 [ _1 ])) "../System/ugui.c":4754:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 138 137 139 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4754:4 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 139 138 140 8 (debug_marker) "../System/ugui.c":4755:4 -1
     (nil))
(insn 140 139 141 8 (set (reg:SI 115 [ _3 ])
        (plus:SI (reg/v:SI 205 [ y1 ])
            (reg/v:SI 208 [ r ]))) "../System/ugui.c":4755:4 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 205 [ y1 ])
        (nil)))
(insn 141 140 142 8 (set (reg:SI 116 [ _4 ])
        (minus:SI (reg/v:SI 207 [ y2 ])
            (reg/v:SI 208 [ r ]))) "../System/ugui.c":4755:4 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 207 [ y2 ])
        (nil)))
(insn 142 141 143 8 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg/v:SI 209 [ c ])) "../System/ugui.c":4755:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 143 142 144 8 (set (reg:SI 3 r3)
        (reg:SI 116 [ _4 ])) "../System/ugui.c":4755:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 144 143 145 8 (set (reg:SI 2 r2)
        (reg/v:SI 204 [ x1 ])) "../System/ugui.c":4755:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 145 144 146 8 (set (reg:SI 1 r1)
        (reg:SI 115 [ _3 ])) "../System/ugui.c":4755:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 146 145 147 8 (set (reg:SI 0 r0)
        (reg/v:SI 204 [ x1 ])) "../System/ugui.c":4755:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 204 [ x1 ])
        (nil)))
(call_insn 147 146 148 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4755:4 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 148 147 149 8 (debug_marker) "../System/ugui.c":4756:4 -1
     (nil))
(insn 149 148 150 8 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg/v:SI 209 [ c ])) "../System/ugui.c":4756:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 150 149 151 8 (set (reg:SI 3 r3)
        (reg:SI 116 [ _4 ])) "../System/ugui.c":4756:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 151 150 152 8 (set (reg:SI 2 r2)
        (reg/v:SI 206 [ x2 ])) "../System/ugui.c":4756:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 152 151 153 8 (set (reg:SI 1 r1)
        (reg:SI 115 [ _3 ])) "../System/ugui.c":4756:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 153 152 154 8 (set (reg:SI 0 r0)
        (reg/v:SI 206 [ x2 ])) "../System/ugui.c":4756:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 206 [ x2 ])
        (nil)))
(call_insn 154 153 155 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4756:4 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 155 154 156 8 (debug_marker) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 156 155 157 8 (var_location:SI x0 (reg:SI 113 [ _1 ])) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 157 156 158 8 (var_location:SI y0 (reg:SI 115 [ _3 ])) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 158 157 159 8 (var_location:SI r (reg/v:SI 208 [ r ])) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 159 158 160 8 (var_location:QI s (const_int 12 [0xc])) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 160 159 161 8 (var_location:SI c (reg/v:SI 209 [ c ])) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 161 160 162 8 (debug_marker:BLK) "../System/ugui.c":4843:6 -1
     (nil))
(debug_insn 162 161 163 8 (debug_marker) "../System/ugui.c":4845:4 -1
     (nil))
(debug_insn 163 162 166 8 (debug_marker) "../System/ugui.c":4847:4 -1
     (nil))
(insn 166 163 167 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 0 [0]))) "../System/ugui.c":4847:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 167 166 168 8 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 845)
            (pc))) "../System/ugui.c":4847:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 283038348 (nil)))
 -> 845)
(note 168 167 169 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 169 168 172 9 (debug_marker) "../System/ugui.c":4848:4 -1
     (nil))
(insn 172 169 173 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 0 [0]))) "../System/ugui.c":4848:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 173 172 174 9 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 456)
            (pc))) "../System/ugui.c":4848:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 283038348 (nil)))
 -> 456)
(note 174 173 175 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 175 174 178 10 (debug_marker) "../System/ugui.c":4849:4 -1
     (nil))
(insn 178 175 179 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 208 [ r ])
            (const_int 0 [0]))) "../System/ugui.c":4849:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 179 178 180 10 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 929)
            (pc))) "../System/ugui.c":4849:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 283038348 (nil)))
 -> 929)
(note 180 179 181 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 181 180 182 11 (var_location:SI x0 (reg:SI 113 [ _1 ])) -1
     (nil))
(debug_insn 182 181 183 11 (var_location:SI y0 (reg:SI 115 [ _3 ])) -1
     (nil))
(debug_insn 183 182 184 11 (var_location:SI r (reg/v:SI 208 [ r ])) -1
     (nil))
(debug_insn 184 183 185 11 (var_location:SI c (reg/v:SI 209 [ c ])) -1
     (nil))
(debug_insn 185 184 186 11 (debug_marker:BLK) "../System/ugui.c":4843:6 -1
     (nil))
(debug_insn 186 185 187 11 (var_location:QI s (const_int 12 [0xc])) -1
     (nil))
(debug_insn 187 186 188 11 (debug_marker) "../System/ugui.c":4851:4 -1
     (nil))
(insn 188 187 189 11 (set (reg:SI 212)
        (ashift:SI (reg/v:SI 208 [ r ])
            (const_int 1 [0x1]))) "../System/ugui.c":4851:16 147 {*arm_shiftsi3}
     (nil))
(insn 189 188 190 11 (set (reg/v:SI 143 [ xd ])
        (minus:SI (const_int 1 [0x1])
            (reg:SI 212))) "../System/ugui.c":4851:7 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 212)
        (nil)))
(debug_insn 190 189 191 11 (var_location:SI xd (reg/v:SI 143 [ xd ])) "../System/ugui.c":4851:7 -1
     (nil))
(debug_insn 191 190 192 11 (debug_marker) "../System/ugui.c":4852:4 -1
     (nil))
(debug_insn 192 191 193 11 (var_location:SI yd (const_int 0 [0])) "../System/ugui.c":4852:7 -1
     (nil))
(debug_insn 193 192 194 11 (debug_marker) "../System/ugui.c":4853:4 -1
     (nil))
(debug_insn 194 193 195 11 (var_location:SI e (const_int 0 [0])) "../System/ugui.c":4853:6 -1
     (nil))
(debug_insn 195 194 196 11 (debug_marker) "../System/ugui.c":4854:4 -1
     (nil))
(debug_insn 196 195 197 11 (var_location:SI x (reg/v:SI 208 [ r ])) "../System/ugui.c":4854:6 -1
     (nil))
(debug_insn 197 196 198 11 (debug_marker) "../System/ugui.c":4855:4 -1
     (nil))
(debug_insn 198 197 199 11 (var_location:SI y (const_int 0 [0])) "../System/ugui.c":4855:6 -1
     (nil))
(debug_insn 199 198 200 11 (debug_marker) "../System/ugui.c":4857:4 -1
     (nil))
(debug_insn 200 199 201 11 (var_location:SI e (const_int 0 [0])) -1
     (nil))
(debug_insn 201 200 202 11 (var_location:SI yd (const_int 0 [0])) -1
     (nil))
(debug_insn 202 201 203 11 (var_location:SI xd (reg/v:SI 143 [ xd ])) -1
     (nil))
(debug_insn 203 202 204 11 (var_location:SI y (const_int 0 [0])) -1
     (nil))
(debug_insn 204 203 205 11 (var_location:SI x (reg/v:SI 208 [ r ])) -1
     (nil))
(debug_insn 205 204 15 11 (debug_marker) "../System/ugui.c":4857:10 -1
     (nil))
(insn 15 205 16 11 (set (reg/v:SI 154 [ xd ])
        (reg/v:SI 143 [ xd ])) "../System/ugui.c":4851:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 11 (set (reg/v:SI 140 [ x ])
        (reg/v:SI 208 [ r ])) "../System/ugui.c":4851:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 11 (set (reg/v:SI 128 [ e ])
        (const_int 0 [0])) "../System/ugui.c":4853:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 943 11 (set (reg/v:SI 125 [ y ])
        (reg/v:SI 128 [ e ])) "../System/ugui.c":4855:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 943 18 944 11 (set (reg:SI 273)
        (minus:SI (reg:SI 115 [ _3 ])
            (reg/v:SI 208 [ r ]))) 45 {*arm_subsi3_insn}
     (nil))
(insn 944 943 945 11 (set (reg/f:SI 268)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1
     (nil))
(insn 945 944 290 11 (set (reg:SI 271)
        (minus:SI (reg:SI 113 [ _1 ])
            (reg/v:SI 208 [ r ]))) 45 {*arm_subsi3_insn}
     (nil))
(code_label 290 945 206 12 255 (nil) [0 uses])
(note 206 290 207 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 207 206 208 12 (set (reg:SI 198 [ _269 ])
        (reg/v:SI 125 [ y ])) 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 208 207 209 12 (var_location:SI e (reg/v:SI 128 [ e ])) -1
     (nil))
(debug_insn 209 208 210 12 (var_location:SI yd (ashift:SI (reg/v:SI 125 [ y ])
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 210 209 211 12 (var_location:SI xd (reg/v:SI 154 [ xd ])) -1
     (nil))
(debug_insn 211 210 212 12 (var_location:SI y (reg/v:SI 125 [ y ])) -1
     (nil))
(debug_insn 212 211 213 12 (var_location:SI x (reg/v:SI 140 [ x ])) -1
     (nil))
(debug_insn 213 212 214 12 (debug_marker) "../System/ugui.c":4860:7 -1
     (nil))
(debug_insn 214 213 215 12 (debug_marker) "../System/ugui.c":4861:7 -1
     (nil))
(debug_insn 215 214 216 12 (debug_marker) "../System/ugui.c":4864:7 -1
     (nil))
(debug_insn 216 215 218 12 (debug_marker) "../System/ugui.c":4864:23 -1
     (nil))
(insn 218 216 220 12 (set (reg:SI 214)
        (minus:SI (reg:SI 113 [ _1 ])
            (reg/v:SI 125 [ y ]))) "../System/ugui.c":4864:23 45 {*arm_subsi3_insn}
     (nil))
(insn 220 218 221 12 (set (reg/f:SI 216 [ gui ])
        (mem/f/c:SI (reg/f:SI 268) [11 gui+0 S4 A32])) "../System/ugui.c":4864:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 221 220 222 12 (set (reg/f:SI 217 [ gui.19_43->pset ])
        (mem/f:SI (reg/f:SI 216 [ gui ]) [3 gui.19_43->pset+0 S4 A32])) "../System/ugui.c":4864:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 216 [ gui ])
        (nil)))
(insn 222 221 223 12 (set (reg:SI 2 r2)
        (reg/v:SI 209 [ c ])) "../System/ugui.c":4864:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 223 222 224 12 (set (reg:SI 1 r1)
        (reg:SI 273)) "../System/ugui.c":4864:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 224 223 225 12 (set (reg:SI 0 r0)
        (reg:SI 214)) "../System/ugui.c":4864:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 214)
        (nil)))
(call_insn 225 224 226 12 (parallel [
            (call (mem:SI (reg/f:SI 217 [ gui.19_43->pset ]) [0 *_44 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4864:23 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 217 [ gui.19_43->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 226 225 227 12 (debug_marker) "../System/ugui.c":4865:7 -1
     (nil))
(debug_insn 227 226 228 12 (debug_marker) "../System/ugui.c":4865:23 -1
     (nil))
(insn 228 227 231 12 (set (reg:SI 218)
        (minus:SI (reg:SI 115 [ _3 ])
            (reg/v:SI 125 [ y ]))) "../System/ugui.c":4865:23 45 {*arm_subsi3_insn}
     (nil))
(insn 231 228 232 12 (set (reg/f:SI 221 [ gui ])
        (mem/f/c:SI (reg/f:SI 268) [11 gui+0 S4 A32])) "../System/ugui.c":4865:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 232 231 233 12 (set (reg/f:SI 222 [ gui.20_48->pset ])
        (mem/f:SI (reg/f:SI 221 [ gui ]) [3 gui.20_48->pset+0 S4 A32])) "../System/ugui.c":4865:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 221 [ gui ])
        (nil)))
(insn 233 232 234 12 (set (reg:SI 2 r2)
        (reg/v:SI 209 [ c ])) "../System/ugui.c":4865:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 234 233 235 12 (set (reg:SI 1 r1)
        (reg:SI 218)) "../System/ugui.c":4865:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 218)
        (nil)))
(insn 235 234 236 12 (set (reg:SI 0 r0)
        (reg:SI 271)) "../System/ugui.c":4865:23 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 236 235 237 12 (parallel [
            (call (mem:SI (reg/f:SI 222 [ gui.20_48->pset ]) [0 *_49 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4865:23 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 222 [ gui.20_48->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 237 236 238 12 (debug_marker) "../System/ugui.c":4868:7 -1
     (nil))
(debug_insn 238 237 239 12 (debug_marker) "../System/ugui.c":4869:7 -1
     (nil))
(debug_insn 239 238 240 12 (debug_marker) "../System/ugui.c":4872:7 -1
     (nil))
(debug_insn 240 239 241 12 (debug_marker) "../System/ugui.c":4873:7 -1
     (nil))
(debug_insn 241 240 242 12 (debug_marker) "../System/ugui.c":4875:7 -1
     (nil))
(insn 242 241 243 12 (set (reg/v:SI 125 [ y ])
        (plus:SI (reg/v:SI 125 [ y ])
            (const_int 1 [0x1]))) "../System/ugui.c":4875:8 7 {*arm_addsi3}
     (nil))
(debug_insn 243 242 244 12 (var_location:SI y (reg/v:SI 125 [ y ])) "../System/ugui.c":4875:8 -1
     (nil))
(debug_insn 244 243 245 12 (debug_marker) "../System/ugui.c":4876:7 -1
     (nil))
(insn 245 244 246 12 (set (reg:SI 223 [ yd ])
        (ashift:SI (reg:SI 198 [ _269 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4876:9 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 198 [ _269 ])
        (nil)))
(insn 246 245 247 12 (set (reg/v:SI 128 [ e ])
        (plus:SI (reg/v:SI 128 [ e ])
            (reg:SI 223 [ yd ]))) "../System/ugui.c":4876:9 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 223 [ yd ])
        (nil)))
(debug_insn 247 246 248 12 (var_location:SI e (reg/v:SI 128 [ e ])) "../System/ugui.c":4876:9 -1
     (nil))
(debug_insn 248 247 249 12 (debug_marker) "../System/ugui.c":4877:7 -1
     (nil))
(debug_insn 249 248 250 12 (var_location:SI D#31 (ashift:SI (reg/v:SI 125 [ y ])
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 250 249 251 12 (var_location:SI yd (debug_expr:SI D#31)) "../System/ugui.c":4877:10 -1
     (nil))
(debug_insn 251 250 252 12 (debug_marker) "../System/ugui.c":4878:7 -1
     (nil))
(insn 252 251 253 12 (set (reg:SI 224)
        (ashift:SI (reg/v:SI 128 [ e ])
            (const_int 1 [0x1]))) "../System/ugui.c":4878:16 147 {*arm_shiftsi3}
     (nil))
(insn 253 252 256 12 (set (reg:SI 225)
        (plus:SI (reg:SI 224)
            (reg/v:SI 154 [ xd ]))) "../System/ugui.c":4878:22 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 224)
        (nil)))
(insn 256 253 257 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 225)
            (const_int 0 [0]))) "../System/ugui.c":4878:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 225)
        (nil)))
(jump_insn 257 256 258 12 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 278)
            (pc))) "../System/ugui.c":4878:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 278)
(note 258 257 259 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 259 258 260 13 (debug_marker) "../System/ugui.c":4880:10 -1
     (nil))
(insn 260 259 261 13 (set (reg/v:SI 140 [ x ])
        (plus:SI (reg/v:SI 140 [ x ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":4880:11 7 {*arm_addsi3}
     (nil))
(debug_insn 261 260 262 13 (var_location:SI x (reg/v:SI 140 [ x ])) "../System/ugui.c":4880:11 -1
     (nil))
(debug_insn 262 261 263 13 (debug_marker) "../System/ugui.c":4881:10 -1
     (nil))
(insn 263 262 264 13 (set (reg/v:SI 128 [ e ])
        (plus:SI (reg/v:SI 128 [ e ])
            (reg/v:SI 154 [ xd ]))) "../System/ugui.c":4881:12 7 {*arm_addsi3}
     (nil))
(debug_insn 264 263 265 13 (var_location:SI e (reg/v:SI 128 [ e ])) "../System/ugui.c":4881:12 -1
     (nil))
(debug_insn 265 264 266 13 (debug_marker) "../System/ugui.c":4882:10 -1
     (nil))
(insn 266 265 267 13 (set (reg/v:SI 154 [ xd ])
        (plus:SI (reg/v:SI 154 [ xd ])
            (const_int 2 [0x2]))) "../System/ugui.c":4882:13 7 {*arm_addsi3}
     (nil))
(debug_insn 267 266 268 13 (var_location:SI e (reg/v:SI 128 [ e ])) -1
     (nil))
(debug_insn 268 267 269 13 (var_location:SI yd (debug_expr:SI D#31)) -1
     (nil))
(debug_insn 269 268 270 13 (var_location:SI xd (reg/v:SI 154 [ xd ])) -1
     (nil))
(debug_insn 270 269 271 13 (var_location:SI y (reg/v:SI 125 [ y ])) -1
     (nil))
(debug_insn 271 270 272 13 (var_location:SI x (reg/v:SI 140 [ x ])) -1
     (nil))
(debug_insn 272 271 273 13 (debug_marker) "../System/ugui.c":4857:10 -1
     (nil))
(insn 273 272 274 13 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ y ])
            (reg/v:SI 140 [ x ]))) "../System/ugui.c":4857:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 274 273 964 13 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 964)
            (pc))) "../System/ugui.c":4857:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 964)
      ; pc falls through to BB 19
(code_label 964 274 963 14 269 (nil) [1 uses])
(note 963 964 946 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 946 963 947 14 (set (reg:SI 273)
        (minus:SI (reg:SI 115 [ _3 ])
            (reg/v:SI 140 [ x ]))) 45 {*arm_subsi3_insn}
     (nil))
(insn 947 946 278 14 (set (reg:SI 271)
        (minus:SI (reg:SI 113 [ _1 ])
            (reg/v:SI 140 [ x ]))) 45 {*arm_subsi3_insn}
     (nil))
      ; pc falls through to BB 16
(code_label 278 947 279 15 252 (nil) [1 uses])
(note 279 278 280 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 280 279 281 15 (var_location:SI e (reg/v:SI 128 [ e ])) -1
     (nil))
(debug_insn 281 280 282 15 (var_location:SI yd (debug_expr:SI D#31)) -1
     (nil))
(debug_insn 282 281 283 15 (var_location:SI xd (reg/v:SI 154 [ xd ])) -1
     (nil))
(debug_insn 283 282 284 15 (var_location:SI y (reg/v:SI 125 [ y ])) -1
     (nil))
(debug_insn 284 283 285 15 (var_location:SI x (reg/v:SI 140 [ x ])) -1
     (nil))
(debug_insn 285 284 286 15 (debug_marker) "../System/ugui.c":4857:10 -1
     (nil))
(insn 286 285 287 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ y ])
            (reg/v:SI 140 [ x ]))) "../System/ugui.c":4857:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 287 286 288 15 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 322)
            (pc))) "../System/ugui.c":4857:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 322)
(code_label 288 287 289 16 253 (nil) [0 uses])
(note 289 288 293 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 12
(note 293 289 294 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 294 293 295 17 (var_location:SI x0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 295 294 296 17 (var_location:SI y0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 296 295 297 17 (var_location:SI r (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 297 296 298 17 (var_location:SI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 298 297 299 17 (var_location:SI e (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 299 298 300 17 (var_location:SI yd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 300 299 301 17 (var_location:SI xd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 301 300 302 17 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 302 301 303 17 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 303 302 304 17 (var_location:QI s (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 304 303 305 17 (var_location:SI x0 (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 305 304 306 17 (var_location:SI y0 (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 306 305 307 17 (var_location:SI r (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 307 306 308 17 (var_location:QI s (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 308 307 309 17 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 309 308 310 17 (var_location:SI x0 (reg:SI 114 [ _2 ])) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 310 309 311 17 (var_location:SI y0 (reg:SI 115 [ _3 ])) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 311 310 312 17 (var_location:SI r (reg/v:SI 208 [ r ])) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 312 311 313 17 (var_location:QI s (const_int 3 [0x3])) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 313 312 314 17 (var_location:SI c (reg/v:SI 209 [ c ])) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 314 313 317 17 (debug_marker) "../System/ugui.c":4849:4 -1
     (nil))
(insn 317 314 318 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 208 [ r ])
            (const_int 0 [0]))) "../System/ugui.c":4849:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 318 317 319 17 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 929)
            (pc))) "../System/ugui.c":4849:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 230807724 (nil)))
 -> 929)
(note 319 318 320 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 320 319 321 18 (set (reg:SI 226)
        (ashift:SI (reg/v:SI 208 [ r ])
            (const_int 1 [0x1]))) "../System/ugui.c":4851:16 147 {*arm_shiftsi3}
     (nil))
(insn 321 320 948 18 (set (reg/v:SI 143 [ xd ])
        (minus:SI (const_int 1 [0x1])
            (reg:SI 226))) "../System/ugui.c":4851:7 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 226)
        (nil)))
(insn 948 321 322 18 (set (reg/f:SI 268)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1
     (nil))
(code_label 322 948 323 19 254 (nil) [1 uses])
(note 323 322 324 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 324 323 325 19 (var_location:SI x0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 325 324 326 19 (var_location:SI y0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 326 325 327 19 (var_location:SI r (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 327 326 328 19 (var_location:SI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 328 327 329 19 (var_location:SI e (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 329 328 330 19 (var_location:SI yd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 330 329 331 19 (var_location:SI xd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 331 330 332 19 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 332 331 333 19 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 333 332 334 19 (var_location:QI s (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 334 333 335 19 (var_location:SI x0 (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 335 334 336 19 (var_location:SI y0 (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 336 335 337 19 (var_location:SI r (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 337 336 338 19 (var_location:QI s (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 338 337 339 19 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 339 338 340 19 (var_location:SI x0 (reg:SI 114 [ _2 ])) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 340 339 341 19 (var_location:SI y0 (reg:SI 115 [ _3 ])) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 341 340 342 19 (var_location:SI r (reg/v:SI 208 [ r ])) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 342 341 343 19 (var_location:QI s (const_int 3 [0x3])) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 343 342 344 19 (var_location:SI c (reg/v:SI 209 [ c ])) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 344 343 345 19 (var_location:SI x0 (reg:SI 114 [ _2 ])) -1
     (nil))
(debug_insn 345 344 346 19 (var_location:SI y0 (reg:SI 115 [ _3 ])) -1
     (nil))
(debug_insn 346 345 347 19 (var_location:SI r (reg/v:SI 208 [ r ])) -1
     (nil))
(debug_insn 347 346 348 19 (var_location:SI c (reg/v:SI 209 [ c ])) -1
     (nil))
(debug_insn 348 347 349 19 (debug_marker:BLK) "../System/ugui.c":4843:6 -1
     (nil))
(debug_insn 349 348 350 19 (var_location:QI s (const_int 3 [0x3])) -1
     (nil))
(debug_insn 350 349 351 19 (debug_marker) "../System/ugui.c":4851:4 -1
     (nil))
(debug_insn 351 350 352 19 (var_location:SI D#27 (ashift:SI (reg/v:SI 208 [ r ])
        (const_int 1 [0x1]))) "../System/ugui.c":4851:16 -1
     (nil))
(debug_insn 352 351 353 19 (var_location:SI D#26 (minus:SI (const_int 1 [0x1])
        (debug_expr:SI D#27))) "../System/ugui.c":4851:7 -1
     (nil))
(debug_insn 353 352 354 19 (var_location:SI xd (debug_expr:SI D#26)) "../System/ugui.c":4851:7 -1
     (nil))
(debug_insn 354 353 355 19 (debug_marker) "../System/ugui.c":4852:4 -1
     (nil))
(debug_insn 355 354 356 19 (var_location:SI yd (const_int 0 [0])) "../System/ugui.c":4852:7 -1
     (nil))
(debug_insn 356 355 357 19 (debug_marker) "../System/ugui.c":4853:4 -1
     (nil))
(debug_insn 357 356 358 19 (var_location:SI e (const_int 0 [0])) "../System/ugui.c":4853:6 -1
     (nil))
(debug_insn 358 357 359 19 (debug_marker) "../System/ugui.c":4854:4 -1
     (nil))
(debug_insn 359 358 360 19 (var_location:SI x (reg/v:SI 208 [ r ])) "../System/ugui.c":4854:6 -1
     (nil))
(debug_insn 360 359 361 19 (debug_marker) "../System/ugui.c":4855:4 -1
     (nil))
(debug_insn 361 360 362 19 (var_location:SI y (const_int 0 [0])) "../System/ugui.c":4855:6 -1
     (nil))
(debug_insn 362 361 363 19 (debug_marker) "../System/ugui.c":4857:4 -1
     (nil))
(debug_insn 363 362 364 19 (var_location:SI e (const_int 0 [0])) -1
     (nil))
(debug_insn 364 363 365 19 (var_location:SI yd (const_int 0 [0])) -1
     (nil))
(debug_insn 365 364 366 19 (var_location:SI xd (debug_expr:SI D#26)) -1
     (nil))
(debug_insn 366 365 367 19 (var_location:SI y (const_int 0 [0])) -1
     (nil))
(debug_insn 367 366 368 19 (var_location:SI x (reg/v:SI 208 [ r ])) -1
     (nil))
(debug_insn 368 367 19 19 (debug_marker) "../System/ugui.c":4857:10 -1
     (nil))
(insn 19 368 20 19 (set (reg/v:SI 138 [ xd ])
        (reg/v:SI 143 [ xd ])) "../System/ugui.c":4851:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 19 (set (reg/v:SI 153 [ x ])
        (reg/v:SI 208 [ r ])) "../System/ugui.c":4851:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 19 (set (reg/v:SI 151 [ e ])
        (const_int 0 [0])) "../System/ugui.c":4853:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 949 19 (set (reg/v:SI 145 [ y ])
        (reg/v:SI 151 [ e ])) "../System/ugui.c":4855:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 949 22 950 19 (set (reg:SI 275)
        (plus:SI (reg:SI 114 [ _2 ])
            (reg/v:SI 208 [ r ]))) 7 {*arm_addsi3}
     (nil))
(insn 950 949 453 19 (set (reg:SI 276)
        (minus:SI (reg:SI 115 [ _3 ])
            (reg/v:SI 208 [ r ]))) 45 {*arm_subsi3_insn}
     (nil))
(code_label 453 950 369 20 259 (nil) [0 uses])
(note 369 453 370 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 370 369 371 20 (set (reg:SI 146 [ _133 ])
        (reg/v:SI 145 [ y ])) 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 371 370 372 20 (var_location:SI e (reg/v:SI 151 [ e ])) -1
     (nil))
(debug_insn 372 371 373 20 (var_location:SI yd (ashift:SI (reg/v:SI 145 [ y ])
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 373 372 374 20 (var_location:SI xd (reg/v:SI 138 [ xd ])) -1
     (nil))
(debug_insn 374 373 375 20 (var_location:SI y (reg/v:SI 145 [ y ])) -1
     (nil))
(debug_insn 375 374 376 20 (var_location:SI x (reg/v:SI 153 [ x ])) -1
     (nil))
(debug_insn 376 375 377 20 (debug_marker) "../System/ugui.c":4860:7 -1
     (nil))
(debug_insn 377 376 378 20 (debug_marker) "../System/ugui.c":4860:23 -1
     (nil))
(insn 378 377 381 20 (set (reg:SI 227)
        (minus:SI (reg:SI 115 [ _3 ])
            (reg/v:SI 145 [ y ]))) "../System/ugui.c":4860:23 45 {*arm_subsi3_insn}
     (nil))
(insn 381 378 382 20 (set (reg/f:SI 230 [ gui ])
        (mem/f/c:SI (reg/f:SI 268) [11 gui+0 S4 A32])) "../System/ugui.c":4860:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 382 381 383 20 (set (reg/f:SI 231 [ gui.17_91->pset ])
        (mem/f:SI (reg/f:SI 230 [ gui ]) [3 gui.17_91->pset+0 S4 A32])) "../System/ugui.c":4860:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 230 [ gui ])
        (nil)))
(insn 383 382 384 20 (set (reg:SI 2 r2)
        (reg/v:SI 209 [ c ])) "../System/ugui.c":4860:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 384 383 385 20 (set (reg:SI 1 r1)
        (reg:SI 227)) "../System/ugui.c":4860:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 227)
        (nil)))
(insn 385 384 386 20 (set (reg:SI 0 r0)
        (reg:SI 275)) "../System/ugui.c":4860:23 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 386 385 387 20 (parallel [
            (call (mem:SI (reg/f:SI 231 [ gui.17_91->pset ]) [0 *_92 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4860:23 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 231 [ gui.17_91->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 387 386 388 20 (debug_marker) "../System/ugui.c":4861:7 -1
     (nil))
(debug_insn 388 387 390 20 (debug_marker) "../System/ugui.c":4861:23 -1
     (nil))
(insn 390 388 392 20 (set (reg:SI 233)
        (plus:SI (reg:SI 114 [ _2 ])
            (reg/v:SI 145 [ y ]))) "../System/ugui.c":4861:23 7 {*arm_addsi3}
     (nil))
(insn 392 390 393 20 (set (reg/f:SI 235 [ gui ])
        (mem/f/c:SI (reg/f:SI 268) [11 gui+0 S4 A32])) "../System/ugui.c":4861:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 393 392 394 20 (set (reg/f:SI 236 [ gui.18_98->pset ])
        (mem/f:SI (reg/f:SI 235 [ gui ]) [3 gui.18_98->pset+0 S4 A32])) "../System/ugui.c":4861:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 235 [ gui ])
        (nil)))
(insn 394 393 395 20 (set (reg:SI 2 r2)
        (reg/v:SI 209 [ c ])) "../System/ugui.c":4861:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 395 394 396 20 (set (reg:SI 1 r1)
        (reg:SI 276)) "../System/ugui.c":4861:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 396 395 397 20 (set (reg:SI 0 r0)
        (reg:SI 233)) "../System/ugui.c":4861:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 233)
        (nil)))
(call_insn 397 396 398 20 (parallel [
            (call (mem:SI (reg/f:SI 236 [ gui.18_98->pset ]) [0 *_99 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4861:23 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 236 [ gui.18_98->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 398 397 399 20 (debug_marker) "../System/ugui.c":4864:7 -1
     (nil))
(debug_insn 399 398 400 20 (debug_marker) "../System/ugui.c":4865:7 -1
     (nil))
(debug_insn 400 399 401 20 (debug_marker) "../System/ugui.c":4868:7 -1
     (nil))
(debug_insn 401 400 402 20 (debug_marker) "../System/ugui.c":4869:7 -1
     (nil))
(debug_insn 402 401 403 20 (debug_marker) "../System/ugui.c":4872:7 -1
     (nil))
(debug_insn 403 402 404 20 (debug_marker) "../System/ugui.c":4873:7 -1
     (nil))
(debug_insn 404 403 405 20 (debug_marker) "../System/ugui.c":4875:7 -1
     (nil))
(insn 405 404 406 20 (set (reg/v:SI 145 [ y ])
        (plus:SI (reg/v:SI 145 [ y ])
            (const_int 1 [0x1]))) "../System/ugui.c":4875:8 7 {*arm_addsi3}
     (nil))
(debug_insn 406 405 407 20 (var_location:SI y (reg/v:SI 145 [ y ])) "../System/ugui.c":4875:8 -1
     (nil))
(debug_insn 407 406 408 20 (debug_marker) "../System/ugui.c":4876:7 -1
     (nil))
(insn 408 407 409 20 (set (reg:SI 237 [ yd ])
        (ashift:SI (reg:SI 146 [ _133 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4876:9 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 146 [ _133 ])
        (nil)))
(insn 409 408 410 20 (set (reg/v:SI 151 [ e ])
        (plus:SI (reg/v:SI 151 [ e ])
            (reg:SI 237 [ yd ]))) "../System/ugui.c":4876:9 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 237 [ yd ])
        (nil)))
(debug_insn 410 409 411 20 (var_location:SI e (reg/v:SI 151 [ e ])) "../System/ugui.c":4876:9 -1
     (nil))
(debug_insn 411 410 412 20 (debug_marker) "../System/ugui.c":4877:7 -1
     (nil))
(debug_insn 412 411 413 20 (var_location:SI D#30 (ashift:SI (reg/v:SI 145 [ y ])
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 413 412 414 20 (var_location:SI yd (debug_expr:SI D#30)) "../System/ugui.c":4877:10 -1
     (nil))
(debug_insn 414 413 415 20 (debug_marker) "../System/ugui.c":4878:7 -1
     (nil))
(insn 415 414 416 20 (set (reg:SI 238)
        (ashift:SI (reg/v:SI 151 [ e ])
            (const_int 1 [0x1]))) "../System/ugui.c":4878:16 147 {*arm_shiftsi3}
     (nil))
(insn 416 415 419 20 (set (reg:SI 239)
        (plus:SI (reg:SI 238)
            (reg/v:SI 138 [ xd ]))) "../System/ugui.c":4878:22 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 238)
        (nil)))
(insn 419 416 420 20 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 239)
            (const_int 0 [0]))) "../System/ugui.c":4878:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 239)
        (nil)))
(jump_insn 420 419 421 20 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 441)
            (pc))) "../System/ugui.c":4878:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 441)
(note 421 420 422 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 422 421 423 21 (debug_marker) "../System/ugui.c":4880:10 -1
     (nil))
(insn 423 422 424 21 (set (reg/v:SI 153 [ x ])
        (plus:SI (reg/v:SI 153 [ x ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":4880:11 7 {*arm_addsi3}
     (nil))
(debug_insn 424 423 425 21 (var_location:SI x (reg/v:SI 153 [ x ])) "../System/ugui.c":4880:11 -1
     (nil))
(debug_insn 425 424 426 21 (debug_marker) "../System/ugui.c":4881:10 -1
     (nil))
(insn 426 425 427 21 (set (reg/v:SI 151 [ e ])
        (plus:SI (reg/v:SI 151 [ e ])
            (reg/v:SI 138 [ xd ]))) "../System/ugui.c":4881:12 7 {*arm_addsi3}
     (nil))
(debug_insn 427 426 428 21 (var_location:SI e (reg/v:SI 151 [ e ])) "../System/ugui.c":4881:12 -1
     (nil))
(debug_insn 428 427 429 21 (debug_marker) "../System/ugui.c":4882:10 -1
     (nil))
(insn 429 428 430 21 (set (reg/v:SI 138 [ xd ])
        (plus:SI (reg/v:SI 138 [ xd ])
            (const_int 2 [0x2]))) "../System/ugui.c":4882:13 7 {*arm_addsi3}
     (nil))
(debug_insn 430 429 431 21 (var_location:SI e (reg/v:SI 151 [ e ])) -1
     (nil))
(debug_insn 431 430 432 21 (var_location:SI yd (debug_expr:SI D#30)) -1
     (nil))
(debug_insn 432 431 433 21 (var_location:SI xd (reg/v:SI 138 [ xd ])) -1
     (nil))
(debug_insn 433 432 434 21 (var_location:SI y (reg/v:SI 145 [ y ])) -1
     (nil))
(debug_insn 434 433 435 21 (var_location:SI x (reg/v:SI 153 [ x ])) -1
     (nil))
(debug_insn 435 434 436 21 (debug_marker) "../System/ugui.c":4857:10 -1
     (nil))
(insn 436 435 437 21 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ y ])
            (reg/v:SI 153 [ x ]))) "../System/ugui.c":4857:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 437 436 966 21 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 966)
            (pc))) "../System/ugui.c":4857:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 966)
      ; pc falls through to BB 41
(code_label 966 437 965 22 270 (nil) [1 uses])
(note 965 966 951 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 951 965 952 22 (set (reg:SI 275)
        (plus:SI (reg:SI 114 [ _2 ])
            (reg/v:SI 153 [ x ]))) 7 {*arm_addsi3}
     (nil))
(insn 952 951 441 22 (set (reg:SI 276)
        (minus:SI (reg:SI 115 [ _3 ])
            (reg/v:SI 153 [ x ]))) 45 {*arm_subsi3_insn}
     (nil))
      ; pc falls through to BB 24
(code_label 441 952 442 23 256 (nil) [1 uses])
(note 442 441 443 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 443 442 444 23 (var_location:SI e (reg/v:SI 151 [ e ])) -1
     (nil))
(debug_insn 444 443 445 23 (var_location:SI yd (debug_expr:SI D#30)) -1
     (nil))
(debug_insn 445 444 446 23 (var_location:SI xd (reg/v:SI 138 [ xd ])) -1
     (nil))
(debug_insn 446 445 447 23 (var_location:SI y (reg/v:SI 145 [ y ])) -1
     (nil))
(debug_insn 447 446 448 23 (var_location:SI x (reg/v:SI 153 [ x ])) -1
     (nil))
(debug_insn 448 447 449 23 (debug_marker) "../System/ugui.c":4857:10 -1
     (nil))
(insn 449 448 450 23 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ y ])
            (reg/v:SI 153 [ x ]))) "../System/ugui.c":4857:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 450 449 451 23 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 881)
            (pc))) "../System/ugui.c":4857:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 881)
(code_label 451 450 452 24 257 (nil) [0 uses])
(note 452 451 456 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 20
(code_label 456 452 457 25 251 (nil) [1 uses])
(note 457 456 458 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 458 457 459 25 (var_location:SI x0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 459 458 460 25 (var_location:SI y0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 460 459 461 25 (var_location:SI r (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 461 460 462 25 (var_location:SI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 462 461 463 25 (var_location:SI e (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 463 462 464 25 (var_location:SI yd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 464 463 465 25 (var_location:SI xd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 465 464 466 25 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 466 465 467 25 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 467 466 468 25 (var_location:QI s (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 468 467 469 25 (var_location:SI x0 (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 469 468 470 25 (var_location:SI y0 (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 470 469 471 25 (var_location:SI r (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 471 470 472 25 (var_location:QI s (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 472 471 473 25 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 473 472 474 25 (var_location:SI x0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 474 473 475 25 (var_location:SI y0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 475 474 476 25 (var_location:SI r (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 476 475 477 25 (var_location:SI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 477 476 478 25 (var_location:SI e (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 478 477 479 25 (var_location:SI yd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 479 478 480 25 (var_location:SI xd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 480 479 481 25 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 481 480 482 25 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 482 481 483 25 (var_location:QI s (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 483 482 484 25 (var_location:SI x0 (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 484 483 485 25 (var_location:SI y0 (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 485 484 486 25 (var_location:SI r (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 486 485 487 25 (var_location:QI s (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 487 486 488 25 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 488 487 489 25 (var_location:SI x0 (reg:SI 113 [ _1 ])) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 489 488 490 25 (var_location:SI y0 (reg:SI 116 [ _4 ])) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 490 489 491 25 (var_location:SI r (reg/v:SI 208 [ r ])) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 491 490 492 25 (var_location:QI s (const_int 48 [0x30])) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 492 491 493 25 (var_location:SI c (reg/v:SI 209 [ c ])) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 493 492 494 25 (debug_marker) "../System/ugui.c":4848:4 -1
     (nil))
(debug_insn 494 493 497 25 (debug_marker) "../System/ugui.c":4849:4 -1
     (nil))
(insn 497 494 498 25 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 208 [ r ])
            (const_int 0 [0]))) "../System/ugui.c":4849:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 498 497 499 25 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 929)
            (pc))) "../System/ugui.c":4849:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 32147556 (nil)))
 -> 929)
(note 499 498 500 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 500 499 501 26 (var_location:SI x0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 501 500 502 26 (var_location:SI y0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 502 501 503 26 (var_location:SI r (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 503 502 504 26 (var_location:SI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 504 503 505 26 (var_location:SI e (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 505 504 506 26 (var_location:SI yd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 506 505 507 26 (var_location:SI xd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 507 506 508 26 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 508 507 509 26 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 509 508 510 26 (var_location:QI s (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 510 509 511 26 (var_location:SI x0 (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 511 510 512 26 (var_location:SI y0 (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 512 511 513 26 (var_location:SI r (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 513 512 514 26 (var_location:QI s (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 514 513 515 26 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 515 514 516 26 (var_location:SI x0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 516 515 517 26 (var_location:SI y0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 517 516 518 26 (var_location:SI r (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 518 517 519 26 (var_location:SI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 519 518 520 26 (var_location:SI e (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 520 519 521 26 (var_location:SI yd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 521 520 522 26 (var_location:SI xd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 522 521 523 26 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 523 522 524 26 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 524 523 525 26 (var_location:QI s (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 525 524 526 26 (var_location:SI x0 (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 526 525 527 26 (var_location:SI y0 (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 527 526 528 26 (var_location:SI r (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 528 527 529 26 (var_location:QI s (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 529 528 530 26 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 530 529 531 26 (var_location:SI x0 (reg:SI 113 [ _1 ])) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 531 530 532 26 (var_location:SI y0 (reg:SI 116 [ _4 ])) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 532 531 533 26 (var_location:SI r (reg/v:SI 208 [ r ])) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 533 532 534 26 (var_location:QI s (const_int 48 [0x30])) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 534 533 535 26 (var_location:SI c (reg/v:SI 209 [ c ])) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 535 534 536 26 (var_location:SI x0 (reg:SI 113 [ _1 ])) -1
     (nil))
(debug_insn 536 535 537 26 (var_location:SI y0 (reg:SI 116 [ _4 ])) -1
     (nil))
(debug_insn 537 536 538 26 (var_location:SI r (reg/v:SI 208 [ r ])) -1
     (nil))
(debug_insn 538 537 539 26 (var_location:SI c (reg/v:SI 209 [ c ])) -1
     (nil))
(debug_insn 539 538 540 26 (debug_marker:BLK) "../System/ugui.c":4843:6 -1
     (nil))
(debug_insn 540 539 541 26 (var_location:QI s (const_int 48 [0x30])) -1
     (nil))
(debug_insn 541 540 542 26 (debug_marker) "../System/ugui.c":4851:4 -1
     (nil))
(insn 542 541 543 26 (set (reg:SI 240)
        (ashift:SI (reg/v:SI 208 [ r ])
            (const_int 1 [0x1]))) "../System/ugui.c":4851:16 147 {*arm_shiftsi3}
     (nil))
(insn 543 542 544 26 (set (reg/v:SI 143 [ xd ])
        (minus:SI (const_int 1 [0x1])
            (reg:SI 240))) "../System/ugui.c":4851:7 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))
(debug_insn 544 543 545 26 (var_location:SI xd (reg/v:SI 143 [ xd ])) "../System/ugui.c":4851:7 -1
     (nil))
(debug_insn 545 544 546 26 (debug_marker) "../System/ugui.c":4852:4 -1
     (nil))
(debug_insn 546 545 547 26 (var_location:SI yd (const_int 0 [0])) "../System/ugui.c":4852:7 -1
     (nil))
(debug_insn 547 546 548 26 (debug_marker) "../System/ugui.c":4853:4 -1
     (nil))
(debug_insn 548 547 549 26 (var_location:SI e (const_int 0 [0])) "../System/ugui.c":4853:6 -1
     (nil))
(debug_insn 549 548 550 26 (debug_marker) "../System/ugui.c":4854:4 -1
     (nil))
(debug_insn 550 549 551 26 (var_location:SI x (reg/v:SI 208 [ r ])) "../System/ugui.c":4854:6 -1
     (nil))
(debug_insn 551 550 552 26 (debug_marker) "../System/ugui.c":4855:4 -1
     (nil))
(debug_insn 552 551 553 26 (var_location:SI y (const_int 0 [0])) "../System/ugui.c":4855:6 -1
     (nil))
(debug_insn 553 552 554 26 (debug_marker) "../System/ugui.c":4857:4 -1
     (nil))
(debug_insn 554 553 555 26 (var_location:SI e (const_int 0 [0])) -1
     (nil))
(debug_insn 555 554 556 26 (var_location:SI yd (const_int 0 [0])) -1
     (nil))
(debug_insn 556 555 557 26 (var_location:SI xd (reg/v:SI 143 [ xd ])) -1
     (nil))
(debug_insn 557 556 558 26 (var_location:SI y (const_int 0 [0])) -1
     (nil))
(debug_insn 558 557 559 26 (var_location:SI x (reg/v:SI 208 [ r ])) -1
     (nil))
(debug_insn 559 558 23 26 (debug_marker) "../System/ugui.c":4857:10 -1
     (nil))
(insn 23 559 24 26 (set (reg/v:SI 142 [ xd ])
        (reg/v:SI 143 [ xd ])) "../System/ugui.c":4851:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 26 (set (reg/v:SI 141 [ x ])
        (reg/v:SI 208 [ r ])) "../System/ugui.c":4851:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 26 (set (reg/v:SI 168 [ e ])
        (const_int 0 [0])) "../System/ugui.c":4853:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 953 26 (set (reg/v:SI 170 [ y ])
        (reg/v:SI 168 [ e ])) "../System/ugui.c":4855:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 953 26 954 26 (set (reg/f:SI 268)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1
     (nil))
(insn 954 953 955 26 (set (reg:SI 272)
        (minus:SI (reg:SI 113 [ _1 ])
            (reg/v:SI 208 [ r ]))) 45 {*arm_subsi3_insn}
     (nil))
(insn 955 954 644 26 (set (reg:SI 274)
        (plus:SI (reg:SI 116 [ _4 ])
            (reg/v:SI 208 [ r ]))) 7 {*arm_addsi3}
     (nil))
(code_label 644 955 560 27 263 (nil) [0 uses])
(note 560 644 561 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 561 560 562 27 (set (reg:SI 174 [ _203 ])
        (reg/v:SI 170 [ y ])) 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 562 561 563 27 (var_location:SI e (reg/v:SI 168 [ e ])) -1
     (nil))
(debug_insn 563 562 564 27 (var_location:SI yd (ashift:SI (reg/v:SI 170 [ y ])
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 564 563 565 27 (var_location:SI xd (reg/v:SI 142 [ xd ])) -1
     (nil))
(debug_insn 565 564 566 27 (var_location:SI y (reg/v:SI 170 [ y ])) -1
     (nil))
(debug_insn 566 565 567 27 (var_location:SI x (reg/v:SI 141 [ x ])) -1
     (nil))
(debug_insn 567 566 568 27 (debug_marker) "../System/ugui.c":4860:7 -1
     (nil))
(debug_insn 568 567 569 27 (debug_marker) "../System/ugui.c":4861:7 -1
     (nil))
(debug_insn 569 568 570 27 (debug_marker) "../System/ugui.c":4864:7 -1
     (nil))
(debug_insn 570 569 571 27 (debug_marker) "../System/ugui.c":4865:7 -1
     (nil))
(debug_insn 571 570 572 27 (debug_marker) "../System/ugui.c":4868:7 -1
     (nil))
(debug_insn 572 571 573 27 (debug_marker) "../System/ugui.c":4868:23 -1
     (nil))
(insn 573 572 576 27 (set (reg:SI 241)
        (plus:SI (reg:SI 116 [ _4 ])
            (reg/v:SI 170 [ y ]))) "../System/ugui.c":4868:23 7 {*arm_addsi3}
     (nil))
(insn 576 573 577 27 (set (reg/f:SI 244 [ gui ])
        (mem/f/c:SI (reg/f:SI 268) [11 gui+0 S4 A32])) "../System/ugui.c":4868:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 577 576 578 27 (set (reg/f:SI 245 [ gui.21_173->pset ])
        (mem/f:SI (reg/f:SI 244 [ gui ]) [3 gui.21_173->pset+0 S4 A32])) "../System/ugui.c":4868:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 244 [ gui ])
        (nil)))
(insn 578 577 579 27 (set (reg:SI 2 r2)
        (reg/v:SI 209 [ c ])) "../System/ugui.c":4868:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 579 578 580 27 (set (reg:SI 1 r1)
        (reg:SI 241)) "../System/ugui.c":4868:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 241)
        (nil)))
(insn 580 579 581 27 (set (reg:SI 0 r0)
        (reg:SI 272)) "../System/ugui.c":4868:23 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 581 580 582 27 (parallel [
            (call (mem:SI (reg/f:SI 245 [ gui.21_173->pset ]) [0 *_174 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4868:23 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 245 [ gui.21_173->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 582 581 583 27 (debug_marker) "../System/ugui.c":4869:7 -1
     (nil))
(debug_insn 583 582 585 27 (debug_marker) "../System/ugui.c":4869:23 -1
     (nil))
(insn 585 583 587 27 (set (reg:SI 247)
        (minus:SI (reg:SI 113 [ _1 ])
            (reg/v:SI 170 [ y ]))) "../System/ugui.c":4869:23 45 {*arm_subsi3_insn}
     (nil))
(insn 587 585 588 27 (set (reg/f:SI 249 [ gui ])
        (mem/f/c:SI (reg/f:SI 268) [11 gui+0 S4 A32])) "../System/ugui.c":4869:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 588 587 589 27 (set (reg/f:SI 250 [ gui.22_178->pset ])
        (mem/f:SI (reg/f:SI 249 [ gui ]) [3 gui.22_178->pset+0 S4 A32])) "../System/ugui.c":4869:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 249 [ gui ])
        (nil)))
(insn 589 588 590 27 (set (reg:SI 2 r2)
        (reg/v:SI 209 [ c ])) "../System/ugui.c":4869:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 590 589 591 27 (set (reg:SI 1 r1)
        (reg:SI 274)) "../System/ugui.c":4869:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 591 590 592 27 (set (reg:SI 0 r0)
        (reg:SI 247)) "../System/ugui.c":4869:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 247)
        (nil)))
(call_insn 592 591 593 27 (parallel [
            (call (mem:SI (reg/f:SI 250 [ gui.22_178->pset ]) [0 *_179 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4869:23 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 250 [ gui.22_178->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 593 592 594 27 (debug_marker) "../System/ugui.c":4872:7 -1
     (nil))
(debug_insn 594 593 595 27 (debug_marker) "../System/ugui.c":4873:7 -1
     (nil))
(debug_insn 595 594 596 27 (debug_marker) "../System/ugui.c":4875:7 -1
     (nil))
(insn 596 595 597 27 (set (reg/v:SI 170 [ y ])
        (plus:SI (reg/v:SI 170 [ y ])
            (const_int 1 [0x1]))) "../System/ugui.c":4875:8 7 {*arm_addsi3}
     (nil))
(debug_insn 597 596 598 27 (var_location:SI y (reg/v:SI 170 [ y ])) "../System/ugui.c":4875:8 -1
     (nil))
(debug_insn 598 597 599 27 (debug_marker) "../System/ugui.c":4876:7 -1
     (nil))
(insn 599 598 600 27 (set (reg:SI 251 [ yd ])
        (ashift:SI (reg:SI 174 [ _203 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4876:9 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 174 [ _203 ])
        (nil)))
(insn 600 599 601 27 (set (reg/v:SI 168 [ e ])
        (plus:SI (reg/v:SI 168 [ e ])
            (reg:SI 251 [ yd ]))) "../System/ugui.c":4876:9 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 251 [ yd ])
        (nil)))
(debug_insn 601 600 602 27 (var_location:SI e (reg/v:SI 168 [ e ])) "../System/ugui.c":4876:9 -1
     (nil))
(debug_insn 602 601 603 27 (debug_marker) "../System/ugui.c":4877:7 -1
     (nil))
(debug_insn 603 602 604 27 (var_location:SI D#29 (ashift:SI (reg/v:SI 170 [ y ])
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 604 603 605 27 (var_location:SI yd (debug_expr:SI D#29)) "../System/ugui.c":4877:10 -1
     (nil))
(debug_insn 605 604 606 27 (debug_marker) "../System/ugui.c":4878:7 -1
     (nil))
(insn 606 605 607 27 (set (reg:SI 252)
        (ashift:SI (reg/v:SI 168 [ e ])
            (const_int 1 [0x1]))) "../System/ugui.c":4878:16 147 {*arm_shiftsi3}
     (nil))
(insn 607 606 610 27 (set (reg:SI 253)
        (plus:SI (reg:SI 252)
            (reg/v:SI 142 [ xd ]))) "../System/ugui.c":4878:22 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 252)
        (nil)))
(insn 610 607 611 27 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 253)
            (const_int 0 [0]))) "../System/ugui.c":4878:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 253)
        (nil)))
(jump_insn 611 610 612 27 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 632)
            (pc))) "../System/ugui.c":4878:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 632)
(note 612 611 613 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 613 612 614 28 (debug_marker) "../System/ugui.c":4880:10 -1
     (nil))
(insn 614 613 615 28 (set (reg/v:SI 141 [ x ])
        (plus:SI (reg/v:SI 141 [ x ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":4880:11 7 {*arm_addsi3}
     (nil))
(debug_insn 615 614 616 28 (var_location:SI x (reg/v:SI 141 [ x ])) "../System/ugui.c":4880:11 -1
     (nil))
(debug_insn 616 615 617 28 (debug_marker) "../System/ugui.c":4881:10 -1
     (nil))
(insn 617 616 618 28 (set (reg/v:SI 168 [ e ])
        (plus:SI (reg/v:SI 168 [ e ])
            (reg/v:SI 142 [ xd ]))) "../System/ugui.c":4881:12 7 {*arm_addsi3}
     (nil))
(debug_insn 618 617 619 28 (var_location:SI e (reg/v:SI 168 [ e ])) "../System/ugui.c":4881:12 -1
     (nil))
(debug_insn 619 618 620 28 (debug_marker) "../System/ugui.c":4882:10 -1
     (nil))
(insn 620 619 621 28 (set (reg/v:SI 142 [ xd ])
        (plus:SI (reg/v:SI 142 [ xd ])
            (const_int 2 [0x2]))) "../System/ugui.c":4882:13 7 {*arm_addsi3}
     (nil))
(debug_insn 621 620 622 28 (var_location:SI e (reg/v:SI 168 [ e ])) -1
     (nil))
(debug_insn 622 621 623 28 (var_location:SI yd (debug_expr:SI D#29)) -1
     (nil))
(debug_insn 623 622 624 28 (var_location:SI xd (reg/v:SI 142 [ xd ])) -1
     (nil))
(debug_insn 624 623 625 28 (var_location:SI y (reg/v:SI 170 [ y ])) -1
     (nil))
(debug_insn 625 624 626 28 (var_location:SI x (reg/v:SI 141 [ x ])) -1
     (nil))
(debug_insn 626 625 627 28 (debug_marker) "../System/ugui.c":4857:10 -1
     (nil))
(insn 627 626 628 28 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 170 [ y ])
            (reg/v:SI 141 [ x ]))) "../System/ugui.c":4857:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 628 627 968 28 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 968)
            (pc))) "../System/ugui.c":4857:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 968)
      ; pc falls through to BB 34
(code_label 968 628 967 29 271 (nil) [1 uses])
(note 967 968 956 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 956 967 957 29 (set (reg:SI 272)
        (minus:SI (reg:SI 113 [ _1 ])
            (reg/v:SI 141 [ x ]))) 45 {*arm_subsi3_insn}
     (nil))
(insn 957 956 632 29 (set (reg:SI 274)
        (plus:SI (reg:SI 116 [ _4 ])
            (reg/v:SI 141 [ x ]))) 7 {*arm_addsi3}
     (nil))
      ; pc falls through to BB 31
(code_label 632 957 633 30 260 (nil) [1 uses])
(note 633 632 634 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 634 633 635 30 (var_location:SI e (reg/v:SI 168 [ e ])) -1
     (nil))
(debug_insn 635 634 636 30 (var_location:SI yd (debug_expr:SI D#29)) -1
     (nil))
(debug_insn 636 635 637 30 (var_location:SI xd (reg/v:SI 142 [ xd ])) -1
     (nil))
(debug_insn 637 636 638 30 (var_location:SI y (reg/v:SI 170 [ y ])) -1
     (nil))
(debug_insn 638 637 639 30 (var_location:SI x (reg/v:SI 141 [ x ])) -1
     (nil))
(debug_insn 639 638 640 30 (debug_marker) "../System/ugui.c":4857:10 -1
     (nil))
(insn 640 639 641 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 170 [ y ])
            (reg/v:SI 141 [ x ]))) "../System/ugui.c":4857:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 641 640 642 30 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 696)
            (pc))) "../System/ugui.c":4857:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 696)
(code_label 642 641 643 31 261 (nil) [0 uses])
(note 643 642 872 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 27
(code_label 872 643 647 32 267 (nil) [1 uses])
(note 647 872 648 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 648 647 649 32 (var_location:SI x0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 649 648 650 32 (var_location:SI y0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 650 649 651 32 (var_location:SI r (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 651 650 652 32 (var_location:SI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 652 651 653 32 (var_location:SI e (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 653 652 654 32 (var_location:SI yd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 654 653 655 32 (var_location:SI xd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 655 654 656 32 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 656 655 657 32 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 657 656 658 32 (var_location:QI s (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 658 657 659 32 (var_location:SI x0 (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 659 658 660 32 (var_location:SI y0 (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 660 659 661 32 (var_location:SI r (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 661 660 662 32 (var_location:QI s (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 662 661 663 32 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 663 662 664 32 (var_location:SI x0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 664 663 665 32 (var_location:SI y0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 665 664 666 32 (var_location:SI r (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 666 665 667 32 (var_location:SI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 667 666 668 32 (var_location:SI e (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 668 667 669 32 (var_location:SI yd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 669 668 670 32 (var_location:SI xd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 670 669 671 32 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 671 670 672 32 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 672 671 673 32 (var_location:QI s (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 673 672 674 32 (var_location:SI x0 (clobber (const_int 0 [0]))) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 674 673 675 32 (var_location:SI y0 (clobber (const_int 0 [0]))) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 675 674 676 32 (var_location:SI r (clobber (const_int 0 [0]))) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 676 675 677 32 (var_location:QI s (clobber (const_int 0 [0]))) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 677 676 678 32 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 678 677 679 32 (debug_marker) "../System/ugui.c":4760:4 -1
     (nil))
(debug_insn 679 678 680 32 (var_location:SI x0 (reg:SI 114 [ _2 ])) "../System/ugui.c":4760:4 -1
     (nil))
(debug_insn 680 679 681 32 (var_location:SI y0 (reg:SI 116 [ _4 ])) "../System/ugui.c":4760:4 -1
     (nil))
(debug_insn 681 680 682 32 (var_location:SI r (reg/v:SI 208 [ r ])) "../System/ugui.c":4760:4 -1
     (nil))
(debug_insn 682 681 683 32 (var_location:QI s (const_int -64 [0xffffffffffffffc0])) "../System/ugui.c":4760:4 -1
     (nil))
(debug_insn 683 682 684 32 (var_location:SI c (reg/v:SI 209 [ c ])) "../System/ugui.c":4760:4 -1
     (nil))
(debug_insn 684 683 685 32 (debug_marker:BLK) "../System/ugui.c":4843:6 -1
     (nil))
(debug_insn 685 684 686 32 (debug_marker) "../System/ugui.c":4845:4 -1
     (nil))
(debug_insn 686 685 687 32 (debug_marker) "../System/ugui.c":4847:4 -1
     (nil))
(debug_insn 687 686 688 32 (debug_marker) "../System/ugui.c":4848:4 -1
     (nil))
(debug_insn 688 687 691 32 (debug_marker) "../System/ugui.c":4849:4 -1
     (nil))
(insn 691 688 692 32 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 208 [ r ])
            (const_int 0 [0]))) "../System/ugui.c":4849:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 692 691 693 32 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 929)
            (pc))) "../System/ugui.c":4849:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 135764564 (nil)))
 -> 929)
(note 693 692 694 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 694 693 695 33 (set (reg:SI 254)
        (ashift:SI (reg/v:SI 208 [ r ])
            (const_int 1 [0x1]))) "../System/ugui.c":4851:16 147 {*arm_shiftsi3}
     (nil))
(insn 695 694 958 33 (set (reg/v:SI 143 [ xd ])
        (minus:SI (const_int 1 [0x1])
            (reg:SI 254))) "../System/ugui.c":4851:7 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 254)
        (nil)))
(insn 958 695 696 33 (set (reg/f:SI 268)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1
     (nil))
(code_label 696 958 697 34 262 (nil) [2 uses])
(note 697 696 698 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 698 697 699 34 (var_location:SI x0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 699 698 700 34 (var_location:SI y0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 700 699 701 34 (var_location:SI r (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 701 700 702 34 (var_location:SI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 702 701 703 34 (var_location:SI e (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 703 702 704 34 (var_location:SI yd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 704 703 705 34 (var_location:SI xd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 705 704 706 34 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 706 705 707 34 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 707 706 708 34 (var_location:QI s (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 708 707 709 34 (var_location:SI x0 (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 709 708 710 34 (var_location:SI y0 (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 710 709 711 34 (var_location:SI r (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 711 710 712 34 (var_location:QI s (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 712 711 713 34 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 713 712 714 34 (var_location:SI x0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 714 713 715 34 (var_location:SI y0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 715 714 716 34 (var_location:SI r (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 716 715 717 34 (var_location:SI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 717 716 718 34 (var_location:SI e (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 718 717 719 34 (var_location:SI yd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 719 718 720 34 (var_location:SI xd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 720 719 721 34 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 721 720 722 34 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 722 721 723 34 (var_location:QI s (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 723 722 724 34 (var_location:SI x0 (clobber (const_int 0 [0]))) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 724 723 725 34 (var_location:SI y0 (clobber (const_int 0 [0]))) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 725 724 726 34 (var_location:SI r (clobber (const_int 0 [0]))) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 726 725 727 34 (var_location:QI s (clobber (const_int 0 [0]))) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 727 726 728 34 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 728 727 729 34 (var_location:SI x0 (reg:SI 114 [ _2 ])) "../System/ugui.c":4760:4 -1
     (nil))
(debug_insn 729 728 730 34 (var_location:SI y0 (reg:SI 116 [ _4 ])) "../System/ugui.c":4760:4 -1
     (nil))
(debug_insn 730 729 731 34 (var_location:SI r (reg/v:SI 208 [ r ])) "../System/ugui.c":4760:4 -1
     (nil))
(debug_insn 731 730 732 34 (var_location:QI s (const_int -64 [0xffffffffffffffc0])) "../System/ugui.c":4760:4 -1
     (nil))
(debug_insn 732 731 733 34 (var_location:SI c (reg/v:SI 209 [ c ])) "../System/ugui.c":4760:4 -1
     (nil))
(debug_insn 733 732 734 34 (var_location:SI x0 (reg:SI 114 [ _2 ])) -1
     (nil))
(debug_insn 734 733 735 34 (var_location:SI y0 (reg:SI 116 [ _4 ])) -1
     (nil))
(debug_insn 735 734 736 34 (var_location:SI r (reg/v:SI 208 [ r ])) -1
     (nil))
(debug_insn 736 735 737 34 (var_location:SI c (reg/v:SI 209 [ c ])) -1
     (nil))
(debug_insn 737 736 738 34 (debug_marker:BLK) "../System/ugui.c":4843:6 -1
     (nil))
(debug_insn 738 737 739 34 (var_location:QI s (const_int -64 [0xffffffffffffffc0])) -1
     (nil))
(debug_insn 739 738 740 34 (debug_marker) "../System/ugui.c":4851:4 -1
     (nil))
(debug_insn 740 739 741 34 (var_location:SI D#25 (ashift:SI (reg/v:SI 208 [ r ])
        (const_int 1 [0x1]))) "../System/ugui.c":4851:16 -1
     (nil))
(debug_insn 741 740 742 34 (var_location:SI D#24 (minus:SI (const_int 1 [0x1])
        (debug_expr:SI D#25))) "../System/ugui.c":4851:7 -1
     (nil))
(debug_insn 742 741 743 34 (var_location:SI xd (debug_expr:SI D#24)) "../System/ugui.c":4851:7 -1
     (nil))
(debug_insn 743 742 744 34 (debug_marker) "../System/ugui.c":4852:4 -1
     (nil))
(debug_insn 744 743 745 34 (var_location:SI yd (const_int 0 [0])) "../System/ugui.c":4852:7 -1
     (nil))
(debug_insn 745 744 746 34 (debug_marker) "../System/ugui.c":4853:4 -1
     (nil))
(debug_insn 746 745 747 34 (var_location:SI e (const_int 0 [0])) "../System/ugui.c":4853:6 -1
     (nil))
(debug_insn 747 746 748 34 (debug_marker) "../System/ugui.c":4854:4 -1
     (nil))
(debug_insn 748 747 749 34 (var_location:SI x (reg/v:SI 208 [ r ])) "../System/ugui.c":4854:6 -1
     (nil))
(debug_insn 749 748 750 34 (debug_marker) "../System/ugui.c":4855:4 -1
     (nil))
(debug_insn 750 749 751 34 (var_location:SI y (const_int 0 [0])) "../System/ugui.c":4855:6 -1
     (nil))
(debug_insn 751 750 752 34 (debug_marker) "../System/ugui.c":4857:4 -1
     (nil))
(debug_insn 752 751 753 34 (var_location:SI e (const_int 0 [0])) -1
     (nil))
(debug_insn 753 752 754 34 (var_location:SI yd (const_int 0 [0])) -1
     (nil))
(debug_insn 754 753 755 34 (var_location:SI xd (debug_expr:SI D#24)) -1
     (nil))
(debug_insn 755 754 756 34 (var_location:SI y (const_int 0 [0])) -1
     (nil))
(debug_insn 756 755 757 34 (var_location:SI x (reg/v:SI 208 [ r ])) -1
     (nil))
(debug_insn 757 756 27 34 (debug_marker) "../System/ugui.c":4857:10 -1
     (nil))
(insn 27 757 28 34 (set (reg/v:SI 157 [ e ])
        (const_int 0 [0])) "../System/ugui.c":4853:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 959 34 (set (reg/v:SI 158 [ y ])
        (reg/v:SI 157 [ e ])) "../System/ugui.c":4855:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 959 28 960 34 (set (reg:SI 270)
        (plus:SI (reg:SI 116 [ _4 ])
            (reg/v:SI 208 [ r ]))) 7 {*arm_addsi3}
     (nil))
(insn 960 959 842 34 (set (reg:SI 269)
        (plus:SI (reg:SI 114 [ _2 ])
            (reg/v:SI 208 [ r ]))) 7 {*arm_addsi3}
     (nil))
(code_label 842 960 758 35 266 (nil) [0 uses])
(note 758 842 759 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 759 758 760 35 (set (reg:SI 194 [ _258 ])
        (reg/v:SI 158 [ y ])) 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 760 759 761 35 (var_location:SI e (reg/v:SI 157 [ e ])) -1
     (nil))
(debug_insn 761 760 762 35 (var_location:SI yd (ashift:SI (reg/v:SI 158 [ y ])
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 762 761 763 35 (var_location:SI xd (reg/v:SI 143 [ xd ])) -1
     (nil))
(debug_insn 763 762 764 35 (var_location:SI y (reg/v:SI 158 [ y ])) -1
     (nil))
(debug_insn 764 763 765 35 (var_location:SI x (reg/v:SI 208 [ r ])) -1
     (nil))
(debug_insn 765 764 766 35 (debug_marker) "../System/ugui.c":4860:7 -1
     (nil))
(debug_insn 766 765 767 35 (debug_marker) "../System/ugui.c":4861:7 -1
     (nil))
(debug_insn 767 766 768 35 (debug_marker) "../System/ugui.c":4864:7 -1
     (nil))
(debug_insn 768 767 769 35 (debug_marker) "../System/ugui.c":4865:7 -1
     (nil))
(debug_insn 769 768 770 35 (debug_marker) "../System/ugui.c":4868:7 -1
     (nil))
(debug_insn 770 769 771 35 (debug_marker) "../System/ugui.c":4869:7 -1
     (nil))
(debug_insn 771 770 772 35 (debug_marker) "../System/ugui.c":4872:7 -1
     (nil))
(debug_insn 772 771 774 35 (debug_marker) "../System/ugui.c":4872:23 -1
     (nil))
(insn 774 772 776 35 (set (reg:SI 256)
        (plus:SI (reg:SI 114 [ _2 ])
            (reg/v:SI 158 [ y ]))) "../System/ugui.c":4872:23 7 {*arm_addsi3}
     (nil))
(insn 776 774 777 35 (set (reg/f:SI 258 [ gui ])
        (mem/f/c:SI (reg/f:SI 268) [11 gui+0 S4 A32])) "../System/ugui.c":4872:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 777 776 778 35 (set (reg/f:SI 259 [ gui.23_243->pset ])
        (mem/f:SI (reg/f:SI 258 [ gui ]) [3 gui.23_243->pset+0 S4 A32])) "../System/ugui.c":4872:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 258 [ gui ])
        (nil)))
(insn 778 777 779 35 (set (reg:SI 2 r2)
        (reg/v:SI 209 [ c ])) "../System/ugui.c":4872:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 779 778 780 35 (set (reg:SI 1 r1)
        (reg:SI 270)) "../System/ugui.c":4872:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 780 779 781 35 (set (reg:SI 0 r0)
        (reg:SI 256)) "../System/ugui.c":4872:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 256)
        (nil)))
(call_insn 781 780 782 35 (parallel [
            (call (mem:SI (reg/f:SI 259 [ gui.23_243->pset ]) [0 *_244 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4872:23 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 259 [ gui.23_243->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 782 781 783 35 (debug_marker) "../System/ugui.c":4873:7 -1
     (nil))
(debug_insn 783 782 784 35 (debug_marker) "../System/ugui.c":4873:23 -1
     (nil))
(insn 784 783 787 35 (set (reg:SI 260)
        (plus:SI (reg:SI 116 [ _4 ])
            (reg/v:SI 158 [ y ]))) "../System/ugui.c":4873:23 7 {*arm_addsi3}
     (nil))
(insn 787 784 788 35 (set (reg/f:SI 263 [ gui ])
        (mem/f/c:SI (reg/f:SI 268) [11 gui+0 S4 A32])) "../System/ugui.c":4873:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 788 787 789 35 (set (reg/f:SI 264 [ gui.25_248->pset ])
        (mem/f:SI (reg/f:SI 263 [ gui ]) [3 gui.25_248->pset+0 S4 A32])) "../System/ugui.c":4873:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 263 [ gui ])
        (nil)))
(insn 789 788 790 35 (set (reg:SI 2 r2)
        (reg/v:SI 209 [ c ])) "../System/ugui.c":4873:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 790 789 791 35 (set (reg:SI 1 r1)
        (reg:SI 260)) "../System/ugui.c":4873:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 260)
        (nil)))
(insn 791 790 792 35 (set (reg:SI 0 r0)
        (reg:SI 269)) "../System/ugui.c":4873:23 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 792 791 793 35 (parallel [
            (call (mem:SI (reg/f:SI 264 [ gui.25_248->pset ]) [0 *_249 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4873:23 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 264 [ gui.25_248->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 793 792 794 35 (debug_marker) "../System/ugui.c":4875:7 -1
     (nil))
(insn 794 793 795 35 (set (reg/v:SI 158 [ y ])
        (plus:SI (reg/v:SI 158 [ y ])
            (const_int 1 [0x1]))) "../System/ugui.c":4875:8 7 {*arm_addsi3}
     (nil))
(debug_insn 795 794 796 35 (var_location:SI y (reg/v:SI 158 [ y ])) "../System/ugui.c":4875:8 -1
     (nil))
(debug_insn 796 795 797 35 (debug_marker) "../System/ugui.c":4876:7 -1
     (nil))
(insn 797 796 798 35 (set (reg:SI 265 [ yd ])
        (ashift:SI (reg:SI 194 [ _258 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4876:9 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 194 [ _258 ])
        (nil)))
(insn 798 797 799 35 (set (reg/v:SI 157 [ e ])
        (plus:SI (reg/v:SI 157 [ e ])
            (reg:SI 265 [ yd ]))) "../System/ugui.c":4876:9 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 265 [ yd ])
        (nil)))
(debug_insn 799 798 800 35 (var_location:SI e (reg/v:SI 157 [ e ])) "../System/ugui.c":4876:9 -1
     (nil))
(debug_insn 800 799 801 35 (debug_marker) "../System/ugui.c":4877:7 -1
     (nil))
(debug_insn 801 800 802 35 (var_location:SI D#28 (ashift:SI (reg/v:SI 158 [ y ])
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 802 801 803 35 (var_location:SI yd (debug_expr:SI D#28)) "../System/ugui.c":4877:10 -1
     (nil))
(debug_insn 803 802 804 35 (debug_marker) "../System/ugui.c":4878:7 -1
     (nil))
(insn 804 803 805 35 (set (reg:SI 266)
        (ashift:SI (reg/v:SI 157 [ e ])
            (const_int 1 [0x1]))) "../System/ugui.c":4878:16 147 {*arm_shiftsi3}
     (nil))
(insn 805 804 808 35 (set (reg:SI 267)
        (plus:SI (reg:SI 266)
            (reg/v:SI 143 [ xd ]))) "../System/ugui.c":4878:22 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 266)
        (nil)))
(insn 808 805 809 35 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 267)
            (const_int 0 [0]))) "../System/ugui.c":4878:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 267)
        (nil)))
(jump_insn 809 808 810 35 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 830)
            (pc))) "../System/ugui.c":4878:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 830)
(note 810 809 811 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(debug_insn 811 810 812 36 (debug_marker) "../System/ugui.c":4880:10 -1
     (nil))
(insn 812 811 813 36 (set (reg/v:SI 208 [ r ])
        (plus:SI (reg/v:SI 208 [ r ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":4880:11 7 {*arm_addsi3}
     (nil))
(debug_insn 813 812 814 36 (var_location:SI x (reg/v:SI 208 [ r ])) "../System/ugui.c":4880:11 -1
     (nil))
(debug_insn 814 813 815 36 (debug_marker) "../System/ugui.c":4881:10 -1
     (nil))
(insn 815 814 816 36 (set (reg/v:SI 157 [ e ])
        (plus:SI (reg/v:SI 157 [ e ])
            (reg/v:SI 143 [ xd ]))) "../System/ugui.c":4881:12 7 {*arm_addsi3}
     (nil))
(debug_insn 816 815 817 36 (var_location:SI e (reg/v:SI 157 [ e ])) "../System/ugui.c":4881:12 -1
     (nil))
(debug_insn 817 816 818 36 (debug_marker) "../System/ugui.c":4882:10 -1
     (nil))
(insn 818 817 819 36 (set (reg/v:SI 143 [ xd ])
        (plus:SI (reg/v:SI 143 [ xd ])
            (const_int 2 [0x2]))) "../System/ugui.c":4882:13 7 {*arm_addsi3}
     (nil))
(debug_insn 819 818 820 36 (var_location:SI e (reg/v:SI 157 [ e ])) -1
     (nil))
(debug_insn 820 819 821 36 (var_location:SI yd (debug_expr:SI D#28)) -1
     (nil))
(debug_insn 821 820 822 36 (var_location:SI xd (reg/v:SI 143 [ xd ])) -1
     (nil))
(debug_insn 822 821 823 36 (var_location:SI y (reg/v:SI 158 [ y ])) -1
     (nil))
(debug_insn 823 822 824 36 (var_location:SI x (reg/v:SI 208 [ r ])) -1
     (nil))
(debug_insn 824 823 825 36 (debug_marker) "../System/ugui.c":4857:10 -1
     (nil))
(insn 825 824 826 36 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 158 [ y ])
            (reg/v:SI 208 [ r ]))) "../System/ugui.c":4857:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 826 825 970 36 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 970)
            (pc))) "../System/ugui.c":4857:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 970)
      ; pc falls through to BB 42
(code_label 970 826 969 37 272 (nil) [1 uses])
(note 969 970 961 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 961 969 962 37 (set (reg:SI 270)
        (plus:SI (reg:SI 116 [ _4 ])
            (reg/v:SI 208 [ r ]))) 7 {*arm_addsi3}
     (nil))
(insn 962 961 830 37 (set (reg:SI 269)
        (plus:SI (reg:SI 114 [ _2 ])
            (reg/v:SI 208 [ r ]))) 7 {*arm_addsi3}
     (nil))
      ; pc falls through to BB 39
(code_label 830 962 831 38 264 (nil) [1 uses])
(note 831 830 832 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 832 831 833 38 (var_location:SI e (reg/v:SI 157 [ e ])) -1
     (nil))
(debug_insn 833 832 834 38 (var_location:SI yd (debug_expr:SI D#28)) -1
     (nil))
(debug_insn 834 833 835 38 (var_location:SI xd (reg/v:SI 143 [ xd ])) -1
     (nil))
(debug_insn 835 834 836 38 (var_location:SI y (reg/v:SI 158 [ y ])) -1
     (nil))
(debug_insn 836 835 837 38 (var_location:SI x (reg/v:SI 208 [ r ])) -1
     (nil))
(debug_insn 837 836 838 38 (debug_marker) "../System/ugui.c":4857:10 -1
     (nil))
(insn 838 837 839 38 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 208 [ r ])
            (reg/v:SI 158 [ y ]))) "../System/ugui.c":4857:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 839 838 840 38 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 929)
            (pc))) "../System/ugui.c":4857:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 929)
(code_label 840 839 841 39 265 (nil) [0 uses])
(note 841 840 845 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 35
(code_label 845 841 846 40 250 (nil) [1 uses])
(note 846 845 847 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 847 846 848 40 (var_location:SI x0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 848 847 849 40 (var_location:SI y0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 849 848 850 40 (var_location:SI r (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 850 849 851 40 (var_location:SI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 851 850 852 40 (var_location:SI e (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 852 851 853 40 (var_location:SI yd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 853 852 854 40 (var_location:SI xd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 854 853 855 40 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 855 854 856 40 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 856 855 857 40 (var_location:QI s (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 857 856 858 40 (var_location:SI x0 (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 858 857 859 40 (var_location:SI y0 (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 859 858 860 40 (var_location:SI r (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 860 859 861 40 (var_location:QI s (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 861 860 862 40 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 862 861 863 40 (debug_marker) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 863 862 864 40 (var_location:SI x0 (reg:SI 114 [ _2 ])) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 864 863 865 40 (var_location:SI y0 (reg:SI 115 [ _3 ])) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 865 864 866 40 (var_location:SI r (reg/v:SI 208 [ r ])) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 866 865 867 40 (var_location:QI s (const_int 3 [0x3])) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 867 866 868 40 (var_location:SI c (reg/v:SI 209 [ c ])) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 868 867 869 40 (debug_marker:BLK) "../System/ugui.c":4843:6 -1
     (nil))
(debug_insn 869 868 870 40 (debug_marker) "../System/ugui.c":4845:4 -1
     (nil))
(debug_insn 870 869 871 40 (debug_marker) "../System/ugui.c":4847:4 -1
     (nil))
(debug_insn 871 870 875 40 (debug_marker) "../System/ugui.c":4848:4 -1
     (nil))
(insn 875 871 876 40 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 0 [0]))) "../System/ugui.c":4848:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 876 875 881 40 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 872)
            (pc))) "../System/ugui.c":4848:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 283038348 (nil)))
 -> 872)
      ; pc falls through to BB 17
(code_label 881 876 882 41 258 (nil) [1 uses])
(note 882 881 883 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 883 882 884 41 (var_location:SI x0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 884 883 885 41 (var_location:SI y0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 885 884 886 41 (var_location:SI r (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 886 885 887 41 (var_location:SI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 887 886 888 41 (var_location:SI e (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 888 887 889 41 (var_location:SI yd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 889 888 890 41 (var_location:SI xd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 890 889 891 41 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 891 890 892 41 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 892 891 893 41 (var_location:QI s (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 893 892 894 41 (var_location:SI x0 (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 894 893 895 41 (var_location:SI y0 (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 895 894 896 41 (var_location:SI r (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 896 895 897 41 (var_location:QI s (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 897 896 898 41 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":4757:4 -1
     (nil))
(debug_insn 898 897 899 41 (var_location:SI x0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 899 898 900 41 (var_location:SI y0 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 900 899 901 41 (var_location:SI r (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 901 900 902 41 (var_location:SI c (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 902 901 903 41 (var_location:SI e (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 903 902 904 41 (var_location:SI yd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 904 903 905 41 (var_location:SI xd (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 905 904 906 41 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 906 905 907 41 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 907 906 908 41 (var_location:QI s (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 908 907 909 41 (var_location:SI x0 (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 909 908 910 41 (var_location:SI y0 (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 910 909 911 41 (var_location:SI r (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 911 910 912 41 (var_location:QI s (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 912 911 913 41 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":4758:4 -1
     (nil))
(debug_insn 913 912 914 41 (debug_marker) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 914 913 915 41 (var_location:SI x0 (reg:SI 113 [ _1 ])) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 915 914 916 41 (var_location:SI y0 (reg:SI 116 [ _4 ])) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 916 915 917 41 (var_location:SI r (reg/v:SI 208 [ r ])) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 917 916 918 41 (var_location:QI s (const_int 48 [0x30])) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 918 917 919 41 (var_location:SI c (reg/v:SI 209 [ c ])) "../System/ugui.c":4759:4 -1
     (nil))
(debug_insn 919 918 920 41 (debug_marker:BLK) "../System/ugui.c":4843:6 -1
     (nil))
(debug_insn 920 919 921 41 (debug_marker) "../System/ugui.c":4845:4 -1
     (nil))
(debug_insn 921 920 924 41 (debug_marker) "../System/ugui.c":4847:4 -1
     (nil))
(insn 924 921 925 41 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 0 [0]))) "../System/ugui.c":4847:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 925 924 929 41 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 696)
            (pc))) "../System/ugui.c":4847:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 283038348 (nil)))
 -> 696)
      ; pc falls through to BB 25
(code_label 929 925 930 42 245 (nil) [6 uses])
(note 930 929 0 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

;; Function UG_FillCircle (UG_FillCircle, funcdef_no=11, decl_uid=5867, cgraph_uid=12, symbol_order=18)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 21 count 19 (  1.3)


UG_FillCircle

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 189
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={11d,6u} r1={11d,6u} r2={11d,6u} r3={11d,6u} r7={1d,14u} r12={10d} r13={1d,27u} r14={6d} r15={5d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={12d,7u} r101={5d} r102={1d,14u} r103={1d,13u} r104={5d} r105={5d} r106={5d} r116={1d,2u} r117={1d,2u} r125={3d,12u} r126={3d,15u} r129={1d,2u} r131={1d,2u} r132={1d,2u} r137={2d,14u} r139={1d,2u} r140={1d,7u} r141={1d,9u} r142={1d,9u} r143={1d,6u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={2d,2u} r151={2d,2u} 
;;    total ref usage 678{485d,193u,0e} in 127{122 regular + 5 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 15 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 140 141 142 143
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 140 141 142 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 142 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 142 143

( 2 )->[3]->( 15 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 142 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 142 143
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 142 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 142 143

( 3 )->[4]->( 15 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ }u17(13){ }u18(102){ }u19(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 142 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 142 143
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 142 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 142 143

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 142 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 142
;; lr  def 	 125 126 137 144 150 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 142 143
;; live  gen 	 125 126 137 144 150 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151

( 5 13 )->[6]->( 8 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 140 143 150 151
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 132 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 132 139
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151

( 6 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u79(7){ }u80(13){ }u81(102){ }u82(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 137 140 141 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 116 117 129 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 116 117 129 131
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151

( 8 6 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u117(7){ }u118(13){ }u119(102){ }u120(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151

( 9 )->[10]->( 13 14 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u123(7){ }u124(13){ }u125(102){ }u126(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137
;; lr  def 	 100 [cc] 125 126 145 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
;; live  gen 	 100 [cc] 125 126 145 146
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151

( 9 )->[11]->( 12 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u140(7){ }u141(13){ }u142(102){ }u143(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137
;; lr  def 	 100 [cc] 125 126 137 147 148 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143
;; live  gen 	 100 [cc] 125 126 137 147 148 149
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143

( 11 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 141
;; lr  def 	 150 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143
;; live  gen 	 150 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151

( 10 12 )->[13]->( 6 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u161(7){ }u162(13){ }u163(102){ }u164(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151

( 11 10 )->[14]->( 1 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u165(7){ }u166(13){ }u167(102){ }u168(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 142 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 142 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 142 143
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 12 [ip]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 4 2 3 )->[15]->( 1 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u182(7){ }u183(13){ }u184(102){ }u185(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 14 15 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u186(7){ }u187(13){ }u188(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 22 to worklist
  Adding insn 28 to worklist
  Adding insn 73 to worklist
  Adding insn 70 to worklist
  Adding insn 65 to worklist
  Adding insn 62 to worklist
  Adding insn 57 to worklist
  Adding insn 94 to worklist
  Adding insn 89 to worklist
  Adding insn 86 to worklist
  Adding insn 81 to worklist
  Adding insn 101 to worklist
  Adding insn 116 to worklist
  Adding insn 139 to worklist
  Adding insn 161 to worklist
Finished finding needed instructions:
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 160 to worklist
  Adding insn 159 to worklist
  Adding insn 158 to worklist
  Adding insn 157 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
  Adding insn 115 to worklist
  Adding insn 110 to worklist
  Adding insn 106 to worklist
  Adding insn 105 to worklist
  Adding insn 104 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
  Adding insn 178 to worklist
  Adding insn 177 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143
  Adding insn 138 to worklist
  Adding insn 133 to worklist
  Adding insn 129 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
  Adding insn 100 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
  Adding insn 93 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 90 to worklist
  Adding insn 88 to worklist
  Adding insn 85 to worklist
  Adding insn 84 to worklist
  Adding insn 83 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 76 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
  Adding insn 72 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 64 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 58 to worklist
  Adding insn 54 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 137 140 141 142 143 150 151
  Adding insn 176 to worklist
  Adding insn 175 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 142 143
  Adding insn 27 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 142 143
  Adding insn 21 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 142 143
  Adding insn 15 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 21 count 20 (  1.3)
;; Following path with 8 sets: 2 
;; Following path with 3 sets: 3 
;; Following path with 3 sets: 4 
;; Following path with 17 sets: 5 
;; Following path with 30 sets: 6 
;; Following path with 22 sets: 8 
;; Following path with 3 sets: 9 
;; Following path with 18 sets: 11 
;; Following path with 2 sets: 12 
;; Following path with 14 sets: 10 
;; Following path with 17 sets: 14 
starting the processing of deferred insns
ending the processing of deferred insns


UG_FillCircle

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={11d,6u} r1={11d,6u} r2={11d,6u} r3={11d,6u} r7={1d,14u} r12={10d} r13={1d,27u} r14={6d} r15={5d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={12d,7u} r101={5d} r102={1d,14u} r103={1d,13u} r104={5d} r105={5d} r106={5d} r116={1d,2u} r117={1d,2u} r125={3d,12u} r126={3d,15u} r129={1d,2u} r131={1d,2u} r132={1d,2u} r137={2d,14u} r139={1d,2u} r140={1d,7u} r141={1d,9u} r142={1d,9u} r143={1d,6u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={2d,2u} r151={2d,2u} 
;;    total ref usage 678{485d,193u,0e} in 127{122 regular + 5 call} insns.
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v:SI 140 [ x0 ])
        (reg:SI 0 r0 [ x0 ])) "../System/ugui.c":4806:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ x0 ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 141 [ y0 ])
        (reg:SI 1 r1 [ y0 ])) "../System/ugui.c":4806:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ y0 ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 142 [ r ])
        (reg:SI 2 r2 [ r ])) "../System/ugui.c":4806:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ r ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 143 [ c ])
        (reg:SI 3 r3 [ c ])) "../System/ugui.c":4806:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ c ])
        (nil)))
(note 6 5 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 6 12 2 (debug_marker) "../System/ugui.c":4807:4 -1
     (nil))
(debug_insn 12 11 15 2 (debug_marker) "../System/ugui.c":4809:4 -1
     (nil))
(insn 15 12 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 140 [ x0 ])
            (const_int 0 [0]))) "../System/ugui.c":4809:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 169)
            (pc))) "../System/ugui.c":4809:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 283038348 (nil)))
 -> 169)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 21 3 (debug_marker) "../System/ugui.c":4810:4 -1
     (nil))
(insn 21 18 22 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 141 [ y0 ])
            (const_int 0 [0]))) "../System/ugui.c":4810:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 22 21 23 3 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 169)
            (pc))) "../System/ugui.c":4810:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 283038348 (nil)))
 -> 169)
(note 23 22 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 24 23 27 4 (debug_marker) "../System/ugui.c":4811:4 -1
     (nil))
(insn 27 24 28 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 142 [ r ])
            (const_int 0 [0]))) "../System/ugui.c":4811:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 4 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 169)
            (pc))) "../System/ugui.c":4811:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 283038348 (nil)))
 -> 169)
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 5 (debug_marker) "../System/ugui.c":4813:4 -1
     (nil))
(insn 31 30 32 5 (set (reg:SI 144)
        (ashift:SI (reg/v:SI 142 [ r ])
            (const_int 1 [0x1]))) "../System/ugui.c":4813:16 147 {*arm_shiftsi3}
     (nil))
(insn 32 31 33 5 (set (reg/v:SI 125 [ xd ])
        (minus:SI (const_int 3 [0x3])
            (reg:SI 144))) "../System/ugui.c":4813:7 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(debug_insn 33 32 34 5 (var_location:SI xd (reg/v:SI 125 [ xd ])) "../System/ugui.c":4813:7 -1
     (nil))
(debug_insn 34 33 35 5 (debug_marker) "../System/ugui.c":4814:4 -1
     (nil))
(debug_insn 35 34 36 5 (var_location:SI x (const_int 0 [0])) "../System/ugui.c":4814:6 -1
     (nil))
(debug_insn 36 35 37 5 (debug_marker) "../System/ugui.c":4815:4 -1
     (nil))
(debug_insn 37 36 38 5 (var_location:SI y (reg/v:SI 142 [ r ])) "../System/ugui.c":4815:6 -1
     (nil))
(debug_insn 38 37 39 5 (debug_marker) "../System/ugui.c":4817:4 -1
     (nil))
(debug_insn 39 38 40 5 (var_location:SI xd (reg/v:SI 125 [ xd ])) -1
     (nil))
(debug_insn 40 39 41 5 (var_location:SI y (reg/v:SI 142 [ r ])) -1
     (nil))
(debug_insn 41 40 42 5 (var_location:SI x (const_int 0 [0])) -1
     (nil))
(debug_insn 42 41 7 5 (debug_marker) "../System/ugui.c":4817:10 -1
     (nil))
(insn 7 42 8 5 (set (reg/v:SI 137 [ y ])
        (reg/v:SI 142 [ r ])) "../System/ugui.c":4813:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 175 5 (set (reg/v:SI 126 [ x ])
        (const_int 0 [0])) "../System/ugui.c":4814:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 175 8 176 5 (set (reg:SI 151 [ _3 ])
        (minus:SI (reg/v:SI 141 [ y0 ])
            (reg/v:SI 142 [ r ]))) 45 {*arm_subsi3_insn}
     (nil))
(insn 176 175 142 5 (set (reg:SI 150 [ _4 ])
        (plus:SI (reg/v:SI 141 [ y0 ])
            (reg/v:SI 142 [ r ]))) 7 {*arm_addsi3}
     (nil))
(code_label 142 176 43 6 288 (nil) [0 uses])
(note 43 142 44 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 44 43 45 6 (var_location:SI xd (reg/v:SI 125 [ xd ])) -1
     (nil))
(debug_insn 45 44 46 6 (var_location:SI y (reg/v:SI 137 [ y ])) -1
     (nil))
(debug_insn 46 45 47 6 (var_location:SI x (reg/v:SI 126 [ x ])) -1
     (nil))
(debug_insn 47 46 48 6 (debug_marker) "../System/ugui.c":4819:6 -1
     (nil))
(debug_insn 48 47 49 6 (var_location:SI xd (reg/v:SI 125 [ xd ])) -1
     (nil))
(debug_insn 49 48 50 6 (var_location:SI y (reg/v:SI 137 [ y ])) -1
     (nil))
(debug_insn 50 49 51 6 (var_location:SI x (reg/v:SI 126 [ x ])) -1
     (nil))
(debug_insn 51 50 54 6 (debug_marker) "../System/ugui.c":4821:9 -1
     (nil))
(insn 54 51 57 6 (set (reg:SI 132 [ _48 ])
        (minus:SI (reg/v:SI 140 [ x0 ])
            (reg/v:SI 126 [ x ]))) 45 {*arm_subsi3_insn}
     (nil))
(insn 57 54 58 6 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg/v:SI 143 [ c ])) "../System/ugui.c":4821:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 6 (set (reg:SI 3 r3)
        (reg:SI 150 [ _4 ])) "../System/ugui.c":4821:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 60 6 (set (reg:SI 2 r2)
        (reg:SI 132 [ _48 ])) "../System/ugui.c":4821:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 61 6 (set (reg:SI 1 r1)
        (reg:SI 151 [ _3 ])) "../System/ugui.c":4821:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 60 62 6 (set (reg:SI 0 r0)
        (reg:SI 132 [ _48 ])) "../System/ugui.c":4821:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _48 ])
        (nil)))
(call_insn 62 61 63 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4821:9 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 63 62 64 6 (debug_marker) "../System/ugui.c":4822:9 -1
     (nil))
(insn 64 63 65 6 (set (reg:SI 139 [ _60 ])
        (plus:SI (reg/v:SI 126 [ x ])
            (reg/v:SI 140 [ x0 ]))) 7 {*arm_addsi3}
     (nil))
(insn 65 64 66 6 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg/v:SI 143 [ c ])) "../System/ugui.c":4822:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 67 6 (set (reg:SI 3 r3)
        (reg:SI 150 [ _4 ])) "../System/ugui.c":4822:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 6 (set (reg:SI 2 r2)
        (reg:SI 139 [ _60 ])) "../System/ugui.c":4822:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 69 6 (set (reg:SI 1 r1)
        (reg:SI 151 [ _3 ])) "../System/ugui.c":4822:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 68 70 6 (set (reg:SI 0 r0)
        (reg:SI 139 [ _60 ])) "../System/ugui.c":4822:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139 [ _60 ])
        (nil)))
(call_insn 70 69 71 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4822:9 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 71 70 72 6 (debug_marker) "../System/ugui.c":4824:6 -1
     (nil))
(insn 72 71 73 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 126 [ x ])
            (const_int 0 [0]))) "../System/ugui.c":4824:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 73 72 74 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 95)
            (pc))) "../System/ugui.c":4824:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 95)
(note 74 73 75 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 75 74 76 8 (debug_marker) "../System/ugui.c":4826:9 -1
     (nil))
(insn 76 75 79 8 (set (reg:SI 116 [ _6 ])
        (minus:SI (reg/v:SI 140 [ x0 ])
            (reg/v:SI 137 [ y ]))) "../System/ugui.c":4826:9 45 {*arm_subsi3_insn}
     (nil))
(insn 79 76 80 8 (set (reg:SI 131 [ _46 ])
        (minus:SI (reg/v:SI 141 [ y0 ])
            (reg/v:SI 126 [ x ]))) 45 {*arm_subsi3_insn}
     (nil))
(insn 80 79 81 8 (set (reg:SI 129 [ _43 ])
        (plus:SI (reg/v:SI 126 [ x ])
            (reg/v:SI 141 [ y0 ]))) 7 {*arm_addsi3}
     (nil))
(insn 81 80 82 8 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg/v:SI 143 [ c ])) "../System/ugui.c":4826:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 81 83 8 (set (reg:SI 3 r3)
        (reg:SI 129 [ _43 ])) "../System/ugui.c":4826:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 84 8 (set (reg:SI 2 r2)
        (reg:SI 116 [ _6 ])) "../System/ugui.c":4826:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 83 85 8 (set (reg:SI 1 r1)
        (reg:SI 131 [ _46 ])) "../System/ugui.c":4826:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 85 84 86 8 (set (reg:SI 0 r0)
        (reg:SI 116 [ _6 ])) "../System/ugui.c":4826:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _6 ])
        (nil)))
(call_insn 86 85 87 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4826:9 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 87 86 88 8 (debug_marker) "../System/ugui.c":4827:9 -1
     (nil))
(insn 88 87 89 8 (set (reg:SI 117 [ _9 ])
        (plus:SI (reg/v:SI 140 [ x0 ])
            (reg/v:SI 137 [ y ]))) "../System/ugui.c":4827:9 7 {*arm_addsi3}
     (nil))
(insn 89 88 90 8 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg/v:SI 143 [ c ])) "../System/ugui.c":4827:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 89 91 8 (set (reg:SI 3 r3)
        (reg:SI 129 [ _43 ])) "../System/ugui.c":4827:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ _43 ])
        (nil)))
(insn 91 90 92 8 (set (reg:SI 2 r2)
        (reg:SI 117 [ _9 ])) "../System/ugui.c":4827:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 91 93 8 (set (reg:SI 1 r1)
        (reg:SI 131 [ _46 ])) "../System/ugui.c":4827:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _46 ])
        (nil)))
(insn 93 92 94 8 (set (reg:SI 0 r0)
        (reg:SI 117 [ _9 ])) "../System/ugui.c":4827:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _9 ])
        (nil)))
(call_insn 94 93 95 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4827:9 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(code_label 95 94 96 9 284 (nil) [1 uses])
(note 96 95 97 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 97 96 100 9 (debug_marker) "../System/ugui.c":4829:6 -1
     (nil))
(insn 100 97 101 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ xd ])
            (const_int 0 [0]))) "../System/ugui.c":4829:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 101 100 102 9 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 120)
            (pc))) "../System/ugui.c":4829:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 120)
(note 102 101 103 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 10 (debug_marker) "../System/ugui.c":4831:9 -1
     (nil))
(insn 104 103 105 10 (set (reg:SI 145)
        (ashift:SI (reg/v:SI 126 [ x ])
            (const_int 2 [0x2]))) "../System/ugui.c":4831:12 147 {*arm_shiftsi3}
     (nil))
(insn 105 104 106 10 (set (reg:SI 146)
        (plus:SI (reg:SI 145)
            (const_int 6 [0x6]))) "../System/ugui.c":4831:12 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(insn 106 105 107 10 (set (reg/v:SI 125 [ xd ])
        (plus:SI (reg/v:SI 125 [ xd ])
            (reg:SI 146))) "../System/ugui.c":4831:12 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(debug_insn 107 106 108 10 (var_location:SI xd (reg/v:SI 125 [ xd ])) -1
     (nil))
(debug_insn 108 107 109 10 (var_location:SI y (reg/v:SI 137 [ y ])) -1
     (nil))
(debug_insn 109 108 110 10 (debug_marker) "../System/ugui.c":4838:6 -1
     (nil))
(insn 110 109 111 10 (set (reg/v:SI 126 [ x ])
        (plus:SI (reg/v:SI 126 [ x ])
            (const_int 1 [0x1]))) "../System/ugui.c":4838:7 7 {*arm_addsi3}
     (nil))
(debug_insn 111 110 112 10 (var_location:SI xd (reg/v:SI 125 [ xd ])) -1
     (nil))
(debug_insn 112 111 113 10 (var_location:SI y (reg/v:SI 137 [ y ])) -1
     (nil))
(debug_insn 113 112 114 10 (var_location:SI x (reg/v:SI 126 [ x ])) -1
     (nil))
(debug_insn 114 113 115 10 (debug_marker) "../System/ugui.c":4817:10 -1
     (nil))
(insn 115 114 116 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 137 [ y ])
            (reg/v:SI 126 [ x ]))) "../System/ugui.c":4817:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 116 115 120 10 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 140)
            (pc))) "../System/ugui.c":4817:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032164 (nil)))
 -> 140)
      ; pc falls through to BB 14
(code_label 120 116 121 11 285 (nil) [1 uses])
(note 121 120 122 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 122 121 123 11 (debug_marker) "../System/ugui.c":4835:9 -1
     (nil))
(insn 123 122 124 11 (set (reg:SI 147)
        (minus:SI (reg/v:SI 126 [ x ])
            (reg/v:SI 137 [ y ]))) "../System/ugui.c":4835:19 45 {*arm_subsi3_insn}
     (nil))
(insn 124 123 125 11 (set (reg:SI 148)
        (ashift:SI (reg:SI 147)
            (const_int 2 [0x2]))) "../System/ugui.c":4835:24 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(insn 125 124 126 11 (set (reg:SI 149)
        (plus:SI (reg:SI 148)
            (const_int 10 [0xa]))) "../System/ugui.c":4835:30 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(insn 126 125 127 11 (set (reg/v:SI 125 [ xd ])
        (plus:SI (reg/v:SI 125 [ xd ])
            (reg:SI 149))) "../System/ugui.c":4835:12 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(debug_insn 127 126 128 11 (var_location:SI xd (reg/v:SI 125 [ xd ])) "../System/ugui.c":4835:12 -1
     (nil))
(debug_insn 128 127 129 11 (debug_marker) "../System/ugui.c":4836:9 -1
     (nil))
(insn 129 128 130 11 (set (reg/v:SI 137 [ y ])
        (plus:SI (reg/v:SI 137 [ y ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":4836:10 7 {*arm_addsi3}
     (nil))
(debug_insn 130 129 131 11 (var_location:SI xd (reg/v:SI 125 [ xd ])) -1
     (nil))
(debug_insn 131 130 132 11 (var_location:SI y (reg/v:SI 137 [ y ])) -1
     (nil))
(debug_insn 132 131 133 11 (debug_marker) "../System/ugui.c":4838:6 -1
     (nil))
(insn 133 132 134 11 (set (reg/v:SI 126 [ x ])
        (plus:SI (reg/v:SI 126 [ x ])
            (const_int 1 [0x1]))) "../System/ugui.c":4838:7 7 {*arm_addsi3}
     (nil))
(debug_insn 134 133 135 11 (var_location:SI xd (reg/v:SI 125 [ xd ])) -1
     (nil))
(debug_insn 135 134 136 11 (var_location:SI y (reg/v:SI 137 [ y ])) -1
     (nil))
(debug_insn 136 135 137 11 (var_location:SI x (reg/v:SI 126 [ x ])) -1
     (nil))
(debug_insn 137 136 138 11 (debug_marker) "../System/ugui.c":4817:10 -1
     (nil))
(insn 138 137 139 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 137 [ y ])
            (reg/v:SI 126 [ x ]))) "../System/ugui.c":4817:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 139 138 179 11 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 145)
            (pc))) "../System/ugui.c":4817:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 132709668 (nil)))
 -> 145)
(note 179 139 177 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 177 179 178 12 (set (reg:SI 151 [ _3 ])
        (minus:SI (reg/v:SI 141 [ y0 ])
            (reg/v:SI 137 [ y ]))) 45 {*arm_subsi3_insn}
     (nil))
(insn 178 177 140 12 (set (reg:SI 150 [ _4 ])
        (plus:SI (reg/v:SI 141 [ y0 ])
            (reg/v:SI 137 [ y ]))) 7 {*arm_addsi3}
     (nil))
(code_label 140 178 141 13 286 (nil) [1 uses])
(note 141 140 145 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 6
(code_label 145 141 146 14 287 (nil) [1 uses])
(note 146 145 147 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 147 146 148 14 (debug_marker) "../System/ugui.c":4840:4 -1
     (nil))
(debug_insn 148 147 149 14 (var_location:SI x0 (reg/v:SI 140 [ x0 ])) "../System/ugui.c":4840:4 -1
     (nil))
(debug_insn 149 148 150 14 (var_location:SI y0 (reg/v:SI 141 [ y0 ])) "../System/ugui.c":4840:4 -1
     (nil))
(debug_insn 150 149 151 14 (var_location:SI r (reg/v:SI 142 [ r ])) "../System/ugui.c":4840:4 -1
     (nil))
(debug_insn 151 150 152 14 (var_location:SI c (reg/v:SI 143 [ c ])) "../System/ugui.c":4840:4 -1
     (nil))
(debug_insn 152 151 153 14 (debug_marker:BLK) "../System/ugui.c":4768:6 -1
     (nil))
(debug_insn 153 152 154 14 (debug_marker) "../System/ugui.c":4770:4 -1
     (nil))
(debug_insn 154 153 155 14 (debug_marker) "../System/ugui.c":4772:4 -1
     (nil))
(debug_insn 155 154 156 14 (debug_marker) "../System/ugui.c":4773:4 -1
     (nil))
(debug_insn 156 155 157 14 (debug_marker) "../System/ugui.c":4774:4 -1
     (nil))
(insn 157 156 158 14 (set (reg:SI 3 r3)
        (reg/v:SI 143 [ c ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 143 [ c ])
        (nil)))
(insn 158 157 159 14 (set (reg:SI 2 r2)
        (reg/v:SI 142 [ r ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 142 [ r ])
        (nil)))
(insn 159 158 160 14 (set (reg:SI 1 r1)
        (reg/v:SI 141 [ y0 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 141 [ y0 ])
        (nil)))
(insn 160 159 161 14 (set (reg:SI 0 r0)
        (reg/v:SI 140 [ x0 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 140 [ x0 ])
        (nil)))
(call_insn/j 161 160 169 14 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawCircle.part.0") [flags 0x3]  <function_decl 000000000694d500 UG_DrawCircle.part.0>) [0 UG_DrawCircle.part.0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawCircle.part.0") [flags 0x3]  <function_decl 000000000694d500 UG_DrawCircle.part.0>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(code_label 169 161 170 15 282 (nil) [3 uses])
(note 170 169 0 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

;; Function _UG_PutChar (_UG_PutChar, funcdef_no=26, decl_uid=6340, cgraph_uid=27, symbol_order=38)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 68 n_edges 109 count 88 (  1.3)


_UG_PutChar

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 779
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={15d,9u} r1={12d,6u} r2={12d,6u} r3={9d,2u} r7={1d,67u} r12={14d} r13={1d,74u} r14={8d} r15={7d} r16={8d} r17={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={45d,37u} r101={7d} r102={1d,67u} r103={1d,68u,2e} r104={7d} r105={7d} r106={7d} r113={1d,4u} r114={2d,8u} r119={1d,2u} r120={2d,10u} r121={2d,11u} r125={1d,2u} r136={1d,2u} r140={1d,2u} r141={1d,2u} r148={1d,2u} r157={1d,6u} r176={1d,2u} r179={1d,2u} r180={1d,2u} r194={1d,2u} r201={1d,6u} r222={2d,16u} r223={2d,11u} r228={1d,6u} r229={2d,14u} r231={2d,7u} r232={2d,11u} r233={1d,8u} r237={1d,1u} r238={2d,6u} r239={2d,4u} r240={2d,8u} r241={2d,7u} r242={2d,2u} r243={1d,4u} r244={2d,10u} r245={2d,4u} r246={2d,8u} r247={1d,8u} r249={1d,1u} r250={2d,4u} r251={2d,8u} r252={2d,7u} r253={1d,1u} r254={1d,1u} r256={1d,1u} r259={1d,1u} r260={1d,1u} r261={9d,7u} r264={1d} r265={1d} r266={1d} r267={1d} r268={1d} r269={1d} r271={2d,2u} r275={1d,7u} r276={1d} r277={1d} r278={1d} r279={1d} r280={1d} r281={1d} r285={1d,6u} r286={1d,1u} r287={1d,1u} r289={1d,8u} r290={1d,4u} r291={1d,4u} r292={1d,8u,6e} r293={1d,8u,6e} r294={1d,24u} r299={1d,2u} r300={1d,1u} r301={1d,1u} r302={1d,1u} r305={1d,1u} r306={1d,1u} r308={1d,1u} r309={1d,1u} r310={1d,1u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,2u} r318={1d,1u} r319={1d,1u} r321={1d,1u} r322={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r333={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r337={1d,1u} r338={1d,1u} r339={1d,1u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={1d,1u} r346={1d,1u} r347={1d,1u} r348={1d,1u} r349={1d,1u} r350={1d,2u} r351={1d,1u} r352={1d,1u} r354={1d,1u} r356={1d,1u} r357={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={1d,1u} r367={1d,1u} r368={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r373={1d,1u} r374={1d,1u} r375={1d,1u} r376={1d,1u} r377={1d,1u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r382={1d,1u} r383={1d,1u} r385={1d,1u} r386={1d,1u} r388={1d,1u} r389={1d,1u} r390={1d,1u} r391={1d,1u} r392={1d,1u} r393={2d,6u} r394={2d,6u} r395={1d,4u} r396={2d,6u} r397={2d,6u} r398={2d,4u} r399={2d,6u} r400={2d,6u} 
;;    total ref usage 1624{839d,771u,14e} in 532{525 regular + 7 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 9 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 289 290 291 292 293 294
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 289 290 291 292 293 294
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294

( 2 )->[3]->( 4 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u17(7){ }u18(13){ }u19(102){ }u20(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294

( 3 )->[4]->( 5 13 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294

( 4 )->[5]->( 6 14 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(7){ }u30(13){ }u31(102){ }u32(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294

( 5 )->[6]->( 9 15 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u35(7){ }u36(13){ }u37(102){ }u38(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294

( 3 )->[7]->( 9 8 11 12 16 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289
;; lr  def 	 100 [cc] 299
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
;; live  gen 	 299
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294

( 7 )->[8]->( 17 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u48(7){ }u49(13){ }u50(102){ }u51(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290 291 292 293 294
;; live  gen 	 261
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294

( 2 7 6 )->[9]->( 17 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u52(7){ }u53(13){ }u54(102){ }u55(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289
;; lr  def 	 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
;; live  gen 	 261
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294

( 7 )->[10]->( 17 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u57(7){ }u58(13){ }u59(102){ }u60(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290 291 292 293 294
;; live  gen 	 261
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294

( 7 )->[11]->( 17 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u61(7){ }u62(13){ }u63(102){ }u64(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290 291 292 293 294
;; live  gen 	 261
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294

( 7 )->[12]->( 17 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u65(7){ }u66(13){ }u67(102){ }u68(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290 291 292 293 294
;; live  gen 	 261
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294

( 4 )->[13]->( 17 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u69(7){ }u70(13){ }u71(102){ }u72(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290 291 292 293 294
;; live  gen 	 261
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294

( 5 )->[14]->( 17 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u73(7){ }u74(13){ }u75(102){ }u76(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290 291 292 293 294
;; live  gen 	 261
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294

( 6 )->[15]->( 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u77(7){ }u78(13){ }u79(102){ }u80(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290 291 292 293 294
;; live  gen 	 261
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294

( 7 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u81(7){ }u82(13){ }u83(102){ }u84(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290 291 292 293 294
;; live  gen 	 261
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294

( 13 9 16 10 11 8 12 14 15 )->[17]->( 79 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u85(7){ }u86(13){ }u87(102){ }u88(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 294
;; lr  def 	 100 [cc] 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294
;; live  gen 	 100 [cc] 113
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 290 291 292 293 294

( 17 )->[18]->( 79 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u93(7){ }u94(13){ }u95(102){ }u96(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 294
;; lr  def 	 100 [cc] 300
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 290 291 292 293 294
;; live  gen 	 100 [cc] 300
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 290 291 292 293 294

( 18 )->[19]->( 79 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u101(7){ }u102(13){ }u103(102){ }u104(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 294
;; lr  def 	 100 [cc] 228
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 290 291 292 293 294
;; live  gen 	 100 [cc] 228
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 228 261 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 228 261 290 291 292 293 294

( 19 )->[21]->( 23 24 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u109(7){ }u110(13){ }u111(102){ }u112(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 228 261 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228
;; lr  def 	 100 [cc] 222 301
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 228 261 290 291 292 293 294
;; live  gen 	 100 [cc] 222 301
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 228 261 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 228 261 290 291 292 293 294

( 21 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u118(7){ }u119(13){ }u120(102){ }u121(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 228 261 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  def 	 222
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 228 261 290 291 292 293 294
;; live  gen 	 222
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 228 261 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 228 261 290 291 292 293 294

( 23 21 )->[24]->( 25 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u124(7){ }u125(13){ }u126(102){ }u127(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 228 261 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 294
;; lr  def 	 100 [cc] 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 228 261 290 291 292 293 294
;; live  gen 	 100 [cc] 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 222 228 261 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 222 228 261 290 291 292 293 294

( 24 )->[25]->( 27 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u132(7){ }u133(13){ }u134(102){ }u135(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 222 228 261 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 261
;; lr  def 	 223 302
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 222 228 261 290 291 292 293 294
;; live  gen 	 223 302
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 223 228 261 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 223 228 261 290 291 292 293 294

( 24 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u140(7){ }u141(13){ }u142(102){ }u143(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 228 261 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228
;; lr  def 	 223
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 228 261 290 291 292 293 294
;; live  gen 	 223
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 223 228 261 290 291 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 223 228 261 290 291 292 293 294

( 26 25 )->[27]->( 28 54 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u145(7){ }u146(13){ }u147(102){ }u148(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 223 228 261 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 125 305 306 308 395
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 223 228 261 290 291 292 293 294
;; live  gen 	 100 [cc] 125 305 306 308 395
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 125 222 223 228 261 290 291 292 293 294 395
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 125 222 223 228 261 290 291 292 293 294 395

( 27 )->[28]->( 29 44 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u158(7){ }u159(13){ }u160(102){ }u161(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 222 223 261 290 291 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 223 290 291 294
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 136 243 309 310 311 312 313 314
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 222 223 261 290 291 292 293 294
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 136 243 309 310 311 312 313 314
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 222 223 243 261 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 222 223 243 261 292 293 294

( 28 )->[29]->( 31 79 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u186(7){ }u187(13){ }u188(102){ }u189(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 243 261 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 294
;; lr  def 	 100 [cc] 140 141 315 316
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 243 261 292 293 294
;; live  gen 	 100 [cc] 140 141 315 316
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 222 223 243 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 222 223 243 292 293 294

( 29 )->[31]->( 33 79 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u200(7){ }u201(13){ }u202(102){ }u203(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 222 223 243 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 222 223 243 292 293 294
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 222 223 243 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 222 223 243 292 293 294

( 31 )->[33]->( 43 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u206(7){ }u207(13){ }u208(102){ }u209(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 222 223 243 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 222
;; lr  def 	 242 250 317 398
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 222 223 243 292 293 294
;; live  gen 	 242 250 317 398
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 242 243 250 292 293 294 398
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 242 243 250 292 293 294 398

( 43 41 )->[34]->( 39 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u216(7){ }u217(13){ }u218(102){ }u219(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 285 292 293 294 398
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 251 294
;; lr  def 	 237 251 252 260 318
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 285 292 293 294 398
;; live  gen 	 237 251 252 260 318
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398

( 39 )->[35]->( 36 37 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u234(7){ }u235(13){ }u236(102){ }u237(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 252
;; lr  def 	 100 [cc] 319 321
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398
;; live  gen 	 100 [cc] 319 321
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398

( 35 )->[36]->( 38 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u243(7){ }u244(13){ }u245(102){ }u246(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 243 292
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398

( 35 )->[37]->( 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u251(7){ }u252(13){ }u253(102){ }u254(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 243 293
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398

( 36 37 )->[38]->( 39 41 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u259(7){ }u260(13){ }u261(102){ }u262(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 252 260
;; lr  def 	 100 [cc] 120 252 322
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398
;; live  gen 	 100 [cc] 120 252 322
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398

( 34 38 )->[39]->( 35 41 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u273(7){ }u274(13){ }u275(102){ }u276(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398

( 38 39 )->[41]->( 34 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u281(7){ }u282(13){ }u283(102){ }u284(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 285 292 293 294 398
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 251
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 285 292 293 294 398
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 285 292 293 294 398
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 285 292 293 294 398

( 41 )->[42]->( 43 79 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u292(7){ }u293(13){ }u294(102){ }u295(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 243 250 285 292 293 294 398
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250 285 294 398
;; lr  def 	 100 [cc] 242 250 324
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 243 250 285 292 293 294 398
;; live  gen 	 100 [cc] 242 250 324
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 242 243 250 292 293 294 398
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 242 243 250 292 293 294 398

( 33 42 )->[43]->( 34 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u307(7){ }u308(13){ }u309(102){ }u310(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 242 243 250 292 293 294 398
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 242
;; lr  def 	 120 251 285
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 242 243 250 292 293 294 398
;; live  gen 	 120 251 285
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 285 292 293 294 398
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 285 292 293 294 398

( 28 )->[44]->( 45 79 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u318(7){ }u319(13){ }u320(102){ }u321(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 223 243 261 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 223 243 261 292 293 294
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 261 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 261 292 293 294

( 44 )->[45]->( 47 79 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u324(7){ }u325(13){ }u326(102){ }u327(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 261 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 294
;; lr  def 	 100 [cc] 148 244 325 326 327 328
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 261 292 293 294
;; live  gen 	 100 [cc] 148 244 325 326 327 328
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 292 293 294

( 45 )->[47]->( 52 79 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u341(7){ }u342(13){ }u343(102){ }u344(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 292 293 294
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 292 293 294
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 292 293 294

( 53 49 )->[49]->( 49 50 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u347(7){ }u348(13){ }u349(102){ }u350(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 246 287 294 393 394 396 397 399 400
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 243 246 287 294 393 394 396 397 399 400
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 157 246 247 249 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 246 276 277 278 279 280 281 287 294 393 394 396 397 399 400
;; live  gen 	 0 [r0] 100 [cc] 157 246 247 249 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 246 287 294 393 394 396 397 399 400
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 246 276 277 278 279 280 281 287 294 393 394 396 397 399 400

( 49 )->[50]->( 51 79 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u413(7){ }u414(13){ }u415(102){ }u416(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 294 393 394 396 397 399 400
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 244 245 294
;; lr  def 	 100 [cc] 244 245 347 348
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 294 393 394 396 397 399 400
;; live  gen 	 100 [cc] 244 245 347 348
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 294 393 394 396 397 399 400
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 294 393 394 396 397 399 400

( 50 )->[51]->( 53 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u428(7){ }u429(13){ }u430(102){ }u431(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 294 393 394 396 397 399 400
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 294 393 394 396 397 399 400
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 294 393 394 396 397 399 400
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 294 393 394 396 397 399 400

( 47 )->[52]->( 53 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u432(7){ }u433(13){ }u434(102){ }u435(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 292 293 294
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 292 293
;; lr  def 	 245 393 394 396 397 399 400
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 292 293 294
;; live  gen 	 245 393 394 396 397 399 400
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 294 393 394 396 397 399 400
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 294 393 394 396 397 399 400

( 52 51 )->[53]->( 49 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u436(7){ }u437(13){ }u438(102){ }u439(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 294 393 394 396 397 399 400
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 244 393 394 396 397 399 400
;; lr  def 	 246 276 277 278 279 280 281 287
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 294 393 394 396 397 399 400
;; live  gen 	 246 276 277 278 279 280 281 287
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 246 287 294 393 394 396 397 399 400
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 246 276 277 278 279 280 281 287 294 393 394 396 397 399 400

( 27 )->[54]->( 55 70 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u451(7){ }u452(13){ }u453(102){ }u454(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 223 228 261 290 291 292 293 294 395
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 291 294
;; lr  def 	 100 [cc] 176 238
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 223 228 261 290 291 292 293 294 395
;; live  gen 	 100 [cc] 176 238
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 222 223 228 238 261 290 291 292 293 294 395
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 222 223 228 238 261 290 291 292 293 294 395

( 54 )->[55]->( 57 79 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u459(7){ }u460(13){ }u461(102){ }u462(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 223 238 261 290 292 293 294 395
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 294
;; lr  def 	 100 [cc] 179 180 349
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 223 238 261 290 292 293 294 395
;; live  gen 	 100 [cc] 179 180 349
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 222 223 238 290 292 293 294 395
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 222 223 238 290 292 293 294 395

( 55 )->[57]->( 59 79 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u472(7){ }u473(13){ }u474(102){ }u475(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 222 223 238 290 292 293 294 395
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 222 223 238 290 292 293 294 395
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 222 223 238 290 292 293 294 395
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 222 223 238 290 292 293 294 395

( 57 )->[59]->( 60 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u479(7){ }u480(13){ }u481(102){ }u482(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 222 223 238 290 292 293 294 395
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 222
;; lr  def 	 239 271 350 398
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 222 223 238 290 292 293 294 395
;; live  gen 	 239 271 350 398
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 238 239 271 290 292 293 294 395 398
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 238 239 271 290 292 293 294 395 398

( 59 69 )->[60]->( 61 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u489(7){ }u490(13){ }u491(102){ }u492(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 238 239 271 290 292 293 294 395 398
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 271 290
;; lr  def 	 114 121 240 275
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 238 239 271 290 292 293 294 395 398
;; live  gen 	 114 121 240 275
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 271 275 290 292 293 294 395 398
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 271 275 290 292 293 294 395 398

( 60 68 )->[61]->( 66 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u504(7){ }u505(13){ }u506(102){ }u507(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 271 275 290 292 293 294 395 398
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 240 294
;; lr  def 	 240 241 254 286 351
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 271 275 290 292 293 294 395 398
;; live  gen 	 240 241 254 286 351
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398

( 66 )->[62]->( 63 64 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u524(7){ }u525(13){ }u526(102){ }u527(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 241
;; lr  def 	 100 [cc] 352 354
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398
;; live  gen 	 100 [cc] 352 354
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398

( 62 )->[63]->( 65 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u533(7){ }u534(13){ }u535(102){ }u536(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 238 292 395
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 356 357
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 356 357
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398

( 62 )->[64]->( 65 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u547(7){ }u548(13){ }u549(102){ }u550(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 238 293 395
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 359 360
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 359 360
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398

( 63 64 )->[65]->( 66 68 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u561(7){ }u562(13){ }u563(102){ }u564(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 241 286
;; lr  def 	 100 [cc] 114 121 241 361
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398
;; live  gen 	 100 [cc] 114 121 241 361
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398

( 61 65 )->[66]->( 62 68 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u578(7){ }u579(13){ }u580(102){ }u581(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398

( 65 66 )->[68]->( 61 69 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u587(7){ }u588(13){ }u589(102){ }u590(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 271 275 290 292 293 294 395 398
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 240 271
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 271 275 290 292 293 294 395 398
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 271 275 290 292 293 294 395 398
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 271 275 290 292 293 294 395 398

( 68 )->[69]->( 60 79 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u599(7){ }u600(13){ }u601(102){ }u602(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 238 239 275 290 292 293 294 395 398
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 238 239 275 294 398
;; lr  def 	 100 [cc] 238 239 271 363
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 238 239 275 290 292 293 294 395 398
;; live  gen 	 100 [cc] 238 239 271 363
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 238 239 271 290 292 293 294 395 398
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 238 239 271 290 292 293 294 395 398

( 54 )->[70]->( 71 79 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u617(7){ }u618(13){ }u619(102){ }u620(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 223 228 261 290 291 292 293 294 395
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 223 228 261 290 291 292 293 294 395
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 223 228 261 290 291 292 293 294 395
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 223 228 261 290 291 292 293 294 395

( 70 )->[71]->( 73 79 )
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u623(7){ }u624(13){ }u625(102){ }u626(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 223 228 261 290 291 292 293 294 395
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 228 261 294
;; lr  def 	 100 [cc] 194 229 364 365
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 223 228 261 290 291 292 293 294 395
;; live  gen 	 100 [cc] 194 229 364 365
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 290 291 292 293 294 395
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 290 291 292 293 294 395

( 71 )->[73]->( 75 79 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u638(7){ }u639(13){ }u640(102){ }u641(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 290 291 292 293 294 395
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 290 291 292 293 294 395
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 290 291 292 293 294 395
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 290 291 292 293 294 395

( 73 )->[75]->( 76 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u645(7){ }u646(13){ }u647(102){ }u648(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 290 291 292 293 294 395
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 290 292 293
;; lr  def 	 231 392 393 394 396 397 399 400
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 290 291 292 293 294 395
;; live  gen 	 231 392 393 394 396 397 399 400
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 231 291 294 392 393 394 395 396 397 399 400
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 231 291 294 392 393 394 395 396 397 399 400

( 75 78 )->[76]->( 77 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u650(7){ }u651(13){ }u652(102){ }u653(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 231 291 294 392 393 394 395 396 397 399 400
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 231 291 393 394 396 397 399 400
;; lr  def 	 232 253 259 264 265 266 267 268 269
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 231 291 294 392 393 394 395 396 397 399 400
;; live  gen 	 232 253 259 264 265 266 267 268 269
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 231 232 253 259 291 294 392 393 394 395 396 397 399 400
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 231 232 253 259 264 265 266 267 268 269 291 294 392 393 394 395 396 397 399 400

( 76 77 )->[77]->( 77 78 )
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u669(7){ }u670(13){ }u671(102){ }u672(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 231 232 253 259 291 294 392 393 394 395 396 397 399 400
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 229 232 253 259 294 392 393 394 395 396 397 399 400
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 201 232 233 256 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 385 386 388 389
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 231 232 253 259 264 265 266 267 268 269 291 294 392 393 394 395 396 397 399 400
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 201 232 233 256 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 385 386 388 389
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 231 232 253 259 291 294 392 393 394 395 396 397 399 400
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 231 232 253 259 264 265 266 267 268 269 291 294 392 393 394 395 396 397 399 400

( 77 )->[78]->( 76 79 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u750(7){ }u751(13){ }u752(102){ }u753(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 231 291 294 392 393 394 395 396 397 399 400
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 229 231 294
;; lr  def 	 100 [cc] 229 231 390 391
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 231 291 294 392 393 394 395 396 397 399 400
;; live  gen 	 100 [cc] 229 231 390 391
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 231 291 294 392 393 394 395 396 397 399 400
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 231 291 294 392 393 394 395 396 397 399 400

( 17 18 19 29 31 42 44 45 47 50 55 57 69 70 71 73 78 )->[79]->( 1 )
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u766(7){ }u767(13){ }u768(102){ }u769(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 79 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u770(7){ }u771(13){ }u772(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 46 to worklist
  Adding insn 53 to worklist
  Adding insn 56 to worklist
  Adding insn 59 to worklist
  Adding insn 62 to worklist
  Adding insn 69 to worklist
  Adding insn 107 to worklist
  Adding insn 116 to worklist
  Adding insn 126 to worklist
  Adding insn 134 to worklist
  Adding insn 145 to worklist
  Adding insn 161 to worklist
  Adding insn 181 to worklist
  Adding insn 174 to worklist
  Adding insn 195 to worklist
  Adding insn 198 to worklist
  Adding insn 229 to worklist
  Adding insn 233 to worklist
  Adding insn 240 to worklist
  Adding insn 256 to worklist
  Adding insn 264 to worklist
  Adding insn 274 to worklist
  Adding insn 285 to worklist
  Adding insn 300 to worklist
  Adding insn 315 to worklist
  Adding insn 318 to worklist
  Adding insn 362 to worklist
  Adding insn 355 to worklist
  Adding insn 375 to worklist
  Adding insn 397 to worklist
  Adding insn 411 to worklist
  Adding insn 415 to worklist
  Adding insn 462 to worklist
  Adding insn 471 to worklist
  Adding insn 483 to worklist
  Adding insn 503 to worklist
  Adding insn 512 to worklist
  Adding insn 523 to worklist
  Adding insn 539 to worklist
  Adding insn 547 to worklist
  Adding insn 561 to worklist
  Adding insn 565 to worklist
  Adding insn 639 to worklist
  Adding insn 628 to worklist
  Adding insn 657 to worklist
Finished finding needed instructions:
processing block 79 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 42 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 242 243 250 292 293 294 398
  Adding insn 284 to worklist
  Adding insn 283 to worklist
  Adding insn 282 to worklist
  Adding insn 277 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 285 292 293 294 398
  Adding insn 273 to worklist
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398
  Adding insn 255 to worklist
  Adding insn 248 to worklist
  Adding insn 245 to worklist
  Adding insn 244 to worklist
processing block 36 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398
  Adding insn 232 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398
  Adding insn 239 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398
  Adding insn 228 to worklist
  Adding insn 227 to worklist
  Adding insn 225 to worklist
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398
  Adding insn 263 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 252 260 285 292 293 294 398
  Adding insn 220 to worklist
  Adding insn 213 to worklist
  Adding insn 212 to worklist
  Adding insn 210 to worklist
  Adding insn 209 to worklist
processing block 43 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 222 223 242 243 250 251 285 292 293 294 398
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 288 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 242 243 250 292 293 294 398
  Adding insn 752 to worklist
  Adding insn 21 to worklist
  Adding insn 201 to worklist
  Adding insn 200 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 222 223 243 292 293 294
  Adding insn 197 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 222 223 243 292 293 294
  Adding insn 194 to worklist
  Adding insn 187 to worklist
  Adding insn 186 to worklist
  Adding insn 185 to worklist
  Adding insn 184 to worklist
processing block 51 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 294 393 394 396 397 399 400
processing block 50 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 294 393 394 396 397 399 400
  Adding insn 374 to worklist
  Adding insn 373 to worklist
  Adding insn 369 to worklist
  Adding insn 366 to worklist
  Adding insn 365 to worklist
processing block 49 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 246 287 294 393 394 396 397 399 400
  Adding insn 361 to worklist
  Adding insn 354 to worklist
  Adding insn 353 to worklist
  Adding insn 352 to worklist
  Adding insn 351 to worklist
  Adding insn 350 to worklist
  Adding insn 349 to worklist
  Adding insn 348 to worklist
  Adding insn 347 to worklist
  Adding insn 346 to worklist
  Adding insn 345 to worklist
  Adding insn 344 to worklist
  Adding insn 343 to worklist
  Adding insn 342 to worklist
  Adding insn 341 to worklist
  Adding insn 340 to worklist
  Adding insn 339 to worklist
  Adding insn 338 to worklist
  Adding insn 337 to worklist
  Adding insn 334 to worklist
  Adding insn 330 to worklist
  Adding insn 329 to worklist
  Adding insn 327 to worklist
  Adding insn 326 to worklist
processing block 53 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 246 287 294 393 394 396 397 399 400
  Adding insn 22 to worklist
  Adding insn 388 to worklist
processing block 52 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 245 294 393 394 396 397 399 400
  Adding insn 758 to worklist
  Adding insn 757 to worklist
  Adding insn 756 to worklist
  Adding insn 755 to worklist
  Adding insn 754 to worklist
  Adding insn 753 to worklist
  Adding insn 23 to worklist
processing block 47 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 292 293 294
  Adding insn 317 to worklist
processing block 45 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 244 292 293 294
  Adding insn 314 to worklist
  Adding insn 308 to worklist
  Adding insn 307 to worklist
  Adding insn 306 to worklist
  Adding insn 305 to worklist
  Adding insn 304 to worklist
  Adding insn 303 to worklist
processing block 44 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 243 261 292 293 294
  Adding insn 299 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 222 223 243 261 292 293 294
  Adding insn 180 to worklist
  Adding insn 179 to worklist
  Adding insn 175 to worklist
  Adding insn 173 to worklist
  Adding insn 172 to worklist
  Adding insn 171 to worklist
  Adding insn 170 to worklist
  Adding insn 169 to worklist
  Adding insn 168 to worklist
  Adding insn 167 to worklist
  Adding insn 166 to worklist
  Adding insn 165 to worklist
  Adding insn 164 to worklist
processing block 69 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 238 239 271 290 292 293 294 395 398
  Adding insn 538 to worklist
  Adding insn 537 to worklist
  Adding insn 535 to worklist
  Adding insn 529 to worklist
  Adding insn 526 to worklist
processing block 68 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 271 275 290 292 293 294 395 398
  Adding insn 522 to worklist
processing block 65 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398
  Adding insn 502 to worklist
  Adding insn 494 to worklist
  Adding insn 491 to worklist
  Adding insn 488 to worklist
  Adding insn 487 to worklist
processing block 63 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398
  Adding insn 470 to worklist
  Adding insn 469 to worklist
  Adding insn 468 to worklist
  Adding insn 467 to worklist
  Adding insn 466 to worklist
processing block 64 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398
  Adding insn 482 to worklist
  Adding insn 481 to worklist
  Adding insn 480 to worklist
  Adding insn 479 to worklist
  Adding insn 478 to worklist
processing block 62 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398
  Adding insn 461 to worklist
  Adding insn 460 to worklist
  Adding insn 458 to worklist
processing block 66 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398
  Adding insn 511 to worklist
processing block 61 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 241 271 275 286 290 292 293 294 395 398
  Adding insn 453 to worklist
  Adding insn 445 to worklist
  Adding insn 444 to worklist
  Adding insn 442 to worklist
  Adding insn 441 to worklist
processing block 60 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 222 223 238 239 240 271 275 290 292 293 294 395 398
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 420 to worklist
processing block 59 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222 223 238 239 271 290 292 293 294 395 398
  Adding insn 759 to worklist
  Adding insn 24 to worklist
  Adding insn 418 to worklist
  Adding insn 417 to worklist
processing block 57 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 222 223 238 290 292 293 294 395
  Adding insn 414 to worklist
processing block 55 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 222 223 238 290 292 293 294 395
  Adding insn 410 to worklist
  Adding insn 402 to worklist
  Adding insn 401 to worklist
  Adding insn 400 to worklist
processing block 78 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 231 291 294 392 393 394 395 396 397 399 400
  Adding insn 656 to worklist
  Adding insn 655 to worklist
  Adding insn 649 to worklist
  Adding insn 643 to worklist
  Adding insn 642 to worklist
processing block 77 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 231 232 253 259 291 294 392 393 394 395 396 397 399 400
  Adding insn 638 to worklist
  Adding insn 627 to worklist
  Adding insn 626 to worklist
  Adding insn 625 to worklist
  Adding insn 624 to worklist
  Adding insn 623 to worklist
  Adding insn 621 to worklist
  Adding insn 620 to worklist
  Adding insn 618 to worklist
  Adding insn 617 to worklist
  Adding insn 616 to worklist
  Adding insn 615 to worklist
  Adding insn 614 to worklist
  Adding insn 613 to worklist
  Adding insn 612 to worklist
  Adding insn 611 to worklist
  Adding insn 610 to worklist
  Adding insn 609 to worklist
  Adding insn 608 to worklist
  Adding insn 607 to worklist
  Adding insn 606 to worklist
  Adding insn 605 to worklist
  Adding insn 604 to worklist
  Adding insn 603 to worklist
  Adding insn 602 to worklist
  Adding insn 599 to worklist
  Adding insn 595 to worklist
  Adding insn 594 to worklist
  Adding insn 592 to worklist
  Adding insn 591 to worklist
processing block 76 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 231 232 253 259 291 294 392 393 394 395 396 397 399 400
  Adding insn 30 to worklist
  Adding insn 585 to worklist
  Adding insn 584 to worklist
processing block 75 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 231 291 294 392 393 394 395 396 397 399 400
  Adding insn 766 to worklist
  Adding insn 765 to worklist
  Adding insn 764 to worklist
  Adding insn 763 to worklist
  Adding insn 762 to worklist
  Adding insn 761 to worklist
  Adding insn 760 to worklist
  Adding insn 29 to worklist
processing block 73 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 290 291 292 293 294 395
  Adding insn 564 to worklist
processing block 71 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223 229 290 291 292 293 294 395
  Adding insn 560 to worklist
  Adding insn 553 to worklist
  Adding insn 552 to worklist
  Adding insn 551 to worklist
  Adding insn 550 to worklist
processing block 70 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 223 228 261 290 291 292 293 294 395
  Adding insn 546 to worklist
processing block 54 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 222 223 228 238 261 290 291 292 293 294 395
  Adding insn 396 to worklist
  Adding insn 395 to worklist
  Adding insn 393 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 125 222 223 228 261 290 291 292 293 294 395
  Adding insn 160 to worklist
  Adding insn 159 to worklist
  Adding insn 157 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
  Adding insn 153 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 223 228 261 290 291 292 293 294
  Adding insn 148 to worklist
  Adding insn 147 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 223 228 261 290 291 292 293 294
  Adding insn 17 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 119 222 228 261 290 291 292 293 294
  Adding insn 144 to worklist
  Adding insn 143 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 228 261 290 291 292 293 294
  Adding insn 137 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 222 228 261 290 291 292 293 294
  Adding insn 133 to worklist
  Adding insn 132 to worklist
  Adding insn 129 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 228 261 290 291 292 293 294
  Adding insn 125 to worklist
  Adding insn 122 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 290 291 292 293 294
  Adding insn 115 to worklist
  Adding insn 114 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 261 290 291 292 293 294
  Adding insn 106 to worklist
  Adding insn 105 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294
  Adding insn 79 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294
  Adding insn 15 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
  Adding insn 61 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294
  Adding insn 9 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
  Adding insn 58 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294
  Adding insn 14 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
  Adding insn 55 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294
  Adding insn 16 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294
  Adding insn 12 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294
  Adding insn 13 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294
  Adding insn 10 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 261 290 291 292 293 294
  Adding insn 11 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
  Adding insn 68 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
  Adding insn 52 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 289 290 291 292 293 294
  Adding insn 45 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
DCE: Deleting insn 744
deleting insn with uid = 744.
DCE: Deleting insn 742
deleting insn with uid = 742.
DCE: Deleting insn 750
deleting insn with uid = 750.
DCE: Deleting insn 748
deleting insn with uid = 748.
DCE: Deleting insn 737
deleting insn with uid = 737.
DCE: Deleting insn 735
deleting insn with uid = 735.
DCE: Deleting insn 745
deleting insn with uid = 745.
DCE: Deleting insn 743
deleting insn with uid = 743.
DCE: Deleting insn 751
deleting insn with uid = 751.
DCE: Deleting insn 749
deleting insn with uid = 749.
DCE: Deleting insn 738
deleting insn with uid = 738.
DCE: Deleting insn 736
deleting insn with uid = 736.
df_worklist_dataflow_doublequeue: n_basic_blocks 68 n_edges 109 count 88 (  1.3)
df_worklist_dataflow_doublequeue: n_basic_blocks 68 n_edges 109 count 79 (  1.2)
;; Following path with 18 sets: 2 
;; Following path with 2 sets: 3 
;; Following path with 5 sets: 7 
;; Following path with 4 sets: 10 
;; Following path with 1 sets: 16 
;; Following path with 4 sets: 12 
;; Following path with 4 sets: 11 
;; Following path with 1 sets: 8 
;; Following path with 2 sets: 4 
;; Following path with 1 sets: 13 
;; Following path with 2 sets: 5 
;; Following path with 1 sets: 14 
;; Following path with 2 sets: 6 
;; Following path with 1 sets: 15 
;; Following path with 1 sets: 9 
;; Following path with 5 sets: 17 
;; Following path with 3 sets: 18 
;; Following path with 9 sets: 19 
;; Following path with 7 sets: 21 
;; Following path with 3 sets: 23 
;; Following path with 5 sets: 24 
;; Following path with 1 sets: 26 
;; Following path with 2 sets: 25 
;; Following path with 9 sets: 27 
;; Following path with 5 sets: 54 
;; Following path with 3 sets: 70 
;; Following path with 13 sets: 71 
;; Following path with 2 sets: 73 
;; Following path with 8 sets: 75 
;; Following path with 14 sets: 76 
;; Following path with 55 sets: 77 
;; Following path with 16 sets: 78 
;; Following path with 13 sets: 55 
;; Following path with 2 sets: 57 
;; Following path with 5 sets: 59 
;; Following path with 18 sets: 60 
;; Following path with 18 sets: 61 
;; Following path with 6 sets: 66 
;; Following path with 5 sets: 62 
;; Following path with 9 sets: 64 
;; Following path with 9 sets: 63 
;; Following path with 18 sets: 65 
;; Following path with 8 sets: 68 
;; Following path with 14 sets: 69 
;; Following path with 20 sets: 28 
;; Following path with 3 sets: 44 
;; Following path with 14 sets: 45 
;; Following path with 2 sets: 47 
;; Following path with 7 sets: 52 
;; Following path with 6 sets: 53 
;; Following path with 44 sets: 49 
;; Following path with 12 sets: 50 
;; Following path with 13 sets: 29 
;; Following path with 2 sets: 31 
;; Following path with 5 sets: 33 
;; Following path with 8 sets: 43 
;; Following path with 16 sets: 34 
;; Following path with 5 sets: 39 
;; Following path with 5 sets: 35 
;; Following path with 5 sets: 37 
;; Following path with 5 sets: 36 
;; Following path with 14 sets: 38 
;; Following path with 7 sets: 41 
;; Following path with 10 sets: 42 
starting the processing of deferred insns
ending the processing of deferred insns


_UG_PutChar

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={15d,9u} r1={12d,6u} r2={12d,6u} r3={9d,2u} r7={1d,67u} r12={14d} r13={1d,74u} r14={8d} r15={7d} r16={8d} r17={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={45d,37u} r101={7d} r102={1d,67u} r103={1d,68u,2e} r104={7d} r105={7d} r106={7d} r113={1d,4u} r114={2d,8u} r119={1d,2u} r120={2d,10u} r121={2d,11u} r125={1d,2u} r136={1d,2u} r140={1d,2u} r141={1d,2u} r148={1d,2u} r157={1d,6u} r176={1d,2u} r179={1d,2u} r180={1d,2u} r194={1d,2u} r201={1d,6u} r222={2d,16u} r223={2d,11u} r228={1d,6u} r229={2d,14u} r231={2d,7u} r232={2d,11u} r233={1d,8u} r237={1d,1u} r238={2d,6u} r239={2d,4u} r240={2d,8u} r241={2d,7u} r242={2d,2u} r243={1d,4u} r244={2d,10u} r245={2d,4u} r246={2d,8u} r247={1d,8u} r249={1d,1u} r250={2d,4u} r251={2d,8u} r252={2d,7u} r253={1d,1u} r254={1d,1u} r256={1d,1u} r259={1d,1u} r260={1d,1u} r261={9d,7u} r271={2d,2u} r275={1d,7u} r285={1d,6u} r286={1d,1u} r287={1d,1u} r289={1d,8u} r290={1d,4u} r291={1d,4u} r292={1d,8u} r293={1d,8u} r294={1d,24u} r299={1d,2u} r300={1d,1u} r301={1d,1u} r302={1d,1u} r305={1d,1u} r306={1d,1u} r308={1d,1u} r309={1d,1u} r310={1d,1u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,2u} r318={1d,1u} r319={1d,1u} r321={1d,1u} r322={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r333={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r337={1d,1u} r338={1d,1u} r339={1d,1u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={1d,1u} r346={1d,1u} r347={1d,1u} r348={1d,1u} r349={1d,1u} r350={1d,2u} r351={1d,1u} r352={1d,1u} r354={1d,1u} r356={1d,1u} r357={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={1d,1u} r367={1d,1u} r368={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r373={1d,1u} r374={1d,1u} r375={1d,1u} r376={1d,1u} r377={1d,1u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r382={1d,1u} r383={1d,1u} r385={1d,1u} r386={1d,1u} r388={1d,1u} r389={1d,1u} r390={1d,1u} r391={1d,1u} r392={1d,1u} r393={2d,4u} r394={2d,4u} r395={1d,4u} r396={2d,4u} r397={2d,4u} r398={2d,4u} r399={2d,4u} r400={2d,4u} 
;;    total ref usage 1588{827d,759u,2e} in 520{513 regular + 7 call} insns.
(note 31 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 31 711 2 (set (reg/v:SI 289 [ chr ])
        (reg:SI 0 r0 [ chr ])) "../System/ugui.c":5258:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ chr ])
        (nil)))
(debug_insn 711 2 3 2 (var_location:SI D#49 (reg:SI 1 r1 [ x ])) -1
     (nil))
(insn 3 711 712 2 (set (reg/v:SI 290 [ x ])
        (reg:SI 1 r1 [ x ])) "../System/ugui.c":5258:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ x ])
        (nil)))
(debug_insn 712 3 4 2 (var_location:SI D#50 (reg:SI 2 r2 [ y ])) -1
     (nil))
(insn 4 712 5 2 (set (reg/v:SI 291 [ y ])
        (reg:SI 2 r2 [ y ])) "../System/ugui.c":5258:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ y ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 292 [ fc ])
        (reg:SI 3 r3 [ fc ])) "../System/ugui.c":5258:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ fc ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 293 [ bc ])
        (mem/c:SI (reg/f:SI 103 afp) [1 bc+0 S4 A64])) "../System/ugui.c":5258:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 103 afp) [1 bc+0 S4 A64])
        (nil)))
(insn 7 6 8 2 (set (reg/v/f:SI 294 [ font ])
        (mem/f/c:SI (plus:SI (reg/f:SI 103 afp)
                (const_int 4 [0x4])) [19 font+0 S4 A32])) "../System/ugui.c":5258:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f/c:SI (plus:SI (reg/f:SI 103 afp)
                (const_int 4 [0x4])) [19 font+0 S4 A32])
        (nil)))
(note 8 7 33 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 33 8 34 2 (debug_marker) "../System/ugui.c":5259:4 -1
     (nil))
(debug_insn 34 33 35 2 (debug_marker) "../System/ugui.c":5260:4 -1
     (nil))
(debug_insn 35 34 36 2 (debug_marker) "../System/ugui.c":5261:4 -1
     (nil))
(debug_insn 36 35 37 2 (debug_marker) "../System/ugui.c":5262:4 -1
     (nil))
(debug_insn 37 36 38 2 (debug_marker) "../System/ugui.c":5263:4 -1
     (nil))
(debug_insn 38 37 39 2 (debug_marker) "../System/ugui.c":5265:4 -1
     (nil))
(debug_insn 39 38 40 2 (var_location:QI bt (subreg:QI (reg/v:SI 289 [ chr ]) 0)) "../System/ugui.c":5265:7 -1
     (nil))
(debug_insn 40 39 45 2 (debug_marker) "../System/ugui.c":5267:4 -1
     (nil))
(insn 45 40 46 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 289 [ chr ])
            (const_int 252 [0xfc]))) "../System/ugui.c":5267:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 46 45 47 2 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) "../System/ugui.c":5267:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59652334 (nil)))
 -> 77)
(note 47 46 52 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 52 47 53 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 289 [ chr ])
            (const_int 213 [0xd5]))) "../System/ugui.c":5267:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 53 52 54 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5267:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 631612838 (nil)))
 -> 66)
(note 54 53 55 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 289 [ chr ])
            (const_int 181 [0xb5]))) "../System/ugui.c":5267:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 56 55 57 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 674)
            (pc))) "../System/ugui.c":5267:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 306783382 (nil)))
 -> 674)
(note 57 56 58 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 58 57 59 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 289 [ chr ])
            (const_int 196 [0xc4]))) "../System/ugui.c":5267:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 59 58 60 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 678)
            (pc))) "../System/ugui.c":5267:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 678)
(note 60 59 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 289 [ chr ])
            (const_int 176 [0xb0]))) "../System/ugui.c":5267:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 62 61 66 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 682)
            (pc))) "../System/ugui.c":5267:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 682)
      ; pc falls through to BB 9
(code_label 66 62 67 7 326 (nil) [1 uses])
(note 67 66 68 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 69 7 (set (reg:SI 299)
        (plus:SI (reg/v:SI 289 [ chr ])
            (const_int -214 [0xffffffffffffff2a]))) "../System/ugui.c":5267:4 7 {*arm_addsi3}
     (nil))
(jump_insn 69 68 73 7 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 299)
                        (const_int 38 [0x26]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 299)
                                (const_int 4 [0x4]))
                            (label_ref:SI 70)) [0  S4 A32])
                    (label_ref:SI 77)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 70))
        ]) "../System/ugui.c":5267:4 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 299)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 77 (nil))))
 -> 70)
(code_label 73 69 74 8 332 (nil) [1 uses])
(note 74 73 16 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 16 74 77 8 (set (reg:SI 261 [ _385 ])
        (const_int 153 [0x99])) "../System/ugui.c":5267:4 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 17
(code_label 77 16 78 9 325 (nil) [36 uses])
(note 78 77 79 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 79 78 82 9 (set (reg:SI 261 [ _385 ])
        (reg/v:SI 289 [ chr ])) "../System/ugui.c":5279:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 289 [ chr ])
        (nil)))
      ; pc falls through to BB 17
(code_label 82 79 83 10 328 (nil) [1 uses])
(note 83 82 84 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 85 10 (debug_marker) "../System/ugui.c":5271:18 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI bt (const_int -127 [0xffffffffffffff81])) "../System/ugui.c":5271:21 -1
     (nil))
(debug_insn 86 85 11 10 (debug_marker) "../System/ugui.c":5271:29 -1
     (nil))
(insn 11 86 89 10 (set (reg:SI 261 [ _385 ])
        (const_int 129 [0x81])) "../System/ugui.c":5271:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 17
(code_label 89 11 90 11 331 (nil) [1 uses])
(note 90 89 91 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 91 90 92 11 (debug_marker) "../System/ugui.c":5272:18 -1
     (nil))
(debug_insn 92 91 93 11 (var_location:QI bt (const_int -102 [0xffffffffffffff9a])) "../System/ugui.c":5272:21 -1
     (nil))
(debug_insn 93 92 12 11 (debug_marker) "../System/ugui.c":5272:29 -1
     (nil))
(insn 12 93 96 11 (set (reg:SI 261 [ _385 ])
        (const_int 154 [0x9a])) "../System/ugui.c":5272:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 17
(code_label 96 12 97 12 330 (nil) [1 uses])
(note 97 96 98 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 99 12 (debug_marker) "../System/ugui.c":5273:18 -1
     (nil))
(debug_insn 99 98 100 12 (var_location:QI bt (const_int -124 [0xffffffffffffff84])) "../System/ugui.c":5273:21 -1
     (nil))
(debug_insn 100 99 13 12 (debug_marker) "../System/ugui.c":5273:29 -1
     (nil))
(insn 13 100 674 12 (set (reg:SI 261 [ _385 ])
        (const_int 132 [0x84])) "../System/ugui.c":5273:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 17
(code_label 674 13 673 13 358 (nil) [1 uses])
(note 673 674 14 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 14 673 678 13 (set (reg:SI 261 [ _385 ])
        (const_int 230 [0xe6])) "../System/ugui.c":5267:4 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 17
(code_label 678 14 677 14 359 (nil) [1 uses])
(note 677 678 9 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 9 677 682 14 (set (reg:SI 261 [ _385 ])
        (const_int 142 [0x8e])) "../System/ugui.c":5267:4 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 17
(code_label 682 9 681 15 360 (nil) [1 uses])
(note 681 682 15 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 15 681 686 15 (set (reg:SI 261 [ _385 ])
        (const_int 248 [0xf8])) "../System/ugui.c":5267:4 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 17
(code_label 686 15 685 16 361 (nil) [1 uses])
(note 685 686 10 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 10 685 101 16 (set (reg:SI 261 [ _385 ])
        (const_int 148 [0x94])) "../System/ugui.c":5267:4 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 101 10 102 17 327 (nil) [0 uses])
(note 102 101 103 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 17 (var_location:QI bt (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 104 103 105 17 (debug_marker) "../System/ugui.c":5279:4 -1
     (nil))
(insn 105 104 106 17 (set (reg:SI 113 [ _2 ])
        (mem:SI (plus:SI (reg/v/f:SI 294 [ font ])
                (const_int 16 [0x10])) [1 font_186(D)->start_char+0 S4 A32])) "../System/ugui.c":5279:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 105 107 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _2 ])
            (reg:SI 261 [ _385 ]))) "../System/ugui.c":5279:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 107 106 111 17 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 111)
            (pc))) "../System/ugui.c":5279:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 111)
      ; pc falls through to BB 79
(code_label 111 107 112 18 333 (nil) [1 uses])
(note 112 111 114 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 114 112 115 18 (set (reg:SI 300 [ font_186(D)->end_char ])
        (mem:SI (plus:SI (reg/v/f:SI 294 [ font ])
                (const_int 20 [0x14])) [1 font_186(D)->end_char+0 S4 A32])) "../System/ugui.c":5279:30 728 {*thumb2_movsi_vfp}
     (nil))
(insn 115 114 116 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 300 [ font_186(D)->end_char ])
            (reg:SI 261 [ _385 ]))) "../System/ugui.c":5279:30 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 300 [ font_186(D)->end_char ])
        (nil)))
(jump_insn 116 115 117 18 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 669)
            (pc))) "../System/ugui.c":5279:30 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 669)
(note 117 116 118 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 118 117 119 19 (debug_marker) "../System/ugui.c":5281:4 -1
     (nil))
(debug_insn 119 118 120 19 (var_location:SI D#34 (debug_expr:SI D#50)) "../System/ugui.c":5281:7 -1
     (nil))
(debug_insn 120 119 121 19 (var_location:SI yo (debug_expr:SI D#34)) "../System/ugui.c":5281:7 -1
     (nil))
(debug_insn 121 120 122 19 (debug_marker) "../System/ugui.c":5282:4 -1
     (nil))
(insn 122 121 123 19 (set (reg/v:SI 228 [ bn ])
        (mem:SI (plus:SI (reg/v/f:SI 294 [ font ])
                (const_int 8 [0x8])) [1 font_186(D)->char_width+0 S4 A32])) "../System/ugui.c":5282:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 123 122 124 19 (var_location:SI bn (reg/v:SI 228 [ bn ])) "../System/ugui.c":5282:7 -1
     (nil))
(debug_insn 124 123 125 19 (debug_marker) "../System/ugui.c":5283:4 -1
     (nil))
(insn 125 124 126 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 228 [ bn ])
            (const_int 0 [0]))) "../System/ugui.c":5283:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 126 125 127 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 669)
            (pc))) "../System/ugui.c":5283:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 669)
(note 127 126 128 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 128 127 129 21 (debug_marker) "../System/ugui.c":5284:4 -1
     (nil))
(insn 129 128 130 21 (set (reg/v:SI 222 [ bn ])
        (lshiftrt:SI (reg/v:SI 228 [ bn ])
            (const_int 3 [0x3]))) "../System/ugui.c":5284:7 147 {*arm_shiftsi3}
     (nil))
(debug_insn 130 129 131 21 (var_location:SI bn (reg/v:SI 222 [ bn ])) "../System/ugui.c":5284:7 -1
     (nil))
(debug_insn 131 130 132 21 (debug_marker) "../System/ugui.c":5285:4 -1
     (nil))
(insn 132 131 133 21 (set (reg:SI 301)
        (and:SI (reg/v:SI 228 [ bn ])
            (const_int 7 [0x7]))) "../System/ugui.c":5285:9 90 {*arm_andsi3_insn}
     (nil))
(insn 133 132 134 21 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 301)
            (const_int 0 [0]))) "../System/ugui.c":5285:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 301)
        (nil)))
(jump_insn 134 133 135 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 139)
            (pc))) "../System/ugui.c":5285:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 139)
(note 135 134 136 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 136 135 137 23 (debug_marker) "../System/ugui.c":5285:32 -1
     (nil))
(insn 137 136 138 23 (set (reg/v:SI 222 [ bn ])
        (plus:SI (reg/v:SI 222 [ bn ])
            (const_int 1 [0x1]))) "../System/ugui.c":5285:34 7 {*arm_addsi3}
     (nil))
(debug_insn 138 137 139 23 (var_location:SI bn (reg/v:SI 222 [ bn ])) "../System/ugui.c":5285:34 -1
     (nil))
(code_label 139 138 140 24 335 (nil) [1 uses])
(note 140 139 141 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 141 140 142 24 (var_location:SI bn (reg/v:SI 222 [ bn ])) -1
     (nil))
(debug_insn 142 141 143 24 (debug_marker) "../System/ugui.c":5286:4 -1
     (nil))
(insn 143 142 144 24 (set (reg/f:SI 119 [ _9 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 294 [ font ])
                (const_int 24 [0x18])) [8 font_186(D)->widths+0 S4 A32])) "../System/ugui.c":5286:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 144 143 145 24 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 119 [ _9 ])
            (const_int 0 [0]))) "../System/ugui.c":5286:76 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 145 144 146 24 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 690)
            (pc))) "../System/ugui.c":5286:76 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 690)
(note 146 145 147 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 147 146 148 25 (set (reg:SI 302)
        (minus:SI (reg:SI 261 [ _385 ])
            (reg:SI 113 [ _2 ]))) "../System/ugui.c":5286:56 45 {*arm_subsi3_insn}
     (nil))
(insn 148 147 690 25 (set (reg:SI 223 [ iftmp.95_167 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 119 [ _9 ])
                    (reg:SI 302)) [0 *_13+0 S1 A8]))) "../System/ugui.c":5286:76 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 302)
        (expr_list:REG_DEAD (reg/f:SI 119 [ _9 ])
            (nil))))
      ; pc falls through to BB 27
(code_label 690 148 689 26 362 (nil) [1 uses])
(note 689 690 17 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 17 689 149 26 (set (reg:SI 223 [ iftmp.95_167 ])
        (reg/v:SI 228 [ bn ])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 149 17 150 27 336 (nil) [0 uses])
(note 150 149 151 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 151 150 152 27 (var_location:SI actual_char_width (reg:SI 223 [ iftmp.95_167 ])) "../System/ugui.c":5286:22 -1
     (nil))
(debug_insn 152 151 153 27 (debug_marker) "../System/ugui.c":5289:4 -1
     (nil))
(insn 153 152 154 27 (set (reg/f:SI 395)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":5289:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 154 153 155 27 (set (reg/f:SI 125 [ gui.96_16 ])
        (mem/f/c:SI (reg/f:SI 395) [11 gui+0 S4 A32])) "../System/ugui.c":5289:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 155 154 157 27 (set (reg:SI 305 [ gui.96_16->driver[2].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 125 [ gui.96_16 ])
                    (const_int 136 [0x88])) [0 gui.96_16->driver[2].state+0 S1 A32]))) "../System/ugui.c":5289:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 157 155 159 27 (set (reg:SI 306)
        (and:SI (reg:SI 305 [ gui.96_16->driver[2].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":5289:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 305 [ gui.96_16->driver[2].state ])
        (nil)))
(insn 159 157 160 27 (set (reg:SI 308)
        (zero_extend:SI (subreg:QI (reg:SI 306) 0))) "../System/ugui.c":5289:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 306)
        (nil)))
(insn 160 159 161 27 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 308)
            (const_int 0 [0]))) "../System/ugui.c":5289:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 308)
        (nil)))
(jump_insn 161 160 162 27 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 391)
            (pc))) "../System/ugui.c":5289:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 391)
(note 162 161 163 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 163 162 164 28 (debug_marker) "../System/ugui.c":5292:7 -1
     (nil))
(insn 164 163 165 28 (set (reg:SI 310 [ font_186(D)->char_height ])
        (mem:SI (plus:SI (reg/v/f:SI 294 [ font ])
                (const_int 12 [0xc])) [1 font_186(D)->char_height+0 S4 A32])) "../System/ugui.c":5292:128 728 {*thumb2_movsi_vfp}
     (nil))
(insn 165 164 166 28 (set (reg:SI 309)
        (plus:SI (reg/v:SI 291 [ y ])
            (reg:SI 310 [ font_186(D)->char_height ]))) "../System/ugui.c":5292:128 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 310 [ font_186(D)->char_height ])
        (nil)))
(insn 166 165 167 28 (set (reg:SI 311)
        (plus:SI (reg:SI 309)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5292:21 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 309)
        (nil)))
(insn 167 166 168 28 (set (reg:SI 312)
        (plus:SI (reg/v:SI 290 [ x ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5292:124 7 {*arm_addsi3}
     (nil))
(insn 168 167 169 28 (set (reg:SI 313)
        (plus:SI (reg:SI 312)
            (reg:SI 223 [ iftmp.95_167 ]))) "../System/ugui.c":5292:124 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 312)
        (nil)))
(insn 169 168 170 28 (set (reg/f:SI 314 [ gui.96_16->driver[2].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 125 [ gui.96_16 ])
                (const_int 132 [0x84])) [10 gui.96_16->driver[2].driver+0 S4 A32])) "../System/ugui.c":5292:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 125 [ gui.96_16 ])
        (nil)))
(insn 170 169 171 28 (set (reg:SI 3 r3)
        (reg:SI 311)) "../System/ugui.c":5292:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 311)
        (nil)))
(insn 171 170 172 28 (set (reg:SI 2 r2)
        (reg:SI 313)) "../System/ugui.c":5292:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 313)
        (nil)))
(insn 172 171 173 28 (set (reg:SI 1 r1)
        (reg/v:SI 291 [ y ])) "../System/ugui.c":5292:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 291 [ y ])
        (nil)))
(insn 173 172 174 28 (set (reg:SI 0 r0)
        (reg/v:SI 290 [ x ])) "../System/ugui.c":5292:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 290 [ x ])
        (nil)))
(call_insn 174 173 175 28 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 314 [ gui.96_16->driver[2].driver ]) [0 *_19 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":5292:21 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 314 [ gui.96_16->driver[2].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 175 174 177 28 (set (reg/v/f:SI 243 [ push_pixel ])
        (reg:SI 0 r0)) "../System/ugui.c":5292:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 177 175 178 28 (var_location:SI push_pixel (reg/v/f:SI 243 [ push_pixel ])) "../System/ugui.c":5292:18 -1
     (nil))
(debug_insn 178 177 179 28 (debug_marker) "../System/ugui.c":5294:7 -1
     (nil))
(insn 179 178 180 28 (set (reg:SI 136 [ _28 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 294 [ font ])
                    (const_int 4 [0x4])) [0 font_186(D)->font_type+0 S1 A32]))) "../System/ugui.c":5294:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 180 179 181 28 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 136 [ _28 ])
            (const_int 0 [0]))) "../System/ugui.c":5294:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 181 180 182 28 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 296)
            (pc))) "../System/ugui.c":5294:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 296)
(note 182 181 183 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 183 182 184 29 (debug_marker) "../System/ugui.c":5296:8 -1
     (nil))
(insn 184 183 185 29 (set (reg:SI 140 [ _32 ])
        (mem:SI (plus:SI (reg/v/f:SI 294 [ font ])
                (const_int 12 [0xc])) [1 font_186(D)->char_height+0 S4 A32])) "../System/ugui.c":5296:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 185 184 186 29 (set (reg:SI 316 [ font_186(D)->start_char ])
        (mem:SI (plus:SI (reg/v/f:SI 294 [ font ])
                (const_int 16 [0x10])) [1 font_186(D)->start_char+0 S4 A32])) "../System/ugui.c":5296:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 186 185 187 29 (set (reg:SI 315)
        (minus:SI (reg:SI 261 [ _385 ])
            (reg:SI 316 [ font_186(D)->start_char ]))) "../System/ugui.c":5296:20 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 316 [ font_186(D)->start_char ])
        (expr_list:REG_DEAD (reg:SI 261 [ _385 ])
            (nil))))
(insn 187 186 188 29 (set (reg:SI 141 [ _33 ])
        (mult:SI (reg:SI 140 [ _32 ])
            (reg:SI 315))) "../System/ugui.c":5296:39 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 315)
        (nil)))
(debug_insn 188 187 189 29 (var_location:SI D#37 (mult:SI (reg:SI 141 [ _33 ])
        (reg/v:SI 222 [ bn ]))) "../System/ugui.c":5296:14 -1
     (nil))
(debug_insn 189 188 190 29 (var_location:SI index (debug_expr:SI D#37)) "../System/ugui.c":5296:14 -1
     (nil))
(debug_insn 190 189 191 29 (debug_marker) "../System/ugui.c":5297:5 -1
     (nil))
(debug_insn 191 190 192 29 (var_location:SI index (debug_expr:SI D#37)) -1
     (nil))
(debug_insn 192 191 193 29 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(debug_insn 193 192 194 29 (debug_marker) "../System/ugui.c":5297:14 -1
     (nil))
(insn 194 193 195 29 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ _32 ])
            (const_int 0 [0]))) "../System/ugui.c":5297:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ _32 ])
        (nil)))
(jump_insn 195 194 196 29 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 669)
            (pc))) "../System/ugui.c":5297:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 669)
(note 196 195 197 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 197 196 198 31 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 222 [ bn ])
            (const_int 0 [0]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 198 197 199 31 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 669)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 669)
(note 199 198 200 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 200 199 708 33 (set (reg:SI 317)
        (plus:SI (reg:SI 141 [ _33 ])
            (const_int 1 [0x1]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 141 [ _33 ])
        (nil)))
(debug_insn 708 200 201 33 (var_location:SI D#47 (mult:SI (reg/v:SI 222 [ bn ])
        (reg:SI 317))) -1
     (nil))
(insn 201 708 21 33 (set (reg:SI 242 [ ivtmp.645 ])
        (mult:SI (reg/v:SI 222 [ bn ])
            (reg:SI 317))) 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 317)
        (nil)))
(insn 21 201 752 33 (set (reg/v:SI 250 [ j ])
        (const_int 0 [0])) "../System/ugui.c":5297:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 752 21 272 33 (set (reg:SI 398)
        (ashift:SI (reg/v:SI 222 [ bn ])
            (const_int 1 [0x1]))) 147 {*arm_shiftsi3}
     (nil))
      ; pc falls through to BB 43
(code_label 272 752 204 34 345 (nil) [1 uses])
(note 204 272 205 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 205 204 206 34 (var_location:SI index (reg/v:SI 251 [ index ])) -1
     (nil))
(debug_insn 206 205 207 34 (var_location:SI c (reg/v:SI 120 [ c ])) -1
     (nil))
(debug_insn 207 206 208 34 (var_location:SI i (minus:SI (reg/v:SI 251 [ index ])
        (reg:SI 285 [ _481 ]))) -1
     (nil))
(debug_insn 208 207 209 34 (debug_marker) "../System/ugui.c":5302:5 -1
     (nil))
(insn 209 208 210 34 (set (reg/v:SI 237 [ index ])
        (reg/v:SI 251 [ index ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 210 209 211 34 (set (reg/v:SI 251 [ index ])
        (plus:SI (reg/v:SI 251 [ index ])
            (const_int 1 [0x1]))) "../System/ugui.c":5302:22 7 {*arm_addsi3}
     (nil))
(debug_insn 211 210 212 34 (var_location:SI index (reg/v:SI 251 [ index ])) "../System/ugui.c":5302:22 -1
     (nil))
(insn 212 211 213 34 (set (reg/f:SI 318 [ font_186(D)->p ])
        (mem/f:SI (reg/v/f:SI 294 [ font ]) [8 font_186(D)->p+0 S4 A32])) "../System/ugui.c":5302:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 213 212 214 34 (set (reg/v:SI 252 [ b ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 318 [ font_186(D)->p ])
                    (reg/v:SI 237 [ index ])) [0 *_35+0 S1 A8]))) "../System/ugui.c":5302:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 318 [ font_186(D)->p ])
        (expr_list:REG_DEAD (reg/v:SI 237 [ index ])
            (nil))))
(debug_insn 214 213 215 34 (var_location:QI b (subreg:QI (reg/v:SI 252 [ b ]) 0)) "../System/ugui.c":5302:7 -1
     (nil))
(debug_insn 215 214 216 34 (debug_marker) "../System/ugui.c":5303:5 -1
     (nil))
(debug_insn 216 215 217 34 (var_location:QI b (subreg:QI (reg/v:SI 252 [ b ]) 0)) -1
     (nil))
(debug_insn 217 216 218 34 (var_location:SI c (reg/v:SI 120 [ c ])) -1
     (nil))
(debug_insn 218 217 219 34 (var_location:SI k (const_int 0 [0])) -1
     (nil))
(debug_insn 219 218 220 34 (debug_marker) "../System/ugui.c":5303:14 -1
     (nil))
(insn 220 219 262 34 (set (reg:SI 260 [ _303 ])
        (plus:SI (reg/v:SI 120 [ c ])
            (const_int -8 [0xfffffffffffffff8]))) 7 {*arm_addsi3}
     (nil))
      ; pc falls through to BB 39
(code_label 262 220 223 35 344 (nil) [1 uses])
(note 223 262 224 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 224 223 225 35 (debug_marker) "../System/ugui.c":5305:8 -1
     (nil))
(insn 225 224 227 35 (set (reg:SI 319)
        (and:SI (reg/v:SI 252 [ b ])
            (const_int 1 [0x1]))) "../System/ugui.c":5305:10 90 {*arm_andsi3_insn}
     (nil))
(insn 227 225 228 35 (set (reg:SI 321)
        (zero_extend:SI (subreg:QI (reg:SI 319) 0))) "../System/ugui.c":5305:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 319)
        (nil)))
(insn 228 227 229 35 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 321)
            (const_int 0 [0]))) "../System/ugui.c":5305:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 321)
        (nil)))
(jump_insn 229 228 230 35 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 236)
            (pc))) "../System/ugui.c":5305:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 236)
(note 230 229 231 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(debug_insn 231 230 232 36 (debug_marker) "../System/ugui.c":5307:8 -1
     (nil))
(insn 232 231 233 36 (set (reg:SI 0 r0)
        (reg/v:SI 292 [ fc ])) "../System/ugui.c":5307:8 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 233 232 236 36 (parallel [
            (call (mem:SI (reg/v/f:SI 243 [ push_pixel ]) [0 *push_pixel_222 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":5307:8 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (nil)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
      ; pc falls through to BB 38
(code_label 236 233 237 37 341 (nil) [1 uses])
(note 237 236 238 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 238 237 239 37 (debug_marker) "../System/ugui.c":5311:8 -1
     (nil))
(insn 239 238 240 37 (set (reg:SI 0 r0)
        (reg/v:SI 293 [ bc ])) "../System/ugui.c":5311:8 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 240 239 241 37 (parallel [
            (call (mem:SI (reg/v/f:SI 243 [ push_pixel ]) [0 *push_pixel_222 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":5311:8 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (nil)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 241 240 242 38 342 (nil) [0 uses])
(note 242 241 243 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 243 242 244 38 (debug_marker) "../System/ugui.c":5313:8 -1
     (nil))
(insn 244 243 245 38 (set (reg:SI 322)
        (lshiftrt:SI (reg/v:SI 252 [ b ])
            (const_int 1 [0x1]))) "../System/ugui.c":5313:10 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 252 [ b ])
        (nil)))
(insn 245 244 246 38 (set (reg/v:SI 252 [ b ])
        (zero_extend:SI (subreg:QI (reg:SI 322) 0))) "../System/ugui.c":5313:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 322)
        (nil)))
(debug_insn 246 245 247 38 (var_location:QI b (subreg:QI (reg/v:SI 252 [ b ]) 0)) "../System/ugui.c":5313:10 -1
     (nil))
(debug_insn 247 246 248 38 (debug_marker) "../System/ugui.c":5314:8 -1
     (nil))
(insn 248 247 249 38 (set (reg/v:SI 120 [ c ])
        (plus:SI (reg/v:SI 120 [ c ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5314:9 7 {*arm_addsi3}
     (nil))
(debug_insn 249 248 250 38 (var_location:SI c (reg/v:SI 120 [ c ])) "../System/ugui.c":5314:9 -1
     (nil))
(debug_insn 250 249 251 38 (debug_marker) "../System/ugui.c":5303:25 -1
     (nil))
(debug_insn 251 250 252 38 (var_location:QI b (subreg:QI (reg/v:SI 252 [ b ]) 0)) -1
     (nil))
(debug_insn 252 251 253 38 (var_location:SI c (reg/v:SI 120 [ c ])) -1
     (nil))
(debug_insn 253 252 254 38 (var_location:SI k (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 254 253 255 38 (debug_marker) "../System/ugui.c":5303:14 -1
     (nil))
(insn 255 254 256 38 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 120 [ c ])
            (reg:SI 260 [ _303 ]))) "../System/ugui.c":5303:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 256 255 257 38 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 265)
            (pc))) "../System/ugui.c":5303:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 142013372 (nil)))
 -> 265)
(code_label 257 256 258 39 340 (nil) [0 uses])
(note 258 257 259 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(debug_insn 259 258 260 39 (var_location:QI b (subreg:QI (reg/v:SI 252 [ b ]) 0)) -1
     (nil))
(debug_insn 260 259 261 39 (var_location:SI c (reg/v:SI 120 [ c ])) -1
     (nil))
(debug_insn 261 260 263 39 (var_location:SI k (clobber (const_int 0 [0]))) -1
     (nil))
(insn 263 261 264 39 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 120 [ c ])
            (const_int 0 [0]))) "../System/ugui.c":5303:20 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 264 263 265 39 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 262)
            (pc))) "../System/ugui.c":5303:20 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 262)
(code_label 265 264 266 41 343 (nil) [1 uses])
(note 266 265 267 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 267 266 268 41 (debug_marker) "../System/ugui.c":5300:19 -1
     (nil))
(debug_insn 268 267 269 41 (var_location:SI index (reg/v:SI 251 [ index ])) -1
     (nil))
(debug_insn 269 268 270 41 (var_location:SI c (reg/v:SI 120 [ c ])) -1
     (nil))
(debug_insn 270 269 271 41 (var_location:SI i (minus:SI (reg/v:SI 251 [ index ])
        (reg:SI 285 [ _481 ]))) -1
     (nil))
(debug_insn 271 270 273 41 (debug_marker) "../System/ugui.c":5300:14 -1
     (nil))
(insn 273 271 274 41 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 242 [ ivtmp.645 ])
            (reg/v:SI 251 [ index ]))) "../System/ugui.c":5300:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 274 273 275 41 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 272)
            (pc))) "../System/ugui.c":5300:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 272)
(note 275 274 276 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 276 275 277 42 (debug_marker) "../System/ugui.c":5297:34 -1
     (nil))
(insn 277 276 278 42 (set (reg/v:SI 250 [ j ])
        (plus:SI (reg/v:SI 250 [ j ])
            (const_int 1 [0x1]))) "../System/ugui.c":5297:35 7 {*arm_addsi3}
     (nil))
(debug_insn 278 277 279 42 (var_location:SI index (debug_expr:SI D#47)) -1
     (nil))
(debug_insn 279 278 280 42 (var_location:SI j (reg/v:SI 250 [ j ])) -1
     (nil))
(debug_insn 280 279 707 42 (debug_marker) "../System/ugui.c":5297:14 -1
     (nil))
(debug_insn 707 280 282 42 (var_location:SI D#47 (plus:SI (reg:SI 398)
        (reg:SI 285 [ _481 ]))) -1
     (nil))
(insn 282 707 283 42 (set (reg:SI 242 [ ivtmp.645 ])
        (plus:SI (reg:SI 398)
            (reg:SI 285 [ _481 ]))) "../System/ugui.c":5297:5 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 285 [ _481 ])
        (nil)))
(insn 283 282 284 42 (set (reg:SI 324 [ font_186(D)->char_height ])
        (mem:SI (plus:SI (reg/v/f:SI 294 [ font ])
                (const_int 12 [0xc])) [1 font_186(D)->char_height+0 S4 A32])) "../System/ugui.c":5297:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 284 283 285 42 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 324 [ font_186(D)->char_height ])
            (reg/v:SI 250 [ j ]))) "../System/ugui.c":5297:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 324 [ font_186(D)->char_height ])
        (nil)))
(jump_insn 285 284 286 42 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 669)
            (pc))) "../System/ugui.c":5297:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 669)
(code_label 286 285 287 43 339 (nil) [0 uses])
(note 287 286 288 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 288 287 289 43 (set (reg:SI 285 [ _481 ])
        (minus:SI (reg:SI 242 [ ivtmp.645 ])
            (reg/v:SI 222 [ bn ]))) 45 {*arm_subsi3_insn}
     (nil))
(debug_insn 289 288 290 43 (var_location:SI j (reg/v:SI 250 [ j ])) -1
     (nil))
(debug_insn 290 289 291 43 (var_location:SI index (reg:SI 285 [ _481 ])) -1
     (nil))
(debug_insn 291 290 292 43 (var_location:SI c (reg:SI 223 [ iftmp.95_167 ])) -1
     (nil))
(debug_insn 292 291 293 43 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 293 292 18 43 (debug_marker) "../System/ugui.c":5300:14 -1
     (nil))
(insn 18 293 19 43 (set (reg/v:SI 251 [ index ])
        (reg:SI 285 [ _481 ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 296 43 (set (reg/v:SI 120 [ c ])
        (reg:SI 223 [ iftmp.95_167 ])) 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 34
(code_label 296 19 297 44 338 (nil) [1 uses])
(note 297 296 298 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 298 297 299 44 (debug_marker) "../System/ugui.c":5319:9 -1
     (nil))
(insn 299 298 300 44 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 136 [ _28 ])
            (const_int 1 [0x1]))) "../System/ugui.c":5319:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _28 ])
        (nil)))
(jump_insn 300 299 301 44 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 669)
            (pc))) "../System/ugui.c":5319:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 669)
(note 301 300 302 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(debug_insn 302 301 303 45 (debug_marker) "../System/ugui.c":5321:6 -1
     (nil))
(insn 303 302 304 45 (set (reg:SI 148 [ _41 ])
        (mem:SI (plus:SI (reg/v/f:SI 294 [ font ])
                (const_int 12 [0xc])) [1 font_186(D)->char_height+0 S4 A32])) "../System/ugui.c":5321:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 304 303 305 45 (set (reg:SI 326 [ font_186(D)->start_char ])
        (mem:SI (plus:SI (reg/v/f:SI 294 [ font ])
                (const_int 16 [0x10])) [1 font_186(D)->start_char+0 S4 A32])) "../System/ugui.c":5321:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 305 304 306 45 (set (reg:SI 325)
        (minus:SI (reg:SI 261 [ _385 ])
            (reg:SI 326 [ font_186(D)->start_char ]))) "../System/ugui.c":5321:18 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 326 [ font_186(D)->start_char ])
        (expr_list:REG_DEAD (reg:SI 261 [ _385 ])
            (nil))))
(insn 306 305 307 45 (set (reg:SI 328 [ font_186(D)->char_width ])
        (mem:SI (plus:SI (reg/v/f:SI 294 [ font ])
                (const_int 8 [0x8])) [1 font_186(D)->char_width+0 S4 A32])) "../System/ugui.c":5321:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 307 306 308 45 (set (reg:SI 327)
        (mult:SI (reg:SI 328 [ font_186(D)->char_width ])
            (reg:SI 148 [ _41 ]))) "../System/ugui.c":5321:12 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 328 [ font_186(D)->char_width ])
        (nil)))
(insn 308 307 309 45 (set (reg/v:SI 244 [ index ])
        (mult:SI (reg:SI 327)
            (reg:SI 325))) "../System/ugui.c":5321:12 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 327)
        (expr_list:REG_DEAD (reg:SI 325)
            (nil))))
(debug_insn 309 308 310 45 (var_location:SI index (reg/v:SI 244 [ index ])) "../System/ugui.c":5321:12 -1
     (nil))
(debug_insn 310 309 311 45 (debug_marker) "../System/ugui.c":5322:6 -1
     (nil))
(debug_insn 311 310 312 45 (var_location:SI index (reg/v:SI 244 [ index ])) -1
     (nil))
(debug_insn 312 311 313 45 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(debug_insn 313 312 314 45 (debug_marker) "../System/ugui.c":5322:15 -1
     (nil))
(insn 314 313 315 45 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 148 [ _41 ])
            (const_int 0 [0]))) "../System/ugui.c":5322:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ _41 ])
        (nil)))
(jump_insn 315 314 316 45 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 669)
            (pc))) "../System/ugui.c":5322:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 669)
(note 316 315 317 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 317 316 318 47 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 223 [ iftmp.95_167 ])
            (const_int 0 [0]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 318 317 360 47 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 700)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 700)
      ; pc falls through to BB 79
(code_label 360 318 322 49 347 (nil) [1 uses])
(note 322 360 323 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(debug_insn 323 322 324 49 (var_location:SI index (reg/v:SI 246 [ index ])) -1
     (nil))
(debug_insn 324 323 325 49 (var_location:SI i (minus:SI (reg/v:SI 246 [ index ])
        (reg/v:SI 244 [ index ]))) -1
     (nil))
(debug_insn 325 324 326 49 (debug_marker) "../System/ugui.c":5326:6 -1
     (nil))
(insn 326 325 327 49 (set (reg/v:SI 249 [ index ])
        (reg/v:SI 246 [ index ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 327 326 328 49 (set (reg/v:SI 246 [ index ])
        (plus:SI (reg/v:SI 246 [ index ])
            (const_int 1 [0x1]))) "../System/ugui.c":5326:23 7 {*arm_addsi3}
     (nil))
(debug_insn 328 327 329 49 (var_location:SI index (reg/v:SI 246 [ index ])) "../System/ugui.c":5326:23 -1
     (nil))
(insn 329 328 330 49 (set (reg/f:SI 329 [ font_186(D)->p ])
        (mem/f:SI (reg/v/f:SI 294 [ font ]) [8 font_186(D)->p+0 S4 A32])) "../System/ugui.c":5326:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 330 329 331 49 (set (reg/v:SI 247 [ b ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 329 [ font_186(D)->p ])
                    (reg/v:SI 249 [ index ])) [0 *_46+0 S1 A8]))) "../System/ugui.c":5326:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 329 [ font_186(D)->p ])
        (expr_list:REG_DEAD (reg/v:SI 249 [ index ])
            (nil))))
(debug_insn 331 330 332 49 (var_location:QI b (subreg:QI (reg/v:SI 247 [ b ]) 0)) "../System/ugui.c":5326:8 -1
     (nil))
(debug_insn 332 331 334 49 (debug_marker) "../System/ugui.c":5327:6 -1
     (nil))
(insn 334 332 661 49 (set (reg:SI 157 [ _53 ])
        (minus:SI (const_int 256 [0x100])
            (reg/v:SI 247 [ b ]))) "../System/ugui.c":5327:54 45 {*arm_subsi3_insn}
     (nil))
(debug_insn 661 334 662 49 (var_location:SI D#39 (plus:SI (mult:SI (reg/v:SI 247 [ b ])
            (reg:SI 393 [ _415 ]))
        (mult:SI (reg:SI 157 [ _53 ])
            (reg:SI 394 [ _416 ])))) -1
     (nil))
(debug_insn 662 661 663 49 (var_location:SI D#40 (plus:SI (mult:SI (reg/v:SI 247 [ b ])
            (reg:SI 399 [ _417 ]))
        (mult:SI (reg:SI 157 [ _53 ])
            (reg:SI 400 [ _418 ])))) -1
     (nil))
(debug_insn 663 662 664 49 (var_location:SI D#41 (mult:SI (reg/v:SI 247 [ b ])
        (reg:SI 396 [ _419 ]))) -1
     (nil))
(debug_insn 664 663 335 49 (var_location:SI D#42 (mult:SI (reg:SI 157 [ _53 ])
        (reg:SI 397 [ _420 ]))) -1
     (nil))
(debug_insn 335 664 336 49 (var_location:SI color (ior:SI (ior:SI (and:SI (lshiftrt:SI (debug_expr:SI D#39)
                    (const_int 8 [0x8]))
                (const_int 255 [0xff]))
            (and:SI (lshiftrt:SI (debug_expr:SI D#40)
                    (const_int 8 [0x8]))
                (const_int 65280 [0xff00])))
        (and:SI (lshiftrt:SI (plus:SI (debug_expr:SI D#41)
                    (debug_expr:SI D#42))
                (const_int 8 [0x8]))
            (const_int 16711680 [0xff0000])))) "../System/ugui.c":5327:12 -1
     (nil))
(debug_insn 336 335 337 49 (debug_marker) "../System/ugui.c":5330:6 -1
     (nil))
(insn 337 336 338 49 (set (reg:SI 330)
        (mult:SI (reg:SI 393 [ _415 ])
            (reg/v:SI 247 [ b ]))) "../System/ugui.c":5327:29 56 {*mul}
     (nil))
(insn 338 337 339 49 (set (reg:SI 331)
        (mult:SI (reg:SI 394 [ _416 ])
            (reg:SI 157 [ _53 ]))) "../System/ugui.c":5327:47 56 {*mul}
     (nil))
(insn 339 338 340 49 (set (reg:SI 332)
        (plus:SI (reg:SI 330)
            (reg:SI 331))) "../System/ugui.c":5327:33 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 331)
        (expr_list:REG_DEAD (reg:SI 330)
            (nil))))
(insn 340 339 341 49 (set (reg:SI 333)
        (lshiftrt:SI (reg:SI 332)
            (const_int 8 [0x8]))) "../System/ugui.c":5327:60 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 332)
        (nil)))
(insn 341 340 342 49 (set (reg:SI 334)
        (zero_extend:SI (subreg:QI (reg:SI 333) 0))) "../System/ugui.c":5327:66 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 333)
        (nil)))
(insn 342 341 343 49 (set (reg:SI 335)
        (mult:SI (reg:SI 399 [ _417 ])
            (reg/v:SI 247 [ b ]))) "../System/ugui.c":5328:31 56 {*mul}
     (nil))
(insn 343 342 344 49 (set (reg:SI 336)
        (mult:SI (reg:SI 400 [ _418 ])
            (reg:SI 157 [ _53 ]))) "../System/ugui.c":5328:51 56 {*mul}
     (nil))
(insn 344 343 345 49 (set (reg:SI 337)
        (plus:SI (reg:SI 335)
            (reg:SI 336))) "../System/ugui.c":5328:35 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 336)
        (expr_list:REG_DEAD (reg:SI 335)
            (nil))))
(insn 345 344 346 49 (set (reg:SI 338)
        (lshiftrt:SI (reg:SI 337)
            (const_int 8 [0x8]))) "../System/ugui.c":5328:64 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 337)
        (nil)))
(insn 346 345 347 49 (set (reg:SI 339)
        (and:SI (reg:SI 338)
            (const_int 65280 [0xff00]))) "../System/ugui.c":5328:71 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 338)
        (nil)))
(insn 347 346 348 49 (set (reg:SI 340)
        (ior:SI (reg:SI 334)
            (reg:SI 339))) "../System/ugui.c":5327:81 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 339)
        (expr_list:REG_DEAD (reg:SI 334)
            (nil))))
(insn 348 347 349 49 (set (reg:SI 341)
        (mult:SI (reg:SI 396 [ _419 ])
            (reg/v:SI 247 [ b ]))) "../System/ugui.c":5329:33 56 {*mul}
     (expr_list:REG_DEAD (reg/v:SI 247 [ b ])
        (nil)))
(insn 349 348 350 49 (set (reg:SI 342)
        (mult:SI (reg:SI 397 [ _420 ])
            (reg:SI 157 [ _53 ]))) "../System/ugui.c":5329:55 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 157 [ _53 ])
        (nil)))
(insn 350 349 351 49 (set (reg:SI 343)
        (plus:SI (reg:SI 341)
            (reg:SI 342))) "../System/ugui.c":5329:37 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 342)
        (expr_list:REG_DEAD (reg:SI 341)
            (nil))))
(insn 351 350 352 49 (set (reg:SI 344)
        (lshiftrt:SI (reg:SI 343)
            (const_int 8 [0x8]))) "../System/ugui.c":5329:68 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 343)
        (nil)))
(insn 352 351 353 49 (set (reg:SI 345)
        (and:SI (reg:SI 344)
            (const_int 16711680 [0xff0000]))) "../System/ugui.c":5329:74 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 344)
        (nil)))
(insn 353 352 354 49 (set (reg:SI 346 [ color ])
        (ior:SI (reg:SI 340)
            (reg:SI 345))) "../System/ugui.c":5327:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 345)
        (expr_list:REG_DEAD (reg:SI 340)
            (nil))))
(insn 354 353 355 49 (set (reg:SI 0 r0)
        (reg:SI 346 [ color ])) "../System/ugui.c":5330:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 346 [ color ])
        (nil)))
(call_insn 355 354 356 49 (parallel [
            (call (mem:SI (reg/v/f:SI 243 [ push_pixel ]) [0 *push_pixel_222 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":5330:6 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (nil)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 356 355 357 49 (debug_marker) "../System/ugui.c":5324:35 -1
     (nil))
(debug_insn 357 356 358 49 (var_location:SI index (reg/v:SI 246 [ index ])) -1
     (nil))
(debug_insn 358 357 359 49 (var_location:SI i (minus:SI (reg/v:SI 246 [ index ])
        (reg/v:SI 244 [ index ]))) -1
     (nil))
(debug_insn 359 358 361 49 (debug_marker) "../System/ugui.c":5324:15 -1
     (nil))
(insn 361 359 362 49 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 246 [ index ])
            (reg:SI 287 [ _484 ]))) "../System/ugui.c":5324:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 362 361 363 49 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 360)
            (pc))) "../System/ugui.c":5324:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 360)
(note 363 362 364 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(debug_insn 364 363 365 50 (debug_marker) "../System/ugui.c":5332:6 -1
     (nil))
(insn 365 364 366 50 (set (reg:SI 347 [ font_186(D)->char_width ])
        (mem:SI (plus:SI (reg/v/f:SI 294 [ font ])
                (const_int 8 [0x8])) [1 font_186(D)->char_width+0 S4 A32])) "../System/ugui.c":5332:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 366 365 367 50 (set (reg/v:SI 244 [ index ])
        (plus:SI (reg/v:SI 244 [ index ])
            (reg:SI 347 [ font_186(D)->char_width ]))) "../System/ugui.c":5332:12 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 347 [ font_186(D)->char_width ])
        (nil)))
(debug_insn 367 366 368 50 (var_location:SI index (reg/v:SI 244 [ index ])) "../System/ugui.c":5332:12 -1
     (nil))
(debug_insn 368 367 369 50 (debug_marker) "../System/ugui.c":5322:35 -1
     (nil))
(insn 369 368 370 50 (set (reg/v:SI 245 [ j ])
        (plus:SI (reg/v:SI 245 [ j ])
            (const_int 1 [0x1]))) "../System/ugui.c":5322:36 7 {*arm_addsi3}
     (nil))
(debug_insn 370 369 371 50 (var_location:SI index (reg/v:SI 244 [ index ])) -1
     (nil))
(debug_insn 371 370 372 50 (var_location:SI j (reg/v:SI 245 [ j ])) -1
     (nil))
(debug_insn 372 371 373 50 (debug_marker) "../System/ugui.c":5322:15 -1
     (nil))
(insn 373 372 374 50 (set (reg:SI 348 [ font_186(D)->char_height ])
        (mem:SI (plus:SI (reg/v/f:SI 294 [ font ])
                (const_int 12 [0xc])) [1 font_186(D)->char_height+0 S4 A32])) "../System/ugui.c":5322:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 374 373 375 50 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 348 [ font_186(D)->char_height ])
            (reg/v:SI 245 [ j ]))) "../System/ugui.c":5322:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 348 [ font_186(D)->char_height ])
        (nil)))
(jump_insn 375 374 696 50 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 669)
            (pc))) "../System/ugui.c":5322:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 669)
(note 696 375 700 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 53
(code_label 700 696 699 52 364 (nil) [1 uses])
(note 699 700 23 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 23 699 753 52 (set (reg/v:SI 245 [ j ])
        (const_int 0 [0])) "../System/ugui.c":5322:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 753 23 754 52 (set (reg:SI 393 [ _415 ])
        (zero_extend:SI (subreg:QI (reg/v:SI 292 [ fc ]) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 754 753 755 52 (set (reg:SI 394 [ _416 ])
        (zero_extend:SI (subreg:QI (reg/v:SI 293 [ bc ]) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 755 754 756 52 (set (reg:SI 399 [ _417 ])
        (and:SI (reg/v:SI 292 [ fc ])
            (const_int 65280 [0xff00]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 756 755 757 52 (set (reg:SI 400 [ _418 ])
        (and:SI (reg/v:SI 293 [ bc ])
            (const_int 65280 [0xff00]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 757 756 758 52 (set (reg:SI 396 [ _419 ])
        (and:SI (reg/v:SI 292 [ fc ])
            (const_int 16711680 [0xff0000]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 292 [ fc ])
        (nil)))
(insn 758 757 376 52 (set (reg:SI 397 [ _420 ])
        (and:SI (reg/v:SI 293 [ bc ])
            (const_int 16711680 [0xff0000]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 293 [ bc ])
        (nil)))
(code_label 376 758 377 53 346 (nil) [0 uses])
(note 377 376 378 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(debug_insn 378 377 379 53 (var_location:SI j (reg/v:SI 245 [ j ])) -1
     (nil))
(debug_insn 379 378 380 53 (var_location:SI index (reg/v:SI 244 [ index ])) -1
     (nil))
(debug_insn 380 379 381 53 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 381 380 388 53 (debug_marker) "../System/ugui.c":5324:15 -1
     (nil))
(insn 388 381 22 53 (set (reg:SI 287 [ _484 ])
        (plus:SI (reg:SI 223 [ iftmp.95_167 ])
            (reg/v:SI 244 [ index ]))) 7 {*arm_addsi3}
     (nil))
(insn 22 388 391 53 (set (reg/v:SI 246 [ index ])
        (reg/v:SI 244 [ index ])) "../System/ugui.c":5329:43 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 49
(code_label 391 22 392 54 337 (nil) [1 uses])
(note 392 391 393 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 393 392 394 54 (set (reg/v:SI 238 [ yo ])
        (reg/v:SI 291 [ y ])) "../System/ugui.c":5281:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 394 393 395 54 (debug_marker) "../System/ugui.c":5339:5 -1
     (nil))
(insn 395 394 396 54 (set (reg:SI 176 [ _78 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 294 [ font ])
                    (const_int 4 [0x4])) [0 font_186(D)->font_type+0 S1 A32]))) "../System/ugui.c":5339:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 396 395 397 54 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 176 [ _78 ])
            (const_int 0 [0]))) "../System/ugui.c":5339:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 397 396 398 54 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 543)
            (pc))) "../System/ugui.c":5339:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 543)
(note 398 397 399 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(debug_insn 399 398 400 55 (debug_marker) "../System/ugui.c":5341:10 -1
     (nil))
(insn 400 399 401 55 (set (reg:SI 179 [ _81 ])
        (mem:SI (plus:SI (reg/v/f:SI 294 [ font ])
                (const_int 12 [0xc])) [1 font_186(D)->char_height+0 S4 A32])) "../System/ugui.c":5341:47 728 {*thumb2_movsi_vfp}
     (nil))
(insn 401 400 402 55 (set (reg:SI 349)
        (minus:SI (reg:SI 261 [ _385 ])
            (reg:SI 113 [ _2 ]))) "../System/ugui.c":5341:22 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 261 [ _385 ])
        (expr_list:REG_DEAD (reg:SI 113 [ _2 ])
            (nil))))
(insn 402 401 403 55 (set (reg:SI 180 [ _82 ])
        (mult:SI (reg:SI 179 [ _81 ])
            (reg:SI 349))) "../System/ugui.c":5341:41 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 349)
        (nil)))
(debug_insn 403 402 404 55 (var_location:SI D#38 (mult:SI (reg:SI 180 [ _82 ])
        (reg/v:SI 222 [ bn ]))) "../System/ugui.c":5341:16 -1
     (nil))
(debug_insn 404 403 405 55 (var_location:SI index (debug_expr:SI D#38)) "../System/ugui.c":5341:16 -1
     (nil))
(debug_insn 405 404 406 55 (debug_marker) "../System/ugui.c":5342:10 -1
     (nil))
(debug_insn 406 405 407 55 (var_location:SI index (debug_expr:SI D#38)) -1
     (nil))
(debug_insn 407 406 408 55 (var_location:SI yo (debug_expr:SI D#34)) -1
     (nil))
(debug_insn 408 407 409 55 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(debug_insn 409 408 410 55 (debug_marker) "../System/ugui.c":5342:19 -1
     (nil))
(insn 410 409 411 55 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 179 [ _81 ])
            (const_int 0 [0]))) "../System/ugui.c":5342:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 179 [ _81 ])
        (nil)))
(jump_insn 411 410 412 55 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 669)
            (pc))) "../System/ugui.c":5342:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 669)
(note 412 411 414 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 414 412 415 57 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 222 [ bn ])
            (const_int 0 [0]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 415 414 416 57 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 669)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 669)
(note 416 415 417 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 417 416 710 59 (set (reg:SI 350)
        (plus:SI (reg:SI 180 [ _82 ])
            (const_int 1 [0x1]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 180 [ _82 ])
        (nil)))
(debug_insn 710 417 418 59 (var_location:SI D#48 (mult:SI (reg/v:SI 222 [ bn ])
        (reg:SI 350))) -1
     (nil))
(insn 418 710 24 59 (set (reg:SI 271 [ ivtmp.665 ])
        (mult:SI (reg/v:SI 222 [ bn ])
            (reg:SI 350))) 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 350)
        (nil)))
(insn 24 418 759 59 (set (reg/v:SI 239 [ j ])
        (const_int 0 [0])) "../System/ugui.c":5342:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 759 24 536 59 (set (reg:SI 398)
        (ashift:SI (reg/v:SI 222 [ bn ])
            (const_int 1 [0x1]))) 147 {*arm_shiftsi3}
     (nil))
(code_label 536 759 419 60 355 (nil) [1 uses])
(note 419 536 420 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 420 419 421 60 (set (reg:SI 275 [ _440 ])
        (minus:SI (reg:SI 271 [ ivtmp.665 ])
            (reg/v:SI 222 [ bn ]))) 45 {*arm_subsi3_insn}
     (nil))
(debug_insn 421 420 422 60 (var_location:SI index (reg:SI 275 [ _440 ])) -1
     (nil))
(debug_insn 422 421 423 60 (var_location:SI yo (reg/v:SI 238 [ yo ])) -1
     (nil))
(debug_insn 423 422 424 60 (var_location:SI j (reg/v:SI 239 [ j ])) -1
     (nil))
(debug_insn 424 423 425 60 (debug_marker) "../System/ugui.c":5344:12 -1
     (nil))
(debug_insn 425 424 426 60 (var_location:SI D#32 (debug_expr:SI D#49)) "../System/ugui.c":5344:15 -1
     (nil))
(debug_insn 426 425 427 60 (var_location:SI xo (debug_expr:SI D#32)) "../System/ugui.c":5344:15 -1
     (nil))
(debug_insn 427 426 428 60 (debug_marker) "../System/ugui.c":5345:12 -1
     (nil))
(debug_insn 428 427 429 60 (var_location:SI c (reg:SI 223 [ iftmp.95_167 ])) "../System/ugui.c":5345:13 -1
     (nil))
(debug_insn 429 428 430 60 (debug_marker) "../System/ugui.c":5346:12 -1
     (nil))
(debug_insn 430 429 431 60 (var_location:SI index (reg:SI 275 [ _440 ])) -1
     (nil))
(debug_insn 431 430 432 60 (var_location:SI c (reg:SI 223 [ iftmp.95_167 ])) -1
     (nil))
(debug_insn 432 431 433 60 (var_location:SI xo (debug_expr:SI D#32)) -1
     (nil))
(debug_insn 433 432 434 60 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 434 433 25 60 (debug_marker) "../System/ugui.c":5346:21 -1
     (nil))
(insn 25 434 26 60 (set (reg/v:SI 240 [ index ])
        (reg:SI 275 [ _440 ])) "../System/ugui.c":5342:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 27 60 (set (reg/v:SI 114 [ c ])
        (reg:SI 223 [ iftmp.95_167 ])) "../System/ugui.c":5342:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 521 60 (set (reg/v:SI 121 [ xo ])
        (reg/v:SI 290 [ x ])) "../System/ugui.c":5344:15 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 521 27 435 61 354 (nil) [1 uses])
(note 435 521 436 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(debug_insn 436 435 437 61 (var_location:SI index (reg/v:SI 240 [ index ])) -1
     (nil))
(debug_insn 437 436 438 61 (var_location:SI c (reg/v:SI 114 [ c ])) -1
     (nil))
(debug_insn 438 437 439 61 (var_location:SI xo (reg/v:SI 121 [ xo ])) -1
     (nil))
(debug_insn 439 438 440 61 (var_location:SI i (minus:SI (reg/v:SI 240 [ index ])
        (reg:SI 275 [ _440 ]))) -1
     (nil))
(debug_insn 440 439 441 61 (debug_marker) "../System/ugui.c":5348:14 -1
     (nil))
(insn 441 440 442 61 (set (reg/v:SI 254 [ index ])
        (reg/v:SI 240 [ index ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 442 441 443 61 (set (reg/v:SI 240 [ index ])
        (plus:SI (reg/v:SI 240 [ index ])
            (const_int 1 [0x1]))) "../System/ugui.c":5348:31 7 {*arm_addsi3}
     (nil))
(debug_insn 443 442 444 61 (var_location:SI index (reg/v:SI 240 [ index ])) "../System/ugui.c":5348:31 -1
     (nil))
(insn 444 443 445 61 (set (reg/f:SI 351 [ font_186(D)->p ])
        (mem/f:SI (reg/v/f:SI 294 [ font ]) [8 font_186(D)->p+0 S4 A32])) "../System/ugui.c":5348:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 445 444 446 61 (set (reg/v:SI 241 [ b ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 351 [ font_186(D)->p ])
                    (reg/v:SI 254 [ index ])) [0 *_84+0 S1 A8]))) "../System/ugui.c":5348:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 351 [ font_186(D)->p ])
        (expr_list:REG_DEAD (reg/v:SI 254 [ index ])
            (nil))))
(debug_insn 446 445 447 61 (var_location:QI b (subreg:QI (reg/v:SI 241 [ b ]) 0)) "../System/ugui.c":5348:16 -1
     (nil))
(debug_insn 447 446 448 61 (debug_marker) "../System/ugui.c":5349:14 -1
     (nil))
(debug_insn 448 447 449 61 (var_location:QI b (subreg:QI (reg/v:SI 241 [ b ]) 0)) -1
     (nil))
(debug_insn 449 448 450 61 (var_location:SI c (reg/v:SI 114 [ c ])) -1
     (nil))
(debug_insn 450 449 451 61 (var_location:SI xo (reg/v:SI 121 [ xo ])) -1
     (nil))
(debug_insn 451 450 452 61 (var_location:SI k (const_int 0 [0])) -1
     (nil))
(debug_insn 452 451 453 61 (debug_marker) "../System/ugui.c":5349:23 -1
     (nil))
(insn 453 452 510 61 (set (reg:SI 286 [ _483 ])
        (plus:SI (reg/v:SI 121 [ xo ])
            (const_int 8 [0x8]))) 7 {*arm_addsi3}
     (nil))
      ; pc falls through to BB 66
(code_label 510 453 456 62 353 (nil) [1 uses])
(note 456 510 457 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(debug_insn 457 456 458 62 (debug_marker) "../System/ugui.c":5351:16 -1
     (nil))
(insn 458 457 460 62 (set (reg:SI 352)
        (and:SI (reg/v:SI 241 [ b ])
            (const_int 1 [0x1]))) "../System/ugui.c":5351:18 90 {*arm_andsi3_insn}
     (nil))
(insn 460 458 461 62 (set (reg:SI 354)
        (zero_extend:SI (subreg:QI (reg:SI 352) 0))) "../System/ugui.c":5351:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 352)
        (nil)))
(insn 461 460 462 62 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 354)
            (const_int 0 [0]))) "../System/ugui.c":5351:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 354)
        (nil)))
(jump_insn 462 461 463 62 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 474)
            (pc))) "../System/ugui.c":5351:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 474)
(note 463 462 464 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(debug_insn 464 463 466 63 (debug_marker) "../System/ugui.c":5353:19 -1
     (nil))
(insn 466 464 467 63 (set (reg/f:SI 356 [ gui ])
        (mem/f/c:SI (reg/f:SI 395) [11 gui+0 S4 A32])) "../System/ugui.c":5353:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 467 466 468 63 (set (reg/f:SI 357 [ gui.102_85->pset ])
        (mem/f:SI (reg/f:SI 356 [ gui ]) [3 gui.102_85->pset+0 S4 A32])) "../System/ugui.c":5353:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 356 [ gui ])
        (nil)))
(insn 468 467 469 63 (set (reg:SI 2 r2)
        (reg/v:SI 292 [ fc ])) "../System/ugui.c":5353:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 469 468 470 63 (set (reg:SI 1 r1)
        (reg/v:SI 238 [ yo ])) "../System/ugui.c":5353:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 470 469 471 63 (set (reg:SI 0 r0)
        (reg/v:SI 121 [ xo ])) "../System/ugui.c":5353:19 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 471 470 474 63 (parallel [
            (call (mem:SI (reg/f:SI 357 [ gui.102_85->pset ]) [0 *_86 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":5353:19 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 357 [ gui.102_85->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
      ; pc falls through to BB 65
(code_label 474 471 475 64 350 (nil) [1 uses])
(note 475 474 476 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(debug_insn 476 475 478 64 (debug_marker) "../System/ugui.c":5357:19 -1
     (nil))
(insn 478 476 479 64 (set (reg/f:SI 359 [ gui ])
        (mem/f/c:SI (reg/f:SI 395) [11 gui+0 S4 A32])) "../System/ugui.c":5357:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 479 478 480 64 (set (reg/f:SI 360 [ gui.105_89->pset ])
        (mem/f:SI (reg/f:SI 359 [ gui ]) [3 gui.105_89->pset+0 S4 A32])) "../System/ugui.c":5357:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 359 [ gui ])
        (nil)))
(insn 480 479 481 64 (set (reg:SI 2 r2)
        (reg/v:SI 293 [ bc ])) "../System/ugui.c":5357:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 481 480 482 64 (set (reg:SI 1 r1)
        (reg/v:SI 238 [ yo ])) "../System/ugui.c":5357:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 482 481 483 64 (set (reg:SI 0 r0)
        (reg/v:SI 121 [ xo ])) "../System/ugui.c":5357:19 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 483 482 484 64 (parallel [
            (call (mem:SI (reg/f:SI 360 [ gui.105_89->pset ]) [0 *_90 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":5357:19 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 360 [ gui.105_89->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(code_label 484 483 485 65 351 (nil) [0 uses])
(note 485 484 486 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(debug_insn 486 485 487 65 (debug_marker) "../System/ugui.c":5359:16 -1
     (nil))
(insn 487 486 488 65 (set (reg:SI 361)
        (lshiftrt:SI (reg/v:SI 241 [ b ])
            (const_int 1 [0x1]))) "../System/ugui.c":5359:18 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 241 [ b ])
        (nil)))
(insn 488 487 489 65 (set (reg/v:SI 241 [ b ])
        (zero_extend:SI (subreg:QI (reg:SI 361) 0))) "../System/ugui.c":5359:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 361)
        (nil)))
(debug_insn 489 488 490 65 (var_location:QI b (subreg:QI (reg/v:SI 241 [ b ]) 0)) "../System/ugui.c":5359:18 -1
     (nil))
(debug_insn 490 489 491 65 (debug_marker) "../System/ugui.c":5360:16 -1
     (nil))
(insn 491 490 492 65 (set (reg/v:SI 121 [ xo ])
        (plus:SI (reg/v:SI 121 [ xo ])
            (const_int 1 [0x1]))) "../System/ugui.c":5360:18 7 {*arm_addsi3}
     (nil))
(debug_insn 492 491 493 65 (var_location:SI xo (reg/v:SI 121 [ xo ])) "../System/ugui.c":5360:18 -1
     (nil))
(debug_insn 493 492 494 65 (debug_marker) "../System/ugui.c":5361:16 -1
     (nil))
(insn 494 493 495 65 (set (reg/v:SI 114 [ c ])
        (plus:SI (reg/v:SI 114 [ c ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5361:17 7 {*arm_addsi3}
     (nil))
(debug_insn 495 494 496 65 (var_location:SI c (reg/v:SI 114 [ c ])) "../System/ugui.c":5361:17 -1
     (nil))
(debug_insn 496 495 497 65 (debug_marker) "../System/ugui.c":5349:34 -1
     (nil))
(debug_insn 497 496 498 65 (var_location:QI b (subreg:QI (reg/v:SI 241 [ b ]) 0)) -1
     (nil))
(debug_insn 498 497 499 65 (var_location:SI c (reg/v:SI 114 [ c ])) -1
     (nil))
(debug_insn 499 498 500 65 (var_location:SI xo (reg/v:SI 121 [ xo ])) -1
     (nil))
(debug_insn 500 499 501 65 (var_location:SI k (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 501 500 502 65 (debug_marker) "../System/ugui.c":5349:23 -1
     (nil))
(insn 502 501 503 65 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 121 [ xo ])
            (reg:SI 286 [ _483 ]))) "../System/ugui.c":5349:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 503 502 504 65 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 513)
            (pc))) "../System/ugui.c":5349:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 142013372 (nil)))
 -> 513)
(code_label 504 503 505 66 349 (nil) [0 uses])
(note 505 504 506 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(debug_insn 506 505 507 66 (var_location:QI b (subreg:QI (reg/v:SI 241 [ b ]) 0)) -1
     (nil))
(debug_insn 507 506 508 66 (var_location:SI c (reg/v:SI 114 [ c ])) -1
     (nil))
(debug_insn 508 507 509 66 (var_location:SI xo (reg/v:SI 121 [ xo ])) -1
     (nil))
(debug_insn 509 508 511 66 (var_location:SI k (clobber (const_int 0 [0]))) -1
     (nil))
(insn 511 509 512 66 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ c ])
            (const_int 0 [0]))) "../System/ugui.c":5349:29 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 512 511 513 66 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 510)
            (pc))) "../System/ugui.c":5349:29 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 510)
(code_label 513 512 514 68 352 (nil) [1 uses])
(note 514 513 515 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(debug_insn 515 514 516 68 (debug_marker) "../System/ugui.c":5346:26 -1
     (nil))
(debug_insn 516 515 517 68 (var_location:SI index (reg/v:SI 240 [ index ])) -1
     (nil))
(debug_insn 517 516 518 68 (var_location:SI c (reg/v:SI 114 [ c ])) -1
     (nil))
(debug_insn 518 517 519 68 (var_location:SI xo (reg/v:SI 121 [ xo ])) -1
     (nil))
(debug_insn 519 518 520 68 (var_location:SI i (minus:SI (reg/v:SI 240 [ index ])
        (reg:SI 275 [ _440 ]))) -1
     (nil))
(debug_insn 520 519 522 68 (debug_marker) "../System/ugui.c":5346:21 -1
     (nil))
(insn 522 520 523 68 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 240 [ index ])
            (reg:SI 271 [ ivtmp.665 ]))) "../System/ugui.c":5346:12 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 523 522 524 68 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 521)
            (pc))) "../System/ugui.c":5346:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 521)
(note 524 523 525 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(debug_insn 525 524 526 69 (debug_marker) "../System/ugui.c":5364:12 -1
     (nil))
(insn 526 525 527 69 (set (reg/v:SI 238 [ yo ])
        (plus:SI (reg/v:SI 238 [ yo ])
            (const_int 1 [0x1]))) "../System/ugui.c":5364:14 7 {*arm_addsi3}
     (nil))
(debug_insn 527 526 528 69 (var_location:SI yo (reg/v:SI 238 [ yo ])) "../System/ugui.c":5364:14 -1
     (nil))
(debug_insn 528 527 529 69 (debug_marker) "../System/ugui.c":5342:39 -1
     (nil))
(insn 529 528 530 69 (set (reg/v:SI 239 [ j ])
        (plus:SI (reg/v:SI 239 [ j ])
            (const_int 1 [0x1]))) "../System/ugui.c":5342:40 7 {*arm_addsi3}
     (nil))
(debug_insn 530 529 531 69 (var_location:SI index (debug_expr:SI D#48)) -1
     (nil))
(debug_insn 531 530 532 69 (var_location:SI yo (reg/v:SI 238 [ yo ])) -1
     (nil))
(debug_insn 532 531 533 69 (var_location:SI j (reg/v:SI 239 [ j ])) -1
     (nil))
(debug_insn 533 532 709 69 (debug_marker) "../System/ugui.c":5342:19 -1
     (nil))
(debug_insn 709 533 535 69 (var_location:SI D#48 (plus:SI (reg:SI 398)
        (reg:SI 275 [ _440 ]))) -1
     (nil))
(insn 535 709 537 69 (set (reg:SI 271 [ ivtmp.665 ])
        (plus:SI (reg:SI 398)
            (reg:SI 275 [ _440 ]))) "../System/ugui.c":5342:10 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 275 [ _440 ])
        (nil)))
(insn 537 535 538 69 (set (reg:SI 363 [ font_186(D)->char_height ])
        (mem:SI (plus:SI (reg/v/f:SI 294 [ font ])
                (const_int 12 [0xc])) [1 font_186(D)->char_height+0 S4 A32])) "../System/ugui.c":5342:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 538 537 539 69 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 363 [ font_186(D)->char_height ])
            (reg/v:SI 239 [ j ]))) "../System/ugui.c":5342:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 363 [ font_186(D)->char_height ])
        (nil)))
(jump_insn 539 538 543 69 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 536)
            (pc))) "../System/ugui.c":5342:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 536)
      ; pc falls through to BB 79
(code_label 543 539 544 70 348 (nil) [1 uses])
(note 544 543 545 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(debug_insn 545 544 546 70 (debug_marker) "../System/ugui.c":5367:12 -1
     (nil))
(insn 546 545 547 70 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 176 [ _78 ])
            (const_int 1 [0x1]))) "../System/ugui.c":5367:15 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 176 [ _78 ])
        (nil)))
(jump_insn 547 546 548 70 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 669)
            (pc))) "../System/ugui.c":5367:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 669)
(note 548 547 549 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(debug_insn 549 548 550 71 (debug_marker) "../System/ugui.c":5369:10 -1
     (nil))
(insn 550 549 551 71 (set (reg:SI 194 [ _97 ])
        (mem:SI (plus:SI (reg/v/f:SI 294 [ font ])
                (const_int 12 [0xc])) [1 font_186(D)->char_height+0 S4 A32])) "../System/ugui.c":5369:47 728 {*thumb2_movsi_vfp}
     (nil))
(insn 551 550 552 71 (set (reg:SI 364)
        (mult:SI (reg/v:SI 228 [ bn ])
            (reg:SI 194 [ _97 ]))) "../System/ugui.c":5369:16 56 {*mul}
     (expr_list:REG_DEAD (reg/v:SI 228 [ bn ])
        (nil)))
(insn 552 551 553 71 (set (reg:SI 365)
        (minus:SI (reg:SI 261 [ _385 ])
            (reg:SI 113 [ _2 ]))) "../System/ugui.c":5369:22 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 261 [ _385 ])
        (expr_list:REG_DEAD (reg:SI 113 [ _2 ])
            (nil))))
(insn 553 552 554 71 (set (reg/v:SI 229 [ index ])
        (mult:SI (reg:SI 365)
            (reg:SI 364))) "../System/ugui.c":5369:16 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 365)
        (expr_list:REG_DEAD (reg:SI 364)
            (nil))))
(debug_insn 554 553 555 71 (var_location:SI index (reg/v:SI 229 [ index ])) "../System/ugui.c":5369:16 -1
     (nil))
(debug_insn 555 554 556 71 (debug_marker) "../System/ugui.c":5370:10 -1
     (nil))
(debug_insn 556 555 557 71 (var_location:SI index (reg/v:SI 229 [ index ])) -1
     (nil))
(debug_insn 557 556 558 71 (var_location:SI yo (debug_expr:SI D#34)) -1
     (nil))
(debug_insn 558 557 559 71 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(debug_insn 559 558 560 71 (debug_marker) "../System/ugui.c":5370:19 -1
     (nil))
(insn 560 559 561 71 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 194 [ _97 ])
            (const_int 0 [0]))) "../System/ugui.c":5370:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 194 [ _97 ])
        (nil)))
(jump_insn 561 560 562 71 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 669)
            (pc))) "../System/ugui.c":5370:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 669)
(note 562 561 564 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(insn 564 562 565 73 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 223 [ iftmp.95_167 ])
            (const_int 0 [0]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 565 564 706 73 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 669)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 669)
(note 706 565 29 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 29 706 760 75 (set (reg/v:SI 231 [ j ])
        (const_int 0 [0])) "../System/ugui.c":5370:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 760 29 761 75 (set (reg:SI 392)
        (plus:SI (reg/v:SI 290 [ x ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 290 [ x ])
        (nil)))
(insn 761 760 762 75 (set (reg:SI 393 [ _415 ])
        (zero_extend:SI (subreg:QI (reg/v:SI 292 [ fc ]) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 762 761 763 75 (set (reg:SI 394 [ _416 ])
        (zero_extend:SI (subreg:QI (reg/v:SI 293 [ bc ]) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 763 762 764 75 (set (reg:SI 399 [ _417 ])
        (and:SI (reg/v:SI 292 [ fc ])
            (const_int 65280 [0xff00]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 764 763 765 75 (set (reg:SI 400 [ _418 ])
        (and:SI (reg/v:SI 293 [ bc ])
            (const_int 65280 [0xff00]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 765 764 766 75 (set (reg:SI 396 [ _419 ])
        (and:SI (reg/v:SI 292 [ fc ])
            (const_int 16711680 [0xff0000]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 292 [ fc ])
        (nil)))
(insn 766 765 654 75 (set (reg:SI 397 [ _420 ])
        (and:SI (reg/v:SI 293 [ bc ])
            (const_int 16711680 [0xff0000]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 293 [ bc ])
        (nil)))
(code_label 654 766 566 76 357 (nil) [1 uses])
(note 566 654 567 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(debug_insn 567 566 568 76 (var_location:SI index (reg/v:SI 229 [ index ])) -1
     (nil))
(debug_insn 568 567 569 76 (var_location:SI yo (plus:SI (debug_expr:SI D#50)
        (reg/v:SI 231 [ j ]))) -1
     (nil))
(debug_insn 569 568 570 76 (var_location:SI j (reg/v:SI 231 [ j ])) -1
     (nil))
(debug_insn 570 569 571 76 (debug_marker) "../System/ugui.c":5372:13 -1
     (nil))
(debug_insn 571 570 572 76 (var_location:SI D#33 (debug_expr:SI D#49)) "../System/ugui.c":5372:16 -1
     (nil))
(debug_insn 572 571 573 76 (var_location:SI xo (debug_expr:SI D#33)) "../System/ugui.c":5372:16 -1
     (nil))
(debug_insn 573 572 574 76 (debug_marker) "../System/ugui.c":5373:13 -1
     (nil))
(debug_insn 574 573 575 76 (var_location:SI index (reg/v:SI 229 [ index ])) -1
     (nil))
(debug_insn 575 574 576 76 (var_location:SI xo (debug_expr:SI D#33)) -1
     (nil))
(debug_insn 576 575 577 76 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 577 576 584 76 (debug_marker) "../System/ugui.c":5373:22 -1
     (nil))
(insn 584 577 585 76 (set (reg:SI 259 [ _290 ])
        (plus:SI (reg/v:SI 291 [ y ])
            (reg/v:SI 231 [ j ]))) 7 {*arm_addsi3}
     (nil))
(insn 585 584 30 76 (set (reg:SI 253 [ _241 ])
        (plus:SI (reg:SI 223 [ iftmp.95_167 ])
            (reg/v:SI 229 [ index ]))) 7 {*arm_addsi3}
     (nil))
(insn 30 585 637 76 (set (reg/v:SI 232 [ index ])
        (reg/v:SI 229 [ index ])) "../System/ugui.c":5329:43 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 637 30 586 77 356 (nil) [1 uses])
(note 586 637 587 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(debug_insn 587 586 588 77 (var_location:SI index (reg/v:SI 232 [ index ])) -1
     (nil))
(debug_insn 588 587 589 77 (var_location:SI xo (plus:SI (minus:SI (debug_expr:SI D#49)
            (reg/v:SI 229 [ index ]))
        (reg/v:SI 232 [ index ]))) -1
     (nil))
(debug_insn 589 588 590 77 (var_location:SI i (minus:SI (reg/v:SI 232 [ index ])
        (reg/v:SI 229 [ index ]))) -1
     (nil))
(debug_insn 590 589 591 77 (debug_marker) "../System/ugui.c":5375:16 -1
     (nil))
(insn 591 590 592 77 (set (reg/v:SI 256 [ index ])
        (reg/v:SI 232 [ index ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 592 591 593 77 (set (reg/v:SI 232 [ index ])
        (plus:SI (reg/v:SI 232 [ index ])
            (const_int 1 [0x1]))) "../System/ugui.c":5375:33 7 {*arm_addsi3}
     (nil))
(debug_insn 593 592 594 77 (var_location:SI index (reg/v:SI 232 [ index ])) "../System/ugui.c":5375:33 -1
     (nil))
(insn 594 593 595 77 (set (reg/f:SI 366 [ font_186(D)->p ])
        (mem/f:SI (reg/v/f:SI 294 [ font ]) [8 font_186(D)->p+0 S4 A32])) "../System/ugui.c":5375:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 595 594 596 77 (set (reg/v:SI 233 [ b ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 366 [ font_186(D)->p ])
                    (reg/v:SI 256 [ index ])) [0 *_100+0 S1 A8]))) "../System/ugui.c":5375:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 366 [ font_186(D)->p ])
        (expr_list:REG_DEAD (reg/v:SI 256 [ index ])
            (nil))))
(debug_insn 596 595 597 77 (var_location:QI b (subreg:QI (reg/v:SI 233 [ b ]) 0)) "../System/ugui.c":5375:18 -1
     (nil))
(debug_insn 597 596 599 77 (debug_marker) "../System/ugui.c":5376:16 -1
     (nil))
(insn 599 597 665 77 (set (reg:SI 201 [ _107 ])
        (minus:SI (const_int 256 [0x100])
            (reg/v:SI 233 [ b ]))) "../System/ugui.c":5376:64 45 {*arm_subsi3_insn}
     (nil))
(debug_insn 665 599 666 77 (var_location:SI D#43 (plus:SI (mult:SI (reg/v:SI 233 [ b ])
            (reg:SI 393 [ _415 ]))
        (mult:SI (reg:SI 201 [ _107 ])
            (reg:SI 394 [ _416 ])))) -1
     (nil))
(debug_insn 666 665 667 77 (var_location:SI D#44 (plus:SI (mult:SI (reg/v:SI 233 [ b ])
            (reg:SI 399 [ _417 ]))
        (mult:SI (reg:SI 201 [ _107 ])
            (reg:SI 400 [ _418 ])))) -1
     (nil))
(debug_insn 667 666 668 77 (var_location:SI D#45 (mult:SI (reg/v:SI 233 [ b ])
        (reg:SI 396 [ _419 ]))) -1
     (nil))
(debug_insn 668 667 600 77 (var_location:SI D#46 (mult:SI (reg:SI 201 [ _107 ])
        (reg:SI 397 [ _420 ]))) -1
     (nil))
(debug_insn 600 668 601 77 (var_location:SI color (ior:SI (ior:SI (and:SI (lshiftrt:SI (debug_expr:SI D#43)
                    (const_int 8 [0x8]))
                (const_int 255 [0xff]))
            (and:SI (lshiftrt:SI (debug_expr:SI D#44)
                    (const_int 8 [0x8]))
                (const_int 65280 [0xff00])))
        (and:SI (lshiftrt:SI (plus:SI (debug_expr:SI D#45)
                    (debug_expr:SI D#46))
                (const_int 8 [0x8]))
            (const_int 16711680 [0xff0000])))) "../System/ugui.c":5376:22 -1
     (nil))
(debug_insn 601 600 602 77 (debug_marker) "../System/ugui.c":5379:16 -1
     (nil))
(insn 602 601 603 77 (set (reg:SI 367)
        (mult:SI (reg:SI 393 [ _415 ])
            (reg/v:SI 233 [ b ]))) "../System/ugui.c":5376:39 56 {*mul}
     (nil))
(insn 603 602 604 77 (set (reg:SI 368)
        (mult:SI (reg:SI 394 [ _416 ])
            (reg:SI 201 [ _107 ]))) "../System/ugui.c":5376:57 56 {*mul}
     (nil))
(insn 604 603 605 77 (set (reg:SI 369)
        (plus:SI (reg:SI 367)
            (reg:SI 368))) "../System/ugui.c":5376:43 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 368)
        (expr_list:REG_DEAD (reg:SI 367)
            (nil))))
(insn 605 604 606 77 (set (reg:SI 370)
        (lshiftrt:SI (reg:SI 369)
            (const_int 8 [0x8]))) "../System/ugui.c":5376:70 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 369)
        (nil)))
(insn 606 605 607 77 (set (reg:SI 371)
        (zero_extend:SI (subreg:QI (reg:SI 370) 0))) "../System/ugui.c":5376:76 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 370)
        (nil)))
(insn 607 606 608 77 (set (reg:SI 372)
        (mult:SI (reg:SI 399 [ _417 ])
            (reg/v:SI 233 [ b ]))) "../System/ugui.c":5377:41 56 {*mul}
     (nil))
(insn 608 607 609 77 (set (reg:SI 373)
        (mult:SI (reg:SI 400 [ _418 ])
            (reg:SI 201 [ _107 ]))) "../System/ugui.c":5377:61 56 {*mul}
     (nil))
(insn 609 608 610 77 (set (reg:SI 374)
        (plus:SI (reg:SI 372)
            (reg:SI 373))) "../System/ugui.c":5377:45 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 373)
        (expr_list:REG_DEAD (reg:SI 372)
            (nil))))
(insn 610 609 611 77 (set (reg:SI 375)
        (lshiftrt:SI (reg:SI 374)
            (const_int 8 [0x8]))) "../System/ugui.c":5377:74 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 374)
        (nil)))
(insn 611 610 612 77 (set (reg:SI 376)
        (and:SI (reg:SI 375)
            (const_int 65280 [0xff00]))) "../System/ugui.c":5377:81 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 375)
        (nil)))
(insn 612 611 613 77 (set (reg:SI 377)
        (ior:SI (reg:SI 371)
            (reg:SI 376))) "../System/ugui.c":5376:91 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 376)
        (expr_list:REG_DEAD (reg:SI 371)
            (nil))))
(insn 613 612 614 77 (set (reg:SI 378)
        (mult:SI (reg:SI 396 [ _419 ])
            (reg/v:SI 233 [ b ]))) "../System/ugui.c":5378:43 56 {*mul}
     (expr_list:REG_DEAD (reg/v:SI 233 [ b ])
        (nil)))
(insn 614 613 615 77 (set (reg:SI 379)
        (mult:SI (reg:SI 397 [ _420 ])
            (reg:SI 201 [ _107 ]))) "../System/ugui.c":5378:65 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 201 [ _107 ])
        (nil)))
(insn 615 614 616 77 (set (reg:SI 380)
        (plus:SI (reg:SI 378)
            (reg:SI 379))) "../System/ugui.c":5378:47 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 379)
        (expr_list:REG_DEAD (reg:SI 378)
            (nil))))
(insn 616 615 617 77 (set (reg:SI 381)
        (lshiftrt:SI (reg:SI 380)
            (const_int 8 [0x8]))) "../System/ugui.c":5378:78 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 380)
        (nil)))
(insn 617 616 618 77 (set (reg:SI 382)
        (and:SI (reg:SI 381)
            (const_int 16711680 [0xff0000]))) "../System/ugui.c":5378:84 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 381)
        (nil)))
(insn 618 617 620 77 (set (reg:SI 383 [ color ])
        (ior:SI (reg:SI 377)
            (reg:SI 382))) "../System/ugui.c":5376:22 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 382)
        (expr_list:REG_DEAD (reg:SI 377)
            (nil))))
(insn 620 618 621 77 (set (reg:SI 385)
        (minus:SI (reg:SI 392)
            (reg/v:SI 229 [ index ]))) "../System/ugui.c":5379:16 45 {*arm_subsi3_insn}
     (nil))
(insn 621 620 623 77 (set (reg:SI 386)
        (plus:SI (reg:SI 385)
            (reg/v:SI 232 [ index ]))) "../System/ugui.c":5379:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 385)
        (nil)))
(insn 623 621 624 77 (set (reg/f:SI 388 [ gui ])
        (mem/f/c:SI (reg/f:SI 395) [11 gui+0 S4 A32])) "../System/ugui.c":5379:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 624 623 625 77 (set (reg/f:SI 389 [ gui.109_127->pset ])
        (mem/f:SI (reg/f:SI 388 [ gui ]) [3 gui.109_127->pset+0 S4 A32])) "../System/ugui.c":5379:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 388 [ gui ])
        (nil)))
(insn 625 624 626 77 (set (reg:SI 2 r2)
        (reg:SI 383 [ color ])) "../System/ugui.c":5379:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 383 [ color ])
        (nil)))
(insn 626 625 627 77 (set (reg:SI 1 r1)
        (reg:SI 259 [ _290 ])) "../System/ugui.c":5379:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 627 626 628 77 (set (reg:SI 0 r0)
        (reg:SI 386)) "../System/ugui.c":5379:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 386)
        (nil)))
(call_insn 628 627 629 77 (parallel [
            (call (mem:SI (reg/f:SI 389 [ gui.109_127->pset ]) [0 *_128 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":5379:16 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 389 [ gui.109_127->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 629 628 630 77 (debug_marker) "../System/ugui.c":5380:16 -1
     (nil))
(debug_insn 630 629 631 77 (var_location:SI D#35 (plus:SI (minus:SI (debug_expr:SI D#49)
            (reg/v:SI 229 [ index ]))
        (reg/v:SI 232 [ index ]))) -1
     (nil))
(debug_insn 631 630 632 77 (var_location:SI xo (debug_expr:SI D#35)) "../System/ugui.c":5380:18 -1
     (nil))
(debug_insn 632 631 633 77 (debug_marker) "../System/ugui.c":5373:42 -1
     (nil))
(debug_insn 633 632 634 77 (var_location:SI index (reg/v:SI 232 [ index ])) -1
     (nil))
(debug_insn 634 633 635 77 (var_location:SI xo (debug_expr:SI D#35)) -1
     (nil))
(debug_insn 635 634 636 77 (var_location:SI i (minus:SI (reg/v:SI 232 [ index ])
        (reg/v:SI 229 [ index ]))) -1
     (nil))
(debug_insn 636 635 638 77 (debug_marker) "../System/ugui.c":5373:22 -1
     (nil))
(insn 638 636 639 77 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 232 [ index ])
            (reg:SI 253 [ _241 ]))) "../System/ugui.c":5373:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 639 638 640 77 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 637)
            (pc))) "../System/ugui.c":5373:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 637)
(note 640 639 641 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(debug_insn 641 640 642 78 (debug_marker) "../System/ugui.c":5382:13 -1
     (nil))
(insn 642 641 643 78 (set (reg:SI 390 [ font_186(D)->char_width ])
        (mem:SI (plus:SI (reg/v/f:SI 294 [ font ])
                (const_int 8 [0x8])) [1 font_186(D)->char_width+0 S4 A32])) "../System/ugui.c":5382:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 643 642 644 78 (set (reg/v:SI 229 [ index ])
        (plus:SI (reg/v:SI 229 [ index ])
            (reg:SI 390 [ font_186(D)->char_width ]))) "../System/ugui.c":5382:19 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 390 [ font_186(D)->char_width ])
        (nil)))
(debug_insn 644 643 645 78 (var_location:SI index (reg/v:SI 229 [ index ])) "../System/ugui.c":5382:19 -1
     (nil))
(debug_insn 645 644 646 78 (debug_marker) "../System/ugui.c":5383:13 -1
     (nil))
(debug_insn 646 645 647 78 (var_location:SI D#36 (plus:SI (plus:SI (reg/v:SI 231 [ j ])
            (debug_expr:SI D#50))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 647 646 648 78 (var_location:SI yo (debug_expr:SI D#36)) "../System/ugui.c":5383:15 -1
     (nil))
(debug_insn 648 647 649 78 (debug_marker) "../System/ugui.c":5370:39 -1
     (nil))
(insn 649 648 650 78 (set (reg/v:SI 231 [ j ])
        (plus:SI (reg/v:SI 231 [ j ])
            (const_int 1 [0x1]))) "../System/ugui.c":5370:40 7 {*arm_addsi3}
     (nil))
(debug_insn 650 649 651 78 (var_location:SI index (reg/v:SI 229 [ index ])) -1
     (nil))
(debug_insn 651 650 652 78 (var_location:SI yo (debug_expr:SI D#36)) -1
     (nil))
(debug_insn 652 651 653 78 (var_location:SI j (reg/v:SI 231 [ j ])) -1
     (nil))
(debug_insn 653 652 655 78 (debug_marker) "../System/ugui.c":5370:19 -1
     (nil))
(insn 655 653 656 78 (set (reg:SI 391 [ font_186(D)->char_height ])
        (mem:SI (plus:SI (reg/v/f:SI 294 [ font ])
                (const_int 12 [0xc])) [1 font_186(D)->char_height+0 S4 A32])) "../System/ugui.c":5370:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 656 655 657 78 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 391 [ font_186(D)->char_height ])
            (reg/v:SI 231 [ j ]))) "../System/ugui.c":5370:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 391 [ font_186(D)->char_height ])
        (nil)))
(jump_insn 657 656 669 78 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 654)
            (pc))) "../System/ugui.c":5370:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 654)
(code_label 669 657 670 79 324 (nil) [13 uses])
(note 670 669 0 79 [bb 79] NOTE_INSN_BASIC_BLOCK)

;; Function UG_PutString (UG_PutString, funcdef_no=14, decl_uid=5883, cgraph_uid=15, symbol_order=21)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 16 n_edges 22 count 24 (  1.5)


UG_PutString

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 157
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={3d,2u} r3={3d,1u} r7={1d,15u} r12={2d} r13={1d,20u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={8d,7u} r101={1d} r102={1d,15u} r103={1d,14u} r104={1d} r105={1d} r106={1d} r114={1d,2u} r115={4d,9u} r117={1d,2u} r133={2d,9u} r134={2d,3u} r136={2d,4u} r138={2d,14u} r139={1d,5u} r140={2d,9u} r141={1d,3u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,2u} 
;;    total ref usage 302{149d,153u,0e} in 105{104 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 17 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 133 139 140 141
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 133 139 140 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 139 140 141
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 139 140 141

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(7){ }u16(13){ }u17(102){ }u18(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 139 140 141
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 141
;; lr  def 	 115 136 138 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 139 140 141
;; live  gen 	 115 136 138 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 136 138 139 140 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 136 138 139 140 157

( 4 15 )->[5]->( 15 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 136 138 139 140 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138
;; lr  def 	 100 [cc] 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 136 138 139 140 157
;; live  gen 	 100 [cc] 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 133 136 138 139 140 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 133 136 138 139 140 157

( 5 )->[6]->( 15 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(7){ }u37(13){ }u38(102){ }u39(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 133 136 138 139 140 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138
;; lr  def 	 100 [cc] 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 133 136 138 139 140 157
;; live  gen 	 100 [cc] 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 133 136 138 139 140 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 133 136 138 139 140 157

( 6 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u44(7){ }u45(13){ }u46(102){ }u47(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 133 136 138 139 140 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 133 136 138 139 140 157
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 133 136 138 139 140 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 133 136 138 139 140 157

( 7 )->[8]->( 15 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u50(7){ }u51(13){ }u52(102){ }u53(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 138 139 140 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 138 139 140 157
;; live  gen 	 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 138 139 140 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 138 139 140 157

( 7 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u56(7){ }u57(13){ }u58(102){ }u59(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 133 136 138 139 140 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  def 	 100 [cc] 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 133 136 138 139 140 157
;; live  gen 	 100 [cc] 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 117 133 136 138 139 140 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 117 133 136 138 139 140 157

( 9 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u63(7){ }u64(13){ }u65(102){ }u66(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 117 133 136 138 139 140 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 133
;; lr  def 	 134 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 117 133 136 138 139 140 157
;; live  gen 	 134 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 134 136 138 139 140 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 134 136 138 139 140 157

( 9 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u71(7){ }u72(13){ }u73(102){ }u74(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 136 138 139 140 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  def 	 134 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 136 138 139 140 157
;; live  gen 	 134 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 134 136 138 139 140 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 134 136 138 139 140 157

( 10 11 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u77(7){ }u78(13){ }u79(102){ }u80(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 134 136 138 139 140 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 138
;; lr  def 	 100 [cc] 146 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 134 136 138 139 140 157
;; live  gen 	 100 [cc] 146 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 134 136 138 139 140 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 134 136 138 139 140 157

( 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u89(7){ }u90(13){ }u91(102){ }u92(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 136 138 139 140 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 139 140
;; lr  def 	 115 140 148 149 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134 136 138 139 140 157
;; live  gen 	 115 140 148 149 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 134 136 138 139 140 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 134 136 138 139 140 157

( 13 12 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u102(7){ }u103(13){ }u104(102){ }u105(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 134 136 138 139 140 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 134 138 140 157
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 115 138 151 152 153 155 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 134 136 138 139 140 157
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 115 138 151 152 153 155 156
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 138 139 140 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 138 139 140 157

( 14 5 8 6 )->[15]->( 5 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u138(7){ }u139(13){ }u140(102){ }u141(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 138 139 140 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc] 133 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 138 139 140 157
;; live  gen 	 100 [cc] 133 136
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 136 138 139 140 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 136 138 139 140 157

( 2 15 )->[17]->( 1 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u148(7){ }u149(13){ }u150(102){ }u151(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 17 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u152(7){ }u153(13){ }u154(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 45 to worklist
  Adding insn 49 to worklist
  Adding insn 53 to worklist
  Adding insn 66 to worklist
  Adding insn 84 to worklist
  Adding insn 115 to worklist
  Adding insn 110 to worklist
  Adding insn 108 to worklist
  Adding insn 138 to worklist
Finished finding needed instructions:
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 136 138 139 140 157
  Adding insn 137 to worklist
  Adding insn 135 to worklist
  Adding insn 134 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 138 139 140 157
  Adding insn 56 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 138 139 140 157
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 114 to worklist
  Adding insn 113 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 109 to worklist
  Adding insn 107 to worklist
  Adding insn 106 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 134 136 138 139 140 157
  Adding insn 7 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 134 136 138 139 140 157
  Adding insn 83 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 134 136 138 139 140 157
  Adding insn 69 to worklist
  Adding insn 68 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 134 136 138 139 140 157
  Adding insn 75 to worklist
  Adding insn 74 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 117 133 136 138 139 140 157
  Adding insn 65 to worklist
  Adding insn 64 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 133 136 138 139 140 157
  Adding insn 52 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 133 136 138 139 140 157
  Adding insn 48 to worklist
  Adding insn 47 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 133 136 138 139 140 157
  Adding insn 44 to worklist
  Adding insn 43 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 133 136 138 139 140 157
  Adding insn 6 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 139 140 141
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 16 n_edges 22 count 17 (  1.1)
;; Following path with 18 sets: 2 
;; Following path with 4 sets: 4 
;; Following path with 11 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 3 sets: 7 
;; Following path with 4 sets: 9 
;; Following path with 2 sets: 11 
;; Following path with 2 sets: 10 
;; Following path with 6 sets: 12 
;; Following path with 9 sets: 13 
;; Following path with 33 sets: 14 
;; Following path with 4 sets: 8 
;; Following path with 8 sets: 15 
starting the processing of deferred insns
ending the processing of deferred insns


UG_PutString

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={3d,2u} r3={3d,1u} r7={1d,15u} r12={2d} r13={1d,20u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={8d,7u} r101={1d} r102={1d,15u} r103={1d,14u} r104={1d} r105={1d} r106={1d} r114={1d,2u} r115={4d,9u} r117={1d,2u} r133={2d,9u} r134={2d,3u} r136={2d,4u} r138={2d,14u} r139={1d,5u} r140={2d,9u} r141={1d,3u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,2u} 
;;    total ref usage 302{149d,153u,0e} in 105{104 regular + 1 call} insns.
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v:SI 139 [ x ])
        (reg:SI 0 r0 [ x ])) "../System/ugui.c":4941:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ x ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 140 [ y ])
        (reg:SI 1 r1 [ y ])) "../System/ugui.c":4941:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ y ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 141 [ str ])
        (reg:SI 2 r2 [ str ])) "../System/ugui.c":4941:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ str ])
        (nil)))
(note 5 4 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../System/ugui.c":4942:4 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":4943:4 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/ugui.c":4944:4 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":4946:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI xp (reg/v:SI 139 [ x ])) "../System/ugui.c":4946:6 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":4947:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI yp (reg/v:SI 140 [ y ])) "../System/ugui.c":4947:6 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../System/ugui.c":4949:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:SI yp (reg/v:SI 140 [ y ])) -1
     (nil))
(debug_insn 19 18 20 2 (var_location:SI xp (reg/v:SI 139 [ x ])) -1
     (nil))
(debug_insn 20 19 21 2 (var_location:SI str (reg/v/f:SI 141 [ str ])) -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../System/ugui.c":4949:10 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 133 [ _25 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 141 [ str ]) [0 *str_35(D)+0 S1 A8]))) "../System/ugui.c":4949:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 23 22 24 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 133 [ _25 ])
            (const_int 0 [0]))) "../System/ugui.c":4949:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 24 23 28 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) "../System/ugui.c":4949:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 28)
      ; pc falls through to BB 17
(code_label 28 24 29 4 412 (nil) [1 uses])
(note 29 28 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 4 (set (reg/f:SI 157)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":4952:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 4 (set (reg/f:SI 138 [ prephitmp_62 ])
        (mem/f/c:SI (reg/f:SI 157) [11 gui+0 S4 A32])) "../System/ugui.c":4952:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 32 31 6 4 (set (reg:SI 136 [ ivtmp.691 ])
        (reg/v/f:SI 141 [ str ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 141 [ str ])
        (nil)))
(insn 6 32 136 4 (set (reg/v:SI 115 [ xp ])
        (reg/v:SI 139 [ x ])) "../System/ugui.c":4946:6 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 136 6 33 5 418 (nil) [1 uses])
(note 33 136 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 34 33 35 5 (var_location:SI yp (reg/v:SI 140 [ y ])) -1
     (nil))
(debug_insn 35 34 36 5 (var_location:SI xp (reg/v:SI 115 [ xp ])) -1
     (nil))
(debug_insn 36 35 37 5 (var_location:SI str (reg:SI 136 [ ivtmp.691 ])) -1
     (nil))
(debug_insn 37 36 38 5 (debug_marker) "../System/ugui.c":4951:7 -1
     (nil))
(debug_insn 38 37 39 5 (var_location:SI D#54 (plus:SI (reg:SI 136 [ ivtmp.691 ])
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 39 38 40 5 (var_location:SI str (debug_expr:SI D#54)) "../System/ugui.c":4951:17 -1
     (nil))
(debug_insn 40 39 41 5 (var_location:QI chr (subreg:QI (reg:SI 133 [ _25 ]) 0)) "../System/ugui.c":4951:11 -1
     (nil))
(debug_insn 41 40 43 5 (debug_marker) "../System/ugui.c":4952:4 -1
     (nil))
(insn 43 41 44 5 (set (reg:SI 114 [ _3 ])
        (mem:SI (plus:SI (reg/f:SI 138 [ prephitmp_62 ])
                (const_int 84 [0x54])) [1 prephitmp_64->font.start_char+0 S4 A32])) "../System/ugui.c":4952:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 45 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 133 [ _25 ])
            (reg:SI 114 [ _3 ]))) "../System/ugui.c":4952:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 45 44 46 5 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../System/ugui.c":4952:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 128)
(note 46 45 47 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 6 (set (reg:SI 143 [ prephitmp_64->font.end_char ])
        (mem:SI (plus:SI (reg/f:SI 138 [ prephitmp_62 ])
                (const_int 88 [0x58])) [1 prephitmp_64->font.end_char+0 S4 A32])) "../System/ugui.c":4952:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 133 [ _25 ])
            (reg:SI 143 [ prephitmp_64->font.end_char ]))) "../System/ugui.c":4952:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ prephitmp_64->font.end_char ])
        (nil)))
(jump_insn 49 48 50 6 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../System/ugui.c":4952:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 128)
(note 50 49 51 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 52 7 (debug_marker) "../System/ugui.c":4953:7 -1
     (nil))
(insn 52 51 53 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 133 [ _25 ])
            (const_int 10 [0xa]))) "../System/ugui.c":4953:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 53 52 54 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 61)
            (pc))) "../System/ugui.c":4953:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 61)
(note 54 53 55 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 55 54 56 8 (debug_marker) "../System/ugui.c":4955:10 -1
     (nil))
(insn 56 55 57 8 (set (reg/v:SI 115 [ xp ])
        (mem:SI (plus:SI (reg/f:SI 138 [ prephitmp_62 ])
                (const_int 4 [0x4])) [1 prephitmp_64->x_dim+0 S4 A32])) "../System/ugui.c":4955:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 57 56 58 8 (var_location:SI xp (reg/v:SI 115 [ xp ])) "../System/ugui.c":4955:13 -1
     (nil))
(debug_insn 58 57 61 8 (debug_marker) "../System/ugui.c":4956:10 -1
     (nil))
      ; pc falls through to BB 15
(code_label 61 58 62 9 414 (nil) [1 uses])
(note 62 61 63 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 9 (debug_marker) "../System/ugui.c":4958:4 -1
     (nil))
(insn 64 63 65 9 (set (reg/f:SI 117 [ _8 ])
        (mem/f:SI (plus:SI (reg/f:SI 138 [ prephitmp_62 ])
                (const_int 92 [0x5c])) [8 prephitmp_64->font.widths+0 S4 A32])) "../System/ugui.c":4958:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 66 9 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _8 ])
            (const_int 0 [0]))) "../System/ugui.c":4958:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 66 65 67 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 72)
            (pc))) "../System/ugui.c":4958:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 72)
(note 67 66 68 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 69 10 (set (reg:SI 144)
        (minus:SI (reg:SI 133 [ _25 ])
            (reg:SI 114 [ _3 ]))) "../System/ugui.c":4958:49 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _3 ])
        (nil)))
(insn 69 68 72 10 (set (reg:SI 134 [ iftmp.37_31 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 117 [ _8 ])
                    (reg:SI 144)) [0 *_10+0 S1 A8]))) "../System/ugui.c":4958:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg/f:SI 117 [ _8 ])
            (nil))))
      ; pc falls through to BB 12
(code_label 72 69 73 11 415 (nil) [1 uses])
(note 73 72 74 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 75 11 (set (reg:SI 145 [ prephitmp_64->font.char_width ])
        (mem:SI (plus:SI (reg/f:SI 138 [ prephitmp_62 ])
                (const_int 76 [0x4c])) [1 prephitmp_64->font.char_width+0 S4 A32])) "../System/ugui.c":4958:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 11 (set (reg:SI 134 [ iftmp.37_31 ])
        (zero_extend:SI (subreg:QI (reg:SI 145 [ prephitmp_64->font.char_width ]) 0))) "../System/ugui.c":4958:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 145 [ prephitmp_64->font.char_width ])
        (nil)))
(code_label 76 75 77 12 416 (nil) [0 uses])
(note 77 76 78 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 78 77 79 12 (var_location:QI cw (subreg:QI (reg:SI 134 [ iftmp.37_31 ]) 0)) "../System/ugui.c":4958:7 -1
     (nil))
(debug_insn 79 78 81 12 (debug_marker) "../System/ugui.c":4960:7 -1
     (nil))
(insn 81 79 82 12 (set (reg:SI 146)
        (plus:SI (reg:SI 134 [ iftmp.37_31 ])
            (reg/v:SI 115 [ xp ]))) "../System/ugui.c":4960:15 7 {*arm_addsi3}
     (nil))
(insn 82 81 83 12 (set (reg:SI 147 [ prephitmp_64->x_dim ])
        (mem:SI (plus:SI (reg/f:SI 138 [ prephitmp_62 ])
                (const_int 4 [0x4])) [1 prephitmp_64->x_dim+0 S4 A32])) "../System/ugui.c":4960:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 84 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 147 [ prephitmp_64->x_dim ])
            (reg:SI 146))) "../System/ugui.c":4960:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ prephitmp_64->x_dim ])
        (expr_list:REG_DEAD (reg:SI 146)
            (nil))))
(jump_insn 84 83 85 12 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 94)
            (pc))) "../System/ugui.c":4960:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 94)
(note 85 84 86 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 86 85 87 13 (debug_marker) "../System/ugui.c":4962:10 -1
     (nil))
(debug_insn 87 86 88 13 (var_location:SI xp (reg/v:SI 139 [ x ])) "../System/ugui.c":4962:13 -1
     (nil))
(debug_insn 88 87 89 13 (debug_marker) "../System/ugui.c":4963:10 -1
     (nil))
(insn 89 88 90 13 (set (reg:SI 148 [ prephitmp_64->char_v_space ])
        (sign_extend:SI (mem:QI (plus:SI (reg/f:SI 138 [ prephitmp_62 ])
                    (const_int 97 [0x61])) [0 prephitmp_64->char_v_space+0 S1 A8]))) "../System/ugui.c":4963:41 1004 {*thumb2_extendqisi_v6}
     (nil))
(insn 90 89 91 13 (set (reg:SI 150 [ prephitmp_64->font.char_height ])
        (mem:SI (plus:SI (reg/f:SI 138 [ prephitmp_62 ])
                (const_int 80 [0x50])) [1 prephitmp_64->font.char_height+0 S4 A32])) "../System/ugui.c":4963:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 91 90 92 13 (set (reg:SI 149)
        (plus:SI (reg:SI 148 [ prephitmp_64->char_v_space ])
            (reg:SI 150 [ prephitmp_64->font.char_height ]))) "../System/ugui.c":4963:37 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 150 [ prephitmp_64->font.char_height ])
        (expr_list:REG_DEAD (reg:SI 148 [ prephitmp_64->char_v_space ])
            (nil))))
(insn 92 91 93 13 (set (reg/v:SI 140 [ y ])
        (plus:SI (reg/v:SI 140 [ y ])
            (reg:SI 149))) "../System/ugui.c":4963:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(debug_insn 93 92 7 13 (var_location:SI yp (reg/v:SI 140 [ y ])) "../System/ugui.c":4963:13 -1
     (nil))
(insn 7 93 94 13 (set (reg/v:SI 115 [ xp ])
        (reg/v:SI 139 [ x ])) "../System/ugui.c":4962:13 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 94 7 95 14 417 (nil) [1 uses])
(note 95 94 96 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 96 95 97 14 (var_location:SI yp (reg/v:SI 140 [ y ])) -1
     (nil))
(debug_insn 97 96 98 14 (var_location:SI xp (reg/v:SI 115 [ xp ])) -1
     (nil))
(debug_insn 98 97 99 14 (debug_marker) "../System/ugui.c":4966:7 -1
     (nil))
(debug_insn 99 98 100 14 (var_location:QI chr (subreg:QI (reg:SI 133 [ _25 ]) 0)) "../System/ugui.c":4966:7 -1
     (nil))
(debug_insn 100 99 101 14 (var_location:SI x (reg/v:SI 115 [ xp ])) "../System/ugui.c":4966:7 -1
     (nil))
(debug_insn 101 100 102 14 (var_location:SI y (reg/v:SI 140 [ y ])) "../System/ugui.c":4966:7 -1
     (nil))
(debug_insn 102 101 103 14 (var_location:SI fc (mem:SI (plus:SI (reg/f:SI 138 [ prephitmp_62 ])
            (const_int 100 [0x64])) [1 prephitmp_64->fore_color+0 S4 A32])) "../System/ugui.c":4966:7 -1
     (nil))
(debug_insn 103 102 104 14 (var_location:SI bc (mem:SI (plus:SI (reg/f:SI 138 [ prephitmp_62 ])
            (const_int 104 [0x68])) [1 prephitmp_64->back_color+0 S4 A32])) "../System/ugui.c":4966:7 -1
     (nil))
(debug_insn 104 103 105 14 (debug_marker:BLK) "../System/ugui.c":4972:6 -1
     (nil))
(debug_insn 105 104 106 14 (debug_marker) "../System/ugui.c":4974:2 -1
     (nil))
(insn 106 105 107 14 (set (reg:SI 151 [ prephitmp_64->fore_color ])
        (mem:SI (plus:SI (reg/f:SI 138 [ prephitmp_62 ])
                (const_int 100 [0x64])) [1 prephitmp_64->fore_color+0 S4 A32])) "../System/ugui.c":4974:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 107 106 108 14 (set (reg/f:SI 152)
        (plus:SI (reg/f:SI 138 [ prephitmp_62 ])
            (const_int 68 [0x44]))) "../System/ugui.c":4974:28 7 {*arm_addsi3}
     (nil))
(insn 108 107 109 14 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 152)) "../System/ugui.c":4974:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 152)
        (nil)))
(insn 109 108 110 14 (set (reg:SI 153 [ prephitmp_64->back_color ])
        (mem:SI (plus:SI (reg/f:SI 138 [ prephitmp_62 ])
                (const_int 104 [0x68])) [1 prephitmp_64->back_color+0 S4 A32])) "../System/ugui.c":4974:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 138 [ prephitmp_62 ])
        (nil)))
(insn 110 109 111 14 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 153 [ prephitmp_64->back_color ])) "../System/ugui.c":4974:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 153 [ prephitmp_64->back_color ])
        (nil)))
(insn 111 110 112 14 (set (reg:SI 3 r3)
        (reg:SI 151 [ prephitmp_64->fore_color ])) "../System/ugui.c":4974:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 151 [ prephitmp_64->fore_color ])
        (nil)))
(insn 112 111 113 14 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ y ])) "../System/ugui.c":4974:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 113 112 114 14 (set (reg:SI 1 r1)
        (reg/v:SI 115 [ xp ])) "../System/ugui.c":4974:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 113 115 14 (set (reg:SI 0 r0)
        (reg:SI 133 [ _25 ])) "../System/ugui.c":4974:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ _25 ])
        (nil)))
(call_insn 115 114 116 14 (parallel [
            (call (mem:SI (symbol_ref:SI ("_UG_PutChar") [flags 0x3]  <function_decl 0000000005f9bc00 _UG_PutChar>) [0 _UG_PutChar S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4974:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("_UG_PutChar") [flags 0x3]  <function_decl 0000000005f9bc00 _UG_PutChar>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [0  S4 A32]))
                                (nil)))))))))
(debug_insn 116 115 117 14 (var_location:QI chr (clobber (const_int 0 [0]))) "../System/ugui.c":4966:7 -1
     (nil))
(debug_insn 117 116 118 14 (var_location:SI x (clobber (const_int 0 [0]))) "../System/ugui.c":4966:7 -1
     (nil))
(debug_insn 118 117 119 14 (var_location:SI y (clobber (const_int 0 [0]))) "../System/ugui.c":4966:7 -1
     (nil))
(debug_insn 119 118 120 14 (var_location:SI fc (clobber (const_int 0 [0]))) "../System/ugui.c":4966:7 -1
     (nil))
(debug_insn 120 119 121 14 (var_location:SI bc (clobber (const_int 0 [0]))) "../System/ugui.c":4966:7 -1
     (nil))
(debug_insn 121 120 123 14 (debug_marker) "../System/ugui.c":4968:7 -1
     (nil))
(insn 123 121 124 14 (set (reg/f:SI 138 [ prephitmp_62 ])
        (mem/f/c:SI (reg/f:SI 157) [11 gui+0 S4 A32])) "../System/ugui.c":4968:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 124 123 125 14 (set (reg:SI 155 [ gui.47_21->char_h_space ])
        (sign_extend:SI (mem:QI (plus:SI (reg/f:SI 138 [ prephitmp_62 ])
                    (const_int 96 [0x60])) [0 gui.47_21->char_h_space+0 S1 A32]))) "../System/ugui.c":4968:21 1004 {*thumb2_extendqisi_v6}
     (nil))
(insn 125 124 126 14 (set (reg:SI 156)
        (plus:SI (reg:SI 155 [ gui.47_21->char_h_space ])
            (reg:SI 134 [ iftmp.37_31 ]))) "../System/ugui.c":4968:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 155 [ gui.47_21->char_h_space ])
        (expr_list:REG_DEAD (reg:SI 134 [ iftmp.37_31 ])
            (nil))))
(insn 126 125 127 14 (set (reg/v:SI 115 [ xp ])
        (plus:SI (reg/v:SI 115 [ xp ])
            (reg:SI 156))) "../System/ugui.c":4968:10 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(debug_insn 127 126 128 14 (var_location:SI xp (reg/v:SI 115 [ xp ])) "../System/ugui.c":4968:10 -1
     (nil))
(code_label 128 127 129 15 413 (nil) [2 uses])
(note 129 128 130 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 130 129 131 15 (var_location:SI yp (reg/v:SI 140 [ y ])) -1
     (nil))
(debug_insn 131 130 132 15 (var_location:SI xp (reg/v:SI 115 [ xp ])) -1
     (nil))
(debug_insn 132 131 133 15 (var_location:SI str (debug_expr:SI D#54)) -1
     (nil))
(debug_insn 133 132 134 15 (debug_marker) "../System/ugui.c":4949:10 -1
     (nil))
(insn 134 133 135 15 (set (reg:SI 136 [ ivtmp.691 ])
        (plus:SI (reg:SI 136 [ ivtmp.691 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4949:12 7 {*arm_addsi3}
     (nil))
(insn 135 134 137 15 (set (reg:SI 133 [ _25 ])
        (zero_extend:SI (mem:QI (reg:SI 136 [ ivtmp.691 ]) [0 MEM[base: _59, offset: 0B]+0 S1 A8]))) "../System/ugui.c":4949:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 137 135 138 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 133 [ _25 ])
            (const_int 0 [0]))) "../System/ugui.c":4949:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 138 137 143 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) "../System/ugui.c":4949:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 136)
(code_label 143 138 144 17 411 (nil) [0 uses])
(note 144 143 0 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

;; Function UG_ConsolePutString (UG_ConsolePutString, funcdef_no=16, decl_uid=5891, cgraph_uid=17, symbol_order=23)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 35 n_edges 49 count 49 (  1.4)


UG_ConsolePutString

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 335
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,5u} r1={7d,3u} r2={7d,3u} r3={6d,2u} r7={1d,34u} r12={6d} r13={1d,43u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={18d,15u} r101={3d} r102={1d,34u} r103={1d,33u} r104={3d} r105={3d} r106={3d} r113={1d,2u} r115={1d,2u} r128={2d,8u} r130={2d,2u} r135={2d,9u} r136={3d,10u} r137={1d,3u} r140={2d,7u} r141={2d,3u} r149={2d,5u} r150={4d,15u} r154={2d,6u} r155={5d,3u} r156={5d,4u} r157={5d,36u} r158={1d,3u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r177={1d,1u} r178={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r185={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r192={1d,1u} r193={1d,1u} r195={1d,1u} r196={1d,6u} 
;;    total ref usage 685{362d,323u,0e} in 206{203 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 37 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 140 158
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 140 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 158

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  def 	 154 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 158
;; live  gen 	 154 196
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 196

( 4 33 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 196
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 196

( 5 )->[6]->( 33 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196
;; lr  def 	 113 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 196
;; live  gen 	 113 163
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 196

( 5 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u32(7){ }u33(13){ }u34(102){ }u35(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196
;; lr  def 	 100 [cc] 115 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 196
;; live  gen 	 100 [cc] 115 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 140 154 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 140 154 157 196

( 7 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u40(7){ }u41(13){ }u42(102){ }u43(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 140 154 157 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 140 157
;; lr  def 	 141 165 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 140 154 157 196
;; live  gen 	 141 165 166
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 154 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 154 157 196

( 7 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u49(7){ }u50(13){ }u51(102){ }u52(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 157 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 141 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 157 196
;; live  gen 	 141 167
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 154 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 154 157 196

( 8 9 )->[10]->( 12 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u55(7){ }u56(13){ }u57(102){ }u58(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 154 157 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 157
;; lr  def 	 100 [cc] 128 156 168 169 170 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 154 157 196
;; live  gen 	 100 [cc] 128 156 168 169 170 171
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 140 154 156 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 140 154 156 157 196

( 10 )->[11]->( 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u75(7){ }u76(13){ }u77(102){ }u78(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 140 154 156 157 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 130 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 140 154 156 157 196
;; live  gen 	 130 155
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 140 154 155 156 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 140 154 155 156 157 196

( 10 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u81(7){ }u82(13){ }u83(102){ }u84(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 140 154 157 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 130 155 156 172 173 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 140 154 157 196
;; live  gen 	 130 155 156 172 173 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 140 154 155 156 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 140 154 155 156 157 196

( 12 11 )->[13]->( 14 32 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u97(7){ }u98(13){ }u99(102){ }u100(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 140 154 155 156 157 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 155 157
;; lr  def 	 100 [cc] 150 175
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 140 154 155 156 157 196
;; live  gen 	 100 [cc] 150 175
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 140 150 154 155 156 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 140 150 154 155 156 157 196

( 13 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u107(7){ }u108(13){ }u109(102){ }u110(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 140 150 154 157 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 157
;; lr  def 	 100 [cc] 135 136 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 140 150 154 157 196
;; live  gen 	 100 [cc] 135 136 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196

( 14 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u126(7){ }u127(13){ }u128(102){ }u129(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135
;; lr  def 	 128 135 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  gen 	 128 135 159
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196

( 14 15 )->[16]->( 17 35 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u133(7){ }u134(13){ }u135(102){ }u136(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 150
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196

( 16 )->[17]->( 21 30 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u142(7){ }u143(13){ }u144(102){ }u145(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 100 [cc] 177 178 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  gen 	 100 [cc] 177 178 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196

( 22 )->[19]->( 32 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u155(7){ }u156(13){ }u157(102){ }u158(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 157 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 155 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 157 196
;; live  gen 	 155 156
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 155 156 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 155 156 157 196

( 35 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u161(7){ }u162(13){ }u163(102){ }u164(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 150
;; lr  def 	 136 150 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  gen 	 136 150 160
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196

( 17 20 )->[21]->( 23 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u168(7){ }u169(13){ }u170(102){ }u171(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 150 157
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 181 182
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 181 182
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 196

( 21 )->[22]->( 30 19 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u190(7){ }u191(13){ }u192(102){ }u193(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 150 196
;; lr  def 	 100 [cc] 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 196
;; live  gen 	 100 [cc] 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196

( 21 )->[23]->( 32 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u199(7){ }u200(13){ }u201(102){ }u202(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196
;; lr  def 	 155 156 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 196
;; live  gen 	 155 156 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 155 156 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 155 156 157 196

( 31 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u206(7){ }u207(13){ }u208(102){ }u209(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  gen 	 149
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 149 150 154 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 149 150 154 157 196

( 26 24 )->[25]->( 26 27 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u211(7){ }u212(13){ }u213(102){ }u214(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 149 150 154 157 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 137 149 150 157
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 149 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 149 150 154 157 196
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 149 185
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 149 150 154 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 149 150 154 196

( 25 )->[26]->( 25 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u230(7){ }u231(13){ }u232(102){ }u233(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 149 150 154 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196
;; lr  def 	 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 149 150 154 196
;; live  gen 	 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 149 150 154 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 149 150 154 157 196

( 25 )->[27]->( 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u235(7){ }u236(13){ }u237(102){ }u238(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196
;; lr  def 	 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 196
;; live  gen 	 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196

( 27 31 )->[28]->( 31 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u240(7){ }u241(13){ }u242(102){ }u243(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 150
;; lr  def 	 100 [cc] 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  gen 	 100 [cc] 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196

( 28 )->[29]->( 32 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u249(7){ }u250(13){ }u251(102){ }u252(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 157 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 155 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 157 196
;; live  gen 	 155 156
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 155 156 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 155 156 157 196

( 17 22 36 )->[30]->( 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u255(7){ }u256(13){ }u257(102){ }u258(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196

( 30 28 )->[31]->( 24 28 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u259(7){ }u260(13){ }u261(102){ }u262(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196

( 29 23 19 13 )->[32]->( 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u268(7){ }u269(13){ }u270(102){ }u271(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 155 156 157 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 155 156 157
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 188 189 190
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 155 156 157 196
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 188 189 190
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 196

( 6 32 )->[33]->( 5 37 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u295(7){ }u296(13){ }u297(102){ }u298(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 100 [cc] 140 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 196
;; live  gen 	 100 [cc] 140 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 196

( 16 )->[35]->( 20 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u304(7){ }u305(13){ }u306(102){ }u307(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 100 [cc] 192 193 195
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  gen 	 100 [cc] 192 193 195
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196

( 35 )->[36]->( 30 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u317(7){ }u318(13){ }u319(102){ }u320(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 150
;; lr  def 	 136 150 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  gen 	 136 150 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196

( 2 33 )->[37]->( 1 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u324(7){ }u325(13){ }u326(102){ }u327(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 37 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u328(7){ }u329(13){ }u330(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 23 to worklist
  Adding insn 36 to worklist
  Adding insn 42 to worklist
  Adding insn 56 to worklist
  Adding insn 81 to worklist
  Adding insn 76 to worklist
  Adding insn 98 to worklist
  Adding insn 91 to worklist
  Adding insn 105 to worklist
  Adding insn 124 to worklist
  Adding insn 112 to worklist
  Adding insn 109 to worklist
  Adding insn 133 to worklist
  Adding insn 145 to worklist
  Adding insn 167 to worklist
  Adding insn 163 to worklist
  Adding insn 157 to worklist
  Adding insn 174 to worklist
  Adding insn 200 to worklist
  Adding insn 194 to worklist
  Adding insn 217 to worklist
  Adding insn 232 to worklist
  Adding insn 266 to worklist
  Adding insn 261 to worklist
  Adding insn 259 to worklist
  Adding insn 283 to worklist
  Adding insn 300 to worklist
Finished finding needed instructions:
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 196
  Adding insn 282 to worklist
  Adding insn 280 to worklist
  Adding insn 279 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 196
  Adding insn 41 to worklist
  Adding insn 40 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 196
  Adding insn 265 to worklist
  Adding insn 264 to worklist
  Adding insn 263 to worklist
  Adding insn 262 to worklist
  Adding insn 260 to worklist
  Adding insn 258 to worklist
  Adding insn 257 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 155 156 157 196
  Adding insn 184 to worklist
  Adding insn 183 to worklist
  Adding insn 182 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 149 150 154 157 196
  Adding insn 203 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 155 156 157 196
  Adding insn 220 to worklist
  Adding insn 219 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
  Adding insn 216 to worklist
  Adding insn 213 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
  Adding insn 210 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 149 150 154 196
  Adding insn 199 to worklist
  Adding insn 196 to worklist
  Adding insn 193 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
  Adding insn 190 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 149 150 154 157 196
  Adding insn 10 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
  Adding insn 231 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 155 156 157 196
  Adding insn 151 to worklist
  Adding insn 150 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
  Adding insn 173 to worklist
  Adding insn 170 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 196
  Adding insn 166 to worklist
  Adding insn 164 to worklist
  Adding insn 162 to worklist
  Adding insn 161 to worklist
  Adding insn 160 to worklist
  Adding insn 159 to worklist
  Adding insn 158 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
  Adding insn 144 to worklist
  Adding insn 143 to worklist
  Adding insn 141 to worklist
  Adding insn 139 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
processing block 36 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
  Adding insn 299 to worklist
  Adding insn 298 to worklist
  Adding insn 296 to worklist
  Adding insn 294 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
  Adding insn 132 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135 136 137 140 150 154 157 196
  Adding insn 123 to worklist
  Adding insn 114 to worklist
  Adding insn 111 to worklist
  Adding insn 108 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 140 150 154 155 156 157 196
  Adding insn 104 to worklist
  Adding insn 103 to worklist
  Adding insn 102 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 140 154 155 156 157 196
  Adding insn 97 to worklist
  Adding insn 96 to worklist
  Adding insn 95 to worklist
  Adding insn 94 to worklist
  Adding insn 93 to worklist
  Adding insn 90 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 140 154 155 156 157 196
  Adding insn 84 to worklist
  Adding insn 83 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 140 154 156 157 196
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 73 to worklist
  Adding insn 72 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 154 157 196
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 58 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141 154 157 196
  Adding insn 66 to worklist
  Adding insn 65 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 140 154 157 196
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 196
  Adding insn 35 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 154 196
  Adding insn 319 to worklist
  Adding insn 29 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 158
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 35 n_edges 49 count 39 (  1.1)
;; Following path with 9 sets: 2 
;; Following path with 2 sets: 4 
;; Following path with 6 sets: 5 
;; Following path with 5 sets: 7 
;; Following path with 2 sets: 9 
;; Following path with 3 sets: 8 
;; Following path with 12 sets: 10 
;; Following path with 2 sets: 11 
;; Following path with 10 sets: 12 
;; Following path with 5 sets: 13 
;; Following path with 18 sets: 14 
;; Following path with 3 sets: 15 
;; Following path with 6 sets: 16 
;; Following path with 9 sets: 35 
;; Following path with 3 sets: 36 
;; Following path with 3 sets: 20 
;; Following path with 9 sets: 17 
;; Following path with 13 sets: 21 
;; Following path with 5 sets: 22 
;; Following path with 2 sets: 19 
;; Following path with 1 sets: 30 
;; Following path with 5 sets: 31 
;; Following path with 1 sets: 24 
;; Following path with 15 sets: 25 
;; Following path with 1 sets: 27 
;; Following path with 6 sets: 28 
;; Following path with 2 sets: 29 
;; Following path with 1 sets: 26 
;; Following path with 3 sets: 23 
;; Following path with 37 sets: 32 
;; Following path with 7 sets: 6 
;; Following path with 6 sets: 33 
starting the processing of deferred insns
ending the processing of deferred insns


UG_ConsolePutString

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,5u} r1={7d,3u} r2={7d,3u} r3={6d,2u} r7={1d,34u} r12={6d} r13={1d,43u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={18d,15u} r101={3d} r102={1d,34u} r103={1d,33u} r104={3d} r105={3d} r106={3d} r113={1d,2u} r115={1d,2u} r128={2d,8u} r130={2d,2u} r135={2d,9u} r136={3d,10u} r137={1d,3u} r140={2d,7u} r141={2d,3u} r149={2d,5u} r150={4d,15u} r154={2d,6u} r155={5d,3u} r156={5d,4u} r157={5d,36u} r158={1d,3u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r177={1d,1u} r178={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r185={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r192={1d,1u} r193={1d,1u} r195={1d,1u} r196={1d,6u} 
;;    total ref usage 685{362d,323u,0e} in 206{203 regular + 3 call} insns.
(note 14 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 14 3 2 (set (reg/v/f:SI 158 [ str ])
        (reg:SI 0 r0 [ str ])) "../System/ugui.c":4978:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ str ])
        (nil)))
(note 3 2 16 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 16 3 17 2 (debug_marker) "../System/ugui.c":4979:4 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../System/ugui.c":4980:4 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/ugui.c":4982:4 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:SI str (reg/v/f:SI 158 [ str ])) -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":4982:10 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 140 [ _38 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 158 [ str ]) [0 *str_44(D)+0 S1 A8]))) "../System/ugui.c":4982:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 21 23 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ _38 ])
            (const_int 0 [0]))) "../System/ugui.c":4982:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 23 22 27 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) "../System/ugui.c":4982:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 27)
      ; pc falls through to BB 37
(code_label 27 23 28 4 426 (nil) [1 uses])
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 319 4 (set (reg:SI 154 [ ivtmp.709 ])
        (plus:SI (reg/v/f:SI 158 [ str ])
            (const_int 1 [0x1]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 158 [ str ])
        (nil)))
(insn 319 29 281 4 (set (reg/f:SI 196)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1
     (nil))
(code_label 281 319 30 5 444 (nil) [1 uses])
(note 30 281 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 5 (var_location:SI str (plus:SI (reg:SI 154 [ ivtmp.709 ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(debug_insn 32 31 33 5 (debug_marker) "../System/ugui.c":4984:7 -1
     (nil))
(debug_insn 33 32 34 5 (var_location:QI chr (subreg:QI (reg:SI 140 [ _38 ]) 0)) "../System/ugui.c":4984:11 -1
     (nil))
(debug_insn 34 33 35 5 (debug_marker) "../System/ugui.c":4985:7 -1
     (nil))
(insn 35 34 36 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ _38 ])
            (const_int 10 [0xa]))) "../System/ugui.c":4985:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 36 35 37 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 49)
            (pc))) "../System/ugui.c":4985:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 49)
(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 40 6 (debug_marker) "../System/ugui.c":4987:10 -1
     (nil))
(insn 40 38 41 6 (set (reg/f:SI 113 [ gui.49_1 ])
        (mem/f/c:SI (reg/f:SI 196) [11 gui+0 S4 A32])) "../System/ugui.c":4987:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 41 40 42 6 (set (reg:SI 163 [ gui.49_1->x_dim ])
        (mem:SI (plus:SI (reg/f:SI 113 [ gui.49_1 ])
                (const_int 4 [0x4])) [1 gui.49_1->x_dim+0 S4 A32])) "../System/ugui.c":4987:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 6 (set (mem:SI (plus:SI (reg/f:SI 113 [ gui.49_1 ])
                (const_int 36 [0x24])) [1 gui.49_1->console.x_pos+0 S4 A32])
        (reg:SI 163 [ gui.49_1->x_dim ])) "../System/ugui.c":4987:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163 [ gui.49_1->x_dim ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ gui.49_1 ])
            (nil))))
(debug_insn 43 42 45 6 (debug_marker) "../System/ugui.c":4988:10 -1
     (nil))
(debug_insn 45 43 46 6 (var_location:SI str (reg:SI 154 [ ivtmp.709 ])) "../System/ugui.c":4988:13 -1
     (nil))
(debug_insn 46 45 49 6 (debug_marker) "../System/ugui.c":4989:10 -1
     (nil))
      ; pc falls through to BB 33
(code_label 49 46 50 7 427 (nil) [1 uses])
(note 50 49 51 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 53 7 (debug_marker) "../System/ugui.c":4992:7 -1
     (nil))
(insn 53 51 54 7 (set (reg/f:SI 157 [ prephitmp_129 ])
        (mem/f/c:SI (reg/f:SI 196) [11 gui+0 S4 A32])) "../System/ugui.c":4992:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 54 53 55 7 (set (reg/f:SI 115 [ _4 ])
        (mem/f:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 92 [0x5c])) [8 gui.52_3->font.widths+0 S4 A32])) "../System/ugui.c":4992:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 56 7 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 115 [ _4 ])
            (const_int 0 [0]))) "../System/ugui.c":4992:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 56 55 57 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 63)
            (pc))) "../System/ugui.c":4992:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 63)
(note 57 56 58 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 58 57 59 8 (set (reg:SI 166 [ gui.52_3->font.start_char ])
        (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 84 [0x54])) [1 gui.52_3->font.start_char+0 S4 A32])) "../System/ugui.c":4992:52 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 60 8 (set (reg:SI 165)
        (minus:SI (reg:SI 140 [ _38 ])
            (reg:SI 166 [ gui.52_3->font.start_char ]))) "../System/ugui.c":4992:52 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 166 [ gui.52_3->font.start_char ])
        (nil)))
(insn 60 59 63 8 (set (reg:SI 141 [ iftmp.51_40 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 115 [ _4 ])
                    (reg:SI 165)) [0 *_8+0 S1 A8]))) "../System/ugui.c":4992:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg/f:SI 115 [ _4 ])
            (nil))))
      ; pc falls through to BB 10
(code_label 63 60 64 9 429 (nil) [1 uses])
(note 64 63 65 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 66 9 (set (reg:SI 167 [ gui.52_3->font.char_width ])
        (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 76 [0x4c])) [1 gui.52_3->font.char_width+0 S4 A32])) "../System/ugui.c":4992:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 67 9 (set (reg:SI 141 [ iftmp.51_40 ])
        (zero_extend:SI (subreg:QI (reg:SI 167 [ gui.52_3->font.char_width ]) 0))) "../System/ugui.c":4992:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 167 [ gui.52_3->font.char_width ])
        (nil)))
(code_label 67 66 68 10 430 (nil) [0 uses])
(note 68 67 69 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 69 68 70 10 (var_location:QI cw (subreg:QI (reg:SI 141 [ iftmp.51_40 ]) 0)) "../System/ugui.c":4992:10 -1
     (nil))
(debug_insn 70 69 72 10 (debug_marker) "../System/ugui.c":4993:7 -1
     (nil))
(insn 72 70 73 10 (set (reg:SI 168 [ gui.52_3->char_h_space ])
        (sign_extend:SI (mem:QI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                    (const_int 96 [0x60])) [0 gui.52_3->char_h_space+0 S1 A32]))) "../System/ugui.c":4993:35 1004 {*thumb2_extendqisi_v6}
     (nil))
(insn 73 72 74 10 (set (reg:SI 169)
        (plus:SI (reg:SI 168 [ gui.52_3->char_h_space ])
            (reg:SI 141 [ iftmp.51_40 ]))) "../System/ugui.c":4993:31 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 168 [ gui.52_3->char_h_space ])
        (nil)))
(insn 74 73 75 10 (set (reg:SI 170 [ gui.52_3->console.x_pos ])
        (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 36 [0x24])) [1 gui.52_3->console.x_pos+0 S4 A32])) "../System/ugui.c":4993:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 10 (set (reg:SI 156 [ prephitmp_124 ])
        (plus:SI (reg:SI 169)
            (reg:SI 170 [ gui.52_3->console.x_pos ]))) "../System/ugui.c":4993:26 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 170 [ gui.52_3->console.x_pos ])
        (expr_list:REG_DEAD (reg:SI 169)
            (nil))))
(insn 76 75 77 10 (set (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 36 [0x24])) [1 gui.52_3->console.x_pos+0 S4 A32])
        (reg:SI 156 [ prephitmp_124 ])) "../System/ugui.c":4993:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 77 76 78 10 (debug_marker) "../System/ugui.c":4995:7 -1
     (nil))
(insn 78 77 79 10 (set (reg/v:SI 128 [ x2 ])
        (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 52 [0x34])) [1 gui.52_3->console.x_end+0 S4 A32])) "../System/ugui.c":4995:48 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 78 80 10 (set (reg:SI 171)
        (plus:SI (reg:SI 141 [ iftmp.51_40 ])
            (reg:SI 156 [ prephitmp_124 ]))) "../System/ugui.c":4995:30 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 141 [ iftmp.51_40 ])
        (nil)))
(insn 80 79 81 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 171)
            (reg/v:SI 128 [ x2 ]))) "../System/ugui.c":4995:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
(jump_insn 81 80 82 10 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 87)
            (pc))) "../System/ugui.c":4995:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 87)
(note 82 81 83 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 83 82 84 11 (set (reg:SI 130 [ _21 ])
        (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 80 [0x50])) [1 gui.52_3->font.char_height+0 S4 A32])) "../System/ugui.c":4998:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 83 87 11 (set (reg:SI 155 [ prephitmp_123 ])
        (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 40 [0x28])) [1 gui.52_3->console.y_pos+0 S4 A32])) "../System/ugui.c":5000:24 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(code_label 87 84 88 12 431 (nil) [1 uses])
(note 88 87 89 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 90 12 (debug_marker) "../System/ugui.c":4997:10 -1
     (nil))
(insn 90 89 91 12 (set (reg:SI 156 [ prephitmp_124 ])
        (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 44 [0x2c])) [1 gui.52_3->console.x_start+0 S4 A32])) "../System/ugui.c":4997:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 91 90 92 12 (set (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 36 [0x24])) [1 gui.52_3->console.x_pos+0 S4 A32])
        (reg:SI 156 [ prephitmp_124 ])) "../System/ugui.c":4997:29 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 92 91 93 12 (debug_marker) "../System/ugui.c":4998:10 -1
     (nil))
(insn 93 92 94 12 (set (reg:SI 130 [ _21 ])
        (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 80 [0x50])) [1 gui.52_3->font.char_height+0 S4 A32])) "../System/ugui.c":4998:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 93 95 12 (set (reg:SI 172 [ gui.52_3->char_v_space ])
        (sign_extend:SI (mem:QI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                    (const_int 97 [0x61])) [0 gui.52_3->char_v_space+0 S1 A8]))) "../System/ugui.c":4998:57 1004 {*thumb2_extendqisi_v6}
     (nil))
(insn 95 94 96 12 (set (reg:SI 173)
        (plus:SI (reg:SI 172 [ gui.52_3->char_v_space ])
            (reg:SI 130 [ _21 ]))) "../System/ugui.c":4998:53 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 172 [ gui.52_3->char_v_space ])
        (nil)))
(insn 96 95 97 12 (set (reg:SI 174 [ gui.52_3->console.y_pos ])
        (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 40 [0x28])) [1 gui.52_3->console.y_pos+0 S4 A32])) "../System/ugui.c":4998:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 96 98 12 (set (reg:SI 155 [ prephitmp_123 ])
        (plus:SI (reg:SI 173)
            (reg:SI 174 [ gui.52_3->console.y_pos ]))) "../System/ugui.c":4998:29 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 174 [ gui.52_3->console.y_pos ])
        (expr_list:REG_DEAD (reg:SI 173)
            (nil))))
(insn 98 97 99 12 (set (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 40 [0x28])) [1 gui.52_3->console.y_pos+0 S4 A32])
        (reg:SI 155 [ prephitmp_123 ])) "../System/ugui.c":4998:29 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 99 98 100 13 432 (nil) [0 uses])
(note 100 99 101 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 101 100 102 13 (debug_marker) "../System/ugui.c":5000:7 -1
     (nil))
(insn 102 101 103 13 (set (reg/v:SI 150 [ y1 ])
        (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 56 [0x38])) [1 gui.52_3->console.y_end+0 S4 A32])) "../System/ugui.c":5000:67 728 {*thumb2_movsi_vfp}
     (nil))
(insn 103 102 104 13 (set (reg:SI 175)
        (plus:SI (reg:SI 130 [ _21 ])
            (reg:SI 155 [ prephitmp_123 ]))) "../System/ugui.c":5000:30 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 130 [ _21 ])
        (nil)))
(insn 104 103 105 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 175)
            (reg/v:SI 150 [ y1 ]))) "../System/ugui.c":5000:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 175)
        (nil)))
(jump_insn 105 104 106 13 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 237)
            (pc))) "../System/ugui.c":5000:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 237)
(note 106 105 107 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 107 106 108 14 (debug_marker) "../System/ugui.c":5002:10 -1
     (nil))
(insn 108 107 109 14 (set (reg/v:SI 135 [ x1 ])
        (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 44 [0x2c])) [1 gui.52_3->console.x_start+0 S4 A32])) "../System/ugui.c":5002:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 109 108 110 14 (set (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 36 [0x24])) [1 gui.52_3->console.x_pos+0 S4 A32])
        (reg/v:SI 135 [ x1 ])) "../System/ugui.c":5002:29 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 110 109 111 14 (debug_marker) "../System/ugui.c":5003:10 -1
     (nil))
(insn 111 110 112 14 (set (reg/v:SI 136 [ y2 ])
        (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 48 [0x30])) [1 gui.52_3->console.y_start+0 S4 A32])) "../System/ugui.c":5003:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 113 14 (set (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 40 [0x28])) [1 gui.52_3->console.y_pos+0 S4 A32])
        (reg/v:SI 136 [ y2 ])) "../System/ugui.c":5003:29 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 113 112 114 14 (debug_marker) "../System/ugui.c":5004:10 -1
     (nil))
(insn 114 113 115 14 (set (reg:SI 137 [ _32 ])
        (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 64 [0x40])) [1 gui.52_3->console.back_color+0 S4 A32])) "../System/ugui.c":5004:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 115 114 116 14 (var_location:SI x1 (reg/v:SI 135 [ x1 ])) "../System/ugui.c":5004:10 -1
     (nil))
(debug_insn 116 115 117 14 (var_location:SI y1 (reg/v:SI 136 [ y2 ])) "../System/ugui.c":5004:10 -1
     (nil))
(debug_insn 117 116 118 14 (var_location:SI x2 (reg/v:SI 128 [ x2 ])) "../System/ugui.c":5004:10 -1
     (nil))
(debug_insn 118 117 119 14 (var_location:SI y2 (reg/v:SI 150 [ y1 ])) "../System/ugui.c":5004:10 -1
     (nil))
(debug_insn 119 118 120 14 (var_location:SI c (reg:SI 137 [ _32 ])) "../System/ugui.c":5004:10 -1
     (nil))
(debug_insn 120 119 121 14 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 121 120 122 14 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 122 121 123 14 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 123 122 124 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ x2 ])
            (reg/v:SI 135 [ x1 ]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 124 123 125 14 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 126)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 126)
(note 125 124 4 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 4 125 5 15 (set (reg:SI 159 [ x1 ])
        (reg/v:SI 135 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 135 [ x1 ])
        (nil)))
(insn 5 4 6 15 (set (reg/v:SI 135 [ x1 ])
        (reg/v:SI 128 [ x2 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 128 [ x2 ])
        (nil)))
(insn 6 5 126 15 (set (reg/v:SI 128 [ x2 ])
        (reg:SI 159 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 159 [ x1 ])
        (nil)))
(code_label 126 6 127 16 434 (nil) [1 uses])
(note 127 126 128 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 128 127 129 16 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 129 128 130 16 (var_location:SI x2 (reg/v:SI 128 [ x2 ])) -1
     (nil))
(debug_insn 130 129 131 16 (var_location:SI x1 (reg/v:SI 135 [ x1 ])) -1
     (nil))
(debug_insn 131 130 132 16 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 132 131 133 16 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ y1 ])
            (reg/v:SI 136 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 133 132 134 16 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 288)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 288)
(note 134 133 135 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 135 134 136 17 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 136 135 137 17 (var_location:SI y2 (reg/v:SI 136 [ y2 ])) -1
     (nil))
(debug_insn 137 136 138 17 (var_location:SI y1 (reg/v:SI 150 [ y1 ])) -1
     (nil))
(debug_insn 138 137 139 17 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 139 138 141 17 (set (reg:SI 177 [ gui.52_3->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                    (const_int 128 [0x80])) [0 gui.52_3->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 141 139 143 17 (set (reg:SI 178)
        (and:SI (reg:SI 177 [ gui.52_3->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 177 [ gui.52_3->driver[1].state ])
        (nil)))
(insn 143 141 144 17 (set (reg:SI 180)
        (zero_extend:SI (subreg:QI (reg:SI 178) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(insn 144 143 145 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 180)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))
(jump_insn 145 144 149 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 154)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870924 (nil)))
 -> 154)
      ; pc falls through to BB 30
(note 149 145 150 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 150 149 151 19 (set (reg:SI 156 [ prephitmp_124 ])
        (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 36 [0x24])) [1 pretmp_125->console.x_pos+0 S4 A32])) "../System/ugui.c":5007:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 151 150 309 19 (set (reg:SI 155 [ prephitmp_123 ])
        (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 40 [0x28])) [1 pretmp_125->console.y_pos+0 S4 A32])) "../System/ugui.c":5007:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 32
(code_label 309 151 308 20 447 (nil) [1 uses])
(note 308 309 7 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 7 308 8 20 (set (reg:SI 160 [ y1 ])
        (reg/v:SI 150 [ y1 ])) "../System/ugui.c":4636:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 150 [ y1 ])
        (nil)))
(insn 8 7 9 20 (set (reg/v:SI 150 [ y1 ])
        (reg/v:SI 136 [ y2 ])) "../System/ugui.c":4636:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 136 [ y2 ])
        (nil)))
(insn 9 8 154 20 (set (reg/v:SI 136 [ y2 ])
        (reg:SI 160 [ y1 ])) "../System/ugui.c":4636:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160 [ y1 ])
        (nil)))
(code_label 154 9 155 21 436 (nil) [1 uses])
(note 155 154 156 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 156 155 157 21 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 157 156 158 21 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 137 [ _32 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 158 157 159 21 (set (reg/f:SI 181 [ gui.52_3->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 124 [0x7c])) [10 gui.52_3->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 157 [ prephitmp_129 ])
        (nil)))
(insn 159 158 160 21 (set (reg:SI 3 r3)
        (reg/v:SI 136 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 160 159 161 21 (set (reg:SI 2 r2)
        (reg/v:SI 128 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 161 160 162 21 (set (reg:SI 1 r1)
        (reg/v:SI 150 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 162 161 163 21 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 163 162 164 21 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 181 [ gui.52_3->driver[1].driver ]) [0 *_64 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 181 [ gui.52_3->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 164 163 166 21 (set (reg:SI 182)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 166 164 167 21 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 182)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 182)
        (nil)))
(jump_insn 167 166 168 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 179)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 179)
(note 168 167 170 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 170 168 171 22 (set (reg/f:SI 157 [ prephitmp_129 ])
        (mem/f/c:SI (reg/f:SI 196) [11 gui+0 S4 A32])) "../System/ugui.c":5007:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(debug_insn 171 170 172 22 (var_location:SI m (reg/v:SI 150 [ y1 ])) -1
     (nil))
(debug_insn 172 171 173 22 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 173 172 174 22 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ y1 ])
            (reg/v:SI 136 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 174 173 179 22 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673252 (nil)))
 -> 223)
      ; pc falls through to BB 19
(code_label 179 174 180 23 438 (nil) [1 uses])
(note 180 179 182 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 182 180 183 23 (set (reg/f:SI 157 [ prephitmp_129 ])
        (mem/f/c:SI (reg/f:SI 196) [11 gui+0 S4 A32])) "../System/ugui.c":5007:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 183 182 184 23 (set (reg:SI 156 [ prephitmp_124 ])
        (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 36 [0x24])) [1 pretmp_135->console.x_pos+0 S4 A32])) "../System/ugui.c":5007:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 184 183 307 23 (set (reg:SI 155 [ prephitmp_123 ])
        (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 40 [0x28])) [1 pretmp_135->console.y_pos+0 S4 A32])) "../System/ugui.c":5007:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 32
(code_label 307 184 306 24 446 (nil) [1 uses])
(note 306 307 10 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 10 306 204 24 (set (reg/v:SI 149 [ n ])
        (reg/v:SI 135 [ x1 ])) "../System/ugui.c":4643:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 204 10 187 25 441 (nil) [0 uses])
(note 187 204 188 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 188 187 189 25 (var_location:SI n (reg/v:SI 149 [ n ])) -1
     (nil))
(debug_insn 189 188 190 25 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 190 189 191 25 (set (reg/f:SI 185 [ prephitmp_131->pset ])
        (mem/f:SI (reg/f:SI 157 [ prephitmp_129 ]) [3 prephitmp_131->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 157 [ prephitmp_129 ])
        (nil)))
(insn 191 190 192 25 (set (reg:SI 2 r2)
        (reg:SI 137 [ _32 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 192 191 193 25 (set (reg:SI 1 r1)
        (reg/v:SI 150 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 193 192 194 25 (set (reg:SI 0 r0)
        (reg/v:SI 149 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 194 193 195 25 (parallel [
            (call (mem:SI (reg/f:SI 185 [ prephitmp_131->pset ]) [0 *_71 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 185 [ prephitmp_131->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 195 194 196 25 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 196 195 197 25 (set (reg/v:SI 149 [ n ])
        (plus:SI (reg/v:SI 149 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 197 196 198 25 (var_location:SI n (reg/v:SI 149 [ n ])) -1
     (nil))
(debug_insn 198 197 199 25 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 199 198 200 25 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ x2 ])
            (reg/v:SI 149 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 200 199 201 25 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 207)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 207)
(note 201 200 203 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 203 201 207 26 (set (reg/f:SI 157 [ prephitmp_129 ])
        (mem/f/c:SI (reg/f:SI 196) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
      ; pc falls through to BB 25
(code_label 207 203 208 27 440 (nil) [1 uses])
(note 208 207 210 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 210 208 233 27 (set (reg/f:SI 157 [ prephitmp_129 ])
        (mem/f/c:SI (reg/f:SI 196) [11 gui+0 S4 A32])) "../System/ugui.c":5007:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 233 210 211 28 443 (nil) [0 uses])
(note 211 233 212 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 212 211 213 28 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 213 212 214 28 (set (reg/v:SI 150 [ y1 ])
        (plus:SI (reg/v:SI 150 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 214 213 215 28 (var_location:SI m (reg/v:SI 150 [ y1 ])) -1
     (nil))
(debug_insn 215 214 216 28 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 216 215 217 28 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ y1 ])
            (reg/v:SI 136 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 217 216 218 28 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 226)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 226)
(note 218 217 219 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 219 218 220 29 (set (reg:SI 156 [ prephitmp_124 ])
        (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 36 [0x24])) [1 prephitmp_134->console.x_pos+0 S4 A32])) "../System/ugui.c":5007:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 220 219 223 29 (set (reg:SI 155 [ prephitmp_123 ])
        (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 40 [0x28])) [1 prephitmp_134->console.y_pos+0 S4 A32])) "../System/ugui.c":5007:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 32
(code_label 223 220 224 30 437 (nil) [1 uses])
(note 224 223 225 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 225 224 226 30 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(code_label 226 225 227 31 442 (nil) [1 uses])
(note 227 226 228 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 228 227 229 31 (var_location:SI m (reg/v:SI 150 [ y1 ])) -1
     (nil))
(debug_insn 229 228 230 31 (var_location:SI n (reg/v:SI 135 [ x1 ])) -1
     (nil))
(debug_insn 230 229 231 31 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 231 230 232 31 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ x1 ])
            (reg/v:SI 128 [ x2 ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 232 231 237 31 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 307)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 307)
      ; pc falls through to BB 28
(code_label 237 232 238 32 433 (nil) [1 uses])
(note 238 237 239 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 239 238 240 32 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":5004:10 -1
     (nil))
(debug_insn 240 239 241 32 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":5004:10 -1
     (nil))
(debug_insn 241 240 242 32 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":5004:10 -1
     (nil))
(debug_insn 242 241 243 32 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":5004:10 -1
     (nil))
(debug_insn 243 242 244 32 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":5004:10 -1
     (nil))
(debug_insn 244 243 245 32 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":5004:10 -1
     (nil))
(debug_insn 245 244 246 32 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":5004:10 -1
     (nil))
(debug_insn 246 245 247 32 (debug_marker) "../System/ugui.c":5007:7 -1
     (nil))
(debug_insn 247 246 248 32 (var_location:SI D#59 (mem/f/c:SI (symbol_ref:SI ("gui") [flags 0x82]  <var_decl 0000000005f4cf30 gui>) [11 gui+0 S4 A32])) "../System/ugui.c":5007:26 -1
     (nil))
(debug_insn 248 247 249 32 (var_location:SI D#58 (mem:SI (plus:SI (debug_expr:SI D#59)
            (const_int 36 [0x24])) [1 D#59->console.x_pos+0 S4 A32])) "../System/ugui.c":5007:7 -1
     (nil))
(debug_insn 249 248 250 32 (var_location:SI D#57 (mem:SI (plus:SI (debug_expr:SI D#59)
            (const_int 40 [0x28])) [1 D#59->console.y_pos+0 S4 A32])) "../System/ugui.c":5007:7 -1
     (nil))
(debug_insn 250 249 251 32 (var_location:QI chr (subreg:QI (reg:SI 140 [ _38 ]) 0)) "../System/ugui.c":5007:7 -1
     (nil))
(debug_insn 251 250 252 32 (var_location:SI x (debug_expr:SI D#58)) "../System/ugui.c":5007:7 -1
     (nil))
(debug_insn 252 251 253 32 (var_location:SI y (debug_expr:SI D#57)) "../System/ugui.c":5007:7 -1
     (nil))
(debug_insn 253 252 254 32 (var_location:SI fc (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
            (const_int 60 [0x3c])) [1 prephitmp_136->console.fore_color+0 S4 A32])) "../System/ugui.c":5007:7 -1
     (nil))
(debug_insn 254 253 255 32 (var_location:SI bc (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
            (const_int 64 [0x40])) [1 prephitmp_136->console.back_color+0 S4 A32])) "../System/ugui.c":5007:7 -1
     (nil))
(debug_insn 255 254 256 32 (debug_marker:BLK) "../System/ugui.c":4972:6 -1
     (nil))
(debug_insn 256 255 257 32 (debug_marker) "../System/ugui.c":4974:2 -1
     (nil))
(insn 257 256 258 32 (set (reg:SI 188 [ prephitmp_136->console.fore_color ])
        (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 60 [0x3c])) [1 prephitmp_136->console.fore_color+0 S4 A32])) "../System/ugui.c":4974:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 258 257 259 32 (set (reg/f:SI 189)
        (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
            (const_int 68 [0x44]))) "../System/ugui.c":4974:28 7 {*arm_addsi3}
     (nil))
(insn 259 258 260 32 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 189)) "../System/ugui.c":4974:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 189)
        (nil)))
(insn 260 259 261 32 (set (reg:SI 190 [ prephitmp_136->console.back_color ])
        (mem:SI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                (const_int 64 [0x40])) [1 prephitmp_136->console.back_color+0 S4 A32])) "../System/ugui.c":4974:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 157 [ prephitmp_129 ])
        (nil)))
(insn 261 260 262 32 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 190 [ prephitmp_136->console.back_color ])) "../System/ugui.c":4974:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 190 [ prephitmp_136->console.back_color ])
        (nil)))
(insn 262 261 263 32 (set (reg:SI 3 r3)
        (reg:SI 188 [ prephitmp_136->console.fore_color ])) "../System/ugui.c":4974:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 188 [ prephitmp_136->console.fore_color ])
        (nil)))
(insn 263 262 264 32 (set (reg:SI 2 r2)
        (reg:SI 155 [ prephitmp_123 ])) "../System/ugui.c":4974:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155 [ prephitmp_123 ])
        (nil)))
(insn 264 263 265 32 (set (reg:SI 1 r1)
        (reg:SI 156 [ prephitmp_124 ])) "../System/ugui.c":4974:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156 [ prephitmp_124 ])
        (nil)))
(insn 265 264 266 32 (set (reg:SI 0 r0)
        (reg:SI 140 [ _38 ])) "../System/ugui.c":4974:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _38 ])
        (nil)))
(call_insn 266 265 267 32 (parallel [
            (call (mem:SI (symbol_ref:SI ("_UG_PutChar") [flags 0x3]  <function_decl 0000000005f9bc00 _UG_PutChar>) [0 _UG_PutChar S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4974:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("_UG_PutChar") [flags 0x3]  <function_decl 0000000005f9bc00 _UG_PutChar>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [0  S4 A32]))
                                (nil)))))))))
(debug_insn 267 266 268 32 (var_location:QI chr (clobber (const_int 0 [0]))) "../System/ugui.c":5007:7 -1
     (nil))
(debug_insn 268 267 269 32 (var_location:SI x (clobber (const_int 0 [0]))) "../System/ugui.c":5007:7 -1
     (nil))
(debug_insn 269 268 270 32 (var_location:SI y (clobber (const_int 0 [0]))) "../System/ugui.c":5007:7 -1
     (nil))
(debug_insn 270 269 271 32 (var_location:SI fc (clobber (const_int 0 [0]))) "../System/ugui.c":5007:7 -1
     (nil))
(debug_insn 271 270 272 32 (var_location:SI bc (clobber (const_int 0 [0]))) "../System/ugui.c":5007:7 -1
     (nil))
(debug_insn 272 271 274 32 (debug_marker) "../System/ugui.c":5008:7 -1
     (nil))
(debug_insn 274 272 275 32 (var_location:SI str (reg:SI 154 [ ivtmp.709 ])) "../System/ugui.c":5008:10 -1
     (nil))
(code_label 275 274 276 33 428 (nil) [0 uses])
(note 276 275 277 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 277 276 278 33 (var_location:SI str (reg:SI 154 [ ivtmp.709 ])) -1
     (nil))
(debug_insn 278 277 279 33 (debug_marker) "../System/ugui.c":4982:10 -1
     (nil))
(insn 279 278 280 33 (set (reg:SI 140 [ _38 ])
        (zero_extend:SI (mem:QI (reg:SI 154 [ ivtmp.709 ]) [0 *str_9+0 S1 A8]))) "../System/ugui.c":4982:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 280 279 282 33 (set (reg:SI 154 [ ivtmp.709 ])
        (plus:SI (reg:SI 154 [ ivtmp.709 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4982:10 7 {*arm_addsi3}
     (nil))
(insn 282 280 283 33 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ _38 ])
            (const_int 0 [0]))) "../System/ugui.c":4982:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 283 282 288 33 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 281)
            (pc))) "../System/ugui.c":4982:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 281)
      ; pc falls through to BB 37
(code_label 288 283 289 35 435 (nil) [1 uses])
(note 289 288 290 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 290 289 291 35 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 291 290 292 35 (var_location:SI y2 (reg/v:SI 150 [ y1 ])) -1
     (nil))
(debug_insn 292 291 293 35 (var_location:SI y1 (reg/v:SI 136 [ y2 ])) -1
     (nil))
(debug_insn 293 292 294 35 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 294 293 296 35 (set (reg:SI 192 [ gui.52_3->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 157 [ prephitmp_129 ])
                    (const_int 128 [0x80])) [0 gui.52_3->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 296 294 298 35 (set (reg:SI 193)
        (and:SI (reg:SI 192 [ gui.52_3->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 192 [ gui.52_3->driver[1].state ])
        (nil)))
(insn 298 296 299 35 (set (reg:SI 195)
        (zero_extend:SI (subreg:QI (reg:SI 193) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 193)
        (nil)))
(insn 299 298 300 35 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 195)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 195)
        (nil)))
(jump_insn 300 299 303 35 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 309)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870908 (nil)))
 -> 309)
(note 303 300 11 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 11 303 12 36 (set (reg:SI 161 [ y1 ])
        (reg/v:SI 150 [ y1 ])) "../System/ugui.c":4636:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 150 [ y1 ])
        (nil)))
(insn 12 11 13 36 (set (reg/v:SI 150 [ y1 ])
        (reg/v:SI 136 [ y2 ])) "../System/ugui.c":4636:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 136 [ y2 ])
        (nil)))
(insn 13 12 304 36 (set (reg/v:SI 136 [ y2 ])
        (reg:SI 161 [ y1 ])) "../System/ugui.c":4636:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161 [ y1 ])
        (nil)))
      ; pc falls through to BB 30
(code_label 304 13 305 37 425 (nil) [0 uses])
(note 305 304 0 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

;; Function _UG_PutText (_UG_PutText, funcdef_no=27, decl_uid=6641, cgraph_uid=28, symbol_order=39)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 44 n_edges 66 count 65 (  1.5)


_UG_PutText

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 402
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={3d,1u} r3={3d,1u} r7={1d,43u} r12={2d} r13={1d,48u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={24d,23u} r101={1d} r102={1d,43u} r103={1d,42u} r104={1d} r105={1d} r106={1d} r113={1d} r115={3d,6u} r117={1d,4u} r122={1d,1u} r128={1d} r129={1d,2u} r131={1d,2u} r137={2d,5u} r142={1d} r143={1d,2u} r151={2d,5u} r152={3d,7u} r153={2d,5u} r154={2d,11u} r155={2d,1u} r156={2d,2u} r157={1d,4u} r158={1d,2u} r161={1d,4u} r162={1d,2u} r163={1d,4u} r164={1d,4u} r165={1d,2u} r168={1d,1u} r170={1d,5u} r172={2d,2u} r176={3d,9u} r177={5d,6u} r178={4d,11u} r183={1d,1u} r185={2d,4u} r186={3d,8u} r187={1d,20u,1e} r188={1d,1u} r189={1d,1u} r190={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={2d,14u} 
;;    total ref usage 608{219d,388u,1e} in 274{273 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 53 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 187 188 219
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 187 188 219
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 187 219

( 2 )->[4]->( 53 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ }u20(13){ }u21(102){ }u22(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 187
;; lr  def 	 100 [cc] 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 187 219
;; live  gen 	 100 [cc] 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 154 187 219

( 4 )->[6]->( 53 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }u29(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 187 219
;; lr  def 	 100 [cc] 117 158 163 189
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 154 187 219
;; live  gen 	 100 [cc] 117 158 163 189
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 158 163 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 154 158 163 187 219

( 6 )->[7]->( 8 13 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u38(7){ }u39(13){ }u40(102){ }u41(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 158 163 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 100 [cc] 178
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 154 158 163 187 219
;; live  gen 	 100 [cc] 178
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 158 163 178 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 154 158 163 178 187 219

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u45(7){ }u46(13){ }u47(102){ }u48(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 158 163 178 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178
;; lr  def 	 156 185 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 154 158 163 178 187 219
;; live  gen 	 156 185 186
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 156 158 163 178 185 186 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 154 156 158 163 178 185 186 187 219

( 8 11 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u51(7){ }u52(13){ }u53(102){ }u54(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 156 158 163 178 185 186 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 154 156 158 163 178 185 186 187 219
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 158 163 178 185 186 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 154 158 163 178 185 186 187 219

( 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u59(7){ }u60(13){ }u61(102){ }u62(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 158 163 178 185 186 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 154 158 163 178 185 186 187 219
;; live  gen 	 186
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 158 163 178 185 186 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 154 158 163 178 185 186 187 219

( 10 9 )->[11]->( 9 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u65(7){ }u66(13){ }u67(102){ }u68(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 158 163 178 185 186 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; lr  def 	 100 [cc] 156 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 154 158 163 178 185 186 187 219
;; live  gen 	 100 [cc] 156 185
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 156 158 163 178 185 186 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 154 156 158 163 178 185 186 187 219

( 7 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u76(7){ }u77(13){ }u78(102){ }u79(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 158 163 178 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 154 158 163 178 187 219
;; live  gen 	 186
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 158 163 178 186 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 154 158 163 178 186 187 219

( 13 11 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u80(7){ }u81(13){ }u82(102){ }u83(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 158 163 178 186 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 187
;; lr  def 	 100 [cc] 161 165 190 192
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 154 158 163 178 186 187 219
;; live  gen 	 100 [cc] 161 165 190 192
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 158 161 163 165 178 186 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 154 158 161 163 165 178 186 187 219

( 14 )->[15]->( 53 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u91(7){ }u92(13){ }u93(102){ }u94(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 158 161 163 165 178 186 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 163 165 186
;; lr  def 	 100 [cc] 152 193 194 195 196 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 154 158 161 163 165 178 186 187 219
;; live  gen 	 100 [cc] 152 193 194 195 196 197
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 154 158 161 163 165 178 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 152 154 158 161 163 165 178 187 219

( 14 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u113(7){ }u114(13){ }u115(102){ }u116(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 158 161 163 165 178 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 154 158 161 163 165 178 187 219
;; live  gen 	 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 154 158 161 163 165 178 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 152 154 158 161 163 165 178 187 219

( 16 15 )->[17]->( 19 20 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u118(7){ }u119(13){ }u120(102){ }u121(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 154 158 161 163 165 178 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; lr  def 	 100 [cc] 198 200
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 152 154 158 161 163 165 178 187 219
;; live  gen 	 100 [cc] 198 200
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 154 158 161 163 165 178 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 152 154 158 161 163 165 178 187 219

( 17 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u128(7){ }u129(13){ }u130(102){ }u131(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 154 158 161 163 165 178 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  def 	 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 152 154 158 161 163 165 178 187 219
;; live  gen 	 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 154 158 161 163 165 178 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 152 154 158 161 163 165 178 187 219

( 19 17 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u134(7){ }u135(13){ }u136(102){ }u137(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 154 158 161 163 165 178 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 158 161 187 219
;; lr  def 	 122 153 157 162 164 168 183 201 202 203 204 205
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 152 154 158 161 163 165 178 187 219
;; live  gen 	 122 153 157 162 164 168 183 201 202 203 204 205
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 178 183 187 219

( 20 52 )->[21]->( 22 34 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u155(7){ }u156(13){ }u157(102){ }u158(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 178 183 187 219
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 178 183 187 219

( 21 )->[22]->( 32 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u165(7){ }u166(13){ }u167(102){ }u168(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178
;; lr  def 	 115 137 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 178 183 187 219
;; live  gen 	 115 137 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 137 151 153 154 157 162 163 164 165 168 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 137 151 153 154 157 162 163 164 165 168 178 183 187 219

( 32 )->[23]->( 30 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u171(7){ }u172(13){ }u173(102){ }u174(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 137 151 153 154 157 162 163 164 165 168 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 219
;; lr  def 	 100 [cc] 128 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 137 151 153 154 157 162 163 164 165 168 178 183 187 219
;; live  gen 	 100 [cc] 128 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 129 137 151 153 154 157 162 163 164 165 168 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 128 129 137 151 153 154 157 162 163 164 165 168 178 183 187 219

( 23 )->[24]->( 30 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u181(7){ }u182(13){ }u183(102){ }u184(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 129 137 151 153 154 157 162 163 164 165 168 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 219
;; lr  def 	 100 [cc] 206
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 128 129 137 151 153 154 157 162 163 164 165 168 178 183 187 219
;; live  gen 	 100 [cc] 206
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 129 137 151 153 154 157 162 163 164 165 168 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 128 129 137 151 153 154 157 162 163 164 165 168 178 183 187 219

( 24 )->[26]->( 27 28 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u195(7){ }u196(13){ }u197(102){ }u198(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 129 137 151 153 154 157 162 163 164 165 168 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 219
;; lr  def 	 100 [cc] 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 128 129 137 151 153 154 157 162 163 164 165 168 178 183 187 219
;; live  gen 	 100 [cc] 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 129 131 137 151 153 154 157 162 163 164 165 168 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 129 131 137 151 153 154 157 162 163 164 165 168 178 183 187 219

( 26 )->[27]->( 29 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u202(7){ }u203(13){ }u204(102){ }u205(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 129 131 137 151 153 154 157 162 163 164 165 168 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 137
;; lr  def 	 155 207
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 129 131 137 151 153 154 157 162 163 164 165 168 178 183 187 219
;; live  gen 	 155 207
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 151 153 154 155 157 162 163 164 165 168 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 151 153 154 155 157 162 163 164 165 168 178 183 187 219

( 26 )->[28]->( 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u210(7){ }u211(13){ }u212(102){ }u213(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 151 153 154 157 162 163 164 165 168 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  def 	 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 151 153 154 157 162 163 164 165 168 178 183 187 219
;; live  gen 	 155
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 151 153 154 155 157 162 163 164 165 168 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 151 153 154 155 157 162 163 164 165 168 178 183 187 219

( 28 27 )->[29]->( 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u215(7){ }u216(13){ }u217(102){ }u218(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 151 153 154 155 157 162 163 164 165 168 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 155 164
;; lr  def 	 115 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 151 153 154 155 157 162 163 164 165 168 178 183 187 219
;; live  gen 	 115 208
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 151 153 154 157 162 163 164 165 168 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 151 153 154 157 162 163 164 165 168 178 183 187 219

( 24 29 23 )->[30]->( 32 35 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u226(7){ }u227(13){ }u228(102){ }u229(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 151 153 154 157 162 163 164 165 168 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 100 [cc] 137 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 151 153 154 157 162 163 164 165 168 178 183 187 219
;; live  gen 	 100 [cc] 137 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 137 151 153 154 157 162 163 164 165 168 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 137 151 153 154 157 162 163 164 165 168 178 183 187 219

( 22 30 )->[32]->( 23 35 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u236(7){ }u237(13){ }u238(102){ }u239(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 137 151 153 154 157 162 163 164 165 168 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 137 151 153 154 157 162 163 164 165 168 178 183 187 219
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 137 151 153 154 157 162 163 164 165 168 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 137 151 153 154 157 162 163 164 165 168 178 183 187 219

( 21 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u244(7){ }u245(13){ }u246(102){ }u247(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 178 183 187 219
;; live  gen 	 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 153 154 157 162 163 164 165 168 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 153 154 157 162 163 164 165 168 178 183 187 219

( 30 34 32 )->[35]->( 53 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u249(7){ }u250(13){ }u251(102){ }u252(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 153 154 157 162 163 164 165 168 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 183
;; lr  def 	 100 [cc] 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 153 154 157 162 163 164 165 168 178 183 187 219
;; live  gen 	 100 [cc] 170
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 170 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 170 178 183 187 219

( 35 )->[36]->( 40 37 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u259(7){ }u260(13){ }u261(102){ }u262(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 170 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 170 178 183 187 219
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 170 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 170 178 183 187 219

( 36 )->[37]->( 39 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u265(7){ }u266(13){ }u267(102){ }u268(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 170 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 170 178 183 187 219
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 170 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 170 178 183 187 219

( 37 )->[38]->( 41 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u271(7){ }u272(13){ }u273(102){ }u274(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 170 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157 170
;; lr  def 	 177
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 170 178 183 187 219
;; live  gen 	 177
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 177 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 177 178 183 187 219

( 37 )->[39]->( 41 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u277(7){ }u278(13){ }u279(102){ }u280(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 170 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157 170
;; lr  def 	 177 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 170 178 183 187 219
;; live  gen 	 177 209
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 177 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 177 178 183 187 219

( 36 )->[40]->( 41 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u285(7){ }u286(13){ }u287(102){ }u288(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 177
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 178 183 187 219
;; live  gen 	 177
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 177 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 177 178 183 187 219

( 40 38 39 )->[41]->( 42 51 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u290(7){ }u291(13){ }u292(102){ }u293(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 177 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 177 178 183 187 219
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 177 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 177 178 183 187 219

( 41 )->[42]->( 43 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u297(7){ }u298(13){ }u299(102){ }u300(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 177 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 177 178 183 187 219
;; live  gen 	 176
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 176 177 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 176 177 178 183 187 219

( 42 50 )->[43]->( 53 45 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u302(7){ }u303(13){ }u304(102){ }u305(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 176 177 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 178
;; lr  def 	 100 [cc] 172
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 176 177 178 183 187 219
;; live  gen 	 100 [cc] 172
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 172 176 177 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 172 176 177 178 183 187 219

( 43 )->[45]->( 46 48 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u313(7){ }u314(13){ }u315(102){ }u316(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 172 176 177 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 177 178 187 219
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 142 143 210 212 219
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 172 176 177 178 183 187 219
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 142 143 210 212 219
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 143 153 157 162 163 164 165 168 172 176 177 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 142 143 153 157 162 163 164 165 168 172 176 177 178 183 187 219

( 45 )->[46]->( 50 52 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u339(7){ }u340(13){ }u341(102){ }u342(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 143 153 157 162 163 164 165 168 172 176 177 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 164 176 177 178 219
;; lr  def 	 100 [cc] 176 177 178 213 214 215 216
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 142 143 153 157 162 163 164 165 168 172 176 177 178 183 187 219
;; live  gen 	 100 [cc] 176 177 178 213 214 215 216
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 172 176 177 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 172 176 177 178 183 187 219

( 45 )->[48]->( 50 52 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u358(7){ }u359(13){ }u360(102){ }u361(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 172 176 177 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162 164 176 177
;; lr  def 	 100 [cc] 176 177 178 217
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 172 176 177 183 187 219
;; live  gen 	 100 [cc] 176 177 178 217
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 172 176 177 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 172 176 177 178 183 187 219

( 46 48 )->[50]->( 43 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u372(7){ }u373(13){ }u374(102){ }u375(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 176 177 178 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 176 177 178 183 187 219
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 176 177 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 176 177 178 183 187 219

( 41 )->[51]->( 52 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u376(7){ }u377(13){ }u378(102){ }u379(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 172
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 183 187 219
;; live  gen 	 172
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 172 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 172 183 187 219

( 51 48 46 )->[52]->( 21 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u381(7){ }u382(13){ }u383(102){ }u384(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 172 183 187 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 163 165 172
;; lr  def 	 153 154 178 218
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 172 183 187 219
;; live  gen 	 153 154 178 218
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 178 183 187 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 178 183 187 219

( 43 2 4 6 15 35 )->[53]->( 1 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u393(7){ }u394(13){ }u395(102){ }u396(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 53 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u397(7){ }u398(13){ }u399(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 56 to worklist
  Adding insn 61 to worklist
  Adding insn 69 to worklist
  Adding insn 76 to worklist
  Adding insn 82 to worklist
  Adding insn 98 to worklist
  Adding insn 110 to worklist
  Adding insn 129 to worklist
  Adding insn 138 to worklist
  Adding insn 176 to worklist
  Adding insn 187 to worklist
  Adding insn 191 to worklist
  Adding insn 207 to worklist
  Adding insn 228 to worklist
  Adding insn 236 to worklist
  Adding insn 252 to worklist
  Adding insn 256 to worklist
  Adding insn 260 to worklist
  Adding insn 281 to worklist
  Adding insn 293 to worklist
  Adding insn 310 to worklist
  Adding insn 305 to worklist
  Adding insn 300 to worklist
  Adding insn 298 to worklist
  Adding insn 323 to worklist
  Adding insn 337 to worklist
Finished finding needed instructions:
processing block 53 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 50 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 176 177 178 183 187 219
processing block 52 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 178 183 187 219
  Adding insn 353 to worklist
  Adding insn 350 to worklist
  Adding insn 349 to worklist
  Adding insn 346 to worklist
processing block 46 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 172 176 177 178 183 187 219
  Adding insn 322 to worklist
  Adding insn 321 to worklist
  Adding insn 320 to worklist
  Adding insn 316 to worklist
  Adding insn 315 to worklist
  Adding insn 314 to worklist
  Adding insn 313 to worklist
  Adding insn 312 to worklist
processing block 48 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 172 176 177 178 183 187 219
  Adding insn 336 to worklist
  Adding insn 335 to worklist
  Adding insn 334 to worklist
  Adding insn 330 to worklist
  Adding insn 329 to worklist
processing block 45 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 143 153 157 162 163 164 165 168 172 176 177 178 183 187 219
  Adding insn 309 to worklist
  Adding insn 308 to worklist
  Adding insn 307 to worklist
  Adding insn 304 to worklist
  Adding insn 303 to worklist
  Adding insn 302 to worklist
  Adding insn 301 to worklist
  Adding insn 299 to worklist
  Adding insn 296 to worklist
processing block 43 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 172 176 177 178 183 187 219
  Adding insn 292 to worklist
  Adding insn 288 to worklist
processing block 42 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 176 177 178 183 187 219
  Adding insn 283 to worklist
processing block 51 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 157 162 163 164 165 168 172 183 187 219
  Adding insn 14 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 177 178 183 187 219
  Adding insn 280 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 177 178 183 187 219
  Adding insn 13 to worklist
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 177 178 183 187 219
  Adding insn 270 to worklist
  Adding insn 269 to worklist
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 177 178 183 187 219
  Adding insn 262 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 170 178 183 187 219
  Adding insn 259 to worklist
processing block 36 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 170 178 183 187 219
  Adding insn 255 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 170 178 183 187 219
  Adding insn 251 to worklist
  Adding insn 246 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 137 151 153 154 157 162 163 164 165 168 178 183 187 219
  Adding insn 227 to worklist
  Adding insn 226 to worklist
  Adding insn 225 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 151 153 154 157 162 163 164 165 168 178 183 187 219
  Adding insn 214 to worklist
  Adding insn 213 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 151 153 154 155 157 162 163 164 165 168 178 183 187 219
  Adding insn 210 to worklist
  Adding insn 209 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 151 153 154 155 157 162 163 164 165 168 178 183 187 219
  Adding insn 9 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 129 131 137 151 153 154 157 162 163 164 165 168 178 183 187 219
  Adding insn 206 to worklist
  Adding insn 205 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 129 137 151 153 154 157 162 163 164 165 168 178 183 187 219
  Adding insn 190 to worklist
  Adding insn 189 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 129 137 151 153 154 157 162 163 164 165 168 178 183 187 219
  Adding insn 186 to worklist
  Adding insn 185 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 137 151 153 154 157 162 163 164 165 168 178 183 187 219
  Adding insn 235 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 137 151 153 154 157 162 163 164 165 168 178 183 187 219
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 178 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122 153 154 157 162 163 164 165 168 178 183 187 219
  Adding insn 12 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 178 183 187 219
  Adding insn 175 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 153 154 157 162 163 164 165 168 178 183 187 219
  Adding insn 159 to worklist
  Adding insn 158 to worklist
  Adding insn 157 to worklist
  Adding insn 156 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
  Adding insn 153 to worklist
  Adding insn 152 to worklist
  Adding insn 150 to worklist
  Adding insn 147 to worklist
  Adding insn 146 to worklist
  Adding insn 145 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 154 158 161 163 165 178 187 219
  Adding insn 141 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 154 158 161 163 165 178 187 219
  Adding insn 137 to worklist
  Adding insn 136 to worklist
  Adding insn 134 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 154 158 161 163 165 178 187 219
  Adding insn 128 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 120 to worklist
  Adding insn 119 to worklist
  Adding insn 118 to worklist
  Adding insn 117 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 154 158 161 163 165 178 187 219
  Adding insn 8 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 158 161 163 165 178 186 187 219
  Adding insn 109 to worklist
  Adding insn 108 to worklist
  Adding insn 106 to worklist
  Adding insn 102 to worklist
  Adding insn 101 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 156 158 163 178 185 186 187 219
  Adding insn 97 to worklist
  Adding insn 95 to worklist
  Adding insn 91 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 158 163 178 185 186 187 219
  Adding insn 85 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 158 163 178 185 186 187 219
  Adding insn 81 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 156 158 163 178 185 186 187 219
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 158 163 178 186 187 219
  Adding insn 7 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 158 163 178 187 219
  Adding insn 75 to worklist
  Adding insn 74 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 154 158 163 187 219
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 187 219
  Adding insn 60 to worklist
  Adding insn 58 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 187 219
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 35 to worklist
  Adding insn 2 to worklist
DCE: Deleting insn 404
deleting insn with uid = 404.
DCE: Deleting insn 403
deleting insn with uid = 403.
DCE: Deleting insn 405
deleting insn with uid = 405.
df_worklist_dataflow_doublequeue: n_basic_blocks 44 n_edges 66 count 65 (  1.5)
df_worklist_dataflow_doublequeue: n_basic_blocks 44 n_edges 66 count 54 (  1.2)
;; Following path with 41 sets: 2 
;; Following path with 4 sets: 4 
;; Following path with 7 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 13 
;; Following path with 3 sets: 8 
;; Following path with 5 sets: 9 
;; Following path with 3 sets: 10 
;; Following path with 9 sets: 11 
;; Following path with 9 sets: 14 
;; Following path with 1 sets: 16 
;; Following path with 15 sets: 15 
;; Following path with 6 sets: 17 
;; Following path with 3 sets: 19 
;; Following path with 15 sets: 20 
;; Following path with 16 sets: 21 
;; Following path with 1 sets: 34 
;; Following path with 3 sets: 22 
;; Following path with 5 sets: 32 
;; Following path with 4 sets: 23 
;; Following path with 3 sets: 24 
;; Following path with 6 sets: 26 
;; Following path with 1 sets: 28 
;; Following path with 2 sets: 27 
;; Following path with 5 sets: 29 
;; Following path with 8 sets: 30 
;; Following path with 12 sets: 35 
;; Following path with 3 sets: 36 
;; Following path with 3 sets: 37 
;; Following path with 1 sets: 38 
;; Following path with 4 sets: 39 
;; Following path with 1 sets: 40 
;; Following path with 9 sets: 41 
;; Following path with 1 sets: 51 
;; Following path with 1 sets: 42 
;; Following path with 9 sets: 43 
;; Following path with 17 sets: 45 
;; Following path with 9 sets: 48 
;; Following path with 12 sets: 46 
;; Following path with 9 sets: 52 
starting the processing of deferred insns
ending the processing of deferred insns


_UG_PutText

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={3d,1u} r3={3d,1u} r7={1d,43u} r12={2d} r13={1d,48u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={24d,23u} r101={1d} r102={1d,43u} r103={1d,42u} r104={1d} r105={1d} r106={1d} r115={3d,6u} r117={1d,4u} r122={1d,1u} r129={1d,2u} r131={1d,2u} r137={2d,5u} r143={1d,2u} r151={2d,5u} r152={3d,7u} r153={2d,5u} r154={2d,11u} r155={2d,1u} r156={2d,2u} r157={1d,4u} r158={1d,2u} r161={1d,4u} r162={1d,2u} r163={1d,4u} r164={1d,4u} r165={1d,2u} r168={1d,1u} r170={1d,5u} r172={2d,2u} r176={3d,9u} r177={5d,6u} r178={4d,11u} r183={1d,1u} r185={2d,4u} r186={3d,8u} r187={1d,20u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={2d,11u} 
;;    total ref usage 601{216d,385u,0e} in 271{270 regular + 1 call} insns.
(note 15 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 15 3 2 (set (reg/v/f:SI 187 [ txt ])
        (reg:SI 0 r0 [ txt ])) "../System/ugui.c":5390:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ txt ])
        (nil)))
(note 3 2 17 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 17 3 18 2 (debug_marker) "../System/ugui.c":5391:4 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/ugui.c":5392:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../System/ugui.c":5393:4 -1
     (nil))
(debug_insn 20 19 21 2 (var_location:SI D#72 (mem:SI (plus:SI (reg/v/f:SI 187 [ txt ])
            (const_int 8 [0x8])) [1 txt_65(D)->a.xs+0 S4 A32])) "../System/ugui.c":5393:11 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:SI xs (debug_expr:SI D#72)) "../System/ugui.c":5393:11 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../System/ugui.c":5394:4 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:SI D#71 (mem:SI (plus:SI (reg/v/f:SI 187 [ txt ])
            (const_int 12 [0xc])) [1 txt_65(D)->a.ys+0 S4 A32])) "../System/ugui.c":5394:11 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI ys (debug_expr:SI D#71)) "../System/ugui.c":5394:11 -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../System/ugui.c":5395:4 -1
     (nil))
(debug_insn 26 25 27 2 (var_location:SI D#70 (mem:SI (plus:SI (reg/v/f:SI 187 [ txt ])
            (const_int 16 [0x10])) [1 txt_65(D)->a.xe+0 S4 A32])) "../System/ugui.c":5395:11 -1
     (nil))
(debug_insn 27 26 28 2 (var_location:SI xe (debug_expr:SI D#70)) "../System/ugui.c":5395:11 -1
     (nil))
(debug_insn 28 27 29 2 (debug_marker) "../System/ugui.c":5396:4 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:SI D#69 (mem:SI (plus:SI (reg/v/f:SI 187 [ txt ])
            (const_int 20 [0x14])) [1 txt_65(D)->a.ye+0 S4 A32])) "../System/ugui.c":5396:11 -1
     (nil))
(debug_insn 30 29 31 2 (var_location:SI ye (debug_expr:SI D#69)) "../System/ugui.c":5396:11 -1
     (nil))
(debug_insn 31 30 32 2 (debug_marker) "../System/ugui.c":5397:4 -1
     (nil))
(debug_insn 32 31 33 2 (var_location:QI D#68 (mem:QI (plus:SI (reg/v/f:SI 187 [ txt ])
            (const_int 32 [0x20])) [0 txt_65(D)->align+0 S1 A32])) "../System/ugui.c":5397:11 -1
     (nil))
(debug_insn 33 32 34 2 (var_location:QI align (debug_expr:QI D#68)) "../System/ugui.c":5397:11 -1
     (nil))
(debug_insn 34 33 35 2 (debug_marker) "../System/ugui.c":5398:4 -1
     (nil))
(insn 35 34 36 2 (set (reg/f:SI 219 [ txt_65(D)->font ])
        (mem/f:SI (plus:SI (reg/v/f:SI 187 [ txt ])
                (const_int 4 [0x4])) [19 txt_65(D)->font+0 S4 A32])) "../System/ugui.c":5398:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 36 35 37 2 (var_location:SI D#67 (mem:SI (plus:SI (reg/f:SI 219 [ txt_65(D)->font ])
            (const_int 8 [0x8])) [1 _1->char_width+0 S4 A32])) "../System/ugui.c":5398:11 -1
     (nil))
(debug_insn 37 36 38 2 (var_location:SI char_width (debug_expr:SI D#67)) "../System/ugui.c":5398:11 -1
     (nil))
(debug_insn 38 37 39 2 (debug_marker) "../System/ugui.c":5399:4 -1
     (nil))
(debug_insn 39 38 40 2 (var_location:SI D#66 (mem:SI (plus:SI (reg/f:SI 219 [ txt_65(D)->font ])
            (const_int 12 [0xc])) [1 _1->char_height+0 S4 A32])) "../System/ugui.c":5399:11 -1
     (nil))
(debug_insn 40 39 41 2 (var_location:SI char_height (debug_expr:SI D#66)) "../System/ugui.c":5399:11 -1
     (nil))
(debug_insn 41 40 42 2 (debug_marker) "../System/ugui.c":5400:4 -1
     (nil))
(debug_insn 42 41 43 2 (var_location:SI D#65 (mem:SI (plus:SI (reg/v/f:SI 187 [ txt ])
            (const_int 36 [0x24])) [1 txt_65(D)->h_space+0 S4 A32])) "../System/ugui.c":5400:11 -1
     (nil))
(debug_insn 43 42 44 2 (var_location:SI char_h_space (debug_expr:SI D#65)) "../System/ugui.c":5400:11 -1
     (nil))
(debug_insn 44 43 45 2 (debug_marker) "../System/ugui.c":5401:4 -1
     (nil))
(debug_insn 45 44 46 2 (var_location:SI D#64 (mem:SI (plus:SI (reg/v/f:SI 187 [ txt ])
            (const_int 40 [0x28])) [1 txt_65(D)->v_space+0 S4 A32])) "../System/ugui.c":5401:11 -1
     (nil))
(debug_insn 46 45 47 2 (var_location:SI char_v_space (debug_expr:SI D#64)) "../System/ugui.c":5401:11 -1
     (nil))
(debug_insn 47 46 48 2 (debug_marker) "../System/ugui.c":5403:4 -1
     (nil))
(debug_insn 48 47 49 2 (debug_marker) "../System/ugui.c":5405:4 -1
     (nil))
(debug_insn 49 48 50 2 (var_location:SI D#63 (mem/f:SI (reg/v/f:SI 187 [ txt ]) [18 txt_65(D)->str+0 S4 A32])) "../System/ugui.c":5405:10 -1
     (nil))
(debug_insn 50 49 51 2 (var_location:SI str (debug_expr:SI D#63)) "../System/ugui.c":5405:10 -1
     (nil))
(debug_insn 51 50 52 2 (debug_marker) "../System/ugui.c":5406:4 -1
     (nil))
(debug_insn 52 51 53 2 (var_location:SI c (debug_expr:SI D#63)) "../System/ugui.c":5406:10 -1
     (nil))
(debug_insn 53 52 54 2 (debug_marker) "../System/ugui.c":5408:4 -1
     (nil))
(insn 54 53 55 2 (set (reg/f:SI 188 [ _1->p ])
        (mem/f:SI (reg/f:SI 219 [ txt_65(D)->font ]) [8 _1->p+0 S4 A32])) "../System/ugui.c":5408:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 56 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 188 [ _1->p ])
            (const_int 0 [0]))) "../System/ugui.c":5408:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 188 [ _1->p ])
        (nil)))
(jump_insn 56 55 57 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 359)
            (pc))) "../System/ugui.c":5408:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 359)
(note 57 56 58 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 58 57 59 4 (set (reg/v/f:SI 154 [ str ])
        (mem/f:SI (reg/v/f:SI 187 [ txt ]) [18 txt_65(D)->str+0 S4 A32])) "../System/ugui.c":5405:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 59 58 60 4 (debug_marker) "../System/ugui.c":5409:4 -1
     (nil))
(insn 60 59 61 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 154 [ str ])
            (const_int 0 [0]))) "../System/ugui.c":5409:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 61 60 62 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 359)
            (pc))) "../System/ugui.c":5409:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 359)
(note 62 61 63 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 6 (set (reg/v:SI 158 [ ys ])
        (mem:SI (plus:SI (reg/v/f:SI 187 [ txt ])
                (const_int 12 [0xc])) [1 txt_65(D)->a.ys+0 S4 A32])) "../System/ugui.c":5394:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 6 (set (reg/v:SI 163 [ char_height ])
        (mem:SI (plus:SI (reg/f:SI 219 [ txt_65(D)->font ])
                (const_int 12 [0xc])) [1 _1->char_height+0 S4 A32])) "../System/ugui.c":5399:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 65 64 66 6 (debug_marker) "../System/ugui.c":5410:4 -1
     (nil))
(insn 66 65 67 6 (set (reg:SI 189 [ txt_65(D)->a.ye ])
        (mem:SI (plus:SI (reg/v/f:SI 187 [ txt ])
                (const_int 20 [0x14])) [1 txt_65(D)->a.ye+0 S4 A32])) "../System/ugui.c":5410:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 6 (set (reg:SI 117 [ _5 ])
        (minus:SI (reg:SI 189 [ txt_65(D)->a.ye ])
            (reg/v:SI 158 [ ys ]))) "../System/ugui.c":5410:13 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 189 [ txt_65(D)->a.ye ])
        (nil)))
(insn 68 67 69 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ _5 ])
            (reg/v:SI 163 [ char_height ]))) "../System/ugui.c":5410:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 69 68 70 6 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 359)
            (pc))) "../System/ugui.c":5410:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 359)
(note 70 69 71 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 72 7 (var_location:SI c (debug_expr:SI D#63)) -1
     (nil))
(debug_insn 72 71 73 7 (var_location:SI rc (const_int 1 [0x1])) -1
     (nil))
(debug_insn 73 72 74 7 (debug_marker) "../System/ugui.c":5414:10 -1
     (nil))
(insn 74 73 75 7 (set (reg:SI 178 [ _138 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 154 [ str ]) [0 *str_75+0 S1 A8]))) "../System/ugui.c":5414:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 75 74 76 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 178 [ _138 ])
            (const_int 0 [0]))) "../System/ugui.c":5414:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 76 75 361 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 366)
            (pc))) "../System/ugui.c":5414:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 366)
(note 361 76 4 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 4 361 5 8 (set (reg/v/f:SI 185 [ c ])
        (reg/v/f:SI 154 [ str ])) "../System/ugui.c":5414:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 4 6 8 (set (reg:SI 156 [ _63 ])
        (reg:SI 178 [ _138 ])) "../System/ugui.c":5414:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 5 96 8 (set (reg/v:SI 186 [ rc ])
        (const_int 1 [0x1])) "../System/ugui.c":5412:6 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 96 6 77 9 463 (nil) [1 uses])
(note 77 96 78 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 78 77 79 9 (var_location:SI c (reg/v/f:SI 185 [ c ])) -1
     (nil))
(debug_insn 79 78 80 9 (var_location:SI rc (reg/v:SI 186 [ rc ])) -1
     (nil))
(debug_insn 80 79 81 9 (debug_marker) "../System/ugui.c":5416:7 -1
     (nil))
(insn 81 80 82 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 156 [ _63 ])
            (const_int 10 [0xa]))) "../System/ugui.c":5416:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 156 [ _63 ])
        (nil)))
(jump_insn 82 81 83 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 87)
            (pc))) "../System/ugui.c":5416:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 87)
(note 83 82 84 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 85 10 (debug_marker) "../System/ugui.c":5416:25 -1
     (nil))
(insn 85 84 86 10 (set (reg/v:SI 186 [ rc ])
        (plus:SI (reg/v:SI 186 [ rc ])
            (const_int 1 [0x1]))) "../System/ugui.c":5416:27 7 {*arm_addsi3}
     (nil))
(debug_insn 86 85 87 10 (var_location:SI rc (reg/v:SI 186 [ rc ])) "../System/ugui.c":5416:27 -1
     (nil))
(code_label 87 86 88 11 462 (nil) [1 uses])
(note 88 87 89 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 90 11 (var_location:SI rc (reg/v:SI 186 [ rc ])) -1
     (nil))
(debug_insn 90 89 91 11 (debug_marker) "../System/ugui.c":5417:7 -1
     (nil))
(insn 91 90 92 11 (set (reg/v/f:SI 185 [ c ])
        (plus:SI (reg/v/f:SI 185 [ c ])
            (const_int 1 [0x1]))) "../System/ugui.c":5417:8 7 {*arm_addsi3}
     (nil))
(debug_insn 92 91 93 11 (var_location:SI c (reg/v/f:SI 185 [ c ])) -1
     (nil))
(debug_insn 93 92 94 11 (var_location:SI rc (reg/v:SI 186 [ rc ])) -1
     (nil))
(debug_insn 94 93 95 11 (debug_marker) "../System/ugui.c":5414:10 -1
     (nil))
(insn 95 94 97 11 (set (reg:SI 156 [ _63 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 185 [ c ]) [0 MEM[base: c_154, offset: 0B]+0 S1 A8]))) "../System/ugui.c":5414:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 97 95 98 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 156 [ _63 ])
            (const_int 0 [0]))) "../System/ugui.c":5414:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 98 97 366 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) "../System/ugui.c":5414:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 96)
      ; pc falls through to BB 14
(code_label 366 98 365 13 480 (nil) [1 uses])
(note 365 366 7 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 7 365 99 13 (set (reg/v:SI 186 [ rc ])
        (const_int 1 [0x1])) "../System/ugui.c":5412:6 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 99 7 100 14 461 (nil) [0 uses])
(note 100 99 101 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 102 14 (set (reg/v:SI 161 [ align ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 187 [ txt ])
                    (const_int 32 [0x20])) [0 txt_65(D)->align+0 S1 A32]))) "../System/ugui.c":5397:11 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 102 101 103 14 (set (reg/v:SI 165 [ char_v_space ])
        (mem:SI (plus:SI (reg/v/f:SI 187 [ txt ])
                (const_int 40 [0x28])) [1 txt_65(D)->v_space+0 S4 A32])) "../System/ugui.c":5401:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 103 102 104 14 (debug_marker) "../System/ugui.c":5420:4 -1
     (nil))
(debug_insn 104 103 105 14 (var_location:SI yp (const_int 0 [0])) "../System/ugui.c":5420:7 -1
     (nil))
(debug_insn 105 104 106 14 (debug_marker) "../System/ugui.c":5421:4 -1
     (nil))
(insn 106 105 108 14 (set (reg:SI 190)
        (and:SI (reg/v:SI 161 [ align ])
            (const_int 48 [0x30]))) "../System/ugui.c":5421:7 90 {*arm_andsi3_insn}
     (nil))
(insn 108 106 109 14 (set (reg:SI 192)
        (zero_extend:SI (subreg:QI (reg:SI 190) 0))) "../System/ugui.c":5421:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 190)
        (nil)))
(insn 109 108 110 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0]))) "../System/ugui.c":5421:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 192)
        (nil)))
(jump_insn 110 109 111 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 371)
            (pc))) "../System/ugui.c":5421:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 371)
(note 111 110 112 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 112 111 113 15 (debug_marker) "../System/ugui.c":5423:7 -1
     (nil))
(debug_insn 113 112 114 15 (var_location:SI yp (plus:SI (reg:SI 117 [ _5 ])
        (const_int 1 [0x1]))) "../System/ugui.c":5423:10 -1
     (nil))
(debug_insn 114 113 115 15 (debug_marker) "../System/ugui.c":5424:7 -1
     (nil))
(debug_insn 115 114 116 15 (var_location:SI yp (plus:SI (minus:SI (reg:SI 117 [ _5 ])
            (mult:SI (reg/v:SI 163 [ char_height ])
                (reg/v:SI 186 [ rc ])))
        (const_int 1 [0x1]))) "../System/ugui.c":5424:10 -1
     (nil))
(debug_insn 116 115 117 15 (debug_marker) "../System/ugui.c":5425:7 -1
     (nil))
(insn 117 116 118 15 (set (reg:SI 193 [ yp ])
        (plus:SI (reg:SI 117 [ _5 ])
            (const_int 1 [0x1]))) "../System/ugui.c":5423:10 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 118 117 119 15 (set (reg:SI 194)
        (mult:SI (reg/v:SI 186 [ rc ])
            (reg/v:SI 163 [ char_height ]))) "../System/ugui.c":5424:24 56 {*mul}
     (nil))
(insn 119 118 120 15 (set (reg:SI 195)
        (minus:SI (reg:SI 193 [ yp ])
            (reg:SI 194))) "../System/ugui.c":5424:10 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 194)
        (expr_list:REG_DEAD (reg:SI 193 [ yp ])
            (nil))))
(insn 120 119 121 15 (set (reg:SI 196)
        (plus:SI (reg/v:SI 186 [ rc ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5425:29 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 186 [ rc ])
        (nil)))
(insn 121 120 122 15 (set (reg:SI 197)
        (mult:SI (reg/v:SI 165 [ char_v_space ])
            (reg:SI 196))) "../System/ugui.c":5425:25 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 196)
        (nil)))
(insn 122 121 124 15 (set (reg/v:SI 152 [ yp ])
        (minus:SI (reg:SI 195)
            (reg:SI 197))) "../System/ugui.c":5425:10 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 197)
        (expr_list:REG_DEAD (reg:SI 195)
            (nil))))
(debug_insn 124 122 125 15 (var_location:SI yp (reg/v:SI 152 [ yp ])) "../System/ugui.c":5425:10 -1
     (nil))
(debug_insn 125 124 128 15 (debug_marker) "../System/ugui.c":5426:7 -1
     (nil))
(insn 128 125 129 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 152 [ yp ])
            (const_int 0 [0]))) "../System/ugui.c":5426:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 129 128 371 15 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 359)
            (pc))) "../System/ugui.c":5426:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 283038348 (nil)))
 -> 359)
      ; pc falls through to BB 17
(code_label 371 129 370 16 481 (nil) [1 uses])
(note 370 371 8 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 8 370 130 16 (set (reg/v:SI 152 [ yp ])
        (const_int 0 [0])) "../System/ugui.c":5420:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 130 8 131 17 464 (nil) [0 uses])
(note 131 130 132 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 132 131 133 17 (var_location:SI yp (reg/v:SI 152 [ yp ])) -1
     (nil))
(debug_insn 133 132 134 17 (debug_marker) "../System/ugui.c":5428:4 -1
     (nil))
(insn 134 133 136 17 (set (reg:SI 198)
        (and:SI (reg/v:SI 161 [ align ])
            (const_int 16 [0x10]))) "../System/ugui.c":5428:7 90 {*arm_andsi3_insn}
     (nil))
(insn 136 134 137 17 (set (reg:SI 200)
        (zero_extend:SI (subreg:QI (reg:SI 198) 0))) "../System/ugui.c":5428:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 198)
        (nil)))
(insn 137 136 138 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 200)
            (const_int 0 [0]))) "../System/ugui.c":5428:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 200)
        (nil)))
(jump_insn 138 137 139 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 143)
            (pc))) "../System/ugui.c":5428:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 143)
(note 139 138 140 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 140 139 141 19 (debug_marker) "../System/ugui.c":5428:34 -1
     (nil))
(insn 141 140 142 19 (set (reg/v:SI 152 [ yp ])
        (ashiftrt:SI (reg/v:SI 152 [ yp ])
            (const_int 1 [0x1]))) "../System/ugui.c":5428:37 147 {*arm_shiftsi3}
     (nil))
(debug_insn 142 141 143 19 (var_location:SI yp (reg/v:SI 152 [ yp ])) "../System/ugui.c":5428:37 -1
     (nil))
(code_label 143 142 144 20 465 (nil) [1 uses])
(note 144 143 145 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 145 144 146 20 (set (reg/v:SI 157 [ xs ])
        (mem:SI (plus:SI (reg/v/f:SI 187 [ txt ])
                (const_int 8 [0x8])) [1 txt_65(D)->a.xs+0 S4 A32])) "../System/ugui.c":5393:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 146 145 147 20 (set (reg/v:SI 162 [ char_width ])
        (mem:SI (plus:SI (reg/f:SI 219 [ txt_65(D)->font ])
                (const_int 8 [0x8])) [1 _1->char_width+0 S4 A32])) "../System/ugui.c":5398:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 147 146 148 20 (set (reg/v:SI 164 [ char_h_space ])
        (mem:SI (plus:SI (reg/v/f:SI 187 [ txt ])
                (const_int 36 [0x24])) [1 txt_65(D)->h_space+0 S4 A32])) "../System/ugui.c":5400:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 148 147 149 20 (var_location:SI yp (reg/v:SI 152 [ yp ])) -1
     (nil))
(debug_insn 149 148 150 20 (debug_marker) "../System/ugui.c":5429:4 -1
     (nil))
(insn 150 149 151 20 (set (reg/v:SI 153 [ yp ])
        (plus:SI (reg/v:SI 152 [ yp ])
            (reg/v:SI 158 [ ys ]))) "../System/ugui.c":5429:7 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 158 [ ys ])
        (expr_list:REG_DEAD (reg/v:SI 152 [ yp ])
            (nil))))
(debug_insn 151 150 152 20 (var_location:SI yp (reg/v:SI 153 [ yp ])) "../System/ugui.c":5429:7 -1
     (nil))
(insn 152 151 153 20 (set (reg:SI 201)
        (and:SI (reg/v:SI 161 [ align ])
            (const_int 1 [0x1]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 153 152 154 20 (set (reg:SI 168 [ _79 ])
        (zero_extend:SI (subreg:QI (reg:SI 201) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 201)
        (nil)))
(insn 154 153 155 20 (set (reg:SI 202)
        (and:SI (reg/v:SI 161 [ align ])
            (const_int 2 [0x2]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 161 [ align ])
        (nil)))
(insn 155 154 156 20 (set (reg:SI 122 [ _13 ])
        (zero_extend:SI (subreg:QI (reg:SI 202) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 202)
        (nil)))
(insn 156 155 157 20 (set (reg:SI 204 [ txt_65(D)->a.xe ])
        (mem:SI (plus:SI (reg/v/f:SI 187 [ txt ])
                (const_int 16 [0x10])) [1 txt_65(D)->a.xe+0 S4 A32])) "../System/ugui.c":5445:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 157 156 158 20 (set (reg:SI 203)
        (minus:SI (reg:SI 204 [ txt_65(D)->a.xe ])
            (reg/v:SI 157 [ xs ]))) "../System/ugui.c":5445:15 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 204 [ txt_65(D)->a.xe ])
        (nil)))
(insn 158 157 159 20 (set (reg:SI 205)
        (plus:SI (reg:SI 203)
            (const_int 1 [0x1]))) "../System/ugui.c":5445:10 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 203)
        (nil)))
(insn 159 158 354 20 (set (reg:SI 183 [ _144 ])
        (plus:SI (reg:SI 205)
            (reg/v:SI 164 [ char_h_space ]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 205)
        (nil)))
(code_label 354 159 160 21 479 (nil) [0 uses])
(note 160 354 161 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 161 160 162 21 (var_location:SI str (reg/v/f:SI 154 [ str ])) -1
     (nil))
(debug_insn 162 161 163 21 (var_location:SI yp (reg/v:SI 153 [ yp ])) -1
     (nil))
(debug_insn 163 162 164 21 (debug_marker) "../System/ugui.c":5431:4 -1
     (nil))
(debug_insn 164 163 165 21 (debug_marker) "../System/ugui.c":5433:7 -1
     (nil))
(debug_insn 165 164 166 21 (var_location:SI sl (const_int 0 [0])) "../System/ugui.c":5433:9 -1
     (nil))
(debug_insn 166 165 167 21 (debug_marker) "../System/ugui.c":5434:7 -1
     (nil))
(debug_insn 167 166 168 21 (var_location:SI c (reg/v/f:SI 154 [ str ])) "../System/ugui.c":5434:8 -1
     (nil))
(debug_insn 168 167 169 21 (debug_marker) "../System/ugui.c":5435:7 -1
     (nil))
(debug_insn 169 168 170 21 (var_location:SI wl (const_int 0 [0])) "../System/ugui.c":5435:10 -1
     (nil))
(debug_insn 170 169 171 21 (debug_marker) "../System/ugui.c":5436:7 -1
     (nil))
(debug_insn 171 170 172 21 (var_location:SI c (reg/v/f:SI 154 [ str ])) -1
     (nil))
(debug_insn 172 171 173 21 (var_location:SI wl (const_int 0 [0])) -1
     (nil))
(debug_insn 173 172 174 21 (var_location:SI sl (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 174 173 175 21 (debug_marker) "../System/ugui.c":5436:12 -1
     (nil))
(insn 175 174 176 21 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 178 [ _138 ])
            (const_int 0 [0]))) "../System/ugui.c":5436:12 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 176 175 177 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 376)
            (pc))) "../System/ugui.c":5436:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 376)
(note 177 176 178 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 178 177 10 22 (set (reg:SI 151 [ ivtmp.726 ])
        (plus:SI (reg/v/f:SI 154 [ str ])
            (const_int 1 [0x1]))) 7 {*arm_addsi3}
     (nil))
(insn 10 178 11 22 (set (reg:SI 137 [ _29 ])
        (reg:SI 178 [ _138 ])) "../System/ugui.c":5436:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 234 22 (set (reg/v:SI 115 [ wl ])
        (const_int 0 [0])) "../System/ugui.c":5435:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 32
(code_label 234 11 181 23 472 (nil) [1 uses])
(note 181 234 182 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 182 181 185 23 (debug_marker) "../System/ugui.c":5438:10 -1
     (nil))
(insn 185 182 186 23 (set (reg:SI 129 [ _21 ])
        (mem:SI (plus:SI (reg/f:SI 219 [ txt_65(D)->font ])
                (const_int 16 [0x10])) [1 _20->start_char+0 S4 A32])) "../System/ugui.c":5438:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 186 185 187 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137 [ _29 ])
            (reg:SI 129 [ _21 ]))) "../System/ugui.c":5438:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 187 186 188 23 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 219)
            (pc))) "../System/ugui.c":5438:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 219)
(note 188 187 189 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 189 188 190 24 (set (reg:SI 206 [ _20->end_char ])
        (mem:SI (plus:SI (reg/f:SI 219 [ txt_65(D)->font ])
                (const_int 20 [0x14])) [1 _20->end_char+0 S4 A32])) "../System/ugui.c":5438:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 190 189 191 24 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137 [ _29 ])
            (reg:SI 206 [ _20->end_char ]))) "../System/ugui.c":5438:41 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 206 [ _20->end_char ])
        (nil)))
(jump_insn 191 190 200 24 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 200)
            (pc))) "../System/ugui.c":5438:41 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 200)
      ; pc falls through to BB 30
(code_label 200 191 201 26 469 (nil) [1 uses])
(note 201 200 202 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 202 201 203 26 (debug_marker) "../System/ugui.c":5439:10 -1
     (nil))
(debug_insn 203 202 204 26 (var_location:SI sl (clobber (const_int 0 [0]))) "../System/ugui.c":5439:12 -1
     (nil))
(debug_insn 204 203 205 26 (debug_marker) "../System/ugui.c":5440:10 -1
     (nil))
(insn 205 204 206 26 (set (reg/f:SI 131 [ _23 ])
        (mem/f:SI (plus:SI (reg/f:SI 219 [ txt_65(D)->font ])
                (const_int 24 [0x18])) [8 _20->widths+0 S4 A32])) "../System/ugui.c":5440:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 206 205 207 26 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 131 [ _23 ])
            (const_int 0 [0]))) "../System/ugui.c":5440:83 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 207 206 208 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 380)
            (pc))) "../System/ugui.c":5440:83 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 380)
(note 208 207 209 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 209 208 210 27 (set (reg:SI 207)
        (minus:SI (reg:SI 137 [ _29 ])
            (reg:SI 129 [ _21 ]))) "../System/ugui.c":5440:58 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _29 ])
        (expr_list:REG_DEAD (reg:SI 129 [ _21 ])
            (nil))))
(insn 210 209 380 27 (set (reg:SI 155 [ iftmp.116_59 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 131 [ _23 ])
                    (reg:SI 207)) [0 *_25+0 S1 A8]))) "../System/ugui.c":5440:83 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 207)
        (expr_list:REG_DEAD (reg/f:SI 131 [ _23 ])
            (nil))))
      ; pc falls through to BB 29
(code_label 380 210 379 28 483 (nil) [1 uses])
(note 379 380 9 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 9 379 211 28 (set (reg:SI 155 [ iftmp.116_59 ])
        (reg/v:SI 162 [ char_width ])) "../System/ugui.c":5440:83 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 211 9 212 29 471 (nil) [0 uses])
(note 212 211 213 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 213 212 214 29 (set (reg:SI 208)
        (plus:SI (reg:SI 155 [ iftmp.116_59 ])
            (reg/v:SI 164 [ char_h_space ]))) "../System/ugui.c":5440:97 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 155 [ iftmp.116_59 ])
        (nil)))
(insn 214 213 215 29 (set (reg/v:SI 115 [ wl ])
        (plus:SI (reg/v:SI 115 [ wl ])
            (reg:SI 208))) "../System/ugui.c":5440:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 208)
        (nil)))
(debug_insn 215 214 216 29 (var_location:SI wl (reg/v:SI 115 [ wl ])) "../System/ugui.c":5440:13 -1
     (nil))
(debug_insn 216 215 218 29 (debug_marker) "../System/ugui.c":5441:10 -1
     (nil))
(debug_insn 218 216 219 29 (var_location:SI c (reg:SI 151 [ ivtmp.726 ])) "../System/ugui.c":5441:11 -1
     (nil))
(code_label 219 218 220 30 470 (nil) [1 uses])
(note 220 219 221 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 221 220 222 30 (var_location:SI c (reg:SI 151 [ ivtmp.726 ])) -1
     (nil))
(debug_insn 222 221 223 30 (var_location:SI wl (reg/v:SI 115 [ wl ])) -1
     (nil))
(debug_insn 223 222 224 30 (var_location:SI sl (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 224 223 225 30 (debug_marker) "../System/ugui.c":5436:12 -1
     (nil))
(insn 225 224 226 30 (set (reg:SI 137 [ _29 ])
        (zero_extend:SI (mem:QI (reg:SI 151 [ ivtmp.726 ]) [0 *c_2+0 S1 A8]))) "../System/ugui.c":5436:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 226 225 227 30 (set (reg:SI 151 [ ivtmp.726 ])
        (plus:SI (reg:SI 151 [ ivtmp.726 ])
            (const_int 1 [0x1]))) "../System/ugui.c":5436:12 7 {*arm_addsi3}
     (nil))
(insn 227 226 228 30 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137 [ _29 ])
            (const_int 0 [0]))) "../System/ugui.c":5436:12 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 228 227 229 30 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 237)
            (pc))) "../System/ugui.c":5436:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 237)
(code_label 229 228 230 32 467 (nil) [0 uses])
(note 230 229 231 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 231 230 232 32 (var_location:SI c (plus:SI (reg:SI 151 [ ivtmp.726 ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(debug_insn 232 231 233 32 (var_location:SI wl (reg/v:SI 115 [ wl ])) -1
     (nil))
(debug_insn 233 232 235 32 (var_location:SI sl (clobber (const_int 0 [0]))) -1
     (nil))
(insn 235 233 236 32 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137 [ _29 ])
            (const_int 10 [0xa]))) "../System/ugui.c":5436:24 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 236 235 376 32 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 234)
            (pc))) "../System/ugui.c":5436:24 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 234)
      ; pc falls through to BB 35
(code_label 376 236 375 34 482 (nil) [1 uses])
(note 375 376 12 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 12 375 237 34 (set (reg/v:SI 115 [ wl ])
        (const_int 0 [0])) "../System/ugui.c":5435:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 237 12 238 35 466 (nil) [1 uses])
(note 238 237 239 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 239 238 240 35 (debug_marker) "../System/ugui.c":5443:7 -1
     (nil))
(debug_insn 240 239 241 35 (var_location:SI D#62 (debug_expr:SI D#65)) "../System/ugui.c":5443:10 -1
     (nil))
(debug_insn 241 240 242 35 (var_location:SI wl (minus:SI (reg/v:SI 115 [ wl ])
        (debug_expr:SI D#62))) "../System/ugui.c":5443:10 -1
     (nil))
(debug_insn 242 241 243 35 (debug_marker) "../System/ugui.c":5445:7 -1
     (nil))
(debug_insn 243 242 244 35 (var_location:SI D#61 (minus:SI (debug_expr:SI D#70)
        (debug_expr:SI D#72))) "../System/ugui.c":5445:15 -1
     (nil))
(debug_insn 244 243 245 35 (var_location:SI xp (plus:SI (debug_expr:SI D#61)
        (const_int 1 [0x1]))) "../System/ugui.c":5445:10 -1
     (nil))
(debug_insn 245 244 246 35 (debug_marker) "../System/ugui.c":5446:7 -1
     (nil))
(insn 246 245 247 35 (set (reg/v:SI 170 [ xp ])
        (minus:SI (reg:SI 183 [ _144 ])
            (reg/v:SI 115 [ wl ]))) "../System/ugui.c":5446:10 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 115 [ wl ])
        (nil)))
(debug_insn 247 246 248 35 (var_location:SI xp (reg/v:SI 170 [ xp ])) "../System/ugui.c":5446:10 -1
     (nil))
(debug_insn 248 247 251 35 (debug_marker) "../System/ugui.c":5447:7 -1
     (nil))
(insn 251 248 252 35 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 170 [ xp ])
            (const_int 0 [0]))) "../System/ugui.c":5447:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 252 251 253 35 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 359)
            (pc))) "../System/ugui.c":5447:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 359)
(note 253 252 254 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(debug_insn 254 253 255 36 (debug_marker) "../System/ugui.c":5449:7 -1
     (nil))
(insn 255 254 256 36 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 168 [ _79 ])
            (const_int 0 [0]))) "../System/ugui.c":5449:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 256 255 257 36 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 384)
            (pc))) "../System/ugui.c":5449:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 384)
(note 257 256 258 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 258 257 259 37 (debug_marker) "../System/ugui.c":5450:12 -1
     (nil))
(insn 259 258 260 37 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ _13 ])
            (const_int 0 [0]))) "../System/ugui.c":5450:15 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 260 259 261 37 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 265)
            (pc))) "../System/ugui.c":5450:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 265)
(note 261 260 262 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 262 261 265 38 (set (reg/v:SI 177 [ xp ])
        (plus:SI (reg/v:SI 157 [ xs ])
            (reg/v:SI 170 [ xp ]))) "../System/ugui.c":5451:10 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 170 [ xp ])
        (nil)))
      ; pc falls through to BB 41
(code_label 265 262 266 39 474 (nil) [1 uses])
(note 266 265 267 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(debug_insn 267 266 268 39 (debug_marker) "../System/ugui.c":5450:42 -1
     (nil))
(debug_insn 268 267 269 39 (var_location:SI xp (ashiftrt:SI (reg/v:SI 170 [ xp ])
        (const_int 1 [0x1]))) "../System/ugui.c":5450:45 -1
     (nil))
(insn 269 268 270 39 (set (reg:SI 209 [ xp ])
        (ashiftrt:SI (reg/v:SI 170 [ xp ])
            (const_int 1 [0x1]))) "../System/ugui.c":5450:45 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 170 [ xp ])
        (nil)))
(insn 270 269 384 39 (set (reg/v:SI 177 [ xp ])
        (plus:SI (reg:SI 209 [ xp ])
            (reg/v:SI 157 [ xs ]))) "../System/ugui.c":5451:10 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 209 [ xp ])
        (nil)))
      ; pc falls through to BB 41
(code_label 384 270 383 40 484 (nil) [1 uses])
(note 383 384 13 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 13 383 271 40 (set (reg/v:SI 177 [ xp ])
        (reg/v:SI 157 [ xs ])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 271 13 272 41 473 (nil) [0 uses])
(note 272 271 273 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 273 272 274 41 (var_location:SI xp (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 274 273 275 41 (debug_marker) "../System/ugui.c":5451:7 -1
     (nil))
(debug_insn 275 274 276 41 (var_location:SI xp (debug_expr:SI D#60)) "../System/ugui.c":5451:10 -1
     (nil))
(debug_insn 276 275 277 41 (debug_marker) "../System/ugui.c":5453:7 -1
     (nil))
(debug_insn 277 276 278 41 (var_location:SI str (reg/v/f:SI 154 [ str ])) -1
     (nil))
(debug_insn 278 277 279 41 (var_location:SI xp (debug_expr:SI D#60)) -1
     (nil))
(debug_insn 279 278 280 41 (debug_marker) "../System/ugui.c":5453:12 -1
     (nil))
(insn 280 279 281 41 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 178 [ _138 ])
            (const_int 10 [0xa]))) "../System/ugui.c":5453:12 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 281 280 282 41 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 386)
            (pc))) "../System/ugui.c":5453:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 386)
(note 282 281 283 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 283 282 340 42 (set (reg:SI 176 [ ivtmp.723 ])
        (plus:SI (reg/v/f:SI 154 [ str ])
            (const_int 1 [0x1]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 154 [ str ])
        (nil)))
(code_label 340 283 284 43 478 (nil) [0 uses])
(note 284 340 285 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(debug_insn 285 284 286 43 (var_location:SI str (plus:SI (reg:SI 176 [ ivtmp.723 ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(debug_insn 286 285 287 43 (var_location:SI xp (reg/v:SI 177 [ xp ])) -1
     (nil))
(debug_insn 287 286 288 43 (debug_marker) "../System/ugui.c":5455:10 -1
     (nil))
(insn 288 287 289 43 (set (reg/v/f:SI 172 [ str ])
        (reg:SI 176 [ ivtmp.723 ])) "../System/ugui.c":5455:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 289 288 290 43 (var_location:SI str (reg:SI 176 [ ivtmp.723 ])) "../System/ugui.c":5455:20 -1
     (nil))
(debug_insn 290 289 291 43 (var_location:QI chr (subreg:QI (reg:SI 178 [ _138 ]) 0)) "../System/ugui.c":5455:14 -1
     (nil))
(debug_insn 291 290 292 43 (debug_marker) "../System/ugui.c":5456:10 -1
     (nil))
(insn 292 291 293 43 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 178 [ _138 ])
            (const_int 0 [0]))) "../System/ugui.c":5456:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 293 292 294 43 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 359)
            (pc))) "../System/ugui.c":5456:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 359)
(note 294 293 295 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(debug_insn 295 294 296 45 (debug_marker) "../System/ugui.c":5457:10 -1
     (nil))
(insn 296 295 298 45 (set (reg:SI 210 [ txt_65(D)->fc ])
        (mem:SI (plus:SI (reg/v/f:SI 187 [ txt ])
                (const_int 24 [0x18])) [1 txt_65(D)->fc+0 S4 A32])) "../System/ugui.c":5457:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 298 296 299 45 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 219 [ txt_65(D)->font ])) "../System/ugui.c":5457:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 219 [ txt_65(D)->font ])
        (nil)))
(insn 299 298 300 45 (set (reg:SI 212 [ txt_65(D)->bc ])
        (mem:SI (plus:SI (reg/v/f:SI 187 [ txt ])
                (const_int 28 [0x1c])) [1 txt_65(D)->bc+0 S4 A32])) "../System/ugui.c":5457:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 300 299 301 45 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 212 [ txt_65(D)->bc ])) "../System/ugui.c":5457:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 212 [ txt_65(D)->bc ])
        (nil)))
(insn 301 300 302 45 (set (reg:SI 3 r3)
        (reg:SI 210 [ txt_65(D)->fc ])) "../System/ugui.c":5457:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 210 [ txt_65(D)->fc ])
        (nil)))
(insn 302 301 303 45 (set (reg:SI 2 r2)
        (reg/v:SI 153 [ yp ])) "../System/ugui.c":5457:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 303 302 304 45 (set (reg:SI 1 r1)
        (reg/v:SI 177 [ xp ])) "../System/ugui.c":5457:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 304 303 305 45 (set (reg:SI 0 r0)
        (reg:SI 178 [ _138 ])) "../System/ugui.c":5457:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 305 304 306 45 (parallel [
            (call (mem:SI (symbol_ref:SI ("_UG_PutChar") [flags 0x3]  <function_decl 0000000005f9bc00 _UG_PutChar>) [0 _UG_PutChar S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":5457:10 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("_UG_PutChar") [flags 0x3]  <function_decl 0000000005f9bc00 _UG_PutChar>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [0  S4 A32]))
                                (nil)))))))))
(debug_insn 306 305 307 45 (debug_marker) "../System/ugui.c":5458:10 -1
     (nil))
(insn 307 306 308 45 (set (reg/f:SI 219 [ txt_65(D)->font ])
        (mem/f:SI (plus:SI (reg/v/f:SI 187 [ txt ])
                (const_int 4 [0x4])) [19 txt_65(D)->font+0 S4 A32])) "../System/ugui.c":5458:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 308 307 309 45 (set (reg/f:SI 143 [ _38 ])
        (mem/f:SI (plus:SI (reg/f:SI 219 [ txt_65(D)->font ])
                (const_int 24 [0x18])) [8 _37->widths+0 S4 A32])) "../System/ugui.c":5458:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 309 308 310 45 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 143 [ _38 ])
            (const_int 0 [0]))) "../System/ugui.c":5458:84 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 310 309 311 45 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 327)
            (pc))) "../System/ugui.c":5458:84 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 327)
(note 311 310 312 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 312 311 313 46 (set (reg:SI 214 [ _37->start_char ])
        (mem:SI (plus:SI (reg/f:SI 219 [ txt_65(D)->font ])
                (const_int 16 [0x10])) [1 _37->start_char+0 S4 A32])) "../System/ugui.c":5458:59 728 {*thumb2_movsi_vfp}
     (nil))
(insn 313 312 314 46 (set (reg:SI 213)
        (minus:SI (reg:SI 178 [ _138 ])
            (reg:SI 214 [ _37->start_char ]))) "../System/ugui.c":5458:59 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 214 [ _37->start_char ])
        (expr_list:REG_DEAD (reg:SI 178 [ _138 ])
            (nil))))
(insn 314 313 315 46 (set (reg:SI 215 [ *_42 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 143 [ _38 ])
                    (reg:SI 213)) [0 *_42+0 S1 A8]))) "../System/ugui.c":5458:84 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 213)
        (expr_list:REG_DEAD (reg/f:SI 143 [ _38 ])
            (nil))))
(insn 315 314 316 46 (set (reg:SI 216)
        (plus:SI (reg:SI 215 [ *_42 ])
            (reg/v:SI 164 [ char_h_space ]))) "../System/ugui.c":5458:98 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 215 [ *_42 ])
        (nil)))
(insn 316 315 317 46 (set (reg/v:SI 177 [ xp ])
        (plus:SI (reg/v:SI 177 [ xp ])
            (reg:SI 216))) "../System/ugui.c":5458:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 216)
        (nil)))
(debug_insn 317 316 318 46 (var_location:SI str (reg:SI 176 [ ivtmp.723 ])) -1
     (nil))
(debug_insn 318 317 319 46 (var_location:SI xp (reg/v:SI 177 [ xp ])) -1
     (nil))
(debug_insn 319 318 320 46 (debug_marker) "../System/ugui.c":5453:12 -1
     (nil))
(insn 320 319 321 46 (set (reg:SI 178 [ _138 ])
        (zero_extend:SI (mem:QI (reg:SI 176 [ ivtmp.723 ]) [0 MEM[base: str_94, offset: 0B]+0 S1 A8]))) "../System/ugui.c":5453:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 321 320 322 46 (set (reg:SI 176 [ ivtmp.723 ])
        (plus:SI (reg:SI 176 [ ivtmp.723 ])
            (const_int 1 [0x1]))) 7 {*arm_addsi3}
     (nil))
(insn 322 321 323 46 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 178 [ _138 ])
            (const_int 10 [0xa]))) "../System/ugui.c":5453:12 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 323 322 327 46 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 338)
            (pc))) "../System/ugui.c":5453:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 338)
      ; pc falls through to BB 52
(code_label 327 323 328 48 476 (nil) [1 uses])
(note 328 327 329 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 329 328 330 48 (set (reg:SI 217)
        (plus:SI (reg/v:SI 162 [ char_width ])
            (reg/v:SI 164 [ char_h_space ]))) "../System/ugui.c":5458:98 7 {*arm_addsi3}
     (nil))
(insn 330 329 331 48 (set (reg/v:SI 177 [ xp ])
        (plus:SI (reg/v:SI 177 [ xp ])
            (reg:SI 217))) "../System/ugui.c":5458:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))
(debug_insn 331 330 332 48 (var_location:SI str (reg:SI 176 [ ivtmp.723 ])) -1
     (nil))
(debug_insn 332 331 333 48 (var_location:SI xp (reg/v:SI 177 [ xp ])) -1
     (nil))
(debug_insn 333 332 334 48 (debug_marker) "../System/ugui.c":5453:12 -1
     (nil))
(insn 334 333 335 48 (set (reg:SI 178 [ _138 ])
        (zero_extend:SI (mem:QI (reg:SI 176 [ ivtmp.723 ]) [0 MEM[base: str_94, offset: 0B]+0 S1 A8]))) "../System/ugui.c":5453:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 335 334 336 48 (set (reg:SI 176 [ ivtmp.723 ])
        (plus:SI (reg:SI 176 [ ivtmp.723 ])
            (const_int 1 [0x1]))) 7 {*arm_addsi3}
     (nil))
(insn 336 335 337 48 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 178 [ _138 ])
            (const_int 10 [0xa]))) "../System/ugui.c":5453:12 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 337 336 338 48 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 343)
            (pc))) "../System/ugui.c":5453:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 343)
(code_label 338 337 339 50 477 (nil) [1 uses])
(note 339 338 386 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 43
(code_label 386 339 385 51 485 (nil) [1 uses])
(note 385 386 14 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 14 385 343 51 (set (reg/v/f:SI 172 [ str ])
        (reg/v/f:SI 154 [ str ])) "../System/ugui.c":5453:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 154 [ str ])
        (nil)))
(code_label 343 14 344 52 475 (nil) [1 uses])
(note 344 343 345 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(debug_insn 345 344 346 52 (debug_marker) "../System/ugui.c":5460:7 -1
     (nil))
(insn 346 345 347 52 (set (reg/v/f:SI 154 [ str ])
        (plus:SI (reg/v/f:SI 172 [ str ])
            (const_int 1 [0x1]))) "../System/ugui.c":5460:10 7 {*arm_addsi3}
     (nil))
(debug_insn 347 346 348 52 (var_location:SI str (reg/v/f:SI 154 [ str ])) "../System/ugui.c":5460:10 -1
     (nil))
(debug_insn 348 347 349 52 (debug_marker) "../System/ugui.c":5461:7 -1
     (nil))
(insn 349 348 350 52 (set (reg:SI 218)
        (plus:SI (reg/v:SI 163 [ char_height ])
            (reg/v:SI 165 [ char_v_space ]))) "../System/ugui.c":5461:25 7 {*arm_addsi3}
     (nil))
(insn 350 349 351 52 (set (reg/v:SI 153 [ yp ])
        (plus:SI (reg/v:SI 153 [ yp ])
            (reg:SI 218))) "../System/ugui.c":5461:10 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 218)
        (nil)))
(debug_insn 351 350 352 52 (var_location:SI yp (reg/v:SI 153 [ yp ])) "../System/ugui.c":5461:10 -1
     (nil))
(debug_insn 352 351 353 52 (debug_marker) "../System/ugui.c":5431:9 -1
     (nil))
(insn 353 352 359 52 (set (reg:SI 178 [ _138 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 172 [ str ])
                    (const_int 1 [0x1])) [0 MEM[(char *)str_121 + 1B]+0 S1 A8]))) "../System/ugui.c":5436:15 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 172 [ str ])
        (nil)))
      ; pc falls through to BB 21
(code_label 359 353 360 53 459 (nil) [6 uses])
(note 360 359 0 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

;; Function _UG_TextboxUpdate (_UG_TextboxUpdate, funcdef_no=162, decl_uid=6324, cgraph_uid=163, symbol_order=174)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 40 n_edges 64 count 44 (  1.1)


_UG_TextboxUpdate

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 521
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={15d,10u} r1={12d,5u} r2={12d,4u} r3={10d,2u} r7={1d,39u} r12={14d} r13={1d,50u} r14={8d} r15={7d} r16={8d} r17={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={32d,25u} r101={7d} r102={1d,62u,3e} r103={1d,38u} r104={7d} r105={7d} r106={7d} r113={4d,4u} r119={1d,2u} r121={1d,2u} r124={1d,4u} r126={2d,8u} r127={2d,7u} r128={2d,7u} r142={2d,8u} r143={2d,7u} r144={2d,7u} r145={1d,3u} r147={1d,7u} r159={3d,9u} r160={1d,2u} r162={2d,7u} r173={2d,5u} r174={3d,12u} r180={2d,5u} r181={3d,12u} r183={1d,2u} r184={1d,2u} r187={1d,14u} r188={1d,37u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,1u} r201={1d,1u} r203={1d,1u} r204={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u} r210={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,2u} r227={1d,1u} r229={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r251={1d,1u} r252={1d,1u} r254={1d,1u} r256={1d,1u} r258={1d,1u} r260={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r273={1d,1u} r274={1d,1u} r276={1d,1u} r279={1d,1u} r280={1d,1u} r282={1d,1u} r283={1d,2u} r284={2d,4u} 
;;    total ref usage 1224{742d,479u,3e} in 371{364 regular + 7 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	 159 162
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 162
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 49 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 162
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 187 188 193 195
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 187 188 193 195
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 159 162 187 188
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 187 188

( 2 )->[4]->( 5 30 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(7){ }u14(13){ }u15(102){ }u16(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 159 162 187 188
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 196 198
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 187 188
;; live  gen 	 100 [cc] 196 198
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 159 162 187 188
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 187 188

( 4 )->[5]->( 7 42 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 159 162 187 188
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 199 201
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 187 188
;; live  gen 	 100 [cc] 199 201
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 159 162 187 188
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 187 188

( 5 )->[7]->( 9 17 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u31(7){ }u32(13){ }u33(102){ }u34(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 162 187 188
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 187
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 187 188
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 162 187 188
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 187 188

( 7 )->[9]->( 11 17 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u38(7){ }u39(13){ }u40(102){ }u41(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 162 187 188
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 187
;; lr  def 	 100 [cc] 203 204 206
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 187 188
;; live  gen 	 100 [cc] 203 204 206
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 162 187 188
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 187 188

( 9 )->[11]->( 13 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u49(7){ }u50(13){ }u51(102){ }u52(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 187 188
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 187
;; lr  def 	 100 [cc] 159 160 162 207 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 187 188
;; live  gen 	 100 [cc] 159 160 162 207 209
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160 162 187 188
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160 162 187 188

( 11 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u63(7){ }u64(13){ }u65(102){ }u66(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160 162 187 188
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 162
;; lr  def 	 159 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160 162 187 188
;; live  gen 	 159 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160 162 187 188
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160 162 187 188

( 13 11 )->[14]->( 16 17 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u71(7){ }u72(13){ }u73(102){ }u74(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160 162 187 188
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 210 212
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160 162 187 188
;; live  gen 	 100 [cc] 210 212
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 162 187 188
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 162 187 188

( 14 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u82(7){ }u83(13){ }u84(102){ }u85(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 162 187 188
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 187
;; lr  def 	 159 213 214
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 162 187 188
;; live  gen 	 159 213 214
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 162 187 188
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 162 187 188

( 9 7 16 14 )->[17]->( 49 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u91(7){ }u92(13){ }u93(102){ }u94(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 162 187 188
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 162 187 188
;; lr  def 	 100 [cc] 119 121 147 215 216 217 218 219 220 221
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 162 187 188
;; live  gen 	 100 [cc] 119 121 147 215 216 217 218 219 220 221
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 187 188
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 187 188

( 17 )->[18]->( 49 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u122(7){ }u123(13){ }u124(102){ }u125(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 187 188
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 187
;; lr  def 	 100 [cc] 222
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 187 188
;; live  gen 	 100 [cc] 222
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 187 188
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 187 188

( 18 )->[19]->( 20 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u130(7){ }u131(13){ }u132(102){ }u133(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 187 188
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 187 188
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 124 126 127 128 174 223 227 229 232 233 283
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 187 188
;; live  gen 	 0 [r0] 100 [cc] 124 126 127 128 174 223 227 229 232 233 283
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283

( 19 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u178(7){ }u179(13){ }u180(102){ }u181(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127
;; lr  def 	 126 127 189
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283
;; live  gen 	 126 127 189
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283

( 19 20 )->[21]->( 43 44 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u185(7){ }u186(13){ }u187(102){ }u188(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 174
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283

( 23 )->[22]->( 27 29 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u194(7){ }u195(13){ }u196(102){ }u197(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283 284
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 174
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283 284
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283 284
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283 284

( 44 )->[23]->( 29 22 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u202(7){ }u203(13){ }u204(102){ }u205(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 183 187 188 283 284
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 174 183
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 234 235
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 183 187 188 283 284
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 234 235
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283 284
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283 284

( 28 25 )->[25]->( 25 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u224(7){ }u225(13){ }u226(102){ }u227(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 173 174 187 188 283 284
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 127 173 174 284
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 173 237 238
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 173 174 187 188 283 284
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 173 237 238
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 173 174 187 188 283 284
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 173 174 187 188 283 284

( 25 )->[26]->( 28 29 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u244(7){ }u245(13){ }u246(102){ }u247(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283 284
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 174
;; lr  def 	 100 [cc] 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283 284
;; live  gen 	 100 [cc] 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283 284
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283 284

( 22 44 )->[27]->( 28 29 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u253(7){ }u254(13){ }u255(102){ }u256(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283 284
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283 284
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283 284
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283 284

( 27 26 )->[28]->( 25 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u260(7){ }u261(13){ }u262(102){ }u263(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283 284
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283 284
;; live  gen 	 173
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 173 174 187 188 283 284
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 173 174 187 188 283 284

( 23 26 22 27 )->[29]->( 42 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u267(7){ }u268(13){ }u269(102){ }u270(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 187 188 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 187 188 283
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 239 240 241 242 243 245 246 247 248 251 252 254 256 258 260 262 263
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 187 188 283
;; live  gen 	 0 [r0] 113 239 240 241 242 243 245 246 247 248 251 252 254 256 258 260 262 263
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 188
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 188

( 4 )->[30]->( 31 32 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u336(7){ }u337(13){ }u338(102){ }u339(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 187 188
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 187 188
;; lr  def 	 100 [cc] 142 143 144 145 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 187 188
;; live  gen 	 100 [cc] 142 143 144 145 181
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188

( 30 )->[31]->( 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u353(7){ }u354(13){ }u355(102){ }u356(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; lr  def 	 142 143 190
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188
;; live  gen 	 142 143 190
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188

( 30 31 )->[32]->( 46 47 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u360(7){ }u361(13){ }u362(102){ }u363(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 181
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188

( 35 )->[33]->( 40 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u369(7){ }u370(13){ }u371(102){ }u372(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188 284
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 181
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188 284
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188 284
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188 284

( 33 35 )->[34]->( 42 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u377(7){ }u378(13){ }u379(102){ }u380(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 188
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 188
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 188
;; live  gen 	 113
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 188
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 188

( 47 )->[35]->( 34 33 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u382(7){ }u383(13){ }u384(102){ }u385(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 184 188 284
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 184
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 264 265
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 184 188 284
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 264 265
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188 284
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188 284

( 41 37 )->[37]->( 37 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u404(7){ }u405(13){ }u406(102){ }u407(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 180 181 188 284
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 145 180 181 284
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 180 267 268
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 180 181 188 284
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 180 267 268
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 180 181 188 284
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 180 181 188 284

( 37 )->[38]->( 41 39 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u424(7){ }u425(13){ }u426(102){ }u427(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188 284
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 181
;; lr  def 	 100 [cc] 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188 284
;; live  gen 	 100 [cc] 181
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188 284
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188 284

( 38 40 )->[39]->( 42 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u433(7){ }u434(13){ }u435(102){ }u436(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 188
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 188
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 188
;; live  gen 	 113
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 188
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 188

( 33 47 )->[40]->( 41 39 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u438(7){ }u439(13){ }u440(102){ }u441(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188 284
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188 284
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188 284
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188 284

( 40 38 )->[41]->( 37 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u445(7){ }u446(13){ }u447(102){ }u448(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188 284
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188 284
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 180 181 188 284
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 180 181 188 284

( 29 34 39 5 )->[42]->( 49 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u452(7){ }u453(13){ }u454(102){ }u455(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 188
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 188
;; lr  def 	 269
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 188
;; live  gen 	 269
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 21 )->[43]->( 44 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u460(7){ }u461(13){ }u462(102){ }u463(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 174
;; lr  def 	 128 174 191
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283
;; live  gen 	 128 174 191
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283

( 43 21 )->[44]->( 23 27 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u467(7){ }u468(13){ }u469(102){ }u470(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 183 273 274 276 284
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283
;; live  gen 	 100 [cc] 183 273 274 276 284
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 183 187 188 283 284
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 183 187 188 283 284

( 32 )->[46]->( 47 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u481(7){ }u482(13){ }u483(102){ }u484(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 181
;; lr  def 	 144 181 192
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188
;; live  gen 	 144 181 192
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188

( 46 32 )->[47]->( 35 40 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u488(7){ }u489(13){ }u490(102){ }u491(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 184 279 280 282 284
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188
;; live  gen 	 100 [cc] 184 279 280 282 284
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 184 188 284
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 184 188 284

( 42 2 17 18 )->[49]->( 1 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u502(7){ }u503(13){ }u504(102){ }u505(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 49 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u506(7){ }u507(13){ }u508(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 33 to worklist
  Adding insn 44 to worklist
  Adding insn 51 to worklist
  Adding insn 59 to worklist
  Adding insn 67 to worklist
  Adding insn 83 to worklist
  Adding insn 102 to worklist
  Adding insn 136 to worklist
  Adding insn 131 to worklist
  Adding insn 127 to worklist
  Adding insn 123 to worklist
  Adding insn 119 to worklist
  Adding insn 141 to worklist
  Adding insn 193 to worklist
  Adding insn 178 to worklist
  Adding insn 175 to worklist
  Adding insn 170 to worklist
  Adding insn 165 to worklist
  Adding insn 163 to worklist
  Adding insn 159 to worklist
  Adding insn 155 to worklist
  Adding insn 151 to worklist
  Adding insn 202 to worklist
  Adding insn 210 to worklist
  Adding insn 226 to worklist
  Adding insn 222 to worklist
  Adding insn 216 to worklist
  Adding insn 247 to worklist
  Adding insn 240 to worklist
  Adding insn 254 to worklist
  Adding insn 263 to worklist
  Adding insn 345 to worklist
  Adding insn 340 to worklist
  Adding insn 338 to worklist
  Adding insn 334 to worklist
  Adding insn 330 to worklist
  Adding insn 326 to worklist
  Adding insn 317 to worklist
  Adding insn 311 to worklist
  Adding insn 307 to worklist
  Adding insn 304 to worklist
  Adding insn 301 to worklist
  Adding insn 298 to worklist
  Adding insn 295 to worklist
  Adding insn 291 to worklist
  Adding insn 288 to worklist
  Adding insn 285 to worklist
  Adding insn 282 to worklist
  Adding insn 366 to worklist
  Adding insn 375 to worklist
  Adding insn 383 to worklist
  Adding insn 401 to worklist
  Adding insn 396 to worklist
  Adding insn 390 to worklist
  Adding insn 422 to worklist
  Adding insn 415 to worklist
  Adding insn 429 to worklist
  Adding insn 439 to worklist
  Adding insn 461 to worklist
  Adding insn 483 to worklist
  Adding insn 504 to worklist
Finished finding needed instructions:
processing block 49 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 42 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 459 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 188
  Adding insn 346 to worklist
  Adding insn 344 to worklist
  Adding insn 343 to worklist
  Adding insn 342 to worklist
  Adding insn 336 to worklist
  Adding insn 332 to worklist
  Adding insn 328 to worklist
  Adding insn 324 to worklist
  Adding insn 315 to worklist
  Adding insn 313 to worklist
  Adding insn 310 to worklist
  Adding insn 306 to worklist
  Adding insn 303 to worklist
  Adding insn 300 to worklist
  Adding insn 297 to worklist
  Adding insn 293 to worklist
  Adding insn 290 to worklist
  Adding insn 287 to worklist
  Adding insn 284 to worklist
  Adding insn 281 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283 284
  Adding insn 253 to worklist
  Adding insn 250 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 173 174 187 188 283 284
  Adding insn 246 to worklist
  Adding insn 242 to worklist
  Adding insn 239 to worklist
  Adding insn 238 to worklist
  Adding insn 237 to worklist
  Adding insn 236 to worklist
  Adding insn 235 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 173 174 187 188 283 284
  Adding insn 8 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283 284
  Adding insn 262 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283 284
  Adding insn 209 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283 284
  Adding insn 225 to worklist
  Adding insn 223 to worklist
  Adding insn 221 to worklist
  Adding insn 220 to worklist
  Adding insn 219 to worklist
  Adding insn 218 to worklist
  Adding insn 217 to worklist
processing block 44 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 183 187 188 283 284
  Adding insn 482 to worklist
  Adding insn 481 to worklist
  Adding insn 479 to worklist
  Adding insn 477 to worklist
  Adding insn 475 to worklist
  Adding insn 474 to worklist
processing block 43 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283
  Adding insn 201 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 128 147 174 187 188 283
  Adding insn 192 to worklist
  Adding insn 183 to worklist
  Adding insn 182 to worklist
  Adding insn 181 to worklist
  Adding insn 180 to worklist
  Adding insn 177 to worklist
  Adding insn 174 to worklist
  Adding insn 169 to worklist
  Adding insn 168 to worklist
  Adding insn 167 to worklist
  Adding insn 161 to worklist
  Adding insn 157 to worklist
  Adding insn 149 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 187 188
  Adding insn 140 to worklist
  Adding insn 139 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 147 187 188
  Adding insn 135 to worklist
  Adding insn 134 to worklist
  Adding insn 130 to worklist
  Adding insn 129 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 118 to worklist
  Adding insn 117 to worklist
  Adding insn 111 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 162 187 188
  Adding insn 107 to worklist
  Adding insn 106 to worklist
  Adding insn 105 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 162 187 188
  Adding insn 101 to worklist
  Adding insn 100 to worklist
  Adding insn 98 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160 162 187 188
  Adding insn 89 to worklist
  Adding insn 86 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160 162 187 188
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 73 to worklist
  Adding insn 70 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 162 187 188
  Adding insn 66 to worklist
  Adding insn 65 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 162 187 188
  Adding insn 58 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 159 162 187 188
  Adding insn 50 to worklist
  Adding insn 49 to worklist
  Adding insn 47 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 188
  Adding insn 385 to worklist
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 188
  Adding insn 431 to worklist
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188 284
  Adding insn 428 to worklist
  Adding insn 425 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 180 181 188 284
  Adding insn 421 to worklist
  Adding insn 417 to worklist
  Adding insn 414 to worklist
  Adding insn 413 to worklist
  Adding insn 412 to worklist
  Adding insn 411 to worklist
  Adding insn 410 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 180 181 188 284
  Adding insn 12 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188 284
  Adding insn 438 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188 284
  Adding insn 382 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188 284
  Adding insn 400 to worklist
  Adding insn 397 to worklist
  Adding insn 395 to worklist
  Adding insn 394 to worklist
  Adding insn 393 to worklist
  Adding insn 392 to worklist
  Adding insn 391 to worklist
processing block 47 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 184 188 284
  Adding insn 503 to worklist
  Adding insn 502 to worklist
  Adding insn 500 to worklist
  Adding insn 498 to worklist
  Adding insn 496 to worklist
  Adding insn 495 to worklist
processing block 46 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188
  Adding insn 374 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143 144 145 181 188
  Adding insn 365 to worklist
  Adding insn 356 to worklist
  Adding insn 355 to worklist
  Adding insn 354 to worklist
  Adding insn 353 to worklist
  Adding insn 352 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 159 162 187 188
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 159 162 187 188
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 40 n_edges 64 count 44 (  1.1)
;; Following path with 14 sets: 2 
;; Following path with 5 sets: 4 
;; Following path with 16 sets: 30 
;; Following path with 3 sets: 31 
;; Following path with 6 sets: 32 
;; Following path with 3 sets: 46 
;; Following path with 11 sets: 47 
;; Following path with 13 sets: 35 
;; Following path with 4 sets: 33 
;; Following path with 3 sets: 40 
;; Following path with 4 sets: 41 
;; Following path with 16 sets: 37 
;; Following path with 6 sets: 38 
;; Following path with 1 sets: 39 
;; Following path with 1 sets: 34 
;; Following path with 5 sets: 5 
;; Following path with 7 sets: 7 
;; Following path with 5 sets: 9 
;; Following path with 14 sets: 11 
;; Following path with 8 sets: 13 
;; Following path with 7 sets: 14 
;; Following path with 5 sets: 16 
;; Following path with 25 sets: 17 
;; Following path with 4 sets: 18 
;; Following path with 48 sets: 19 
;; Following path with 3 sets: 20 
;; Following path with 6 sets: 21 
;; Following path with 3 sets: 43 
;; Following path with 11 sets: 44 
;; Following path with 13 sets: 23 
;; Following path with 4 sets: 22 
;; Following path with 3 sets: 27 
;; Following path with 4 sets: 28 
;; Following path with 16 sets: 25 
;; Following path with 6 sets: 26 
;; Following path with 70 sets: 29 
;; Following path with 12 sets: 42 
starting the processing of deferred insns
ending the processing of deferred insns


_UG_TextboxUpdate

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={15d,10u} r1={12d,5u} r2={12d,4u} r3={10d,2u} r7={1d,39u} r12={14d} r13={1d,50u} r14={8d} r15={7d} r16={8d} r17={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={32d,25u} r101={7d} r102={1d,62u,3e} r103={1d,38u} r104={7d} r105={7d} r106={7d} r113={4d,4u} r119={1d,2u} r121={1d,2u} r124={1d,4u} r126={2d,8u} r127={2d,7u} r128={2d,7u} r142={2d,8u} r143={2d,7u} r144={2d,7u} r145={1d,3u} r147={1d,7u} r159={3d,9u} r160={1d,2u} r162={2d,7u} r173={2d,5u} r174={3d,12u} r180={2d,5u} r181={3d,12u} r183={1d,2u} r184={1d,2u} r187={1d,14u} r188={1d,37u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,1u} r201={1d,1u} r203={1d,1u} r204={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u} r210={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,2u} r227={1d,1u} r229={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r251={1d,1u} r252={1d,1u} r254={1d,1u} r256={1d,1u} r258={1d,1u} r260={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r273={1d,1u} r274={1d,1u} r276={1d,1u} r279={1d,1u} r280={1d,1u} r282={1d,1u} r283={1d,2u} r284={2d,4u} 
;;    total ref usage 1224{742d,479u,3e} in 371{364 regular + 7 call} insns.
(note 19 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 19 3 2 (set (reg/v/f:SI 187 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":8039:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 188 [ obj ])
        (reg:SI 1 r1 [ obj ])) "../System/ugui.c":8039:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ obj ])
        (nil)))
(note 4 3 21 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 21 4 22 2 (debug_marker) "../System/ugui.c":8040:4 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../System/ugui.c":8041:4 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/ugui.c":8042:4 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":8045:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:SI D#76 (mem/f:SI (plus:SI (reg/v/f:SI 188 [ obj ])
            (const_int 44 [0x2c])) [10 obj_44(D)->data+0 S4 A32])) "../System/ugui.c":8045:8 -1
     (nil))
(debug_insn 26 25 27 2 (var_location:SI txb (debug_expr:SI D#76)) "../System/ugui.c":8045:8 -1
     (nil))
(debug_insn 27 26 28 2 (debug_marker) "../System/ugui.c":8056:4 -1
     (nil))
(insn 28 27 29 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 188 [ obj ]) [0 obj_44(D)->state+0 S1 A32]))) "../System/ugui.c":8056:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 29 28 31 2 (set (reg:SI 193)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 32 [0x20]))) "../System/ugui.c":8056:7 90 {*arm_andsi3_insn}
     (nil))
(insn 31 29 32 2 (set (reg:SI 195)
        (zero_extend:SI (subreg:QI (reg:SI 193) 0))) "../System/ugui.c":8056:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 193)
        (nil)))
(insn 32 31 33 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 195)
            (const_int 0 [0]))) "../System/ugui.c":8056:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 195)
        (nil)))
(jump_insn 33 32 37 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) "../System/ugui.c":8056:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 37)
      ; pc falls through to BB 49
(code_label 37 33 38 4 513 (nil) [1 uses])
(note 38 37 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 4 (debug_marker) "../System/ugui.c":8058:7 -1
     (nil))
(insn 40 39 42 4 (set (reg:SI 196)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 8 [0x8]))) "../System/ugui.c":8058:10 90 {*arm_andsi3_insn}
     (nil))
(insn 42 40 43 4 (set (reg:SI 198)
        (zero_extend:SI (subreg:QI (reg:SI 196) 0))) "../System/ugui.c":8058:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 196)
        (nil)))
(insn 43 42 44 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 198)
            (const_int 0 [0]))) "../System/ugui.c":8058:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 198)
        (nil)))
(jump_insn 44 43 45 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 349)
            (pc))) "../System/ugui.c":8058:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 349)
(note 45 44 46 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 5 (debug_marker) "../System/ugui.c":8061:10 -1
     (nil))
(insn 47 46 49 5 (set (reg:SI 199)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 64 [0x40]))) "../System/ugui.c":8061:13 90 {*arm_andsi3_insn}
     (nil))
(insn 49 47 50 5 (set (reg:SI 201)
        (zero_extend:SI (subreg:QI (reg:SI 199) 0))) "../System/ugui.c":8061:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))
(insn 50 49 51 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 201)
            (const_int 0 [0]))) "../System/ugui.c":8061:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 201)
        (nil)))
(jump_insn 51 50 52 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 447)
            (pc))) "../System/ugui.c":8061:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 447)
(note 52 51 53 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 53 52 54 7 (debug_marker) "../System/ugui.c":8063:13 -1
     (nil))
(debug_insn 54 53 55 7 (var_location:SI wnd (reg/v/f:SI 187 [ wnd ])) "../System/ugui.c":8063:13 -1
     (nil))
(debug_insn 55 54 56 7 (var_location:SI a (debug_implicit_ptr:SI a)) "../System/ugui.c":8063:13 -1
     (nil))
(debug_insn 56 55 57 7 (debug_marker:BLK) "../System/ugui.c":6402:11 -1
     (nil))
(debug_insn 57 56 58 7 (debug_marker) "../System/ugui.c":6404:4 -1
     (nil))
(insn 58 57 59 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 187 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6404:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 59 58 60 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 109)
            (pc))) "../System/ugui.c":6404:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 9341556 (nil)))
 -> 109)
(note 60 59 61 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 63 9 (set (reg:SI 203 [ wnd_46(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 187 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_46(D)->state+0 S1 A32]))) "../System/ugui.c":6404:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 63 61 65 9 (set (reg:SI 204)
        (and:SI (reg:SI 203 [ wnd_46(D)->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":6404:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 203 [ wnd_46(D)->state ])
        (nil)))
(insn 65 63 66 9 (set (reg:SI 206)
        (zero_extend:SI (subreg:QI (reg:SI 204) 0))) "../System/ugui.c":6404:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 204)
        (nil)))
(insn 66 65 67 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 206)
            (const_int 0 [0]))) "../System/ugui.c":6404:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 206)
        (nil)))
(jump_insn 67 66 68 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 109)
            (pc))) "../System/ugui.c":6404:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 40909564 (nil)))
 -> 109)
(note 68 67 69 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 69 68 70 11 (debug_marker) "../System/ugui.c":6406:7 -1
     (nil))
(insn 70 69 71 11 (set (reg:SI 162 [ a$xs ])
        (mem:SI (plus:SI (reg/v/f:SI 187 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_46(D)->xs+0 S4 A32])) "../System/ugui.c":6406:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 71 70 72 11 (var_location:SI a$xs (reg:SI 162 [ a$xs ])) "../System/ugui.c":6406:13 -1
     (nil))
(debug_insn 72 71 73 11 (debug_marker) "../System/ugui.c":6407:7 -1
     (nil))
(insn 73 72 74 11 (set (reg:SI 159 [ a$ys ])
        (mem:SI (plus:SI (reg/v/f:SI 187 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_46(D)->ys+0 S4 A32])) "../System/ugui.c":6407:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 74 73 75 11 (var_location:SI a$ys (reg:SI 159 [ a$ys ])) "../System/ugui.c":6407:13 -1
     (nil))
(debug_insn 75 74 76 11 (debug_marker) "../System/ugui.c":6408:7 -1
     (nil))
(debug_insn 76 75 77 11 (debug_marker) "../System/ugui.c":6409:7 -1
     (nil))
(debug_insn 77 76 78 11 (debug_marker) "../System/ugui.c":6410:7 -1
     (nil))
(insn 78 77 79 11 (set (reg:SI 160 [ _101 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 187 [ wnd ])
                    (const_int 36 [0x24])) [0 wnd_46(D)->style+0 S1 A32]))) "../System/ugui.c":6410:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 79 78 81 11 (set (reg:SI 207)
        (and:SI (reg:SI 160 [ _101 ])
            (const_int 1 [0x1]))) "../System/ugui.c":6410:10 90 {*arm_andsi3_insn}
     (nil))
(insn 81 79 82 11 (set (reg:SI 209)
        (zero_extend:SI (subreg:QI (reg:SI 207) 0))) "../System/ugui.c":6410:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 207)
        (nil)))
(insn 82 81 83 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 209)
            (const_int 0 [0]))) "../System/ugui.c":6410:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 209)
        (nil)))
(jump_insn 83 82 84 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 93)
            (pc))) "../System/ugui.c":6410:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 93)
(note 84 83 85 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 85 84 86 13 (debug_marker) "../System/ugui.c":6412:10 -1
     (nil))
(insn 86 85 87 13 (set (reg:SI 162 [ a$xs ])
        (plus:SI (reg:SI 162 [ a$xs ])
            (const_int 3 [0x3]))) "../System/ugui.c":6412:15 7 {*arm_addsi3}
     (nil))
(debug_insn 87 86 88 13 (var_location:SI a$xs (reg:SI 162 [ a$xs ])) "../System/ugui.c":6412:15 -1
     (nil))
(debug_insn 88 87 89 13 (debug_marker) "../System/ugui.c":6413:10 -1
     (nil))
(insn 89 88 90 13 (set (reg:SI 159 [ a$ys ])
        (plus:SI (reg:SI 159 [ a$ys ])
            (const_int 3 [0x3]))) "../System/ugui.c":6413:15 7 {*arm_addsi3}
     (nil))
(debug_insn 90 89 91 13 (var_location:SI a$ys (reg:SI 159 [ a$ys ])) "../System/ugui.c":6413:15 -1
     (nil))
(debug_insn 91 90 92 13 (debug_marker) "../System/ugui.c":6414:10 -1
     (nil))
(debug_insn 92 91 93 13 (debug_marker) "../System/ugui.c":6415:10 -1
     (nil))
(code_label 93 92 94 14 518 (nil) [1 uses])
(note 94 93 95 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 95 94 96 14 (var_location:SI a$ys (reg:SI 159 [ a$ys ])) -1
     (nil))
(debug_insn 96 95 97 14 (var_location:SI a$xs (reg:SI 162 [ a$xs ])) -1
     (nil))
(debug_insn 97 96 98 14 (debug_marker) "../System/ugui.c":6417:7 -1
     (nil))
(insn 98 97 100 14 (set (reg:SI 210)
        (and:SI (reg:SI 160 [ _101 ])
            (const_int 2 [0x2]))) "../System/ugui.c":6417:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160 [ _101 ])
        (nil)))
(insn 100 98 101 14 (set (reg:SI 212)
        (zero_extend:SI (subreg:QI (reg:SI 210) 0))) "../System/ugui.c":6417:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 210)
        (nil)))
(insn 101 100 102 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 212)
            (const_int 0 [0]))) "../System/ugui.c":6417:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 212)
        (nil)))
(jump_insn 102 101 103 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 109)
            (pc))) "../System/ugui.c":6417:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 109)
(note 103 102 104 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 104 103 105 16 (debug_marker) "../System/ugui.c":6419:10 -1
     (nil))
(insn 105 104 106 16 (set (reg:SI 213 [ wnd_46(D)->title.height ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 187 [ wnd ])
                    (const_int 68 [0x44])) [0 wnd_46(D)->title.height+0 S1 A32]))) "../System/ugui.c":6419:28 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 106 105 107 16 (set (reg:SI 214)
        (plus:SI (reg:SI 213 [ wnd_46(D)->title.height ])
            (const_int 1 [0x1]))) "../System/ugui.c":6419:35 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 213 [ wnd_46(D)->title.height ])
        (nil)))
(insn 107 106 108 16 (set (reg:SI 159 [ a$ys ])
        (plus:SI (reg:SI 159 [ a$ys ])
            (reg:SI 214))) "../System/ugui.c":6419:15 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 214)
        (nil)))
(debug_insn 108 107 109 16 (var_location:SI a$ys (reg:SI 159 [ a$ys ])) "../System/ugui.c":6419:15 -1
     (nil))
(code_label 109 108 110 17 517 (nil) [3 uses])
(note 110 109 111 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 112 17 (set (reg/v/f:SI 147 [ txb ])
        (mem/f:SI (plus:SI (reg/v/f:SI 188 [ obj ])
                (const_int 44 [0x2c])) [10 obj_44(D)->data+0 S4 A32])) "../System/ugui.c":8045:8 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 112 111 113 17 (var_location:SI a$ys (reg:SI 159 [ a$ys ])) -1
     (nil))
(debug_insn 113 112 114 17 (var_location:SI a$xs (reg:SI 162 [ a$xs ])) -1
     (nil))
(debug_insn 114 113 115 17 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":8063:13 -1
     (nil))
(debug_insn 115 114 116 17 (var_location:SI a (clobber (const_int 0 [0]))) "../System/ugui.c":8063:13 -1
     (nil))
(debug_insn 116 115 117 17 (debug_marker) "../System/ugui.c":8064:13 -1
     (nil))
(insn 117 116 118 17 (set (reg:SI 216 [ obj_44(D)->a_rel.xs ])
        (mem:SI (plus:SI (reg/v/f:SI 188 [ obj ])
                (const_int 24 [0x18])) [1 obj_44(D)->a_rel.xs+0 S4 A32])) "../System/ugui.c":8064:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 119 17 (set (reg:SI 215)
        (plus:SI (reg:SI 216 [ obj_44(D)->a_rel.xs ])
            (reg:SI 162 [ a$xs ]))) "../System/ugui.c":8064:43 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 216 [ obj_44(D)->a_rel.xs ])
        (nil)))
(insn 119 118 120 17 (set (mem:SI (plus:SI (reg/v/f:SI 188 [ obj ])
                (const_int 8 [0x8])) [1 obj_44(D)->a_abs.xs+0 S4 A32])
        (reg:SI 215)) "../System/ugui.c":8064:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 215)
        (nil)))
(debug_insn 120 119 121 17 (debug_marker) "../System/ugui.c":8065:13 -1
     (nil))
(insn 121 120 122 17 (set (reg:SI 218 [ obj_44(D)->a_rel.ys ])
        (mem:SI (plus:SI (reg/v/f:SI 188 [ obj ])
                (const_int 28 [0x1c])) [1 obj_44(D)->a_rel.ys+0 S4 A32])) "../System/ugui.c":8065:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 121 123 17 (set (reg:SI 217)
        (plus:SI (reg:SI 218 [ obj_44(D)->a_rel.ys ])
            (reg:SI 159 [ a$ys ]))) "../System/ugui.c":8065:43 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 218 [ obj_44(D)->a_rel.ys ])
        (nil)))
(insn 123 122 124 17 (set (mem:SI (plus:SI (reg/v/f:SI 188 [ obj ])
                (const_int 12 [0xc])) [1 obj_44(D)->a_abs.ys+0 S4 A32])
        (reg:SI 217)) "../System/ugui.c":8065:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))
(debug_insn 124 123 125 17 (debug_marker) "../System/ugui.c":8066:13 -1
     (nil))
(insn 125 124 126 17 (set (reg:SI 219 [ obj_44(D)->a_rel.xe ])
        (mem:SI (plus:SI (reg/v/f:SI 188 [ obj ])
                (const_int 32 [0x20])) [1 obj_44(D)->a_rel.xe+0 S4 A32])) "../System/ugui.c":8066:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 127 17 (set (reg:SI 119 [ _9 ])
        (plus:SI (reg:SI 162 [ a$xs ])
            (reg:SI 219 [ obj_44(D)->a_rel.xe ]))) "../System/ugui.c":8066:43 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 219 [ obj_44(D)->a_rel.xe ])
        (expr_list:REG_DEAD (reg:SI 162 [ a$xs ])
            (nil))))
(insn 127 126 128 17 (set (mem:SI (plus:SI (reg/v/f:SI 188 [ obj ])
                (const_int 16 [0x10])) [1 obj_44(D)->a_abs.xe+0 S4 A32])
        (reg:SI 119 [ _9 ])) "../System/ugui.c":8066:27 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 128 127 129 17 (debug_marker) "../System/ugui.c":8067:13 -1
     (nil))
(insn 129 128 130 17 (set (reg:SI 220 [ obj_44(D)->a_rel.ye ])
        (mem:SI (plus:SI (reg/v/f:SI 188 [ obj ])
                (const_int 36 [0x24])) [1 obj_44(D)->a_rel.ye+0 S4 A32])) "../System/ugui.c":8067:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 129 131 17 (set (reg:SI 121 [ _11 ])
        (plus:SI (reg:SI 159 [ a$ys ])
            (reg:SI 220 [ obj_44(D)->a_rel.ye ]))) "../System/ugui.c":8067:43 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 220 [ obj_44(D)->a_rel.ye ])
        (expr_list:REG_DEAD (reg:SI 159 [ a$ys ])
            (nil))))
(insn 131 130 132 17 (set (mem:SI (plus:SI (reg/v/f:SI 188 [ obj ])
                (const_int 20 [0x14])) [1 obj_44(D)->a_abs.ye+0 S4 A32])
        (reg:SI 121 [ _11 ])) "../System/ugui.c":8067:27 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 132 131 134 17 (debug_marker) "../System/ugui.c":8068:13 -1
     (nil))
(insn 134 132 135 17 (set (reg:SI 221 [ wnd_46(D)->ye ])
        (mem:SI (plus:SI (reg/v/f:SI 187 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_46(D)->ye+0 S4 A32])) "../System/ugui.c":8068:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 135 134 136 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121 [ _11 ])
            (reg:SI 221 [ wnd_46(D)->ye ]))) "../System/ugui.c":8068:16 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 221 [ wnd_46(D)->ye ])
        (expr_list:REG_DEAD (reg:SI 121 [ _11 ])
            (nil))))
(jump_insn 136 135 137 17 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 508)
            (pc))) "../System/ugui.c":8068:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 508)
(note 137 136 138 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 138 137 139 18 (debug_marker) "../System/ugui.c":8069:13 -1
     (nil))
(insn 139 138 140 18 (set (reg:SI 222 [ wnd_46(D)->xe ])
        (mem:SI (plus:SI (reg/v/f:SI 187 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_46(D)->xe+0 S4 A32])) "../System/ugui.c":8069:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 139 141 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _9 ])
            (reg:SI 222 [ wnd_46(D)->xe ]))) "../System/ugui.c":8069:16 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 222 [ wnd_46(D)->xe ])
        (expr_list:REG_DEAD (reg:SI 119 [ _9 ])
            (nil))))
(jump_insn 141 140 142 18 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 508)
            (pc))) "../System/ugui.c":8069:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 508)
(note 142 141 143 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 143 142 144 19 (debug_marker) "../System/ugui.c":8071:13 -1
     (nil))
(debug_insn 144 143 145 19 (var_location:SI wnd (reg/v/f:SI 187 [ wnd ])) "../System/ugui.c":8071:13 -1
     (nil))
(debug_insn 145 144 146 19 (var_location:SI obj (reg/v/f:SI 188 [ obj ])) "../System/ugui.c":8071:13 -1
     (nil))
(debug_insn 146 145 147 19 (debug_marker:BLK) "../System/ugui.c":5684:6 -1
     (nil))
(debug_insn 147 146 148 19 (debug_marker) "../System/ugui.c":5686:2 -1
     (nil))
(debug_insn 148 147 149 19 (debug_marker) "../System/ugui.c":5687:2 -1
     (nil))
(insn 149 148 151 19 (set (reg:SI 223)
        (const_int 2 [0x2])) "../System/ugui.c":5687:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 151 149 152 19 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -41 [0xffffffffffffffd7])) [0 MEM[(struct  *)_72].event+0 S1 A8])
        (subreg:QI (reg:SI 223) 0)) "../System/ugui.c":5687:12 263 {*arm_movqi_insn}
     (nil))
(debug_insn 152 151 155 19 (debug_marker) "../System/ugui.c":5688:2 -1
     (nil))
(insn 155 152 156 19 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -44 [0xffffffffffffffd4])) [0 MEM[(struct  *)_72].type+0 S1 A32])
        (subreg:QI (reg:SI 223) 0)) "../System/ugui.c":5688:11 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 223)
        (nil)))
(debug_insn 156 155 157 19 (debug_marker) "../System/ugui.c":5689:2 -1
     (nil))
(insn 157 156 159 19 (set (reg:SI 227 [ obj_44(D)->type ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 188 [ obj ])
                    (const_int 40 [0x28])) [0 obj_44(D)->type+0 S1 A32]))) "../System/ugui.c":5689:9 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 159 157 160 19 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -43 [0xffffffffffffffd5])) [0 MEM[(struct  *)_72].id+0 S1 A8])
        (subreg:QI (reg:SI 227 [ obj_44(D)->type ]) 0)) "../System/ugui.c":5689:9 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 227 [ obj_44(D)->type ])
        (nil)))
(debug_insn 160 159 161 19 (debug_marker) "../System/ugui.c":5690:2 -1
     (nil))
(insn 161 160 163 19 (set (reg:SI 229 [ obj_44(D)->id ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 188 [ obj ])
                    (const_int 41 [0x29])) [0 obj_44(D)->id+0 S1 A8]))) "../System/ugui.c":5690:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 163 161 164 19 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -42 [0xffffffffffffffd6])) [0 MEM[(struct  *)_72].sub_id+0 S1 A16])
        (subreg:QI (reg:SI 229 [ obj_44(D)->id ]) 0)) "../System/ugui.c":5690:13 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 229 [ obj_44(D)->id ])
        (nil)))
(debug_insn 164 163 165 19 (debug_marker) "../System/ugui.c":5691:2 -1
     (nil))
(insn 165 164 166 19 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -40 [0xffffffffffffffd8])) [10 MEM[(struct  *)_72].src+0 S4 A32])
        (reg/v/f:SI 188 [ obj ])) "../System/ugui.c":5691:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 166 165 167 19 (debug_marker) "../System/ugui.c":5693:2 -1
     (nil))
(insn 167 166 168 19 (set (reg/f:SI 283)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -44 [0xffffffffffffffd4]))) "../System/ugui.c":5693:2 7 {*arm_addsi3}
     (nil))
(insn 168 167 169 19 (set (reg/f:SI 232 [ wnd_46(D)->cb ])
        (mem/f:SI (plus:SI (reg/v/f:SI 187 [ wnd ])
                (const_int 72 [0x48])) [20 wnd_46(D)->cb+0 S4 A32])) "../System/ugui.c":5693:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 169 168 170 19 (set (reg:SI 0 r0)
        (reg/f:SI 283)) "../System/ugui.c":5693:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -44 [0xffffffffffffffd4]))
        (nil)))
(call_insn 170 169 171 19 (parallel [
            (call (mem:SI (reg/f:SI 232 [ wnd_46(D)->cb ]) [0 *_79 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":5693:2 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 232 [ wnd_46(D)->cb ])
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (nil)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 171 170 172 19 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":8071:13 -1
     (nil))
(debug_insn 172 171 173 19 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":8071:13 -1
     (nil))
(debug_insn 173 172 174 19 (debug_marker) "../System/ugui.c":8074:13 -1
     (nil))
(insn 174 173 175 19 (set (reg:SI 124 [ _14 ])
        (mem:SI (plus:SI (reg/v/f:SI 147 [ txb ])
                (const_int 16 [0x10])) [1 txb_45->bc+0 S4 A32])) "../System/ugui.c":8074:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 175 174 176 19 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [1 MEM[(struct  *)_72].bc+0 S4 A32])
        (reg:SI 124 [ _14 ])) "../System/ugui.c":8074:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 176 175 177 19 (debug_marker) "../System/ugui.c":8075:13 -1
     (nil))
(insn 177 176 178 19 (set (reg:SI 233 [ txb_45->fc ])
        (mem:SI (plus:SI (reg/v/f:SI 147 [ txb ])
                (const_int 12 [0xc])) [1 txb_45->fc+0 S4 A32])) "../System/ugui.c":8075:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 178 177 179 19 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -20 [0xffffffffffffffec])) [1 MEM[(struct  *)_72].fc+0 S4 A32])
        (reg:SI 233 [ txb_45->fc ])) "../System/ugui.c":8075:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 233 [ txb_45->fc ])
        (nil)))
(debug_insn 179 178 180 19 (debug_marker) "../System/ugui.c":8077:13 -1
     (nil))
(insn 180 179 181 19 (set (reg/v:SI 126 [ x1 ])
        (mem:SI (plus:SI (reg/v/f:SI 188 [ obj ])
                (const_int 8 [0x8])) [1 obj_44(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":8077:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 181 180 182 19 (set (reg/v:SI 174 [ y1 ])
        (mem:SI (plus:SI (reg/v/f:SI 188 [ obj ])
                (const_int 12 [0xc])) [1 obj_44(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":8077:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 182 181 183 19 (set (reg/v:SI 127 [ x2 ])
        (mem:SI (plus:SI (reg/v/f:SI 188 [ obj ])
                (const_int 16 [0x10])) [1 obj_44(D)->a_abs.xe+0 S4 A32])) "../System/ugui.c":8077:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 183 182 184 19 (set (reg/v:SI 128 [ y2 ])
        (mem:SI (plus:SI (reg/v/f:SI 188 [ obj ])
                (const_int 20 [0x14])) [1 obj_44(D)->a_abs.ye+0 S4 A32])) "../System/ugui.c":8077:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 184 183 185 19 (var_location:SI x1 (reg/v:SI 126 [ x1 ])) "../System/ugui.c":8077:13 -1
     (nil))
(debug_insn 185 184 186 19 (var_location:SI y1 (reg/v:SI 174 [ y1 ])) "../System/ugui.c":8077:13 -1
     (nil))
(debug_insn 186 185 187 19 (var_location:SI x2 (reg/v:SI 127 [ x2 ])) "../System/ugui.c":8077:13 -1
     (nil))
(debug_insn 187 186 188 19 (var_location:SI y2 (reg/v:SI 128 [ y2 ])) "../System/ugui.c":8077:13 -1
     (nil))
(debug_insn 188 187 189 19 (var_location:SI c (reg:SI 124 [ _14 ])) "../System/ugui.c":8077:13 -1
     (nil))
(debug_insn 189 188 190 19 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 190 189 191 19 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 191 190 192 19 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 192 191 193 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 126 [ x1 ])
            (reg/v:SI 127 [ x2 ]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 193 192 194 19 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 195)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 195)
(note 194 193 5 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 5 194 6 20 (set (reg:SI 189 [ x1 ])
        (reg/v:SI 126 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 126 [ x1 ])
        (nil)))
(insn 6 5 7 20 (set (reg/v:SI 126 [ x1 ])
        (reg/v:SI 127 [ x2 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ x2 ])
        (nil)))
(insn 7 6 195 20 (set (reg/v:SI 127 [ x2 ])
        (reg:SI 189 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 189 [ x1 ])
        (nil)))
(code_label 195 7 196 21 520 (nil) [1 uses])
(note 196 195 197 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 197 196 198 21 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 198 197 199 21 (var_location:SI x2 (reg/v:SI 127 [ x2 ])) -1
     (nil))
(debug_insn 199 198 200 21 (var_location:SI x1 (reg/v:SI 126 [ x1 ])) -1
     (nil))
(debug_insn 200 199 201 21 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 201 200 202 21 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 174 [ y1 ])
            (reg/v:SI 128 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 202 201 206 21 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 466)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 466)
      ; pc falls through to BB 44
(note 206 202 207 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 207 206 208 22 (var_location:SI m (reg/v:SI 174 [ y1 ])) -1
     (nil))
(debug_insn 208 207 209 22 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 209 208 210 22 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ y2 ])
            (reg/v:SI 174 [ y1 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 210 209 476 22 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 258)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673196 (nil)))
 -> 258)
      ; pc falls through to BB 29
(code_label 476 210 214 23 538 (nil) [1 uses])
(note 214 476 215 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 215 214 216 23 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 216 215 217 23 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 124 [ _14 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 217 216 218 23 (set (reg/f:SI 234 [ gui.4_161->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 183 [ gui.4_161 ])
                (const_int 124 [0x7c])) [10 gui.4_161->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 183 [ gui.4_161 ])
        (nil)))
(insn 218 217 219 23 (set (reg:SI 3 r3)
        (reg/v:SI 128 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 219 218 220 23 (set (reg:SI 2 r2)
        (reg/v:SI 127 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 220 219 221 23 (set (reg:SI 1 r1)
        (reg/v:SI 174 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 221 220 222 23 (set (reg:SI 0 r0)
        (reg/v:SI 126 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 222 221 223 23 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 234 [ gui.4_161->driver[1].driver ]) [0 *_118 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 234 [ gui.4_161->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 223 222 225 23 (set (reg:SI 235)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 225 223 226 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 235)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 235)
        (nil)))
(jump_insn 226 225 245 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 271)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 271)
      ; pc falls through to BB 22
(code_label 245 226 231 25 526 (nil) [1 uses])
(note 231 245 232 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 232 231 233 25 (var_location:SI n (reg/v:SI 173 [ n ])) -1
     (nil))
(debug_insn 233 232 235 25 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 235 233 236 25 (set (reg/f:SI 237 [ gui ])
        (mem/f/c:SI (reg/f:SI 284) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 236 235 237 25 (set (reg/f:SI 238 [ gui.6_124->pset ])
        (mem/f:SI (reg/f:SI 237 [ gui ]) [3 gui.6_124->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 237 [ gui ])
        (nil)))
(insn 237 236 238 25 (set (reg:SI 2 r2)
        (reg:SI 124 [ _14 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 238 237 239 25 (set (reg:SI 1 r1)
        (reg/v:SI 174 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 239 238 240 25 (set (reg:SI 0 r0)
        (reg/v:SI 173 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 240 239 241 25 (parallel [
            (call (mem:SI (reg/f:SI 238 [ gui.6_124->pset ]) [0 *_125 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 238 [ gui.6_124->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 241 240 242 25 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 242 241 243 25 (set (reg/v:SI 173 [ n ])
        (plus:SI (reg/v:SI 173 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 243 242 244 25 (var_location:SI n (reg/v:SI 173 [ n ])) -1
     (nil))
(debug_insn 244 243 246 25 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 246 244 247 25 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ x2 ])
            (reg/v:SI 173 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 247 246 248 25 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 245)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 245)
(note 248 247 249 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 249 248 250 26 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 250 249 251 26 (set (reg/v:SI 174 [ y1 ])
        (plus:SI (reg/v:SI 174 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 251 250 252 26 (var_location:SI m (reg/v:SI 174 [ y1 ])) -1
     (nil))
(debug_insn 252 251 253 26 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 253 252 254 26 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 174 [ y1 ])
            (reg/v:SI 128 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 254 253 258 26 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 264)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 264)
      ; pc falls through to BB 29
(code_label 258 254 259 27 523 (nil) [1 uses])
(note 259 258 260 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 260 259 262 27 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(insn 262 260 263 27 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 126 [ x1 ])
            (reg/v:SI 127 [ x2 ]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 263 262 264 27 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 271)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 271)
(code_label 264 263 265 28 527 (nil) [1 uses])
(note 265 264 266 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 266 265 267 28 (var_location:SI m (reg/v:SI 174 [ y1 ])) -1
     (nil))
(debug_insn 267 266 268 28 (var_location:SI n (reg/v:SI 126 [ x1 ])) -1
     (nil))
(debug_insn 268 267 8 28 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 8 268 271 28 (set (reg/v:SI 173 [ n ])
        (reg/v:SI 126 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 25
(code_label 271 8 272 29 524 (nil) [2 uses])
(note 272 271 273 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 273 272 274 29 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":8077:13 -1
     (nil))
(debug_insn 274 273 275 29 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":8077:13 -1
     (nil))
(debug_insn 275 274 276 29 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":8077:13 -1
     (nil))
(debug_insn 276 275 277 29 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":8077:13 -1
     (nil))
(debug_insn 277 276 278 29 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":8077:13 -1
     (nil))
(debug_insn 278 277 279 29 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":8077:13 -1
     (nil))
(debug_insn 279 278 280 29 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":8077:13 -1
     (nil))
(debug_insn 280 279 281 29 (debug_marker) "../System/ugui.c":8080:13 -1
     (nil))
(insn 281 280 282 29 (set (reg:SI 239 [ obj_44(D)->a_abs.xs ])
        (mem:SI (plus:SI (reg/v/f:SI 188 [ obj ])
                (const_int 8 [0x8])) [1 obj_44(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":8080:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 282 281 283 29 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -36 [0xffffffffffffffdc])) [1 MEM[(struct  *)_72].a.xs+0 S4 A32])
        (reg:SI 239 [ obj_44(D)->a_abs.xs ])) "../System/ugui.c":8080:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 239 [ obj_44(D)->a_abs.xs ])
        (nil)))
(debug_insn 283 282 284 29 (debug_marker) "../System/ugui.c":8081:13 -1
     (nil))
(insn 284 283 285 29 (set (reg:SI 240 [ obj_44(D)->a_abs.ys ])
        (mem:SI (plus:SI (reg/v/f:SI 188 [ obj ])
                (const_int 12 [0xc])) [1 obj_44(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":8081:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 285 284 286 29 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -32 [0xffffffffffffffe0])) [1 MEM[(struct  *)_72].a.ys+0 S4 A32])
        (reg:SI 240 [ obj_44(D)->a_abs.ys ])) "../System/ugui.c":8081:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 240 [ obj_44(D)->a_abs.ys ])
        (nil)))
(debug_insn 286 285 287 29 (debug_marker) "../System/ugui.c":8082:13 -1
     (nil))
(insn 287 286 288 29 (set (reg:SI 241 [ obj_44(D)->a_abs.xe ])
        (mem:SI (plus:SI (reg/v/f:SI 188 [ obj ])
                (const_int 16 [0x10])) [1 obj_44(D)->a_abs.xe+0 S4 A32])) "../System/ugui.c":8082:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 288 287 289 29 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 MEM[(struct  *)_72].a.xe+0 S4 A32])
        (reg:SI 241 [ obj_44(D)->a_abs.xe ])) "../System/ugui.c":8082:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 241 [ obj_44(D)->a_abs.xe ])
        (nil)))
(debug_insn 289 288 290 29 (debug_marker) "../System/ugui.c":8083:13 -1
     (nil))
(insn 290 289 291 29 (set (reg:SI 242 [ obj_44(D)->a_abs.ye ])
        (mem:SI (plus:SI (reg/v/f:SI 188 [ obj ])
                (const_int 20 [0x14])) [1 obj_44(D)->a_abs.ye+0 S4 A32])) "../System/ugui.c":8083:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 291 290 292 29 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 MEM[(struct  *)_72].a.ye+0 S4 A32])
        (reg:SI 242 [ obj_44(D)->a_abs.ye ])) "../System/ugui.c":8083:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 242 [ obj_44(D)->a_abs.ye ])
        (nil)))
(debug_insn 292 291 293 29 (debug_marker) "../System/ugui.c":8084:13 -1
     (nil))
(insn 293 292 295 29 (set (reg:SI 243 [ txb_45->align ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 147 [ txb ])
                    (const_int 20 [0x14])) [0 txb_45->align+0 S1 A32]))) "../System/ugui.c":8084:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 295 293 296 29 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 MEM[(struct  *)_72].align+0 S1 A32])
        (subreg:QI (reg:SI 243 [ txb_45->align ]) 0)) "../System/ugui.c":8084:23 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 243 [ txb_45->align ])
        (nil)))
(debug_insn 296 295 297 29 (debug_marker) "../System/ugui.c":8085:13 -1
     (nil))
(insn 297 296 298 29 (set (reg/f:SI 245 [ txb_45->font ])
        (mem/f:SI (plus:SI (reg/v/f:SI 147 [ txb ])
                (const_int 4 [0x4])) [19 txb_45->font+0 S4 A32])) "../System/ugui.c":8085:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 298 297 299 29 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -40 [0xffffffffffffffd8])) [19 MEM[(struct  *)_72].font+0 S4 A32])
        (reg/f:SI 245 [ txb_45->font ])) "../System/ugui.c":8085:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 245 [ txb_45->font ])
        (nil)))
(debug_insn 299 298 300 29 (debug_marker) "../System/ugui.c":8086:13 -1
     (nil))
(insn 300 299 301 29 (set (reg:SI 246 [ txb_45->h_space ])
        (sign_extend:SI (mem:QI (plus:SI (reg/v/f:SI 147 [ txb ])
                    (const_int 21 [0x15])) [0 txb_45->h_space+0 S1 A8]))) "../System/ugui.c":8086:30 1004 {*thumb2_extendqisi_v6}
     (nil))
(insn 301 300 302 29 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 MEM[(struct  *)_72].h_space+0 S4 A32])
        (reg:SI 246 [ txb_45->h_space ])) "../System/ugui.c":8086:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 246 [ txb_45->h_space ])
        (nil)))
(debug_insn 302 301 303 29 (debug_marker) "../System/ugui.c":8087:13 -1
     (nil))
(insn 303 302 304 29 (set (reg:SI 247 [ txb_45->v_space ])
        (sign_extend:SI (mem:QI (plus:SI (reg/v/f:SI 147 [ txb ])
                    (const_int 22 [0x16])) [0 txb_45->v_space+0 S1 A16]))) "../System/ugui.c":8087:30 1004 {*thumb2_extendqisi_v6}
     (nil))
(insn 304 303 305 29 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 MEM[(struct  *)_72].v_space+0 S4 A32])
        (reg:SI 247 [ txb_45->v_space ])) "../System/ugui.c":8087:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 247 [ txb_45->v_space ])
        (nil)))
(debug_insn 305 304 306 29 (debug_marker) "../System/ugui.c":8088:13 -1
     (nil))
(insn 306 305 307 29 (set (reg/f:SI 248 [ txb_45->str ])
        (mem/f:SI (reg/v/f:SI 147 [ txb ]) [18 txb_45->str+0 S4 A32])) "../System/ugui.c":8088:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 147 [ txb ])
        (nil)))
(insn 307 306 308 29 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -44 [0xffffffffffffffd4])) [18 MEM[(struct  *)_72].str+0 S4 A32])
        (reg/f:SI 248 [ txb_45->str ])) "../System/ugui.c":8088:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 248 [ txb_45->str ])
        (nil)))
(debug_insn 308 307 310 29 (debug_marker) "../System/ugui.c":8089:13 -1
     (nil))
(insn 310 308 311 29 (set (reg:SI 0 r0)
        (reg/f:SI 283)) "../System/ugui.c":8089:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 283)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -44 [0xffffffffffffffd4]))
            (nil))))
(call_insn 311 310 312 29 (parallel [
            (call (mem:SI (symbol_ref:SI ("_UG_PutText") [flags 0x3]  <function_decl 00000000062c4200 _UG_PutText>) [0 _UG_PutText S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":8089:13 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("_UG_PutText") [flags 0x3]  <function_decl 00000000062c4200 _UG_PutText>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 312 311 313 29 (debug_marker) "../System/ugui.c":8090:13 -1
     (nil))
(insn 313 312 315 29 (set (reg:SI 251 [ obj_44(D)->state ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 188 [ obj ]) [0 obj_44(D)->state+0 S1 A32]))) "../System/ugui.c":8090:24 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 315 313 317 29 (set (reg:SI 252)
        (and:SI (reg:SI 251 [ obj_44(D)->state ])
            (const_int -65 [0xffffffffffffffbf]))) "../System/ugui.c":8090:24 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 251 [ obj_44(D)->state ])
        (nil)))
(insn 317 315 318 29 (set (mem:QI (reg/v/f:SI 188 [ obj ]) [0 obj_44(D)->state+0 S1 A32])
        (subreg:QI (reg:SI 252) 0)) "../System/ugui.c":8090:24 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 252)
        (nil)))
(debug_insn 318 317 319 29 (debug_marker) "../System/ugui.c":8092:13 -1
     (nil))
(debug_insn 319 318 320 29 (var_location:SI wnd (reg/v/f:SI 187 [ wnd ])) "../System/ugui.c":8092:13 -1
     (nil))
(debug_insn 320 319 321 29 (var_location:SI obj (reg/v/f:SI 188 [ obj ])) "../System/ugui.c":8092:13 -1
     (nil))
(debug_insn 321 320 322 29 (debug_marker:BLK) "../System/ugui.c":5698:6 -1
     (nil))
(debug_insn 322 321 323 29 (debug_marker) "../System/ugui.c":5700:2 -1
     (nil))
(debug_insn 323 322 324 29 (debug_marker) "../System/ugui.c":5701:2 -1
     (nil))
(insn 324 323 326 29 (set (reg:SI 254)
        (const_int 3 [0x3])) "../System/ugui.c":5701:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 326 324 327 29 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -49 [0xffffffffffffffcf])) [0 msg.event+0 S1 A8])
        (subreg:QI (reg:SI 254) 0)) "../System/ugui.c":5701:12 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 254)
        (nil)))
(debug_insn 327 326 328 29 (debug_marker) "../System/ugui.c":5702:2 -1
     (nil))
(insn 328 327 330 29 (set (reg:SI 256)
        (const_int 2 [0x2])) "../System/ugui.c":5702:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 330 328 331 29 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -52 [0xffffffffffffffcc])) [0 msg.type+0 S1 A32])
        (subreg:QI (reg:SI 256) 0)) "../System/ugui.c":5702:11 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 256)
        (nil)))
(debug_insn 331 330 332 29 (debug_marker) "../System/ugui.c":5703:2 -1
     (nil))
(insn 332 331 334 29 (set (reg:SI 258 [ obj_44(D)->type ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 188 [ obj ])
                    (const_int 40 [0x28])) [0 obj_44(D)->type+0 S1 A32]))) "../System/ugui.c":5703:9 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 334 332 335 29 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -51 [0xffffffffffffffcd])) [0 msg.id+0 S1 A8])
        (subreg:QI (reg:SI 258 [ obj_44(D)->type ]) 0)) "../System/ugui.c":5703:9 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 258 [ obj_44(D)->type ])
        (nil)))
(debug_insn 335 334 336 29 (debug_marker) "../System/ugui.c":5704:2 -1
     (nil))
(insn 336 335 338 29 (set (reg:SI 260 [ obj_44(D)->id ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 188 [ obj ])
                    (const_int 41 [0x29])) [0 obj_44(D)->id+0 S1 A8]))) "../System/ugui.c":5704:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 338 336 339 29 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -50 [0xffffffffffffffce])) [0 msg.sub_id+0 S1 A16])
        (subreg:QI (reg:SI 260 [ obj_44(D)->id ]) 0)) "../System/ugui.c":5704:13 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 260 [ obj_44(D)->id ])
        (nil)))
(debug_insn 339 338 340 29 (debug_marker) "../System/ugui.c":5705:2 -1
     (nil))
(insn 340 339 341 29 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -48 [0xffffffffffffffd0])) [10 msg.src+0 S4 A32])
        (reg/v/f:SI 188 [ obj ])) "../System/ugui.c":5705:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 341 340 342 29 (debug_marker) "../System/ugui.c":5707:2 -1
     (nil))
(insn 342 341 343 29 (set (reg/f:SI 262)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -52 [0xffffffffffffffcc]))) "../System/ugui.c":5707:2 7 {*arm_addsi3}
     (nil))
(insn 343 342 344 29 (set (reg/f:SI 263 [ wnd_46(D)->cb ])
        (mem/f:SI (plus:SI (reg/v/f:SI 187 [ wnd ])
                (const_int 72 [0x48])) [20 wnd_46(D)->cb+0 S4 A32])) "../System/ugui.c":5707:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 187 [ wnd ])
        (nil)))
(insn 344 343 345 29 (set (reg:SI 0 r0)
        (reg/f:SI 262)) "../System/ugui.c":5707:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 262)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -52 [0xffffffffffffffcc]))
            (nil))))
(call_insn 345 344 346 29 (parallel [
            (call (mem:SI (reg/f:SI 263 [ wnd_46(D)->cb ]) [0 *_76 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":5707:2 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 263 [ wnd_46(D)->cb ])
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (nil)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 346 345 349 29 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 188 [ obj ]) [0 obj_44(D)->state+0 S1 A32]))) "../System/ugui.c":8100:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
      ; pc falls through to BB 42
(code_label 349 346 350 30 515 (nil) [1 uses])
(note 350 349 351 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 351 350 352 30 (debug_marker) "../System/ugui.c":8098:10 -1
     (nil))
(insn 352 351 353 30 (set (reg/v:SI 142 [ x1 ])
        (mem:SI (plus:SI (reg/v/f:SI 188 [ obj ])
                (const_int 8 [0x8])) [1 obj_44(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":8098:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 353 352 354 30 (set (reg/v:SI 181 [ y1 ])
        (mem:SI (plus:SI (reg/v/f:SI 188 [ obj ])
                (const_int 12 [0xc])) [1 obj_44(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":8098:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 354 353 355 30 (set (reg/v:SI 143 [ x2 ])
        (mem:SI (plus:SI (reg/v/f:SI 188 [ obj ])
                (const_int 16 [0x10])) [1 obj_44(D)->a_abs.xe+0 S4 A32])) "../System/ugui.c":8098:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 355 354 356 30 (set (reg/v:SI 144 [ y2 ])
        (mem:SI (plus:SI (reg/v/f:SI 188 [ obj ])
                (const_int 20 [0x14])) [1 obj_44(D)->a_abs.ye+0 S4 A32])) "../System/ugui.c":8098:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 356 355 357 30 (set (reg:SI 145 [ _37 ])
        (mem:SI (plus:SI (reg/v/f:SI 187 [ wnd ])
                (const_int 16 [0x10])) [1 wnd_46(D)->bc+0 S4 A32])) "../System/ugui.c":8098:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 187 [ wnd ])
        (nil)))
(debug_insn 357 356 358 30 (var_location:SI x1 (reg/v:SI 142 [ x1 ])) "../System/ugui.c":8098:10 -1
     (nil))
(debug_insn 358 357 359 30 (var_location:SI y1 (reg/v:SI 181 [ y1 ])) "../System/ugui.c":8098:10 -1
     (nil))
(debug_insn 359 358 360 30 (var_location:SI x2 (reg/v:SI 143 [ x2 ])) "../System/ugui.c":8098:10 -1
     (nil))
(debug_insn 360 359 361 30 (var_location:SI y2 (reg/v:SI 144 [ y2 ])) "../System/ugui.c":8098:10 -1
     (nil))
(debug_insn 361 360 362 30 (var_location:SI c (reg:SI 145 [ _37 ])) "../System/ugui.c":8098:10 -1
     (nil))
(debug_insn 362 361 363 30 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 363 362 364 30 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 364 363 365 30 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 365 364 366 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 142 [ x1 ])
            (reg/v:SI 143 [ x2 ]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 366 365 367 30 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 368)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 368)
(note 367 366 9 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 9 367 10 31 (set (reg:SI 190 [ x1 ])
        (reg/v:SI 142 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 142 [ x1 ])
        (nil)))
(insn 10 9 11 31 (set (reg/v:SI 142 [ x1 ])
        (reg/v:SI 143 [ x2 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 143 [ x2 ])
        (nil)))
(insn 11 10 368 31 (set (reg/v:SI 143 [ x2 ])
        (reg:SI 190 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 190 [ x1 ])
        (nil)))
(code_label 368 11 369 32 529 (nil) [1 uses])
(note 369 368 370 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 370 369 371 32 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 371 370 372 32 (var_location:SI x2 (reg/v:SI 143 [ x2 ])) -1
     (nil))
(debug_insn 372 371 373 32 (var_location:SI x1 (reg/v:SI 142 [ x1 ])) -1
     (nil))
(debug_insn 373 372 374 32 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 374 373 375 32 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 181 [ y1 ])
            (reg/v:SI 144 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 375 374 379 32 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 487)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 487)
      ; pc falls through to BB 47
(note 379 375 380 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 380 379 381 33 (var_location:SI m (reg/v:SI 181 [ y1 ])) -1
     (nil))
(debug_insn 381 380 382 33 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 382 381 383 33 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 181 [ y1 ])
            (reg/v:SI 144 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 383 382 399 33 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 434)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673252 (nil)))
 -> 434)
(code_label 399 383 384 34 533 (nil) [1 uses])
(note 384 399 385 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 385 384 497 34 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 188 [ obj ]) [0 obj_44(D)->state+0 S1 A32]))) "../System/ugui.c":8100:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
      ; pc falls through to BB 42
(code_label 497 385 388 35 539 (nil) [1 uses])
(note 388 497 389 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 389 388 390 35 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 390 389 391 35 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 145 [ _37 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 391 390 392 35 (set (reg/f:SI 264 [ gui.4_179->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 184 [ gui.4_179 ])
                (const_int 124 [0x7c])) [10 gui.4_179->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 184 [ gui.4_179 ])
        (nil)))
(insn 392 391 393 35 (set (reg:SI 3 r3)
        (reg/v:SI 144 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 393 392 394 35 (set (reg:SI 2 r2)
        (reg/v:SI 143 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 394 393 395 35 (set (reg:SI 1 r1)
        (reg/v:SI 181 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 395 394 396 35 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 396 395 397 35 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 264 [ gui.4_179->driver[1].driver ]) [0 *_135 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 264 [ gui.4_179->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 397 396 400 35 (set (reg:SI 265)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 400 397 401 35 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 265)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 265)
        (nil)))
(jump_insn 401 400 420 35 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 399)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 399)
      ; pc falls through to BB 33
(code_label 420 401 406 37 535 (nil) [1 uses])
(note 406 420 407 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 407 406 408 37 (var_location:SI n (reg/v:SI 180 [ n ])) -1
     (nil))
(debug_insn 408 407 410 37 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 410 408 411 37 (set (reg/f:SI 267 [ gui ])
        (mem/f/c:SI (reg/f:SI 284) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 411 410 412 37 (set (reg/f:SI 268 [ gui.6_141->pset ])
        (mem/f:SI (reg/f:SI 267 [ gui ]) [3 gui.6_141->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 267 [ gui ])
        (nil)))
(insn 412 411 413 37 (set (reg:SI 2 r2)
        (reg:SI 145 [ _37 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 413 412 414 37 (set (reg:SI 1 r1)
        (reg/v:SI 181 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 414 413 415 37 (set (reg:SI 0 r0)
        (reg/v:SI 180 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 415 414 416 37 (parallel [
            (call (mem:SI (reg/f:SI 268 [ gui.6_141->pset ]) [0 *_142 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 268 [ gui.6_141->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 416 415 417 37 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 417 416 418 37 (set (reg/v:SI 180 [ n ])
        (plus:SI (reg/v:SI 180 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 418 417 419 37 (var_location:SI n (reg/v:SI 180 [ n ])) -1
     (nil))
(debug_insn 419 418 421 37 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 421 419 422 37 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 143 [ x2 ])
            (reg/v:SI 180 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 422 421 423 37 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 420)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 420)
(note 423 422 424 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 424 423 425 38 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 425 424 426 38 (set (reg/v:SI 181 [ y1 ])
        (plus:SI (reg/v:SI 181 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 426 425 427 38 (var_location:SI m (reg/v:SI 181 [ y1 ])) -1
     (nil))
(debug_insn 427 426 428 38 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 428 427 429 38 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 181 [ y1 ])
            (reg/v:SI 144 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 429 428 437 38 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 440)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 440)
(code_label 437 429 430 39 537 (nil) [1 uses])
(note 430 437 431 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 431 430 434 39 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 188 [ obj ]) [0 obj_44(D)->state+0 S1 A32]))) "../System/ugui.c":8100:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
      ; pc falls through to BB 42
(code_label 434 431 435 40 532 (nil) [1 uses])
(note 435 434 436 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 436 435 438 40 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(insn 438 436 439 40 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 142 [ x1 ])
            (reg/v:SI 143 [ x2 ]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 439 438 440 40 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 437)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 437)
(code_label 440 439 441 41 536 (nil) [1 uses])
(note 441 440 442 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 442 441 443 41 (var_location:SI m (reg/v:SI 181 [ y1 ])) -1
     (nil))
(debug_insn 443 442 444 41 (var_location:SI n (reg/v:SI 142 [ x1 ])) -1
     (nil))
(debug_insn 444 443 12 41 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 12 444 447 41 (set (reg/v:SI 180 [ n ])
        (reg/v:SI 142 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 37
(code_label 447 12 448 42 516 (nil) [1 uses])
(note 448 447 449 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 449 448 450 42 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":8098:10 -1
     (nil))
(debug_insn 450 449 451 42 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":8098:10 -1
     (nil))
(debug_insn 451 450 452 42 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":8098:10 -1
     (nil))
(debug_insn 452 451 453 42 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":8098:10 -1
     (nil))
(debug_insn 453 452 454 42 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":8098:10 -1
     (nil))
(debug_insn 454 453 455 42 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":8098:10 -1
     (nil))
(debug_insn 455 454 456 42 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":8098:10 -1
     (nil))
(debug_insn 456 455 457 42 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":8092:13 -1
     (nil))
(debug_insn 457 456 458 42 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":8092:13 -1
     (nil))
(debug_insn 458 457 459 42 (debug_marker) "../System/ugui.c":8100:7 -1
     (nil))
(insn 459 458 461 42 (set (reg:SI 269)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -33 [0xffffffffffffffdf]))) "../System/ugui.c":8100:18 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 461 459 466 42 (set (mem:QI (reg/v/f:SI 188 [ obj ]) [0 obj_44(D)->state+0 S1 A32])
        (subreg:QI (reg:SI 269) 0)) "../System/ugui.c":8100:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 269)
        (expr_list:REG_DEAD (reg/v/f:SI 188 [ obj ])
            (nil))))
      ; pc falls through to BB 49
(code_label 466 461 467 43 521 (nil) [1 uses])
(note 467 466 13 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 13 467 14 43 (set (reg:SI 191 [ y1 ])
        (reg/v:SI 174 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 174 [ y1 ])
        (nil)))
(insn 14 13 15 43 (set (reg/v:SI 174 [ y1 ])
        (reg/v:SI 128 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 128 [ y2 ])
        (nil)))
(insn 15 14 468 43 (set (reg/v:SI 128 [ y2 ])
        (reg:SI 191 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 191 [ y1 ])
        (nil)))
(code_label 468 15 469 44 522 (nil) [0 uses])
(note 469 468 470 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 470 469 471 44 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 471 470 472 44 (var_location:SI y2 (reg/v:SI 128 [ y2 ])) -1
     (nil))
(debug_insn 472 471 473 44 (var_location:SI y1 (reg/v:SI 174 [ y1 ])) -1
     (nil))
(debug_insn 473 472 474 44 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 474 473 475 44 (set (reg/f:SI 284)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":4636:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 475 474 477 44 (set (reg/f:SI 183 [ gui.4_161 ])
        (mem/f/c:SI (reg/f:SI 284) [11 gui+0 S4 A32])) "../System/ugui.c":4636:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 477 475 479 44 (set (reg:SI 273 [ gui.4_161->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 183 [ gui.4_161 ])
                    (const_int 128 [0x80])) [0 gui.4_161->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 479 477 481 44 (set (reg:SI 274)
        (and:SI (reg:SI 273 [ gui.4_161->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 273 [ gui.4_161->driver[1].state ])
        (nil)))
(insn 481 479 482 44 (set (reg:SI 276)
        (zero_extend:SI (subreg:QI (reg:SI 274) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 274)
        (nil)))
(insn 482 481 483 44 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 276)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 276)
        (nil)))
(jump_insn 483 482 487 44 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 476)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 476)
      ; pc falls through to BB 27
(code_label 487 483 488 46 530 (nil) [1 uses])
(note 488 487 16 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 16 488 17 46 (set (reg:SI 192 [ y1 ])
        (reg/v:SI 181 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 181 [ y1 ])
        (nil)))
(insn 17 16 18 46 (set (reg/v:SI 181 [ y1 ])
        (reg/v:SI 144 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 144 [ y2 ])
        (nil)))
(insn 18 17 489 46 (set (reg/v:SI 144 [ y2 ])
        (reg:SI 192 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 192 [ y1 ])
        (nil)))
(code_label 489 18 490 47 531 (nil) [0 uses])
(note 490 489 491 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 491 490 492 47 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 492 491 493 47 (var_location:SI y2 (reg/v:SI 144 [ y2 ])) -1
     (nil))
(debug_insn 493 492 494 47 (var_location:SI y1 (reg/v:SI 181 [ y1 ])) -1
     (nil))
(debug_insn 494 493 495 47 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 495 494 496 47 (set (reg/f:SI 284)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":4636:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 496 495 498 47 (set (reg/f:SI 184 [ gui.4_179 ])
        (mem/f/c:SI (reg/f:SI 284) [11 gui+0 S4 A32])) "../System/ugui.c":4636:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 498 496 500 47 (set (reg:SI 279 [ gui.4_179->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 184 [ gui.4_179 ])
                    (const_int 128 [0x80])) [0 gui.4_179->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 500 498 502 47 (set (reg:SI 280)
        (and:SI (reg:SI 279 [ gui.4_179->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 279 [ gui.4_179->driver[1].state ])
        (nil)))
(insn 502 500 503 47 (set (reg:SI 282)
        (zero_extend:SI (subreg:QI (reg:SI 280) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 280)
        (nil)))
(insn 503 502 504 47 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 282)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 282)
        (nil)))
(jump_insn 504 503 508 47 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 497)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 497)
      ; pc falls through to BB 40
(code_label 508 504 509 49 512 (nil) [2 uses])
(note 509 508 0 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

;; Function _UG_GetFreeObject (_UG_GetFreeObject, funcdef_no=28, decl_uid=6671, cgraph_uid=29, symbol_order=40)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 10 (  1.1)


_UG_GetFreeObject

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 75
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,8u} r103={1d,7u} r114={2d,6u} r115={1d,2u} r118={1d,2u} r122={1d,1u} r123={3d,1u} r124={1d,3u} r125={1d,1u} r127={1d,1u,1e} r128={1d,1u,1e} r130={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} 
;;    total ref usage 106{45d,59u,2e} in 38{38 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 8 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 118 124
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 115 118 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
;; lr  def 	 114 122 125 127 128 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
;; live  gen 	 114 122 125 127 128 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 122

( 3 6 )->[4]->( 9 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 123 132 133 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 122
;; live  gen 	 100 [cc] 123 132 133 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 122 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 122 123

( 4 )->[6]->( 4 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(7){ }u37(13){ }u38(102){ }u39(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 122
;; lr  def 	 100 [cc] 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 122
;; live  gen 	 100 [cc] 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 122

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u44(7){ }u45(13){ }u46(102){ }u47(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123

( 2 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u48(7){ }u49(13){ }u50(102){ }u51(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123

( 8 4 7 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u53(7){ }u54(13){ }u55(102){ }u56(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u59(0){ }u60(7){ }u61(13){ }u62(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 38 to worklist
  Adding insn 46 to worklist
  Adding insn 53 to worklist
Finished finding needed instructions:
processing block 9 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 52 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
  Adding insn 5 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 122
  Adding insn 45 to worklist
  Adding insn 43 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 122 123
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 33 to worklist
  Adding insn 30 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 122
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
  Adding insn 4 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 10 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 13 (  1.4)
;; Following path with 12 sets: 2 
;; Following path with 1 sets: 8 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 23.
;; Following path with 10 sets: 4 
;; Following path with 6 sets: 6 
;; Following path with 1 sets: 7 
;; Following path with 2 sets: 9 
starting the processing of deferred insns
rescanning insn with uid = 23.
ending the processing of deferred insns


_UG_GetFreeObject

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,8u} r103={1d,7u} r114={2d,7u} r115={1d,1u} r118={1d,2u} r122={1d,1u} r123={3d,1u} r124={1d,3u} r125={1d,1u} r127={1d,1u,1e} r128={1d,1u,1e} r130={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} 
;;    total ref usage 106{45d,59u,2e} in 38{38 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 124 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":5466:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/ugui.c":5467:4 -1
     (nil))
(debug_insn 9 8 60 2 (debug_marker) "../System/ugui.c":5468:4 -1
     (nil))
(debug_insn 60 9 10 2 (var_location:SI D#78 (mem/f:SI (plus:SI (reg/v/f:SI 124 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_9(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 10 60 11 2 (set (reg/v/f:SI 115 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 124 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_9(D)->objlst+0 S4 A32])) "../System/ugui.c":5468:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 11 10 12 2 (var_location:SI obj (debug_expr:SI D#78)) "../System/ugui.c":5468:15 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/ugui.c":5470:4 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/ugui.c":5470:12 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 118 [ _16 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 124 [ wnd ]) [0 wnd_9(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5470:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 124 [ wnd ])
        (nil)))
(insn 16 15 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ _16 ])
            (const_int 0 [0]))) "../System/ugui.c":5470:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 59)
            (pc))) "../System/ugui.c":5470:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 59)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 3 (set (reg:SI 114 [ ivtmp.766 ])
        (reg/v/f:SI 115 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 3 (set (reg:SI 125)
        (plus:SI (reg:SI 118 [ _16 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 118 [ _16 ])
        (nil)))
(insn 21 20 23 3 (set (reg:SI 127)
        (zero_extend:SI (subreg:QI (reg:SI 125) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(insn 23 21 24 3 (set (reg/f:SI 128)
        (plus:SI (reg:SI 114 [ ivtmp.766 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 115 [ obj ])
        (nil)))
(insn 24 23 26 3 (set (reg:SI 130)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 24 44 3 (set (reg:SI 122 [ _23 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 130) 0))
                (sign_extend:SI (subreg:HI (reg:SI 127) 0)))
            (reg/f:SI 128))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_DEAD (reg/f:SI 128)
            (expr_list:REG_DEAD (reg:SI 127)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 127) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 128))
                    (nil))))))
(code_label 44 26 27 4 576 (nil) [1 uses])
(note 27 44 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 114 [ ivtmp.766 ])
                (debug_expr:SI D#78))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 29 28 30 4 (debug_marker) "../System/ugui.c":5472:7 -1
     (nil))
(insn 30 29 31 4 (set (reg/v/f:SI 123 [ <retval> ])
        (reg:SI 114 [ ivtmp.766 ])) "../System/ugui.c":5472:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 31 30 32 4 (var_location:SI obj (reg:SI 114 [ ivtmp.766 ])) "../System/ugui.c":5472:11 -1
     (nil))
(debug_insn 32 31 33 4 (debug_marker) "../System/ugui.c":5473:7 -1
     (nil))
(insn 33 32 35 4 (set (reg:SI 132 [ MEM[base: obj_12, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 114 [ ivtmp.766 ]) [0 MEM[base: obj_12, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5473:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 35 33 36 4 (set (reg:SI 133)
        (and:SI (reg:SI 132 [ MEM[base: obj_12, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5473:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 132 [ MEM[base: obj_12, offset: 0B] ])
        (nil)))
(insn 36 35 37 4 (set (reg:SI 134)
        (zero_extend:SI (subreg:QI (reg:SI 133) 0))) "../System/ugui.c":5473:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(insn 37 36 38 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 134)
            (const_int 3 [0x3]))) "../System/ugui.c":5473:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(jump_insn 38 37 39 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 51)
            (pc))) "../System/ugui.c":5473:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 51)
(note 39 38 40 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 6 (debug_marker) "../System/ugui.c":5470:26 -1
     (nil))
(debug_insn 41 40 42 6 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 42 41 43 6 (debug_marker) "../System/ugui.c":5470:12 -1
     (nil))
(insn 43 42 45 6 (set (reg:SI 114 [ ivtmp.766 ])
        (plus:SI (reg:SI 114 [ ivtmp.766 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5470:4 7 {*arm_addsi3}
     (nil))
(insn 45 43 46 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ ivtmp.766 ])
            (reg:SI 122 [ _23 ]))) "../System/ugui.c":5470:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 46 45 55 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) "../System/ugui.c":5470:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 44)
(note 55 46 5 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 5 55 59 7 (set (reg/v/f:SI 123 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":5479:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 9
(code_label 59 5 58 8 577 (nil) [1 uses])
(note 58 59 4 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 4 58 51 8 (set (reg/v/f:SI 123 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":5479:11 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 51 4 54 9 574 (nil) [1 uses])
(note 54 51 52 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 52 54 53 9 (set (reg/i:SI 0 r0)
        (reg/v/f:SI 123 [ <retval> ])) "../System/ugui.c":5480:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 123 [ <retval> ])
        (nil)))
(insn 53 52 0 9 (use (reg/i:SI 0 r0)) "../System/ugui.c":5480:1 -1
     (nil))

;; Function _UG_SearchObject (_UG_SearchObject, funcdef_no=29, decl_uid=6681, cgraph_uid=30, symbol_order=41)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 14 sets: 2 
;; Following path with 1 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 25.
;; Following path with 10 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 2 sets: 10 
starting the processing of deferred insns
rescanning insn with uid = 25.
ending the processing of deferred insns


_UG_SearchObject

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,10u} r103={1d,9u} r116={2d,9u} r117={1d,1u} r120={1d,2u} r124={1d,1u} r125={3d,1u} r126={1d,3u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u,1e} r132={1d,1u,1e} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 130{51d,77u,2e} in 47{47 regular + 0 call} insns.
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:SI 126 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":5483:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 127 [ type ])
        (reg:SI 1 r1 [ type ])) "../System/ugui.c":5483:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ type ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 128 [ id ])
        (reg:SI 2 r2 [ id ])) "../System/ugui.c":5483:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ id ])
        (nil)))
(note 5 4 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 11 10 72 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 72 11 12 2 (var_location:SI D#79 (mem/f:SI (plus:SI (reg/v/f:SI 126 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_11(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 12 72 13 2 (set (reg/v/f:SI 117 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 126 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_11(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 13 12 14 2 (var_location:SI obj (debug_expr:SI D#79)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 120 [ _20 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 126 [ wnd ]) [0 wnd_11(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ wnd ])
        (nil)))
(insn 18 17 19 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _20 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 71)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 71)
(note 20 19 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 3 (set (reg:SI 116 [ ivtmp.775 ])
        (reg/v/f:SI 117 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 3 (set (reg:SI 129)
        (plus:SI (reg:SI 120 [ _20 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 120 [ _20 ])
        (nil)))
(insn 23 22 25 3 (set (reg:SI 131)
        (zero_extend:SI (subreg:QI (reg:SI 129) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(insn 25 23 26 3 (set (reg/f:SI 132)
        (plus:SI (reg:SI 116 [ ivtmp.775 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ obj ])
        (nil)))
(insn 26 25 28 3 (set (reg:SI 134)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 26 56 3 (set (reg:SI 124 [ _29 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 134) 0))
                (sign_extend:SI (subreg:HI (reg:SI 131) 0)))
            (reg/f:SI 132))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_DEAD (reg/f:SI 132)
            (expr_list:REG_DEAD (reg:SI 131)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 131) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 132))
                    (nil))))))
(code_label 56 28 29 4 587 (nil) [1 uses])
(note 29 56 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 116 [ ivtmp.775 ])
                (debug_expr:SI D#79))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 31 30 32 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(insn 32 31 33 4 (set (reg/v/f:SI 125 [ <retval> ])
        (reg:SI 116 [ ivtmp.775 ])) "../System/ugui.c":5489:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 33 32 34 4 (var_location:SI obj (reg:SI 116 [ ivtmp.775 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 35 34 37 4 (set (reg:SI 136 [ MEM[base: obj_14, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 116 [ ivtmp.775 ]) [0 MEM[base: obj_14, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 37 35 38 4 (set (reg:SI 137)
        (and:SI (reg:SI 136 [ MEM[base: obj_14, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ MEM[base: obj_14, offset: 0B] ])
        (nil)))
(insn 38 37 39 4 (set (reg:SI 138)
        (zero_extend:SI (subreg:QI (reg:SI 137) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 39 38 40 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(jump_insn 40 39 41 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 50)
(note 41 40 42 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 43 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 43 42 44 5 (set (reg:SI 139 [ MEM[base: obj_14, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 116 [ ivtmp.775 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_14, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 44 43 45 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139 [ MEM[base: obj_14, offset: 40B] ])
            (reg/v:SI 127 [ type ]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ MEM[base: obj_14, offset: 40B] ])
        (nil)))
(jump_insn 45 44 46 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 50)
(note 46 45 47 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 6 (set (reg:SI 140 [ MEM[base: obj_14, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 116 [ ivtmp.775 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_14, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 48 47 49 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_14, offset: 41B] ])
            (reg/v:SI 128 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_14, offset: 41B] ])
        (nil)))
(jump_insn 49 48 50 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 63)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 63)
(code_label 50 49 51 7 586 (nil) [2 uses])
(note 51 50 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 53 52 54 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 54 53 55 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 55 54 57 7 (set (reg:SI 116 [ ivtmp.775 ])
        (plus:SI (reg:SI 116 [ ivtmp.775 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 57 55 58 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ ivtmp.775 ])
            (reg:SI 124 [ _29 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 58 57 67 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 56)
(note 67 58 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 67 71 8 (set (reg/v/f:SI 125 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":5499:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 10
(code_label 71 7 70 9 588 (nil) [1 uses])
(note 70 71 6 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 6 70 63 9 (set (reg/v/f:SI 125 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":5499:11 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 63 6 66 10 584 (nil) [1 uses])
(note 66 63 64 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 64 66 65 10 (set (reg/i:SI 0 r0)
        (reg/v/f:SI 125 [ <retval> ])) "../System/ugui.c":5500:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 125 [ <retval> ])
        (nil)))
(insn 65 64 0 10 (use (reg/i:SI 0 r0)) "../System/ugui.c":5500:1 -1
     (nil))

;; Function _UG_DeleteObject (_UG_DeleteObject, funcdef_no=30, decl_uid=6691, cgraph_uid=31, symbol_order=42)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 21 sets: 2 
;; Following path with 1 sets: 10 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 34.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 18 sets: 12 
;; Following path with 15 sets: 9 
;; Following path with 7 sets: 11 
;; Following path with 2 sets: 13 
starting the processing of deferred insns
rescanning insn with uid = 34.
ending the processing of deferred insns


_UG_DeleteObject

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,6u} r102={1d,13u} r103={1d,12u} r114={1d,1u} r115={2d,15u} r117={1d,2u} r123={1d,2u} r126={1d,1u} r127={4d,1u} r128={1d,4u} r129={1d,2u} r130={1d,2u} r131={1d,1u} r133={1d,1u,1e} r134={1d,1u,1e} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r145={1d,1u} r150={1d,2u} r152={1d,4u} 
;;    total ref usage 165{56d,107u,2e} in 93{93 regular + 0 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":5503:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ type ])
        (reg:SI 1 r1 [ type ])) "../System/ugui.c":5503:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ type ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 130 [ id ])
        (reg:SI 2 r2 [ id ])) "../System/ugui.c":5503:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ id ])
        (nil)))
(note 5 4 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 5 13 2 (debug_marker) "../System/ugui.c":5504:4 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":5504:15 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/ugui.c":5506:4 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":5506:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:QI type (subreg:QI (reg/v:SI 129 [ type ]) 0)) "../System/ugui.c":5506:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI id (subreg:QI (reg/v:SI 130 [ id ]) 0)) "../System/ugui.c":5506:4 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 20 19 140 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 140 20 21 2 (var_location:SI D#80 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_6(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 21 140 22 2 (set (reg/v/f:SI 114 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_6(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 22 21 23 2 (var_location:SI obj (debug_expr:SI D#80)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 123 [ _33 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_6(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 27 26 28 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ _33 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 135)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 135)
(note 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 3 (set (reg:SI 115 [ ivtmp.788 ])
        (reg/v/f:SI 114 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 3 (set (reg:SI 131)
        (plus:SI (reg:SI 123 [ _33 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 123 [ _33 ])
        (nil)))
(insn 32 31 34 3 (set (reg:SI 133)
        (zero_extend:SI (subreg:QI (reg:SI 131) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(insn 34 32 35 3 (set (reg/f:SI 134)
        (plus:SI (reg:SI 115 [ ivtmp.788 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ obj ])
        (nil)))
(insn 35 34 37 3 (set (reg:SI 136)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 64 3 (set (reg:SI 126 [ _41 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 136) 0))
                (sign_extend:SI (subreg:HI (reg:SI 133) 0)))
            (reg/f:SI 134))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_DEAD (reg/f:SI 134)
            (expr_list:REG_DEAD (reg:SI 133)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 133) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 134))
                    (nil))))))
(code_label 64 37 38 4 596 (nil) [1 uses])
(note 38 64 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 115 [ ivtmp.788 ])
                (debug_expr:SI D#80))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 40 39 42 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 42 40 43 4 (var_location:SI obj (reg:SI 115 [ ivtmp.788 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 43 42 44 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 44 43 45 4 (set (reg:SI 117 [ _21 ])
        (zero_extend:SI (mem:QI (reg:SI 115 [ ivtmp.788 ]) [0 MEM[base: obj_20, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 45 44 46 4 (set (reg:SI 137)
        (and:SI (reg:SI 117 [ _21 ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (nil))
(insn 46 45 47 4 (set (reg:SI 138)
        (zero_extend:SI (subreg:QI (reg:SI 137) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 47 46 48 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(jump_insn 48 47 49 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 58)
(note 49 48 50 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 51 50 52 5 (set (reg:SI 139 [ MEM[base: obj_20, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 115 [ ivtmp.788 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_20, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 52 51 53 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139 [ MEM[base: obj_20, offset: 40B] ])
            (reg/v:SI 129 [ type ]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ MEM[base: obj_20, offset: 40B] ])
        (nil)))
(jump_insn 53 52 54 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 58)
(note 54 53 55 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 6 (set (reg:SI 140 [ MEM[base: obj_20, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 115 [ ivtmp.788 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_20, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 56 55 57 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_20, offset: 41B] ])
            (reg/v:SI 130 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_20, offset: 41B] ])
        (nil)))
(jump_insn 57 56 58 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 103)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 103)
(code_label 58 57 59 7 594 (nil) [2 uses])
(note 59 58 60 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 60 59 61 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 61 60 62 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 63 62 65 7 (set (reg:SI 115 [ ivtmp.788 ])
        (plus:SI (reg:SI 115 [ ivtmp.788 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 65 63 66 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ ivtmp.788 ])
            (reg:SI 126 [ _41 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 66 65 69 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 64)
(note 69 66 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 69 70 8 (set (reg:SI 127 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":5522:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(note 70 6 71 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 72 9 (debug_marker) "../System/ugui.c":5513:7 -1
     (nil))
(debug_insn 72 71 74 9 (debug_marker) "../System/ugui.c":5514:7 -1
     (nil))
(insn 74 72 75 9 (set (mem/f:SI (plus:SI (reg:SI 115 [ ivtmp.788 ])
                (const_int 44 [0x2c])) [10 obj_20->data+0 S4 A32])
        (reg:SI 152)) "../System/ugui.c":5514:17 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 75 74 78 9 (debug_marker) "../System/ugui.c":5515:7 -1
     (nil))
(insn 78 75 79 9 (set (mem:QI (plus:SI (reg:SI 115 [ ivtmp.788 ])
                (const_int 42 [0x2a])) [0 obj_20->event+0 S1 A16])
        (subreg:QI (reg:SI 150) 0)) "../System/ugui.c":5515:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(debug_insn 79 78 80 9 (debug_marker) "../System/ugui.c":5516:7 -1
     (nil))
(debug_insn 80 79 81 9 (debug_marker) "../System/ugui.c":5517:7 -1
     (nil))
(insn 81 80 83 9 (set (reg:SI 145)
        (const_int 3 [0x3])) "../System/ugui.c":5513:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 81 84 9 (set (mem:HI (reg:SI 115 [ ivtmp.788 ]) [0 MEM <vector(2) unsigned char> [(unsigned char *)obj_20]+0 S2 A16])
        (subreg:HI (reg:SI 145) 0)) "../System/ugui.c":5513:18 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(debug_insn 84 83 87 9 (debug_marker) "../System/ugui.c":5518:7 -1
     (nil))
(insn 87 84 88 9 (set (mem:HI (plus:SI (reg:SI 115 [ ivtmp.788 ])
                (const_int 40 [0x28])) [0 MEM <vector(2) unsigned char> [(unsigned char *)obj_20 + 40B]+0 S2 A16])
        (subreg:HI (reg:SI 152) 0)) "../System/ugui.c":5518:17 724 {*thumb2_movhi_vfp}
     (nil))
(debug_insn 88 87 90 9 (debug_marker) "../System/ugui.c":5519:7 -1
     (nil))
(insn 90 88 91 9 (set (mem/f:SI (plus:SI (reg:SI 115 [ ivtmp.788 ])
                (const_int 4 [0x4])) [14 obj_20->update+0 S4 A32])
        (reg:SI 152)) "../System/ugui.c":5519:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_DEAD (reg:SI 115 [ ivtmp.788 ])
            (nil))))
(debug_insn 91 90 7 9 (debug_marker) "../System/ugui.c":5520:7 -1
     (nil))
(insn 7 91 135 9 (set (reg:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":5520:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(code_label 135 7 134 10 598 (nil) [1 uses])
(note 134 135 8 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 8 134 139 10 (set (reg:SI 127 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":5522:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(code_label 139 8 138 11 599 (nil) [1 uses])
(note 138 139 9 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 9 138 94 11 (set (reg:SI 127 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":5522:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 94 9 95 11 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 95 94 96 11 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 96 95 97 11 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 97 96 98 11 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 98 97 99 11 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 99 98 103 11 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
      ; pc falls through to BB 13
(code_label 103 99 104 12 595 (nil) [1 uses])
(note 104 103 105 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 12 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 106 105 107 12 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 107 106 108 12 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 108 107 109 12 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 109 108 110 12 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 110 109 111 12 (var_location:SI obj (reg:SI 115 [ ivtmp.788 ])) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 111 110 112 12 (debug_marker) "../System/ugui.c":5509:4 -1
     (nil))
(debug_insn 112 111 113 12 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 113 112 114 12 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 114 113 115 12 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 115 114 116 12 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 116 115 117 12 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 117 116 118 12 (var_location:SI obj (reg:SI 115 [ ivtmp.788 ])) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 118 117 119 12 (debug_marker) "../System/ugui.c":5512:7 -1
     (nil))
(insn 119 118 121 12 (set (reg:SI 150)
        (and:SI (reg:SI 117 [ _21 ])
            (const_int 40 [0x28]))) "../System/ugui.c":5512:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _21 ])
        (nil)))
(insn 121 119 122 12 (set (reg:SI 152)
        (zero_extend:SI (subreg:QI (reg:SI 150) 0))) "../System/ugui.c":5512:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 122 121 123 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 152)
            (const_int 0 [0]))) "../System/ugui.c":5512:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 123 122 131 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 139)
            (pc))) "../System/ugui.c":5512:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 21474844 (nil)))
 -> 139)
      ; pc falls through to BB 9
(note 131 123 129 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 129 131 130 13 (set (reg/i:SI 0 r0)
        (reg:SI 127 [ <retval> ])) "../System/ugui.c":5523:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ <retval> ])
        (nil)))
(insn 130 129 0 13 (use (reg/i:SI 0 r0)) "../System/ugui.c":5523:1 -1
     (nil))

;; Function _UG_ProcessTouchData (_UG_ProcessTouchData, funcdef_no=31, decl_uid=6695, cgraph_uid=32, symbol_order=43)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 27 n_edges 41 count 52 (  1.9)


_UG_ProcessTouchData

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 237
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,26u} r13={1d,26u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={15d,15u} r102={1d,26u} r103={1d,25u} r113={1d,3u} r114={1d,3u,1e} r121={3d,6u} r122={3d,7u} r123={5d,21u} r124={1d,4u} r125={1d,3u} r126={1d,2u} r133={1d,2u} r134={1d,1u} r135={1d,2u} r136={1d,1u} r139={2d,12u,1e} r142={1d,2u} r143={1d,1u} r145={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r164={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r180={2d,2u} 
;;    total ref usage 313{93d,218u,2e} in 155{155 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 32 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 124 125 126 142 143
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 114 124 125 126 142 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 125 126 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 125 126 142

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ }u17(13){ }u18(102){ }u19(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 125 126 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 142
;; lr  def 	 136 139 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 125 126 142
;; live  gen 	 136 139 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 136 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 136 139

( 4 31 )->[5]->( 6 31 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }u29(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 136 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  def 	 100 [cc] 123 147 148 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 136 139
;; live  gen 	 100 [cc] 123 147 148 149
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139

( 5 )->[6]->( 8 20 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139

( 6 )->[8]->( 10 20 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u47(7){ }u48(13){ }u49(102){ }u50(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139

( 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u53(7){ }u54(13){ }u55(102){ }u56(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc] 133 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
;; live  gen 	 100 [cc] 133 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 133 136 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 133 136 139

( 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u61(7){ }u62(13){ }u63(102){ }u64(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 133 136 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 123 134 151 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 133 136 139
;; live  gen 	 123 134 151 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 133 136 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 133 136 139

( 11 10 )->[12]->( 13 19 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u71(7){ }u72(13){ }u73(102){ }u74(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 133 136 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 139
;; lr  def 	 100 [cc] 121 153 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 133 136 139
;; live  gen 	 100 [cc] 121 153 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 133 136 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 133 136 139

( 12 )->[13]->( 14 19 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u83(7){ }u84(13){ }u85(102){ }u86(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 133 136 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 139
;; lr  def 	 100 [cc] 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 133 136 139
;; live  gen 	 100 [cc] 155
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 133 136 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 133 136 139

( 13 )->[14]->( 15 19 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u91(7){ }u92(13){ }u93(102){ }u94(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 133 136 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 139
;; lr  def 	 100 [cc] 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 133 136 139
;; live  gen 	 100 [cc] 156
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 133 136 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 133 136 139

( 14 )->[15]->( 16 19 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u99(7){ }u100(13){ }u101(102){ }u102(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 133 136 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 139
;; lr  def 	 100 [cc] 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 133 136 139
;; live  gen 	 100 [cc] 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 133 136 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 133 136 139

( 15 )->[16]->( 18 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u107(7){ }u108(13){ }u109(102){ }u110(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 133 136 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 133 136 139
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 136 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 136 139

( 16 )->[17]->( 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u114(7){ }u115(13){ }u116(102){ }u117(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 126 136 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 121 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 126 136 139
;; live  gen 	 121 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 126 136 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 126 136 139

( 16 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u120(7){ }u121(13){ }u122(102){ }u123(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 121 135 159 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
;; live  gen 	 121 135 159 160
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 126 136 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 126 136 139

( 18 13 14 17 12 15 )->[19]->( 31 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u130(7){ }u131(13){ }u132(102){ }u133(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 126 136 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 123 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 126 136 139
;; live  gen 	 123 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139

( 6 8 )->[20]->( 22 31 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u138(7){ }u139(13){ }u140(102){ }u141(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc] 164 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
;; live  gen 	 100 [cc] 164 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139 180

( 20 )->[22]->( 23 28 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u147(7){ }u148(13){ }u149(102){ }u150(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139 180
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc] 165 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139 180
;; live  gen 	 100 [cc] 165 167
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139 180

( 22 )->[23]->( 25 26 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u156(7){ }u157(13){ }u158(102){ }u159(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139 180
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc] 168 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139 180
;; live  gen 	 100 [cc] 168 170
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139 180

( 23 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u165(7){ }u166(13){ }u167(102){ }u168(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 123 171 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
;; live  gen 	 123 171 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139 180

( 25 23 )->[26]->( 29 30 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u172(7){ }u173(13){ }u174(102){ }u175(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139 180
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 180
;; lr  def 	 100 [cc] 122 172 175
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139 180
;; live  gen 	 100 [cc] 122 172 175
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125 126 136 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125 126 136 139

( 22 )->[28]->( 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u185(7){ }u186(13){ }u187(102){ }u188(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 122 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
;; live  gen 	 122 176
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125 126 136 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125 126 136 139

( 28 26 )->[29]->( 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u192(7){ }u193(13){ }u194(102){ }u195(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125 126 136 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 122 177
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125 126 136 139
;; live  gen 	 122 177
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125 126 136 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125 126 136 139

( 29 26 )->[30]->( 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u200(7){ }u201(13){ }u202(102){ }u203(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125 126 136 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 123 178
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125 126 136 139
;; live  gen 	 123 178
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139

( 5 19 30 20 )->[31]->( 5 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u208(7){ }u209(13){ }u210(102){ }u211(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 136 139
;; lr  def 	 100 [cc] 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
;; live  gen 	 100 [cc] 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 136 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 136 139

( 2 31 )->[32]->( 1 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u220(7){ }u221(13){ }u222(102){ }u223(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 32 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u224(7){ }u225(13){ }u226(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 30 to worklist
  Adding insn 57 to worklist
  Adding insn 61 to worklist
  Adding insn 64 to worklist
  Adding insn 70 to worklist
  Adding insn 90 to worklist
  Adding insn 95 to worklist
  Adding insn 100 to worklist
  Adding insn 105 to worklist
  Adding insn 111 to worklist
  Adding insn 143 to worklist
  Adding insn 150 to worklist
  Adding insn 157 to worklist
  Adding insn 176 to worklist
  Adding insn 213 to worklist
  Adding insn 206 to worklist
Finished finding needed instructions:
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 136 139
  Adding insn 212 to worklist
  Adding insn 210 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
  Adding insn 132 to worklist
  Adding insn 131 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 126 136 139
  Adding insn 125 to worklist
  Adding insn 124 to worklist
  Adding insn 121 to worklist
  Adding insn 120 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 125 126 136 139
  Adding insn 114 to worklist
  Adding insn 113 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 136 139
  Adding insn 110 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 133 136 139
  Adding insn 104 to worklist
  Adding insn 103 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 133 136 139
  Adding insn 99 to worklist
  Adding insn 98 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 133 136 139
  Adding insn 94 to worklist
  Adding insn 93 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 125 126 133 136 139
  Adding insn 89 to worklist
  Adding insn 88 to worklist
  Adding insn 85 to worklist
  Adding insn 84 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 133 136 139
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 133 136 139
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
  Adding insn 199 to worklist
  Adding insn 198 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125 126 136 139
  Adding insn 192 to worklist
  Adding insn 191 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125 126 136 139
  Adding insn 175 to worklist
  Adding insn 174 to worklist
  Adding insn 168 to worklist
  Adding insn 167 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139 180
  Adding insn 231 to worklist
  Adding insn 161 to worklist
  Adding insn 160 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139 180
  Adding insn 156 to worklist
  Adding insn 155 to worklist
  Adding insn 153 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125 126 136 139
  Adding insn 184 to worklist
  Adding insn 183 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139 180
  Adding insn 149 to worklist
  Adding insn 148 to worklist
  Adding insn 146 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139 180
  Adding insn 142 to worklist
  Adding insn 141 to worklist
  Adding insn 139 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
  Adding insn 63 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
  Adding insn 60 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 136 139
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 52 to worklist
  Adding insn 49 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 136 139
  Adding insn 40 to worklist
  Adding insn 38 to worklist
  Adding insn 36 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 125 126 142
  Adding insn 29 to worklist
  Adding insn 24 to worklist
  Adding insn 21 to worklist
  Adding insn 18 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 27 n_edges 41 count 28 (    1)
;; Following path with 26 sets: 2 
;; Following path with 3 sets: 4 
;; Following path with 14 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 2 sets: 8 
;; Following path with 5 sets: 20 
;; Following path with 5 sets: 22 
;; Following path with 5 sets: 28 
;; Following path with 5 sets: 23 
;; Following path with 5 sets: 25 
;; Following path with 9 sets: 26 
;; Following path with 5 sets: 29 
;; Following path with 5 sets: 30 
;; Following path with 5 sets: 10 
;; Following path with 8 sets: 11 
;; Following path with 9 sets: 12 
;; Following path with 4 sets: 13 
;; Following path with 4 sets: 14 
;; Following path with 4 sets: 15 
;; Following path with 5 sets: 16 
;; Following path with 2 sets: 17 
;; Following path with 8 sets: 18 
;; Following path with 5 sets: 19 
;; Following path with 9 sets: 31 
starting the processing of deferred insns
ending the processing of deferred insns


_UG_ProcessTouchData

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,26u} r13={1d,26u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={15d,15u} r102={1d,26u} r103={1d,25u} r113={1d,3u} r114={1d,3u,1e} r121={3d,6u} r122={3d,7u} r123={5d,21u} r124={1d,4u} r125={1d,3u} r126={1d,2u} r133={1d,2u} r134={1d,1u} r135={1d,2u} r136={1d,1u} r139={2d,12u,1e} r142={1d,2u} r143={1d,1u} r145={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r164={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r180={2d,2u} 
;;    total ref usage 313{93d,218u,2e} in 155{155 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 142 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":5526:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../System/ugui.c":5527:4 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../System/ugui.c":5528:4 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/ugui.c":5529:4 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/ugui.c":5530:4 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":5531:4 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":5532:4 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/ugui.c":5534:4 -1
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 143)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":5534:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 113 [ gui.123_1 ])
        (mem/f/c:SI (reg/f:SI 143) [11 gui+0 S4 A32])) "../System/ugui.c":5534:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
            (nil))))
(insn 15 14 16 2 (set (reg/v:SI 124 [ xp ])
        (mem:SI (plus:SI (reg/f:SI 113 [ gui.123_1 ])
                (const_int 16 [0x10])) [1 gui.123_1->touch.xp+0 S4 A32])) "../System/ugui.c":5534:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 16 15 17 2 (var_location:SI xp (reg/v:SI 124 [ xp ])) "../System/ugui.c":5534:7 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../System/ugui.c":5535:4 -1
     (nil))
(insn 18 17 19 2 (set (reg/v:SI 125 [ yp ])
        (mem:SI (plus:SI (reg/f:SI 113 [ gui.123_1 ])
                (const_int 20 [0x14])) [1 gui.123_1->touch.yp+0 S4 A32])) "../System/ugui.c":5535:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 19 18 20 2 (var_location:SI yp (reg/v:SI 125 [ yp ])) "../System/ugui.c":5535:7 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5536:4 -1
     (nil))
(insn 21 20 22 2 (set (reg/v:SI 126 [ tchstate ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 113 [ gui.123_1 ])
                    (const_int 12 [0xc])) [0 gui.123_1->touch.state+0 S1 A32]))) "../System/ugui.c":5536:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 113 [ gui.123_1 ])
        (nil)))
(debug_insn 22 21 23 2 (var_location:QI tchstate (subreg:QI (reg/v:SI 126 [ tchstate ]) 0)) "../System/ugui.c":5536:13 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/ugui.c":5538:4 -1
     (nil))
(insn 24 23 25 2 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 142 [ wnd ]) [0 wnd_21(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5538:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 25 24 26 2 (var_location:SI objcnt (zero_extend:SI (subreg:QI (reg:SI 114 [ _2 ]) 0))) "../System/ugui.c":5538:11 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../System/ugui.c":5539:4 -1
     (nil))
(debug_insn 27 26 28 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 28 27 29 2 (debug_marker) "../System/ugui.c":5539:13 -1
     (nil))
(insn 29 28 30 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _2 ])
            (const_int 0 [0]))) "../System/ugui.c":5539:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 30 29 34 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 34)
            (pc))) "../System/ugui.c":5539:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 34)
      ; pc falls through to BB 32
(code_label 34 30 35 4 605 (nil) [1 uses])
(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 38 4 (set (reg:SI 139 [ ivtmp.796 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 142 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_21(D)->objlst+0 S4 A32])) "../System/ugui.c":5541:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 142 [ wnd ])
        (nil)))
(insn 38 36 40 4 (set (reg:SI 145)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 38 211 4 (set (reg:SI 136 [ _50 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 145) 0))
                (sign_extend:SI (subreg:HI (reg:SI 114 [ _2 ]) 0)))
            (reg:SI 139 [ ivtmp.796 ]))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 114 [ _2 ]) 0))
                        (const_int 48 [0x30]))
                    (reg:SI 139 [ ivtmp.796 ]))
                (nil)))))
(code_label 211 40 41 5 615 (nil) [1 uses])
(note 41 211 42 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 43 5 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 43 42 44 5 (debug_marker) "../System/ugui.c":5541:7 -1
     (nil))
(debug_insn 44 43 45 5 (var_location:SI obj (reg:SI 139 [ ivtmp.796 ])) "../System/ugui.c":5541:11 -1
     (nil))
(debug_insn 45 44 47 5 (debug_marker) "../System/ugui.c":5542:7 -1
     (nil))
(debug_insn 47 45 48 5 (var_location:QI objstate (mem:QI (reg:SI 139 [ ivtmp.796 ]) [0 MEM[base: _69, offset: 0B]+0 S1 A32])) "../System/ugui.c":5542:16 -1
     (nil))
(debug_insn 48 47 49 5 (debug_marker) "../System/ugui.c":5543:7 -1
     (nil))
(insn 49 48 50 5 (set (reg/v:SI 123 [ objtouch ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 139 [ ivtmp.796 ])
                    (const_int 1 [0x1])) [0 MEM[base: _69, offset: 1B]+0 S1 A8]))) "../System/ugui.c":5543:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 50 49 51 5 (var_location:QI objtouch (subreg:QI (reg/v:SI 123 [ objtouch ]) 0)) "../System/ugui.c":5543:16 -1
     (nil))
(debug_insn 51 50 52 5 (debug_marker) "../System/ugui.c":5544:7 -1
     (nil))
(insn 52 51 54 5 (set (reg:SI 147 [ MEM[base: _69, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 139 [ ivtmp.796 ]) [0 MEM[base: _69, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5544:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 52 55 5 (set (reg:SI 148)
        (and:SI (reg:SI 147 [ MEM[base: _69, offset: 0B] ])
            (const_int 75 [0x4b]))) "../System/ugui.c":5544:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ MEM[base: _69, offset: 0B] ])
        (nil)))
(insn 55 54 56 5 (set (reg:SI 149)
        (zero_extend:SI (subreg:QI (reg:SI 148) 0))) "../System/ugui.c":5544:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(insn 56 55 57 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 149)
            (const_int 10 [0xa]))) "../System/ugui.c":5544:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(jump_insn 57 56 58 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 201)
            (pc))) "../System/ugui.c":5544:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 201)
(note 58 57 59 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 59 58 60 6 (debug_marker) "../System/ugui.c":5547:10 -1
     (nil))
(insn 60 59 61 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 126 [ tchstate ])
            (const_int 0 [0]))) "../System/ugui.c":5547:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 61 60 62 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 136)
            (pc))) "../System/ugui.c":5547:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 136)
(note 62 61 63 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 124 [ xp ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5547:26 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 64 63 65 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 136)
            (pc))) "../System/ugui.c":5547:26 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 136)
(note 65 64 66 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 67 10 (debug_marker) "../System/ugui.c":5549:13 -1
     (nil))
(insn 67 66 68 10 (set (reg:SI 150)
        (and:SI (reg/v:SI 123 [ objtouch ])
            (const_int 64 [0x40]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 68 67 69 10 (set (reg:SI 133 [ _43 ])
        (zero_extend:SI (subreg:QI (reg:SI 150) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(insn 69 68 70 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 133 [ _43 ])
            (const_int 0 [0]))) "../System/ugui.c":5549:16 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 70 69 71 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 80)
            (pc))) "../System/ugui.c":5549:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 80)
(note 71 70 72 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 72 71 73 11 (debug_marker) "../System/ugui.c":5551:16 -1
     (nil))
(debug_insn 73 72 74 11 (var_location:QI objtouch (ior:QI (subreg:QI (reg/v:SI 123 [ objtouch ]) 0)
        (const_int 5 [0x5]))) "../System/ugui.c":5551:25 -1
     (nil))
(debug_insn 74 73 75 11 (debug_marker) "../System/ugui.c":5552:16 -1
     (nil))
(insn 75 74 76 11 (set (reg:SI 151)
        (and:SI (reg/v:SI 123 [ objtouch ])
            (const_int 103 [0x67]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 123 [ objtouch ])
        (nil)))
(insn 76 75 77 11 (set (reg:SI 134 [ _44 ])
        (zero_extend:SI (subreg:QI (reg:SI 151) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(insn 77 76 78 11 (set (reg:SI 152)
        (ior:SI (reg:SI 134 [ _44 ])
            (const_int 5 [0x5]))) "../System/ugui.c":5552:25 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ _44 ])
        (nil)))
(insn 78 77 79 11 (set (reg/v:SI 123 [ objtouch ])
        (zero_extend:SI (subreg:QI (reg:SI 152) 0))) "../System/ugui.c":5552:25 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(debug_insn 79 78 80 11 (var_location:QI objtouch (subreg:QI (reg/v:SI 123 [ objtouch ]) 0)) "../System/ugui.c":5552:25 -1
     (nil))
(code_label 80 79 81 12 608 (nil) [1 uses])
(note 81 80 82 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 82 81 83 12 (var_location:QI objtouch (subreg:QI (reg/v:SI 123 [ objtouch ]) 0)) -1
     (nil))
(debug_insn 83 82 84 12 (debug_marker) "../System/ugui.c":5554:13 -1
     (nil))
(insn 84 83 85 12 (set (reg:SI 153)
        (and:SI (reg/v:SI 123 [ objtouch ])
            (const_int -33 [0xffffffffffffffdf]))) "../System/ugui.c":5554:22 90 {*arm_andsi3_insn}
     (nil))
(insn 85 84 86 12 (set (reg/v:SI 121 [ objtouch ])
        (zero_extend:SI (subreg:QI (reg:SI 153) 0))) "../System/ugui.c":5554:22 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))
(debug_insn 86 85 87 12 (var_location:QI objtouch (subreg:QI (reg/v:SI 121 [ objtouch ]) 0)) "../System/ugui.c":5554:22 -1
     (nil))
(debug_insn 87 86 88 12 (debug_marker) "../System/ugui.c":5555:13 -1
     (nil))
(insn 88 87 89 12 (set (reg:SI 154 [ MEM[base: _69, offset: 8B] ])
        (mem:SI (plus:SI (reg:SI 139 [ ivtmp.796 ])
                (const_int 8 [0x8])) [1 MEM[base: _69, offset: 8B]+0 S4 A32])) "../System/ugui.c":5555:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 89 88 90 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 154 [ MEM[base: _69, offset: 8B] ])
            (reg/v:SI 124 [ xp ]))) "../System/ugui.c":5555:16 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ MEM[base: _69, offset: 8B] ])
        (nil)))
(jump_insn 90 89 91 12 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../System/ugui.c":5555:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 91 90 92 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 92 91 93 13 (debug_marker) "../System/ugui.c":5557:16 -1
     (nil))
(insn 93 92 94 13 (set (reg:SI 155 [ MEM[base: _69, offset: 16B] ])
        (mem:SI (plus:SI (reg:SI 139 [ ivtmp.796 ])
                (const_int 16 [0x10])) [1 MEM[base: _69, offset: 16B]+0 S4 A32])) "../System/ugui.c":5557:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 93 95 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 155 [ MEM[base: _69, offset: 16B] ])
            (reg/v:SI 124 [ xp ]))) "../System/ugui.c":5557:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 155 [ MEM[base: _69, offset: 16B] ])
        (nil)))
(jump_insn 95 94 96 13 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../System/ugui.c":5557:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 96 95 97 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 97 96 98 14 (debug_marker) "../System/ugui.c":5559:19 -1
     (nil))
(insn 98 97 99 14 (set (reg:SI 156 [ MEM[base: _69, offset: 12B] ])
        (mem:SI (plus:SI (reg:SI 139 [ ivtmp.796 ])
                (const_int 12 [0xc])) [1 MEM[base: _69, offset: 12B]+0 S4 A32])) "../System/ugui.c":5559:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 99 98 100 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 156 [ MEM[base: _69, offset: 12B] ])
            (reg/v:SI 125 [ yp ]))) "../System/ugui.c":5559:22 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 156 [ MEM[base: _69, offset: 12B] ])
        (nil)))
(jump_insn 100 99 101 14 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../System/ugui.c":5559:22 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 101 100 102 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 102 101 103 15 (debug_marker) "../System/ugui.c":5561:22 -1
     (nil))
(insn 103 102 104 15 (set (reg:SI 157 [ MEM[base: _69, offset: 20B] ])
        (mem:SI (plus:SI (reg:SI 139 [ ivtmp.796 ])
                (const_int 20 [0x14])) [1 MEM[base: _69, offset: 20B]+0 S4 A32])) "../System/ugui.c":5561:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 105 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 157 [ MEM[base: _69, offset: 20B] ])
            (reg/v:SI 125 [ yp ]))) "../System/ugui.c":5561:25 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ MEM[base: _69, offset: 20B] ])
        (nil)))
(jump_insn 105 104 106 15 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../System/ugui.c":5561:25 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 106 105 107 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 107 106 108 16 (debug_marker) "../System/ugui.c":5563:25 -1
     (nil))
(debug_insn 108 107 109 16 (var_location:QI objtouch (ior:QI (subreg:QI (reg/v:SI 121 [ objtouch ]) 0)
        (const_int 32 [0x20]))) "../System/ugui.c":5563:34 -1
     (nil))
(debug_insn 109 108 110 16 (debug_marker) "../System/ugui.c":5564:25 -1
     (nil))
(insn 110 109 111 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 133 [ _43 ])
            (const_int 0 [0]))) "../System/ugui.c":5564:28 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _43 ])
        (nil)))
(jump_insn 111 110 112 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 117)
            (pc))) "../System/ugui.c":5564:28 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 117)
(note 112 111 113 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 113 112 114 17 (set (reg:SI 158)
        (ior:SI (reg/v:SI 121 [ objtouch ])
            (const_int 32 [0x20]))) "../System/ugui.c":5563:34 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ objtouch ])
        (nil)))
(insn 114 113 117 17 (set (reg/v:SI 121 [ objtouch ])
        (zero_extend:SI (subreg:QI (reg:SI 158) 0))) "../System/ugui.c":5563:34 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
      ; pc falls through to BB 19
(code_label 117 114 118 18 610 (nil) [1 uses])
(note 118 117 119 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 119 118 120 18 (debug_marker) "../System/ugui.c":5566:28 -1
     (nil))
(insn 120 119 121 18 (set (reg:SI 159)
        (and:SI (reg/v:SI 123 [ objtouch ])
            (const_int -37 [0xffffffffffffffdb]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 123 [ objtouch ])
        (nil)))
(insn 121 120 122 18 (set (reg:SI 135 [ _46 ])
        (zero_extend:SI (subreg:QI (reg:SI 159) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(debug_insn 122 121 123 18 (var_location:QI objtouch (ior:QI (subreg:QI (reg:SI 135 [ _46 ]) 0)
        (const_int 32 [0x20]))) "../System/ugui.c":5566:37 -1
     (nil))
(debug_insn 123 122 124 18 (debug_marker) "../System/ugui.c":5567:28 -1
     (nil))
(insn 124 123 125 18 (set (reg:SI 160)
        (ior:SI (reg:SI 135 [ _46 ])
            (const_int 34 [0x22]))) "../System/ugui.c":5567:37 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _46 ])
        (nil)))
(insn 125 124 126 18 (set (reg/v:SI 121 [ objtouch ])
        (zero_extend:SI (subreg:QI (reg:SI 160) 0))) "../System/ugui.c":5567:37 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(debug_insn 126 125 127 18 (var_location:QI objtouch (subreg:QI (reg/v:SI 121 [ objtouch ]) 0)) "../System/ugui.c":5567:37 -1
     (nil))
(code_label 127 126 128 19 609 (nil) [4 uses])
(note 128 127 129 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 19 (var_location:QI objtouch (subreg:QI (reg/v:SI 121 [ objtouch ]) 0)) -1
     (nil))
(debug_insn 130 129 131 19 (debug_marker) "../System/ugui.c":5573:13 -1
     (nil))
(insn 131 130 132 19 (set (reg:SI 161)
        (ior:SI (reg/v:SI 121 [ objtouch ])
            (const_int 64 [0x40]))) "../System/ugui.c":5573:22 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ objtouch ])
        (nil)))
(insn 132 131 133 19 (set (reg/v:SI 123 [ objtouch ])
        (zero_extend:SI (subreg:QI (reg:SI 161) 0))) "../System/ugui.c":5573:22 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(debug_insn 133 132 136 19 (var_location:QI objtouch (subreg:QI (reg/v:SI 123 [ objtouch ]) 0)) "../System/ugui.c":5573:22 -1
     (nil))
      ; pc falls through to BB 31
(code_label 136 133 137 20 607 (nil) [2 uses])
(note 137 136 138 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 138 137 139 20 (debug_marker) "../System/ugui.c":5575:15 -1
     (nil))
(insn 139 138 141 20 (set (reg:SI 180)
        (and:SI (reg/v:SI 123 [ objtouch ])
            (const_int 64 [0x40]))) "../System/ugui.c":5575:18 90 {*arm_andsi3_insn}
     (nil))
(insn 141 139 142 20 (set (reg:SI 164)
        (zero_extend:SI (subreg:QI (reg:SI 180) 0))) "../System/ugui.c":5575:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 142 141 143 20 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0]))) "../System/ugui.c":5575:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(jump_insn 143 142 144 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 201)
            (pc))) "../System/ugui.c":5575:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 201)
(note 144 143 145 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 145 144 146 22 (debug_marker) "../System/ugui.c":5577:13 -1
     (nil))
(insn 146 145 148 22 (set (reg:SI 165)
        (and:SI (reg/v:SI 123 [ objtouch ])
            (const_int 32 [0x20]))) "../System/ugui.c":5577:16 90 {*arm_andsi3_insn}
     (nil))
(insn 148 146 149 22 (set (reg:SI 167)
        (zero_extend:SI (subreg:QI (reg:SI 165) 0))) "../System/ugui.c":5577:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(insn 149 148 150 22 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 167)
            (const_int 0 [0]))) "../System/ugui.c":5577:16 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(jump_insn 150 149 151 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 180)
            (pc))) "../System/ugui.c":5577:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 180)
(note 151 150 152 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 152 151 153 23 (debug_marker) "../System/ugui.c":5579:16 -1
     (nil))
(insn 153 152 155 23 (set (reg:SI 168)
        (and:SI (reg/v:SI 123 [ objtouch ])
            (const_int 2 [0x2]))) "../System/ugui.c":5579:19 90 {*arm_andsi3_insn}
     (nil))
(insn 155 153 156 23 (set (reg:SI 170)
        (zero_extend:SI (subreg:QI (reg:SI 168) 0))) "../System/ugui.c":5579:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(insn 156 155 157 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0]))) "../System/ugui.c":5579:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))
(jump_insn 157 156 158 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 163)
            (pc))) "../System/ugui.c":5579:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 163)
(note 158 157 159 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 159 158 160 25 (debug_marker) "../System/ugui.c":5579:68 -1
     (nil))
(insn 160 159 161 25 (set (reg:SI 171)
        (ior:SI (reg/v:SI 123 [ objtouch ])
            (const_int -128 [0xffffffffffffff80]))) "../System/ugui.c":5579:77 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 123 [ objtouch ])
        (nil)))
(insn 161 160 162 25 (set (reg/v:SI 123 [ objtouch ])
        (zero_extend:SI (subreg:QI (reg:SI 171) 0))) "../System/ugui.c":5579:77 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
(debug_insn 162 161 231 25 (var_location:QI objtouch (subreg:QI (reg/v:SI 123 [ objtouch ]) 0)) "../System/ugui.c":5579:77 -1
     (nil))
(insn 231 162 163 25 (set (reg:SI 180)
        (and:SI (reg/v:SI 123 [ objtouch ])
            (const_int 64 [0x40]))) 90 {*arm_andsi3_insn}
     (nil))
(code_label 163 231 164 26 612 (nil) [1 uses])
(note 164 163 165 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 165 164 166 26 (var_location:QI objtouch (subreg:QI (reg/v:SI 123 [ objtouch ]) 0)) -1
     (nil))
(debug_insn 166 165 167 26 (debug_marker) "../System/ugui.c":5580:16 -1
     (nil))
(insn 167 166 168 26 (set (reg:SI 172)
        (ior:SI (reg/v:SI 123 [ objtouch ])
            (const_int 8 [0x8]))) "../System/ugui.c":5580:25 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 123 [ objtouch ])
        (nil)))
(insn 168 167 170 26 (set (reg/v:SI 122 [ objtouch ])
        (zero_extend:SI (subreg:QI (reg:SI 172) 0))) "../System/ugui.c":5580:25 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 172)
        (nil)))
(debug_insn 170 168 171 26 (var_location:QI objtouch (subreg:QI (reg/v:SI 122 [ objtouch ]) 0)) -1
     (nil))
(debug_insn 171 170 174 26 (debug_marker) "../System/ugui.c":5586:13 -1
     (nil))
(insn 174 171 175 26 (set (reg:SI 175)
        (zero_extend:SI (subreg:QI (reg:SI 180) 0))) "../System/ugui.c":5586:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))
(insn 175 174 176 26 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0]))) "../System/ugui.c":5586:16 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 175)
        (nil)))
(jump_insn 176 175 180 26 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 187)
            (pc))) "../System/ugui.c":5586:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 187)
      ; pc falls through to BB 30
(code_label 180 176 181 28 611 (nil) [1 uses])
(note 181 180 182 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 182 181 183 28 (debug_marker) "../System/ugui.c":5584:16 -1
     (nil))
(insn 183 182 184 28 (set (reg:SI 176)
        (ior:SI (reg/v:SI 123 [ objtouch ])
            (const_int 16 [0x10]))) "../System/ugui.c":5584:25 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 123 [ objtouch ])
        (nil)))
(insn 184 183 185 28 (set (reg/v:SI 122 [ objtouch ])
        (zero_extend:SI (subreg:QI (reg:SI 176) 0))) "../System/ugui.c":5584:25 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(debug_insn 185 184 186 28 (var_location:QI objtouch (subreg:QI (reg/v:SI 122 [ objtouch ]) 0)) -1
     (nil))
(debug_insn 186 185 187 28 (debug_marker) "../System/ugui.c":5586:13 -1
     (nil))
(code_label 187 186 188 29 613 (nil) [1 uses])
(note 188 187 189 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 189 188 190 29 (var_location:QI objtouch (subreg:QI (reg/v:SI 122 [ objtouch ]) 0)) -1
     (nil))
(debug_insn 190 189 191 29 (debug_marker) "../System/ugui.c":5588:16 -1
     (nil))
(insn 191 190 192 29 (set (reg:SI 177)
        (ior:SI (reg/v:SI 122 [ objtouch ])
            (const_int 1 [0x1]))) "../System/ugui.c":5588:25 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 122 [ objtouch ])
        (nil)))
(insn 192 191 193 29 (set (reg/v:SI 122 [ objtouch ])
        (zero_extend:SI (subreg:QI (reg:SI 177) 0))) "../System/ugui.c":5588:25 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(debug_insn 193 192 194 29 (var_location:QI objtouch (subreg:QI (reg/v:SI 122 [ objtouch ]) 0)) "../System/ugui.c":5588:25 -1
     (nil))
(code_label 194 193 195 30 614 (nil) [0 uses])
(note 195 194 196 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 196 195 197 30 (var_location:QI objtouch (subreg:QI (reg/v:SI 122 [ objtouch ]) 0)) -1
     (nil))
(debug_insn 197 196 198 30 (debug_marker) "../System/ugui.c":5590:13 -1
     (nil))
(insn 198 197 199 30 (set (reg:SI 178)
        (and:SI (reg/v:SI 122 [ objtouch ])
            (const_int -71 [0xffffffffffffffb9]))) "../System/ugui.c":5590:22 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 122 [ objtouch ])
        (nil)))
(insn 199 198 200 30 (set (reg/v:SI 123 [ objtouch ])
        (zero_extend:SI (subreg:QI (reg:SI 178) 0))) "../System/ugui.c":5590:22 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(debug_insn 200 199 201 30 (var_location:QI objtouch (subreg:QI (reg/v:SI 123 [ objtouch ]) 0)) "../System/ugui.c":5590:22 -1
     (nil))
(code_label 201 200 202 31 606 (nil) [2 uses])
(note 202 201 203 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 203 202 204 31 (var_location:QI objtouch (subreg:QI (reg/v:SI 123 [ objtouch ]) 0)) -1
     (nil))
(debug_insn 204 203 206 31 (debug_marker) "../System/ugui.c":5593:7 -1
     (nil))
(insn 206 204 207 31 (set (mem:QI (plus:SI (reg:SI 139 [ ivtmp.796 ])
                (const_int 1 [0x1])) [0 MEM[base: _69, offset: 1B]+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 123 [ objtouch ]) 0)) "../System/ugui.c":5593:24 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v:SI 123 [ objtouch ])
        (nil)))
(debug_insn 207 206 208 31 (debug_marker) "../System/ugui.c":5539:23 -1
     (nil))
(debug_insn 208 207 209 31 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 209 208 210 31 (debug_marker) "../System/ugui.c":5539:13 -1
     (nil))
(insn 210 209 212 31 (set (reg:SI 139 [ ivtmp.796 ])
        (plus:SI (reg:SI 139 [ ivtmp.796 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5539:4 7 {*arm_addsi3}
     (nil))
(insn 212 210 213 31 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 136 [ _50 ])
            (reg:SI 139 [ ivtmp.796 ]))) "../System/ugui.c":5539:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 213 212 218 31 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 211)
            (pc))) "../System/ugui.c":5539:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 211)
(code_label 218 213 219 32 604 (nil) [0 uses])
(note 219 218 0 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

;; Function _UG_UpdateObjects (_UG_UpdateObjects, funcdef_no=32, decl_uid=6709, cgraph_uid=33, symbol_order=44)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 19 count 14 (  1.1)


_UG_UpdateObjects

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 107
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={5d,2u} r2={3d} r3={3d} r7={1d,12u} r12={4d} r13={1d,14u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={9d,7u} r101={2d} r102={1d,12u} r103={1d,11u} r104={2d} r105={2d} r106={2d} r118={1d,3u} r120={1d,8u} r121={1d,5u} r122={1d,1u} r123={2d,4u} r127={2d,2u} r128={1d,4u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r145={1d,1u} 
;;    total ref usage 319{219d,100u,0e} in 67{65 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 16 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 118 128
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 118 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 128

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 128
;; live  gen 	 123 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 127 128

( 4 15 )->[5]->( 6 15 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 128
;; lr  def 	 100 [cc] 120 121 129 130 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 127 128
;; live  gen 	 100 [cc] 120 121 129 130 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 121 123 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 121 123 127 128

( 5 )->[6]->( 8 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(7){ }u31(13){ }u32(102){ }u33(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 121 123 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121
;; lr  def 	 100 [cc] 122 132 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 121 123 127 128
;; live  gen 	 100 [cc] 122 132 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 121 122 123 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 121 122 123 127 128

( 6 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u40(7){ }u41(13){ }u42(102){ }u43(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 121 122 123 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 128
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 121 122 123 127 128
;; live  gen 	 0 [r0] 1 [r1] 135
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 121 122 123 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 121 122 123 127 128

( 8 6 )->[9]->( 11 15 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u51(7){ }u52(13){ }u53(102){ }u54(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 121 122 123 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 136 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 121 122 123 127 128
;; live  gen 	 100 [cc] 136 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 121 122 123 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 121 122 123 127 128

( 9 )->[11]->( 12 15 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u60(7){ }u61(13){ }u62(102){ }u63(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 121 122 123 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 121 122 123 127 128
;; live  gen 	 100 [cc] 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 122 123 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 122 123 127 128

( 11 )->[12]->( 14 15 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u67(7){ }u68(13){ }u69(102){ }u70(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 122 123 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 142 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 122 123 127 128
;; live  gen 	 100 [cc] 142 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 123 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 123 127 128

( 12 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u76(7){ }u77(13){ }u78(102){ }u79(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 123 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 128
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 123 127 128
;; live  gen 	 0 [r0] 1 [r1] 145
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 127 128

( 14 5 9 11 12 )->[15]->( 5 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u87(7){ }u88(13){ }u89(102){ }u90(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 127
;; lr  def 	 100 [cc] 123 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 127 128
;; live  gen 	 100 [cc] 123 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 127 128

( 15 2 )->[16]->( 1 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u97(7){ }u98(13){ }u99(102){ }u100(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 16 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u101(7){ }u102(13){ }u103(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 36 to worklist
  Adding insn 48 to worklist
  Adding insn 54 to worklist
  Adding insn 63 to worklist
  Adding insn 71 to worklist
  Adding insn 78 to worklist
  Adding insn 84 to worklist
  Adding insn 94 to worklist
Finished finding needed instructions:
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 127 128
  Adding insn 93 to worklist
  Adding insn 91 to worklist
  Adding insn 88 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 127 128
  Adding insn 83 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 123 127 128
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 74 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 122 123 127 128
  Adding insn 70 to worklist
  Adding insn 69 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 121 122 123 127 128
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 59 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 121 122 123 127 128
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 121 122 123 127 128
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 44 to worklist
  Adding insn 42 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 120 121 123 127 128
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 27 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 127 128
  Adding insn 5 to worklist
  Adding insn 4 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 128
  Adding insn 18 to worklist
  Adding insn 13 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 19 count 14 (  1.1)
;; Following path with 13 sets: 2 
;; Following path with 2 sets: 4 
deferring rescan insn with uid = 5.
;; Following path with 16 sets: 5 
;; Following path with 6 sets: 6 
;; Following path with 7 sets: 8 
;; Following path with 5 sets: 9 
;; Following path with 3 sets: 11 
;; Following path with 5 sets: 12 
;; Following path with 7 sets: 14 
;; Following path with 7 sets: 15 
starting the processing of deferred insns
rescanning insn with uid = 5.
ending the processing of deferred insns


_UG_UpdateObjects

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={5d,2u} r2={3d} r3={3d} r7={1d,12u} r12={4d} r13={1d,14u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={9d,7u} r101={2d} r102={1d,12u} r103={1d,11u} r104={2d} r105={2d} r106={2d} r118={1d,3u} r120={1d,8u} r121={1d,5u} r122={1d,1u} r123={2d,4u} r127={2d,3u} r128={1d,4u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r145={1d,1u} 
;;    total ref usage 320{219d,101u,0e} in 67{65 regular + 2 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":5598:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/ugui.c":5599:4 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/ugui.c":5600:4 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":5601:4 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":5602:4 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/ugui.c":5605:4 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 118 [ objcnt ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_12(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5605:11 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 14 13 15 2 (var_location:SI objcnt (reg/v:SI 118 [ objcnt ])) "../System/ugui.c":5605:11 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":5606:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../System/ugui.c":5606:13 -1
     (nil))
(insn 18 17 19 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 118 [ objcnt ])
            (const_int 0 [0]))) "../System/ugui.c":5606:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 19 18 99 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 97)
            (pc))) "../System/ugui.c":5606:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 97)
(note 99 19 4 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 4 99 5 4 (set (reg:SI 127 [ ivtmp.803 ])
        (const_int 0 [0])) "../System/ugui.c":5606:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 4 92 4 (set (reg/v:SI 123 [ i ])
        (reg:SI 127 [ ivtmp.803 ])) "../System/ugui.c":5606:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(code_label 92 5 20 5 641 (nil) [1 uses])
(note 20 92 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 5 (var_location:SI i (reg/v:SI 123 [ i ])) -1
     (nil))
(debug_insn 22 21 23 5 (debug_marker) "../System/ugui.c":5608:7 -1
     (nil))
(insn 23 22 24 5 (set (reg/f:SI 129 [ wnd_12(D)->objlst ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_12(D)->objlst+0 S4 A32])) "../System/ugui.c":5608:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 5 (set (reg/v/f:SI 120 [ obj ])
        (plus:SI (reg/f:SI 129 [ wnd_12(D)->objlst ])
            (reg:SI 127 [ ivtmp.803 ]))) "../System/ugui.c":5608:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 129 [ wnd_12(D)->objlst ])
        (nil)))
(debug_insn 25 24 26 5 (var_location:SI obj (reg/v/f:SI 120 [ obj ])) "../System/ugui.c":5608:11 -1
     (nil))
(debug_insn 26 25 27 5 (debug_marker) "../System/ugui.c":5609:7 -1
     (nil))
(insn 27 26 28 5 (set (reg/v:SI 121 [ objstate ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 120 [ obj ]) [0 obj_15->state+0 S1 A32]))) "../System/ugui.c":5609:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 28 27 29 5 (var_location:QI objstate (subreg:QI (reg/v:SI 121 [ objstate ]) 0)) "../System/ugui.c":5609:16 -1
     (nil))
(debug_insn 29 28 30 5 (debug_marker) "../System/ugui.c":5610:7 -1
     (nil))
(debug_insn 30 29 31 5 (var_location:QI D#82 (mem:QI (plus:SI (reg/v/f:SI 120 [ obj ])
            (const_int 1 [0x1])) [0 obj_15->touch_state+0 S1 A8])) "../System/ugui.c":5610:16 -1
     (nil))
(debug_insn 31 30 32 5 (var_location:QI objtouch (debug_expr:QI D#82)) "../System/ugui.c":5610:16 -1
     (nil))
(debug_insn 32 31 33 5 (debug_marker) "../System/ugui.c":5611:7 -1
     (nil))
(insn 33 32 34 5 (set (reg:SI 130)
        (and:SI (reg/v:SI 121 [ objstate ])
            (const_int 3 [0x3]))) "../System/ugui.c":5611:10 90 {*arm_andsi3_insn}
     (nil))
(insn 34 33 35 5 (set (reg:SI 131)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) "../System/ugui.c":5611:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 34 36 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 131)
            (const_int 2 [0x2]))) "../System/ugui.c":5611:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(jump_insn 36 35 40 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 40)
            (pc))) "../System/ugui.c":5611:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 40)
      ; pc falls through to BB 15
(code_label 40 36 41 6 637 (nil) [1 uses])
(note 41 40 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 6 (set (reg/v:SI 122 [ objtouch ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 120 [ obj ])
                    (const_int 1 [0x1])) [0 obj_15->touch_state+0 S1 A8]))) "../System/ugui.c":5610:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 43 42 44 6 (debug_marker) "../System/ugui.c":5613:10 -1
     (nil))
(insn 44 43 46 6 (set (reg:SI 132)
        (and:SI (reg/v:SI 121 [ objstate ])
            (const_int 32 [0x20]))) "../System/ugui.c":5613:13 90 {*arm_andsi3_insn}
     (nil))
(insn 46 44 47 6 (set (reg:SI 134)
        (zero_extend:SI (subreg:QI (reg:SI 132) 0))) "../System/ugui.c":5613:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(insn 47 46 48 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 134)
            (const_int 0 [0]))) "../System/ugui.c":5613:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(jump_insn 48 47 49 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 55)
            (pc))) "../System/ugui.c":5613:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 55)
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 8 (debug_marker) "../System/ugui.c":5615:13 -1
     (nil))
(insn 51 50 52 8 (set (reg/f:SI 135 [ obj_15->update ])
        (mem/f:SI (plus:SI (reg/v/f:SI 120 [ obj ])
                (const_int 4 [0x4])) [14 obj_15->update+0 S4 A32])) "../System/ugui.c":5615:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 8 (set (reg:SI 1 r1)
        (reg/v/f:SI 120 [ obj ])) "../System/ugui.c":5615:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 52 54 8 (set (reg:SI 0 r0)
        (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":5615:13 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 54 53 55 8 (parallel [
            (call (mem:SI (reg/f:SI 135 [ obj_15->update ]) [0 *_4 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":5615:13 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 135 [ obj_15->update ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (nil)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(code_label 55 54 56 9 639 (nil) [1 uses])
(note 56 55 57 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 59 9 (debug_marker) "../System/ugui.c":5617:10 -1
     (nil))
(insn 59 57 61 9 (set (reg:SI 136)
        (and:SI (reg/v:SI 121 [ objstate ])
            (const_int 8 [0x8]))) "../System/ugui.c":5617:13 90 {*arm_andsi3_insn}
     (nil))
(insn 61 59 62 9 (set (reg:SI 138)
        (zero_extend:SI (subreg:QI (reg:SI 136) 0))) "../System/ugui.c":5617:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(insn 62 61 63 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138)
            (const_int 0 [0]))) "../System/ugui.c":5617:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(jump_insn 63 62 64 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 85)
            (pc))) "../System/ugui.c":5617:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 85)
(note 64 63 69 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 69 64 70 11 (set (reg:SI 141 [ objstate ])
        (sign_extend:SI (subreg/v:QI (reg/v:SI 121 [ objstate ]) 0))) "../System/ugui.c":5617:46 1004 {*thumb2_extendqisi_v6}
     (expr_list:REG_DEAD (reg/v:SI 121 [ objstate ])
        (nil)))
(insn 70 69 71 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ objstate ])
            (const_int 0 [0]))) "../System/ugui.c":5617:46 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ objstate ])
        (nil)))
(jump_insn 71 70 72 11 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 85)
            (pc))) "../System/ugui.c":5617:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 85)
(note 72 71 73 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 74 12 (debug_marker) "../System/ugui.c":5619:13 -1
     (nil))
(insn 74 73 76 12 (set (reg:SI 142)
        (and:SI (reg/v:SI 122 [ objtouch ])
            (const_int 65 [0x41]))) "../System/ugui.c":5619:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 122 [ objtouch ])
        (nil)))
(insn 76 74 77 12 (set (reg:SI 144)
        (zero_extend:SI (subreg:QI (reg:SI 142) 0))) "../System/ugui.c":5619:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(insn 77 76 78 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 144)
            (const_int 0 [0]))) "../System/ugui.c":5619:16 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(jump_insn 78 77 79 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 85)
            (pc))) "../System/ugui.c":5619:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 85)
(note 79 78 80 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 80 79 81 14 (debug_marker) "../System/ugui.c":5621:16 -1
     (nil))
(insn 81 80 82 14 (set (reg/f:SI 145 [ obj_15->update ])
        (mem/f:SI (plus:SI (reg/v/f:SI 120 [ obj ])
                (const_int 4 [0x4])) [14 obj_15->update+0 S4 A32])) "../System/ugui.c":5621:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 81 83 14 (set (reg:SI 1 r1)
        (reg/v/f:SI 120 [ obj ])) "../System/ugui.c":5621:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 120 [ obj ])
        (nil)))
(insn 83 82 84 14 (set (reg:SI 0 r0)
        (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":5621:16 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 84 83 85 14 (parallel [
            (call (mem:SI (reg/f:SI 145 [ obj_15->update ]) [0 *_6 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":5621:16 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 145 [ obj_15->update ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (nil)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(code_label 85 84 86 15 638 (nil) [3 uses])
(note 86 85 87 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 87 86 88 15 (debug_marker) "../System/ugui.c":5606:23 -1
     (nil))
(insn 88 87 89 15 (set (reg/v:SI 123 [ i ])
        (plus:SI (reg/v:SI 123 [ i ])
            (const_int 1 [0x1]))) "../System/ugui.c":5606:24 7 {*arm_addsi3}
     (nil))
(debug_insn 89 88 90 15 (var_location:SI i (reg/v:SI 123 [ i ])) -1
     (nil))
(debug_insn 90 89 91 15 (debug_marker) "../System/ugui.c":5606:13 -1
     (nil))
(insn 91 90 93 15 (set (reg:SI 127 [ ivtmp.803 ])
        (plus:SI (reg:SI 127 [ ivtmp.803 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5606:4 7 {*arm_addsi3}
     (nil))
(insn 93 91 94 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 118 [ objcnt ])
            (reg/v:SI 123 [ i ]))) "../System/ugui.c":5606:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 94 93 97 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) "../System/ugui.c":5606:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 92)
(code_label 97 94 98 16 635 (nil) [1 uses])
(note 98 97 0 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

;; Function _UG_HandleEvents (_UG_HandleEvents, funcdef_no=33, decl_uid=6720, cgraph_uid=34, symbol_order=45)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 13 (  1.4)


_UG_HandleEvents

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 89
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={5d,4u} r101={1d} r102={1d,11u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r115={1d,5u} r116={1d,2u} r119={1d,3u} r122={2d,2u} r123={2d,4u} r126={1d,3u} r128={1d,1u} r130={1d,1u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,5u} 
;;    total ref usage 207{131d,76u,0e} in 63{62 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 10 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 119 126 128 130 150
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 119 126 128 130 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 150

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(7){ }u16(13){ }u17(102){ }u18(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 122 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 150
;; live  gen 	 122 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 126 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 126 150

( 4 9 )->[5]->( 6 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 126 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 126
;; lr  def 	 100 [cc] 115 132 134 135 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 126 150
;; live  gen 	 100 [cc] 115 132 134 135 136
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 119 122 123 126 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 119 122 123 126 150

( 5 )->[6]->( 8 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(7){ }u39(13){ }u40(102){ }u41(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 119 122 123 126 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 119 122 123 126 150
;; live  gen 	 100 [cc] 116
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 119 122 123 126 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 119 122 123 126 150

( 6 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u45(7){ }u46(13){ }u47(102){ }u48(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 119 122 123 126 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 126 150
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 138 139 146 147 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 119 122 123 126 150
;; live  gen 	 0 [r0] 138 139 146 147 148
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 126 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 126 150

( 8 5 6 )->[9]->( 5 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u70(7){ }u71(13){ }u72(102){ }u73(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 126 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123
;; lr  def 	 100 [cc] 122 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 126 150
;; live  gen 	 100 [cc] 122 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 126 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 126 150

( 9 2 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u80(7){ }u81(13){ }u82(102){ }u83(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u84(7){ }u85(13){ }u86(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 20 to worklist
  Adding insn 15 to worklist
  Adding insn 43 to worklist
  Adding insn 34 to worklist
  Adding insn 48 to worklist
  Adding insn 74 to worklist
  Adding insn 69 to worklist
  Adding insn 64 to worklist
  Adding insn 58 to worklist
  Adding insn 53 to worklist
  Adding insn 84 to worklist
Finished finding needed instructions:
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 126 150
  Adding insn 83 to worklist
  Adding insn 81 to worklist
  Adding insn 78 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 126 150
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 56 to worklist
  Adding insn 52 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 119 122 123 126 150
  Adding insn 47 to worklist
  Adding insn 46 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 119 122 123 126 150
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 38 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 126 150
  Adding insn 5 to worklist
  Adding insn 4 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 150
  Adding insn 27 to worklist
  Adding insn 22 to worklist
  Adding insn 18 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 10 (  1.1)
;; Following path with 20 sets: 2 
;; Following path with 2 sets: 4 
deferring rescan insn with uid = 5.
;; Following path with 13 sets: 5 
;; Following path with 4 sets: 6 
;; Following path with 19 sets: 8 
;; Following path with 7 sets: 9 
starting the processing of deferred insns
rescanning insn with uid = 5.
ending the processing of deferred insns


_UG_HandleEvents

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={5d,4u} r101={1d} r102={1d,11u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r115={1d,5u} r116={1d,2u} r119={1d,3u} r122={2d,3u} r123={2d,4u} r126={1d,3u} r128={1d,1u} r130={1d,1u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,5u} 
;;    total ref usage 208{131d,77u,0e} in 63{62 regular + 1 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 126 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":5629:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/ugui.c":5630:4 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/ugui.c":5631:4 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":5632:4 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":5633:4 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/ugui.c":5634:4 -1
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 150)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/ugui.c":5634:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 2 (set (reg:SI 128)
        (const_int 0 [0])) "../System/ugui.c":5634:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 150)
                (const_int 4 [0x4])) [10 msg.src+0 S4 A32])
        (reg:SI 128)) "../System/ugui.c":5634:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(debug_insn 16 15 18 2 (debug_marker) "../System/ugui.c":5641:4 -1
     (nil))
(insn 18 16 20 2 (set (reg:SI 130)
        (const_int 2 [0x2])) "../System/ugui.c":5641:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 18 21 2 (set (mem/c:QI (reg/f:SI 150) [0 msg.type+0 S1 A32])
        (subreg:QI (reg:SI 130) 0)) "../System/ugui.c":5641:13 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(debug_insn 21 20 22 2 (debug_marker) "../System/ugui.c":5642:4 -1
     (nil))
(insn 22 21 23 2 (set (reg/v:SI 119 [ objcnt ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 126 [ wnd ]) [0 wnd_16(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5642:11 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI objcnt (reg/v:SI 119 [ objcnt ])) "../System/ugui.c":5642:11 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5643:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../System/ugui.c":5643:13 -1
     (nil))
(insn 27 26 28 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 119 [ objcnt ])
            (const_int 0 [0]))) "../System/ugui.c":5643:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 89 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 87)
            (pc))) "../System/ugui.c":5643:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 87)
(note 89 28 4 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 4 89 5 4 (set (reg:SI 122 [ ivtmp.817 ])
        (const_int 0 [0])) "../System/ugui.c":5643:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 4 82 4 (set (reg/v:SI 123 [ i ])
        (reg:SI 122 [ ivtmp.817 ])) "../System/ugui.c":5643:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(code_label 82 5 29 5 659 (nil) [1 uses])
(note 29 82 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 5 (var_location:SI i (reg/v:SI 123 [ i ])) -1
     (nil))
(debug_insn 31 30 32 5 (debug_marker) "../System/ugui.c":5645:7 -1
     (nil))
(insn 32 31 33 5 (set (reg/f:SI 132 [ wnd_16(D)->objlst ])
        (mem/f:SI (plus:SI (reg/v/f:SI 126 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_16(D)->objlst+0 S4 A32])) "../System/ugui.c":5645:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 5 (set (reg/f:SI 115 [ _4 ])
        (plus:SI (reg/f:SI 132 [ wnd_16(D)->objlst ])
            (reg:SI 122 [ ivtmp.817 ]))) "../System/ugui.c":5645:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 132 [ wnd_16(D)->objlst ])
        (nil)))
(insn 34 33 35 5 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [12 obj+0 S4 A32])
        (reg/f:SI 115 [ _4 ])) "../System/ugui.c":5645:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 35 34 36 5 (debug_marker) "../System/ugui.c":5646:7 -1
     (nil))
(debug_insn 36 35 37 5 (var_location:QI objstate (mem:QI (reg/f:SI 115 [ _4 ]) [0 _4->state+0 S1 A32])) "../System/ugui.c":5646:16 -1
     (nil))
(debug_insn 37 36 38 5 (debug_marker) "../System/ugui.c":5647:7 -1
     (nil))
(insn 38 37 40 5 (set (reg:SI 134 [ _4->state ])
        (zero_extend:SI (mem:QI (reg/f:SI 115 [ _4 ]) [0 _4->state+0 S1 A32]))) "../System/ugui.c":5647:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 40 38 41 5 (set (reg:SI 135)
        (and:SI (reg:SI 134 [ _4->state ])
            (const_int 3 [0x3]))) "../System/ugui.c":5647:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ _4->state ])
        (nil)))
(insn 41 40 42 5 (set (reg:SI 136)
        (zero_extend:SI (subreg:QI (reg:SI 135) 0))) "../System/ugui.c":5647:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(insn 42 41 43 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 136)
            (const_int 2 [0x2]))) "../System/ugui.c":5647:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(jump_insn 43 42 44 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) "../System/ugui.c":5647:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 75)
(note 44 43 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 45 44 46 6 (debug_marker) "../System/ugui.c":5649:10 -1
     (nil))
(insn 46 45 47 6 (set (reg:SI 116 [ _5 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 115 [ _4 ])
                    (const_int 42 [0x2a])) [0 _4->event+0 S1 A16]))) "../System/ugui.c":5649:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 46 48 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _5 ])
            (const_int 0 [0]))) "../System/ugui.c":5649:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 48 47 49 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 75)
            (pc))) "../System/ugui.c":5649:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 75)
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 52 8 (debug_marker) "../System/ugui.c":5651:13 -1
     (nil))
(insn 52 50 53 8 (set (reg/f:SI 138)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -4 [0xfffffffffffffffc]))) "../System/ugui.c":5651:21 7 {*arm_addsi3}
     (nil))
(insn 53 52 54 8 (set (mem/f/c:SI (plus:SI (reg/f:SI 150)
                (const_int 4 [0x4])) [10 msg.src+0 S4 A32])
        (reg/f:SI 138)) "../System/ugui.c":5651:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 138)
        (nil)))
(debug_insn 54 53 55 8 (debug_marker) "../System/ugui.c":5652:13 -1
     (nil))
(debug_insn 55 54 56 8 (debug_marker) "../System/ugui.c":5653:13 -1
     (nil))
(insn 56 55 58 8 (set (reg:HI 139 [ MEM <vector(2) unsigned char> [(unsigned char *)_4 + 40B] ])
        (mem:HI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 40 [0x28])) [0 MEM <vector(2) unsigned char> [(unsigned char *)_4 + 40B]+0 S2 A16])) "../System/ugui.c":5652:20 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115 [ _4 ])
        (nil)))
(insn 58 56 59 8 (set (mem/c:HI (plus:SI (reg/f:SI 150)
                (const_int 1 [0x1])) [0 MEM <vector(2) unsigned char> [(unsigned char *)&msg + 1B]+0 S2 A8])
        (unspec:HI [
                (reg:HI 139 [ MEM <vector(2) unsigned char> [(unsigned char *)_4 + 40B] ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/ugui.c":5652:20 159 {unaligned_storehi}
     (expr_list:REG_DEAD (reg:HI 139 [ MEM <vector(2) unsigned char> [(unsigned char *)_4 + 40B] ])
        (nil)))
(debug_insn 59 58 64 8 (debug_marker) "../System/ugui.c":5654:13 -1
     (nil))
(insn 64 59 65 8 (set (mem/c:QI (plus:SI (reg/f:SI 150)
                (const_int 3 [0x3])) [0 MEM[(unsigned char *)&msg + 3B]+0 S1 A8])
        (subreg/s/v:QI (reg:SI 116 [ _5 ]) 0)) "../System/ugui.c":5654:23 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _5 ])
        (nil)))
(debug_insn 65 64 67 8 (debug_marker) "../System/ugui.c":5656:13 -1
     (nil))
(insn 67 65 68 8 (set (reg/f:SI 146 [ wnd_16(D)->cb ])
        (mem/f:SI (plus:SI (reg/v/f:SI 126 [ wnd ])
                (const_int 72 [0x48])) [20 wnd_16(D)->cb+0 S4 A32])) "../System/ugui.c":5656:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 69 8 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/ugui.c":5656:13 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 69 68 70 8 (parallel [
            (call (mem:SI (reg/f:SI 146 [ wnd_16(D)->cb ]) [0 *_8 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":5656:13 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 146 [ wnd_16(D)->cb ])
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (nil)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 70 69 71 8 (debug_marker) "../System/ugui.c":5658:13 -1
     (nil))
(insn 71 70 72 8 (set (reg/f:SI 147 [ obj ])
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [12 obj+0 S4 A32])) "../System/ugui.c":5658:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 74 8 (set (reg:SI 148)
        (const_int 0 [0])) "../System/ugui.c":5658:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 72 75 8 (set (mem:QI (plus:SI (reg/f:SI 147 [ obj ])
                (const_int 42 [0x2a])) [0 obj.132_9->event+0 S1 A16])
        (subreg:QI (reg:SI 148) 0)) "../System/ugui.c":5658:24 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg/f:SI 147 [ obj ])
            (nil))))
(code_label 75 74 76 9 658 (nil) [2 uses])
(note 76 75 77 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 77 76 78 9 (debug_marker) "../System/ugui.c":5643:23 -1
     (nil))
(insn 78 77 79 9 (set (reg/v:SI 123 [ i ])
        (plus:SI (reg/v:SI 123 [ i ])
            (const_int 1 [0x1]))) "../System/ugui.c":5643:24 7 {*arm_addsi3}
     (nil))
(debug_insn 79 78 80 9 (var_location:SI i (reg/v:SI 123 [ i ])) -1
     (nil))
(debug_insn 80 79 81 9 (debug_marker) "../System/ugui.c":5643:13 -1
     (nil))
(insn 81 80 83 9 (set (reg:SI 122 [ ivtmp.817 ])
        (plus:SI (reg:SI 122 [ ivtmp.817 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5643:4 7 {*arm_addsi3}
     (nil))
(insn 83 81 84 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 119 [ objcnt ])
            (reg/v:SI 123 [ i ]))) "../System/ugui.c":5643:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 84 83 87 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) "../System/ugui.c":5643:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 82)
(code_label 87 84 88 10 656 (nil) [1 uses])
(note 88 87 0 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

;; Function _UG_ButtonUpdate (_UG_ButtonUpdate, funcdef_no=116, decl_uid=6327, cgraph_uid=117, symbol_order=128)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 71 n_edges 110 count 75 (  1.1)


_UG_ButtonUpdate

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 909
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={25d,15u} r1={22d,10u} r2={22d,9u} r3={20d,7u} r7={1d,70u} r12={24d} r13={1d,96u} r14={13d} r15={12d} r16={13d} r17={13d} r18={13d} r19={13d} r20={13d} r21={13d} r22={13d} r23={13d} r24={13d} r25={13d} r26={13d} r27={13d} r28={13d} r29={13d} r30={13d} r31={13d} r48={12d} r49={12d} r50={12d} r51={12d} r52={12d} r53={12d} r54={12d} r55={12d} r56={12d} r57={12d} r58={12d} r59={12d} r60={12d} r61={12d} r62={12d} r63={12d} r64={12d} r65={12d} r66={12d} r67={12d} r68={12d} r69={12d} r70={12d} r71={12d} r72={12d} r73={12d} r74={12d} r75={12d} r76={12d} r77={12d} r78={12d} r79={12d} r80={12d} r81={12d} r82={12d} r83={12d} r84={12d} r85={12d} r86={12d} r87={12d} r88={12d} r89={12d} r90={12d} r91={12d} r92={12d} r93={12d} r94={12d} r95={12d} r96={12d} r97={12d} r98={12d} r99={12d} r100={52d,40u} r101={12d} r102={1d,98u,3e} r103={1d,69u} r104={12d} r105={12d} r106={12d} r113={1d,6u} r118={1d,2u} r127={1d,2u} r129={1d,2u} r132={1d,4u} r133={3d,5u} r134={1d,3u} r138={2d,8u} r141={2d,7u} r143={2d,7u} r157={1d,2u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,5u} r164={1d,5u} r165={1d,5u} r166={1d,5u} r169={2d,8u} r170={2d,7u} r171={2d,7u} r172={1d,3u} r174={2d,1u} r175={2d,5u} r176={1d,21u} r181={1d,1u} r202={3d,9u} r203={1d,2u} r205={2d,7u} r216={2d,5u} r217={3d,12u} r223={2d,5u} r224={3d,12u} r226={1d,2u} r227={2d,1u} r228={10d,10u} r229={1d,2u} r233={2d,8u} r235={1d,14u} r236={1d,58u} r237={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r245={1d,1u} r246={1d,1u} r249={1d,1u} r250={1d,1u} r253={1d,1u} r254={1d,1u} r256={1d,1u} r258={1d,1u} r260={1d,1u} r261={1d,1u} r263={1d,1u} r265={1d,1u} r267={1d,1u} r269={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r275={1d,1u} r277={1d,1u} r279={1d,1u} r281={1d,1u} r283={1d,1u} r285={1d,1u} r286={1d,1u} r288={1d,1u} r290={1d,1u} r291={1d,1u} r293={1d,1u} r295={1d,1u} r296={1d,1u} r298={1d,1u} r299={1d,1u} r301={1d,1u} r302={1d,1u} r304={1d,1u} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r309={1d,1u} r310={1d,1u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,2u} r319={1d,1u} r321={1d,1u} r324={1d,1u} r325={1d,1u} r327={1d,1u} r329={1d,1u} r330={1d,1u} r332={1d,1u} r333={1d,1u} r335={1d,1u} r336={1d,1u} r338={1d,1u} r339={1d,1u} r340={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={1d,1u} r346={1d,1u} r347={1d,1u} r348={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,1u} r356={1d,1u} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r362={1d,1u} r363={1d,3u} r365={1d,1u} r368={1d,1u} r369={1d,1u} r371={1d,1u} r375={1d,1u} r377={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r383={1d,1u} r384={1d,1u} r386={1d,1u} r388={1d,1u} r389={1d,1u} r391={1d,1u} r393={1d,1u} r394={1d,1u} r396={1d,1u} r398={1d,1u} r399={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r405={1d,1u} r406={1d,1u} r407={1d,1u} r411={1d,1u} r412={1d,1u} r414={1d,1u} r417={1d,1u} r418={1d,1u} r420={1d,1u} r421={1d,2u} r422={2d,4u} 
;;    total ref usage 2080{1265d,812u,3e} in 577{565 regular + 12 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	 202 205
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 205
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 205
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 176 235 236 243 245
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 176 235 236 243 245
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 202 205 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 235 236

( 2 )->[3]->( 12 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 236
;; lr  def 	 227 228 246
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 235 236
;; live  gen 	 227 228 246
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 227 228 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 227 228 235 236

( 2 )->[4]->( 6 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 202 205 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 249
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 235 236
;; live  gen 	 100 [cc] 249
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 202 205 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 235 236

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(102){ }u31(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 202 205 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 236
;; lr  def 	 228
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 235 236
;; live  gen 	 228
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 202 205 228 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 228 235 236

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 202 205 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 236
;; lr  def 	 228 250 253 254
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 235 236
;; live  gen 	 228 250 253 254
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 202 205 228 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 228 235 236

( 6 5 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u47(7){ }u48(13){ }u49(102){ }u50(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 202 205 228 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 256 258
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 228 235 236
;; live  gen 	 100 [cc] 256 258
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 202 205 228 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 228 235 236

( 7 )->[8]->( 14 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u56(7){ }u57(13){ }u58(102){ }u59(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 202 205 228 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 228 236
;; lr  def 	 228 260 261 263 265 267
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 228 235 236
;; live  gen 	 228 260 261 263 265 267
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 228 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 228 235 236

( 7 )->[9]->( 11 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u78(7){ }u79(13){ }u80(102){ }u81(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 202 205 228 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc] 118 269 271
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 228 235 236
;; live  gen 	 100 [cc] 118 269 271
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 176 202 205 228 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 176 228 235 236

( 9 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u88(7){ }u89(13){ }u90(102){ }u91(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 202 205 228 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 228 236
;; lr  def 	 227 272 273
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 228 235 236
;; live  gen 	 227 272 273
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 227 228 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 227 228 235 236

( 9 )->[11]->( 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u98(7){ }u99(13){ }u100(102){ }u101(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 176 202 205 228 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 176 228 236
;; lr  def 	 228 275 277 279 281
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 176 228 235 236
;; live  gen 	 228 275 277 279 281
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 228 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 228 235 236

( 10 3 )->[12]->( 14 82 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u118(7){ }u119(13){ }u120(102){ }u121(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 227 228 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 227
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 227 228 235 236
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 228 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 228 235 236

( 11 8 12 )->[14]->( 15 61 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u124(7){ }u125(13){ }u126(102){ }u127(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 228 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228
;; lr  def 	 100 [cc] 283 285
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 228 235 236
;; live  gen 	 100 [cc] 283 285
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 228 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 228 235 236

( 14 )->[15]->( 18 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u133(7){ }u134(13){ }u135(102){ }u136(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 228 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228
;; lr  def 	 100 [cc] 286 288
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 228 235 236
;; live  gen 	 100 [cc] 286 288
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 235 236

( 15 )->[16]->( 18 52 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u142(7){ }u143(13){ }u144(102){ }u145(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc] 290 291 293
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 235 236
;; live  gen 	 100 [cc] 290 291 293
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 235 236

( 15 16 )->[18]->( 20 28 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u153(7){ }u154(13){ }u155(102){ }u156(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 235
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 235 236
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 235 236

( 18 )->[20]->( 22 28 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u160(7){ }u161(13){ }u162(102){ }u163(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 235
;; lr  def 	 100 [cc] 295 296 298
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 235 236
;; live  gen 	 100 [cc] 295 296 298
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 235 236

( 20 )->[22]->( 24 25 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u171(7){ }u172(13){ }u173(102){ }u174(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 235
;; lr  def 	 100 [cc] 202 203 205 299 301
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 235 236
;; live  gen 	 100 [cc] 202 203 205 299 301
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 203 205 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 203 205 235 236

( 22 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u185(7){ }u186(13){ }u187(102){ }u188(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 203 205 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 205
;; lr  def 	 202 205
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 203 205 235 236
;; live  gen 	 202 205
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 203 205 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 203 205 235 236

( 24 22 )->[25]->( 27 28 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u193(7){ }u194(13){ }u195(102){ }u196(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 203 205 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 203
;; lr  def 	 100 [cc] 302 304
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 203 205 235 236
;; live  gen 	 100 [cc] 302 304
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 235 236

( 25 )->[27]->( 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u204(7){ }u205(13){ }u206(102){ }u207(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 235
;; lr  def 	 202 305 306
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 235 236
;; live  gen 	 202 305 306
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 235 236

( 20 18 27 25 )->[28]->( 82 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u213(7){ }u214(13){ }u215(102){ }u216(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 205 235 236
;; lr  def 	 100 [cc] 127 129 307 308 309 310 311 312 313
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 235 236
;; live  gen 	 100 [cc] 127 129 307 308 309 310 311 312 313
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 176 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 176 235 236

( 28 )->[29]->( 82 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u243(7){ }u244(13){ }u245(102){ }u246(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 176 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 235
;; lr  def 	 100 [cc] 314
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 176 235 236
;; live  gen 	 100 [cc] 314
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 235 236

( 29 )->[30]->( 32 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u251(7){ }u252(13){ }u253(102){ }u254(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 235 236
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 132 315 319 321 324 325 327 421
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 235 236
;; live  gen 	 0 [r0] 100 [cc] 132 315 319 321 324 325 327 421
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 176 235 236 421
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 176 235 236 421

( 30 )->[31]->( 33 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u287(7){ }u288(13){ }u289(102){ }u290(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 176 235 236 421
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 233
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 176 235 236 421
;; live  gen 	 233
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 176 233 235 236 421
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 176 233 235 236 421

( 30 )->[32]->( 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u291(7){ }u292(13){ }u293(102){ }u294(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 176 235 236 421
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 233
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 176 235 236 421
;; live  gen 	 233
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 176 233 235 236 421
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 176 233 235 236 421

( 32 31 )->[33]->( 35 40 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u295(7){ }u296(13){ }u297(102){ }u298(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 176 233 235 236 421
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc] 133 134 329 330 332
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 176 233 235 236 421
;; live  gen 	 100 [cc] 133 134 329 330 332
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 176 233 235 236 421
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 176 233 235 236 421

( 33 )->[35]->( 36 37 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u312(7){ }u313(13){ }u314(102){ }u315(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 176 233 235 236 421
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 100 [cc] 333 335
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 176 233 235 236 421
;; live  gen 	 100 [cc] 333 335
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 176 233 235 236 421
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 176 233 235 236 421

( 35 )->[36]->( 40 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u321(7){ }u322(13){ }u323(102){ }u324(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 176 233 235 236 421
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 176 233 235 236 421
;; live  gen 	 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 176 233 235 236 421
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 176 233 235 236 421

( 35 )->[37]->( 39 40 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u330(7){ }u331(13){ }u332(102){ }u333(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 176 233 235 236 421
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 100 [cc] 336 338
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 176 233 235 236 421
;; live  gen 	 100 [cc] 336 338
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 176 233 235 236 421
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 176 233 235 236 421

( 37 )->[39]->( 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u339(7){ }u340(13){ }u341(102){ }u342(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 176 233 235 236 421
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 133 339
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 176 233 235 236 421
;; live  gen 	 133 339
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 176 233 235 236 421
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 176 233 235 236 421

( 33 36 39 37 )->[40]->( 41 51 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u349(7){ }u350(13){ }u351(102){ }u352(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 176 233 235 236 421
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 100 [cc] 340 342
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 176 233 235 236 421
;; live  gen 	 100 [cc] 340 342
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 176 233 235 236 421
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 176 233 235 236 421

( 40 )->[41]->( 42 43 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u358(7){ }u359(13){ }u360(102){ }u361(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 176 233 235 236 421
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 233 236
;; lr  def 	 100 [cc] 138 141 143 217 343 344 345 346
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 176 233 235 236 421
;; live  gen 	 100 [cc] 138 141 143 217 343 344 345 346
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421

( 41 )->[42]->( 43 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u382(7){ }u383(13){ }u384(102){ }u385(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 141
;; lr  def 	 138 141 237
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421
;; live  gen 	 138 141 237
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421

( 41 42 )->[43]->( 76 77 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u389(7){ }u390(13){ }u391(102){ }u392(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 217
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421

( 45 )->[44]->( 49 51 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u398(7){ }u399(13){ }u400(102){ }u401(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421 422
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 217
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421 422
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421 422
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421 422

( 77 )->[45]->( 51 44 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u406(7){ }u407(13){ }u408(102){ }u409(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 226 233 235 236 421 422
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 217 226
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 347 348
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 226 233 235 236 421 422
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 347 348
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421 422
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421 422

( 50 47 )->[47]->( 47 48 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u428(7){ }u429(13){ }u430(102){ }u431(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 216 217 233 235 236 421 422
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 141 216 217 422
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 216 350 351
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 216 217 233 235 236 421 422
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 216 350 351
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 216 217 233 235 236 421 422
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 216 217 233 235 236 421 422

( 47 )->[48]->( 50 51 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u448(7){ }u449(13){ }u450(102){ }u451(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421 422
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 217
;; lr  def 	 100 [cc] 217
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421 422
;; live  gen 	 100 [cc] 217
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421 422
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421 422

( 44 77 )->[49]->( 50 51 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u457(7){ }u458(13){ }u459(102){ }u460(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421 422
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 141
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421 422
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421 422
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421 422

( 49 48 )->[50]->( 47 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u464(7){ }u465(13){ }u466(102){ }u467(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421 422
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  def 	 216
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421 422
;; live  gen 	 216
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 216 217 233 235 236 421 422
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 216 217 233 235 236 421 422

( 49 44 40 45 48 )->[51]->( 52 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u471(7){ }u472(13){ }u473(102){ }u474(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 233 235 236 421
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 233 235 236 421
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 352 353 354 355 356 357 358 359 360 362 363 365 368 369 371 375 377 379 380
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 233 235 236 421
;; live  gen 	 0 [r0] 352 353 354 355 356 357 358 359 360 362 363 365 368 369 371 375 377 379 380
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 236

( 51 16 )->[52]->( 53 74 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u547(7){ }u548(13){ }u549(102){ }u550(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc] 157 381 383
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 236
;; live  gen 	 100 [cc] 157 381 383
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157 176 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157 176 236

( 52 )->[53]->( 54 58 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u557(7){ }u558(13){ }u559(102){ }u560(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157 176 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 100 [cc] 384 386
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157 176 236
;; live  gen 	 100 [cc] 384 386
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 236

( 53 )->[54]->( 56 55 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u566(7){ }u567(13){ }u568(102){ }u569(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 236
;; lr  def 	 100 [cc] 158 159 160 161 388 389 391
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 236
;; live  gen 	 100 [cc] 158 159 160 161 388 389 391
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160 161 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160 161 236

( 54 )->[55]->( 57 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u581(7){ }u582(13){ }u583(102){ }u584(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160 161 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160 161 236
;; live  gen 	 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160 161 174 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160 161 174 236

( 54 )->[56]->( 57 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u586(7){ }u587(13){ }u588(102){ }u589(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160 161 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160 161 236
;; live  gen 	 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160 161 174 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160 161 174 236

( 56 55 )->[57]->( 75 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u591(7){ }u592(13){ }u593(102){ }u594(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160 161 174 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160 161 174 236
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 228
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160 161 174 236
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 228
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228 236

( 53 )->[58]->( 60 59 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u608(7){ }u609(13){ }u610(102){ }u611(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 236
;; lr  def 	 100 [cc] 163 164 165 166 175 181 393 394 396
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 236
;; live  gen 	 100 [cc] 163 164 165 166 175 181 393 394 396
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 163 164 165 166 175 181 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 163 164 165 166 175 181 236

( 58 )->[59]->( 60 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u625(7){ }u626(13){ }u627(102){ }u628(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 163 164 165 166 181 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181
;; lr  def 	 175
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 163 164 165 166 181 236
;; live  gen 	 175
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 163 164 165 166 175 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 163 164 165 166 175 236

( 58 59 )->[60]->( 75 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u630(7){ }u631(13){ }u632(102){ }u633(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 163 164 165 166 175 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 163 164 165 166 175 236
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 228
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 163 164 165 166 175 236
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 228
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228 236

( 14 )->[61]->( 62 75 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u688(7){ }u689(13){ }u690(102){ }u691(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 228 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc] 398 399 401
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 228 235 236
;; live  gen 	 100 [cc] 398 399 401
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228 235 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228 235 236

( 61 )->[62]->( 63 64 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u699(7){ }u700(13){ }u701(102){ }u702(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 235 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 235 236
;; lr  def 	 100 [cc] 169 170 171 172 224
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 235 236
;; live  gen 	 100 [cc] 169 170 171 172 224
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236

( 62 )->[63]->( 64 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u716(7){ }u717(13){ }u718(102){ }u719(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170
;; lr  def 	 169 170 240
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236
;; live  gen 	 169 170 240
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236

( 62 63 )->[64]->( 79 80 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u723(7){ }u724(13){ }u725(102){ }u726(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 171 224
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236

( 67 )->[65]->( 72 66 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u732(7){ }u733(13){ }u734(102){ }u735(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236 422
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 171 224
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236 422
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236 422
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236 422

( 65 67 )->[66]->( 75 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u740(7){ }u741(13){ }u742(102){ }u743(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 236
;; lr  def 	 228
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 236
;; live  gen 	 228
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228 236

( 80 )->[67]->( 66 65 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u745(7){ }u746(13){ }u747(102){ }u748(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 229 236 422
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 229
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 402 403
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 229 236 422
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 402 403
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236 422
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236 422

( 73 69 )->[69]->( 69 70 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u767(7){ }u768(13){ }u769(102){ }u770(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 223 224 236 422
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 170 172 223 224 422
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 223 405 406
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 223 224 236 422
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 223 405 406
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 223 224 236 422
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 223 224 236 422

( 69 )->[70]->( 73 71 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u787(7){ }u788(13){ }u789(102){ }u790(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236 422
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 171 224
;; lr  def 	 100 [cc] 224
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236 422
;; live  gen 	 100 [cc] 224
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236 422
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236 422

( 70 72 )->[71]->( 75 )
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u796(7){ }u797(13){ }u798(102){ }u799(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 236
;; lr  def 	 228
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 236
;; live  gen 	 228
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228 236

( 65 80 )->[72]->( 73 71 )
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u801(7){ }u802(13){ }u803(102){ }u804(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236 422
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236 422
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236 422
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236 422

( 72 70 )->[73]->( 69 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u808(7){ }u809(13){ }u810(102){ }u811(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236 422
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169
;; lr  def 	 223
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236 422
;; live  gen 	 223
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 223 224 236 422
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 223 224 236 422

( 52 )->[74]->( 75 )
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u815(7){ }u816(13){ }u817(102){ }u818(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 236
;; lr  def 	 228
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 236
;; live  gen 	 228
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228 236

( 57 74 66 71 60 61 )->[75]->( 82 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u820(7){ }u821(13){ }u822(102){ }u823(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228 236
;; lr  def 	 407
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228 236
;; live  gen 	 407
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 43 )->[76]->( 77 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u828(7){ }u829(13){ }u830(102){ }u831(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 217
;; lr  def 	 143 217 241
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421
;; live  gen 	 143 217 241
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421

( 76 43 )->[77]->( 45 49 )
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u835(7){ }u836(13){ }u837(102){ }u838(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 226 411 412 414 422
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421
;; live  gen 	 100 [cc] 226 411 412 414 422
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 226 233 235 236 421 422
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 226 233 235 236 421 422

( 64 )->[79]->( 80 )
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u849(7){ }u850(13){ }u851(102){ }u852(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 171 224
;; lr  def 	 171 224 242
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236
;; live  gen 	 171 224 242
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236

( 79 64 )->[80]->( 67 72 )
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u856(7){ }u857(13){ }u858(102){ }u859(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 229 417 418 420 422
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236
;; live  gen 	 100 [cc] 229 417 418 420 422
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 229 236 422
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 229 236 422

( 75 12 28 29 )->[82]->( 1 )
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u870(7){ }u871(13){ }u872(102){ }u873(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 82 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u874(7){ }u875(13){ }u876(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 42 to worklist
  Adding insn 58 to worklist
  Adding insn 75 to worklist
  Adding insn 68 to worklist
  Adding insn 83 to worklist
  Adding insn 103 to worklist
  Adding insn 99 to worklist
  Adding insn 95 to worklist
  Adding insn 90 to worklist
  Adding insn 115 to worklist
  Adding insn 122 to worklist
  Adding insn 143 to worklist
  Adding insn 139 to worklist
  Adding insn 135 to worklist
  Adding insn 130 to worklist
  Adding insn 151 to worklist
  Adding insn 162 to worklist
  Adding insn 169 to worklist
  Adding insn 177 to worklist
  Adding insn 186 to worklist
  Adding insn 194 to worklist
  Adding insn 210 to worklist
  Adding insn 229 to worklist
  Adding insn 262 to worklist
  Adding insn 257 to worklist
  Adding insn 253 to worklist
  Adding insn 249 to worklist
  Adding insn 245 to worklist
  Adding insn 267 to worklist
  Adding insn 305 to worklist
  Adding insn 296 to worklist
  Adding insn 291 to worklist
  Adding insn 289 to worklist
  Adding insn 285 to worklist
  Adding insn 281 to worklist
  Adding insn 277 to worklist
  Adding insn 323 to worklist
  Adding insn 315 to worklist
  Adding insn 312 to worklist
  Adding insn 330 to worklist
  Adding insn 335 to worklist
  Adding insn 333 to worklist
  Adding insn 345 to worklist
  Adding insn 352 to worklist
  Adding insn 349 to worklist
  Adding insn 360 to worklist
  Adding insn 381 to worklist
  Adding insn 390 to worklist
  Adding insn 398 to worklist
  Adding insn 414 to worklist
  Adding insn 410 to worklist
  Adding insn 404 to worklist
  Adding insn 435 to worklist
  Adding insn 428 to worklist
  Adding insn 442 to worklist
  Adding insn 450 to worklist
  Adding insn 536 to worklist
  Adding insn 531 to worklist
  Adding insn 529 to worklist
  Adding insn 525 to worklist
  Adding insn 521 to worklist
  Adding insn 517 to worklist
  Adding insn 508 to worklist
  Adding insn 502 to worklist
  Adding insn 498 to worklist
  Adding insn 495 to worklist
  Adding insn 492 to worklist
  Adding insn 489 to worklist
  Adding insn 486 to worklist
  Adding insn 482 to worklist
  Adding insn 478 to worklist
  Adding insn 474 to worklist
  Adding insn 470 to worklist
  Adding insn 547 to worklist
  Adding insn 554 to worklist
  Adding insn 567 to worklist
  Adding insn 576 to worklist
  Adding insn 571 to worklist
  Adding insn 595 to worklist
  Adding insn 632 to worklist
  Adding insn 627 to worklist
  Adding insn 625 to worklist
  Adding insn 620 to worklist
  Adding insn 618 to worklist
  Adding insn 613 to worklist
  Adding insn 611 to worklist
  Adding insn 606 to worklist
  Adding insn 645 to worklist
  Adding insn 662 to worklist
  Adding insn 671 to worklist
  Adding insn 679 to worklist
  Adding insn 697 to worklist
  Adding insn 692 to worklist
  Adding insn 686 to worklist
  Adding insn 718 to worklist
  Adding insn 711 to worklist
  Adding insn 725 to worklist
  Adding insn 735 to worklist
  Adding insn 763 to worklist
  Adding insn 785 to worklist
  Adding insn 806 to worklist
Finished finding needed instructions:
processing block 82 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 75 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 761 to worklist
processing block 57 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228 236
  Adding insn 577 to worklist
  Adding insn 575 to worklist
  Adding insn 574 to worklist
  Adding insn 573 to worklist
  Adding insn 572 to worklist
processing block 56 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160 161 174 236
  Adding insn 12 to worklist
processing block 55 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160 161 174 236
  Adding insn 14 to worklist
processing block 54 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160 161 236
  Adding insn 566 to worklist
  Adding insn 565 to worklist
  Adding insn 563 to worklist
  Adding insn 561 to worklist
  Adding insn 560 to worklist
  Adding insn 559 to worklist
  Adding insn 558 to worklist
  Adding insn 557 to worklist
processing block 60 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228 236
  Adding insn 633 to worklist
  Adding insn 631 to worklist
  Adding insn 630 to worklist
  Adding insn 629 to worklist
  Adding insn 628 to worklist
  Adding insn 624 to worklist
  Adding insn 623 to worklist
  Adding insn 622 to worklist
  Adding insn 621 to worklist
  Adding insn 617 to worklist
  Adding insn 616 to worklist
  Adding insn 615 to worklist
  Adding insn 614 to worklist
  Adding insn 610 to worklist
  Adding insn 609 to worklist
  Adding insn 608 to worklist
  Adding insn 607 to worklist
processing block 59 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 163 164 165 166 175 236
  Adding insn 16 to worklist
processing block 58 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 163 164 165 166 175 181 236
  Adding insn 594 to worklist
  Adding insn 593 to worklist
  Adding insn 591 to worklist
  Adding insn 589 to worklist
  Adding insn 588 to worklist
  Adding insn 587 to worklist
  Adding insn 586 to worklist
  Adding insn 585 to worklist
  Adding insn 584 to worklist
  Adding insn 583 to worklist
processing block 53 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 236
  Adding insn 553 to worklist
  Adding insn 552 to worklist
  Adding insn 550 to worklist
processing block 74 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228 236
  Adding insn 745 to worklist
processing block 52 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157 176 236
  Adding insn 546 to worklist
  Adding insn 545 to worklist
  Adding insn 543 to worklist
  Adding insn 542 to worklist
processing block 51 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 236
  Adding insn 535 to worklist
  Adding insn 534 to worklist
  Adding insn 533 to worklist
  Adding insn 527 to worklist
  Adding insn 523 to worklist
  Adding insn 515 to worklist
  Adding insn 506 to worklist
  Adding insn 504 to worklist
  Adding insn 501 to worklist
  Adding insn 497 to worklist
  Adding insn 491 to worklist
  Adding insn 488 to worklist
  Adding insn 484 to worklist
  Adding insn 481 to worklist
  Adding insn 480 to worklist
  Adding insn 477 to worklist
  Adding insn 476 to worklist
  Adding insn 473 to worklist
  Adding insn 472 to worklist
  Adding insn 469 to worklist
  Adding insn 468 to worklist
processing block 48 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421 422
  Adding insn 441 to worklist
  Adding insn 438 to worklist
processing block 47 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 216 217 233 235 236 421 422
  Adding insn 434 to worklist
  Adding insn 430 to worklist
  Adding insn 427 to worklist
  Adding insn 426 to worklist
  Adding insn 425 to worklist
  Adding insn 424 to worklist
  Adding insn 423 to worklist
processing block 50 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 216 217 233 235 236 421 422
  Adding insn 11 to worklist
processing block 49 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421 422
  Adding insn 449 to worklist
processing block 44 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421 422
  Adding insn 397 to worklist
processing block 45 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421 422
  Adding insn 413 to worklist
  Adding insn 411 to worklist
  Adding insn 409 to worklist
  Adding insn 408 to worklist
  Adding insn 407 to worklist
  Adding insn 406 to worklist
  Adding insn 405 to worklist
processing block 77 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 226 233 235 236 421 422
  Adding insn 784 to worklist
  Adding insn 783 to worklist
  Adding insn 781 to worklist
  Adding insn 779 to worklist
  Adding insn 777 to worklist
  Adding insn 776 to worklist
processing block 76 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
processing block 43 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421
  Adding insn 389 to worklist
processing block 42 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 141 143 176 217 233 235 236 421
  Adding insn 380 to worklist
  Adding insn 370 to worklist
  Adding insn 369 to worklist
  Adding insn 368 to worklist
  Adding insn 367 to worklist
  Adding insn 366 to worklist
  Adding insn 365 to worklist
  Adding insn 364 to worklist
  Adding insn 363 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 176 233 235 236 421
  Adding insn 359 to worklist
  Adding insn 358 to worklist
  Adding insn 356 to worklist
processing block 36 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 176 233 235 236 421
  Adding insn 7 to worklist
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 176 233 235 236 421
  Adding insn 351 to worklist
  Adding insn 348 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 176 233 235 236 421
  Adding insn 344 to worklist
  Adding insn 343 to worklist
  Adding insn 341 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 176 233 235 236 421
  Adding insn 329 to worklist
  Adding insn 328 to worklist
  Adding insn 326 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 176 233 235 236 421
  Adding insn 322 to worklist
  Adding insn 321 to worklist
  Adding insn 319 to worklist
  Adding insn 317 to worklist
  Adding insn 314 to worklist
  Adding insn 311 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 176 233 235 236 421
  Adding insn 5 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 176 233 235 236 421
  Adding insn 6 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 176 235 236 421
  Adding insn 304 to worklist
  Adding insn 303 to worklist
  Adding insn 301 to worklist
  Adding insn 300 to worklist
  Adding insn 295 to worklist
  Adding insn 294 to worklist
  Adding insn 293 to worklist
  Adding insn 287 to worklist
  Adding insn 283 to worklist
  Adding insn 275 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 235 236
  Adding insn 266 to worklist
  Adding insn 265 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 176 235 236
  Adding insn 261 to worklist
  Adding insn 260 to worklist
  Adding insn 256 to worklist
  Adding insn 255 to worklist
  Adding insn 252 to worklist
  Adding insn 251 to worklist
  Adding insn 248 to worklist
  Adding insn 247 to worklist
  Adding insn 244 to worklist
  Adding insn 243 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 235 236
  Adding insn 234 to worklist
  Adding insn 233 to worklist
  Adding insn 232 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 235 236
  Adding insn 228 to worklist
  Adding insn 227 to worklist
  Adding insn 225 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 203 205 235 236
  Adding insn 216 to worklist
  Adding insn 213 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 203 205 235 236
  Adding insn 209 to worklist
  Adding insn 208 to worklist
  Adding insn 206 to worklist
  Adding insn 205 to worklist
  Adding insn 200 to worklist
  Adding insn 197 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 235 236
  Adding insn 193 to worklist
  Adding insn 192 to worklist
  Adding insn 190 to worklist
  Adding insn 188 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 235 236
  Adding insn 185 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 235 236
  Adding insn 176 to worklist
  Adding insn 175 to worklist
  Adding insn 173 to worklist
  Adding insn 171 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 235 236
  Adding insn 168 to worklist
  Adding insn 167 to worklist
  Adding insn 165 to worklist
processing block 66 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228 236
  Adding insn 681 to worklist
processing block 71 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228 236
  Adding insn 727 to worklist
processing block 70 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236 422
  Adding insn 724 to worklist
  Adding insn 721 to worklist
processing block 69 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 223 224 236 422
  Adding insn 717 to worklist
  Adding insn 713 to worklist
  Adding insn 710 to worklist
  Adding insn 709 to worklist
  Adding insn 708 to worklist
  Adding insn 707 to worklist
  Adding insn 706 to worklist
processing block 73 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 223 224 236 422
  Adding insn 20 to worklist
processing block 72 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236 422
  Adding insn 734 to worklist
processing block 65 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236 422
  Adding insn 678 to worklist
processing block 67 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236 422
  Adding insn 696 to worklist
  Adding insn 693 to worklist
  Adding insn 691 to worklist
  Adding insn 690 to worklist
  Adding insn 689 to worklist
  Adding insn 688 to worklist
  Adding insn 687 to worklist
processing block 80 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 229 236 422
  Adding insn 805 to worklist
  Adding insn 804 to worklist
  Adding insn 802 to worklist
  Adding insn 800 to worklist
  Adding insn 798 to worklist
  Adding insn 797 to worklist
processing block 79 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
processing block 64 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236
  Adding insn 670 to worklist
processing block 63 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
processing block 62 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 170 171 172 224 236
  Adding insn 661 to worklist
  Adding insn 652 to worklist
  Adding insn 651 to worklist
  Adding insn 650 to worklist
  Adding insn 649 to worklist
  Adding insn 648 to worklist
processing block 61 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 228 235 236
  Adding insn 644 to worklist
  Adding insn 643 to worklist
  Adding insn 641 to worklist
  Adding insn 639 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 228 235 236
  Adding insn 161 to worklist
  Adding insn 160 to worklist
  Adding insn 158 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 228 235 236
  Adding insn 101 to worklist
  Adding insn 97 to worklist
  Adding insn 93 to worklist
  Adding insn 92 to worklist
  Adding insn 88 to worklist
  Adding insn 86 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 228 235 236
  Adding insn 141 to worklist
  Adding insn 137 to worklist
  Adding insn 133 to worklist
  Adding insn 132 to worklist
  Adding insn 128 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 228 235 236
  Adding insn 150 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 227 228 235 236
  Adding insn 120 to worklist
  Adding insn 118 to worklist
  Adding insn 117 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 176 202 205 228 235 236
  Adding insn 114 to worklist
  Adding insn 113 to worklist
  Adding insn 111 to worklist
  Adding insn 110 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 202 205 228 235 236
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 79 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 202 205 228 235 236
  Adding insn 73 to worklist
  Adding insn 72 to worklist
  Adding insn 70 to worklist
  Adding insn 66 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 202 205 228 235 236
  Adding insn 60 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 202 205 235 236
  Adding insn 57 to worklist
  Adding insn 56 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 202 205 227 228 235 236
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 202 205 235 236
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 34 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 71 n_edges 110 count 75 (  1.1)
;; Following path with 15 sets: 2 
;; Following path with 3 sets: 3 
;; Following path with 4 sets: 4 
;; Following path with 1 sets: 5 
;; Following path with 8 sets: 6 
;; Following path with 5 sets: 7 
;; Following path with 6 sets: 9 
;; Following path with 5 sets: 10 
;; Following path with 3 sets: 12 
;; Following path with 14 sets: 11 
;; Following path with 15 sets: 8 
;; Following path with 5 sets: 14 
;; Following path with 6 sets: 61 
;; Following path with 16 sets: 62 
;; Following path with 3 sets: 63 
;; Following path with 6 sets: 64 
;; Following path with 3 sets: 79 
;; Following path with 11 sets: 80 
;; Following path with 13 sets: 67 
;; Following path with 4 sets: 65 
;; Following path with 3 sets: 72 
;; Following path with 4 sets: 73 
;; Following path with 16 sets: 69 
;; Following path with 6 sets: 70 
;; Following path with 1 sets: 71 
;; Following path with 1 sets: 66 
;; Following path with 5 sets: 15 
;; Following path with 5 sets: 16 
;; Following path with 7 sets: 18 
;; Following path with 5 sets: 20 
;; Following path with 14 sets: 22 
;; Following path with 8 sets: 24 
;; Following path with 7 sets: 25 
;; Following path with 5 sets: 27 
;; Following path with 24 sets: 28 
;; Following path with 4 sets: 29 
;; Following path with 33 sets: 30 
;; Following path with 1 sets: 31 
;; Following path with 1 sets: 32 
;; Following path with 13 sets: 33 
;; Following path with 5 sets: 35 
;; Following path with 5 sets: 37 
;; Following path with 6 sets: 39 
;; Following path with 5 sets: 36 
;; Following path with 5 sets: 40 
;; Following path with 20 sets: 41 
;; Following path with 3 sets: 42 
;; Following path with 6 sets: 43 
;; Following path with 3 sets: 76 
;; Following path with 11 sets: 77 
;; Following path with 13 sets: 45 
;; Following path with 4 sets: 44 
;; Following path with 3 sets: 49 
;; Following path with 4 sets: 50 
;; Following path with 16 sets: 47 
;; Following path with 6 sets: 48 
;; Following path with 71 sets: 51 
;; Following path with 8 sets: 52 
;; Following path with 1 sets: 74 
;; Following path with 5 sets: 53 
;; Following path with 12 sets: 58 
;; Following path with 1 sets: 59 
;; Following path with 43 sets: 60 
;; Following path with 10 sets: 54 
;; Following path with 1 sets: 55 
;; Following path with 1 sets: 56 
;; Following path with 9 sets: 57 
;; Following path with 15 sets: 75 
starting the processing of deferred insns
ending the processing of deferred insns


_UG_ButtonUpdate

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={25d,15u} r1={22d,10u} r2={22d,9u} r3={20d,7u} r7={1d,70u} r12={24d} r13={1d,96u} r14={13d} r15={12d} r16={13d} r17={13d} r18={13d} r19={13d} r20={13d} r21={13d} r22={13d} r23={13d} r24={13d} r25={13d} r26={13d} r27={13d} r28={13d} r29={13d} r30={13d} r31={13d} r48={12d} r49={12d} r50={12d} r51={12d} r52={12d} r53={12d} r54={12d} r55={12d} r56={12d} r57={12d} r58={12d} r59={12d} r60={12d} r61={12d} r62={12d} r63={12d} r64={12d} r65={12d} r66={12d} r67={12d} r68={12d} r69={12d} r70={12d} r71={12d} r72={12d} r73={12d} r74={12d} r75={12d} r76={12d} r77={12d} r78={12d} r79={12d} r80={12d} r81={12d} r82={12d} r83={12d} r84={12d} r85={12d} r86={12d} r87={12d} r88={12d} r89={12d} r90={12d} r91={12d} r92={12d} r93={12d} r94={12d} r95={12d} r96={12d} r97={12d} r98={12d} r99={12d} r100={52d,40u} r101={12d} r102={1d,98u,3e} r103={1d,69u} r104={12d} r105={12d} r106={12d} r113={1d,6u} r118={1d,2u} r127={1d,2u} r129={1d,2u} r132={1d,4u} r133={3d,5u} r134={1d,3u} r138={2d,8u} r141={2d,7u} r143={2d,7u} r157={1d,2u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,5u} r164={1d,5u} r165={1d,5u} r166={1d,5u} r169={2d,8u} r170={2d,7u} r171={2d,7u} r172={1d,3u} r174={2d,1u} r175={2d,5u} r176={1d,21u} r181={1d,1u} r202={3d,9u} r203={1d,2u} r205={2d,7u} r216={2d,5u} r217={3d,12u} r223={2d,5u} r224={3d,12u} r226={1d,2u} r227={2d,1u} r228={10d,10u} r229={1d,2u} r233={2d,8u} r235={1d,14u} r236={1d,58u} r237={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r245={1d,1u} r246={1d,1u} r249={1d,1u} r250={1d,1u} r253={1d,1u} r254={1d,1u} r256={1d,1u} r258={1d,1u} r260={1d,1u} r261={1d,1u} r263={1d,1u} r265={1d,1u} r267={1d,1u} r269={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r275={1d,1u} r277={1d,1u} r279={1d,1u} r281={1d,1u} r283={1d,1u} r285={1d,1u} r286={1d,1u} r288={1d,1u} r290={1d,1u} r291={1d,1u} r293={1d,1u} r295={1d,1u} r296={1d,1u} r298={1d,1u} r299={1d,1u} r301={1d,1u} r302={1d,1u} r304={1d,1u} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r309={1d,1u} r310={1d,1u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,2u} r319={1d,1u} r321={1d,1u} r324={1d,1u} r325={1d,1u} r327={1d,1u} r329={1d,1u} r330={1d,1u} r332={1d,1u} r333={1d,1u} r335={1d,1u} r336={1d,1u} r338={1d,1u} r339={1d,1u} r340={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={1d,1u} r346={1d,1u} r347={1d,1u} r348={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,1u} r356={1d,1u} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r362={1d,1u} r363={1d,3u} r365={1d,1u} r368={1d,1u} r369={1d,1u} r371={1d,1u} r375={1d,1u} r377={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r383={1d,1u} r384={1d,1u} r386={1d,1u} r388={1d,1u} r389={1d,1u} r391={1d,1u} r393={1d,1u} r394={1d,1u} r396={1d,1u} r398={1d,1u} r399={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r405={1d,1u} r406={1d,1u} r407={1d,1u} r411={1d,1u} r412={1d,1u} r414={1d,1u} r417={1d,1u} r418={1d,1u} r420={1d,1u} r421={1d,2u} r422={2d,4u} 
;;    total ref usage 2080{1265d,812u,3e} in 577{565 regular + 12 call} insns.
(note 27 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 27 3 2 (set (reg/v/f:SI 235 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7031:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 236 [ obj ])
        (reg:SI 1 r1 [ obj ])) "../System/ugui.c":7031:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ obj ])
        (nil)))
(note 4 3 29 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 29 4 30 2 (debug_marker) "../System/ugui.c":7032:4 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker) "../System/ugui.c":7033:4 -1
     (nil))
(debug_insn 31 30 32 2 (debug_marker) "../System/ugui.c":7034:4 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../System/ugui.c":7035:4 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../System/ugui.c":7038:4 -1
     (nil))
(insn 34 33 35 2 (set (reg/v/f:SI 176 [ btn ])
        (mem/f:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 44 [0x2c])) [10 obj_90(D)->data+0 S4 A32])) "../System/ugui.c":7038:8 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 35 34 36 2 (var_location:SI btn (reg/v/f:SI 176 [ btn ])) "../System/ugui.c":7038:8 -1
     (nil))
(debug_insn 36 35 37 2 (debug_marker) "../System/ugui.c":7043:4 -1
     (nil))
(insn 37 36 38 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 236 [ obj ])
                    (const_int 1 [0x1])) [0 obj_90(D)->touch_state+0 S1 A8]))) "../System/ugui.c":7043:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 38 37 40 2 (set (reg:SI 243)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":7043:7 90 {*arm_andsi3_insn}
     (nil))
(insn 40 38 41 2 (set (reg:SI 245)
        (zero_extend:SI (subreg:QI (reg:SI 243) 0))) "../System/ugui.c":7043:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 243)
        (nil)))
(insn 41 40 42 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 245)
            (const_int 0 [0]))) "../System/ugui.c":7043:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 245)
        (nil)))
(jump_insn 42 41 43 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 49)
            (pc))) "../System/ugui.c":7043:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 49)
(note 43 42 44 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 3 (set (reg:SI 228 [ prephitmp_263 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 236 [ obj ]) [0 obj_90(D)->state+0 S1 A32]))) "../System/ugui.c":7071:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 45 44 46 3 (set (reg:SI 246)
        (and:SI (reg:SI 228 [ prephitmp_263 ])
            (const_int 32 [0x20]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 46 45 49 3 (set (reg:SI 227 [ prephitmp_258 ])
        (zero_extend:SI (subreg:QI (reg:SI 246) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 246)
        (nil)))
      ; pc falls through to BB 12
(code_label 49 46 50 4 673 (nil) [1 uses])
(note 50 49 51 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 56 4 (debug_marker) "../System/ugui.c":7046:7 -1
     (nil))
(insn 56 51 57 4 (set (reg:SI 249 [ _1 ])
        (sign_extend:SI (subreg/v:QI (reg:SI 113 [ _1 ]) 0))) "../System/ugui.c":7046:10 1004 {*thumb2_extendqisi_v6}
     (nil))
(insn 57 56 58 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 249 [ _1 ])
            (const_int 0 [0]))) "../System/ugui.c":7046:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 249 [ _1 ])
        (nil)))
(jump_insn 58 57 59 4 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 63)
            (pc))) "../System/ugui.c":7046:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 63)
(note 59 58 60 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 5 (set (reg:SI 228 [ prephitmp_263 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 236 [ obj ]) [0 obj_90(D)->state+0 S1 A32]))) "../System/ugui.c":7055:21 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
      ; pc falls through to BB 7
(code_label 63 60 64 6 675 (nil) [1 uses])
(note 64 63 65 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 65 64 66 6 (debug_marker) "../System/ugui.c":7048:10 -1
     (nil))
(insn 66 65 68 6 (set (reg:SI 250)
        (const_int 1 [0x1])) "../System/ugui.c":7048:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 66 69 6 (set (mem:QI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 42 [0x2a])) [0 obj_90(D)->event+0 S1 A16])
        (subreg:QI (reg:SI 250) 0)) "../System/ugui.c":7048:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 250)
        (nil)))
(debug_insn 69 68 70 6 (debug_marker) "../System/ugui.c":7049:10 -1
     (nil))
(insn 70 69 72 6 (set (reg:SI 253 [ obj_90(D)->state ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 236 [ obj ]) [0 obj_90(D)->state+0 S1 A32]))) "../System/ugui.c":7049:21 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 72 70 73 6 (set (reg:SI 254)
        (ior:SI (reg:SI 253 [ obj_90(D)->state ])
            (const_int 32 [0x20]))) "../System/ugui.c":7049:21 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 253 [ obj_90(D)->state ])
        (nil)))
(insn 73 72 75 6 (set (reg:SI 228 [ prephitmp_263 ])
        (zero_extend:SI (subreg:QI (reg:SI 254) 0))) "../System/ugui.c":7049:21 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 254)
        (nil)))
(insn 75 73 76 6 (set (mem:QI (reg/v/f:SI 236 [ obj ]) [0 obj_90(D)->state+0 S1 A32])
        (subreg/s/v:QI (reg:SI 228 [ prephitmp_263 ]) 0)) "../System/ugui.c":7049:21 263 {*arm_movqi_insn}
     (nil))
(code_label 76 75 77 7 676 (nil) [0 uses])
(note 77 76 78 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 78 77 79 7 (debug_marker) "../System/ugui.c":7052:7 -1
     (nil))
(insn 79 78 81 7 (set (reg:SI 256)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 2 [0x2]))) "../System/ugui.c":7052:10 90 {*arm_andsi3_insn}
     (nil))
(insn 81 79 82 7 (set (reg:SI 258)
        (zero_extend:SI (subreg:QI (reg:SI 256) 0))) "../System/ugui.c":7052:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 256)
        (nil)))
(insn 82 81 83 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 258)
            (const_int 0 [0]))) "../System/ugui.c":7052:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 258)
        (nil)))
(jump_insn 83 82 84 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) "../System/ugui.c":7052:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 107)
(note 84 83 85 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 85 84 86 8 (debug_marker) "../System/ugui.c":7054:10 -1
     (nil))
(insn 86 85 88 8 (set (reg:SI 260 [ btn_91->state ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 176 [ btn ]) [0 btn_91->state+0 S1 A32]))) "../System/ugui.c":7054:21 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 88 86 90 8 (set (reg:SI 261)
        (ior:SI (reg:SI 260 [ btn_91->state ])
            (const_int 1 [0x1]))) "../System/ugui.c":7054:21 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 260 [ btn_91->state ])
        (nil)))
(insn 90 88 91 8 (set (mem:QI (reg/v/f:SI 176 [ btn ]) [0 btn_91->state+0 S1 A32])
        (subreg:QI (reg:SI 261) 0)) "../System/ugui.c":7054:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 261)
        (nil)))
(debug_insn 91 90 92 8 (debug_marker) "../System/ugui.c":7055:10 -1
     (nil))
(insn 92 91 93 8 (set (reg:SI 263)
        (ior:SI (reg:SI 228 [ prephitmp_263 ])
            (const_int 32 [0x20]))) "../System/ugui.c":7055:21 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 228 [ prephitmp_263 ])
        (nil)))
(insn 93 92 95 8 (set (reg:SI 228 [ prephitmp_263 ])
        (zero_extend:SI (subreg:QI (reg:SI 263) 0))) "../System/ugui.c":7055:21 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 263)
        (nil)))
(insn 95 93 96 8 (set (mem:QI (reg/v/f:SI 236 [ obj ]) [0 obj_90(D)->state+0 S1 A32])
        (subreg/s/v:QI (reg:SI 228 [ prephitmp_263 ]) 0)) "../System/ugui.c":7055:21 263 {*arm_movqi_insn}
     (nil))
(debug_insn 96 95 97 8 (debug_marker) "../System/ugui.c":7056:10 -1
     (nil))
(insn 97 96 99 8 (set (reg:SI 265)
        (const_int 4 [0x4])) "../System/ugui.c":7056:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 99 97 100 8 (set (mem:QI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 42 [0x2a])) [0 obj_90(D)->event+0 S1 A16])
        (subreg:QI (reg:SI 265) 0)) "../System/ugui.c":7056:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 265)
        (nil)))
(debug_insn 100 99 101 8 (debug_marker) "../System/ugui.c":7065:7 -1
     (nil))
(insn 101 100 103 8 (set (reg:SI 267)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":7065:24 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 103 101 104 8 (set (mem:QI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 1 [0x1])) [0 obj_90(D)->touch_state+0 S1 A8])
        (subreg:QI (reg:SI 267) 0)) "../System/ugui.c":7065:24 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 267)
        (nil)))
(debug_insn 104 103 107 8 (debug_marker) "../System/ugui.c":7071:4 -1
     (nil))
      ; pc falls through to BB 14
(code_label 107 104 108 9 677 (nil) [1 uses])
(note 108 107 109 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 109 108 110 9 (debug_marker) "../System/ugui.c":7059:12 -1
     (nil))
(insn 110 109 111 9 (set (reg:SI 118 [ _9 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 176 [ btn ]) [0 btn_91->state+0 S1 A32]))) "../System/ugui.c":7059:20 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 111 110 113 9 (set (reg:SI 269)
        (and:SI (reg:SI 118 [ _9 ])
            (const_int 1 [0x1]))) "../System/ugui.c":7059:15 90 {*arm_andsi3_insn}
     (nil))
(insn 113 111 114 9 (set (reg:SI 271)
        (zero_extend:SI (subreg:QI (reg:SI 269) 0))) "../System/ugui.c":7059:15 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 269)
        (nil)))
(insn 114 113 115 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 271)
            (const_int 0 [0]))) "../System/ugui.c":7059:15 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 271)
        (nil)))
(jump_insn 115 114 116 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 125)
            (pc))) "../System/ugui.c":7059:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 125)
(note 116 115 117 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 10 (set (reg:SI 272)
        (and:SI (reg:SI 228 [ prephitmp_263 ])
            (const_int 32 [0x20]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 118 117 119 10 (set (reg:SI 227 [ prephitmp_258 ])
        (zero_extend:SI (subreg:QI (reg:SI 272) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 272)
        (nil)))
(debug_insn 119 118 120 10 (debug_marker) "../System/ugui.c":7065:7 -1
     (nil))
(insn 120 119 122 10 (set (reg:SI 273)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":7065:24 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 122 120 125 10 (set (mem:QI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 1 [0x1])) [0 obj_90(D)->touch_state+0 S1 A8])
        (subreg:QI (reg:SI 273) 0)) "../System/ugui.c":7065:24 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 273)
        (nil)))
      ; pc falls through to BB 12
(code_label 125 122 126 11 679 (nil) [1 uses])
(note 126 125 127 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 127 126 128 11 (debug_marker) "../System/ugui.c":7061:10 -1
     (nil))
(insn 128 127 130 11 (set (reg:SI 275)
        (and:SI (reg:SI 118 [ _9 ])
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":7061:21 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _9 ])
        (nil)))
(insn 130 128 131 11 (set (mem:QI (reg/v/f:SI 176 [ btn ]) [0 btn_91->state+0 S1 A32])
        (subreg:QI (reg:SI 275) 0)) "../System/ugui.c":7061:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 275)
        (nil)))
(debug_insn 131 130 132 11 (debug_marker) "../System/ugui.c":7062:10 -1
     (nil))
(insn 132 131 133 11 (set (reg:SI 277)
        (ior:SI (reg:SI 228 [ prephitmp_263 ])
            (const_int 32 [0x20]))) "../System/ugui.c":7062:21 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 228 [ prephitmp_263 ])
        (nil)))
(insn 133 132 135 11 (set (reg:SI 228 [ prephitmp_263 ])
        (zero_extend:SI (subreg:QI (reg:SI 277) 0))) "../System/ugui.c":7062:21 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 277)
        (nil)))
(insn 135 133 136 11 (set (mem:QI (reg/v/f:SI 236 [ obj ]) [0 obj_90(D)->state+0 S1 A32])
        (subreg/s/v:QI (reg:SI 228 [ prephitmp_263 ]) 0)) "../System/ugui.c":7062:21 263 {*arm_movqi_insn}
     (nil))
(debug_insn 136 135 137 11 (debug_marker) "../System/ugui.c":7063:10 -1
     (nil))
(insn 137 136 139 11 (set (reg:SI 279)
        (const_int 5 [0x5])) "../System/ugui.c":7063:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 139 137 140 11 (set (mem:QI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 42 [0x2a])) [0 obj_90(D)->event+0 S1 A16])
        (subreg:QI (reg:SI 279) 0)) "../System/ugui.c":7063:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 279)
        (nil)))
(debug_insn 140 139 141 11 (debug_marker) "../System/ugui.c":7065:7 -1
     (nil))
(insn 141 140 143 11 (set (reg:SI 281)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":7065:24 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 143 141 144 11 (set (mem:QI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 1 [0x1])) [0 obj_90(D)->touch_state+0 S1 A8])
        (subreg:QI (reg:SI 281) 0)) "../System/ugui.c":7065:24 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 281)
        (nil)))
(debug_insn 144 143 147 11 (debug_marker) "../System/ugui.c":7071:4 -1
     (nil))
      ; pc falls through to BB 14
(code_label 147 144 148 12 674 (nil) [0 uses])
(note 148 147 149 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 149 148 150 12 (debug_marker) "../System/ugui.c":7071:4 -1
     (nil))
(insn 150 149 151 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 227 [ prephitmp_258 ])
            (const_int 0 [0]))) "../System/ugui.c":7071:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 227 [ prephitmp_258 ])
        (nil)))
(jump_insn 151 150 155 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 155)
            (pc))) "../System/ugui.c":7071:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 67108868 (nil)))
 -> 155)
      ; pc falls through to BB 82
(code_label 155 151 156 14 678 (nil) [1 uses])
(note 156 155 157 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 157 156 158 14 (debug_marker) "../System/ugui.c":7073:7 -1
     (nil))
(insn 158 157 160 14 (set (reg:SI 283)
        (and:SI (reg:SI 228 [ prephitmp_263 ])
            (const_int 8 [0x8]))) "../System/ugui.c":7073:10 90 {*arm_andsi3_insn}
     (nil))
(insn 160 158 161 14 (set (reg:SI 285)
        (zero_extend:SI (subreg:QI (reg:SI 283) 0))) "../System/ugui.c":7073:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 283)
        (nil)))
(insn 161 160 162 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 285)
            (const_int 0 [0]))) "../System/ugui.c":7073:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 285)
        (nil)))
(jump_insn 162 161 163 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 636)
            (pc))) "../System/ugui.c":7073:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 636)
(note 163 162 164 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 164 163 165 15 (debug_marker) "../System/ugui.c":7076:10 -1
     (nil))
(insn 165 164 167 15 (set (reg:SI 286)
        (and:SI (reg:SI 228 [ prephitmp_263 ])
            (const_int 64 [0x40]))) "../System/ugui.c":7076:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 228 [ prephitmp_263 ])
        (nil)))
(insn 167 165 168 15 (set (reg:SI 288)
        (zero_extend:SI (subreg:QI (reg:SI 286) 0))) "../System/ugui.c":7076:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 286)
        (nil)))
(insn 168 167 169 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 288)
            (const_int 0 [0]))) "../System/ugui.c":7076:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 288)
        (nil)))
(jump_insn 169 168 170 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 178)
            (pc))) "../System/ugui.c":7076:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 178)
(note 170 169 171 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 171 170 173 16 (set (reg:SI 290 [ btn_91->state ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 176 [ btn ]) [0 btn_91->state+0 S1 A32]))) "../System/ugui.c":7076:47 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 173 171 175 16 (set (reg:SI 291)
        (and:SI (reg:SI 290 [ btn_91->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":7076:47 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 290 [ btn_91->state ])
        (nil)))
(insn 175 173 176 16 (set (reg:SI 293)
        (zero_extend:SI (subreg:QI (reg:SI 291) 0))) "../System/ugui.c":7076:47 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 291)
        (nil)))
(insn 176 175 177 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 293)
            (const_int 0 [0]))) "../System/ugui.c":7076:47 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 293)
        (nil)))
(jump_insn 177 176 178 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 537)
            (pc))) "../System/ugui.c":7076:47 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 537)
(code_label 178 177 179 18 682 (nil) [1 uses])
(note 179 178 180 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 180 179 181 18 (debug_marker) "../System/ugui.c":7078:13 -1
     (nil))
(debug_insn 181 180 182 18 (var_location:SI wnd (reg/v/f:SI 235 [ wnd ])) "../System/ugui.c":7078:13 -1
     (nil))
(debug_insn 182 181 183 18 (var_location:SI a (debug_implicit_ptr:SI a)) "../System/ugui.c":7078:13 -1
     (nil))
(debug_insn 183 182 184 18 (debug_marker:BLK) "../System/ugui.c":6402:11 -1
     (nil))
(debug_insn 184 183 185 18 (debug_marker) "../System/ugui.c":6404:4 -1
     (nil))
(insn 185 184 186 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 235 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6404:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 186 185 187 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 236)
            (pc))) "../System/ugui.c":6404:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 9341556 (nil)))
 -> 236)
(note 187 186 188 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 188 187 190 20 (set (reg:SI 295 [ wnd_101(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 235 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_101(D)->state+0 S1 A32]))) "../System/ugui.c":6404:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 190 188 192 20 (set (reg:SI 296)
        (and:SI (reg:SI 295 [ wnd_101(D)->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":6404:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 295 [ wnd_101(D)->state ])
        (nil)))
(insn 192 190 193 20 (set (reg:SI 298)
        (zero_extend:SI (subreg:QI (reg:SI 296) 0))) "../System/ugui.c":6404:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 296)
        (nil)))
(insn 193 192 194 20 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 298)
            (const_int 0 [0]))) "../System/ugui.c":6404:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 298)
        (nil)))
(jump_insn 194 193 195 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 236)
            (pc))) "../System/ugui.c":6404:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 40909564 (nil)))
 -> 236)
(note 195 194 196 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 196 195 197 22 (debug_marker) "../System/ugui.c":6406:7 -1
     (nil))
(insn 197 196 198 22 (set (reg:SI 205 [ a$xs ])
        (mem:SI (plus:SI (reg/v/f:SI 235 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_101(D)->xs+0 S4 A32])) "../System/ugui.c":6406:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 198 197 199 22 (var_location:SI a$xs (reg:SI 205 [ a$xs ])) "../System/ugui.c":6406:13 -1
     (nil))
(debug_insn 199 198 200 22 (debug_marker) "../System/ugui.c":6407:7 -1
     (nil))
(insn 200 199 201 22 (set (reg:SI 202 [ a$ys ])
        (mem:SI (plus:SI (reg/v/f:SI 235 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_101(D)->ys+0 S4 A32])) "../System/ugui.c":6407:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 201 200 202 22 (var_location:SI a$ys (reg:SI 202 [ a$ys ])) "../System/ugui.c":6407:13 -1
     (nil))
(debug_insn 202 201 203 22 (debug_marker) "../System/ugui.c":6408:7 -1
     (nil))
(debug_insn 203 202 204 22 (debug_marker) "../System/ugui.c":6409:7 -1
     (nil))
(debug_insn 204 203 205 22 (debug_marker) "../System/ugui.c":6410:7 -1
     (nil))
(insn 205 204 206 22 (set (reg:SI 203 [ _178 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 235 [ wnd ])
                    (const_int 36 [0x24])) [0 wnd_101(D)->style+0 S1 A32]))) "../System/ugui.c":6410:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 206 205 208 22 (set (reg:SI 299)
        (and:SI (reg:SI 203 [ _178 ])
            (const_int 1 [0x1]))) "../System/ugui.c":6410:10 90 {*arm_andsi3_insn}
     (nil))
(insn 208 206 209 22 (set (reg:SI 301)
        (zero_extend:SI (subreg:QI (reg:SI 299) 0))) "../System/ugui.c":6410:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 299)
        (nil)))
(insn 209 208 210 22 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 301)
            (const_int 0 [0]))) "../System/ugui.c":6410:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 301)
        (nil)))
(jump_insn 210 209 211 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 220)
            (pc))) "../System/ugui.c":6410:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 220)
(note 211 210 212 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 212 211 213 24 (debug_marker) "../System/ugui.c":6412:10 -1
     (nil))
(insn 213 212 214 24 (set (reg:SI 205 [ a$xs ])
        (plus:SI (reg:SI 205 [ a$xs ])
            (const_int 3 [0x3]))) "../System/ugui.c":6412:15 7 {*arm_addsi3}
     (nil))
(debug_insn 214 213 215 24 (var_location:SI a$xs (reg:SI 205 [ a$xs ])) "../System/ugui.c":6412:15 -1
     (nil))
(debug_insn 215 214 216 24 (debug_marker) "../System/ugui.c":6413:10 -1
     (nil))
(insn 216 215 217 24 (set (reg:SI 202 [ a$ys ])
        (plus:SI (reg:SI 202 [ a$ys ])
            (const_int 3 [0x3]))) "../System/ugui.c":6413:15 7 {*arm_addsi3}
     (nil))
(debug_insn 217 216 218 24 (var_location:SI a$ys (reg:SI 202 [ a$ys ])) "../System/ugui.c":6413:15 -1
     (nil))
(debug_insn 218 217 219 24 (debug_marker) "../System/ugui.c":6414:10 -1
     (nil))
(debug_insn 219 218 220 24 (debug_marker) "../System/ugui.c":6415:10 -1
     (nil))
(code_label 220 219 221 25 685 (nil) [1 uses])
(note 221 220 222 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 222 221 223 25 (var_location:SI a$ys (reg:SI 202 [ a$ys ])) -1
     (nil))
(debug_insn 223 222 224 25 (var_location:SI a$xs (reg:SI 205 [ a$xs ])) -1
     (nil))
(debug_insn 224 223 225 25 (debug_marker) "../System/ugui.c":6417:7 -1
     (nil))
(insn 225 224 227 25 (set (reg:SI 302)
        (and:SI (reg:SI 203 [ _178 ])
            (const_int 2 [0x2]))) "../System/ugui.c":6417:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 203 [ _178 ])
        (nil)))
(insn 227 225 228 25 (set (reg:SI 304)
        (zero_extend:SI (subreg:QI (reg:SI 302) 0))) "../System/ugui.c":6417:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 302)
        (nil)))
(insn 228 227 229 25 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 304)
            (const_int 0 [0]))) "../System/ugui.c":6417:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 304)
        (nil)))
(jump_insn 229 228 230 25 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 236)
            (pc))) "../System/ugui.c":6417:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 236)
(note 230 229 231 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 231 230 232 27 (debug_marker) "../System/ugui.c":6419:10 -1
     (nil))
(insn 232 231 233 27 (set (reg:SI 305 [ wnd_101(D)->title.height ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 235 [ wnd ])
                    (const_int 68 [0x44])) [0 wnd_101(D)->title.height+0 S1 A32]))) "../System/ugui.c":6419:28 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 233 232 234 27 (set (reg:SI 306)
        (plus:SI (reg:SI 305 [ wnd_101(D)->title.height ])
            (const_int 1 [0x1]))) "../System/ugui.c":6419:35 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 305 [ wnd_101(D)->title.height ])
        (nil)))
(insn 234 233 235 27 (set (reg:SI 202 [ a$ys ])
        (plus:SI (reg:SI 202 [ a$ys ])
            (reg:SI 306))) "../System/ugui.c":6419:15 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 306)
        (nil)))
(debug_insn 235 234 236 27 (var_location:SI a$ys (reg:SI 202 [ a$ys ])) "../System/ugui.c":6419:15 -1
     (nil))
(code_label 236 235 237 28 684 (nil) [3 uses])
(note 237 236 238 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 238 237 239 28 (var_location:SI a$ys (reg:SI 202 [ a$ys ])) -1
     (nil))
(debug_insn 239 238 240 28 (var_location:SI a$xs (reg:SI 205 [ a$xs ])) -1
     (nil))
(debug_insn 240 239 241 28 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7078:13 -1
     (nil))
(debug_insn 241 240 242 28 (var_location:SI a (clobber (const_int 0 [0]))) "../System/ugui.c":7078:13 -1
     (nil))
(debug_insn 242 241 243 28 (debug_marker) "../System/ugui.c":7079:13 -1
     (nil))
(insn 243 242 244 28 (set (reg:SI 308 [ obj_90(D)->a_rel.xs ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 24 [0x18])) [1 obj_90(D)->a_rel.xs+0 S4 A32])) "../System/ugui.c":7079:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 244 243 245 28 (set (reg:SI 307)
        (plus:SI (reg:SI 308 [ obj_90(D)->a_rel.xs ])
            (reg:SI 205 [ a$xs ]))) "../System/ugui.c":7079:43 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 308 [ obj_90(D)->a_rel.xs ])
        (nil)))
(insn 245 244 246 28 (set (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 8 [0x8])) [1 obj_90(D)->a_abs.xs+0 S4 A32])
        (reg:SI 307)) "../System/ugui.c":7079:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 307)
        (nil)))
(debug_insn 246 245 247 28 (debug_marker) "../System/ugui.c":7080:13 -1
     (nil))
(insn 247 246 248 28 (set (reg:SI 310 [ obj_90(D)->a_rel.ys ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 28 [0x1c])) [1 obj_90(D)->a_rel.ys+0 S4 A32])) "../System/ugui.c":7080:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 248 247 249 28 (set (reg:SI 309)
        (plus:SI (reg:SI 310 [ obj_90(D)->a_rel.ys ])
            (reg:SI 202 [ a$ys ]))) "../System/ugui.c":7080:43 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 310 [ obj_90(D)->a_rel.ys ])
        (nil)))
(insn 249 248 250 28 (set (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 12 [0xc])) [1 obj_90(D)->a_abs.ys+0 S4 A32])
        (reg:SI 309)) "../System/ugui.c":7080:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 309)
        (nil)))
(debug_insn 250 249 251 28 (debug_marker) "../System/ugui.c":7081:13 -1
     (nil))
(insn 251 250 252 28 (set (reg:SI 311 [ obj_90(D)->a_rel.xe ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 32 [0x20])) [1 obj_90(D)->a_rel.xe+0 S4 A32])) "../System/ugui.c":7081:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 252 251 253 28 (set (reg:SI 127 [ _23 ])
        (plus:SI (reg:SI 205 [ a$xs ])
            (reg:SI 311 [ obj_90(D)->a_rel.xe ]))) "../System/ugui.c":7081:43 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 311 [ obj_90(D)->a_rel.xe ])
        (expr_list:REG_DEAD (reg:SI 205 [ a$xs ])
            (nil))))
(insn 253 252 254 28 (set (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 16 [0x10])) [1 obj_90(D)->a_abs.xe+0 S4 A32])
        (reg:SI 127 [ _23 ])) "../System/ugui.c":7081:27 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 254 253 255 28 (debug_marker) "../System/ugui.c":7082:13 -1
     (nil))
(insn 255 254 256 28 (set (reg:SI 312 [ obj_90(D)->a_rel.ye ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 36 [0x24])) [1 obj_90(D)->a_rel.ye+0 S4 A32])) "../System/ugui.c":7082:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 256 255 257 28 (set (reg:SI 129 [ _25 ])
        (plus:SI (reg:SI 202 [ a$ys ])
            (reg:SI 312 [ obj_90(D)->a_rel.ye ]))) "../System/ugui.c":7082:43 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 312 [ obj_90(D)->a_rel.ye ])
        (expr_list:REG_DEAD (reg:SI 202 [ a$ys ])
            (nil))))
(insn 257 256 258 28 (set (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 20 [0x14])) [1 obj_90(D)->a_abs.ye+0 S4 A32])
        (reg:SI 129 [ _25 ])) "../System/ugui.c":7082:27 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 258 257 260 28 (debug_marker) "../System/ugui.c":7083:13 -1
     (nil))
(insn 260 258 261 28 (set (reg:SI 313 [ wnd_101(D)->ye ])
        (mem:SI (plus:SI (reg/v/f:SI 235 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_101(D)->ye+0 S4 A32])) "../System/ugui.c":7083:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 261 260 262 28 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _25 ])
            (reg:SI 313 [ wnd_101(D)->ye ]))) "../System/ugui.c":7083:16 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 313 [ wnd_101(D)->ye ])
        (expr_list:REG_DEAD (reg:SI 129 [ _25 ])
            (nil))))
(jump_insn 262 261 263 28 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 810)
            (pc))) "../System/ugui.c":7083:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 810)
(note 263 262 264 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 264 263 265 29 (debug_marker) "../System/ugui.c":7084:13 -1
     (nil))
(insn 265 264 266 29 (set (reg:SI 314 [ wnd_101(D)->xe ])
        (mem:SI (plus:SI (reg/v/f:SI 235 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_101(D)->xe+0 S4 A32])) "../System/ugui.c":7084:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 266 265 267 29 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127 [ _23 ])
            (reg:SI 314 [ wnd_101(D)->xe ]))) "../System/ugui.c":7084:16 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 314 [ wnd_101(D)->xe ])
        (expr_list:REG_DEAD (reg:SI 127 [ _23 ])
            (nil))))
(jump_insn 267 266 268 29 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 810)
            (pc))) "../System/ugui.c":7084:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 810)
(note 268 267 269 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 269 268 270 30 (debug_marker) "../System/ugui.c":7086:13 -1
     (nil))
(debug_insn 270 269 271 30 (var_location:SI wnd (reg/v/f:SI 235 [ wnd ])) "../System/ugui.c":7086:13 -1
     (nil))
(debug_insn 271 270 272 30 (var_location:SI obj (reg/v/f:SI 236 [ obj ])) "../System/ugui.c":7086:13 -1
     (nil))
(debug_insn 272 271 273 30 (debug_marker:BLK) "../System/ugui.c":5684:6 -1
     (nil))
(debug_insn 273 272 274 30 (debug_marker) "../System/ugui.c":5686:2 -1
     (nil))
(debug_insn 274 273 275 30 (debug_marker) "../System/ugui.c":5687:2 -1
     (nil))
(insn 275 274 277 30 (set (reg:SI 315)
        (const_int 2 [0x2])) "../System/ugui.c":5687:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 277 275 278 30 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -41 [0xffffffffffffffd7])) [0 MEM[(struct  *)_139].event+0 S1 A8])
        (subreg:QI (reg:SI 315) 0)) "../System/ugui.c":5687:12 263 {*arm_movqi_insn}
     (nil))
(debug_insn 278 277 281 30 (debug_marker) "../System/ugui.c":5688:2 -1
     (nil))
(insn 281 278 282 30 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -44 [0xffffffffffffffd4])) [0 MEM[(struct  *)_139].type+0 S1 A32])
        (subreg:QI (reg:SI 315) 0)) "../System/ugui.c":5688:11 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 315)
        (nil)))
(debug_insn 282 281 283 30 (debug_marker) "../System/ugui.c":5689:2 -1
     (nil))
(insn 283 282 285 30 (set (reg:SI 319 [ obj_90(D)->type ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 236 [ obj ])
                    (const_int 40 [0x28])) [0 obj_90(D)->type+0 S1 A32]))) "../System/ugui.c":5689:9 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 285 283 286 30 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -43 [0xffffffffffffffd5])) [0 MEM[(struct  *)_139].id+0 S1 A8])
        (subreg:QI (reg:SI 319 [ obj_90(D)->type ]) 0)) "../System/ugui.c":5689:9 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 319 [ obj_90(D)->type ])
        (nil)))
(debug_insn 286 285 287 30 (debug_marker) "../System/ugui.c":5690:2 -1
     (nil))
(insn 287 286 289 30 (set (reg:SI 321 [ obj_90(D)->id ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 236 [ obj ])
                    (const_int 41 [0x29])) [0 obj_90(D)->id+0 S1 A8]))) "../System/ugui.c":5690:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 289 287 290 30 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -42 [0xffffffffffffffd6])) [0 MEM[(struct  *)_139].sub_id+0 S1 A16])
        (subreg:QI (reg:SI 321 [ obj_90(D)->id ]) 0)) "../System/ugui.c":5690:13 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 321 [ obj_90(D)->id ])
        (nil)))
(debug_insn 290 289 291 30 (debug_marker) "../System/ugui.c":5691:2 -1
     (nil))
(insn 291 290 292 30 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -40 [0xffffffffffffffd8])) [10 MEM[(struct  *)_139].src+0 S4 A32])
        (reg/v/f:SI 236 [ obj ])) "../System/ugui.c":5691:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 292 291 293 30 (debug_marker) "../System/ugui.c":5693:2 -1
     (nil))
(insn 293 292 294 30 (set (reg/f:SI 421)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -44 [0xffffffffffffffd4]))) "../System/ugui.c":5693:2 7 {*arm_addsi3}
     (nil))
(insn 294 293 295 30 (set (reg/f:SI 324 [ wnd_101(D)->cb ])
        (mem/f:SI (plus:SI (reg/v/f:SI 235 [ wnd ])
                (const_int 72 [0x48])) [20 wnd_101(D)->cb+0 S4 A32])) "../System/ugui.c":5693:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 295 294 296 30 (set (reg:SI 0 r0)
        (reg/f:SI 421)) "../System/ugui.c":5693:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -44 [0xffffffffffffffd4]))
        (nil)))
(call_insn 296 295 297 30 (parallel [
            (call (mem:SI (reg/f:SI 324 [ wnd_101(D)->cb ]) [0 *_143 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":5693:2 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 324 [ wnd_101(D)->cb ])
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (nil)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 297 296 298 30 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7086:13 -1
     (nil))
(debug_insn 298 297 299 30 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7086:13 -1
     (nil))
(debug_insn 299 298 300 30 (debug_marker) "../System/ugui.c":7090:13 -1
     (nil))
(insn 300 299 301 30 (set (reg:SI 132 [ _28 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 176 [ btn ])
                    (const_int 1 [0x1])) [0 btn_91->style+0 S1 A8]))) "../System/ugui.c":7090:22 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 301 300 303 30 (set (reg:SI 325)
        (and:SI (reg:SI 132 [ _28 ])
            (const_int 1 [0x1]))) "../System/ugui.c":7090:15 90 {*arm_andsi3_insn}
     (nil))
(insn 303 301 304 30 (set (reg:SI 327)
        (zero_extend:SI (subreg:QI (reg:SI 325) 0))) "../System/ugui.c":7090:15 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 325)
        (nil)))
(insn 304 303 305 30 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 327)
            (const_int 0 [0]))) "../System/ugui.c":7090:15 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 327)
        (nil)))
(jump_insn 305 304 306 30 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 815)
            (pc))) "../System/ugui.c":7090:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 815)
(note 306 305 6 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 6 306 815 31 (set (reg:SI 233 [ prephitmp_303 ])
        (const_int 1 [0x1])) "../System/ugui.c":7090:15 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 33
(code_label 815 6 814 32 714 (nil) [1 uses])
(note 814 815 5 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 5 814 307 32 (set (reg:SI 233 [ prephitmp_303 ])
        (const_int 3 [0x3])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 307 5 308 33 687 (nil) [0 uses])
(note 308 307 309 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 309 308 310 33 (var_location:QI d (clobber (const_int 0 [0]))) "../System/ugui.c":7090:15 -1
     (nil))
(debug_insn 310 309 311 33 (debug_marker) "../System/ugui.c":7092:13 -1
     (nil))
(insn 311 310 312 33 (set (reg:SI 133 [ _29 ])
        (mem:SI (plus:SI (reg/v/f:SI 176 [ btn ])
                (const_int 8 [0x8])) [1 btn_91->bc+0 S4 A32])) "../System/ugui.c":7092:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 312 311 313 33 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [1 MEM[(struct  *)_139].bc+0 S4 A32])
        (reg:SI 133 [ _29 ])) "../System/ugui.c":7092:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 313 312 314 33 (debug_marker) "../System/ugui.c":7093:13 -1
     (nil))
(insn 314 313 315 33 (set (reg:SI 134 [ _30 ])
        (mem:SI (plus:SI (reg/v/f:SI 176 [ btn ])
                (const_int 4 [0x4])) [1 btn_91->fc+0 S4 A32])) "../System/ugui.c":7093:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 315 314 316 33 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -20 [0xffffffffffffffec])) [1 MEM[(struct  *)_139].fc+0 S4 A32])
        (reg:SI 134 [ _30 ])) "../System/ugui.c":7093:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 316 315 317 33 (debug_marker) "../System/ugui.c":7095:13 -1
     (nil))
(insn 317 316 319 33 (set (reg:SI 329 [ btn_91->state ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 176 [ btn ]) [0 btn_91->state+0 S1 A32]))) "../System/ugui.c":7095:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 319 317 321 33 (set (reg:SI 330)
        (and:SI (reg:SI 329 [ btn_91->state ])
            (const_int 1 [0x1]))) "../System/ugui.c":7095:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 329 [ btn_91->state ])
        (nil)))
(insn 321 319 322 33 (set (reg:SI 332)
        (zero_extend:SI (subreg:QI (reg:SI 330) 0))) "../System/ugui.c":7095:15 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 330)
        (nil)))
(insn 322 321 323 33 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 332)
            (const_int 0 [0]))) "../System/ugui.c":7095:15 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 332)
        (nil)))
(jump_insn 323 322 324 33 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 353)
            (pc))) "../System/ugui.c":7095:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 353)
(note 324 323 325 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 325 324 326 35 (debug_marker) "../System/ugui.c":7098:16 -1
     (nil))
(insn 326 325 328 35 (set (reg:SI 333)
        (and:SI (reg:SI 132 [ _28 ])
            (const_int 2 [0x2]))) "../System/ugui.c":7098:18 90 {*arm_andsi3_insn}
     (nil))
(insn 328 326 329 35 (set (reg:SI 335)
        (zero_extend:SI (subreg:QI (reg:SI 333) 0))) "../System/ugui.c":7098:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 333)
        (nil)))
(insn 329 328 330 35 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 335)
            (const_int 0 [0]))) "../System/ugui.c":7098:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 335)
        (nil)))
(jump_insn 330 329 331 35 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 338)
            (pc))) "../System/ugui.c":7098:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 338)
(note 331 330 332 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(debug_insn 332 331 333 36 (debug_marker) "../System/ugui.c":7101:19 -1
     (nil))
(insn 333 332 334 36 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [1 MEM[(struct  *)_139].bc+0 S4 A32])
        (reg:SI 134 [ _30 ])) "../System/ugui.c":7101:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 334 333 335 36 (debug_marker) "../System/ugui.c":7102:19 -1
     (nil))
(insn 335 334 7 36 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -20 [0xffffffffffffffec])) [1 MEM[(struct  *)_139].fc+0 S4 A32])
        (reg:SI 133 [ _29 ])) "../System/ugui.c":7102:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ _29 ])
        (nil)))
(insn 7 335 338 36 (set (reg:SI 133 [ _29 ])
        (reg:SI 134 [ _30 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134 [ _30 ])
        (nil)))
      ; pc falls through to BB 40
(code_label 338 7 339 37 689 (nil) [1 uses])
(note 339 338 340 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 340 339 341 37 (debug_marker) "../System/ugui.c":7105:21 -1
     (nil))
(insn 341 340 343 37 (set (reg:SI 336)
        (and:SI (reg:SI 132 [ _28 ])
            (const_int 4 [0x4]))) "../System/ugui.c":7105:24 90 {*arm_andsi3_insn}
     (nil))
(insn 343 341 344 37 (set (reg:SI 338)
        (zero_extend:SI (subreg:QI (reg:SI 336) 0))) "../System/ugui.c":7105:24 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 336)
        (nil)))
(insn 344 343 345 37 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 338)
            (const_int 0 [0]))) "../System/ugui.c":7105:24 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 338)
        (nil)))
(jump_insn 345 344 346 37 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 353)
            (pc))) "../System/ugui.c":7105:24 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 353)
(note 346 345 347 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(debug_insn 347 346 348 39 (debug_marker) "../System/ugui.c":7107:19 -1
     (nil))
(insn 348 347 349 39 (set (reg:SI 133 [ _29 ])
        (mem:SI (plus:SI (reg/v/f:SI 176 [ btn ])
                (const_int 16 [0x10])) [1 btn_91->abc+0 S4 A32])) "../System/ugui.c":7107:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 349 348 350 39 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [1 MEM[(struct  *)_139].bc+0 S4 A32])
        (reg:SI 133 [ _29 ])) "../System/ugui.c":7107:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 350 349 351 39 (debug_marker) "../System/ugui.c":7108:19 -1
     (nil))
(insn 351 350 352 39 (set (reg:SI 339 [ btn_91->afc ])
        (mem:SI (plus:SI (reg/v/f:SI 176 [ btn ])
                (const_int 12 [0xc])) [1 btn_91->afc+0 S4 A32])) "../System/ugui.c":7108:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 352 351 353 39 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -20 [0xffffffffffffffec])) [1 MEM[(struct  *)_139].fc+0 S4 A32])
        (reg:SI 339 [ btn_91->afc ])) "../System/ugui.c":7108:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 339 [ btn_91->afc ])
        (nil)))
(code_label 353 352 354 40 688 (nil) [2 uses])
(note 354 353 355 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 355 354 356 40 (debug_marker) "../System/ugui.c":7111:13 -1
     (nil))
(insn 356 355 358 40 (set (reg:SI 340)
        (and:SI (reg:SI 132 [ _28 ])
            (const_int 16 [0x10]))) "../System/ugui.c":7111:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 132 [ _28 ])
        (nil)))
(insn 358 356 359 40 (set (reg:SI 342)
        (zero_extend:SI (subreg:QI (reg:SI 340) 0))) "../System/ugui.c":7111:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 340)
        (nil)))
(insn 359 358 360 40 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 342)
            (const_int 0 [0]))) "../System/ugui.c":7111:16 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 342)
        (nil)))
(jump_insn 360 359 361 40 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 458)
            (pc))) "../System/ugui.c":7111:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 458)
(note 361 360 362 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 362 361 363 41 (debug_marker) "../System/ugui.c":7112:16 -1
     (nil))
(insn 363 362 364 41 (set (reg:SI 343 [ obj_90(D)->a_abs.xs ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 8 [0x8])) [1 obj_90(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":7112:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 364 363 365 41 (set (reg/v:SI 138 [ x1 ])
        (plus:SI (reg:SI 233 [ prephitmp_303 ])
            (reg:SI 343 [ obj_90(D)->a_abs.xs ]))) "../System/ugui.c":7112:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 343 [ obj_90(D)->a_abs.xs ])
        (nil)))
(insn 365 364 366 41 (set (reg:SI 344 [ obj_90(D)->a_abs.ys ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 12 [0xc])) [1 obj_90(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":7112:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 366 365 367 41 (set (reg/v:SI 217 [ y1 ])
        (plus:SI (reg:SI 233 [ prephitmp_303 ])
            (reg:SI 344 [ obj_90(D)->a_abs.ys ]))) "../System/ugui.c":7112:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 344 [ obj_90(D)->a_abs.ys ])
        (nil)))
(insn 367 366 368 41 (set (reg:SI 345 [ obj_90(D)->a_abs.xe ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 16 [0x10])) [1 obj_90(D)->a_abs.xe+0 S4 A32])) "../System/ugui.c":7112:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 368 367 369 41 (set (reg/v:SI 141 [ x2 ])
        (minus:SI (reg:SI 345 [ obj_90(D)->a_abs.xe ])
            (reg:SI 233 [ prephitmp_303 ]))) "../System/ugui.c":7112:16 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 345 [ obj_90(D)->a_abs.xe ])
        (nil)))
(insn 369 368 370 41 (set (reg:SI 346 [ obj_90(D)->a_abs.ye ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 20 [0x14])) [1 obj_90(D)->a_abs.ye+0 S4 A32])) "../System/ugui.c":7112:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 370 369 371 41 (set (reg/v:SI 143 [ y2 ])
        (minus:SI (reg:SI 346 [ obj_90(D)->a_abs.ye ])
            (reg:SI 233 [ prephitmp_303 ]))) "../System/ugui.c":7112:16 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 346 [ obj_90(D)->a_abs.ye ])
        (nil)))
(debug_insn 371 370 372 41 (var_location:SI D#83 (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
            (const_int -16 [0xfffffffffffffff0])) [1 MEM[(struct  *)_139].bc+0 S4 A32])) "../System/ugui.c":7112:16 -1
     (nil))
(debug_insn 372 371 373 41 (var_location:SI x1 (reg/v:SI 138 [ x1 ])) "../System/ugui.c":7112:16 -1
     (nil))
(debug_insn 373 372 374 41 (var_location:SI y1 (reg/v:SI 217 [ y1 ])) "../System/ugui.c":7112:16 -1
     (nil))
(debug_insn 374 373 375 41 (var_location:SI x2 (reg/v:SI 141 [ x2 ])) "../System/ugui.c":7112:16 -1
     (nil))
(debug_insn 375 374 376 41 (var_location:SI y2 (reg/v:SI 143 [ y2 ])) "../System/ugui.c":7112:16 -1
     (nil))
(debug_insn 376 375 377 41 (var_location:SI c (debug_expr:SI D#83)) "../System/ugui.c":7112:16 -1
     (nil))
(debug_insn 377 376 378 41 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 378 377 379 41 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 379 378 380 41 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 380 379 381 41 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 138 [ x1 ])
            (reg/v:SI 141 [ x2 ]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 381 380 382 41 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 383)
(note 382 381 8 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 8 382 9 42 (set (reg:SI 237 [ x1 ])
        (reg/v:SI 138 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 138 [ x1 ])
        (nil)))
(insn 9 8 10 42 (set (reg/v:SI 138 [ x1 ])
        (reg/v:SI 141 [ x2 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 141 [ x2 ])
        (nil)))
(insn 10 9 383 42 (set (reg/v:SI 141 [ x2 ])
        (reg:SI 237 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 237 [ x1 ])
        (nil)))
(code_label 383 10 384 43 691 (nil) [1 uses])
(note 384 383 385 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(debug_insn 385 384 386 43 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 386 385 387 43 (var_location:SI x2 (reg/v:SI 141 [ x2 ])) -1
     (nil))
(debug_insn 387 386 388 43 (var_location:SI x1 (reg/v:SI 138 [ x1 ])) -1
     (nil))
(debug_insn 388 387 389 43 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 389 388 390 43 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 217 [ y1 ])
            (reg/v:SI 143 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 390 389 394 43 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 768)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 768)
      ; pc falls through to BB 77
(note 394 390 395 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 395 394 396 44 (var_location:SI m (reg/v:SI 217 [ y1 ])) -1
     (nil))
(debug_insn 396 395 397 44 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 397 396 398 44 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 143 [ y2 ])
            (reg/v:SI 217 [ y1 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 398 397 778 44 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 446)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673252 (nil)))
 -> 446)
      ; pc falls through to BB 51
(code_label 778 398 402 45 712 (nil) [1 uses])
(note 402 778 403 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(debug_insn 403 402 404 45 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 404 403 405 45 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 133 [ _29 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 405 404 406 45 (set (reg/f:SI 347 [ gui.4_238->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 226 [ gui.4_238 ])
                (const_int 124 [0x7c])) [10 gui.4_238->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 226 [ gui.4_238 ])
        (nil)))
(insn 406 405 407 45 (set (reg:SI 3 r3)
        (reg/v:SI 143 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 407 406 408 45 (set (reg:SI 2 r2)
        (reg/v:SI 141 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 408 407 409 45 (set (reg:SI 1 r1)
        (reg/v:SI 217 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 409 408 410 45 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 410 409 411 45 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 347 [ gui.4_238->driver[1].driver ]) [0 *_195 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 347 [ gui.4_238->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 411 410 413 45 (set (reg:SI 348)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 413 411 414 45 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 348)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 348)
        (nil)))
(jump_insn 414 413 433 45 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 458)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 458)
      ; pc falls through to BB 44
(code_label 433 414 419 47 696 (nil) [1 uses])
(note 419 433 420 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 420 419 421 47 (var_location:SI n (reg/v:SI 216 [ n ])) -1
     (nil))
(debug_insn 421 420 423 47 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 423 421 424 47 (set (reg/f:SI 350 [ gui ])
        (mem/f/c:SI (reg/f:SI 422) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 424 423 425 47 (set (reg/f:SI 351 [ gui.6_201->pset ])
        (mem/f:SI (reg/f:SI 350 [ gui ]) [3 gui.6_201->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 350 [ gui ])
        (nil)))
(insn 425 424 426 47 (set (reg:SI 2 r2)
        (reg:SI 133 [ _29 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 426 425 427 47 (set (reg:SI 1 r1)
        (reg/v:SI 217 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 427 426 428 47 (set (reg:SI 0 r0)
        (reg/v:SI 216 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 428 427 429 47 (parallel [
            (call (mem:SI (reg/f:SI 351 [ gui.6_201->pset ]) [0 *_202 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 351 [ gui.6_201->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 429 428 430 47 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 430 429 431 47 (set (reg/v:SI 216 [ n ])
        (plus:SI (reg/v:SI 216 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 431 430 432 47 (var_location:SI n (reg/v:SI 216 [ n ])) -1
     (nil))
(debug_insn 432 431 434 47 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 434 432 435 47 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 141 [ x2 ])
            (reg/v:SI 216 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 435 434 436 47 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 433)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 433)
(note 436 435 437 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(debug_insn 437 436 438 48 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 438 437 439 48 (set (reg/v:SI 217 [ y1 ])
        (plus:SI (reg/v:SI 217 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 439 438 440 48 (var_location:SI m (reg/v:SI 217 [ y1 ])) -1
     (nil))
(debug_insn 440 439 441 48 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 441 440 442 48 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 217 [ y1 ])
            (reg/v:SI 143 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 442 441 446 48 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 451)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 451)
      ; pc falls through to BB 51
(code_label 446 442 447 49 694 (nil) [1 uses])
(note 447 446 448 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(debug_insn 448 447 449 49 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(insn 449 448 450 49 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 138 [ x1 ])
            (reg/v:SI 141 [ x2 ]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 450 449 451 49 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 458)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 458)
(code_label 451 450 452 50 697 (nil) [1 uses])
(note 452 451 453 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(debug_insn 453 452 454 50 (var_location:SI m (reg/v:SI 217 [ y1 ])) -1
     (nil))
(debug_insn 454 453 455 50 (var_location:SI n (reg/v:SI 138 [ x1 ])) -1
     (nil))
(debug_insn 455 454 11 50 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 11 455 458 50 (set (reg/v:SI 216 [ n ])
        (reg/v:SI 138 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 47
(code_label 458 11 459 51 690 (nil) [3 uses])
(note 459 458 460 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(debug_insn 460 459 461 51 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":7112:16 -1
     (nil))
(debug_insn 461 460 462 51 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":7112:16 -1
     (nil))
(debug_insn 462 461 463 51 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":7112:16 -1
     (nil))
(debug_insn 463 462 464 51 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":7112:16 -1
     (nil))
(debug_insn 464 463 465 51 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":7112:16 -1
     (nil))
(debug_insn 465 464 466 51 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":7112:16 -1
     (nil))
(debug_insn 466 465 467 51 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":7112:16 -1
     (nil))
(debug_insn 467 466 468 51 (debug_marker) "../System/ugui.c":7115:13 -1
     (nil))
(insn 468 467 469 51 (set (reg:SI 353 [ obj_90(D)->a_abs.xs ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 8 [0x8])) [1 obj_90(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":7115:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 469 468 470 51 (set (reg:SI 352)
        (plus:SI (reg:SI 353 [ obj_90(D)->a_abs.xs ])
            (reg:SI 233 [ prephitmp_303 ]))) "../System/ugui.c":7115:37 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 353 [ obj_90(D)->a_abs.xs ])
        (nil)))
(insn 470 469 471 51 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -36 [0xffffffffffffffdc])) [1 MEM[(struct  *)_139].a.xs+0 S4 A32])
        (reg:SI 352)) "../System/ugui.c":7115:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 352)
        (nil)))
(debug_insn 471 470 472 51 (debug_marker) "../System/ugui.c":7116:13 -1
     (nil))
(insn 472 471 473 51 (set (reg:SI 355 [ obj_90(D)->a_abs.ys ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 12 [0xc])) [1 obj_90(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":7116:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 473 472 474 51 (set (reg:SI 354)
        (plus:SI (reg:SI 355 [ obj_90(D)->a_abs.ys ])
            (reg:SI 233 [ prephitmp_303 ]))) "../System/ugui.c":7116:37 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 355 [ obj_90(D)->a_abs.ys ])
        (nil)))
(insn 474 473 475 51 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -32 [0xffffffffffffffe0])) [1 MEM[(struct  *)_139].a.ys+0 S4 A32])
        (reg:SI 354)) "../System/ugui.c":7116:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 354)
        (nil)))
(debug_insn 475 474 476 51 (debug_marker) "../System/ugui.c":7117:13 -1
     (nil))
(insn 476 475 477 51 (set (reg:SI 357 [ obj_90(D)->a_abs.xe ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 16 [0x10])) [1 obj_90(D)->a_abs.xe+0 S4 A32])) "../System/ugui.c":7117:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 477 476 478 51 (set (reg:SI 356)
        (minus:SI (reg:SI 357 [ obj_90(D)->a_abs.xe ])
            (reg:SI 233 [ prephitmp_303 ]))) "../System/ugui.c":7117:37 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 357 [ obj_90(D)->a_abs.xe ])
        (nil)))
(insn 478 477 479 51 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 MEM[(struct  *)_139].a.xe+0 S4 A32])
        (reg:SI 356)) "../System/ugui.c":7117:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 356)
        (nil)))
(debug_insn 479 478 480 51 (debug_marker) "../System/ugui.c":7118:13 -1
     (nil))
(insn 480 479 481 51 (set (reg:SI 359 [ obj_90(D)->a_abs.ye ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 20 [0x14])) [1 obj_90(D)->a_abs.ye+0 S4 A32])) "../System/ugui.c":7118:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 481 480 482 51 (set (reg:SI 358)
        (minus:SI (reg:SI 359 [ obj_90(D)->a_abs.ye ])
            (reg:SI 233 [ prephitmp_303 ]))) "../System/ugui.c":7118:37 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 359 [ obj_90(D)->a_abs.ye ])
        (expr_list:REG_DEAD (reg:SI 233 [ prephitmp_303 ])
            (nil))))
(insn 482 481 483 51 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 MEM[(struct  *)_139].a.ye+0 S4 A32])
        (reg:SI 358)) "../System/ugui.c":7118:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 358)
        (nil)))
(debug_insn 483 482 484 51 (debug_marker) "../System/ugui.c":7119:13 -1
     (nil))
(insn 484 483 486 51 (set (reg:SI 360 [ btn_91->align ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 176 [ btn ])
                    (const_int 24 [0x18])) [0 btn_91->align+0 S1 A32]))) "../System/ugui.c":7119:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 486 484 487 51 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 MEM[(struct  *)_139].align+0 S1 A32])
        (subreg:QI (reg:SI 360 [ btn_91->align ]) 0)) "../System/ugui.c":7119:23 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 360 [ btn_91->align ])
        (nil)))
(debug_insn 487 486 488 51 (debug_marker) "../System/ugui.c":7120:13 -1
     (nil))
(insn 488 487 489 51 (set (reg/f:SI 362 [ btn_91->font ])
        (mem/f:SI (plus:SI (reg/v/f:SI 176 [ btn ])
                (const_int 20 [0x14])) [19 btn_91->font+0 S4 A32])) "../System/ugui.c":7120:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 489 488 490 51 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -40 [0xffffffffffffffd8])) [19 MEM[(struct  *)_139].font+0 S4 A32])
        (reg/f:SI 362 [ btn_91->font ])) "../System/ugui.c":7120:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 362 [ btn_91->font ])
        (nil)))
(debug_insn 490 489 491 51 (debug_marker) "../System/ugui.c":7121:13 -1
     (nil))
(insn 491 490 492 51 (set (reg:SI 363)
        (const_int 2 [0x2])) "../System/ugui.c":7121:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 492 491 493 51 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 MEM[(struct  *)_139].h_space+0 S4 A32])
        (reg:SI 363)) "../System/ugui.c":7121:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 493 492 495 51 (debug_marker) "../System/ugui.c":7122:13 -1
     (nil))
(insn 495 493 496 51 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 MEM[(struct  *)_139].v_space+0 S4 A32])
        (reg:SI 363)) "../System/ugui.c":7122:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 496 495 497 51 (debug_marker) "../System/ugui.c":7123:13 -1
     (nil))
(insn 497 496 498 51 (set (reg/f:SI 365 [ btn_91->str ])
        (mem/f:SI (plus:SI (reg/v/f:SI 176 [ btn ])
                (const_int 28 [0x1c])) [18 btn_91->str+0 S4 A32])) "../System/ugui.c":7123:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 498 497 499 51 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -44 [0xffffffffffffffd4])) [18 MEM[(struct  *)_139].str+0 S4 A32])
        (reg/f:SI 365 [ btn_91->str ])) "../System/ugui.c":7123:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 365 [ btn_91->str ])
        (nil)))
(debug_insn 499 498 501 51 (debug_marker) "../System/ugui.c":7124:13 -1
     (nil))
(insn 501 499 502 51 (set (reg:SI 0 r0)
        (reg/f:SI 421)) "../System/ugui.c":7124:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 421)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -44 [0xffffffffffffffd4]))
            (nil))))
(call_insn 502 501 503 51 (parallel [
            (call (mem:SI (symbol_ref:SI ("_UG_PutText") [flags 0x3]  <function_decl 00000000062c4200 _UG_PutText>) [0 _UG_PutText S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":7124:13 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("_UG_PutText") [flags 0x3]  <function_decl 00000000062c4200 _UG_PutText>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 503 502 504 51 (debug_marker) "../System/ugui.c":7125:13 -1
     (nil))
(insn 504 503 506 51 (set (reg:SI 368 [ obj_90(D)->state ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 236 [ obj ]) [0 obj_90(D)->state+0 S1 A32]))) "../System/ugui.c":7125:24 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 506 504 508 51 (set (reg:SI 369)
        (and:SI (reg:SI 368 [ obj_90(D)->state ])
            (const_int -65 [0xffffffffffffffbf]))) "../System/ugui.c":7125:24 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 368 [ obj_90(D)->state ])
        (nil)))
(insn 508 506 509 51 (set (mem:QI (reg/v/f:SI 236 [ obj ]) [0 obj_90(D)->state+0 S1 A32])
        (subreg:QI (reg:SI 369) 0)) "../System/ugui.c":7125:24 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 369)
        (nil)))
(debug_insn 509 508 510 51 (debug_marker) "../System/ugui.c":7127:13 -1
     (nil))
(debug_insn 510 509 511 51 (var_location:SI wnd (reg/v/f:SI 235 [ wnd ])) "../System/ugui.c":7127:13 -1
     (nil))
(debug_insn 511 510 512 51 (var_location:SI obj (reg/v/f:SI 236 [ obj ])) "../System/ugui.c":7127:13 -1
     (nil))
(debug_insn 512 511 513 51 (debug_marker:BLK) "../System/ugui.c":5698:6 -1
     (nil))
(debug_insn 513 512 514 51 (debug_marker) "../System/ugui.c":5700:2 -1
     (nil))
(debug_insn 514 513 515 51 (debug_marker) "../System/ugui.c":5701:2 -1
     (nil))
(insn 515 514 517 51 (set (reg:SI 371)
        (const_int 3 [0x3])) "../System/ugui.c":5701:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 517 515 518 51 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -49 [0xffffffffffffffcf])) [0 msg.event+0 S1 A8])
        (subreg:QI (reg:SI 371) 0)) "../System/ugui.c":5701:12 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 371)
        (nil)))
(debug_insn 518 517 521 51 (debug_marker) "../System/ugui.c":5702:2 -1
     (nil))
(insn 521 518 522 51 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -52 [0xffffffffffffffcc])) [0 msg.type+0 S1 A32])
        (subreg:QI (reg:SI 363) 0)) "../System/ugui.c":5702:11 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 363)
        (nil)))
(debug_insn 522 521 523 51 (debug_marker) "../System/ugui.c":5703:2 -1
     (nil))
(insn 523 522 525 51 (set (reg:SI 375 [ obj_90(D)->type ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 236 [ obj ])
                    (const_int 40 [0x28])) [0 obj_90(D)->type+0 S1 A32]))) "../System/ugui.c":5703:9 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 525 523 526 51 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -51 [0xffffffffffffffcd])) [0 msg.id+0 S1 A8])
        (subreg:QI (reg:SI 375 [ obj_90(D)->type ]) 0)) "../System/ugui.c":5703:9 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 375 [ obj_90(D)->type ])
        (nil)))
(debug_insn 526 525 527 51 (debug_marker) "../System/ugui.c":5704:2 -1
     (nil))
(insn 527 526 529 51 (set (reg:SI 377 [ obj_90(D)->id ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 236 [ obj ])
                    (const_int 41 [0x29])) [0 obj_90(D)->id+0 S1 A8]))) "../System/ugui.c":5704:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 529 527 530 51 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -50 [0xffffffffffffffce])) [0 msg.sub_id+0 S1 A16])
        (subreg:QI (reg:SI 377 [ obj_90(D)->id ]) 0)) "../System/ugui.c":5704:13 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 377 [ obj_90(D)->id ])
        (nil)))
(debug_insn 530 529 531 51 (debug_marker) "../System/ugui.c":5705:2 -1
     (nil))
(insn 531 530 532 51 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -48 [0xffffffffffffffd0])) [10 msg.src+0 S4 A32])
        (reg/v/f:SI 236 [ obj ])) "../System/ugui.c":5705:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 532 531 533 51 (debug_marker) "../System/ugui.c":5707:2 -1
     (nil))
(insn 533 532 534 51 (set (reg/f:SI 379)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -52 [0xffffffffffffffcc]))) "../System/ugui.c":5707:2 7 {*arm_addsi3}
     (nil))
(insn 534 533 535 51 (set (reg/f:SI 380 [ wnd_101(D)->cb ])
        (mem/f:SI (plus:SI (reg/v/f:SI 235 [ wnd ])
                (const_int 72 [0x48])) [20 wnd_101(D)->cb+0 S4 A32])) "../System/ugui.c":5707:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 235 [ wnd ])
        (nil)))
(insn 535 534 536 51 (set (reg:SI 0 r0)
        (reg/f:SI 379)) "../System/ugui.c":5707:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 379)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -52 [0xffffffffffffffcc]))
            (nil))))
(call_insn 536 535 537 51 (parallel [
            (call (mem:SI (reg/f:SI 380 [ wnd_101(D)->cb ]) [0 *_146 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":5707:2 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 380 [ wnd_101(D)->cb ])
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (nil)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 537 536 538 52 683 (nil) [1 uses])
(note 538 537 539 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(debug_insn 539 538 540 52 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7127:13 -1
     (nil))
(debug_insn 540 539 541 52 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7127:13 -1
     (nil))
(debug_insn 541 540 542 52 (debug_marker) "../System/ugui.c":7131:10 -1
     (nil))
(insn 542 541 543 52 (set (reg:SI 157 [ _58 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 176 [ btn ])
                    (const_int 1 [0x1])) [0 btn_91->style+0 S1 A8]))) "../System/ugui.c":7131:20 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 543 542 545 52 (set (reg:SI 381)
        (and:SI (reg:SI 157 [ _58 ])
            (const_int 8 [0x8]))) "../System/ugui.c":7131:13 90 {*arm_andsi3_insn}
     (nil))
(insn 545 543 546 52 (set (reg:SI 383)
        (zero_extend:SI (subreg:QI (reg:SI 381) 0))) "../System/ugui.c":7131:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 381)
        (nil)))
(insn 546 545 547 52 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 383)
            (const_int 0 [0]))) "../System/ugui.c":7131:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 383)
        (nil)))
(jump_insn 547 546 548 52 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 743)
            (pc))) "../System/ugui.c":7131:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 743)
(note 548 547 549 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(debug_insn 549 548 550 53 (debug_marker) "../System/ugui.c":7133:14 -1
     (nil))
(insn 550 549 552 53 (set (reg:SI 384)
        (and:SI (reg:SI 157 [ _58 ])
            (const_int 1 [0x1]))) "../System/ugui.c":7133:17 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ _58 ])
        (nil)))
(insn 552 550 553 53 (set (reg:SI 386)
        (zero_extend:SI (subreg:QI (reg:SI 384) 0))) "../System/ugui.c":7133:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 384)
        (nil)))
(insn 553 552 554 53 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 386)
            (const_int 0 [0]))) "../System/ugui.c":7133:17 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 386)
        (nil)))
(jump_insn 554 553 555 53 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 580)
            (pc))) "../System/ugui.c":7133:17 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 580)
(note 555 554 556 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(debug_insn 556 555 557 54 (debug_marker) "../System/ugui.c":7135:17 -1
     (nil))
(insn 557 556 558 54 (set (reg:SI 158 [ _59 ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 8 [0x8])) [1 obj_90(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":7135:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 558 557 559 54 (set (reg:SI 159 [ _60 ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 12 [0xc])) [1 obj_90(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":7135:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 559 558 560 54 (set (reg:SI 160 [ _61 ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 16 [0x10])) [1 obj_90(D)->a_abs.xe+0 S4 A32])) "../System/ugui.c":7135:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 560 559 561 54 (set (reg:SI 161 [ _62 ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 20 [0x14])) [1 obj_90(D)->a_abs.ye+0 S4 A32])) "../System/ugui.c":7135:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 561 560 563 54 (set (reg:SI 388 [ btn_91->state ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 176 [ btn ]) [0 btn_91->state+0 S1 A32]))) "../System/ugui.c":7135:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 176 [ btn ])
        (nil)))
(insn 563 561 565 54 (set (reg:SI 389)
        (and:SI (reg:SI 388 [ btn_91->state ])
            (const_int 1 [0x1]))) "../System/ugui.c":7135:17 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 388 [ btn_91->state ])
        (nil)))
(insn 565 563 566 54 (set (reg:SI 391)
        (zero_extend:SI (subreg:QI (reg:SI 389) 0))) "../System/ugui.c":7135:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 389)
        (nil)))
(insn 566 565 567 54 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 391)
            (const_int 0 [0]))) "../System/ugui.c":7135:17 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 391)
        (nil)))
(jump_insn 567 566 568 54 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 819)
            (pc))) "../System/ugui.c":7135:17 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 819)
(note 568 567 14 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 14 568 819 55 (set (reg/f:SI 174 [ iftmp.225_78 ])
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) "../System/ugui.c":7135:17 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 57
(code_label 819 14 818 56 715 (nil) [1 uses])
(note 818 819 12 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 12 818 569 56 (set (reg/f:SI 174 [ iftmp.225_78 ])
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) "../System/ugui.c":7135:17 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 569 12 570 57 700 (nil) [0 uses])
(note 570 569 571 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 571 570 572 57 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg/f:SI 174 [ iftmp.225_78 ])) "../System/ugui.c":7135:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 174 [ iftmp.225_78 ])
        (nil)))
(insn 572 571 573 57 (set (reg:SI 3 r3)
        (reg:SI 161 [ _62 ])) "../System/ugui.c":7135:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161 [ _62 ])
        (nil)))
(insn 573 572 574 57 (set (reg:SI 2 r2)
        (reg:SI 160 [ _61 ])) "../System/ugui.c":7135:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160 [ _61 ])
        (nil)))
(insn 574 573 575 57 (set (reg:SI 1 r1)
        (reg:SI 159 [ _60 ])) "../System/ugui.c":7135:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 159 [ _60 ])
        (nil)))
(insn 575 574 576 57 (set (reg:SI 0 r0)
        (reg:SI 158 [ _59 ])) "../System/ugui.c":7135:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158 [ _59 ])
        (nil)))
(call_insn 576 575 577 57 (parallel [
            (call (mem:SI (symbol_ref:SI ("_UG_DrawObjectFrame") [flags 0x3]  <function_decl 00000000062f7700 _UG_DrawObjectFrame>) [0 _UG_DrawObjectFrame S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":7135:17 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("_UG_DrawObjectFrame") [flags 0x3]  <function_decl 00000000062f7700 _UG_DrawObjectFrame>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem/f:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 577 576 580 57 (set (reg:SI 228 [ prephitmp_263 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 236 [ obj ]) [0 obj_90(D)->state+0 S1 A32]))) "../System/ugui.c":7148:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
      ; pc falls through to BB 75
(code_label 580 577 581 58 699 (nil) [1 uses])
(note 581 580 582 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(debug_insn 582 581 583 58 (debug_marker) "../System/ugui.c":7139:18 -1
     (nil))
(insn 583 582 584 58 (set (reg:SI 163 [ _64 ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 8 [0x8])) [1 obj_90(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":7139:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 584 583 585 58 (set (reg:SI 164 [ _65 ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 12 [0xc])) [1 obj_90(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":7139:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 585 584 586 58 (set (reg:SI 165 [ _66 ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 16 [0x10])) [1 obj_90(D)->a_abs.xe+0 S4 A32])) "../System/ugui.c":7139:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 586 585 587 58 (set (reg:SI 166 [ _67 ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 20 [0x14])) [1 obj_90(D)->a_abs.ye+0 S4 A32])) "../System/ugui.c":7139:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 587 586 588 58 (set (reg:SI 181 [ iftmp.226_132 ])
        (mem:SI (plus:SI (reg/v/f:SI 176 [ btn ])
                (const_int 12 [0xc])) [1 btn_91->afc+0 S4 A32])) "../System/ugui.c":7139:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 588 587 589 58 (set (reg:SI 175 [ iftmp.226_79 ])
        (mem:SI (plus:SI (reg/v/f:SI 176 [ btn ])
                (const_int 16 [0x10])) [1 btn_91->abc+0 S4 A32])) "../System/ugui.c":7139:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 589 588 591 58 (set (reg:SI 393 [ btn_91->state ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 176 [ btn ]) [0 btn_91->state+0 S1 A32]))) "../System/ugui.c":7139:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 176 [ btn ])
        (nil)))
(insn 591 589 593 58 (set (reg:SI 394)
        (and:SI (reg:SI 393 [ btn_91->state ])
            (const_int 1 [0x1]))) "../System/ugui.c":7139:18 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 393 [ btn_91->state ])
        (nil)))
(insn 593 591 594 58 (set (reg:SI 396)
        (zero_extend:SI (subreg:QI (reg:SI 394) 0))) "../System/ugui.c":7139:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 394)
        (nil)))
(insn 594 593 595 58 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 396)
            (const_int 0 [0]))) "../System/ugui.c":7139:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 396)
        (nil)))
(jump_insn 595 594 596 58 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 597)
            (pc))) "../System/ugui.c":7139:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 597)
(note 596 595 16 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 16 596 597 59 (set (reg:SI 175 [ iftmp.226_79 ])
        (reg:SI 181 [ iftmp.226_132 ])) "../System/ugui.c":7139:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 181 [ iftmp.226_132 ])
        (nil)))
(code_label 597 16 598 60 702 (nil) [1 uses])
(note 598 597 599 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(debug_insn 599 598 600 60 (var_location:SI x1 (reg:SI 163 [ _64 ])) -1
     (nil))
(debug_insn 600 599 601 60 (var_location:SI y1 (reg:SI 164 [ _65 ])) -1
     (nil))
(debug_insn 601 600 602 60 (var_location:SI x2 (reg:SI 165 [ _66 ])) -1
     (nil))
(debug_insn 602 601 603 60 (var_location:SI y2 (reg:SI 166 [ _67 ])) -1
     (nil))
(debug_insn 603 602 604 60 (var_location:SI c (reg:SI 175 [ iftmp.226_79 ])) -1
     (nil))
(debug_insn 604 603 605 60 (debug_marker:BLK) "../System/ugui.c":4726:6 -1
     (nil))
(debug_insn 605 604 606 60 (debug_marker) "../System/ugui.c":4728:4 -1
     (nil))
(insn 606 605 607 60 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 175 [ iftmp.226_79 ])) "../System/ugui.c":4728:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 607 606 608 60 (set (reg:SI 3 r3)
        (reg:SI 164 [ _65 ])) "../System/ugui.c":4728:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 608 607 609 60 (set (reg:SI 2 r2)
        (reg:SI 165 [ _66 ])) "../System/ugui.c":4728:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 609 608 610 60 (set (reg:SI 1 r1)
        (reg:SI 164 [ _65 ])) "../System/ugui.c":4728:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 610 609 611 60 (set (reg:SI 0 r0)
        (reg:SI 163 [ _64 ])) "../System/ugui.c":4728:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 611 610 612 60 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4728:4 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 612 611 613 60 (debug_marker) "../System/ugui.c":4729:4 -1
     (nil))
(insn 613 612 614 60 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 175 [ iftmp.226_79 ])) "../System/ugui.c":4729:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 614 613 615 60 (set (reg:SI 3 r3)
        (reg:SI 166 [ _67 ])) "../System/ugui.c":4729:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 615 614 616 60 (set (reg:SI 2 r2)
        (reg:SI 165 [ _66 ])) "../System/ugui.c":4729:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 616 615 617 60 (set (reg:SI 1 r1)
        (reg:SI 166 [ _67 ])) "../System/ugui.c":4729:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 617 616 618 60 (set (reg:SI 0 r0)
        (reg:SI 163 [ _64 ])) "../System/ugui.c":4729:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 618 617 619 60 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4729:4 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 619 618 620 60 (debug_marker) "../System/ugui.c":4730:4 -1
     (nil))
(insn 620 619 621 60 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 175 [ iftmp.226_79 ])) "../System/ugui.c":4730:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 621 620 622 60 (set (reg:SI 3 r3)
        (reg:SI 166 [ _67 ])) "../System/ugui.c":4730:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 622 621 623 60 (set (reg:SI 2 r2)
        (reg:SI 163 [ _64 ])) "../System/ugui.c":4730:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 623 622 624 60 (set (reg:SI 1 r1)
        (reg:SI 164 [ _65 ])) "../System/ugui.c":4730:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 624 623 625 60 (set (reg:SI 0 r0)
        (reg:SI 163 [ _64 ])) "../System/ugui.c":4730:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163 [ _64 ])
        (nil)))
(call_insn 625 624 626 60 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4730:4 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 626 625 627 60 (debug_marker) "../System/ugui.c":4731:4 -1
     (nil))
(insn 627 626 628 60 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 175 [ iftmp.226_79 ])) "../System/ugui.c":4731:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 175 [ iftmp.226_79 ])
        (nil)))
(insn 628 627 629 60 (set (reg:SI 3 r3)
        (reg:SI 166 [ _67 ])) "../System/ugui.c":4731:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166 [ _67 ])
        (nil)))
(insn 629 628 630 60 (set (reg:SI 2 r2)
        (reg:SI 165 [ _66 ])) "../System/ugui.c":4731:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 630 629 631 60 (set (reg:SI 1 r1)
        (reg:SI 164 [ _65 ])) "../System/ugui.c":4731:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 164 [ _65 ])
        (nil)))
(insn 631 630 632 60 (set (reg:SI 0 r0)
        (reg:SI 165 [ _66 ])) "../System/ugui.c":4731:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165 [ _66 ])
        (nil)))
(call_insn 632 631 633 60 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4731:4 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 633 632 636 60 (set (reg:SI 228 [ prephitmp_263 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 236 [ obj ]) [0 obj_90(D)->state+0 S1 A32]))) "../System/ugui.c":7148:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
      ; pc falls through to BB 75
(code_label 636 633 637 61 681 (nil) [1 uses])
(note 637 636 638 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(debug_insn 638 637 639 61 (debug_marker) "../System/ugui.c":7145:11 -1
     (nil))
(insn 639 638 641 61 (set (reg:SI 398 [ btn_91->style ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 176 [ btn ])
                    (const_int 1 [0x1])) [0 btn_91->style+0 S1 A8]))) "../System/ugui.c":7145:14 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 176 [ btn ])
        (nil)))
(insn 641 639 643 61 (set (reg:SI 399)
        (and:SI (reg:SI 398 [ btn_91->style ])
            (const_int 16 [0x10]))) "../System/ugui.c":7145:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 398 [ btn_91->style ])
        (nil)))
(insn 643 641 644 61 (set (reg:SI 401)
        (zero_extend:SI (subreg:QI (reg:SI 399) 0))) "../System/ugui.c":7145:14 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 399)
        (nil)))
(insn 644 643 645 61 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 401)
            (const_int 0 [0]))) "../System/ugui.c":7145:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 401)
        (nil)))
(jump_insn 645 644 646 61 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 746)
            (pc))) "../System/ugui.c":7145:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 746)
(note 646 645 647 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(debug_insn 647 646 648 62 (debug_marker) "../System/ugui.c":7146:13 -1
     (nil))
(insn 648 647 649 62 (set (reg/v:SI 169 [ x1 ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 8 [0x8])) [1 obj_90(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":7146:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 649 648 650 62 (set (reg/v:SI 224 [ y1 ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 12 [0xc])) [1 obj_90(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":7146:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 650 649 651 62 (set (reg/v:SI 170 [ x2 ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 16 [0x10])) [1 obj_90(D)->a_abs.xe+0 S4 A32])) "../System/ugui.c":7146:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 651 650 652 62 (set (reg/v:SI 171 [ y2 ])
        (mem:SI (plus:SI (reg/v/f:SI 236 [ obj ])
                (const_int 20 [0x14])) [1 obj_90(D)->a_abs.ye+0 S4 A32])) "../System/ugui.c":7146:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 652 651 653 62 (set (reg:SI 172 [ _74 ])
        (mem:SI (plus:SI (reg/v/f:SI 235 [ wnd ])
                (const_int 16 [0x10])) [1 wnd_101(D)->bc+0 S4 A32])) "../System/ugui.c":7146:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 235 [ wnd ])
        (nil)))
(debug_insn 653 652 654 62 (var_location:SI x1 (reg/v:SI 169 [ x1 ])) "../System/ugui.c":7146:13 -1
     (nil))
(debug_insn 654 653 655 62 (var_location:SI y1 (reg/v:SI 224 [ y1 ])) "../System/ugui.c":7146:13 -1
     (nil))
(debug_insn 655 654 656 62 (var_location:SI x2 (reg/v:SI 170 [ x2 ])) "../System/ugui.c":7146:13 -1
     (nil))
(debug_insn 656 655 657 62 (var_location:SI y2 (reg/v:SI 171 [ y2 ])) "../System/ugui.c":7146:13 -1
     (nil))
(debug_insn 657 656 658 62 (var_location:SI c (reg:SI 172 [ _74 ])) "../System/ugui.c":7146:13 -1
     (nil))
(debug_insn 658 657 659 62 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 659 658 660 62 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 660 659 661 62 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 661 660 662 62 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 169 [ x1 ])
            (reg/v:SI 170 [ x2 ]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 662 661 663 62 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 664)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 664)
(note 663 662 17 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(insn 17 663 18 63 (set (reg:SI 240 [ x1 ])
        (reg/v:SI 169 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 169 [ x1 ])
        (nil)))
(insn 18 17 19 63 (set (reg/v:SI 169 [ x1 ])
        (reg/v:SI 170 [ x2 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 170 [ x2 ])
        (nil)))
(insn 19 18 664 63 (set (reg/v:SI 170 [ x2 ])
        (reg:SI 240 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 240 [ x1 ])
        (nil)))
(code_label 664 19 665 64 703 (nil) [1 uses])
(note 665 664 666 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(debug_insn 666 665 667 64 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 667 666 668 64 (var_location:SI x2 (reg/v:SI 170 [ x2 ])) -1
     (nil))
(debug_insn 668 667 669 64 (var_location:SI x1 (reg/v:SI 169 [ x1 ])) -1
     (nil))
(debug_insn 669 668 670 64 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 670 669 671 64 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 224 [ y1 ])
            (reg/v:SI 171 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 671 670 675 64 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 789)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 789)
      ; pc falls through to BB 80
(note 675 671 676 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(debug_insn 676 675 677 65 (var_location:SI m (reg/v:SI 224 [ y1 ])) -1
     (nil))
(debug_insn 677 676 678 65 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 678 677 679 65 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 224 [ y1 ])
            (reg/v:SI 171 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 679 678 695 65 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 730)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673260 (nil)))
 -> 730)
(code_label 695 679 680 66 707 (nil) [1 uses])
(note 680 695 681 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(insn 681 680 799 66 (set (reg:SI 228 [ prephitmp_263 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 236 [ obj ]) [0 obj_90(D)->state+0 S1 A32]))) "../System/ugui.c":7148:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
      ; pc falls through to BB 75
(code_label 799 681 684 67 713 (nil) [1 uses])
(note 684 799 685 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(debug_insn 685 684 686 67 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 686 685 687 67 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 172 [ _74 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 687 686 688 67 (set (reg/f:SI 402 [ gui.4_276->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 229 [ gui.4_276 ])
                (const_int 124 [0x7c])) [10 gui.4_276->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 229 [ gui.4_276 ])
        (nil)))
(insn 688 687 689 67 (set (reg:SI 3 r3)
        (reg/v:SI 171 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 689 688 690 67 (set (reg:SI 2 r2)
        (reg/v:SI 170 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 690 689 691 67 (set (reg:SI 1 r1)
        (reg/v:SI 224 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 691 690 692 67 (set (reg:SI 0 r0)
        (reg/v:SI 169 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 692 691 693 67 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 402 [ gui.4_276->driver[1].driver ]) [0 *_212 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 402 [ gui.4_276->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 693 692 696 67 (set (reg:SI 403)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 696 693 697 67 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 403)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 403)
        (nil)))
(jump_insn 697 696 716 67 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 695)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 695)
      ; pc falls through to BB 65
(code_label 716 697 702 69 709 (nil) [1 uses])
(note 702 716 703 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(debug_insn 703 702 704 69 (var_location:SI n (reg/v:SI 223 [ n ])) -1
     (nil))
(debug_insn 704 703 706 69 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 706 704 707 69 (set (reg/f:SI 405 [ gui ])
        (mem/f/c:SI (reg/f:SI 422) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 707 706 708 69 (set (reg/f:SI 406 [ gui.6_218->pset ])
        (mem/f:SI (reg/f:SI 405 [ gui ]) [3 gui.6_218->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 405 [ gui ])
        (nil)))
(insn 708 707 709 69 (set (reg:SI 2 r2)
        (reg:SI 172 [ _74 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 709 708 710 69 (set (reg:SI 1 r1)
        (reg/v:SI 224 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 710 709 711 69 (set (reg:SI 0 r0)
        (reg/v:SI 223 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 711 710 712 69 (parallel [
            (call (mem:SI (reg/f:SI 406 [ gui.6_218->pset ]) [0 *_219 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 406 [ gui.6_218->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 712 711 713 69 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 713 712 714 69 (set (reg/v:SI 223 [ n ])
        (plus:SI (reg/v:SI 223 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 714 713 715 69 (var_location:SI n (reg/v:SI 223 [ n ])) -1
     (nil))
(debug_insn 715 714 717 69 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 717 715 718 69 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 170 [ x2 ])
            (reg/v:SI 223 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 718 717 719 69 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 716)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 716)
(note 719 718 720 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(debug_insn 720 719 721 70 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 721 720 722 70 (set (reg/v:SI 224 [ y1 ])
        (plus:SI (reg/v:SI 224 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 722 721 723 70 (var_location:SI m (reg/v:SI 224 [ y1 ])) -1
     (nil))
(debug_insn 723 722 724 70 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 724 723 725 70 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 224 [ y1 ])
            (reg/v:SI 171 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 725 724 733 70 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 736)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 736)
(code_label 733 725 726 71 711 (nil) [1 uses])
(note 726 733 727 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 727 726 730 71 (set (reg:SI 228 [ prephitmp_263 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 236 [ obj ]) [0 obj_90(D)->state+0 S1 A32]))) "../System/ugui.c":7148:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
      ; pc falls through to BB 75
(code_label 730 727 731 72 706 (nil) [1 uses])
(note 731 730 732 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(debug_insn 732 731 734 72 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(insn 734 732 735 72 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 169 [ x1 ])
            (reg/v:SI 170 [ x2 ]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 735 734 736 72 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 733)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 733)
(code_label 736 735 737 73 710 (nil) [1 uses])
(note 737 736 738 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(debug_insn 738 737 739 73 (var_location:SI m (reg/v:SI 224 [ y1 ])) -1
     (nil))
(debug_insn 739 738 740 73 (var_location:SI n (reg/v:SI 169 [ x1 ])) -1
     (nil))
(debug_insn 740 739 20 73 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 20 740 743 73 (set (reg/v:SI 223 [ n ])
        (reg/v:SI 169 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 69
(code_label 743 20 744 74 698 (nil) [1 uses])
(note 744 743 745 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(insn 745 744 746 74 (set (reg:SI 228 [ prephitmp_263 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 236 [ obj ]) [0 obj_90(D)->state+0 S1 A32]))) "../System/ugui.c":7148:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(code_label 746 745 747 75 701 (nil) [1 uses])
(note 747 746 748 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(debug_insn 748 747 749 75 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":7146:13 -1
     (nil))
(debug_insn 749 748 750 75 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":7146:13 -1
     (nil))
(debug_insn 750 749 751 75 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":7146:13 -1
     (nil))
(debug_insn 751 750 752 75 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":7146:13 -1
     (nil))
(debug_insn 752 751 753 75 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":7146:13 -1
     (nil))
(debug_insn 753 752 754 75 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":7146:13 -1
     (nil))
(debug_insn 754 753 755 75 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":7146:13 -1
     (nil))
(debug_insn 755 754 756 75 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":7139:18 -1
     (nil))
(debug_insn 756 755 757 75 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":7139:18 -1
     (nil))
(debug_insn 757 756 758 75 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":7139:18 -1
     (nil))
(debug_insn 758 757 759 75 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":7139:18 -1
     (nil))
(debug_insn 759 758 760 75 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":7139:18 -1
     (nil))
(debug_insn 760 759 761 75 (debug_marker) "../System/ugui.c":7148:7 -1
     (nil))
(insn 761 760 763 75 (set (reg:SI 407)
        (and:SI (reg:SI 228 [ prephitmp_263 ])
            (const_int -33 [0xffffffffffffffdf]))) "../System/ugui.c":7148:18 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 228 [ prephitmp_263 ])
        (nil)))
(insn 763 761 768 75 (set (mem:QI (reg/v/f:SI 236 [ obj ]) [0 obj_90(D)->state+0 S1 A32])
        (subreg:QI (reg:SI 407) 0)) "../System/ugui.c":7148:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 407)
        (expr_list:REG_DEAD (reg/v/f:SI 236 [ obj ])
            (nil))))
      ; pc falls through to BB 82
(code_label 768 763 769 76 692 (nil) [1 uses])
(note 769 768 21 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(insn 21 769 22 76 (set (reg:SI 241 [ y1 ])
        (reg/v:SI 217 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 217 [ y1 ])
        (nil)))
(insn 22 21 23 76 (set (reg/v:SI 217 [ y1 ])
        (reg/v:SI 143 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 143 [ y2 ])
        (nil)))
(insn 23 22 770 76 (set (reg/v:SI 143 [ y2 ])
        (reg:SI 241 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 241 [ y1 ])
        (nil)))
(code_label 770 23 771 77 693 (nil) [0 uses])
(note 771 770 772 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(debug_insn 772 771 773 77 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 773 772 774 77 (var_location:SI y2 (reg/v:SI 143 [ y2 ])) -1
     (nil))
(debug_insn 774 773 775 77 (var_location:SI y1 (reg/v:SI 217 [ y1 ])) -1
     (nil))
(debug_insn 775 774 776 77 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 776 775 777 77 (set (reg/f:SI 422)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":4636:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 777 776 779 77 (set (reg/f:SI 226 [ gui.4_238 ])
        (mem/f/c:SI (reg/f:SI 422) [11 gui+0 S4 A32])) "../System/ugui.c":4636:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 779 777 781 77 (set (reg:SI 411 [ gui.4_238->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 226 [ gui.4_238 ])
                    (const_int 128 [0x80])) [0 gui.4_238->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 781 779 783 77 (set (reg:SI 412)
        (and:SI (reg:SI 411 [ gui.4_238->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 411 [ gui.4_238->driver[1].state ])
        (nil)))
(insn 783 781 784 77 (set (reg:SI 414)
        (zero_extend:SI (subreg:QI (reg:SI 412) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 412)
        (nil)))
(insn 784 783 785 77 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 414)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 414)
        (nil)))
(jump_insn 785 784 789 77 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 778)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870892 (nil)))
 -> 778)
      ; pc falls through to BB 49
(code_label 789 785 790 79 704 (nil) [1 uses])
(note 790 789 24 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(insn 24 790 25 79 (set (reg:SI 242 [ y1 ])
        (reg/v:SI 224 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 224 [ y1 ])
        (nil)))
(insn 25 24 26 79 (set (reg/v:SI 224 [ y1 ])
        (reg/v:SI 171 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 171 [ y2 ])
        (nil)))
(insn 26 25 791 79 (set (reg/v:SI 171 [ y2 ])
        (reg:SI 242 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 242 [ y1 ])
        (nil)))
(code_label 791 26 792 80 705 (nil) [0 uses])
(note 792 791 793 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(debug_insn 793 792 794 80 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 794 793 795 80 (var_location:SI y2 (reg/v:SI 171 [ y2 ])) -1
     (nil))
(debug_insn 795 794 796 80 (var_location:SI y1 (reg/v:SI 224 [ y1 ])) -1
     (nil))
(debug_insn 796 795 797 80 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 797 796 798 80 (set (reg/f:SI 422)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":4636:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 798 797 800 80 (set (reg/f:SI 229 [ gui.4_276 ])
        (mem/f/c:SI (reg/f:SI 422) [11 gui+0 S4 A32])) "../System/ugui.c":4636:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 800 798 802 80 (set (reg:SI 417 [ gui.4_276->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 229 [ gui.4_276 ])
                    (const_int 128 [0x80])) [0 gui.4_276->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 802 800 804 80 (set (reg:SI 418)
        (and:SI (reg:SI 417 [ gui.4_276->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 417 [ gui.4_276->driver[1].state ])
        (nil)))
(insn 804 802 805 80 (set (reg:SI 420)
        (zero_extend:SI (subreg:QI (reg:SI 418) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 418)
        (nil)))
(insn 805 804 806 80 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 420)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 420)
        (nil)))
(jump_insn 806 805 810 80 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 799)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 799)
      ; pc falls through to BB 72
(code_label 810 806 811 82 672 (nil) [2 uses])
(note 811 810 0 82 [bb 82] NOTE_INSN_BASIC_BLOCK)

;; Function _UG_CheckboxUpdate (_UG_CheckboxUpdate, funcdef_no=143, decl_uid=6330, cgraph_uid=144, symbol_order=155)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 77 n_edges 117 count 81 (  1.1)


_UG_CheckboxUpdate

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 1321
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={49d,27u} r1={46d,22u} r2={46d,21u} r3={44d,19u} r7={1d,76u} r12={48d} r13={1d,138u} r14={25d} r15={24d} r16={25d} r17={25d} r18={25d} r19={25d} r20={25d} r21={25d} r22={25d} r23={25d} r24={25d} r25={25d} r26={25d} r27={25d} r28={25d} r29={25d} r30={25d} r31={25d} r48={24d} r49={24d} r50={24d} r51={24d} r52={24d} r53={24d} r54={24d} r55={24d} r56={24d} r57={24d} r58={24d} r59={24d} r60={24d} r61={24d} r62={24d} r63={24d} r64={24d} r65={24d} r66={24d} r67={24d} r68={24d} r69={24d} r70={24d} r71={24d} r72={24d} r73={24d} r74={24d} r75={24d} r76={24d} r77={24d} r78={24d} r79={24d} r80={24d} r81={24d} r82={24d} r83={24d} r84={24d} r85={24d} r86={24d} r87={24d} r88={24d} r89={24d} r90={24d} r91={24d} r92={24d} r93={24d} r94={24d} r95={24d} r96={24d} r97={24d} r98={24d} r99={24d} r100={67d,42u} r101={24d} r102={1d,104u,3e} r103={1d,75u} r104={24d} r105={24d} r106={24d} r113={1d,6u} r118={1d,2u} r124={1d,2u} r125={3d,12u} r126={1d,2u} r127={1d,2u} r128={2d,8u} r129={1d,2u} r130={2d,8u} r133={2d,3u} r135={1d,2u} r138={1d,3u} r140={3d,5u} r141={1d,3u} r145={2d,8u} r148={2d,7u} r150={2d,7u} r174={1d,2u} r176={1d,2u} r185={1d,2u} r187={1d,2u} r197={1d,2u} r201={1d,2u} r210={1d,2u} r214={1d,2u} r221={1d,2u} r225={1d,2u} r242={1d,2u} r244={1d,2u} r253={1d,2u} r255={1d,2u} r265={1d,2u} r269={1d,2u} r278={1d,2u} r282={1d,2u} r289={1d,2u} r293={1d,2u} r300={1d,2u} r301={1d,2u} r302={1d,2u} r304={1d,2u} r306={1d,1u} r309={1d,1u} r311={1d,6u} r312={1d,6u} r314={1d,2u} r316={1d,5u} r319={1d,5u} r322={1d,3u} r324={2d,1u} r325={2d,5u} r326={1d,39u} r327={2d,1u} r332={1d,1u} r347={2d,29u} r354={3d,9u} r355={1d,2u} r357={2d,7u} r368={2d,5u} r369={3d,12u} r370={1d,2u} r378={2d,5u} r379={4d,16u} r382={1d,2u} r383={2d,55u} r384={2d,1u} r385={11d,10u} r387={1d,14u} r388={1d,73u} r389={1d,1u} r392={1d,1u} r393={1d,1u} r394={1d,1u} r395={1d,1u} r397={1d,1u} r398={1d,1u} r401={1d,1u} r402={1d,1u} r405={1d,1u} r406={1d,1u} r408={1d,1u} r410={1d,1u} r412={1d,1u} r413={1d,1u} r415={1d,1u} r417={1d,1u} r419={1d,1u} r421={1d,1u} r423={1d,1u} r424={1d,1u} r425={1d,1u} r427={1d,1u} r429={1d,1u} r431={1d,1u} r433={1d,1u} r434={1d,1u} r436={1d,1u} r439={1d,1u} r440={1d,1u} r442={1d,1u} r443={1d,1u} r445={1d,1u} r446={1d,1u} r448={1d,1u} r449={1d,1u} r450={1d,1u} r451={1d,1u} r452={1d,1u} r453={1d,1u} r455={1d,1u} r457={1d,1u} r458={1d,1u} r460={1d,1u} r461={1d,1u} r462={1d,1u} r463={1d,1u} r465={1d,1u} r467={1d,1u} r468={1d,1u} r470={1d,1u} r471={1d,2u} r475={1d,1u} r477={1d,1u} r480={1d,1u} r482={1d,1u} r483={1d,1u} r485={1d,1u} r486={1d,1u} r488={1d,1u} r489={1d,1u} r491={1d,1u} r492={1d,1u} r493={1d,1u} r495={1d,1u} r496={1d,1u} r497={1d,1u} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,1u} r509={1d,1u} r510={1d,1u} r511={1d,1u} r512={1d,1u} r514={1d,1u} r515={1d,3u} r517={1d,1u} r520={1d,1u} r521={1d,1u} r523={1d,1u} r527={1d,1u} r529={1d,1u} r531={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u} r536={1d,1u} r537={1d,1u} r538={1d,1u} r539={1d,1u} r540={1d,1u} r541={1d,1u} r542={1d,1u} r543={1d,1u} r544={1d,1u} r545={1d,1u} r546={1d,1u} r547={1d,1u} r548={1d,1u} r549={1d,1u} r550={1d,1u} r551={1d,1u} r552={1d,1u} r553={1d,1u} r554={1d,1u} r555={1d,1u} r556={1d,1u} r557={1d,1u} r558={1d,1u} r559={1d,1u} r560={1d,1u} r561={1d,1u} r562={1d,1u} r563={1d,1u} r564={1d,1u} r565={1d,1u} r566={1d,1u} r567={1d,1u} r568={1d,1u} r569={1d,1u} r570={1d,1u} r571={1d,1u} r572={1d,1u} r573={1d,1u} r574={1d,1u} r575={1d,1u} r576={1d,1u} r577={1d,1u} r578={1d,1u} r579={1d,1u} r580={1d,1u} r581={1d,1u} r582={1d,1u} r583={1d,1u} r584={1d,1u} r585={1d,1u} r586={1d,1u} r587={1d,1u} r588={1d,1u} r589={1d,1u} r590={1d,1u} r591={1d,1u} r592={1d,1u} r593={1d,1u} r594={1d,1u} r595={1d,1u} r596={1d,1u} r597={1d,1u} r598={1d,1u} r599={1d,1u} r600={1d,1u} r601={1d,1u} r602={1d,1u} r603={1d,1u} r604={1d,1u} r605={1d,1u} r606={1d,1u} r607={1d,1u} r608={1d,1u} r609={1d,1u} r610={1d,1u} r611={1d,1u} r612={1d,1u} r613={1d,1u} r614={1d,1u} r615={1d,1u} r616={1d,1u} r617={1d,1u} r618={1d,1u} r619={1d,1u} r620={1d,1u} r621={1d,1u} r622={1d,1u} r623={1d,1u} r624={1d,1u} r625={1d,1u} r626={1d,1u} r627={1d,1u} r628={1d,1u} r629={1d,1u} r630={1d,1u} r631={1d,1u} r632={1d,1u} r633={1d,1u} r634={1d,1u} r635={1d,1u} r636={1d,1u} r637={1d,1u} r638={1d,1u} r639={1d,1u} r640={1d,1u} r641={1d,1u} r642={1d,1u} r643={1d,1u} r644={1d,1u} r645={1d,1u} r646={1d,1u} r647={1d,1u} r648={1d,1u} r649={1d,1u} r650={1d,1u} r652={1d,1u} r653={1d,1u} r655={1d,1u} r656={1d,1u} r657={1d,1u} r658={1d,1u} r659={1d,1u} r661={1d,1u} r662={1d,1u} r664={1d,1u} r665={1d,1u} r666={1d,1u} r667={1d,1u} r668={1d,1u} r670={1d,1u} r671={1d,1u} r673={1d,1u} r675={1d,1u} r676={1d,1u} r678={1d,1u} r681={1d,1u} r682={1d,1u} r684={1d,1u} r685={1d,1u} r686={1d,1u} r688={1d,1u} r689={1d,1u} r690={1d,1u} r694={1d,1u} r695={1d,1u} r697={1d,1u} r698={2d,4u} r699={1d,2u} 
;;    total ref usage 3669{2445d,1221u,3e} in 826{802 regular + 24 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	 354 357
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 354 357
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 354 357
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 326 387 388 395 397
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 326 387 388 395 397
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 354 357 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 387 388

( 2 )->[3]->( 12 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 388
;; lr  def 	 327 385 398
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 387 388
;; live  gen 	 327 385 398
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 327 354 357 385 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 327 385 387 388

( 2 )->[4]->( 6 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 354 357 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 401
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 387 388
;; live  gen 	 100 [cc] 401
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 354 357 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 387 388

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(102){ }u31(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 354 357 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 388
;; lr  def 	 385
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 387 388
;; live  gen 	 385
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 354 357 385 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 385 387 388

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 354 357 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 388
;; lr  def 	 385 402 405 406
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 387 388
;; live  gen 	 385 402 405 406
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 354 357 385 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 385 387 388

( 6 5 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u47(7){ }u48(13){ }u49(102){ }u50(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 354 357 385 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 408 410
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 385 387 388
;; live  gen 	 100 [cc] 408 410
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 354 357 385 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 385 387 388

( 7 )->[8]->( 14 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u56(7){ }u57(13){ }u58(102){ }u59(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 354 357 385 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 385 388
;; lr  def 	 385 412 413 415 417 419
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 385 387 388
;; live  gen 	 385 412 413 415 417 419
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 385 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 385 387 388

( 7 )->[9]->( 11 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u78(7){ }u79(13){ }u80(102){ }u81(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 354 357 385 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326
;; lr  def 	 100 [cc] 118 421 423
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 385 387 388
;; live  gen 	 100 [cc] 118 421 423
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 326 354 357 385 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 326 385 387 388

( 9 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u88(7){ }u89(13){ }u90(102){ }u91(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 354 357 385 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 385 388
;; lr  def 	 327 424 425
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 385 387 388
;; live  gen 	 327 424 425
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 327 354 357 385 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 327 385 387 388

( 9 )->[11]->( 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u98(7){ }u99(13){ }u100(102){ }u101(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 326 354 357 385 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 326 385 388
;; lr  def 	 100 [cc] 385 427 429 431 433 434 436
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 326 385 387 388
;; live  gen 	 100 [cc] 385 427 429 431 433 434 436
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 385 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 385 387 388

( 10 3 )->[12]->( 14 85 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u124(7){ }u125(13){ }u126(102){ }u127(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 327 354 357 385 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 327
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 327 385 387 388
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 385 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 385 387 388

( 11 8 12 )->[14]->( 16 24 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u130(7){ }u131(13){ }u132(102){ }u133(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 385 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 387
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 385 387 388
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 385 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 385 387 388

( 14 )->[16]->( 18 24 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u137(7){ }u138(13){ }u139(102){ }u140(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 385 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 387
;; lr  def 	 100 [cc] 439 440 442
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 385 387 388
;; live  gen 	 100 [cc] 439 440 442
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 385 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 385 387 388

( 16 )->[18]->( 20 21 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u148(7){ }u149(13){ }u150(102){ }u151(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 385 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 387
;; lr  def 	 100 [cc] 354 355 357 443 445
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 385 387 388
;; live  gen 	 100 [cc] 354 355 357 443 445
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 355 357 385 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 355 357 385 387 388

( 18 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u162(7){ }u163(13){ }u164(102){ }u165(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 355 357 385 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 354 357
;; lr  def 	 354 357
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 355 357 385 387 388
;; live  gen 	 354 357
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 355 357 385 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 355 357 385 387 388

( 20 18 )->[21]->( 23 24 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u170(7){ }u171(13){ }u172(102){ }u173(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 355 357 385 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 355
;; lr  def 	 100 [cc] 446 448
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 355 357 385 387 388
;; live  gen 	 100 [cc] 446 448
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 385 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 385 387 388

( 21 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u181(7){ }u182(13){ }u183(102){ }u184(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 385 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 354 387
;; lr  def 	 354 449 450
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 385 387 388
;; live  gen 	 354 449 450
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 385 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 385 387 388

( 16 14 23 21 )->[24]->( 85 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u190(7){ }u191(13){ }u192(102){ }u193(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 385 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 354 357 387 388
;; lr  def 	 100 [cc] 124 125 126 127 128 129 130 379 451
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 385 387 388
;; live  gen 	 100 [cc] 124 125 126 127 128 129 130 379 451
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128 129 130 326 379 385 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128 129 130 326 379 385 387 388

( 24 )->[25]->( 85 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u220(7){ }u221(13){ }u222(102){ }u223(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128 129 130 326 379 385 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 387
;; lr  def 	 100 [cc] 452
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128 129 130 326 379 385 387 388
;; live  gen 	 100 [cc] 452
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128 129 130 326 379 385 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128 129 130 326 379 385 387 388

( 25 )->[26]->( 27 64 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u228(7){ }u229(13){ }u230(102){ }u231(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128 129 130 326 379 385 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 385
;; lr  def 	 100 [cc] 453 455
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128 129 130 326 379 385 387 388
;; live  gen 	 100 [cc] 453 455
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128 129 130 326 379 385 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128 129 130 326 379 385 387 388

( 26 )->[27]->( 29 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u237(7){ }u238(13){ }u239(102){ }u240(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 379 385 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326
;; lr  def 	 100 [cc] 457 458 460
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 379 385 387 388
;; live  gen 	 100 [cc] 457 458 460
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 379 385 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 379 385 387 388

( 27 )->[28]->( 30 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u248(7){ }u249(13){ }u250(102){ }u251(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 379 385 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 383 384
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 379 385 387 388
;; live  gen 	 383 384
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 379 383 384 385 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 379 383 384 385 387 388

( 27 )->[29]->( 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u252(7){ }u253(13){ }u254(102){ }u255(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 379 385 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 383 384
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 379 385 387 388
;; live  gen 	 383 384
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 379 383 384 385 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 379 383 384 385 387 388

( 29 28 )->[30]->( 33 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u256(7){ }u257(13){ }u258(102){ }u259(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 379 383 384 385 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 385
;; lr  def 	 100 [cc] 135 138 461 462 463 465
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 379 383 384 385 387 388
;; live  gen 	 100 [cc] 135 138 461 462 463 465
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 138 326 379 383 384 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 138 326 379 383 384 387 388

( 30 )->[31]->( 33 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u271(7){ }u272(13){ }u273(102){ }u274(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 138 326 379 383 384 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326
;; lr  def 	 100 [cc] 467 468 470
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 138 326 379 383 384 387 388
;; live  gen 	 100 [cc] 467 468 470
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 138 326 379 383 384 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 138 326 379 383 384 387 388

( 31 )->[32]->( 52 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u282(7){ }u283(13){ }u284(102){ }u285(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 138 326 379 383 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  def 	 347
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 138 326 379 383 388
;; live  gen 	 347
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 347 379 383 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 347 379 383 388

( 30 31 )->[33]->( 35 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u287(7){ }u288(13){ }u289(102){ }u290(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 326 383 384 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 387 388
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 140 141 471 475 477 480 482 483 485 699
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 326 383 384 387 388
;; live  gen 	 0 [r0] 100 [cc] 140 141 471 475 477 480 482 483 485 699
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 141 326 383 384 387 388 699
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 141 326 383 384 387 388 699

( 33 )->[34]->( 40 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u330(7){ }u331(13){ }u332(102){ }u333(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 326 383 384 387 388 699
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 326 383 384 387 388 699
;; live  gen 	 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 140 326 383 384 387 388 699
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 140 326 383 384 387 388 699

( 33 )->[35]->( 36 37 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u335(7){ }u336(13){ }u337(102){ }u338(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 141 326 383 384 387 388 699
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326
;; lr  def 	 100 [cc] 133 486 488
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 141 326 383 384 387 388 699
;; live  gen 	 100 [cc] 133 486 488
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 140 141 326 383 384 387 388 699
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 140 141 326 383 384 387 388 699

( 35 )->[36]->( 40 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u345(7){ }u346(13){ }u347(102){ }u348(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 140 141 326 383 384 387 388 699
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 141
;; lr  def 	 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 140 141 326 383 384 387 388 699
;; live  gen 	 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 140 326 383 384 387 388 699
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 140 326 383 384 387 388 699

( 35 )->[37]->( 39 40 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u354(7){ }u355(13){ }u356(102){ }u357(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 140 326 383 384 387 388 699
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 100 [cc] 489 491
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 140 326 383 384 387 388 699
;; live  gen 	 100 [cc] 489 491
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 140 326 383 384 387 388 699
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 140 326 383 384 387 388 699

( 37 )->[39]->( 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u363(7){ }u364(13){ }u365(102){ }u366(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 326 383 384 387 388 699
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326
;; lr  def 	 140 492
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 326 383 384 387 388 699
;; live  gen 	 140 492
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 140 326 383 384 387 388 699
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 140 326 383 384 387 388 699

( 39 36 34 37 )->[40]->( 41 51 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u373(7){ }u374(13){ }u375(102){ }u376(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 140 326 383 384 387 388 699
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 100 [cc] 493 495
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 140 326 383 384 387 388 699
;; live  gen 	 100 [cc] 493 495
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 326 383 384 387 388 699
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 326 383 384 387 388 699

( 40 )->[41]->( 42 43 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u382(7){ }u383(13){ }u384(102){ }u385(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 326 383 384 387 388 699
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 383 388
;; lr  def 	 100 [cc] 145 148 150 369 496 497 498 499
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 326 383 384 387 388 699
;; live  gen 	 100 [cc] 145 148 150 369 496 497 498 499
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 699
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 699

( 41 )->[42]->( 43 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u406(7){ }u407(13){ }u408(102){ }u409(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 699
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 148
;; lr  def 	 145 148 389
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 699
;; live  gen 	 145 148 389
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 699
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 699

( 41 42 )->[43]->( 82 83 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u413(7){ }u414(13){ }u415(102){ }u416(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 699
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150 369
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 699
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 699
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 699

( 45 )->[44]->( 49 51 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u422(7){ }u423(13){ }u424(102){ }u425(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 698 699
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150 369
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 698 699
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 698 699
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 698 699

( 83 )->[45]->( 51 44 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u430(7){ }u431(13){ }u432(102){ }u433(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 382 383 384 387 388 698 699
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 145 148 150 369 382
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 500 501
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 382 383 384 387 388 698 699
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 500 501
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 698 699
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 698 699

( 50 47 )->[47]->( 47 48 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u452(7){ }u453(13){ }u454(102){ }u455(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 368 369 383 384 387 388 698 699
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 148 368 369 698
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 368 503 504
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 368 369 383 384 387 388 698 699
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 368 503 504
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 368 369 383 384 387 388 698 699
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 368 369 383 384 387 388 698 699

( 47 )->[48]->( 50 51 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u472(7){ }u473(13){ }u474(102){ }u475(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 698 699
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150 369
;; lr  def 	 100 [cc] 369
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 698 699
;; live  gen 	 100 [cc] 369
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 698 699
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 698 699

( 44 83 )->[49]->( 50 51 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u481(7){ }u482(13){ }u483(102){ }u484(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 698 699
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 148
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 698 699
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 698 699
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 698 699

( 49 48 )->[50]->( 47 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u488(7){ }u489(13){ }u490(102){ }u491(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 698 699
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 368
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 698 699
;; live  gen 	 368
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 368 369 383 384 387 388 698 699
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 368 369 383 384 387 388 698 699

( 49 44 40 45 48 )->[51]->( 52 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u495(7){ }u496(13){ }u497(102){ }u498(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 326 383 384 387 388 699
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 326 383 384 387 388 699
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 347 379 505 506 507 508 509 510 511 512 514 515 517 520 521 523 527 529 531 532
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 326 383 384 387 388 699
;; live  gen 	 0 [r0] 125 347 379 505 506 507 508 509 510 511 512 514 515 517 520 521 523 527 529 531 532
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 347 379 383 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 347 379 383 388

( 51 32 )->[52]->( 53 54 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u572(7){ }u573(13){ }u574(102){ }u575(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 347 379 383 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326
;; lr  def 	 100 [cc] 533
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 347 379 383 388
;; live  gen 	 100 [cc] 533
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 347 379 383 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 347 379 383 388

( 52 )->[53]->( 55 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u579(7){ }u580(13){ }u581(102){ }u582(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 347 379 383 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 347 379 383 388
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 174 176 185 187 197 201 210 214 221 225 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 347 379 383 388
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 174 176 185 187 197 201 210 214 221 225 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 347 383 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 347 383 388

( 52 )->[54]->( 55 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u759(7){ }u760(13){ }u761(102){ }u762(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 347 379 383 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 347 379 383 388
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 242 244 253 255 265 269 278 282 289 293 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 347 379 383 388
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 242 244 253 255 265 269 278 282 289 293 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 347 383 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 347 383 388

( 53 54 )->[55]->( 56 80 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u939(7){ }u940(13){ }u941(102){ }u942(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 347 383 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326
;; lr  def 	 100 [cc] 300 650 652
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 347 383 388
;; live  gen 	 100 [cc] 300 650 652
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 326 347 383 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 326 347 383 388

( 55 )->[56]->( 57 61 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u949(7){ }u950(13){ }u951(102){ }u952(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 326 347 383 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300
;; lr  def 	 100 [cc] 653 655
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 326 347 383 388
;; live  gen 	 100 [cc] 653 655
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 347 383 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 347 383 388

( 56 )->[57]->( 59 58 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u958(7){ }u959(13){ }u960(102){ }u961(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 347 383 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 347 383 388
;; lr  def 	 100 [cc] 301 302 304 306 309 656 657 658 659 661 662 664
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 347 383 388
;; live  gen 	 100 [cc] 301 302 304 306 309 656 657 658 659 661 662 664
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 301 302 306 309 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 301 302 306 309 388

( 57 )->[58]->( 60 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u982(7){ }u983(13){ }u984(102){ }u985(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 301 302 306 309 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 324
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 301 302 306 309 388
;; live  gen 	 324
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 301 302 306 309 324 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 301 302 306 309 324 388

( 57 )->[59]->( 60 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u987(7){ }u988(13){ }u989(102){ }u990(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 301 302 306 309 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 324
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 301 302 306 309 388
;; live  gen 	 324
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 301 302 306 309 324 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 301 302 306 309 324 388

( 59 58 )->[60]->( 81 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u992(7){ }u993(13){ }u994(102){ }u995(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 301 302 306 309 324 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 301 302 306 309 324 388
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 385
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 301 302 306 309 324 388
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 385
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 385 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 385 388

( 56 )->[61]->( 63 62 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u1009(7){ }u1010(13){ }u1011(102){ }u1012(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 347 383 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 347 383 388
;; lr  def 	 100 [cc] 311 312 314 316 319 325 332 665 666 667 668 670 671 673
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 347 383 388
;; live  gen 	 100 [cc] 311 312 314 316 319 325 332 665 666 667 668 670 671 673
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311 312 316 319 325 332 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311 312 316 319 325 332 388

( 61 )->[62]->( 63 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u1035(7){ }u1036(13){ }u1037(102){ }u1038(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311 312 316 319 332 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 332
;; lr  def 	 325
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311 312 316 319 332 388
;; live  gen 	 325
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311 312 316 319 325 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311 312 316 319 325 388

( 61 62 )->[63]->( 81 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u1040(7){ }u1041(13){ }u1042(102){ }u1043(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311 312 316 319 325 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311 312 316 319 325 388
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 385
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311 312 316 319 325 388
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 385
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 385 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 385 388

( 26 )->[64]->( 65 81 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u1098(7){ }u1099(13){ }u1100(102){ }u1101(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128 129 130 326 379 385 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326
;; lr  def 	 100 [cc] 675 676 678
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128 129 130 326 379 385 387 388
;; live  gen 	 100 [cc] 675 676 678
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128 129 130 379 385 387 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128 129 130 379 385 387 388

( 64 )->[65]->( 66 67 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u1109(7){ }u1110(13){ }u1111(102){ }u1112(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128 129 130 379 387 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 127 387
;; lr  def 	 100 [cc] 322
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128 129 130 379 387 388
;; live  gen 	 100 [cc] 322
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 128 129 130 322 379 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 128 129 130 322 379 388

( 65 )->[66]->( 67 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u1122(7){ }u1123(13){ }u1124(102){ }u1125(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 128 129 130 322 379 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128
;; lr  def 	 125 128 392
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 128 129 130 322 379 388
;; live  gen 	 125 128 392
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 128 129 130 322 379 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 128 129 130 322 379 388

( 65 66 )->[67]->( 68 69 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u1129(7){ }u1130(13){ }u1131(102){ }u1132(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 128 129 130 322 379 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 129
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 128 129 130 322 379 388
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388

( 67 )->[68]->( 69 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u1138(7){ }u1139(13){ }u1140(102){ }u1141(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 379
;; lr  def 	 130 379 393
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388
;; live  gen 	 130 379 393
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388

( 67 68 )->[69]->( 73 71 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u1145(7){ }u1146(13){ }u1147(102){ }u1148(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 370 681 682 684 698
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388
;; live  gen 	 100 [cc] 370 681 682 684 698
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 370 379 388 698
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 370 379 388 698

( 69 73 )->[71]->( 78 72 )
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u1159(7){ }u1160(13){ }u1161(102){ }u1162(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388 698
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 379
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388 698
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388 698
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388 698

( 71 )->[72]->( 81 )
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u1167(7){ }u1168(13){ }u1169(102){ }u1170(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 388
;; lr  def 	 385
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 388
;; live  gen 	 385
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 385 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 385 388

( 69 )->[73]->( 74 71 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u1172(7){ }u1173(13){ }u1174(102){ }u1175(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 370 379 388 698
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 370 379
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 685 686
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 370 379 388 698
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 685 686
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388 698
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388 698

( 73 )->[74]->( 81 )
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u1194(7){ }u1195(13){ }u1196(102){ }u1197(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 388
;; lr  def 	 385
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 388
;; live  gen 	 385
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 385 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 385 388

( 79 75 )->[75]->( 75 76 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u1199(7){ }u1200(13){ }u1201(102){ }u1202(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 378 379 388 698
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 322 378 379 698
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 378 688 689
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 378 379 388 698
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 378 688 689
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 378 379 388 698
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 378 379 388 698

( 75 )->[76]->( 79 77 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u1219(7){ }u1220(13){ }u1221(102){ }u1222(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388 698
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 379
;; lr  def 	 100 [cc] 379
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388 698
;; live  gen 	 100 [cc] 379
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388 698
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388 698

( 76 78 )->[77]->( 81 )
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u1228(7){ }u1229(13){ }u1230(102){ }u1231(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 388
;; lr  def 	 385
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 388
;; live  gen 	 385
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 385 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 385 388

( 71 )->[78]->( 79 77 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u1233(7){ }u1234(13){ }u1235(102){ }u1236(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388 698
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388 698
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388 698
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388 698

( 78 76 )->[79]->( 75 )
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u1240(7){ }u1241(13){ }u1242(102){ }u1243(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388 698
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 378
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388 698
;; live  gen 	 378
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 378 379 388 698
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 378 379 388 698

( 55 )->[80]->( 81 )
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u1247(7){ }u1248(13){ }u1249(102){ }u1250(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 388
;; lr  def 	 385
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 388
;; live  gen 	 385
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 385 388
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 385 388

( 60 80 74 77 63 72 64 )->[81]->( 85 )
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u1252(7){ }u1253(13){ }u1254(102){ }u1255(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 385 388
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 385 388
;; lr  def 	 690
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 385 388
;; live  gen 	 690
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 43 )->[82]->( 83 )
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u1260(7){ }u1261(13){ }u1262(102){ }u1263(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 699
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150 369
;; lr  def 	 150 369 394
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 699
;; live  gen 	 150 369 394
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 699
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 699

( 82 43 )->[83]->( 45 49 )
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u1267(7){ }u1268(13){ }u1269(102){ }u1270(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 699
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 382 694 695 697 698
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 699
;; live  gen 	 100 [cc] 382 694 695 697 698
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 382 383 384 387 388 698 699
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 382 383 384 387 388 698 699

( 81 12 24 25 )->[85]->( 1 )
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u1281(7){ }u1282(13){ }u1283(102){ }u1284(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 85 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u1285(7){ }u1286(13){ }u1287(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 45 to worklist
  Adding insn 61 to worklist
  Adding insn 78 to worklist
  Adding insn 71 to worklist
  Adding insn 86 to worklist
  Adding insn 106 to worklist
  Adding insn 102 to worklist
  Adding insn 98 to worklist
  Adding insn 93 to worklist
  Adding insn 118 to worklist
  Adding insn 125 to worklist
  Adding insn 152 to worklist
  Adding insn 148 to worklist
  Adding insn 142 to worklist
  Adding insn 138 to worklist
  Adding insn 133 to worklist
  Adding insn 160 to worklist
  Adding insn 172 to worklist
  Adding insn 180 to worklist
  Adding insn 196 to worklist
  Adding insn 215 to worklist
  Adding insn 248 to worklist
  Adding insn 243 to worklist
  Adding insn 239 to worklist
  Adding insn 235 to worklist
  Adding insn 231 to worklist
  Adding insn 253 to worklist
  Adding insn 260 to worklist
  Adding insn 269 to worklist
  Adding insn 285 to worklist
  Adding insn 293 to worklist
  Adding insn 343 to worklist
  Adding insn 335 to worklist
  Adding insn 332 to worklist
  Adding insn 327 to worklist
  Adding insn 322 to worklist
  Adding insn 320 to worklist
  Adding insn 316 to worklist
  Adding insn 312 to worklist
  Adding insn 308 to worklist
  Adding insn 356 to worklist
  Adding insn 361 to worklist
  Adding insn 359 to worklist
  Adding insn 371 to worklist
  Adding insn 378 to worklist
  Adding insn 375 to worklist
  Adding insn 386 to worklist
  Adding insn 407 to worklist
  Adding insn 416 to worklist
  Adding insn 424 to worklist
  Adding insn 440 to worklist
  Adding insn 436 to worklist
  Adding insn 430 to worklist
  Adding insn 461 to worklist
  Adding insn 454 to worklist
  Adding insn 468 to worklist
  Adding insn 476 to worklist
  Adding insn 562 to worklist
  Adding insn 557 to worklist
  Adding insn 555 to worklist
  Adding insn 551 to worklist
  Adding insn 547 to worklist
  Adding insn 543 to worklist
  Adding insn 534 to worklist
  Adding insn 528 to worklist
  Adding insn 524 to worklist
  Adding insn 521 to worklist
  Adding insn 518 to worklist
  Adding insn 515 to worklist
  Adding insn 512 to worklist
  Adding insn 508 to worklist
  Adding insn 505 to worklist
  Adding insn 502 to worklist
  Adding insn 498 to worklist
  Adding insn 572 to worklist
  Adding insn 683 to worklist
  Adding insn 678 to worklist
  Adding insn 665 to worklist
  Adding insn 660 to worklist
  Adding insn 647 to worklist
  Adding insn 642 to worklist
  Adding insn 627 to worklist
  Adding insn 622 to worklist
  Adding insn 608 to worklist
  Adding insn 603 to worklist
  Adding insn 590 to worklist
  Adding insn 585 to worklist
  Adding insn 797 to worklist
  Adding insn 792 to worklist
  Adding insn 779 to worklist
  Adding insn 774 to worklist
  Adding insn 761 to worklist
  Adding insn 756 to worklist
  Adding insn 741 to worklist
  Adding insn 736 to worklist
  Adding insn 722 to worklist
  Adding insn 717 to worklist
  Adding insn 704 to worklist
  Adding insn 699 to worklist
  Adding insn 806 to worklist
  Adding insn 813 to worklist
  Adding insn 831 to worklist
  Adding insn 840 to worklist
  Adding insn 835 to worklist
  Adding insn 864 to worklist
  Adding insn 901 to worklist
  Adding insn 896 to worklist
  Adding insn 894 to worklist
  Adding insn 889 to worklist
  Adding insn 887 to worklist
  Adding insn 882 to worklist
  Adding insn 880 to worklist
  Adding insn 875 to worklist
  Adding insn 914 to worklist
  Adding insn 927 to worklist
  Adding insn 936 to worklist
  Adding insn 952 to worklist
  Adding insn 957 to worklist
  Adding insn 976 to worklist
  Adding insn 971 to worklist
  Adding insn 965 to worklist
  Adding insn 997 to worklist
  Adding insn 990 to worklist
  Adding insn 1004 to worklist
  Adding insn 1013 to worklist
  Adding insn 1041 to worklist
  Adding insn 1063 to worklist
Finished finding needed instructions:
processing block 85 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 81 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 1039 to worklist
processing block 60 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 385 388
  Adding insn 841 to worklist
  Adding insn 839 to worklist
  Adding insn 838 to worklist
  Adding insn 837 to worklist
  Adding insn 836 to worklist
processing block 59 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 301 302 306 309 324 388
  Adding insn 14 to worklist
processing block 58 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 301 302 306 309 324 388
  Adding insn 16 to worklist
processing block 57 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 301 302 306 309 388
  Adding insn 830 to worklist
  Adding insn 829 to worklist
  Adding insn 827 to worklist
  Adding insn 825 to worklist
  Adding insn 824 to worklist
  Adding insn 823 to worklist
  Adding insn 822 to worklist
  Adding insn 821 to worklist
  Adding insn 820 to worklist
  Adding insn 819 to worklist
  Adding insn 818 to worklist
  Adding insn 817 to worklist
  Adding insn 816 to worklist
processing block 63 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 385 388
  Adding insn 902 to worklist
  Adding insn 900 to worklist
  Adding insn 899 to worklist
  Adding insn 898 to worklist
  Adding insn 897 to worklist
  Adding insn 893 to worklist
  Adding insn 892 to worklist
  Adding insn 891 to worklist
  Adding insn 890 to worklist
  Adding insn 886 to worklist
  Adding insn 885 to worklist
  Adding insn 884 to worklist
  Adding insn 883 to worklist
  Adding insn 879 to worklist
  Adding insn 878 to worklist
  Adding insn 877 to worklist
  Adding insn 876 to worklist
processing block 62 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311 312 316 319 325 388
  Adding insn 18 to worklist
processing block 61 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311 312 316 319 325 332 388
  Adding insn 863 to worklist
  Adding insn 862 to worklist
  Adding insn 860 to worklist
  Adding insn 858 to worklist
  Adding insn 857 to worklist
  Adding insn 856 to worklist
  Adding insn 855 to worklist
  Adding insn 854 to worklist
  Adding insn 853 to worklist
  Adding insn 852 to worklist
  Adding insn 851 to worklist
  Adding insn 850 to worklist
  Adding insn 849 to worklist
  Adding insn 848 to worklist
  Adding insn 847 to worklist
processing block 56 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 347 383 388
  Adding insn 812 to worklist
  Adding insn 811 to worklist
  Adding insn 809 to worklist
processing block 80 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 385 388
  Adding insn 1023 to worklist
processing block 55 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 300 326 347 383 388
  Adding insn 805 to worklist
  Adding insn 804 to worklist
  Adding insn 802 to worklist
  Adding insn 801 to worklist
processing block 53 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 347 383 388
  Adding insn 682 to worklist
  Adding insn 681 to worklist
  Adding insn 680 to worklist
  Adding insn 679 to worklist
  Adding insn 677 to worklist
  Adding insn 676 to worklist
  Adding insn 675 to worklist
  Adding insn 674 to worklist
  Adding insn 673 to worklist
  Adding insn 672 to worklist
  Adding insn 671 to worklist
  Adding insn 670 to worklist
  Adding insn 669 to worklist
  Adding insn 668 to worklist
  Adding insn 667 to worklist
  Adding insn 664 to worklist
  Adding insn 663 to worklist
  Adding insn 662 to worklist
  Adding insn 661 to worklist
  Adding insn 659 to worklist
  Adding insn 658 to worklist
  Adding insn 657 to worklist
  Adding insn 656 to worklist
  Adding insn 655 to worklist
  Adding insn 654 to worklist
  Adding insn 653 to worklist
  Adding insn 652 to worklist
  Adding insn 651 to worklist
  Adding insn 650 to worklist
  Adding insn 649 to worklist
  Adding insn 646 to worklist
  Adding insn 645 to worklist
  Adding insn 644 to worklist
  Adding insn 643 to worklist
  Adding insn 641 to worklist
  Adding insn 640 to worklist
  Adding insn 639 to worklist
  Adding insn 638 to worklist
  Adding insn 637 to worklist
  Adding insn 636 to worklist
  Adding insn 635 to worklist
  Adding insn 634 to worklist
  Adding insn 633 to worklist
  Adding insn 632 to worklist
  Adding insn 631 to worklist
  Adding insn 630 to worklist
  Adding insn 629 to worklist
  Adding insn 626 to worklist
  Adding insn 625 to worklist
  Adding insn 624 to worklist
  Adding insn 623 to worklist
  Adding insn 621 to worklist
  Adding insn 620 to worklist
  Adding insn 619 to worklist
  Adding insn 618 to worklist
  Adding insn 617 to worklist
  Adding insn 616 to worklist
  Adding insn 615 to worklist
  Adding insn 614 to worklist
  Adding insn 613 to worklist
  Adding insn 612 to worklist
  Adding insn 611 to worklist
  Adding insn 610 to worklist
  Adding insn 607 to worklist
  Adding insn 606 to worklist
  Adding insn 605 to worklist
  Adding insn 604 to worklist
  Adding insn 602 to worklist
  Adding insn 601 to worklist
  Adding insn 600 to worklist
  Adding insn 599 to worklist
  Adding insn 598 to worklist
  Adding insn 597 to worklist
  Adding insn 596 to worklist
  Adding insn 595 to worklist
  Adding insn 594 to worklist
  Adding insn 593 to worklist
  Adding insn 592 to worklist
  Adding insn 589 to worklist
  Adding insn 588 to worklist
  Adding insn 587 to worklist
  Adding insn 586 to worklist
  Adding insn 584 to worklist
  Adding insn 583 to worklist
  Adding insn 582 to worklist
  Adding insn 581 to worklist
  Adding insn 580 to worklist
  Adding insn 579 to worklist
  Adding insn 578 to worklist
  Adding insn 577 to worklist
  Adding insn 576 to worklist
  Adding insn 575 to worklist
processing block 54 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 347 383 388
  Adding insn 796 to worklist
  Adding insn 795 to worklist
  Adding insn 794 to worklist
  Adding insn 793 to worklist
  Adding insn 791 to worklist
  Adding insn 790 to worklist
  Adding insn 789 to worklist
  Adding insn 788 to worklist
  Adding insn 787 to worklist
  Adding insn 786 to worklist
  Adding insn 785 to worklist
  Adding insn 784 to worklist
  Adding insn 783 to worklist
  Adding insn 782 to worklist
  Adding insn 781 to worklist
  Adding insn 778 to worklist
  Adding insn 777 to worklist
  Adding insn 776 to worklist
  Adding insn 775 to worklist
  Adding insn 773 to worklist
  Adding insn 772 to worklist
  Adding insn 771 to worklist
  Adding insn 770 to worklist
  Adding insn 769 to worklist
  Adding insn 768 to worklist
  Adding insn 767 to worklist
  Adding insn 766 to worklist
  Adding insn 765 to worklist
  Adding insn 764 to worklist
  Adding insn 763 to worklist
  Adding insn 760 to worklist
  Adding insn 759 to worklist
  Adding insn 758 to worklist
  Adding insn 757 to worklist
  Adding insn 755 to worklist
  Adding insn 754 to worklist
  Adding insn 753 to worklist
  Adding insn 752 to worklist
  Adding insn 751 to worklist
  Adding insn 750 to worklist
  Adding insn 749 to worklist
  Adding insn 748 to worklist
  Adding insn 747 to worklist
  Adding insn 746 to worklist
  Adding insn 745 to worklist
  Adding insn 744 to worklist
  Adding insn 743 to worklist
  Adding insn 740 to worklist
  Adding insn 739 to worklist
  Adding insn 738 to worklist
  Adding insn 737 to worklist
  Adding insn 735 to worklist
  Adding insn 734 to worklist
  Adding insn 733 to worklist
  Adding insn 732 to worklist
  Adding insn 731 to worklist
  Adding insn 730 to worklist
  Adding insn 729 to worklist
  Adding insn 728 to worklist
  Adding insn 727 to worklist
  Adding insn 726 to worklist
  Adding insn 725 to worklist
  Adding insn 724 to worklist
  Adding insn 721 to worklist
  Adding insn 720 to worklist
  Adding insn 719 to worklist
  Adding insn 718 to worklist
  Adding insn 716 to worklist
  Adding insn 715 to worklist
  Adding insn 714 to worklist
  Adding insn 713 to worklist
  Adding insn 712 to worklist
  Adding insn 711 to worklist
  Adding insn 710 to worklist
  Adding insn 709 to worklist
  Adding insn 708 to worklist
  Adding insn 707 to worklist
  Adding insn 706 to worklist
  Adding insn 703 to worklist
  Adding insn 702 to worklist
  Adding insn 701 to worklist
  Adding insn 700 to worklist
  Adding insn 698 to worklist
  Adding insn 697 to worklist
  Adding insn 696 to worklist
  Adding insn 695 to worklist
  Adding insn 694 to worklist
  Adding insn 693 to worklist
  Adding insn 692 to worklist
  Adding insn 691 to worklist
  Adding insn 690 to worklist
  Adding insn 689 to worklist
processing block 52 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 347 379 383 388
  Adding insn 571 to worklist
  Adding insn 570 to worklist
processing block 51 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 347 379 383 388
  Adding insn 564 to worklist
  Adding insn 563 to worklist
  Adding insn 561 to worklist
  Adding insn 560 to worklist
  Adding insn 559 to worklist
  Adding insn 553 to worklist
  Adding insn 549 to worklist
  Adding insn 541 to worklist
  Adding insn 532 to worklist
  Adding insn 530 to worklist
  Adding insn 527 to worklist
  Adding insn 523 to worklist
  Adding insn 517 to worklist
  Adding insn 514 to worklist
  Adding insn 510 to worklist
  Adding insn 507 to worklist
  Adding insn 504 to worklist
  Adding insn 501 to worklist
  Adding insn 500 to worklist
  Adding insn 497 to worklist
  Adding insn 496 to worklist
  Adding insn 495 to worklist
  Adding insn 494 to worklist
processing block 48 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 698 699
  Adding insn 467 to worklist
  Adding insn 464 to worklist
processing block 47 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 368 369 383 384 387 388 698 699
  Adding insn 460 to worklist
  Adding insn 456 to worklist
  Adding insn 453 to worklist
  Adding insn 452 to worklist
  Adding insn 451 to worklist
  Adding insn 450 to worklist
  Adding insn 449 to worklist
processing block 50 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 368 369 383 384 387 388 698 699
  Adding insn 13 to worklist
processing block 49 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 698 699
  Adding insn 475 to worklist
processing block 44 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 698 699
  Adding insn 423 to worklist
processing block 45 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 698 699
  Adding insn 439 to worklist
  Adding insn 437 to worklist
  Adding insn 435 to worklist
  Adding insn 434 to worklist
  Adding insn 433 to worklist
  Adding insn 432 to worklist
  Adding insn 431 to worklist
processing block 83 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 382 383 384 387 388 698 699
  Adding insn 1062 to worklist
  Adding insn 1061 to worklist
  Adding insn 1059 to worklist
  Adding insn 1057 to worklist
  Adding insn 1055 to worklist
  Adding insn 1054 to worklist
processing block 82 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 699
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
processing block 43 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 699
  Adding insn 415 to worklist
processing block 42 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 699
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 145 148 150 326 369 383 384 387 388 699
  Adding insn 406 to worklist
  Adding insn 396 to worklist
  Adding insn 395 to worklist
  Adding insn 394 to worklist
  Adding insn 393 to worklist
  Adding insn 392 to worklist
  Adding insn 391 to worklist
  Adding insn 390 to worklist
  Adding insn 389 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 326 383 384 387 388 699
  Adding insn 385 to worklist
  Adding insn 384 to worklist
  Adding insn 382 to worklist
processing block 36 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 140 326 383 384 387 388 699
  Adding insn 9 to worklist
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 140 326 383 384 387 388 699
  Adding insn 377 to worklist
  Adding insn 374 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 140 326 383 384 387 388 699
  Adding insn 370 to worklist
  Adding insn 369 to worklist
  Adding insn 367 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 140 141 326 383 384 387 388 699
  Adding insn 355 to worklist
  Adding insn 354 to worklist
  Adding insn 352 to worklist
  Adding insn 351 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 140 326 383 384 387 388 699
  Adding insn 345 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 140 141 326 383 384 387 388 699
  Adding insn 342 to worklist
  Adding insn 341 to worklist
  Adding insn 339 to worklist
  Adding insn 337 to worklist
  Adding insn 334 to worklist
  Adding insn 331 to worklist
  Adding insn 326 to worklist
  Adding insn 325 to worklist
  Adding insn 324 to worklist
  Adding insn 318 to worklist
  Adding insn 314 to worklist
  Adding insn 306 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 347 379 383 388
  Adding insn 295 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 138 326 379 383 384 387 388
  Adding insn 292 to worklist
  Adding insn 291 to worklist
  Adding insn 289 to worklist
  Adding insn 287 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 138 326 379 383 384 387 388
  Adding insn 284 to worklist
  Adding insn 283 to worklist
  Adding insn 281 to worklist
  Adding insn 278 to worklist
  Adding insn 277 to worklist
  Adding insn 276 to worklist
  Adding insn 275 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 379 383 384 385 387 388
  Adding insn 6 to worklist
  Adding insn 5 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 379 383 384 385 387 388
  Adding insn 8 to worklist
  Adding insn 7 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 326 379 385 387 388
  Adding insn 268 to worklist
  Adding insn 267 to worklist
  Adding insn 265 to worklist
  Adding insn 263 to worklist
processing block 74 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 385 388
  Adding insn 978 to worklist
processing block 77 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 385 388
  Adding insn 1006 to worklist
processing block 76 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388 698
  Adding insn 1003 to worklist
  Adding insn 1000 to worklist
processing block 75 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 378 379 388 698
  Adding insn 996 to worklist
  Adding insn 992 to worklist
  Adding insn 989 to worklist
  Adding insn 988 to worklist
  Adding insn 987 to worklist
  Adding insn 986 to worklist
  Adding insn 985 to worklist
processing block 79 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 378 379 388 698
  Adding insn 25 to worklist
processing block 78 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388 698
  Adding insn 1012 to worklist
processing block 72 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 385 388
  Adding insn 959 to worklist
processing block 71 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388 698
  Adding insn 956 to worklist
processing block 73 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388 698
  Adding insn 975 to worklist
  Adding insn 972 to worklist
  Adding insn 970 to worklist
  Adding insn 969 to worklist
  Adding insn 968 to worklist
  Adding insn 967 to worklist
  Adding insn 966 to worklist
processing block 69 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 370 379 388 698
  Adding insn 951 to worklist
  Adding insn 950 to worklist
  Adding insn 948 to worklist
  Adding insn 946 to worklist
  Adding insn 945 to worklist
  Adding insn 944 to worklist
processing block 68 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
processing block 67 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 128 130 322 379 388
  Adding insn 935 to worklist
processing block 66 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 128 129 130 322 379 388
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
processing block 65 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 128 129 130 322 379 388
  Adding insn 926 to worklist
  Adding insn 917 to worklist
processing block 64 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128 129 130 379 385 387 388
  Adding insn 913 to worklist
  Adding insn 912 to worklist
  Adding insn 910 to worklist
  Adding insn 908 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128 129 130 326 379 385 387 388
  Adding insn 259 to worklist
  Adding insn 258 to worklist
  Adding insn 256 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128 129 130 326 379 385 387 388
  Adding insn 252 to worklist
  Adding insn 251 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128 129 130 326 379 385 387 388
  Adding insn 247 to worklist
  Adding insn 246 to worklist
  Adding insn 242 to worklist
  Adding insn 241 to worklist
  Adding insn 238 to worklist
  Adding insn 237 to worklist
  Adding insn 234 to worklist
  Adding insn 233 to worklist
  Adding insn 230 to worklist
  Adding insn 229 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 385 387 388
  Adding insn 220 to worklist
  Adding insn 219 to worklist
  Adding insn 218 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 385 387 388
  Adding insn 214 to worklist
  Adding insn 213 to worklist
  Adding insn 211 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 355 357 385 387 388
  Adding insn 202 to worklist
  Adding insn 199 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 355 357 385 387 388
  Adding insn 195 to worklist
  Adding insn 194 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
  Adding insn 186 to worklist
  Adding insn 183 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 385 387 388
  Adding insn 179 to worklist
  Adding insn 178 to worklist
  Adding insn 176 to worklist
  Adding insn 174 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 385 387 388
  Adding insn 171 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 385 387 388
  Adding insn 104 to worklist
  Adding insn 100 to worklist
  Adding insn 96 to worklist
  Adding insn 95 to worklist
  Adding insn 91 to worklist
  Adding insn 89 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 385 387 388
  Adding insn 150 to worklist
  Adding insn 146 to worklist
  Adding insn 145 to worklist
  Adding insn 144 to worklist
  Adding insn 140 to worklist
  Adding insn 136 to worklist
  Adding insn 135 to worklist
  Adding insn 131 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 354 357 385 387 388
  Adding insn 159 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 327 354 357 385 387 388
  Adding insn 123 to worklist
  Adding insn 121 to worklist
  Adding insn 120 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 326 354 357 385 387 388
  Adding insn 117 to worklist
  Adding insn 116 to worklist
  Adding insn 114 to worklist
  Adding insn 113 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 354 357 385 387 388
  Adding insn 85 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 354 357 385 387 388
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 73 to worklist
  Adding insn 69 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 354 357 385 387 388
  Adding insn 63 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 354 357 387 388
  Adding insn 60 to worklist
  Adding insn 59 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 326 327 354 357 385 387 388
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 326 354 357 387 388
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 37 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 77 n_edges 117 count 81 (  1.1)
;; Following path with 16 sets: 2 
;; Following path with 3 sets: 3 
;; Following path with 4 sets: 4 
;; Following path with 1 sets: 5 
;; Following path with 8 sets: 6 
;; Following path with 5 sets: 7 
;; Following path with 6 sets: 9 
;; Following path with 5 sets: 10 
;; Following path with 3 sets: 12 
;; Following path with 19 sets: 11 
;; Following path with 15 sets: 8 
;; Following path with 7 sets: 14 
;; Following path with 5 sets: 16 
;; Following path with 14 sets: 18 
;; Following path with 8 sets: 20 
;; Following path with 7 sets: 21 
;; Following path with 5 sets: 23 
;; Following path with 24 sets: 24 
;; Following path with 4 sets: 25 
;; Following path with 5 sets: 26 
;; Following path with 6 sets: 64 
;; Following path with 12 sets: 65 
;; Following path with 3 sets: 66 
;; Following path with 6 sets: 67 
;; Following path with 3 sets: 68 
;; Following path with 11 sets: 69 
;; Following path with 13 sets: 73 
;; Following path with 4 sets: 71 
;; Following path with 1 sets: 72 
;; Following path with 2 sets: 78 
;; Following path with 4 sets: 79 
;; Following path with 16 sets: 75 
;; Following path with 6 sets: 76 
;; Following path with 1 sets: 77 
;; Following path with 1 sets: 74 
;; Following path with 6 sets: 27 
;; Following path with 2 sets: 28 
;; Following path with 2 sets: 29 
;; Following path with 13 sets: 30 
;; Following path with 5 sets: 31 
;; Following path with 1 sets: 32 
;; Following path with 39 sets: 33 
;; Following path with 1 sets: 34 
;; Following path with 6 sets: 35 
;; Following path with 5 sets: 37 
;; Following path with 6 sets: 39 
;; Following path with 5 sets: 36 
;; Following path with 5 sets: 40 
;; Following path with 20 sets: 41 
;; Following path with 3 sets: 42 
;; Following path with 6 sets: 43 
;; Following path with 3 sets: 82 
;; Following path with 11 sets: 83 
;; Following path with 13 sets: 45 
;; Following path with 4 sets: 44 
;; Following path with 3 sets: 49 
;; Following path with 4 sets: 50 
;; Following path with 16 sets: 47 
;; Following path with 6 sets: 48 
;; Following path with 73 sets: 51 
;; Following path with 6 sets: 52 
;; Following path with 122 sets: 54 
;; Following path with 122 sets: 53 
;; Following path with 6 sets: 55 
;; Following path with 1 sets: 80 
;; Following path with 5 sets: 56 
;; Following path with 17 sets: 61 
;; Following path with 1 sets: 62 
;; Following path with 43 sets: 63 
;; Following path with 15 sets: 57 
;; Following path with 1 sets: 58 
;; Following path with 1 sets: 59 
;; Following path with 9 sets: 60 
;; Following path with 15 sets: 81 
starting the processing of deferred insns
ending the processing of deferred insns


_UG_CheckboxUpdate

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={49d,27u} r1={46d,22u} r2={46d,21u} r3={44d,19u} r7={1d,76u} r12={48d} r13={1d,138u} r14={25d} r15={24d} r16={25d} r17={25d} r18={25d} r19={25d} r20={25d} r21={25d} r22={25d} r23={25d} r24={25d} r25={25d} r26={25d} r27={25d} r28={25d} r29={25d} r30={25d} r31={25d} r48={24d} r49={24d} r50={24d} r51={24d} r52={24d} r53={24d} r54={24d} r55={24d} r56={24d} r57={24d} r58={24d} r59={24d} r60={24d} r61={24d} r62={24d} r63={24d} r64={24d} r65={24d} r66={24d} r67={24d} r68={24d} r69={24d} r70={24d} r71={24d} r72={24d} r73={24d} r74={24d} r75={24d} r76={24d} r77={24d} r78={24d} r79={24d} r80={24d} r81={24d} r82={24d} r83={24d} r84={24d} r85={24d} r86={24d} r87={24d} r88={24d} r89={24d} r90={24d} r91={24d} r92={24d} r93={24d} r94={24d} r95={24d} r96={24d} r97={24d} r98={24d} r99={24d} r100={67d,42u} r101={24d} r102={1d,104u,3e} r103={1d,75u} r104={24d} r105={24d} r106={24d} r113={1d,6u} r118={1d,2u} r124={1d,2u} r125={3d,12u} r126={1d,2u} r127={1d,2u} r128={2d,8u} r129={1d,2u} r130={2d,8u} r133={2d,3u} r135={1d,2u} r138={1d,3u} r140={3d,5u} r141={1d,3u} r145={2d,8u} r148={2d,7u} r150={2d,7u} r174={1d,2u} r176={1d,2u} r185={1d,2u} r187={1d,2u} r197={1d,2u} r201={1d,2u} r210={1d,2u} r214={1d,2u} r221={1d,2u} r225={1d,2u} r242={1d,2u} r244={1d,2u} r253={1d,2u} r255={1d,2u} r265={1d,2u} r269={1d,2u} r278={1d,2u} r282={1d,2u} r289={1d,2u} r293={1d,2u} r300={1d,2u} r301={1d,2u} r302={1d,2u} r304={1d,2u} r306={1d,1u} r309={1d,1u} r311={1d,6u} r312={1d,6u} r314={1d,2u} r316={1d,5u} r319={1d,5u} r322={1d,3u} r324={2d,1u} r325={2d,5u} r326={1d,39u} r327={2d,1u} r332={1d,1u} r347={2d,29u} r354={3d,9u} r355={1d,2u} r357={2d,7u} r368={2d,5u} r369={3d,12u} r370={1d,2u} r378={2d,5u} r379={4d,16u} r382={1d,2u} r383={2d,55u} r384={2d,1u} r385={11d,10u} r387={1d,14u} r388={1d,73u} r389={1d,1u} r392={1d,1u} r393={1d,1u} r394={1d,1u} r395={1d,1u} r397={1d,1u} r398={1d,1u} r401={1d,1u} r402={1d,1u} r405={1d,1u} r406={1d,1u} r408={1d,1u} r410={1d,1u} r412={1d,1u} r413={1d,1u} r415={1d,1u} r417={1d,1u} r419={1d,1u} r421={1d,1u} r423={1d,1u} r424={1d,1u} r425={1d,1u} r427={1d,1u} r429={1d,1u} r431={1d,1u} r433={1d,1u} r434={1d,1u} r436={1d,1u} r439={1d,1u} r440={1d,1u} r442={1d,1u} r443={1d,1u} r445={1d,1u} r446={1d,1u} r448={1d,1u} r449={1d,1u} r450={1d,1u} r451={1d,1u} r452={1d,1u} r453={1d,1u} r455={1d,1u} r457={1d,1u} r458={1d,1u} r460={1d,1u} r461={1d,1u} r462={1d,1u} r463={1d,1u} r465={1d,1u} r467={1d,1u} r468={1d,1u} r470={1d,1u} r471={1d,2u} r475={1d,1u} r477={1d,1u} r480={1d,1u} r482={1d,1u} r483={1d,1u} r485={1d,1u} r486={1d,1u} r488={1d,1u} r489={1d,1u} r491={1d,1u} r492={1d,1u} r493={1d,1u} r495={1d,1u} r496={1d,1u} r497={1d,1u} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,1u} r509={1d,1u} r510={1d,1u} r511={1d,1u} r512={1d,1u} r514={1d,1u} r515={1d,3u} r517={1d,1u} r520={1d,1u} r521={1d,1u} r523={1d,1u} r527={1d,1u} r529={1d,1u} r531={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u} r536={1d,1u} r537={1d,1u} r538={1d,1u} r539={1d,1u} r540={1d,1u} r541={1d,1u} r542={1d,1u} r543={1d,1u} r544={1d,1u} r545={1d,1u} r546={1d,1u} r547={1d,1u} r548={1d,1u} r549={1d,1u} r550={1d,1u} r551={1d,1u} r552={1d,1u} r553={1d,1u} r554={1d,1u} r555={1d,1u} r556={1d,1u} r557={1d,1u} r558={1d,1u} r559={1d,1u} r560={1d,1u} r561={1d,1u} r562={1d,1u} r563={1d,1u} r564={1d,1u} r565={1d,1u} r566={1d,1u} r567={1d,1u} r568={1d,1u} r569={1d,1u} r570={1d,1u} r571={1d,1u} r572={1d,1u} r573={1d,1u} r574={1d,1u} r575={1d,1u} r576={1d,1u} r577={1d,1u} r578={1d,1u} r579={1d,1u} r580={1d,1u} r581={1d,1u} r582={1d,1u} r583={1d,1u} r584={1d,1u} r585={1d,1u} r586={1d,1u} r587={1d,1u} r588={1d,1u} r589={1d,1u} r590={1d,1u} r591={1d,1u} r592={1d,1u} r593={1d,1u} r594={1d,1u} r595={1d,1u} r596={1d,1u} r597={1d,1u} r598={1d,1u} r599={1d,1u} r600={1d,1u} r601={1d,1u} r602={1d,1u} r603={1d,1u} r604={1d,1u} r605={1d,1u} r606={1d,1u} r607={1d,1u} r608={1d,1u} r609={1d,1u} r610={1d,1u} r611={1d,1u} r612={1d,1u} r613={1d,1u} r614={1d,1u} r615={1d,1u} r616={1d,1u} r617={1d,1u} r618={1d,1u} r619={1d,1u} r620={1d,1u} r621={1d,1u} r622={1d,1u} r623={1d,1u} r624={1d,1u} r625={1d,1u} r626={1d,1u} r627={1d,1u} r628={1d,1u} r629={1d,1u} r630={1d,1u} r631={1d,1u} r632={1d,1u} r633={1d,1u} r634={1d,1u} r635={1d,1u} r636={1d,1u} r637={1d,1u} r638={1d,1u} r639={1d,1u} r640={1d,1u} r641={1d,1u} r642={1d,1u} r643={1d,1u} r644={1d,1u} r645={1d,1u} r646={1d,1u} r647={1d,1u} r648={1d,1u} r649={1d,1u} r650={1d,1u} r652={1d,1u} r653={1d,1u} r655={1d,1u} r656={1d,1u} r657={1d,1u} r658={1d,1u} r659={1d,1u} r661={1d,1u} r662={1d,1u} r664={1d,1u} r665={1d,1u} r666={1d,1u} r667={1d,1u} r668={1d,1u} r670={1d,1u} r671={1d,1u} r673={1d,1u} r675={1d,1u} r676={1d,1u} r678={1d,1u} r681={1d,1u} r682={1d,1u} r684={1d,1u} r685={1d,1u} r686={1d,1u} r688={1d,1u} r689={1d,1u} r690={1d,1u} r694={1d,1u} r695={1d,1u} r697={1d,1u} r698={2d,4u} r699={1d,2u} 
;;    total ref usage 3669{2445d,1221u,3e} in 826{802 regular + 24 call} insns.
(note 29 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 29 3 2 (set (reg/v/f:SI 387 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7601:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 388 [ obj ])
        (reg:SI 1 r1 [ obj ])) "../System/ugui.c":7601:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ obj ])
        (nil)))
(note 4 3 31 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 31 4 32 2 (debug_marker) "../System/ugui.c":7602:4 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../System/ugui.c":7603:4 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../System/ugui.c":7604:4 -1
     (nil))
(debug_insn 34 33 35 2 (debug_marker) "../System/ugui.c":7605:4 -1
     (nil))
(debug_insn 35 34 36 2 (debug_marker) "../System/ugui.c":7606:4 -1
     (nil))
(debug_insn 36 35 37 2 (debug_marker) "../System/ugui.c":7609:4 -1
     (nil))
(insn 37 36 38 2 (set (reg/v/f:SI 326 [ chb ])
        (mem/f:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 44 [0x2c])) [10 obj_252(D)->data+0 S4 A32])) "../System/ugui.c":7609:8 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 38 37 39 2 (var_location:SI chb (reg/v/f:SI 326 [ chb ])) "../System/ugui.c":7609:8 -1
     (nil))
(debug_insn 39 38 40 2 (debug_marker) "../System/ugui.c":7614:4 -1
     (nil))
(insn 40 39 41 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 388 [ obj ])
                    (const_int 1 [0x1])) [0 obj_252(D)->touch_state+0 S1 A8]))) "../System/ugui.c":7614:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 41 40 43 2 (set (reg:SI 395)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":7614:7 90 {*arm_andsi3_insn}
     (nil))
(insn 43 41 44 2 (set (reg:SI 397)
        (zero_extend:SI (subreg:QI (reg:SI 395) 0))) "../System/ugui.c":7614:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 395)
        (nil)))
(insn 44 43 45 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 397)
            (const_int 0 [0]))) "../System/ugui.c":7614:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 397)
        (nil)))
(jump_insn 45 44 46 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) "../System/ugui.c":7614:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 52)
(note 46 45 47 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 3 (set (reg:SI 385 [ prephitmp_468 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 388 [ obj ]) [0 obj_252(D)->state+0 S1 A32]))) "../System/ugui.c":7644:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 48 47 49 3 (set (reg:SI 398)
        (and:SI (reg:SI 385 [ prephitmp_468 ])
            (const_int 32 [0x20]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 49 48 52 3 (set (reg:SI 327 [ _265 ])
        (zero_extend:SI (subreg:QI (reg:SI 398) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 398)
        (nil)))
      ; pc falls through to BB 12
(code_label 52 49 53 4 758 (nil) [1 uses])
(note 53 52 54 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 59 4 (debug_marker) "../System/ugui.c":7617:7 -1
     (nil))
(insn 59 54 60 4 (set (reg:SI 401 [ _1 ])
        (sign_extend:SI (subreg/v:QI (reg:SI 113 [ _1 ]) 0))) "../System/ugui.c":7617:10 1004 {*thumb2_extendqisi_v6}
     (nil))
(insn 60 59 61 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 401 [ _1 ])
            (const_int 0 [0]))) "../System/ugui.c":7617:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 401 [ _1 ])
        (nil)))
(jump_insn 61 60 62 4 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":7617:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 66)
(note 62 61 63 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 66 5 (set (reg:SI 385 [ prephitmp_468 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 388 [ obj ]) [0 obj_252(D)->state+0 S1 A32]))) "../System/ugui.c":7626:21 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
      ; pc falls through to BB 7
(code_label 66 63 67 6 760 (nil) [1 uses])
(note 67 66 68 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 69 6 (debug_marker) "../System/ugui.c":7619:10 -1
     (nil))
(insn 69 68 71 6 (set (reg:SI 402)
        (const_int 1 [0x1])) "../System/ugui.c":7619:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 69 72 6 (set (mem:QI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 42 [0x2a])) [0 obj_252(D)->event+0 S1 A16])
        (subreg:QI (reg:SI 402) 0)) "../System/ugui.c":7619:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 402)
        (nil)))
(debug_insn 72 71 73 6 (debug_marker) "../System/ugui.c":7620:10 -1
     (nil))
(insn 73 72 75 6 (set (reg:SI 405 [ obj_252(D)->state ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 388 [ obj ]) [0 obj_252(D)->state+0 S1 A32]))) "../System/ugui.c":7620:21 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 75 73 76 6 (set (reg:SI 406)
        (ior:SI (reg:SI 405 [ obj_252(D)->state ])
            (const_int 32 [0x20]))) "../System/ugui.c":7620:21 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 405 [ obj_252(D)->state ])
        (nil)))
(insn 76 75 78 6 (set (reg:SI 385 [ prephitmp_468 ])
        (zero_extend:SI (subreg:QI (reg:SI 406) 0))) "../System/ugui.c":7620:21 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 406)
        (nil)))
(insn 78 76 79 6 (set (mem:QI (reg/v/f:SI 388 [ obj ]) [0 obj_252(D)->state+0 S1 A32])
        (subreg/s/v:QI (reg:SI 385 [ prephitmp_468 ]) 0)) "../System/ugui.c":7620:21 263 {*arm_movqi_insn}
     (nil))
(code_label 79 78 80 7 761 (nil) [0 uses])
(note 80 79 81 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 82 7 (debug_marker) "../System/ugui.c":7623:7 -1
     (nil))
(insn 82 81 84 7 (set (reg:SI 408)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 2 [0x2]))) "../System/ugui.c":7623:10 90 {*arm_andsi3_insn}
     (nil))
(insn 84 82 85 7 (set (reg:SI 410)
        (zero_extend:SI (subreg:QI (reg:SI 408) 0))) "../System/ugui.c":7623:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 408)
        (nil)))
(insn 85 84 86 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 410)
            (const_int 0 [0]))) "../System/ugui.c":7623:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 410)
        (nil)))
(jump_insn 86 85 87 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../System/ugui.c":7623:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 110)
(note 87 86 88 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 87 89 8 (debug_marker) "../System/ugui.c":7625:10 -1
     (nil))
(insn 89 88 91 8 (set (reg:SI 412 [ chb_253->state ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 326 [ chb ]) [0 chb_253->state+0 S1 A32]))) "../System/ugui.c":7625:21 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 91 89 93 8 (set (reg:SI 413)
        (ior:SI (reg:SI 412 [ chb_253->state ])
            (const_int 1 [0x1]))) "../System/ugui.c":7625:21 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 412 [ chb_253->state ])
        (nil)))
(insn 93 91 94 8 (set (mem:QI (reg/v/f:SI 326 [ chb ]) [0 chb_253->state+0 S1 A32])
        (subreg:QI (reg:SI 413) 0)) "../System/ugui.c":7625:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 413)
        (nil)))
(debug_insn 94 93 95 8 (debug_marker) "../System/ugui.c":7626:10 -1
     (nil))
(insn 95 94 96 8 (set (reg:SI 415)
        (ior:SI (reg:SI 385 [ prephitmp_468 ])
            (const_int 32 [0x20]))) "../System/ugui.c":7626:21 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 385 [ prephitmp_468 ])
        (nil)))
(insn 96 95 98 8 (set (reg:SI 385 [ prephitmp_468 ])
        (zero_extend:SI (subreg:QI (reg:SI 415) 0))) "../System/ugui.c":7626:21 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 415)
        (nil)))
(insn 98 96 99 8 (set (mem:QI (reg/v/f:SI 388 [ obj ]) [0 obj_252(D)->state+0 S1 A32])
        (subreg/s/v:QI (reg:SI 385 [ prephitmp_468 ]) 0)) "../System/ugui.c":7626:21 263 {*arm_movqi_insn}
     (nil))
(debug_insn 99 98 100 8 (debug_marker) "../System/ugui.c":7627:10 -1
     (nil))
(insn 100 99 102 8 (set (reg:SI 417)
        (const_int 4 [0x4])) "../System/ugui.c":7627:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 102 100 103 8 (set (mem:QI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 42 [0x2a])) [0 obj_252(D)->event+0 S1 A16])
        (subreg:QI (reg:SI 417) 0)) "../System/ugui.c":7627:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 417)
        (nil)))
(debug_insn 103 102 104 8 (debug_marker) "../System/ugui.c":7638:7 -1
     (nil))
(insn 104 103 106 8 (set (reg:SI 419)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":7638:24 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 106 104 107 8 (set (mem:QI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 1 [0x1])) [0 obj_252(D)->touch_state+0 S1 A8])
        (subreg:QI (reg:SI 419) 0)) "../System/ugui.c":7638:24 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 419)
        (nil)))
(debug_insn 107 106 110 8 (debug_marker) "../System/ugui.c":7644:4 -1
     (nil))
      ; pc falls through to BB 14
(code_label 110 107 111 9 762 (nil) [1 uses])
(note 111 110 112 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 112 111 113 9 (debug_marker) "../System/ugui.c":7630:12 -1
     (nil))
(insn 113 112 114 9 (set (reg:SI 118 [ _9 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 326 [ chb ]) [0 chb_253->state+0 S1 A32]))) "../System/ugui.c":7630:20 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 114 113 116 9 (set (reg:SI 421)
        (and:SI (reg:SI 118 [ _9 ])
            (const_int 1 [0x1]))) "../System/ugui.c":7630:15 90 {*arm_andsi3_insn}
     (nil))
(insn 116 114 117 9 (set (reg:SI 423)
        (zero_extend:SI (subreg:QI (reg:SI 421) 0))) "../System/ugui.c":7630:15 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 421)
        (nil)))
(insn 117 116 118 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 423)
            (const_int 0 [0]))) "../System/ugui.c":7630:15 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 423)
        (nil)))
(jump_insn 118 117 119 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../System/ugui.c":7630:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 128)
(note 119 118 120 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 120 119 121 10 (set (reg:SI 424)
        (and:SI (reg:SI 385 [ prephitmp_468 ])
            (const_int 32 [0x20]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 121 120 122 10 (set (reg:SI 327 [ _265 ])
        (zero_extend:SI (subreg:QI (reg:SI 424) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 424)
        (nil)))
(debug_insn 122 121 123 10 (debug_marker) "../System/ugui.c":7638:7 -1
     (nil))
(insn 123 122 125 10 (set (reg:SI 425)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":7638:24 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 125 123 128 10 (set (mem:QI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 1 [0x1])) [0 obj_252(D)->touch_state+0 S1 A8])
        (subreg:QI (reg:SI 425) 0)) "../System/ugui.c":7638:24 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 425)
        (nil)))
      ; pc falls through to BB 12
(code_label 128 125 129 11 764 (nil) [1 uses])
(note 129 128 130 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 130 129 131 11 (debug_marker) "../System/ugui.c":7632:10 -1
     (nil))
(insn 131 130 133 11 (set (reg:SI 427)
        (and:SI (reg:SI 118 [ _9 ])
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":7632:21 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _9 ])
        (nil)))
(insn 133 131 134 11 (set (mem:QI (reg/v/f:SI 326 [ chb ]) [0 chb_253->state+0 S1 A32])
        (subreg:QI (reg:SI 427) 0)) "../System/ugui.c":7632:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 427)
        (nil)))
(debug_insn 134 133 135 11 (debug_marker) "../System/ugui.c":7633:10 -1
     (nil))
(insn 135 134 136 11 (set (reg:SI 429)
        (ior:SI (reg:SI 385 [ prephitmp_468 ])
            (const_int 32 [0x20]))) "../System/ugui.c":7633:21 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 385 [ prephitmp_468 ])
        (nil)))
(insn 136 135 138 11 (set (reg:SI 385 [ prephitmp_468 ])
        (zero_extend:SI (subreg:QI (reg:SI 429) 0))) "../System/ugui.c":7633:21 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 429)
        (nil)))
(insn 138 136 139 11 (set (mem:QI (reg/v/f:SI 388 [ obj ]) [0 obj_252(D)->state+0 S1 A32])
        (subreg/s/v:QI (reg:SI 385 [ prephitmp_468 ]) 0)) "../System/ugui.c":7633:21 263 {*arm_movqi_insn}
     (nil))
(debug_insn 139 138 140 11 (debug_marker) "../System/ugui.c":7634:10 -1
     (nil))
(insn 140 139 142 11 (set (reg:SI 431)
        (const_int 5 [0x5])) "../System/ugui.c":7634:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 142 140 143 11 (set (mem:QI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 42 [0x2a])) [0 obj_252(D)->event+0 S1 A16])
        (subreg:QI (reg:SI 431) 0)) "../System/ugui.c":7634:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 431)
        (nil)))
(debug_insn 143 142 144 11 (debug_marker) "../System/ugui.c":7636:10 -1
     (nil))
(insn 144 143 145 11 (set (reg:SI 433 [ chb_253->checked ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 326 [ chb ])
                    (const_int 32 [0x20])) [0 chb_253->checked+0 S1 A32]))) "../System/ugui.c":7636:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 145 144 146 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 433 [ chb_253->checked ])
            (const_int 0 [0]))) "../System/ugui.c":7636:25 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 433 [ chb_253->checked ])
        (nil)))
(insn 146 145 148 11 (set (reg:SI 434)
        (eq:SI (reg:CC 100 cc)
            (const_int 0 [0]))) "../System/ugui.c":7636:25 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 148 146 149 11 (set (mem:QI (plus:SI (reg/v/f:SI 326 [ chb ])
                (const_int 32 [0x20])) [0 chb_253->checked+0 S1 A32])
        (subreg:QI (reg:SI 434) 0)) "../System/ugui.c":7636:25 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 434)
        (nil)))
(debug_insn 149 148 150 11 (debug_marker) "../System/ugui.c":7638:7 -1
     (nil))
(insn 150 149 152 11 (set (reg:SI 436)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":7638:24 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 152 150 153 11 (set (mem:QI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 1 [0x1])) [0 obj_252(D)->touch_state+0 S1 A8])
        (subreg:QI (reg:SI 436) 0)) "../System/ugui.c":7638:24 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 436)
        (nil)))
(debug_insn 153 152 156 11 (debug_marker) "../System/ugui.c":7644:4 -1
     (nil))
      ; pc falls through to BB 14
(code_label 156 153 157 12 759 (nil) [0 uses])
(note 157 156 158 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 158 157 159 12 (debug_marker) "../System/ugui.c":7644:4 -1
     (nil))
(insn 159 158 160 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 327 [ _265 ])
            (const_int 0 [0]))) "../System/ugui.c":7644:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 327 [ _265 ])
        (nil)))
(jump_insn 160 159 164 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 164)
            (pc))) "../System/ugui.c":7644:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 32066500 (nil)))
 -> 164)
      ; pc falls through to BB 85
(code_label 164 160 165 14 763 (nil) [1 uses])
(note 165 164 166 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 166 165 167 14 (debug_marker) "../System/ugui.c":7646:7 -1
     (nil))
(debug_insn 167 166 168 14 (var_location:SI wnd (reg/v/f:SI 387 [ wnd ])) "../System/ugui.c":7646:7 -1
     (nil))
(debug_insn 168 167 169 14 (var_location:SI a (debug_implicit_ptr:SI a)) "../System/ugui.c":7646:7 -1
     (nil))
(debug_insn 169 168 170 14 (debug_marker:BLK) "../System/ugui.c":6402:11 -1
     (nil))
(debug_insn 170 169 171 14 (debug_marker) "../System/ugui.c":6404:4 -1
     (nil))
(insn 171 170 172 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 387 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6404:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 172 171 173 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 222)
            (pc))) "../System/ugui.c":6404:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 9341556 (nil)))
 -> 222)
(note 173 172 174 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 174 173 176 16 (set (reg:SI 439 [ wnd_264(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 387 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_264(D)->state+0 S1 A32]))) "../System/ugui.c":6404:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 176 174 178 16 (set (reg:SI 440)
        (and:SI (reg:SI 439 [ wnd_264(D)->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":6404:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 439 [ wnd_264(D)->state ])
        (nil)))
(insn 178 176 179 16 (set (reg:SI 442)
        (zero_extend:SI (subreg:QI (reg:SI 440) 0))) "../System/ugui.c":6404:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 440)
        (nil)))
(insn 179 178 180 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 442)
            (const_int 0 [0]))) "../System/ugui.c":6404:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 442)
        (nil)))
(jump_insn 180 179 181 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 222)
            (pc))) "../System/ugui.c":6404:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 40909564 (nil)))
 -> 222)
(note 181 180 182 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 182 181 183 18 (debug_marker) "../System/ugui.c":6406:7 -1
     (nil))
(insn 183 182 184 18 (set (reg:SI 357 [ a$xs ])
        (mem:SI (plus:SI (reg/v/f:SI 387 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_264(D)->xs+0 S4 A32])) "../System/ugui.c":6406:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 184 183 185 18 (var_location:SI a$xs (reg:SI 357 [ a$xs ])) "../System/ugui.c":6406:13 -1
     (nil))
(debug_insn 185 184 186 18 (debug_marker) "../System/ugui.c":6407:7 -1
     (nil))
(insn 186 185 187 18 (set (reg:SI 354 [ a$ys ])
        (mem:SI (plus:SI (reg/v/f:SI 387 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_264(D)->ys+0 S4 A32])) "../System/ugui.c":6407:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 187 186 188 18 (var_location:SI a$ys (reg:SI 354 [ a$ys ])) "../System/ugui.c":6407:13 -1
     (nil))
(debug_insn 188 187 189 18 (debug_marker) "../System/ugui.c":6408:7 -1
     (nil))
(debug_insn 189 188 190 18 (debug_marker) "../System/ugui.c":6409:7 -1
     (nil))
(debug_insn 190 189 191 18 (debug_marker) "../System/ugui.c":6410:7 -1
     (nil))
(insn 191 190 192 18 (set (reg:SI 355 [ _358 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 387 [ wnd ])
                    (const_int 36 [0x24])) [0 wnd_264(D)->style+0 S1 A32]))) "../System/ugui.c":6410:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 192 191 194 18 (set (reg:SI 443)
        (and:SI (reg:SI 355 [ _358 ])
            (const_int 1 [0x1]))) "../System/ugui.c":6410:10 90 {*arm_andsi3_insn}
     (nil))
(insn 194 192 195 18 (set (reg:SI 445)
        (zero_extend:SI (subreg:QI (reg:SI 443) 0))) "../System/ugui.c":6410:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 443)
        (nil)))
(insn 195 194 196 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 445)
            (const_int 0 [0]))) "../System/ugui.c":6410:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 445)
        (nil)))
(jump_insn 196 195 197 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 206)
            (pc))) "../System/ugui.c":6410:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 206)
(note 197 196 198 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 198 197 199 20 (debug_marker) "../System/ugui.c":6412:10 -1
     (nil))
(insn 199 198 200 20 (set (reg:SI 357 [ a$xs ])
        (plus:SI (reg:SI 357 [ a$xs ])
            (const_int 3 [0x3]))) "../System/ugui.c":6412:15 7 {*arm_addsi3}
     (nil))
(debug_insn 200 199 201 20 (var_location:SI a$xs (reg:SI 357 [ a$xs ])) "../System/ugui.c":6412:15 -1
     (nil))
(debug_insn 201 200 202 20 (debug_marker) "../System/ugui.c":6413:10 -1
     (nil))
(insn 202 201 203 20 (set (reg:SI 354 [ a$ys ])
        (plus:SI (reg:SI 354 [ a$ys ])
            (const_int 3 [0x3]))) "../System/ugui.c":6413:15 7 {*arm_addsi3}
     (nil))
(debug_insn 203 202 204 20 (var_location:SI a$ys (reg:SI 354 [ a$ys ])) "../System/ugui.c":6413:15 -1
     (nil))
(debug_insn 204 203 205 20 (debug_marker) "../System/ugui.c":6414:10 -1
     (nil))
(debug_insn 205 204 206 20 (debug_marker) "../System/ugui.c":6415:10 -1
     (nil))
(code_label 206 205 207 21 767 (nil) [1 uses])
(note 207 206 208 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 208 207 209 21 (var_location:SI a$ys (reg:SI 354 [ a$ys ])) -1
     (nil))
(debug_insn 209 208 210 21 (var_location:SI a$xs (reg:SI 357 [ a$xs ])) -1
     (nil))
(debug_insn 210 209 211 21 (debug_marker) "../System/ugui.c":6417:7 -1
     (nil))
(insn 211 210 213 21 (set (reg:SI 446)
        (and:SI (reg:SI 355 [ _358 ])
            (const_int 2 [0x2]))) "../System/ugui.c":6417:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 355 [ _358 ])
        (nil)))
(insn 213 211 214 21 (set (reg:SI 448)
        (zero_extend:SI (subreg:QI (reg:SI 446) 0))) "../System/ugui.c":6417:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 446)
        (nil)))
(insn 214 213 215 21 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 448)
            (const_int 0 [0]))) "../System/ugui.c":6417:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 448)
        (nil)))
(jump_insn 215 214 216 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 222)
            (pc))) "../System/ugui.c":6417:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 222)
(note 216 215 217 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 217 216 218 23 (debug_marker) "../System/ugui.c":6419:10 -1
     (nil))
(insn 218 217 219 23 (set (reg:SI 449 [ wnd_264(D)->title.height ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 387 [ wnd ])
                    (const_int 68 [0x44])) [0 wnd_264(D)->title.height+0 S1 A32]))) "../System/ugui.c":6419:28 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 219 218 220 23 (set (reg:SI 450)
        (plus:SI (reg:SI 449 [ wnd_264(D)->title.height ])
            (const_int 1 [0x1]))) "../System/ugui.c":6419:35 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 449 [ wnd_264(D)->title.height ])
        (nil)))
(insn 220 219 221 23 (set (reg:SI 354 [ a$ys ])
        (plus:SI (reg:SI 354 [ a$ys ])
            (reg:SI 450))) "../System/ugui.c":6419:15 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 450)
        (nil)))
(debug_insn 221 220 222 23 (var_location:SI a$ys (reg:SI 354 [ a$ys ])) "../System/ugui.c":6419:15 -1
     (nil))
(code_label 222 221 223 24 766 (nil) [3 uses])
(note 223 222 224 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 224 223 225 24 (var_location:SI a$ys (reg:SI 354 [ a$ys ])) -1
     (nil))
(debug_insn 225 224 226 24 (var_location:SI a$xs (reg:SI 357 [ a$xs ])) -1
     (nil))
(debug_insn 226 225 227 24 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7646:7 -1
     (nil))
(debug_insn 227 226 228 24 (var_location:SI a (clobber (const_int 0 [0]))) "../System/ugui.c":7646:7 -1
     (nil))
(debug_insn 228 227 229 24 (debug_marker) "../System/ugui.c":7647:7 -1
     (nil))
(insn 229 228 230 24 (set (reg:SI 124 [ _18 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 24 [0x18])) [1 obj_252(D)->a_rel.xs+0 S4 A32])) "../System/ugui.c":7647:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 230 229 231 24 (set (reg/v:SI 125 [ x1 ])
        (plus:SI (reg:SI 124 [ _18 ])
            (reg:SI 357 [ a$xs ]))) "../System/ugui.c":7647:37 7 {*arm_addsi3}
     (nil))
(insn 231 230 232 24 (set (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 8 [0x8])) [1 obj_252(D)->a_abs.xs+0 S4 A32])
        (reg/v:SI 125 [ x1 ])) "../System/ugui.c":7647:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 232 231 233 24 (debug_marker) "../System/ugui.c":7648:7 -1
     (nil))
(insn 233 232 234 24 (set (reg:SI 126 [ _21 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 28 [0x1c])) [1 obj_252(D)->a_rel.ys+0 S4 A32])) "../System/ugui.c":7648:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 234 233 235 24 (set (reg/v:SI 379 [ y1 ])
        (plus:SI (reg:SI 126 [ _21 ])
            (reg:SI 354 [ a$ys ]))) "../System/ugui.c":7648:37 7 {*arm_addsi3}
     (nil))
(insn 235 234 236 24 (set (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 12 [0xc])) [1 obj_252(D)->a_abs.ys+0 S4 A32])
        (reg/v:SI 379 [ y1 ])) "../System/ugui.c":7648:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 236 235 237 24 (debug_marker) "../System/ugui.c":7649:7 -1
     (nil))
(insn 237 236 238 24 (set (reg:SI 127 [ _24 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 32 [0x20])) [1 obj_252(D)->a_rel.xe+0 S4 A32])) "../System/ugui.c":7649:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 238 237 239 24 (set (reg/v:SI 128 [ x2 ])
        (plus:SI (reg:SI 127 [ _24 ])
            (reg:SI 357 [ a$xs ]))) "../System/ugui.c":7649:37 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 357 [ a$xs ])
        (nil)))
(insn 239 238 240 24 (set (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 16 [0x10])) [1 obj_252(D)->a_abs.xe+0 S4 A32])
        (reg/v:SI 128 [ x2 ])) "../System/ugui.c":7649:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 240 239 241 24 (debug_marker) "../System/ugui.c":7650:7 -1
     (nil))
(insn 241 240 242 24 (set (reg:SI 129 [ _26 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 36 [0x24])) [1 obj_252(D)->a_rel.ye+0 S4 A32])) "../System/ugui.c":7650:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 242 241 243 24 (set (reg/v:SI 130 [ y2 ])
        (plus:SI (reg:SI 129 [ _26 ])
            (reg:SI 354 [ a$ys ]))) "../System/ugui.c":7650:37 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 354 [ a$ys ])
        (nil)))
(insn 243 242 244 24 (set (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 20 [0x14])) [1 obj_252(D)->a_abs.ye+0 S4 A32])
        (reg/v:SI 130 [ y2 ])) "../System/ugui.c":7650:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 244 243 246 24 (debug_marker) "../System/ugui.c":7651:7 -1
     (nil))
(insn 246 244 247 24 (set (reg:SI 451 [ wnd_264(D)->ye ])
        (mem:SI (plus:SI (reg/v/f:SI 387 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_264(D)->ye+0 S4 A32])) "../System/ugui.c":7651:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 247 246 248 24 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ y2 ])
            (reg:SI 451 [ wnd_264(D)->ye ]))) "../System/ugui.c":7651:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 451 [ wnd_264(D)->ye ])
        (nil)))
(jump_insn 248 247 249 24 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1067)
            (pc))) "../System/ugui.c":7651:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 1067)
(note 249 248 250 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 250 249 251 25 (debug_marker) "../System/ugui.c":7652:7 -1
     (nil))
(insn 251 250 252 25 (set (reg:SI 452 [ wnd_264(D)->xe ])
        (mem:SI (plus:SI (reg/v/f:SI 387 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_264(D)->xe+0 S4 A32])) "../System/ugui.c":7652:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 252 251 253 25 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ x2 ])
            (reg:SI 452 [ wnd_264(D)->xe ]))) "../System/ugui.c":7652:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 452 [ wnd_264(D)->xe ])
        (nil)))
(jump_insn 253 252 254 25 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1067)
            (pc))) "../System/ugui.c":7652:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 1067)
(note 254 253 255 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 255 254 256 26 (debug_marker) "../System/ugui.c":7654:7 -1
     (nil))
(insn 256 255 258 26 (set (reg:SI 453)
        (and:SI (reg:SI 385 [ prephitmp_468 ])
            (const_int 8 [0x8]))) "../System/ugui.c":7654:10 90 {*arm_andsi3_insn}
     (nil))
(insn 258 256 259 26 (set (reg:SI 455)
        (zero_extend:SI (subreg:QI (reg:SI 453) 0))) "../System/ugui.c":7654:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 453)
        (nil)))
(insn 259 258 260 26 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 455)
            (const_int 0 [0]))) "../System/ugui.c":7654:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 455)
        (nil)))
(jump_insn 260 259 261 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 905)
            (pc))) "../System/ugui.c":7654:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 905)
(note 261 260 262 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 262 261 263 27 (debug_marker) "../System/ugui.c":7657:10 -1
     (nil))
(insn 263 262 265 27 (set (reg:SI 457 [ chb_253->style ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 326 [ chb ])
                    (const_int 1 [0x1])) [0 chb_253->style+0 S1 A8]))) "../System/ugui.c":7657:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 265 263 267 27 (set (reg:SI 458)
        (and:SI (reg:SI 457 [ chb_253->style ])
            (const_int 1 [0x1]))) "../System/ugui.c":7657:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 457 [ chb_253->style ])
        (nil)))
(insn 267 265 268 27 (set (reg:SI 460)
        (zero_extend:SI (subreg:QI (reg:SI 458) 0))) "../System/ugui.c":7657:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 458)
        (nil)))
(insn 268 267 269 27 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 460)
            (const_int 0 [0]))) "../System/ugui.c":7657:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 460)
        (nil)))
(jump_insn 269 268 270 27 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1072)
            (pc))) "../System/ugui.c":7657:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1072)
(note 270 269 7 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 7 270 8 28 (set (reg:SI 384 [ prephitmp_460 ])
        (const_int 3 [0x3])) "../System/ugui.c":7657:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 1072 28 (set (reg:SI 383 [ prephitmp_451 ])
        (const_int 1 [0x1])) "../System/ugui.c":7657:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 30
(code_label 1072 8 1071 29 800 (nil) [1 uses])
(note 1071 1072 5 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 5 1071 6 29 (set (reg:SI 384 [ prephitmp_460 ])
        (const_int 9 [0x9])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 5 271 29 (set (reg:SI 383 [ prephitmp_451 ])
        (const_int 3 [0x3])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 271 6 272 30 770 (nil) [0 uses])
(note 272 271 273 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 273 272 274 30 (var_location:QI d (clobber (const_int 0 [0]))) "../System/ugui.c":7657:13 -1
     (nil))
(debug_insn 274 273 275 30 (debug_marker) "../System/ugui.c":7658:10 -1
     (nil))
(insn 275 274 276 30 (set (reg/f:SI 135 [ _32 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 326 [ chb ])
                (const_int 20 [0x14])) [19 chb_253->font+0 S4 A32])) "../System/ugui.c":7658:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 276 275 277 30 (set (reg:SI 461 [ _32->char_width ])
        (mem:SI (plus:SI (reg/f:SI 135 [ _32 ])
                (const_int 8 [0x8])) [1 _32->char_width+0 S4 A32])) "../System/ugui.c":7658:89 728 {*thumb2_movsi_vfp}
     (nil))
(insn 277 276 278 30 (set (reg:SI 462 [ _32->char_height ])
        (mem:SI (plus:SI (reg/f:SI 135 [ _32 ])
                (const_int 12 [0xc])) [1 _32->char_height+0 S4 A32])) "../System/ugui.c":7658:89 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 135 [ _32 ])
        (nil)))
(insn 278 277 279 30 (parallel [
            (set (reg:SI 138 [ _35 ])
                (smax:SI (reg:SI 461 [ _32->char_width ])
                    (reg:SI 462 [ _32->char_height ])))
            (clobber (reg:CC 100 cc))
        ]) "../System/ugui.c":7658:89 970 {*thumb2_smaxsi3}
     (expr_list:REG_DEAD (reg:SI 462 [ _32->char_height ])
        (expr_list:REG_DEAD (reg:SI 461 [ _32->char_width ])
            (expr_list:REG_UNUSED (reg:CC 100 cc)
                (nil)))))
(debug_insn 279 278 280 30 (var_location:QI d2 (subreg:QI (reg:SI 138 [ _35 ]) 0)) "../System/ugui.c":7658:13 -1
     (nil))
(debug_insn 280 279 281 30 (debug_marker) "../System/ugui.c":7661:10 -1
     (nil))
(insn 281 280 283 30 (set (reg:SI 463)
        (and:SI (reg:SI 385 [ prephitmp_468 ])
            (const_int 64 [0x40]))) "../System/ugui.c":7661:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 385 [ prephitmp_468 ])
        (nil)))
(insn 283 281 284 30 (set (reg:SI 465)
        (zero_extend:SI (subreg:QI (reg:SI 463) 0))) "../System/ugui.c":7661:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 463)
        (nil)))
(insn 284 283 285 30 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 465)
            (const_int 0 [0]))) "../System/ugui.c":7661:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 465)
        (nil)))
(jump_insn 285 284 286 30 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 298)
            (pc))) "../System/ugui.c":7661:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 298)
(note 286 285 287 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 287 286 289 31 (set (reg:SI 467 [ chb_253->state ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 326 [ chb ]) [0 chb_253->state+0 S1 A32]))) "../System/ugui.c":7661:47 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 289 287 291 31 (set (reg:SI 468)
        (and:SI (reg:SI 467 [ chb_253->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":7661:47 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 467 [ chb_253->state ])
        (nil)))
(insn 291 289 292 31 (set (reg:SI 470)
        (zero_extend:SI (subreg:QI (reg:SI 468) 0))) "../System/ugui.c":7661:47 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 468)
        (nil)))
(insn 292 291 293 31 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 470)
            (const_int 0 [0]))) "../System/ugui.c":7661:47 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 470)
        (nil)))
(jump_insn 293 292 294 31 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 298)
            (pc))) "../System/ugui.c":7661:47 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 298)
(note 294 293 295 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 295 294 298 32 (set (reg:SI 347 [ _343 ])
        (zero_extend:SI (subreg:QI (reg:SI 138 [ _35 ]) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138 [ _35 ])
        (nil)))
      ; pc falls through to BB 52
(code_label 298 295 299 33 771 (nil) [2 uses])
(note 299 298 300 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 300 299 301 33 (debug_marker) "../System/ugui.c":7664:13 -1
     (nil))
(debug_insn 301 300 302 33 (var_location:SI wnd (reg/v/f:SI 387 [ wnd ])) "../System/ugui.c":7664:13 -1
     (nil))
(debug_insn 302 301 303 33 (var_location:SI obj (reg/v/f:SI 388 [ obj ])) "../System/ugui.c":7664:13 -1
     (nil))
(debug_insn 303 302 304 33 (debug_marker:BLK) "../System/ugui.c":5684:6 -1
     (nil))
(debug_insn 304 303 305 33 (debug_marker) "../System/ugui.c":5686:2 -1
     (nil))
(debug_insn 305 304 306 33 (debug_marker) "../System/ugui.c":5687:2 -1
     (nil))
(insn 306 305 308 33 (set (reg:SI 471)
        (const_int 2 [0x2])) "../System/ugui.c":5687:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 308 306 309 33 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -41 [0xffffffffffffffd7])) [0 MEM[(struct  *)_314].event+0 S1 A8])
        (subreg:QI (reg:SI 471) 0)) "../System/ugui.c":5687:12 263 {*arm_movqi_insn}
     (nil))
(debug_insn 309 308 312 33 (debug_marker) "../System/ugui.c":5688:2 -1
     (nil))
(insn 312 309 313 33 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -44 [0xffffffffffffffd4])) [0 MEM[(struct  *)_314].type+0 S1 A32])
        (subreg:QI (reg:SI 471) 0)) "../System/ugui.c":5688:11 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 471)
        (nil)))
(debug_insn 313 312 314 33 (debug_marker) "../System/ugui.c":5689:2 -1
     (nil))
(insn 314 313 316 33 (set (reg:SI 475 [ obj_252(D)->type ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 388 [ obj ])
                    (const_int 40 [0x28])) [0 obj_252(D)->type+0 S1 A32]))) "../System/ugui.c":5689:9 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 316 314 317 33 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -43 [0xffffffffffffffd5])) [0 MEM[(struct  *)_314].id+0 S1 A8])
        (subreg:QI (reg:SI 475 [ obj_252(D)->type ]) 0)) "../System/ugui.c":5689:9 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 475 [ obj_252(D)->type ])
        (nil)))
(debug_insn 317 316 318 33 (debug_marker) "../System/ugui.c":5690:2 -1
     (nil))
(insn 318 317 320 33 (set (reg:SI 477 [ obj_252(D)->id ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 388 [ obj ])
                    (const_int 41 [0x29])) [0 obj_252(D)->id+0 S1 A8]))) "../System/ugui.c":5690:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 320 318 321 33 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -42 [0xffffffffffffffd6])) [0 MEM[(struct  *)_314].sub_id+0 S1 A16])
        (subreg:QI (reg:SI 477 [ obj_252(D)->id ]) 0)) "../System/ugui.c":5690:13 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 477 [ obj_252(D)->id ])
        (nil)))
(debug_insn 321 320 322 33 (debug_marker) "../System/ugui.c":5691:2 -1
     (nil))
(insn 322 321 323 33 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -40 [0xffffffffffffffd8])) [10 MEM[(struct  *)_314].src+0 S4 A32])
        (reg/v/f:SI 388 [ obj ])) "../System/ugui.c":5691:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 323 322 324 33 (debug_marker) "../System/ugui.c":5693:2 -1
     (nil))
(insn 324 323 325 33 (set (reg/f:SI 699)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -44 [0xffffffffffffffd4]))) "../System/ugui.c":5693:2 7 {*arm_addsi3}
     (nil))
(insn 325 324 326 33 (set (reg/f:SI 480 [ wnd_264(D)->cb ])
        (mem/f:SI (plus:SI (reg/v/f:SI 387 [ wnd ])
                (const_int 72 [0x48])) [20 wnd_264(D)->cb+0 S4 A32])) "../System/ugui.c":5693:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 326 325 327 33 (set (reg:SI 0 r0)
        (reg/f:SI 699)) "../System/ugui.c":5693:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -44 [0xffffffffffffffd4]))
        (nil)))
(call_insn 327 326 328 33 (parallel [
            (call (mem:SI (reg/f:SI 480 [ wnd_264(D)->cb ]) [0 *_318 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":5693:2 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 480 [ wnd_264(D)->cb ])
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (nil)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 328 327 329 33 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7664:13 -1
     (nil))
(debug_insn 329 328 330 33 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7664:13 -1
     (nil))
(debug_insn 330 329 331 33 (debug_marker) "../System/ugui.c":7666:13 -1
     (nil))
(insn 331 330 332 33 (set (reg:SI 140 [ _37 ])
        (mem:SI (plus:SI (reg/v/f:SI 326 [ chb ])
                (const_int 8 [0x8])) [1 chb_253->bc+0 S4 A32])) "../System/ugui.c":7666:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 332 331 333 33 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [1 MEM[(struct  *)_314].bc+0 S4 A32])
        (reg:SI 140 [ _37 ])) "../System/ugui.c":7666:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 333 332 334 33 (debug_marker) "../System/ugui.c":7667:13 -1
     (nil))
(insn 334 333 335 33 (set (reg:SI 141 [ _38 ])
        (mem:SI (plus:SI (reg/v/f:SI 326 [ chb ])
                (const_int 4 [0x4])) [1 chb_253->fc+0 S4 A32])) "../System/ugui.c":7667:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 335 334 336 33 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -20 [0xffffffffffffffec])) [1 MEM[(struct  *)_314].fc+0 S4 A32])
        (reg:SI 141 [ _38 ])) "../System/ugui.c":7667:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 336 335 337 33 (debug_marker) "../System/ugui.c":7669:13 -1
     (nil))
(insn 337 336 339 33 (set (reg:SI 482 [ chb_253->state ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 326 [ chb ]) [0 chb_253->state+0 S1 A32]))) "../System/ugui.c":7669:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 339 337 341 33 (set (reg:SI 483)
        (and:SI (reg:SI 482 [ chb_253->state ])
            (const_int 1 [0x1]))) "../System/ugui.c":7669:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 482 [ chb_253->state ])
        (nil)))
(insn 341 339 342 33 (set (reg:SI 485)
        (zero_extend:SI (subreg:QI (reg:SI 483) 0))) "../System/ugui.c":7669:15 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 483)
        (nil)))
(insn 342 341 343 33 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 485)
            (const_int 0 [0]))) "../System/ugui.c":7669:15 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 485)
        (nil)))
(jump_insn 343 342 344 33 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 348)
            (pc))) "../System/ugui.c":7669:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 348)
(note 344 343 345 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 345 344 348 34 (set (reg:SI 133 [ prephitmp_30 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 326 [ chb ])
                    (const_int 1 [0x1])) [0 chb_253->style+0 S1 A8]))) "../System/ugui.c":7672:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
      ; pc falls through to BB 40
(code_label 348 345 349 35 773 (nil) [1 uses])
(note 349 348 350 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 350 349 351 35 (debug_marker) "../System/ugui.c":7672:16 -1
     (nil))
(insn 351 350 352 35 (set (reg:SI 133 [ prephitmp_30 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 326 [ chb ])
                    (const_int 1 [0x1])) [0 chb_253->style+0 S1 A8]))) "../System/ugui.c":7672:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 352 351 354 35 (set (reg:SI 486)
        (and:SI (reg:SI 133 [ prephitmp_30 ])
            (const_int 2 [0x2]))) "../System/ugui.c":7672:18 90 {*arm_andsi3_insn}
     (nil))
(insn 354 352 355 35 (set (reg:SI 488)
        (zero_extend:SI (subreg:QI (reg:SI 486) 0))) "../System/ugui.c":7672:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 486)
        (nil)))
(insn 355 354 356 35 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 488)
            (const_int 0 [0]))) "../System/ugui.c":7672:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 488)
        (nil)))
(jump_insn 356 355 357 35 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 364)
            (pc))) "../System/ugui.c":7672:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 364)
(note 357 356 358 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(debug_insn 358 357 359 36 (debug_marker) "../System/ugui.c":7675:19 -1
     (nil))
(insn 359 358 360 36 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [1 MEM[(struct  *)_314].bc+0 S4 A32])
        (reg:SI 141 [ _38 ])) "../System/ugui.c":7675:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 360 359 361 36 (debug_marker) "../System/ugui.c":7676:19 -1
     (nil))
(insn 361 360 9 36 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -20 [0xffffffffffffffec])) [1 MEM[(struct  *)_314].fc+0 S4 A32])
        (reg:SI 140 [ _37 ])) "../System/ugui.c":7676:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _37 ])
        (nil)))
(insn 9 361 364 36 (set (reg:SI 140 [ _37 ])
        (reg:SI 141 [ _38 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141 [ _38 ])
        (nil)))
      ; pc falls through to BB 40
(code_label 364 9 365 37 775 (nil) [1 uses])
(note 365 364 366 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 366 365 367 37 (debug_marker) "../System/ugui.c":7679:21 -1
     (nil))
(insn 367 366 369 37 (set (reg:SI 489)
        (and:SI (reg:SI 133 [ prephitmp_30 ])
            (const_int 4 [0x4]))) "../System/ugui.c":7679:24 90 {*arm_andsi3_insn}
     (nil))
(insn 369 367 370 37 (set (reg:SI 491)
        (zero_extend:SI (subreg:QI (reg:SI 489) 0))) "../System/ugui.c":7679:24 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 489)
        (nil)))
(insn 370 369 371 37 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 491)
            (const_int 0 [0]))) "../System/ugui.c":7679:24 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 491)
        (nil)))
(jump_insn 371 370 372 37 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 379)
            (pc))) "../System/ugui.c":7679:24 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 379)
(note 372 371 373 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(debug_insn 373 372 374 39 (debug_marker) "../System/ugui.c":7681:19 -1
     (nil))
(insn 374 373 375 39 (set (reg:SI 140 [ _37 ])
        (mem:SI (plus:SI (reg/v/f:SI 326 [ chb ])
                (const_int 16 [0x10])) [1 chb_253->abc+0 S4 A32])) "../System/ugui.c":7681:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 375 374 376 39 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [1 MEM[(struct  *)_314].bc+0 S4 A32])
        (reg:SI 140 [ _37 ])) "../System/ugui.c":7681:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 376 375 377 39 (debug_marker) "../System/ugui.c":7682:19 -1
     (nil))
(insn 377 376 378 39 (set (reg:SI 492 [ chb_253->afc ])
        (mem:SI (plus:SI (reg/v/f:SI 326 [ chb ])
                (const_int 12 [0xc])) [1 chb_253->afc+0 S4 A32])) "../System/ugui.c":7682:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 378 377 379 39 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -20 [0xffffffffffffffec])) [1 MEM[(struct  *)_314].fc+0 S4 A32])
        (reg:SI 492 [ chb_253->afc ])) "../System/ugui.c":7682:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 492 [ chb_253->afc ])
        (nil)))
(code_label 379 378 380 40 774 (nil) [1 uses])
(note 380 379 381 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 381 380 382 40 (debug_marker) "../System/ugui.c":7685:13 -1
     (nil))
(insn 382 381 384 40 (set (reg:SI 493)
        (and:SI (reg:SI 133 [ prephitmp_30 ])
            (const_int 16 [0x10]))) "../System/ugui.c":7685:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ prephitmp_30 ])
        (nil)))
(insn 384 382 385 40 (set (reg:SI 495)
        (zero_extend:SI (subreg:QI (reg:SI 493) 0))) "../System/ugui.c":7685:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 493)
        (nil)))
(insn 385 384 386 40 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 495)
            (const_int 0 [0]))) "../System/ugui.c":7685:16 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 495)
        (nil)))
(jump_insn 386 385 387 40 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 484)
            (pc))) "../System/ugui.c":7685:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 484)
(note 387 386 388 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 388 387 389 41 (debug_marker) "../System/ugui.c":7686:16 -1
     (nil))
(insn 389 388 390 41 (set (reg:SI 496 [ obj_252(D)->a_abs.xs ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 8 [0x8])) [1 obj_252(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":7686:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 390 389 391 41 (set (reg/v:SI 145 [ x1 ])
        (plus:SI (reg:SI 383 [ prephitmp_451 ])
            (reg:SI 496 [ obj_252(D)->a_abs.xs ]))) "../System/ugui.c":7686:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 496 [ obj_252(D)->a_abs.xs ])
        (nil)))
(insn 391 390 392 41 (set (reg:SI 497 [ obj_252(D)->a_abs.ys ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 12 [0xc])) [1 obj_252(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":7686:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 392 391 393 41 (set (reg/v:SI 369 [ y1 ])
        (plus:SI (reg:SI 383 [ prephitmp_451 ])
            (reg:SI 497 [ obj_252(D)->a_abs.ys ]))) "../System/ugui.c":7686:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 497 [ obj_252(D)->a_abs.ys ])
        (nil)))
(insn 393 392 394 41 (set (reg:SI 498 [ obj_252(D)->a_abs.xe ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 16 [0x10])) [1 obj_252(D)->a_abs.xe+0 S4 A32])) "../System/ugui.c":7686:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 394 393 395 41 (set (reg/v:SI 148 [ x2 ])
        (minus:SI (reg:SI 498 [ obj_252(D)->a_abs.xe ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7686:16 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 498 [ obj_252(D)->a_abs.xe ])
        (nil)))
(insn 395 394 396 41 (set (reg:SI 499 [ obj_252(D)->a_abs.ye ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 20 [0x14])) [1 obj_252(D)->a_abs.ye+0 S4 A32])) "../System/ugui.c":7686:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 396 395 397 41 (set (reg/v:SI 150 [ y2 ])
        (minus:SI (reg:SI 499 [ obj_252(D)->a_abs.ye ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7686:16 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 499 [ obj_252(D)->a_abs.ye ])
        (nil)))
(debug_insn 397 396 398 41 (var_location:SI D#84 (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
            (const_int -16 [0xfffffffffffffff0])) [1 MEM[(struct  *)_314].bc+0 S4 A32])) "../System/ugui.c":7686:16 -1
     (nil))
(debug_insn 398 397 399 41 (var_location:SI x1 (reg/v:SI 145 [ x1 ])) "../System/ugui.c":7686:16 -1
     (nil))
(debug_insn 399 398 400 41 (var_location:SI y1 (reg/v:SI 369 [ y1 ])) "../System/ugui.c":7686:16 -1
     (nil))
(debug_insn 400 399 401 41 (var_location:SI x2 (reg/v:SI 148 [ x2 ])) "../System/ugui.c":7686:16 -1
     (nil))
(debug_insn 401 400 402 41 (var_location:SI y2 (reg/v:SI 150 [ y2 ])) "../System/ugui.c":7686:16 -1
     (nil))
(debug_insn 402 401 403 41 (var_location:SI c (debug_expr:SI D#84)) "../System/ugui.c":7686:16 -1
     (nil))
(debug_insn 403 402 404 41 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 404 403 405 41 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 405 404 406 41 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 406 405 407 41 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ x1 ])
            (reg/v:SI 148 [ x2 ]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 407 406 408 41 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 409)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 409)
(note 408 407 10 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 10 408 11 42 (set (reg:SI 389 [ x1 ])
        (reg/v:SI 145 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 145 [ x1 ])
        (nil)))
(insn 11 10 12 42 (set (reg/v:SI 145 [ x1 ])
        (reg/v:SI 148 [ x2 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 148 [ x2 ])
        (nil)))
(insn 12 11 409 42 (set (reg/v:SI 148 [ x2 ])
        (reg:SI 389 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 389 [ x1 ])
        (nil)))
(code_label 409 12 410 43 777 (nil) [1 uses])
(note 410 409 411 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(debug_insn 411 410 412 43 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 412 411 413 43 (var_location:SI x2 (reg/v:SI 148 [ x2 ])) -1
     (nil))
(debug_insn 413 412 414 43 (var_location:SI x1 (reg/v:SI 145 [ x1 ])) -1
     (nil))
(debug_insn 414 413 415 43 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 415 414 416 43 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 369 [ y1 ])
            (reg/v:SI 150 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 416 415 420 43 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 1046)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1046)
      ; pc falls through to BB 83
(note 420 416 421 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 421 420 422 44 (var_location:SI m (reg/v:SI 369 [ y1 ])) -1
     (nil))
(debug_insn 422 421 423 44 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 423 422 424 44 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ y2 ])
            (reg/v:SI 369 [ y1 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 424 423 1056 44 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 472)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673292 (nil)))
 -> 472)
      ; pc falls through to BB 51
(code_label 1056 424 428 45 799 (nil) [1 uses])
(note 428 1056 429 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(debug_insn 429 428 430 45 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 430 429 431 45 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 140 [ _37 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 431 430 432 45 (set (reg/f:SI 500 [ gui.4_416->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 382 [ gui.4_416 ])
                (const_int 124 [0x7c])) [10 gui.4_416->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 382 [ gui.4_416 ])
        (nil)))
(insn 432 431 433 45 (set (reg:SI 3 r3)
        (reg/v:SI 150 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 433 432 434 45 (set (reg:SI 2 r2)
        (reg/v:SI 148 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 434 433 435 45 (set (reg:SI 1 r1)
        (reg/v:SI 369 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 435 434 436 45 (set (reg:SI 0 r0)
        (reg/v:SI 145 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 436 435 437 45 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 500 [ gui.4_416->driver[1].driver ]) [0 *_375 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 500 [ gui.4_416->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 437 436 439 45 (set (reg:SI 501)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 439 437 440 45 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 501)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 501)
        (nil)))
(jump_insn 440 439 459 45 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 484)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 484)
      ; pc falls through to BB 44
(code_label 459 440 445 47 782 (nil) [1 uses])
(note 445 459 446 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 446 445 447 47 (var_location:SI n (reg/v:SI 368 [ n ])) -1
     (nil))
(debug_insn 447 446 449 47 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 449 447 450 47 (set (reg/f:SI 503 [ gui ])
        (mem/f/c:SI (reg/f:SI 698) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 450 449 451 47 (set (reg/f:SI 504 [ gui.6_381->pset ])
        (mem/f:SI (reg/f:SI 503 [ gui ]) [3 gui.6_381->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 503 [ gui ])
        (nil)))
(insn 451 450 452 47 (set (reg:SI 2 r2)
        (reg:SI 140 [ _37 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 452 451 453 47 (set (reg:SI 1 r1)
        (reg/v:SI 369 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 453 452 454 47 (set (reg:SI 0 r0)
        (reg/v:SI 368 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 454 453 455 47 (parallel [
            (call (mem:SI (reg/f:SI 504 [ gui.6_381->pset ]) [0 *_382 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 504 [ gui.6_381->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 455 454 456 47 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 456 455 457 47 (set (reg/v:SI 368 [ n ])
        (plus:SI (reg/v:SI 368 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 457 456 458 47 (var_location:SI n (reg/v:SI 368 [ n ])) -1
     (nil))
(debug_insn 458 457 460 47 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 460 458 461 47 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 148 [ x2 ])
            (reg/v:SI 368 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 461 460 462 47 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 459)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 459)
(note 462 461 463 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(debug_insn 463 462 464 48 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 464 463 465 48 (set (reg/v:SI 369 [ y1 ])
        (plus:SI (reg/v:SI 369 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 465 464 466 48 (var_location:SI m (reg/v:SI 369 [ y1 ])) -1
     (nil))
(debug_insn 466 465 467 48 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 467 466 468 48 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 369 [ y1 ])
            (reg/v:SI 150 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 468 467 472 48 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 477)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 477)
      ; pc falls through to BB 51
(code_label 472 468 473 49 780 (nil) [1 uses])
(note 473 472 474 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(debug_insn 474 473 475 49 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(insn 475 474 476 49 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ x1 ])
            (reg/v:SI 148 [ x2 ]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 476 475 477 49 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 484)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 484)
(code_label 477 476 478 50 783 (nil) [1 uses])
(note 478 477 479 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(debug_insn 479 478 480 50 (var_location:SI m (reg/v:SI 369 [ y1 ])) -1
     (nil))
(debug_insn 480 479 481 50 (var_location:SI n (reg/v:SI 145 [ x1 ])) -1
     (nil))
(debug_insn 481 480 13 50 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 13 481 484 50 (set (reg/v:SI 368 [ n ])
        (reg/v:SI 145 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 47
(code_label 484 13 485 51 776 (nil) [3 uses])
(note 485 484 486 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(debug_insn 486 485 487 51 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":7686:16 -1
     (nil))
(debug_insn 487 486 488 51 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":7686:16 -1
     (nil))
(debug_insn 488 487 489 51 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":7686:16 -1
     (nil))
(debug_insn 489 488 490 51 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":7686:16 -1
     (nil))
(debug_insn 490 489 491 51 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":7686:16 -1
     (nil))
(debug_insn 491 490 492 51 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":7686:16 -1
     (nil))
(debug_insn 492 491 493 51 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":7686:16 -1
     (nil))
(debug_insn 493 492 494 51 (debug_marker) "../System/ugui.c":7693:13 -1
     (nil))
(insn 494 493 495 51 (set (reg:SI 347 [ _343 ])
        (zero_extend:SI (subreg:QI (reg:SI 138 [ _35 ]) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138 [ _35 ])
        (nil)))
(insn 495 494 496 51 (set (reg:SI 506 [ obj_252(D)->a_abs.xs ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 8 [0x8])) [1 obj_252(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":7693:38 728 {*thumb2_movsi_vfp}
     (nil))
(insn 496 495 497 51 (set (reg:SI 505)
        (plus:SI (reg:SI 347 [ _343 ])
            (reg:SI 506 [ obj_252(D)->a_abs.xs ]))) "../System/ugui.c":7693:38 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 506 [ obj_252(D)->a_abs.xs ])
        (nil)))
(insn 497 496 498 51 (set (reg:SI 507)
        (plus:SI (reg:SI 505)
            (reg:SI 384 [ prephitmp_460 ]))) "../System/ugui.c":7693:43 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 505)
        (expr_list:REG_DEAD (reg:SI 384 [ prephitmp_460 ])
            (nil))))
(insn 498 497 499 51 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -36 [0xffffffffffffffdc])) [1 MEM[(struct  *)_314].a.xs+0 S4 A32])
        (reg:SI 507)) "../System/ugui.c":7693:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 507)
        (nil)))
(debug_insn 499 498 500 51 (debug_marker) "../System/ugui.c":7694:13 -1
     (nil))
(insn 500 499 501 51 (set (reg:SI 509 [ obj_252(D)->a_abs.ys ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 12 [0xc])) [1 obj_252(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":7694:38 728 {*thumb2_movsi_vfp}
     (nil))
(insn 501 500 502 51 (set (reg:SI 508)
        (plus:SI (reg:SI 509 [ obj_252(D)->a_abs.ys ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7694:38 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 509 [ obj_252(D)->a_abs.ys ])
        (nil)))
(insn 502 501 503 51 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -32 [0xffffffffffffffe0])) [1 MEM[(struct  *)_314].a.ys+0 S4 A32])
        (reg:SI 508)) "../System/ugui.c":7694:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 508)
        (nil)))
(debug_insn 503 502 504 51 (debug_marker) "../System/ugui.c":7695:13 -1
     (nil))
(insn 504 503 505 51 (set (reg:SI 510 [ obj_252(D)->a_abs.xe ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 16 [0x10])) [1 obj_252(D)->a_abs.xe+0 S4 A32])) "../System/ugui.c":7695:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 505 504 506 51 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 MEM[(struct  *)_314].a.xe+0 S4 A32])
        (reg:SI 510 [ obj_252(D)->a_abs.xe ])) "../System/ugui.c":7695:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 510 [ obj_252(D)->a_abs.xe ])
        (nil)))
(debug_insn 506 505 507 51 (debug_marker) "../System/ugui.c":7696:13 -1
     (nil))
(insn 507 506 508 51 (set (reg:SI 511 [ obj_252(D)->a_abs.ye ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 20 [0x14])) [1 obj_252(D)->a_abs.ye+0 S4 A32])) "../System/ugui.c":7696:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 508 507 509 51 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 MEM[(struct  *)_314].a.ye+0 S4 A32])
        (reg:SI 511 [ obj_252(D)->a_abs.ye ])) "../System/ugui.c":7696:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 511 [ obj_252(D)->a_abs.ye ])
        (nil)))
(debug_insn 509 508 510 51 (debug_marker) "../System/ugui.c":7697:13 -1
     (nil))
(insn 510 509 512 51 (set (reg:SI 512 [ chb_253->align ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 326 [ chb ])
                    (const_int 24 [0x18])) [0 chb_253->align+0 S1 A32]))) "../System/ugui.c":7697:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 512 510 513 51 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 MEM[(struct  *)_314].align+0 S1 A32])
        (subreg:QI (reg:SI 512 [ chb_253->align ]) 0)) "../System/ugui.c":7697:23 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 512 [ chb_253->align ])
        (nil)))
(debug_insn 513 512 514 51 (debug_marker) "../System/ugui.c":7698:13 -1
     (nil))
(insn 514 513 515 51 (set (reg/f:SI 514 [ chb_253->font ])
        (mem/f:SI (plus:SI (reg/v/f:SI 326 [ chb ])
                (const_int 20 [0x14])) [19 chb_253->font+0 S4 A32])) "../System/ugui.c":7698:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 515 514 516 51 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -40 [0xffffffffffffffd8])) [19 MEM[(struct  *)_314].font+0 S4 A32])
        (reg/f:SI 514 [ chb_253->font ])) "../System/ugui.c":7698:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 514 [ chb_253->font ])
        (nil)))
(debug_insn 516 515 517 51 (debug_marker) "../System/ugui.c":7699:13 -1
     (nil))
(insn 517 516 518 51 (set (reg:SI 515)
        (const_int 2 [0x2])) "../System/ugui.c":7699:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 518 517 519 51 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 MEM[(struct  *)_314].h_space+0 S4 A32])
        (reg:SI 515)) "../System/ugui.c":7699:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 519 518 521 51 (debug_marker) "../System/ugui.c":7700:13 -1
     (nil))
(insn 521 519 522 51 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 MEM[(struct  *)_314].v_space+0 S4 A32])
        (reg:SI 515)) "../System/ugui.c":7700:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 522 521 523 51 (debug_marker) "../System/ugui.c":7701:13 -1
     (nil))
(insn 523 522 524 51 (set (reg/f:SI 517 [ chb_253->str ])
        (mem/f:SI (plus:SI (reg/v/f:SI 326 [ chb ])
                (const_int 28 [0x1c])) [18 chb_253->str+0 S4 A32])) "../System/ugui.c":7701:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 524 523 525 51 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -44 [0xffffffffffffffd4])) [18 MEM[(struct  *)_314].str+0 S4 A32])
        (reg/f:SI 517 [ chb_253->str ])) "../System/ugui.c":7701:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 517 [ chb_253->str ])
        (nil)))
(debug_insn 525 524 527 51 (debug_marker) "../System/ugui.c":7702:13 -1
     (nil))
(insn 527 525 528 51 (set (reg:SI 0 r0)
        (reg/f:SI 699)) "../System/ugui.c":7702:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 699)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -44 [0xffffffffffffffd4]))
            (nil))))
(call_insn 528 527 529 51 (parallel [
            (call (mem:SI (symbol_ref:SI ("_UG_PutText") [flags 0x3]  <function_decl 00000000062c4200 _UG_PutText>) [0 _UG_PutText S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":7702:13 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("_UG_PutText") [flags 0x3]  <function_decl 00000000062c4200 _UG_PutText>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 529 528 530 51 (debug_marker) "../System/ugui.c":7703:13 -1
     (nil))
(insn 530 529 532 51 (set (reg:SI 520 [ obj_252(D)->state ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 388 [ obj ]) [0 obj_252(D)->state+0 S1 A32]))) "../System/ugui.c":7703:24 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 532 530 534 51 (set (reg:SI 521)
        (and:SI (reg:SI 520 [ obj_252(D)->state ])
            (const_int -65 [0xffffffffffffffbf]))) "../System/ugui.c":7703:24 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 520 [ obj_252(D)->state ])
        (nil)))
(insn 534 532 535 51 (set (mem:QI (reg/v/f:SI 388 [ obj ]) [0 obj_252(D)->state+0 S1 A32])
        (subreg:QI (reg:SI 521) 0)) "../System/ugui.c":7703:24 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 521)
        (nil)))
(debug_insn 535 534 536 51 (debug_marker) "../System/ugui.c":7705:13 -1
     (nil))
(debug_insn 536 535 537 51 (var_location:SI wnd (reg/v/f:SI 387 [ wnd ])) "../System/ugui.c":7705:13 -1
     (nil))
(debug_insn 537 536 538 51 (var_location:SI obj (reg/v/f:SI 388 [ obj ])) "../System/ugui.c":7705:13 -1
     (nil))
(debug_insn 538 537 539 51 (debug_marker:BLK) "../System/ugui.c":5698:6 -1
     (nil))
(debug_insn 539 538 540 51 (debug_marker) "../System/ugui.c":5700:2 -1
     (nil))
(debug_insn 540 539 541 51 (debug_marker) "../System/ugui.c":5701:2 -1
     (nil))
(insn 541 540 543 51 (set (reg:SI 523)
        (const_int 3 [0x3])) "../System/ugui.c":5701:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 543 541 544 51 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -49 [0xffffffffffffffcf])) [0 msg.event+0 S1 A8])
        (subreg:QI (reg:SI 523) 0)) "../System/ugui.c":5701:12 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 523)
        (nil)))
(debug_insn 544 543 547 51 (debug_marker) "../System/ugui.c":5702:2 -1
     (nil))
(insn 547 544 548 51 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -52 [0xffffffffffffffcc])) [0 msg.type+0 S1 A32])
        (subreg:QI (reg:SI 515) 0)) "../System/ugui.c":5702:11 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 515)
        (nil)))
(debug_insn 548 547 549 51 (debug_marker) "../System/ugui.c":5703:2 -1
     (nil))
(insn 549 548 551 51 (set (reg:SI 527 [ obj_252(D)->type ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 388 [ obj ])
                    (const_int 40 [0x28])) [0 obj_252(D)->type+0 S1 A32]))) "../System/ugui.c":5703:9 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 551 549 552 51 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -51 [0xffffffffffffffcd])) [0 msg.id+0 S1 A8])
        (subreg:QI (reg:SI 527 [ obj_252(D)->type ]) 0)) "../System/ugui.c":5703:9 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 527 [ obj_252(D)->type ])
        (nil)))
(debug_insn 552 551 553 51 (debug_marker) "../System/ugui.c":5704:2 -1
     (nil))
(insn 553 552 555 51 (set (reg:SI 529 [ obj_252(D)->id ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 388 [ obj ])
                    (const_int 41 [0x29])) [0 obj_252(D)->id+0 S1 A8]))) "../System/ugui.c":5704:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 555 553 556 51 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -50 [0xffffffffffffffce])) [0 msg.sub_id+0 S1 A16])
        (subreg:QI (reg:SI 529 [ obj_252(D)->id ]) 0)) "../System/ugui.c":5704:13 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 529 [ obj_252(D)->id ])
        (nil)))
(debug_insn 556 555 557 51 (debug_marker) "../System/ugui.c":5705:2 -1
     (nil))
(insn 557 556 558 51 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -48 [0xffffffffffffffd0])) [10 msg.src+0 S4 A32])
        (reg/v/f:SI 388 [ obj ])) "../System/ugui.c":5705:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 558 557 559 51 (debug_marker) "../System/ugui.c":5707:2 -1
     (nil))
(insn 559 558 560 51 (set (reg/f:SI 531)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -52 [0xffffffffffffffcc]))) "../System/ugui.c":5707:2 7 {*arm_addsi3}
     (nil))
(insn 560 559 561 51 (set (reg/f:SI 532 [ wnd_264(D)->cb ])
        (mem/f:SI (plus:SI (reg/v/f:SI 387 [ wnd ])
                (const_int 72 [0x48])) [20 wnd_264(D)->cb+0 S4 A32])) "../System/ugui.c":5707:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 387 [ wnd ])
        (nil)))
(insn 561 560 562 51 (set (reg:SI 0 r0)
        (reg/f:SI 531)) "../System/ugui.c":5707:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 531)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -52 [0xffffffffffffffcc]))
            (nil))))
(call_insn 562 561 563 51 (parallel [
            (call (mem:SI (reg/f:SI 532 [ wnd_264(D)->cb ]) [0 *_321 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":5707:2 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 532 [ wnd_264(D)->cb ])
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (nil)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 563 562 564 51 (set (reg/v:SI 125 [ x1 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 8 [0x8])) [1 obj_252(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":7712:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 564 563 565 51 (set (reg/v:SI 379 [ y1 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 12 [0xc])) [1 obj_252(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":7712:55 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 565 564 566 52 772 (nil) [0 uses])
(note 566 565 567 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(debug_insn 567 566 568 52 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7705:13 -1
     (nil))
(debug_insn 568 567 569 52 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7705:13 -1
     (nil))
(debug_insn 569 568 570 52 (debug_marker) "../System/ugui.c":7710:10 -1
     (nil))
(insn 570 569 571 52 (set (reg:SI 533 [ chb_253->checked ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 326 [ chb ])
                    (const_int 32 [0x20])) [0 chb_253->checked+0 S1 A32]))) "../System/ugui.c":7710:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 571 570 572 52 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 533 [ chb_253->checked ])
            (const_int 0 [0]))) "../System/ugui.c":7710:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 533 [ chb_253->checked ])
        (nil)))
(jump_insn 572 571 573 52 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 686)
            (pc))) "../System/ugui.c":7710:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 686)
(note 573 572 574 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(debug_insn 574 573 575 53 (debug_marker) "../System/ugui.c":7712:13 -1
     (nil))
(insn 575 574 576 53 (set (reg:SI 534)
        (plus:SI (reg/v:SI 379 [ y1 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7712:99 7 {*arm_addsi3}
     (nil))
(insn 576 575 577 53 (set (reg:SI 535)
        (plus:SI (reg:SI 534)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7712:102 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 534)
        (nil)))
(insn 577 576 578 53 (set (reg:SI 536)
        (plus:SI (reg:SI 535)
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":7712:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 535)
        (nil)))
(insn 578 577 579 53 (set (reg:SI 537)
        (plus:SI (reg/v:SI 125 [ x1 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7712:77 7 {*arm_addsi3}
     (nil))
(insn 579 578 580 53 (set (reg:SI 538)
        (plus:SI (reg:SI 537)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7712:80 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 537)
        (nil)))
(insn 580 579 581 53 (set (reg:SI 539)
        (plus:SI (reg:SI 538)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":7712:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 538)
        (nil)))
(insn 581 580 582 53 (set (reg:SI 540)
        (plus:SI (reg:SI 383 [ prephitmp_451 ])
            (reg/v:SI 379 [ y1 ]))) "../System/ugui.c":7712:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 379 [ y1 ])
        (nil)))
(insn 582 581 583 53 (set (reg:SI 541)
        (plus:SI (reg:SI 383 [ prephitmp_451 ])
            (reg/v:SI 125 [ x1 ]))) "../System/ugui.c":7712:38 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 125 [ x1 ])
        (nil)))
(insn 583 582 584 53 (set (reg:SI 542)
        (plus:SI (reg:SI 541)
            (const_int 1 [0x1]))) "../System/ugui.c":7712:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 541)
        (nil)))
(insn 584 583 585 53 (set (reg:SI 543 [ chb_253->fc ])
        (mem:SI (plus:SI (reg/v/f:SI 326 [ chb ])
                (const_int 4 [0x4])) [1 chb_253->fc+0 S4 A32])) "../System/ugui.c":7712:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 585 584 586 53 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 543 [ chb_253->fc ])) "../System/ugui.c":7712:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 543 [ chb_253->fc ])
        (nil)))
(insn 586 585 587 53 (set (reg:SI 3 r3)
        (reg:SI 536)) "../System/ugui.c":7712:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 536)
        (nil)))
(insn 587 586 588 53 (set (reg:SI 2 r2)
        (reg:SI 539)) "../System/ugui.c":7712:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 539)
        (nil)))
(insn 588 587 589 53 (set (reg:SI 1 r1)
        (reg:SI 540)) "../System/ugui.c":7712:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 540)
        (nil)))
(insn 589 588 590 53 (set (reg:SI 0 r0)
        (reg:SI 542)) "../System/ugui.c":7712:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 542)
        (nil)))
(call_insn 590 589 591 53 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":7712:13 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 591 590 592 53 (debug_marker) "../System/ugui.c":7713:13 -1
     (nil))
(insn 592 591 593 53 (set (reg:SI 174 [ _82 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 8 [0x8])) [1 obj_252(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":7713:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 593 592 594 53 (set (reg:SI 176 [ _84 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 12 [0xc])) [1 obj_252(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":7713:55 728 {*thumb2_movsi_vfp}
     (nil))
(insn 594 593 595 53 (set (reg:SI 544)
        (plus:SI (reg:SI 176 [ _84 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7713:99 7 {*arm_addsi3}
     (nil))
(insn 595 594 596 53 (set (reg:SI 545)
        (plus:SI (reg:SI 544)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7713:102 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 544)
        (nil)))
(insn 596 595 597 53 (set (reg:SI 546)
        (plus:SI (reg:SI 545)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":7713:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 545)
        (nil)))
(insn 597 596 598 53 (set (reg:SI 547)
        (plus:SI (reg:SI 174 [ _82 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7713:77 7 {*arm_addsi3}
     (nil))
(insn 598 597 599 53 (set (reg:SI 548)
        (plus:SI (reg:SI 547)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7713:80 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 547)
        (nil)))
(insn 599 598 600 53 (set (reg:SI 549)
        (plus:SI (reg:SI 548)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":7713:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 548)
        (nil)))
(insn 600 599 601 53 (set (reg:SI 550)
        (plus:SI (reg:SI 176 [ _84 ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7713:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 176 [ _84 ])
        (nil)))
(insn 601 600 602 53 (set (reg:SI 551)
        (plus:SI (reg:SI 174 [ _82 ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7713:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 174 [ _82 ])
        (nil)))
(insn 602 601 603 53 (set (reg:SI 552 [ chb_253->fc ])
        (mem:SI (plus:SI (reg/v/f:SI 326 [ chb ])
                (const_int 4 [0x4])) [1 chb_253->fc+0 S4 A32])) "../System/ugui.c":7713:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 603 602 604 53 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 552 [ chb_253->fc ])) "../System/ugui.c":7713:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 552 [ chb_253->fc ])
        (nil)))
(insn 604 603 605 53 (set (reg:SI 3 r3)
        (reg:SI 546)) "../System/ugui.c":7713:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 546)
        (nil)))
(insn 605 604 606 53 (set (reg:SI 2 r2)
        (reg:SI 549)) "../System/ugui.c":7713:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 549)
        (nil)))
(insn 606 605 607 53 (set (reg:SI 1 r1)
        (reg:SI 550)) "../System/ugui.c":7713:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 550)
        (nil)))
(insn 607 606 608 53 (set (reg:SI 0 r0)
        (reg:SI 551)) "../System/ugui.c":7713:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 551)
        (nil)))
(call_insn 608 607 609 53 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":7713:13 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 609 608 610 53 (debug_marker) "../System/ugui.c":7714:13 -1
     (nil))
(insn 610 609 611 53 (set (reg:SI 185 [ _93 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 8 [0x8])) [1 obj_252(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":7714:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 611 610 612 53 (set (reg:SI 187 [ _95 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 12 [0xc])) [1 obj_252(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":7714:55 728 {*thumb2_movsi_vfp}
     (nil))
(insn 612 611 613 53 (set (reg:SI 553)
        (plus:SI (reg:SI 187 [ _95 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7714:99 7 {*arm_addsi3}
     (nil))
(insn 613 612 614 53 (set (reg:SI 554)
        (plus:SI (reg:SI 553)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7714:102 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 553)
        (nil)))
(insn 614 613 615 53 (set (reg:SI 555)
        (plus:SI (reg:SI 554)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":7714:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 554)
        (nil)))
(insn 615 614 616 53 (set (reg:SI 556)
        (plus:SI (reg:SI 185 [ _93 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7714:77 7 {*arm_addsi3}
     (nil))
(insn 616 615 617 53 (set (reg:SI 557)
        (plus:SI (reg:SI 556)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7714:80 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 556)
        (nil)))
(insn 617 616 618 53 (set (reg:SI 558)
        (plus:SI (reg:SI 557)
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":7714:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 557)
        (nil)))
(insn 618 617 619 53 (set (reg:SI 559)
        (plus:SI (reg:SI 187 [ _95 ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7714:58 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 187 [ _95 ])
        (nil)))
(insn 619 618 620 53 (set (reg:SI 560)
        (plus:SI (reg:SI 559)
            (const_int 1 [0x1]))) "../System/ugui.c":7714:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 559)
        (nil)))
(insn 620 619 621 53 (set (reg:SI 561)
        (plus:SI (reg:SI 185 [ _93 ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7714:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 185 [ _93 ])
        (nil)))
(insn 621 620 622 53 (set (reg:SI 562 [ chb_253->fc ])
        (mem:SI (plus:SI (reg/v/f:SI 326 [ chb ])
                (const_int 4 [0x4])) [1 chb_253->fc+0 S4 A32])) "../System/ugui.c":7714:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 622 621 623 53 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 562 [ chb_253->fc ])) "../System/ugui.c":7714:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 562 [ chb_253->fc ])
        (nil)))
(insn 623 622 624 53 (set (reg:SI 3 r3)
        (reg:SI 555)) "../System/ugui.c":7714:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 555)
        (nil)))
(insn 624 623 625 53 (set (reg:SI 2 r2)
        (reg:SI 558)) "../System/ugui.c":7714:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 558)
        (nil)))
(insn 625 624 626 53 (set (reg:SI 1 r1)
        (reg:SI 560)) "../System/ugui.c":7714:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 560)
        (nil)))
(insn 626 625 627 53 (set (reg:SI 0 r0)
        (reg:SI 561)) "../System/ugui.c":7714:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 561)
        (nil)))
(call_insn 627 626 628 53 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":7714:13 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 628 627 629 53 (debug_marker) "../System/ugui.c":7716:13 -1
     (nil))
(insn 629 628 630 53 (set (reg:SI 197 [ _105 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 8 [0x8])) [1 obj_252(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":7716:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 630 629 631 53 (set (reg:SI 201 [ _109 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 12 [0xc])) [1 obj_252(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":7716:58 728 {*thumb2_movsi_vfp}
     (nil))
(insn 631 630 632 53 (set (reg:SI 563)
        (plus:SI (reg:SI 201 [ _109 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7716:99 7 {*arm_addsi3}
     (nil))
(insn 632 631 633 53 (set (reg:SI 564)
        (plus:SI (reg:SI 563)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7716:102 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 563)
        (nil)))
(insn 633 632 634 53 (set (reg:SI 565)
        (plus:SI (reg:SI 564)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":7716:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 564)
        (nil)))
(insn 634 633 635 53 (set (reg:SI 566)
        (plus:SI (reg:SI 197 [ _105 ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7716:80 7 {*arm_addsi3}
     (nil))
(insn 635 634 636 53 (set (reg:SI 567)
        (plus:SI (reg:SI 566)
            (const_int 1 [0x1]))) "../System/ugui.c":7716:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 566)
        (nil)))
(insn 636 635 637 53 (set (reg:SI 568)
        (plus:SI (reg:SI 201 [ _109 ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7716:61 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 201 [ _109 ])
        (nil)))
(insn 637 636 638 53 (set (reg:SI 569)
        (plus:SI (reg:SI 568)
            (const_int 1 [0x1]))) "../System/ugui.c":7716:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 568)
        (nil)))
(insn 638 637 639 53 (set (reg:SI 570)
        (plus:SI (reg:SI 197 [ _105 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7716:38 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 197 [ _105 ])
        (nil)))
(insn 639 638 640 53 (set (reg:SI 571)
        (plus:SI (reg:SI 570)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7716:41 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 570)
        (nil)))
(insn 640 639 641 53 (set (reg:SI 572)
        (plus:SI (reg:SI 571)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":7716:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 571)
        (nil)))
(insn 641 640 642 53 (set (reg:SI 573 [ chb_253->fc ])
        (mem:SI (plus:SI (reg/v/f:SI 326 [ chb ])
                (const_int 4 [0x4])) [1 chb_253->fc+0 S4 A32])) "../System/ugui.c":7716:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 642 641 643 53 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 573 [ chb_253->fc ])) "../System/ugui.c":7716:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 573 [ chb_253->fc ])
        (nil)))
(insn 643 642 644 53 (set (reg:SI 3 r3)
        (reg:SI 565)) "../System/ugui.c":7716:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 565)
        (nil)))
(insn 644 643 645 53 (set (reg:SI 2 r2)
        (reg:SI 567)) "../System/ugui.c":7716:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 567)
        (nil)))
(insn 645 644 646 53 (set (reg:SI 1 r1)
        (reg:SI 569)) "../System/ugui.c":7716:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 569)
        (nil)))
(insn 646 645 647 53 (set (reg:SI 0 r0)
        (reg:SI 572)) "../System/ugui.c":7716:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 572)
        (nil)))
(call_insn 647 646 648 53 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":7716:13 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 648 647 649 53 (debug_marker) "../System/ugui.c":7717:13 -1
     (nil))
(insn 649 648 650 53 (set (reg:SI 210 [ _118 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 8 [0x8])) [1 obj_252(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":7717:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 650 649 651 53 (set (reg:SI 214 [ _122 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 12 [0xc])) [1 obj_252(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":7717:58 728 {*thumb2_movsi_vfp}
     (nil))
(insn 651 650 652 53 (set (reg:SI 574)
        (plus:SI (reg:SI 214 [ _122 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7717:99 7 {*arm_addsi3}
     (nil))
(insn 652 651 653 53 (set (reg:SI 575)
        (plus:SI (reg:SI 574)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7717:102 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 574)
        (nil)))
(insn 653 652 654 53 (set (reg:SI 576)
        (plus:SI (reg:SI 575)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":7717:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 575)
        (nil)))
(insn 654 653 655 53 (set (reg:SI 577)
        (plus:SI (reg:SI 210 [ _118 ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7717:13 7 {*arm_addsi3}
     (nil))
(insn 655 654 656 53 (set (reg:SI 578)
        (plus:SI (reg:SI 214 [ _122 ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7717:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 214 [ _122 ])
        (nil)))
(insn 656 655 657 53 (set (reg:SI 579)
        (plus:SI (reg:SI 210 [ _118 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7717:38 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 210 [ _118 ])
        (nil)))
(insn 657 656 658 53 (set (reg:SI 580)
        (plus:SI (reg:SI 579)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7717:41 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 579)
        (nil)))
(insn 658 657 659 53 (set (reg:SI 581)
        (plus:SI (reg:SI 580)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":7717:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 580)
        (nil)))
(insn 659 658 660 53 (set (reg:SI 582 [ chb_253->fc ])
        (mem:SI (plus:SI (reg/v/f:SI 326 [ chb ])
                (const_int 4 [0x4])) [1 chb_253->fc+0 S4 A32])) "../System/ugui.c":7717:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 660 659 661 53 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 582 [ chb_253->fc ])) "../System/ugui.c":7717:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 582 [ chb_253->fc ])
        (nil)))
(insn 661 660 662 53 (set (reg:SI 3 r3)
        (reg:SI 576)) "../System/ugui.c":7717:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 576)
        (nil)))
(insn 662 661 663 53 (set (reg:SI 2 r2)
        (reg:SI 577)) "../System/ugui.c":7717:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 577)
        (nil)))
(insn 663 662 664 53 (set (reg:SI 1 r1)
        (reg:SI 578)) "../System/ugui.c":7717:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 578)
        (nil)))
(insn 664 663 665 53 (set (reg:SI 0 r0)
        (reg:SI 581)) "../System/ugui.c":7717:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 581)
        (nil)))
(call_insn 665 664 666 53 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":7717:13 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 666 665 667 53 (debug_marker) "../System/ugui.c":7718:13 -1
     (nil))
(insn 667 666 668 53 (set (reg:SI 221 [ _129 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 8 [0x8])) [1 obj_252(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":7718:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 668 667 669 53 (set (reg:SI 225 [ _133 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 12 [0xc])) [1 obj_252(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":7718:58 728 {*thumb2_movsi_vfp}
     (nil))
(insn 669 668 670 53 (set (reg:SI 583)
        (plus:SI (reg:SI 225 [ _133 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7718:99 7 {*arm_addsi3}
     (nil))
(insn 670 669 671 53 (set (reg:SI 584)
        (plus:SI (reg:SI 583)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7718:102 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 583)
        (nil)))
(insn 671 670 672 53 (set (reg:SI 585)
        (plus:SI (reg:SI 584)
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":7718:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 584)
        (nil)))
(insn 672 671 673 53 (set (reg:SI 586)
        (plus:SI (reg:SI 221 [ _129 ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7718:13 7 {*arm_addsi3}
     (nil))
(insn 673 672 674 53 (set (reg:SI 587)
        (plus:SI (reg:SI 225 [ _133 ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7718:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 225 [ _133 ])
        (nil)))
(insn 674 673 675 53 (set (reg:SI 588)
        (plus:SI (reg:SI 221 [ _129 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7718:38 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 221 [ _129 ])
        (nil)))
(insn 675 674 676 53 (set (reg:SI 589)
        (plus:SI (reg:SI 588)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7718:41 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 588)
        (nil)))
(insn 676 675 677 53 (set (reg:SI 590)
        (plus:SI (reg:SI 589)
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":7718:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 589)
        (nil)))
(insn 677 676 678 53 (set (reg:SI 591 [ chb_253->fc ])
        (mem:SI (plus:SI (reg/v/f:SI 326 [ chb ])
                (const_int 4 [0x4])) [1 chb_253->fc+0 S4 A32])) "../System/ugui.c":7718:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 678 677 679 53 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 591 [ chb_253->fc ])) "../System/ugui.c":7718:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 591 [ chb_253->fc ])
        (nil)))
(insn 679 678 680 53 (set (reg:SI 3 r3)
        (reg:SI 585)) "../System/ugui.c":7718:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 585)
        (nil)))
(insn 680 679 681 53 (set (reg:SI 2 r2)
        (reg:SI 586)) "../System/ugui.c":7718:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 586)
        (nil)))
(insn 681 680 682 53 (set (reg:SI 1 r1)
        (reg:SI 587)) "../System/ugui.c":7718:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 587)
        (nil)))
(insn 682 681 683 53 (set (reg:SI 0 r0)
        (reg:SI 590)) "../System/ugui.c":7718:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 590)
        (nil)))
(call_insn 683 682 686 53 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":7718:13 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
      ; pc falls through to BB 55
(code_label 686 683 687 54 784 (nil) [1 uses])
(note 687 686 688 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(debug_insn 688 687 689 54 (debug_marker) "../System/ugui.c":7722:13 -1
     (nil))
(insn 689 688 690 54 (set (reg:SI 592)
        (plus:SI (reg/v:SI 379 [ y1 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7722:99 7 {*arm_addsi3}
     (nil))
(insn 690 689 691 54 (set (reg:SI 593)
        (plus:SI (reg:SI 592)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7722:102 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 592)
        (nil)))
(insn 691 690 692 54 (set (reg:SI 594)
        (plus:SI (reg:SI 593)
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":7722:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 593)
        (nil)))
(insn 692 691 693 54 (set (reg:SI 595)
        (plus:SI (reg/v:SI 125 [ x1 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7722:77 7 {*arm_addsi3}
     (nil))
(insn 693 692 694 54 (set (reg:SI 596)
        (plus:SI (reg:SI 595)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7722:80 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 595)
        (nil)))
(insn 694 693 695 54 (set (reg:SI 597)
        (plus:SI (reg:SI 596)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":7722:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 596)
        (nil)))
(insn 695 694 696 54 (set (reg:SI 598)
        (plus:SI (reg:SI 383 [ prephitmp_451 ])
            (reg/v:SI 379 [ y1 ]))) "../System/ugui.c":7722:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 379 [ y1 ])
        (nil)))
(insn 696 695 697 54 (set (reg:SI 599)
        (plus:SI (reg:SI 383 [ prephitmp_451 ])
            (reg/v:SI 125 [ x1 ]))) "../System/ugui.c":7722:38 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 125 [ x1 ])
        (nil)))
(insn 697 696 698 54 (set (reg:SI 600)
        (plus:SI (reg:SI 599)
            (const_int 1 [0x1]))) "../System/ugui.c":7722:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 599)
        (nil)))
(insn 698 697 699 54 (set (reg:SI 601 [ chb_253->bc ])
        (mem:SI (plus:SI (reg/v/f:SI 326 [ chb ])
                (const_int 8 [0x8])) [1 chb_253->bc+0 S4 A32])) "../System/ugui.c":7722:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 699 698 700 54 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 601 [ chb_253->bc ])) "../System/ugui.c":7722:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 601 [ chb_253->bc ])
        (nil)))
(insn 700 699 701 54 (set (reg:SI 3 r3)
        (reg:SI 594)) "../System/ugui.c":7722:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 594)
        (nil)))
(insn 701 700 702 54 (set (reg:SI 2 r2)
        (reg:SI 597)) "../System/ugui.c":7722:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 597)
        (nil)))
(insn 702 701 703 54 (set (reg:SI 1 r1)
        (reg:SI 598)) "../System/ugui.c":7722:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 598)
        (nil)))
(insn 703 702 704 54 (set (reg:SI 0 r0)
        (reg:SI 600)) "../System/ugui.c":7722:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 600)
        (nil)))
(call_insn 704 703 705 54 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":7722:13 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 705 704 706 54 (debug_marker) "../System/ugui.c":7723:13 -1
     (nil))
(insn 706 705 707 54 (set (reg:SI 242 [ _153 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 8 [0x8])) [1 obj_252(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":7723:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 707 706 708 54 (set (reg:SI 244 [ _155 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 12 [0xc])) [1 obj_252(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":7723:55 728 {*thumb2_movsi_vfp}
     (nil))
(insn 708 707 709 54 (set (reg:SI 602)
        (plus:SI (reg:SI 244 [ _155 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7723:99 7 {*arm_addsi3}
     (nil))
(insn 709 708 710 54 (set (reg:SI 603)
        (plus:SI (reg:SI 602)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7723:102 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 602)
        (nil)))
(insn 710 709 711 54 (set (reg:SI 604)
        (plus:SI (reg:SI 603)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":7723:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 603)
        (nil)))
(insn 711 710 712 54 (set (reg:SI 605)
        (plus:SI (reg:SI 242 [ _153 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7723:77 7 {*arm_addsi3}
     (nil))
(insn 712 711 713 54 (set (reg:SI 606)
        (plus:SI (reg:SI 605)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7723:80 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 605)
        (nil)))
(insn 713 712 714 54 (set (reg:SI 607)
        (plus:SI (reg:SI 606)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":7723:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 606)
        (nil)))
(insn 714 713 715 54 (set (reg:SI 608)
        (plus:SI (reg:SI 244 [ _155 ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7723:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 244 [ _155 ])
        (nil)))
(insn 715 714 716 54 (set (reg:SI 609)
        (plus:SI (reg:SI 242 [ _153 ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7723:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 242 [ _153 ])
        (nil)))
(insn 716 715 717 54 (set (reg:SI 610 [ chb_253->bc ])
        (mem:SI (plus:SI (reg/v/f:SI 326 [ chb ])
                (const_int 8 [0x8])) [1 chb_253->bc+0 S4 A32])) "../System/ugui.c":7723:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 717 716 718 54 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 610 [ chb_253->bc ])) "../System/ugui.c":7723:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 610 [ chb_253->bc ])
        (nil)))
(insn 718 717 719 54 (set (reg:SI 3 r3)
        (reg:SI 604)) "../System/ugui.c":7723:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 604)
        (nil)))
(insn 719 718 720 54 (set (reg:SI 2 r2)
        (reg:SI 607)) "../System/ugui.c":7723:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 607)
        (nil)))
(insn 720 719 721 54 (set (reg:SI 1 r1)
        (reg:SI 608)) "../System/ugui.c":7723:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 608)
        (nil)))
(insn 721 720 722 54 (set (reg:SI 0 r0)
        (reg:SI 609)) "../System/ugui.c":7723:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 609)
        (nil)))
(call_insn 722 721 723 54 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":7723:13 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 723 722 724 54 (debug_marker) "../System/ugui.c":7724:13 -1
     (nil))
(insn 724 723 725 54 (set (reg:SI 253 [ _164 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 8 [0x8])) [1 obj_252(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":7724:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 725 724 726 54 (set (reg:SI 255 [ _166 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 12 [0xc])) [1 obj_252(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":7724:55 728 {*thumb2_movsi_vfp}
     (nil))
(insn 726 725 727 54 (set (reg:SI 611)
        (plus:SI (reg:SI 255 [ _166 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7724:99 7 {*arm_addsi3}
     (nil))
(insn 727 726 728 54 (set (reg:SI 612)
        (plus:SI (reg:SI 611)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7724:102 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 611)
        (nil)))
(insn 728 727 729 54 (set (reg:SI 613)
        (plus:SI (reg:SI 612)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":7724:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 612)
        (nil)))
(insn 729 728 730 54 (set (reg:SI 614)
        (plus:SI (reg:SI 253 [ _164 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7724:77 7 {*arm_addsi3}
     (nil))
(insn 730 729 731 54 (set (reg:SI 615)
        (plus:SI (reg:SI 614)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7724:80 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 614)
        (nil)))
(insn 731 730 732 54 (set (reg:SI 616)
        (plus:SI (reg:SI 615)
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":7724:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 615)
        (nil)))
(insn 732 731 733 54 (set (reg:SI 617)
        (plus:SI (reg:SI 255 [ _166 ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7724:58 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 255 [ _166 ])
        (nil)))
(insn 733 732 734 54 (set (reg:SI 618)
        (plus:SI (reg:SI 617)
            (const_int 1 [0x1]))) "../System/ugui.c":7724:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 617)
        (nil)))
(insn 734 733 735 54 (set (reg:SI 619)
        (plus:SI (reg:SI 253 [ _164 ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7724:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 253 [ _164 ])
        (nil)))
(insn 735 734 736 54 (set (reg:SI 620 [ chb_253->bc ])
        (mem:SI (plus:SI (reg/v/f:SI 326 [ chb ])
                (const_int 8 [0x8])) [1 chb_253->bc+0 S4 A32])) "../System/ugui.c":7724:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 736 735 737 54 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 620 [ chb_253->bc ])) "../System/ugui.c":7724:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 620 [ chb_253->bc ])
        (nil)))
(insn 737 736 738 54 (set (reg:SI 3 r3)
        (reg:SI 613)) "../System/ugui.c":7724:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 613)
        (nil)))
(insn 738 737 739 54 (set (reg:SI 2 r2)
        (reg:SI 616)) "../System/ugui.c":7724:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 616)
        (nil)))
(insn 739 738 740 54 (set (reg:SI 1 r1)
        (reg:SI 618)) "../System/ugui.c":7724:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 618)
        (nil)))
(insn 740 739 741 54 (set (reg:SI 0 r0)
        (reg:SI 619)) "../System/ugui.c":7724:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 619)
        (nil)))
(call_insn 741 740 742 54 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":7724:13 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 742 741 743 54 (debug_marker) "../System/ugui.c":7726:13 -1
     (nil))
(insn 743 742 744 54 (set (reg:SI 265 [ _176 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 8 [0x8])) [1 obj_252(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":7726:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 744 743 745 54 (set (reg:SI 269 [ _180 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 12 [0xc])) [1 obj_252(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":7726:58 728 {*thumb2_movsi_vfp}
     (nil))
(insn 745 744 746 54 (set (reg:SI 621)
        (plus:SI (reg:SI 269 [ _180 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7726:99 7 {*arm_addsi3}
     (nil))
(insn 746 745 747 54 (set (reg:SI 622)
        (plus:SI (reg:SI 621)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7726:102 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 621)
        (nil)))
(insn 747 746 748 54 (set (reg:SI 623)
        (plus:SI (reg:SI 622)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":7726:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 622)
        (nil)))
(insn 748 747 749 54 (set (reg:SI 624)
        (plus:SI (reg:SI 265 [ _176 ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7726:80 7 {*arm_addsi3}
     (nil))
(insn 749 748 750 54 (set (reg:SI 625)
        (plus:SI (reg:SI 624)
            (const_int 1 [0x1]))) "../System/ugui.c":7726:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 624)
        (nil)))
(insn 750 749 751 54 (set (reg:SI 626)
        (plus:SI (reg:SI 269 [ _180 ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7726:61 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 269 [ _180 ])
        (nil)))
(insn 751 750 752 54 (set (reg:SI 627)
        (plus:SI (reg:SI 626)
            (const_int 1 [0x1]))) "../System/ugui.c":7726:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 626)
        (nil)))
(insn 752 751 753 54 (set (reg:SI 628)
        (plus:SI (reg:SI 265 [ _176 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7726:38 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 265 [ _176 ])
        (nil)))
(insn 753 752 754 54 (set (reg:SI 629)
        (plus:SI (reg:SI 628)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7726:41 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 628)
        (nil)))
(insn 754 753 755 54 (set (reg:SI 630)
        (plus:SI (reg:SI 629)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":7726:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 629)
        (nil)))
(insn 755 754 756 54 (set (reg:SI 631 [ chb_253->bc ])
        (mem:SI (plus:SI (reg/v/f:SI 326 [ chb ])
                (const_int 8 [0x8])) [1 chb_253->bc+0 S4 A32])) "../System/ugui.c":7726:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 756 755 757 54 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 631 [ chb_253->bc ])) "../System/ugui.c":7726:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 631 [ chb_253->bc ])
        (nil)))
(insn 757 756 758 54 (set (reg:SI 3 r3)
        (reg:SI 623)) "../System/ugui.c":7726:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 623)
        (nil)))
(insn 758 757 759 54 (set (reg:SI 2 r2)
        (reg:SI 625)) "../System/ugui.c":7726:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 625)
        (nil)))
(insn 759 758 760 54 (set (reg:SI 1 r1)
        (reg:SI 627)) "../System/ugui.c":7726:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 627)
        (nil)))
(insn 760 759 761 54 (set (reg:SI 0 r0)
        (reg:SI 630)) "../System/ugui.c":7726:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 630)
        (nil)))
(call_insn 761 760 762 54 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":7726:13 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 762 761 763 54 (debug_marker) "../System/ugui.c":7727:13 -1
     (nil))
(insn 763 762 764 54 (set (reg:SI 278 [ _189 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 8 [0x8])) [1 obj_252(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":7727:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 764 763 765 54 (set (reg:SI 282 [ _193 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 12 [0xc])) [1 obj_252(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":7727:58 728 {*thumb2_movsi_vfp}
     (nil))
(insn 765 764 766 54 (set (reg:SI 632)
        (plus:SI (reg:SI 282 [ _193 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7727:99 7 {*arm_addsi3}
     (nil))
(insn 766 765 767 54 (set (reg:SI 633)
        (plus:SI (reg:SI 632)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7727:102 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 632)
        (nil)))
(insn 767 766 768 54 (set (reg:SI 634)
        (plus:SI (reg:SI 633)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":7727:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 633)
        (nil)))
(insn 768 767 769 54 (set (reg:SI 635)
        (plus:SI (reg:SI 278 [ _189 ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7727:13 7 {*arm_addsi3}
     (nil))
(insn 769 768 770 54 (set (reg:SI 636)
        (plus:SI (reg:SI 282 [ _193 ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7727:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 282 [ _193 ])
        (nil)))
(insn 770 769 771 54 (set (reg:SI 637)
        (plus:SI (reg:SI 278 [ _189 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7727:38 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 278 [ _189 ])
        (nil)))
(insn 771 770 772 54 (set (reg:SI 638)
        (plus:SI (reg:SI 637)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7727:41 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 637)
        (nil)))
(insn 772 771 773 54 (set (reg:SI 639)
        (plus:SI (reg:SI 638)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":7727:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 638)
        (nil)))
(insn 773 772 774 54 (set (reg:SI 640 [ chb_253->bc ])
        (mem:SI (plus:SI (reg/v/f:SI 326 [ chb ])
                (const_int 8 [0x8])) [1 chb_253->bc+0 S4 A32])) "../System/ugui.c":7727:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 774 773 775 54 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 640 [ chb_253->bc ])) "../System/ugui.c":7727:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 640 [ chb_253->bc ])
        (nil)))
(insn 775 774 776 54 (set (reg:SI 3 r3)
        (reg:SI 634)) "../System/ugui.c":7727:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 634)
        (nil)))
(insn 776 775 777 54 (set (reg:SI 2 r2)
        (reg:SI 635)) "../System/ugui.c":7727:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 635)
        (nil)))
(insn 777 776 778 54 (set (reg:SI 1 r1)
        (reg:SI 636)) "../System/ugui.c":7727:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 636)
        (nil)))
(insn 778 777 779 54 (set (reg:SI 0 r0)
        (reg:SI 639)) "../System/ugui.c":7727:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 639)
        (nil)))
(call_insn 779 778 780 54 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":7727:13 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 780 779 781 54 (debug_marker) "../System/ugui.c":7728:13 -1
     (nil))
(insn 781 780 782 54 (set (reg:SI 289 [ _200 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 8 [0x8])) [1 obj_252(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":7728:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 782 781 783 54 (set (reg:SI 293 [ _204 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 12 [0xc])) [1 obj_252(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":7728:58 728 {*thumb2_movsi_vfp}
     (nil))
(insn 783 782 784 54 (set (reg:SI 641)
        (plus:SI (reg:SI 293 [ _204 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7728:99 7 {*arm_addsi3}
     (nil))
(insn 784 783 785 54 (set (reg:SI 642)
        (plus:SI (reg:SI 641)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7728:102 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 641)
        (nil)))
(insn 785 784 786 54 (set (reg:SI 643)
        (plus:SI (reg:SI 642)
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":7728:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 642)
        (nil)))
(insn 786 785 787 54 (set (reg:SI 644)
        (plus:SI (reg:SI 289 [ _200 ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7728:13 7 {*arm_addsi3}
     (nil))
(insn 787 786 788 54 (set (reg:SI 645)
        (plus:SI (reg:SI 293 [ _204 ])
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7728:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 293 [ _204 ])
        (nil)))
(insn 788 787 789 54 (set (reg:SI 646)
        (plus:SI (reg:SI 289 [ _200 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7728:38 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 289 [ _200 ])
        (nil)))
(insn 789 788 790 54 (set (reg:SI 647)
        (plus:SI (reg:SI 646)
            (reg:SI 383 [ prephitmp_451 ]))) "../System/ugui.c":7728:41 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 646)
        (nil)))
(insn 790 789 791 54 (set (reg:SI 648)
        (plus:SI (reg:SI 647)
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":7728:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 647)
        (nil)))
(insn 791 790 792 54 (set (reg:SI 649 [ chb_253->bc ])
        (mem:SI (plus:SI (reg/v/f:SI 326 [ chb ])
                (const_int 8 [0x8])) [1 chb_253->bc+0 S4 A32])) "../System/ugui.c":7728:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 792 791 793 54 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 649 [ chb_253->bc ])) "../System/ugui.c":7728:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 649 [ chb_253->bc ])
        (nil)))
(insn 793 792 794 54 (set (reg:SI 3 r3)
        (reg:SI 643)) "../System/ugui.c":7728:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 643)
        (nil)))
(insn 794 793 795 54 (set (reg:SI 2 r2)
        (reg:SI 644)) "../System/ugui.c":7728:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 644)
        (nil)))
(insn 795 794 796 54 (set (reg:SI 1 r1)
        (reg:SI 645)) "../System/ugui.c":7728:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 645)
        (nil)))
(insn 796 795 797 54 (set (reg:SI 0 r0)
        (reg:SI 648)) "../System/ugui.c":7728:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 648)
        (nil)))
(call_insn 797 796 798 54 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":7728:13 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(code_label 798 797 799 55 785 (nil) [0 uses])
(note 799 798 800 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(debug_insn 800 799 801 55 (debug_marker) "../System/ugui.c":7731:10 -1
     (nil))
(insn 801 800 802 55 (set (reg:SI 300 [ _211 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 326 [ chb ])
                    (const_int 1 [0x1])) [0 chb_253->style+0 S1 A8]))) "../System/ugui.c":7731:20 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 802 801 804 55 (set (reg:SI 650)
        (and:SI (reg:SI 300 [ _211 ])
            (const_int 8 [0x8]))) "../System/ugui.c":7731:13 90 {*arm_andsi3_insn}
     (nil))
(insn 804 802 805 55 (set (reg:SI 652)
        (zero_extend:SI (subreg:QI (reg:SI 650) 0))) "../System/ugui.c":7731:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 650)
        (nil)))
(insn 805 804 806 55 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 652)
            (const_int 0 [0]))) "../System/ugui.c":7731:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 652)
        (nil)))
(jump_insn 806 805 807 55 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 1021)
            (pc))) "../System/ugui.c":7731:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1021)
(note 807 806 808 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(debug_insn 808 807 809 56 (debug_marker) "../System/ugui.c":7733:14 -1
     (nil))
(insn 809 808 811 56 (set (reg:SI 653)
        (and:SI (reg:SI 300 [ _211 ])
            (const_int 1 [0x1]))) "../System/ugui.c":7733:17 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 300 [ _211 ])
        (nil)))
(insn 811 809 812 56 (set (reg:SI 655)
        (zero_extend:SI (subreg:QI (reg:SI 653) 0))) "../System/ugui.c":7733:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 653)
        (nil)))
(insn 812 811 813 56 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 655)
            (const_int 0 [0]))) "../System/ugui.c":7733:17 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 655)
        (nil)))
(jump_insn 813 812 814 56 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 844)
            (pc))) "../System/ugui.c":7733:17 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 844)
(note 814 813 815 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(debug_insn 815 814 816 57 (debug_marker) "../System/ugui.c":7735:17 -1
     (nil))
(insn 816 815 817 57 (set (reg:SI 301 [ _212 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 8 [0x8])) [1 obj_252(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":7735:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 817 816 818 57 (set (reg:SI 302 [ _213 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 12 [0xc])) [1 obj_252(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":7735:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 818 817 819 57 (set (reg:SI 304 [ _216 ])
        (ashift:SI (reg:SI 383 [ prephitmp_451 ])
            (const_int 1 [0x1]))) "../System/ugui.c":7735:83 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 383 [ prephitmp_451 ])
        (nil)))
(insn 819 818 820 57 (set (reg:SI 656)
        (plus:SI (reg:SI 301 [ _212 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7735:78 7 {*arm_addsi3}
     (nil))
(insn 820 819 821 57 (set (reg:SI 657)
        (plus:SI (reg:SI 656)
            (reg:SI 304 [ _216 ]))) "../System/ugui.c":7735:81 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 656)
        (nil)))
(insn 821 820 822 57 (set (reg:SI 306 [ _218 ])
        (plus:SI (reg:SI 657)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":7735:17 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 657)
        (nil)))
(insn 822 821 823 57 (set (reg:SI 658)
        (plus:SI (reg:SI 302 [ _213 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7735:101 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 347 [ _343 ])
        (nil)))
(insn 823 822 824 57 (set (reg:SI 659)
        (plus:SI (reg:SI 658)
            (reg:SI 304 [ _216 ]))) "../System/ugui.c":7735:104 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 658)
        (expr_list:REG_DEAD (reg:SI 304 [ _216 ])
            (nil))))
(insn 824 823 825 57 (set (reg:SI 309 [ _221 ])
        (plus:SI (reg:SI 659)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":7735:17 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 659)
        (nil)))
(insn 825 824 827 57 (set (reg:SI 661 [ chb_253->state ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 326 [ chb ]) [0 chb_253->state+0 S1 A32]))) "../System/ugui.c":7735:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 326 [ chb ])
        (nil)))
(insn 827 825 829 57 (set (reg:SI 662)
        (and:SI (reg:SI 661 [ chb_253->state ])
            (const_int 1 [0x1]))) "../System/ugui.c":7735:17 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 661 [ chb_253->state ])
        (nil)))
(insn 829 827 830 57 (set (reg:SI 664)
        (zero_extend:SI (subreg:QI (reg:SI 662) 0))) "../System/ugui.c":7735:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 662)
        (nil)))
(insn 830 829 831 57 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 664)
            (const_int 0 [0]))) "../System/ugui.c":7735:17 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 664)
        (nil)))
(jump_insn 831 830 832 57 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1076)
            (pc))) "../System/ugui.c":7735:17 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1076)
(note 832 831 16 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 16 832 1076 58 (set (reg/f:SI 324 [ iftmp.230_239 ])
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) "../System/ugui.c":7735:17 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 60
(code_label 1076 16 1075 59 801 (nil) [1 uses])
(note 1075 1076 14 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 14 1075 833 59 (set (reg/f:SI 324 [ iftmp.230_239 ])
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../System/ugui.c":7735:17 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 833 14 834 60 788 (nil) [0 uses])
(note 834 833 835 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 835 834 836 60 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg/f:SI 324 [ iftmp.230_239 ])) "../System/ugui.c":7735:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 324 [ iftmp.230_239 ])
        (nil)))
(insn 836 835 837 60 (set (reg:SI 3 r3)
        (reg:SI 309 [ _221 ])) "../System/ugui.c":7735:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 309 [ _221 ])
        (nil)))
(insn 837 836 838 60 (set (reg:SI 2 r2)
        (reg:SI 306 [ _218 ])) "../System/ugui.c":7735:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 306 [ _218 ])
        (nil)))
(insn 838 837 839 60 (set (reg:SI 1 r1)
        (reg:SI 302 [ _213 ])) "../System/ugui.c":7735:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 302 [ _213 ])
        (nil)))
(insn 839 838 840 60 (set (reg:SI 0 r0)
        (reg:SI 301 [ _212 ])) "../System/ugui.c":7735:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 301 [ _212 ])
        (nil)))
(call_insn 840 839 841 60 (parallel [
            (call (mem:SI (symbol_ref:SI ("_UG_DrawObjectFrame") [flags 0x3]  <function_decl 00000000062f7700 _UG_DrawObjectFrame>) [0 _UG_DrawObjectFrame S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":7735:17 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("_UG_DrawObjectFrame") [flags 0x3]  <function_decl 00000000062f7700 _UG_DrawObjectFrame>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem/f:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 841 840 844 60 (set (reg:SI 385 [ prephitmp_468 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 388 [ obj ]) [0 obj_252(D)->state+0 S1 A32]))) "../System/ugui.c":7748:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
      ; pc falls through to BB 81
(code_label 844 841 845 61 787 (nil) [1 uses])
(note 845 844 846 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(debug_insn 846 845 847 61 (debug_marker) "../System/ugui.c":7739:18 -1
     (nil))
(insn 847 846 848 61 (set (reg:SI 311 [ _223 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 8 [0x8])) [1 obj_252(D)->a_abs.xs+0 S4 A32])) "../System/ugui.c":7739:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 848 847 849 61 (set (reg:SI 312 [ _224 ])
        (mem:SI (plus:SI (reg/v/f:SI 388 [ obj ])
                (const_int 12 [0xc])) [1 obj_252(D)->a_abs.ys+0 S4 A32])) "../System/ugui.c":7739:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 849 848 850 61 (set (reg:SI 314 [ _227 ])
        (ashift:SI (reg:SI 383 [ prephitmp_451 ])
            (const_int 1 [0x1]))) "../System/ugui.c":7739:77 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 383 [ prephitmp_451 ])
        (nil)))
(insn 850 849 851 61 (set (reg:SI 665)
        (plus:SI (reg:SI 311 [ _223 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7739:72 7 {*arm_addsi3}
     (nil))
(insn 851 850 852 61 (set (reg:SI 666)
        (plus:SI (reg:SI 665)
            (reg:SI 314 [ _227 ]))) "../System/ugui.c":7739:75 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 665)
        (nil)))
(insn 852 851 853 61 (set (reg:SI 316 [ _229 ])
        (plus:SI (reg:SI 666)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":7739:18 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 666)
        (nil)))
(insn 853 852 854 61 (set (reg:SI 667)
        (plus:SI (reg:SI 312 [ _224 ])
            (reg:SI 347 [ _343 ]))) "../System/ugui.c":7739:95 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 347 [ _343 ])
        (nil)))
(insn 854 853 855 61 (set (reg:SI 668)
        (plus:SI (reg:SI 667)
            (reg:SI 314 [ _227 ]))) "../System/ugui.c":7739:98 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 667)
        (expr_list:REG_DEAD (reg:SI 314 [ _227 ])
            (nil))))
(insn 855 854 856 61 (set (reg:SI 319 [ _232 ])
        (plus:SI (reg:SI 668)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":7739:18 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 668)
        (nil)))
(insn 856 855 857 61 (set (reg:SI 332 [ iftmp.231_305 ])
        (mem:SI (plus:SI (reg/v/f:SI 326 [ chb ])
                (const_int 12 [0xc])) [1 chb_253->afc+0 S4 A32])) "../System/ugui.c":7739:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 857 856 858 61 (set (reg:SI 325 [ iftmp.231_240 ])
        (mem:SI (plus:SI (reg/v/f:SI 326 [ chb ])
                (const_int 16 [0x10])) [1 chb_253->abc+0 S4 A32])) "../System/ugui.c":7739:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 858 857 860 61 (set (reg:SI 670 [ chb_253->state ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 326 [ chb ]) [0 chb_253->state+0 S1 A32]))) "../System/ugui.c":7739:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 326 [ chb ])
        (nil)))
(insn 860 858 862 61 (set (reg:SI 671)
        (and:SI (reg:SI 670 [ chb_253->state ])
            (const_int 1 [0x1]))) "../System/ugui.c":7739:18 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 670 [ chb_253->state ])
        (nil)))
(insn 862 860 863 61 (set (reg:SI 673)
        (zero_extend:SI (subreg:QI (reg:SI 671) 0))) "../System/ugui.c":7739:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 671)
        (nil)))
(insn 863 862 864 61 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 673)
            (const_int 0 [0]))) "../System/ugui.c":7739:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 673)
        (nil)))
(jump_insn 864 863 865 61 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 866)
            (pc))) "../System/ugui.c":7739:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 866)
(note 865 864 18 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(insn 18 865 866 62 (set (reg:SI 325 [ iftmp.231_240 ])
        (reg:SI 332 [ iftmp.231_305 ])) "../System/ugui.c":7739:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 332 [ iftmp.231_305 ])
        (nil)))
(code_label 866 18 867 63 790 (nil) [1 uses])
(note 867 866 868 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(debug_insn 868 867 869 63 (var_location:SI x1 (reg:SI 311 [ _223 ])) -1
     (nil))
(debug_insn 869 868 870 63 (var_location:SI y1 (reg:SI 312 [ _224 ])) -1
     (nil))
(debug_insn 870 869 871 63 (var_location:SI x2 (reg:SI 316 [ _229 ])) -1
     (nil))
(debug_insn 871 870 872 63 (var_location:SI y2 (reg:SI 319 [ _232 ])) -1
     (nil))
(debug_insn 872 871 873 63 (var_location:SI c (reg:SI 325 [ iftmp.231_240 ])) -1
     (nil))
(debug_insn 873 872 874 63 (debug_marker:BLK) "../System/ugui.c":4726:6 -1
     (nil))
(debug_insn 874 873 875 63 (debug_marker) "../System/ugui.c":4728:4 -1
     (nil))
(insn 875 874 876 63 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 325 [ iftmp.231_240 ])) "../System/ugui.c":4728:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 876 875 877 63 (set (reg:SI 3 r3)
        (reg:SI 312 [ _224 ])) "../System/ugui.c":4728:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 877 876 878 63 (set (reg:SI 2 r2)
        (reg:SI 316 [ _229 ])) "../System/ugui.c":4728:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 878 877 879 63 (set (reg:SI 1 r1)
        (reg:SI 312 [ _224 ])) "../System/ugui.c":4728:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 879 878 880 63 (set (reg:SI 0 r0)
        (reg:SI 311 [ _223 ])) "../System/ugui.c":4728:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 880 879 881 63 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4728:4 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 881 880 882 63 (debug_marker) "../System/ugui.c":4729:4 -1
     (nil))
(insn 882 881 883 63 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 325 [ iftmp.231_240 ])) "../System/ugui.c":4729:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 883 882 884 63 (set (reg:SI 3 r3)
        (reg:SI 319 [ _232 ])) "../System/ugui.c":4729:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 884 883 885 63 (set (reg:SI 2 r2)
        (reg:SI 316 [ _229 ])) "../System/ugui.c":4729:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 885 884 886 63 (set (reg:SI 1 r1)
        (reg:SI 319 [ _232 ])) "../System/ugui.c":4729:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 886 885 887 63 (set (reg:SI 0 r0)
        (reg:SI 311 [ _223 ])) "../System/ugui.c":4729:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 887 886 888 63 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4729:4 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 888 887 889 63 (debug_marker) "../System/ugui.c":4730:4 -1
     (nil))
(insn 889 888 890 63 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 325 [ iftmp.231_240 ])) "../System/ugui.c":4730:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 890 889 891 63 (set (reg:SI 3 r3)
        (reg:SI 319 [ _232 ])) "../System/ugui.c":4730:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 891 890 892 63 (set (reg:SI 2 r2)
        (reg:SI 311 [ _223 ])) "../System/ugui.c":4730:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 892 891 893 63 (set (reg:SI 1 r1)
        (reg:SI 312 [ _224 ])) "../System/ugui.c":4730:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 893 892 894 63 (set (reg:SI 0 r0)
        (reg:SI 311 [ _223 ])) "../System/ugui.c":4730:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 311 [ _223 ])
        (nil)))
(call_insn 894 893 895 63 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4730:4 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 895 894 896 63 (debug_marker) "../System/ugui.c":4731:4 -1
     (nil))
(insn 896 895 897 63 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 325 [ iftmp.231_240 ])) "../System/ugui.c":4731:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 325 [ iftmp.231_240 ])
        (nil)))
(insn 897 896 898 63 (set (reg:SI 3 r3)
        (reg:SI 319 [ _232 ])) "../System/ugui.c":4731:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 319 [ _232 ])
        (nil)))
(insn 898 897 899 63 (set (reg:SI 2 r2)
        (reg:SI 316 [ _229 ])) "../System/ugui.c":4731:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 899 898 900 63 (set (reg:SI 1 r1)
        (reg:SI 312 [ _224 ])) "../System/ugui.c":4731:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 312 [ _224 ])
        (nil)))
(insn 900 899 901 63 (set (reg:SI 0 r0)
        (reg:SI 316 [ _229 ])) "../System/ugui.c":4731:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 316 [ _229 ])
        (nil)))
(call_insn 901 900 902 63 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4731:4 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 902 901 905 63 (set (reg:SI 385 [ prephitmp_468 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 388 [ obj ]) [0 obj_252(D)->state+0 S1 A32]))) "../System/ugui.c":7748:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
      ; pc falls through to BB 81
(code_label 905 902 906 64 769 (nil) [1 uses])
(note 906 905 907 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(debug_insn 907 906 908 64 (debug_marker) "../System/ugui.c":7745:11 -1
     (nil))
(insn 908 907 910 64 (set (reg:SI 675 [ chb_253->style ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 326 [ chb ])
                    (const_int 1 [0x1])) [0 chb_253->style+0 S1 A8]))) "../System/ugui.c":7745:14 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 326 [ chb ])
        (nil)))
(insn 910 908 912 64 (set (reg:SI 676)
        (and:SI (reg:SI 675 [ chb_253->style ])
            (const_int 16 [0x10]))) "../System/ugui.c":7745:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 675 [ chb_253->style ])
        (nil)))
(insn 912 910 913 64 (set (reg:SI 678)
        (zero_extend:SI (subreg:QI (reg:SI 676) 0))) "../System/ugui.c":7745:14 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 676)
        (nil)))
(insn 913 912 914 64 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 678)
            (const_int 0 [0]))) "../System/ugui.c":7745:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 678)
        (nil)))
(jump_insn 914 913 915 64 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 1024)
            (pc))) "../System/ugui.c":7745:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 1024)
(note 915 914 916 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(debug_insn 916 915 917 65 (debug_marker) "../System/ugui.c":7746:13 -1
     (nil))
(insn 917 916 918 65 (set (reg:SI 322 [ _235 ])
        (mem:SI (plus:SI (reg/v/f:SI 387 [ wnd ])
                (const_int 16 [0x10])) [1 wnd_264(D)->bc+0 S4 A32])) "../System/ugui.c":7746:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 387 [ wnd ])
        (nil)))
(debug_insn 918 917 919 65 (var_location:SI x1 (reg/v:SI 125 [ x1 ])) "../System/ugui.c":7746:13 -1
     (nil))
(debug_insn 919 918 920 65 (var_location:SI y1 (reg/v:SI 379 [ y1 ])) "../System/ugui.c":7746:13 -1
     (nil))
(debug_insn 920 919 921 65 (var_location:SI x2 (reg/v:SI 128 [ x2 ])) "../System/ugui.c":7746:13 -1
     (nil))
(debug_insn 921 920 922 65 (var_location:SI y2 (reg/v:SI 130 [ y2 ])) "../System/ugui.c":7746:13 -1
     (nil))
(debug_insn 922 921 923 65 (var_location:SI c (reg:SI 322 [ _235 ])) "../System/ugui.c":7746:13 -1
     (nil))
(debug_insn 923 922 924 65 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 924 923 925 65 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 925 924 926 65 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 926 925 927 65 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _18 ])
            (reg:SI 127 [ _24 ]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _24 ])
        (expr_list:REG_DEAD (reg:SI 124 [ _18 ])
            (nil))))
(jump_insn 927 926 928 65 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 929)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 929)
(note 928 927 19 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(insn 19 928 20 66 (set (reg:SI 392 [ x1 ])
        (reg/v:SI 125 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 125 [ x1 ])
        (nil)))
(insn 20 19 21 66 (set (reg/v:SI 125 [ x1 ])
        (reg/v:SI 128 [ x2 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 128 [ x2 ])
        (nil)))
(insn 21 20 929 66 (set (reg/v:SI 128 [ x2 ])
        (reg:SI 392 [ x1 ])) "../System/ugui.c":4625:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 392 [ x1 ])
        (nil)))
(code_label 929 21 930 67 791 (nil) [1 uses])
(note 930 929 931 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(debug_insn 931 930 932 67 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 932 931 933 67 (var_location:SI x2 (reg/v:SI 128 [ x2 ])) -1
     (nil))
(debug_insn 933 932 934 67 (var_location:SI x1 (reg/v:SI 125 [ x1 ])) -1
     (nil))
(debug_insn 934 933 935 67 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 935 934 936 67 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 126 [ _21 ])
            (reg:SI 129 [ _26 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _26 ])
        (expr_list:REG_DEAD (reg:SI 126 [ _21 ])
            (nil))))
(jump_insn 936 935 937 67 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 938)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 938)
(note 937 936 22 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 22 937 23 68 (set (reg:SI 393 [ y1 ])
        (reg/v:SI 379 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 379 [ y1 ])
        (nil)))
(insn 23 22 24 68 (set (reg/v:SI 379 [ y1 ])
        (reg/v:SI 130 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 130 [ y2 ])
        (nil)))
(insn 24 23 938 68 (set (reg/v:SI 130 [ y2 ])
        (reg:SI 393 [ y1 ])) "../System/ugui.c":4631:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 393 [ y1 ])
        (nil)))
(code_label 938 24 939 69 792 (nil) [1 uses])
(note 939 938 940 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(debug_insn 940 939 941 69 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 941 940 942 69 (var_location:SI y2 (reg/v:SI 130 [ y2 ])) -1
     (nil))
(debug_insn 942 941 943 69 (var_location:SI y1 (reg/v:SI 379 [ y1 ])) -1
     (nil))
(debug_insn 943 942 944 69 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 944 943 945 69 (set (reg/f:SI 698)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":4636:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 945 944 946 69 (set (reg/f:SI 370 [ gui.4_388 ])
        (mem/f/c:SI (reg/f:SI 698) [11 gui+0 S4 A32])) "../System/ugui.c":4636:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 946 945 948 69 (set (reg:SI 681 [ gui.4_388->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 370 [ gui.4_388 ])
                    (const_int 128 [0x80])) [0 gui.4_388->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 948 946 950 69 (set (reg:SI 682)
        (and:SI (reg:SI 681 [ gui.4_388->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 681 [ gui.4_388->driver[1].state ])
        (nil)))
(insn 950 948 951 69 (set (reg:SI 684)
        (zero_extend:SI (subreg:QI (reg:SI 682) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 682)
        (nil)))
(insn 951 950 952 69 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 684)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 684)
        (nil)))
(jump_insn 952 951 974 69 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 962)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 962)
(code_label 974 952 953 71 795 (nil) [1 uses])
(note 953 974 954 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(debug_insn 954 953 955 71 (var_location:SI m (reg/v:SI 379 [ y1 ])) -1
     (nil))
(debug_insn 955 954 956 71 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 956 955 957 71 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 379 [ y1 ])
            (reg/v:SI 130 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 957 956 958 71 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 1009)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 1009)
(note 958 957 959 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 959 958 962 72 (set (reg:SI 385 [ prephitmp_468 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 388 [ obj ]) [0 obj_252(D)->state+0 S1 A32]))) "../System/ugui.c":7748:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
      ; pc falls through to BB 81
(code_label 962 959 963 73 793 (nil) [1 uses])
(note 963 962 964 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(debug_insn 964 963 965 73 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 965 964 966 73 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 322 [ _235 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 966 965 967 73 (set (reg/f:SI 685 [ gui.4_388->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 370 [ gui.4_388 ])
                (const_int 124 [0x7c])) [10 gui.4_388->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 370 [ gui.4_388 ])
        (nil)))
(insn 967 966 968 73 (set (reg:SI 3 r3)
        (reg/v:SI 130 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 968 967 969 73 (set (reg:SI 2 r2)
        (reg/v:SI 128 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 969 968 970 73 (set (reg:SI 1 r1)
        (reg/v:SI 379 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 970 969 971 73 (set (reg:SI 0 r0)
        (reg/v:SI 125 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 971 970 972 73 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 685 [ gui.4_388->driver[1].driver ]) [0 *_392 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 685 [ gui.4_388->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 972 971 975 73 (set (reg:SI 686)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 975 972 976 73 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 686)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 686)
        (nil)))
(jump_insn 976 975 977 73 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 974)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 974)
(note 977 976 978 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(insn 978 977 995 74 (set (reg:SI 385 [ prephitmp_468 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 388 [ obj ]) [0 obj_252(D)->state+0 S1 A32]))) "../System/ugui.c":7748:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
      ; pc falls through to BB 81
(code_label 995 978 981 75 796 (nil) [1 uses])
(note 981 995 982 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(debug_insn 982 981 983 75 (var_location:SI n (reg/v:SI 378 [ n ])) -1
     (nil))
(debug_insn 983 982 985 75 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 985 983 986 75 (set (reg/f:SI 688 [ gui ])
        (mem/f/c:SI (reg/f:SI 698) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 986 985 987 75 (set (reg/f:SI 689 [ gui.6_398->pset ])
        (mem/f:SI (reg/f:SI 688 [ gui ]) [3 gui.6_398->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 688 [ gui ])
        (nil)))
(insn 987 986 988 75 (set (reg:SI 2 r2)
        (reg:SI 322 [ _235 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 988 987 989 75 (set (reg:SI 1 r1)
        (reg/v:SI 379 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 989 988 990 75 (set (reg:SI 0 r0)
        (reg/v:SI 378 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 990 989 991 75 (parallel [
            (call (mem:SI (reg/f:SI 689 [ gui.6_398->pset ]) [0 *_399 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 689 [ gui.6_398->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 991 990 992 75 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 992 991 993 75 (set (reg/v:SI 378 [ n ])
        (plus:SI (reg/v:SI 378 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 993 992 994 75 (var_location:SI n (reg/v:SI 378 [ n ])) -1
     (nil))
(debug_insn 994 993 996 75 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 996 994 997 75 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ x2 ])
            (reg/v:SI 378 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 997 996 998 75 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 995)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 995)
(note 998 997 999 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(debug_insn 999 998 1000 76 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 1000 999 1001 76 (set (reg/v:SI 379 [ y1 ])
        (plus:SI (reg/v:SI 379 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 1001 1000 1002 76 (var_location:SI m (reg/v:SI 379 [ y1 ])) -1
     (nil))
(debug_insn 1002 1001 1003 76 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 1003 1002 1004 76 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ y2 ])
            (reg/v:SI 379 [ y1 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 1004 1003 1011 76 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 1014)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 1014)
(code_label 1011 1004 1005 77 798 (nil) [1 uses])
(note 1005 1011 1006 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 1006 1005 1009 77 (set (reg:SI 385 [ prephitmp_468 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 388 [ obj ]) [0 obj_252(D)->state+0 S1 A32]))) "../System/ugui.c":7748:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
      ; pc falls through to BB 81
(code_label 1009 1006 1010 78 794 (nil) [1 uses])
(note 1010 1009 1012 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(insn 1012 1010 1013 78 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ x1 ])
            (reg/v:SI 128 [ x2 ]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 1013 1012 1014 78 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 1011)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 1011)
(code_label 1014 1013 1015 79 797 (nil) [1 uses])
(note 1015 1014 1016 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1016 1015 1017 79 (var_location:SI m (reg/v:SI 379 [ y1 ])) -1
     (nil))
(debug_insn 1017 1016 1018 79 (var_location:SI n (reg/v:SI 125 [ x1 ])) -1
     (nil))
(debug_insn 1018 1017 25 79 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 25 1018 1021 79 (set (reg/v:SI 378 [ n ])
        (reg/v:SI 125 [ x1 ])) "../System/ugui.c":4631:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 75
(code_label 1021 25 1022 80 786 (nil) [1 uses])
(note 1022 1021 1023 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(insn 1023 1022 1024 80 (set (reg:SI 385 [ prephitmp_468 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 388 [ obj ]) [0 obj_252(D)->state+0 S1 A32]))) "../System/ugui.c":7748:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(code_label 1024 1023 1025 81 789 (nil) [1 uses])
(note 1025 1024 1026 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1026 1025 1027 81 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":7746:13 -1
     (nil))
(debug_insn 1027 1026 1028 81 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":7746:13 -1
     (nil))
(debug_insn 1028 1027 1029 81 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":7746:13 -1
     (nil))
(debug_insn 1029 1028 1030 81 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":7746:13 -1
     (nil))
(debug_insn 1030 1029 1031 81 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":7746:13 -1
     (nil))
(debug_insn 1031 1030 1032 81 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":7746:13 -1
     (nil))
(debug_insn 1032 1031 1033 81 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":7746:13 -1
     (nil))
(debug_insn 1033 1032 1034 81 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":7739:18 -1
     (nil))
(debug_insn 1034 1033 1035 81 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":7739:18 -1
     (nil))
(debug_insn 1035 1034 1036 81 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":7739:18 -1
     (nil))
(debug_insn 1036 1035 1037 81 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":7739:18 -1
     (nil))
(debug_insn 1037 1036 1038 81 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":7739:18 -1
     (nil))
(debug_insn 1038 1037 1039 81 (debug_marker) "../System/ugui.c":7748:7 -1
     (nil))
(insn 1039 1038 1041 81 (set (reg:SI 690)
        (and:SI (reg:SI 385 [ prephitmp_468 ])
            (const_int -33 [0xffffffffffffffdf]))) "../System/ugui.c":7748:18 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 385 [ prephitmp_468 ])
        (nil)))
(insn 1041 1039 1046 81 (set (mem:QI (reg/v/f:SI 388 [ obj ]) [0 obj_252(D)->state+0 S1 A32])
        (subreg:QI (reg:SI 690) 0)) "../System/ugui.c":7748:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 690)
        (expr_list:REG_DEAD (reg/v/f:SI 388 [ obj ])
            (nil))))
      ; pc falls through to BB 85
(code_label 1046 1041 1047 82 778 (nil) [1 uses])
(note 1047 1046 26 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(insn 26 1047 27 82 (set (reg:SI 394 [ y1 ])
        (reg/v:SI 369 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 369 [ y1 ])
        (nil)))
(insn 27 26 28 82 (set (reg/v:SI 369 [ y1 ])
        (reg/v:SI 150 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 150 [ y2 ])
        (nil)))
(insn 28 27 1048 82 (set (reg/v:SI 150 [ y2 ])
        (reg:SI 394 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 394 [ y1 ])
        (nil)))
(code_label 1048 28 1049 83 779 (nil) [0 uses])
(note 1049 1048 1050 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1050 1049 1051 83 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 1051 1050 1052 83 (var_location:SI y2 (reg/v:SI 150 [ y2 ])) -1
     (nil))
(debug_insn 1052 1051 1053 83 (var_location:SI y1 (reg/v:SI 369 [ y1 ])) -1
     (nil))
(debug_insn 1053 1052 1054 83 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 1054 1053 1055 83 (set (reg/f:SI 698)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":4636:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1055 1054 1057 83 (set (reg/f:SI 382 [ gui.4_416 ])
        (mem/f/c:SI (reg/f:SI 698) [11 gui+0 S4 A32])) "../System/ugui.c":4636:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 1057 1055 1059 83 (set (reg:SI 694 [ gui.4_416->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 382 [ gui.4_416 ])
                    (const_int 128 [0x80])) [0 gui.4_416->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 1059 1057 1061 83 (set (reg:SI 695)
        (and:SI (reg:SI 694 [ gui.4_416->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 694 [ gui.4_416->driver[1].state ])
        (nil)))
(insn 1061 1059 1062 83 (set (reg:SI 697)
        (zero_extend:SI (subreg:QI (reg:SI 695) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 695)
        (nil)))
(insn 1062 1061 1063 83 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 697)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 697)
        (nil)))
(jump_insn 1063 1062 1067 83 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 1056)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870884 (nil)))
 -> 1056)
      ; pc falls through to BB 49
(code_label 1067 1063 1068 85 757 (nil) [2 uses])
(note 1068 1067 0 85 [bb 85] NOTE_INSN_BASIC_BLOCK)

;; Function UG_DriverEnable (UG_DriverEnable, funcdef_no=38, decl_uid=5929, cgraph_uid=39, symbol_order=50)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)


UG_DriverEnable

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 38
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,5u} r103={1d,4u} r115={1d,2u} r118={1d,2u} r121={1d,2u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} 
;;    total ref usage 72{37d,35u,0e} in 18{18 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 6 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 121
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 2 )->[3]->( 5 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ }u8(13){ }u9(102){ }u10(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 115 118 124 125 126 127 128 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 100 [cc] 115 118 124 125 126 127 128 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118

( 3 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
;; lr  def 	 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
;; live  gen 	 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 2 3 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(7){ }u31(13){ }u32(102){ }u33(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 25 to worklist
  Adding insn 30 to worklist
Finished finding needed instructions:
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 28 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 11 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)
;; Following path with 4 sets: 2 
;; Following path with 11 sets: 3 
;; Following path with 3 sets: 5 
starting the processing of deferred insns
ending the processing of deferred insns


UG_DriverEnable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,5u} r103={1d,4u} r115={1d,2u} r118={1d,2u} r121={1d,2u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} 
;;    total ref usage 72{37d,35u,0e} in 18{18 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SI 121 [ type ])
        (reg:SI 0 r0 [ type ])) "../System/ugui.c":5723:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ type ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 11 2 (debug_marker) "../System/ugui.c":5724:4 -1
     (nil))
(insn 11 6 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 121 [ type ])
            (const_int 2 [0x2]))) "../System/ugui.c":5724:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 33)
            (pc))) "../System/ugui.c":5724:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 33)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 15 3 (debug_marker) "../System/ugui.c":5725:4 -1
     (nil))
(insn 15 14 16 3 (set (reg/f:SI 124)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":5725:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 3 (set (reg:SI 125 [ type ])
        (sign_extend:SI (subreg:HI (reg/v:SI 121 [ type ]) 0))) 180 {*arm_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v:SI 121 [ type ])
        (nil)))
(insn 17 16 18 3 (set (reg:SI 126)
        (ashift:SI (reg:SI 125 [ type ])
            (const_int 3 [0x3]))) 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 125 [ type ])
        (nil)))
(insn 18 17 19 3 (set (reg/f:SI 127 [ gui ])
        (mem/f/c:SI (reg/f:SI 124) [11 gui+0 S4 A32])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
            (nil))))
(insn 19 18 20 3 (set (reg/f:SI 118 [ _10 ])
        (plus:SI (reg/f:SI 127 [ gui ])
            (reg:SI 126))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 127 [ gui ])
        (expr_list:REG_DEAD (reg:SI 126)
            (nil))))
(insn 20 19 21 3 (set (reg:SI 115 [ _3 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 118 [ _10 ])
                    (const_int 120 [0x78])) [2 MEM <UG_U8> [(struct UG_GUI *)_10 + 120B]+0 S1 A32]))) "../System/ugui.c":5725:26 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 21 20 23 3 (set (reg:SI 128)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int 1 [0x1]))) "../System/ugui.c":5725:7 90 {*arm_andsi3_insn}
     (nil))
(insn 23 21 24 3 (set (reg:SI 130)
        (zero_extend:SI (subreg:QI (reg:SI 128) 0))) "../System/ugui.c":5725:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(insn 24 23 25 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130)
            (const_int 0 [0]))) "../System/ugui.c":5725:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(jump_insn 25 24 26 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 33)
            (pc))) "../System/ugui.c":5725:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 33)
(note 26 25 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 5 (debug_marker) "../System/ugui.c":5727:7 -1
     (nil))
(insn 28 27 30 5 (set (reg:SI 131)
        (ior:SI (reg:SI 115 [ _3 ])
            (const_int 2 [0x2]))) "../System/ugui.c":5727:31 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 30 28 33 5 (set (mem:QI (plus:SI (reg/f:SI 118 [ _10 ])
                (const_int 120 [0x78])) [2 MEM <UG_U8> [(struct UG_GUI *)_10 + 120B]+0 S1 A32])
        (subreg:QI (reg:SI 131) 0)) "../System/ugui.c":5727:31 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_DEAD (reg/f:SI 118 [ _10 ])
            (nil))))
(code_label 33 30 34 6 840 (nil) [2 uses])
(note 34 33 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

;; Function UG_DriverDisable (UG_DriverDisable, funcdef_no=39, decl_uid=5931, cgraph_uid=40, symbol_order=51)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)


UG_DriverDisable

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 38
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,5u} r103={1d,4u} r115={1d,2u} r118={1d,2u} r121={1d,2u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} 
;;    total ref usage 72{37d,35u,0e} in 18{18 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 6 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 121
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 2 )->[3]->( 5 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ }u8(13){ }u9(102){ }u10(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 115 118 124 125 126 127 128 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 100 [cc] 115 118 124 125 126 127 128 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118

( 3 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
;; lr  def 	 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
;; live  gen 	 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 2 3 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(7){ }u31(13){ }u32(102){ }u33(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 25 to worklist
  Adding insn 30 to worklist
Finished finding needed instructions:
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 28 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 11 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)
;; Following path with 4 sets: 2 
;; Following path with 11 sets: 3 
;; Following path with 3 sets: 5 
starting the processing of deferred insns
ending the processing of deferred insns


UG_DriverDisable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,5u} r103={1d,4u} r115={1d,2u} r118={1d,2u} r121={1d,2u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} 
;;    total ref usage 72{37d,35u,0e} in 18{18 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SI 121 [ type ])
        (reg:SI 0 r0 [ type ])) "../System/ugui.c":5732:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ type ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 11 2 (debug_marker) "../System/ugui.c":5733:4 -1
     (nil))
(insn 11 6 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 121 [ type ])
            (const_int 2 [0x2]))) "../System/ugui.c":5733:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 33)
            (pc))) "../System/ugui.c":5733:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 33)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 15 3 (debug_marker) "../System/ugui.c":5734:4 -1
     (nil))
(insn 15 14 16 3 (set (reg/f:SI 124)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":5734:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 3 (set (reg:SI 125 [ type ])
        (sign_extend:SI (subreg:HI (reg/v:SI 121 [ type ]) 0))) 180 {*arm_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v:SI 121 [ type ])
        (nil)))
(insn 17 16 18 3 (set (reg:SI 126)
        (ashift:SI (reg:SI 125 [ type ])
            (const_int 3 [0x3]))) 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 125 [ type ])
        (nil)))
(insn 18 17 19 3 (set (reg/f:SI 127 [ gui ])
        (mem/f/c:SI (reg/f:SI 124) [11 gui+0 S4 A32])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
            (nil))))
(insn 19 18 20 3 (set (reg/f:SI 118 [ _10 ])
        (plus:SI (reg/f:SI 127 [ gui ])
            (reg:SI 126))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 127 [ gui ])
        (expr_list:REG_DEAD (reg:SI 126)
            (nil))))
(insn 20 19 21 3 (set (reg:SI 115 [ _3 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 118 [ _10 ])
                    (const_int 120 [0x78])) [2 MEM <UG_U8> [(struct UG_GUI *)_10 + 120B]+0 S1 A32]))) "../System/ugui.c":5734:26 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 21 20 23 3 (set (reg:SI 128)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int 1 [0x1]))) "../System/ugui.c":5734:7 90 {*arm_andsi3_insn}
     (nil))
(insn 23 21 24 3 (set (reg:SI 130)
        (zero_extend:SI (subreg:QI (reg:SI 128) 0))) "../System/ugui.c":5734:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(insn 24 23 25 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130)
            (const_int 0 [0]))) "../System/ugui.c":5734:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(jump_insn 25 24 26 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 33)
            (pc))) "../System/ugui.c":5734:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 33)
(note 26 25 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 5 (debug_marker) "../System/ugui.c":5736:7 -1
     (nil))
(insn 28 27 30 5 (set (reg:SI 131)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -3 [0xfffffffffffffffd]))) "../System/ugui.c":5736:31 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 30 28 33 5 (set (mem:QI (plus:SI (reg/f:SI 118 [ _10 ])
                (const_int 120 [0x78])) [2 MEM <UG_U8> [(struct UG_GUI *)_10 + 120B]+0 S1 A32])
        (subreg:QI (reg:SI 131) 0)) "../System/ugui.c":5736:31 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_DEAD (reg/f:SI 118 [ _10 ])
            (nil))))
(code_label 33 30 34 6 847 (nil) [2 uses])
(note 34 33 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

;; Function UG_DrawBMP (UG_DrawBMP, funcdef_no=42, decl_uid=5920, cgraph_uid=43, symbol_order=54)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 16 count 13 (  1.2)


UG_DrawBMP

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 135
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={3d,2u} r3={2d} r7={1d,10u} r12={2d} r13={1d,11u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={7d,6u} r101={1d} r102={1d,10u} r103={1d,9u} r104={1d} r105={1d} r106={1d} r125={2d,2u} r135={2d,9u} r136={1d,16u} r138={2d,8u} r143={2d,6u} r145={1d,3u} r148={1d,5u} r149={1d,3u} r150={1d,6u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} 
;;    total ref usage 276{147d,129u,0e} in 116{115 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 13 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 135 148 149 150
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 135 148 149 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 148 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 148 149 150

( 2 )->[4]->( 5 13 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 148 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  def 	 100 [cc] 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 148 149 150
;; live  gen 	 100 [cc] 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 148 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 148 149 150

( 4 )->[5]->( 7 13 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u17(7){ }u18(13){ }u19(102){ }u20(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 148 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  def 	 100 [cc] 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 148 149 150
;; live  gen 	 100 [cc] 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 148 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 148 149 150

( 5 )->[7]->( 11 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }u29(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 148 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  def 	 125 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 148 149 150
;; live  gen 	 125 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 135 143 148 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 135 143 148 149 150

( 11 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u31(7){ }u32(13){ }u33(102){ }u34(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 143 145 148 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 138 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 143 145 148 149 150
;; live  gen 	 138 173
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 138 143 145 148 149 150 173
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 138 143 145 148 149 150 173

( 9 8 )->[9]->( 9 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u35(7){ }u36(13){ }u37(102){ }u38(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 138 143 145 148 149 150 173
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 138 145 148 150 173
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 135 136 138 153 155 156 157 158 160 161 162 163 165 166 167 168 170 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 138 143 145 148 149 150 173
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 125 135 136 138 153 155 156 157 158 160 161 162 163 165 166 167 168 170 171
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 135 138 143 145 148 149 150 173
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 135 138 143 145 148 149 150 173

( 9 )->[10]->( 11 13 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u100(7){ }u101(13){ }u102(102){ }u103(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 135 143 148 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 150
;; lr  def 	 100 [cc] 143 172
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 135 143 148 149 150
;; live  gen 	 100 [cc] 143 172
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 135 143 148 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 135 143 148 149 150

( 7 10 )->[11]->( 8 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u113(7){ }u114(13){ }u115(102){ }u116(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 135 143 148 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 143 149
;; lr  def 	 100 [cc] 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 135 143 148 149 150
;; live  gen 	 100 [cc] 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 143 145 148 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 143 145 148 149 150

( 11 2 4 5 10 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u125(7){ }u126(13){ }u127(102){ }u128(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 13 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u129(7){ }u130(13){ }u131(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 23 to worklist
  Adding insn 32 to worklist
  Adding insn 103 to worklist
  Adding insn 90 to worklist
  Adding insn 117 to worklist
  Adding insn 129 to worklist
Finished finding needed instructions:
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 135 143 148 149 150
  Adding insn 116 to worklist
  Adding insn 115 to worklist
  Adding insn 109 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 135 138 143 145 148 149 150 173
  Adding insn 102 to worklist
  Adding insn 100 to worklist
  Adding insn 95 to worklist
  Adding insn 89 to worklist
  Adding insn 88 to worklist
  Adding insn 87 to worklist
  Adding insn 86 to worklist
  Adding insn 85 to worklist
  Adding insn 83 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 80 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 73 to worklist
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 70 to worklist
  Adding insn 68 to worklist
  Adding insn 44 to worklist
  Adding insn 42 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 138 143 145 148 149 150 173
  Adding insn 152 to worklist
  Adding insn 6 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 143 145 148 149 150
  Adding insn 128 to worklist
  Adding insn 120 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 135 143 148 149 150
  Adding insn 7 to worklist
  Adding insn 34 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 148 149 150
  Adding insn 31 to worklist
  Adding insn 30 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 148 149 150
  Adding insn 22 to worklist
  Adding insn 21 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 148 149 150
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 16 count 17 (  1.5)
;; Following path with 12 sets: 2 
;; Following path with 4 sets: 4 
;; Following path with 8 sets: 5 
;; Following path with 2 sets: 7 
;; Following path with 10 sets: 11 
;; Following path with 2 sets: 8 
;; Following path with 67 sets: 9 
;; Following path with 13 sets: 10 
starting the processing of deferred insns
ending the processing of deferred insns


UG_DrawBMP

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={3d,2u} r3={2d} r7={1d,10u} r12={2d} r13={1d,11u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={7d,6u} r101={1d} r102={1d,10u} r103={1d,9u} r104={1d} r105={1d} r106={1d} r125={2d,2u} r135={2d,9u} r136={1d,16u} r138={2d,8u} r143={2d,6u} r145={1d,3u} r148={1d,5u} r149={1d,3u} r150={1d,6u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} 
;;    total ref usage 276{147d,129u,0e} in 116{115 regular + 1 call} insns.
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v:SI 148 [ xp ])
        (reg:SI 0 r0 [ xp ])) "../System/ugui.c":5807:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ xp ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 149 [ yp ])
        (reg:SI 1 r1 [ yp ])) "../System/ugui.c":5807:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ yp ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 150 [ bmp ])
        (reg:SI 2 r2 [ bmp ])) "../System/ugui.c":5807:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ bmp ])
        (nil)))
(note 5 4 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../System/ugui.c":5808:4 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":5809:4 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/ugui.c":5810:4 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":5811:4 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/ugui.c":5812:4 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":5814:4 -1
     (nil))
(insn 16 15 17 2 (set (reg/v/f:SI 135 [ p ])
        (mem/f:SI (reg/v/f:SI 150 [ bmp ]) [10 bmp_28(D)->p+0 S4 A32])) "../System/ugui.c":5814:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 135 [ p ])
            (const_int 0 [0]))) "../System/ugui.c":5814:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 142)
            (pc))) "../System/ugui.c":5814:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 142)
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 4 (debug_marker) "../System/ugui.c":5817:4 -1
     (nil))
(insn 21 20 22 4 (set (reg:SI 151 [ bmp_28(D)->bpp ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 150 [ bmp ])
                    (const_int 12 [0xc])) [0 bmp_28(D)->bpp+0 S1 A32]))) "../System/ugui.c":5817:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 21 23 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 151 [ bmp_28(D)->bpp ])
            (const_int 16 [0x10]))) "../System/ugui.c":5817:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151 [ bmp_28(D)->bpp ])
        (nil)))
(jump_insn 23 22 24 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 142)
            (pc))) "../System/ugui.c":5817:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 142)
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 5 (var_location:SI xs (clobber (const_int 0 [0]))) "../System/ugui.c":5826:7 -1
     (nil))
(debug_insn 26 25 27 5 (var_location:SI p (reg/v/f:SI 135 [ p ])) -1
     (nil))
(debug_insn 27 26 28 5 (var_location:SI y (const_int 0 [0])) -1
     (nil))
(debug_insn 28 27 29 5 (var_location:SI yp (reg/v:SI 149 [ yp ])) -1
     (nil))
(debug_insn 29 28 30 5 (debug_marker) "../System/ugui.c":5827:12 -1
     (nil))
(insn 30 29 31 5 (set (reg:SI 152 [ bmp_28(D)->height ])
        (mem:SI (plus:SI (reg/v/f:SI 150 [ bmp ])
                (const_int 8 [0x8])) [1 bmp_28(D)->height+0 S4 A32])) "../System/ugui.c":5827:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 152 [ bmp_28(D)->height ])
            (const_int 0 [0]))) "../System/ugui.c":5827:4 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 152 [ bmp_28(D)->height ])
        (nil)))
(jump_insn 32 31 33 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 142)
            (pc))) "../System/ugui.c":5827:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 142)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 7 7 (set (reg:SI 125 [ _14 ])
        (mem:SI (plus:SI (reg/v/f:SI 150 [ bmp ])
                (const_int 4 [0x4])) [1 bmp_28(D)->width+0 S4 A32])) "../System/ugui.c":5830:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 34 145 7 (set (reg/v:SI 143 [ y ])
        (const_int 0 [0])) "../System/ugui.c":5827:9 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 145 7 144 8 862 (nil) [1 uses])
(note 144 145 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 144 152 8 (set (reg/v:SI 138 [ x ])
        (const_int 0 [0])) "../System/ugui.c":5830:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 152 6 101 8 (set (reg/f:SI 173)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1
     (nil))
(code_label 101 152 37 9 861 (nil) [1 uses])
(note 37 101 38 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 9 (var_location:SI p (reg/v/f:SI 135 [ p ])) -1
     (nil))
(debug_insn 39 38 40 9 (var_location:SI x (reg/v:SI 138 [ x ])) -1
     (nil))
(debug_insn 40 39 41 9 (var_location:SI xp (plus:SI (reg/v:SI 148 [ xp ])
        (reg/v:SI 138 [ x ]))) -1
     (nil))
(debug_insn 41 40 42 9 (debug_marker) "../System/ugui.c":5832:10 -1
     (nil))
(insn 42 41 43 9 (set (reg/v/f:SI 135 [ p ])
        (plus:SI (reg/v/f:SI 135 [ p ])
            (const_int 4 [0x4]))) "../System/ugui.c":5832:18 7 {*arm_addsi3}
     (nil))
(debug_insn 43 42 44 9 (var_location:SI p (reg/v/f:SI 135 [ p ])) "../System/ugui.c":5832:18 -1
     (nil))
(insn 44 43 45 9 (set (reg/v:SI 136 [ tmp ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ p ])
                (const_int -4 [0xfffffffffffffffc])) [1 MEM[base: p_37, offset: 4294967292B]+0 S4 A32])) "../System/ugui.c":5832:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 45 44 46 9 (var_location:SI tmp (reg/v:SI 136 [ tmp ])) "../System/ugui.c":5832:14 -1
     (nil))
(debug_insn 46 45 47 9 (debug_marker) "../System/ugui.c":5834:10 -1
     (nil))
(debug_insn 47 46 48 9 (var_location:QI r (and:QI (subreg:QI (lshiftrt:SI (reg/v:SI 136 [ tmp ])
                (const_int 11 [0xb])) 0)
        (const_int 31 [0x1f]))) "../System/ugui.c":5834:12 -1
     (nil))
(debug_insn 48 47 49 9 (debug_marker) "../System/ugui.c":5835:10 -1
     (nil))
(debug_insn 49 48 50 9 (var_location:QI r (ashift:QI (subreg:QI (lshiftrt:SI (reg/v:SI 136 [ tmp ])
                (const_int 11 [0xb])) 0)
        (const_int 3 [0x3]))) "../System/ugui.c":5835:11 -1
     (nil))
(debug_insn 50 49 51 9 (debug_marker) "../System/ugui.c":5836:10 -1
     (nil))
(debug_insn 51 50 52 9 (var_location:QI g (and:QI (subreg:QI (lshiftrt:SI (reg/v:SI 136 [ tmp ])
                (const_int 5 [0x5])) 0)
        (const_int 63 [0x3f]))) "../System/ugui.c":5836:12 -1
     (nil))
(debug_insn 52 51 53 9 (debug_marker) "../System/ugui.c":5837:10 -1
     (nil))
(debug_insn 53 52 54 9 (var_location:QI g (ashift:QI (subreg:QI (lshiftrt:SI (reg/v:SI 136 [ tmp ])
                (const_int 5 [0x5])) 0)
        (const_int 2 [0x2]))) "../System/ugui.c":5837:11 -1
     (nil))
(debug_insn 54 53 55 9 (debug_marker) "../System/ugui.c":5838:10 -1
     (nil))
(debug_insn 55 54 56 9 (var_location:QI b (and:QI (subreg:QI (reg/v:SI 136 [ tmp ]) 0)
        (const_int 31 [0x1f]))) "../System/ugui.c":5838:12 -1
     (nil))
(debug_insn 56 55 57 9 (debug_marker) "../System/ugui.c":5839:10 -1
     (nil))
(debug_insn 57 56 58 9 (var_location:QI b (ashift:QI (subreg:QI (reg/v:SI 136 [ tmp ]) 0)
        (const_int 3 [0x3]))) "../System/ugui.c":5839:11 -1
     (nil))
(debug_insn 58 57 138 9 (debug_marker) "../System/ugui.c":5840:10 -1
     (nil))
(debug_insn 138 58 139 9 (var_location:QI D#88 (ashift:QI (subreg:QI (lshiftrt:SI (reg/v:SI 136 [ tmp ])
                (const_int 11 [0xb])) 0)
        (const_int 3 [0x3]))) "../System/ugui.c":5830:7 -1
     (nil))
(debug_insn 139 138 59 9 (var_location:QI D#89 (ashift:QI (subreg:QI (lshiftrt:SI (reg/v:SI 136 [ tmp ])
                (const_int 5 [0x5])) 0)
        (const_int 2 [0x2]))) "../System/ugui.c":5830:7 -1
     (nil))
(debug_insn 59 139 60 9 (var_location:SI c (ior:SI (ior:SI (ashift:SI (zero_extend:SI (debug_expr:QI D#88))
                (const_int 16 [0x10]))
            (ashift:SI (zero_extend:SI (debug_expr:QI D#89))
                (const_int 8 [0x8])))
        (zero_extend:SI (ashift:QI (subreg:QI (reg/v:SI 136 [ tmp ]) 0)
                (const_int 3 [0x3]))))) "../System/ugui.c":5840:12 -1
     (nil))
(debug_insn 60 59 61 9 (debug_marker) "../System/ugui.c":5841:10 -1
     (nil))
(debug_insn 61 60 62 9 (var_location:SI D#86 (plus:SI (plus:SI (reg/v:SI 138 [ x ])
            (reg/v:SI 148 [ xp ]))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 62 61 63 9 (var_location:SI xp (debug_expr:SI D#86)) "../System/ugui.c":5841:10 -1
     (nil))
(debug_insn 63 62 64 9 (var_location:SI x0 (plus:SI (reg/v:SI 148 [ xp ])
        (reg/v:SI 138 [ x ]))) "../System/ugui.c":5841:10 -1
     (nil))
(debug_insn 64 63 140 9 (var_location:SI y0 (reg:SI 145 [ _95 ])) "../System/ugui.c":5841:10 -1
     (nil))
(debug_insn 140 64 141 9 (var_location:QI D#90 (ashift:QI (subreg:QI (lshiftrt:SI (reg/v:SI 136 [ tmp ])
                (const_int 11 [0xb])) 0)
        (const_int 3 [0x3]))) "../System/ugui.c":5830:7 -1
     (nil))
(debug_insn 141 140 65 9 (var_location:QI D#91 (ashift:QI (subreg:QI (lshiftrt:SI (reg/v:SI 136 [ tmp ])
                (const_int 5 [0x5])) 0)
        (const_int 2 [0x2]))) "../System/ugui.c":5830:7 -1
     (nil))
(debug_insn 65 141 66 9 (var_location:SI c (ior:SI (ior:SI (ashift:SI (zero_extend:SI (debug_expr:QI D#90))
                (const_int 16 [0x10]))
            (ashift:SI (zero_extend:SI (debug_expr:QI D#91))
                (const_int 8 [0x8])))
        (zero_extend:SI (ashift:QI (subreg:QI (reg/v:SI 136 [ tmp ]) 0)
                (const_int 3 [0x3]))))) "../System/ugui.c":5841:10 -1
     (nil))
(debug_insn 66 65 67 9 (debug_marker:BLK) "../System/ugui.c":4763:6 -1
     (nil))
(debug_insn 67 66 68 9 (debug_marker) "../System/ugui.c":4765:4 -1
     (nil))
(insn 68 67 70 9 (set (reg:SI 153)
        (lshiftrt:SI (reg/v:SI 136 [ tmp ])
            (const_int 11 [0xb]))) "../System/ugui.c":5834:18 147 {*arm_shiftsi3}
     (nil))
(insn 70 68 71 9 (set (reg:SI 155)
        (ashift:SI (reg:SI 153)
            (const_int 3 [0x3]))) "../System/ugui.c":5840:15 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))
(insn 71 70 72 9 (set (reg:SI 156)
        (zero_extend:SI (subreg:QI (reg:SI 155) 0))) "../System/ugui.c":5840:15 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(insn 72 71 73 9 (set (reg:SI 157)
        (ashift:SI (reg:SI 156)
            (const_int 16 [0x10]))) "../System/ugui.c":5840:26 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(insn 73 72 75 9 (set (reg:SI 158)
        (lshiftrt:SI (reg/v:SI 136 [ tmp ])
            (const_int 5 [0x5]))) "../System/ugui.c":5836:18 147 {*arm_shiftsi3}
     (nil))
(insn 75 73 76 9 (set (reg:SI 160)
        (ashift:SI (reg:SI 158)
            (const_int 2 [0x2]))) "../System/ugui.c":5840:35 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(insn 76 75 77 9 (set (reg:SI 161)
        (zero_extend:SI (subreg:QI (reg:SI 160) 0))) "../System/ugui.c":5840:35 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(insn 77 76 78 9 (set (reg:SI 162)
        (ashift:SI (reg:SI 161)
            (const_int 8 [0x8]))) "../System/ugui.c":5840:46 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(insn 78 77 80 9 (set (reg:SI 163)
        (ior:SI (reg:SI 157)
            (reg:SI 162))) "../System/ugui.c":5840:32 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_DEAD (reg:SI 157)
            (nil))))
(insn 80 78 81 9 (set (reg:SI 165)
        (ashift:SI (reg/v:SI 136 [ tmp ])
            (const_int 3 [0x3]))) "../System/ugui.c":5840:53 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 136 [ tmp ])
        (nil)))
(insn 81 80 82 9 (set (reg:SI 166)
        (zero_extend:SI (subreg:QI (reg:SI 165) 0))) "../System/ugui.c":5840:53 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(insn 82 81 83 9 (set (reg:SI 167 [ c ])
        (ior:SI (reg:SI 163)
            (reg:SI 166))) "../System/ugui.c":5840:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg:SI 163)
            (nil))))
(insn 83 82 85 9 (set (reg:SI 168)
        (plus:SI (reg/v:SI 148 [ xp ])
            (reg/v:SI 138 [ x ]))) "../System/ugui.c":4765:4 7 {*arm_addsi3}
     (nil))
(insn 85 83 86 9 (set (reg/f:SI 170 [ gui ])
        (mem/f/c:SI (reg/f:SI 173) [11 gui+0 S4 A32])) "../System/ugui.c":4765:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 86 85 87 9 (set (reg/f:SI 171 [ gui.8_42->pset ])
        (mem/f:SI (reg/f:SI 170 [ gui ]) [3 gui.8_42->pset+0 S4 A32])) "../System/ugui.c":4765:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 170 [ gui ])
        (nil)))
(insn 87 86 88 9 (set (reg:SI 2 r2)
        (reg:SI 167 [ c ])) "../System/ugui.c":4765:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167 [ c ])
        (nil)))
(insn 88 87 89 9 (set (reg:SI 1 r1)
        (reg:SI 145 [ _95 ])) "../System/ugui.c":4765:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 89 88 90 9 (set (reg:SI 0 r0)
        (reg:SI 168)) "../System/ugui.c":4765:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(call_insn 90 89 91 9 (parallel [
            (call (mem:SI (reg/f:SI 171 [ gui.8_42->pset ]) [0 *_43 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4765:4 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 171 [ gui.8_42->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 91 90 92 9 (var_location:SI x0 (clobber (const_int 0 [0]))) "../System/ugui.c":5841:10 -1
     (nil))
(debug_insn 92 91 93 9 (var_location:SI y0 (clobber (const_int 0 [0]))) "../System/ugui.c":5841:10 -1
     (nil))
(debug_insn 93 92 94 9 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":5841:10 -1
     (nil))
(debug_insn 94 93 95 9 (debug_marker) "../System/ugui.c":5830:28 -1
     (nil))
(insn 95 94 96 9 (set (reg/v:SI 138 [ x ])
        (plus:SI (reg/v:SI 138 [ x ])
            (const_int 1 [0x1]))) "../System/ugui.c":5830:29 7 {*arm_addsi3}
     (nil))
(debug_insn 96 95 97 9 (var_location:SI p (reg/v/f:SI 135 [ p ])) -1
     (nil))
(debug_insn 97 96 98 9 (var_location:SI x (reg/v:SI 138 [ x ])) -1
     (nil))
(debug_insn 98 97 99 9 (var_location:SI xp (debug_expr:SI D#86)) -1
     (nil))
(debug_insn 99 98 100 9 (debug_marker) "../System/ugui.c":5830:15 -1
     (nil))
(insn 100 99 102 9 (set (reg:SI 125 [ _14 ])
        (mem:SI (plus:SI (reg/v/f:SI 150 [ bmp ])
                (const_int 4 [0x4])) [1 bmp_28(D)->width+0 S4 A32])) "../System/ugui.c":5830:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 102 100 103 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125 [ _14 ])
            (reg/v:SI 138 [ x ]))) "../System/ugui.c":5830:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 103 102 104 9 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 101)
            (pc))) "../System/ugui.c":5830:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 101)
(note 104 103 105 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 10 (debug_marker) "../System/ugui.c":5843:7 -1
     (nil))
(debug_insn 106 105 107 10 (var_location:SI D#87 (plus:SI (plus:SI (reg/v:SI 143 [ y ])
            (reg/v:SI 149 [ yp ]))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 107 106 108 10 (var_location:SI yp (debug_expr:SI D#87)) "../System/ugui.c":5843:9 -1
     (nil))
(debug_insn 108 107 109 10 (debug_marker) "../System/ugui.c":5827:26 -1
     (nil))
(insn 109 108 110 10 (set (reg/v:SI 143 [ y ])
        (plus:SI (reg/v:SI 143 [ y ])
            (const_int 1 [0x1]))) "../System/ugui.c":5827:27 7 {*arm_addsi3}
     (nil))
(debug_insn 110 109 111 10 (var_location:SI xs (clobber (const_int 0 [0]))) "../System/ugui.c":5826:7 -1
     (nil))
(debug_insn 111 110 112 10 (var_location:SI p (reg/v/f:SI 135 [ p ])) -1
     (nil))
(debug_insn 112 111 113 10 (var_location:SI y (reg/v:SI 143 [ y ])) -1
     (nil))
(debug_insn 113 112 114 10 (var_location:SI yp (debug_expr:SI D#87)) -1
     (nil))
(debug_insn 114 113 115 10 (debug_marker) "../System/ugui.c":5827:12 -1
     (nil))
(insn 115 114 116 10 (set (reg:SI 172 [ bmp_28(D)->height ])
        (mem:SI (plus:SI (reg/v/f:SI 150 [ bmp ])
                (const_int 8 [0x8])) [1 bmp_28(D)->height+0 S4 A32])) "../System/ugui.c":5827:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 116 115 117 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 143 [ y ])
            (reg:SI 172 [ bmp_28(D)->height ]))) "../System/ugui.c":5827:4 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 172 [ bmp_28(D)->height ])
        (nil)))
(jump_insn 117 116 118 10 (set (pc)
        (if_then_else (geu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 142)
            (pc))) "../System/ugui.c":5827:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 142)
(code_label 118 117 119 11 860 (nil) [0 uses])
(note 119 118 120 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 120 119 121 11 (set (reg:SI 145 [ _95 ])
        (plus:SI (reg/v:SI 149 [ yp ])
            (reg/v:SI 143 [ y ]))) 7 {*arm_addsi3}
     (nil))
(debug_insn 121 120 122 11 (var_location:SI xs (clobber (const_int 0 [0]))) "../System/ugui.c":5826:7 -1
     (nil))
(debug_insn 122 121 123 11 (var_location:SI y (reg/v:SI 143 [ y ])) -1
     (nil))
(debug_insn 123 122 124 11 (var_location:SI yp (reg:SI 145 [ _95 ])) -1
     (nil))
(debug_insn 124 123 125 11 (var_location:SI p (reg/v/f:SI 135 [ p ])) -1
     (nil))
(debug_insn 125 124 126 11 (var_location:SI x (const_int 0 [0])) -1
     (nil))
(debug_insn 126 125 127 11 (var_location:SI xp (reg/v:SI 148 [ xp ])) -1
     (nil))
(debug_insn 127 126 128 11 (debug_marker) "../System/ugui.c":5830:15 -1
     (nil))
(insn 128 127 129 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125 [ _14 ])
            (const_int 0 [0]))) "../System/ugui.c":5830:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
        (nil)))
(jump_insn 129 128 142 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 145)
            (pc))) "../System/ugui.c":5830:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 145)
(code_label 142 129 143 13 858 (nil) [4 uses])
(note 143 142 0 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

;; Function UG_WindowCreate (UG_WindowCreate, funcdef_no=44, decl_uid=5937, cgraph_uid=45, symbol_order=56)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 10 sets: 2 
;; Following path with 2 sets: 3 
;; Following path with 2 sets: 4 
;; Following path with 6 sets: 5 
;; Following path with 15 sets: 6 
;; Following path with 63 sets: 7 
;; Following path with 1 sets: 10 
;; Following path with 1 sets: 9 
;; Following path with 1 sets: 8 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowCreate

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,11u} r103={1d,10u} r120={2d,6u} r121={1d,3u} r123={1d,1u} r126={4d,1u} r127={1d,21u} r128={1d,5u} r129={1d,3u} r130={1d,1u} r131={1d,1u} r133={1d,1u,1e} r134={1d,1u,1e} r136={1d,1u} r137={1d,2u} r139={1d,5u} r141={1d,1u} r144={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,2u} r161={1d,1u} r163={1d,1u} r164={1d,1u} 
;;    total ref usage 184{62d,120u,2e} in 103{103 regular + 0 call} insns.
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:SI 127 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":5858:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 128 [ objlst ])
        (reg:SI 1 r1 [ objlst ])) "../System/ugui.c":5858:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ objlst ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 129 [ objcnt ])
        (reg:SI 2 r2 [ objcnt ])) "../System/ugui.c":5858:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ objcnt ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:SI 130 [ cb ])
        (reg:SI 3 r3 [ cb ])) "../System/ugui.c":5858:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ cb ])
        (nil)))
(note 6 5 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 6 14 2 (debug_marker) "../System/ugui.c":5859:4 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/ugui.c":5860:4 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":5860:15 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/ugui.c":5862:4 -1
     (nil))
(insn 17 16 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 127 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":5862:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 140)
            (pc))) "../System/ugui.c":5862:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4831844 (nil)))
 -> 140)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 128 [ objlst ])
            (const_int 0 [0]))) "../System/ugui.c":5862:23 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 144)
            (pc))) "../System/ugui.c":5862:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4831844 (nil)))
 -> 144)
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 129 [ objcnt ])
            (const_int 0 [0]))) "../System/ugui.c":5862:43 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 24 23 25 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 148)
            (pc))) "../System/ugui.c":5862:43 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 11166916 (nil)))
 -> 148)
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:SI 120 [ ivtmp.910 ])
        (reg/v/f:SI 128 [ objlst ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 5 (set (reg:SI 131)
        (plus:SI (reg/v:SI 129 [ objcnt ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (nil))
(insn 28 27 30 5 (set (reg:SI 133)
        (zero_extend:SI (subreg:QI (reg:SI 131) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(insn 30 28 31 5 (set (reg/f:SI 134)
        (plus:SI (reg/v/f:SI 128 [ objlst ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (nil))
(insn 31 30 33 5 (set (reg:SI 136)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 31 50 5 (set (reg:SI 123 [ _44 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 136) 0))
                (sign_extend:SI (subreg:HI (reg:SI 133) 0)))
            (reg/f:SI 134))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_DEAD (reg/f:SI 134)
            (expr_list:REG_DEAD (reg:SI 133)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 133) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 134))
                    (nil))))))
(code_label 50 33 34 6 878 (nil) [1 uses])
(note 34 50 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 6 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 120 [ ivtmp.910 ])
                (reg/v/f:SI 128 [ objlst ]))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 36 35 37 6 (debug_marker) "../System/ugui.c":5867:7 -1
     (nil))
(debug_insn 37 36 38 6 (var_location:SI obj (reg:SI 120 [ ivtmp.910 ])) "../System/ugui.c":5867:11 -1
     (nil))
(debug_insn 38 37 40 6 (debug_marker) "../System/ugui.c":5868:7 -1
     (nil))
(insn 40 38 42 6 (set (reg:SI 137)
        (const_int 3 [0x3])) "../System/ugui.c":5868:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 40 43 6 (set (mem:QI (reg:SI 120 [ ivtmp.910 ]) [0 MEM[base: _6, offset: 0B]+0 S1 A32])
        (subreg:QI (reg:SI 137) 0)) "../System/ugui.c":5868:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 43 42 44 6 (debug_marker) "../System/ugui.c":5869:7 -1
     (nil))
(insn 44 43 45 6 (set (reg:SI 139)
        (const_int 0 [0])) "../System/ugui.c":5869:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 46 6 (set (mem/f:SI (plus:SI (reg:SI 120 [ ivtmp.910 ])
                (const_int 44 [0x2c])) [10 MEM[base: _6, offset: 44B]+0 S4 A32])
        (reg:SI 139)) "../System/ugui.c":5869:17 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 46 45 47 6 (debug_marker) "../System/ugui.c":5865:23 -1
     (nil))
(debug_insn 47 46 48 6 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 48 47 49 6 (debug_marker) "../System/ugui.c":5865:13 -1
     (nil))
(insn 49 48 51 6 (set (reg:SI 120 [ ivtmp.910 ])
        (plus:SI (reg:SI 120 [ ivtmp.910 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5865:4 7 {*arm_addsi3}
     (nil))
(insn 51 49 52 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ ivtmp.910 ])
            (reg:SI 123 [ _44 ]))) "../System/ugui.c":5865:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 52 51 53 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) "../System/ugui.c":5865:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032164 (nil)))
 -> 50)
(note 53 52 54 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 56 7 (debug_marker) "../System/ugui.c":5873:4 -1
     (nil))
(insn 56 54 57 7 (set (mem:QI (reg/v/f:SI 127 [ wnd ]) [0 wnd_10(D)->objcnt+0 S1 A32])
        (subreg/s/v:QI (reg/v:SI 129 [ objcnt ]) 0)) "../System/ugui.c":5873:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v:SI 129 [ objcnt ])
        (nil)))
(debug_insn 57 56 58 7 (debug_marker) "../System/ugui.c":5874:4 -1
     (nil))
(insn 58 57 59 7 (set (mem/f:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_10(D)->objlst+0 S4 A32])
        (reg/v/f:SI 128 [ objlst ])) "../System/ugui.c":5874:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ objlst ])
        (nil)))
(debug_insn 59 58 60 7 (debug_marker) "../System/ugui.c":5875:4 -1
     (nil))
(insn 60 59 62 7 (set (reg:SI 141)
        (const_int 2 [0x2])) "../System/ugui.c":5875:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 60 63 7 (set (mem:QI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 8 [0x8])) [0 wnd_10(D)->state+0 S1 A32])
        (subreg:QI (reg:SI 141) 0)) "../System/ugui.c":5875:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(debug_insn 63 62 65 7 (debug_marker) "../System/ugui.c":5881:4 -1
     (nil))
(insn 65 63 66 7 (set (mem:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 12 [0xc])) [1 wnd_10(D)->fc+0 S4 A32])
        (reg:SI 139)) "../System/ugui.c":5881:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 66 65 67 7 (debug_marker) "../System/ugui.c":5882:4 -1
     (nil))
(insn 67 66 68 7 (set (reg:SI 144)
        (const_int 61309 [0xef7d])) "../System/ugui.c":5882:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 69 7 (set (mem:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 16 [0x10])) [1 wnd_10(D)->bc+0 S4 A32])
        (reg:SI 144)) "../System/ugui.c":5882:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(debug_insn 69 68 71 7 (debug_marker) "../System/ugui.c":5884:4 -1
     (nil))
(insn 71 69 72 7 (set (mem:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_10(D)->xs+0 S4 A32])
        (reg:SI 139)) "../System/ugui.c":5884:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 72 71 74 7 (debug_marker) "../System/ugui.c":5885:4 -1
     (nil))
(insn 74 72 75 7 (set (mem:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_10(D)->ys+0 S4 A32])
        (reg:SI 139)) "../System/ugui.c":5885:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 75 74 76 7 (debug_marker) "../System/ugui.c":5886:4 -1
     (nil))
(debug_insn 76 75 77 7 (debug_marker:BLK) "../System/ugui.c":5040:8 -1
     (nil))
(debug_insn 77 76 78 7 (debug_marker) "../System/ugui.c":5042:4 -1
     (nil))
(insn 78 77 79 7 (set (reg/f:SI 147)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":5042:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 78 80 7 (set (reg/f:SI 121 [ gui.91_41 ])
        (mem/f/c:SI (reg/f:SI 147) [11 gui+0 S4 A32])) "../System/ugui.c":5042:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 147)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
            (nil))))
(insn 80 79 81 7 (set (reg:SI 149 [ gui.91_41->x_dim ])
        (mem:SI (plus:SI (reg/f:SI 121 [ gui.91_41 ])
                (const_int 4 [0x4])) [1 gui.91_41->x_dim+0 S4 A32])) "../System/ugui.c":5886:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 7 (set (reg:SI 148)
        (plus:SI (reg:SI 149 [ gui.91_41->x_dim ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5886:26 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 149 [ gui.91_41->x_dim ])
        (nil)))
(insn 82 81 83 7 (set (mem:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_10(D)->xe+0 S4 A32])
        (reg:SI 148)) "../System/ugui.c":5886:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(debug_insn 83 82 84 7 (debug_marker) "../System/ugui.c":5887:4 -1
     (nil))
(debug_insn 84 83 85 7 (debug_marker:BLK) "../System/ugui.c":5045:8 -1
     (nil))
(debug_insn 85 84 86 7 (debug_marker) "../System/ugui.c":5047:4 -1
     (nil))
(insn 86 85 87 7 (set (reg:SI 151 [ gui.91_41->y_dim ])
        (mem:SI (plus:SI (reg/f:SI 121 [ gui.91_41 ])
                (const_int 8 [0x8])) [1 gui.91_41->y_dim+0 S4 A32])) "../System/ugui.c":5887:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 86 88 7 (set (reg:SI 150)
        (plus:SI (reg:SI 151 [ gui.91_41->y_dim ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5887:26 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 151 [ gui.91_41->y_dim ])
        (nil)))
(insn 88 87 89 7 (set (mem:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_10(D)->ye+0 S4 A32])
        (reg:SI 150)) "../System/ugui.c":5887:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(debug_insn 89 88 90 7 (debug_marker) "../System/ugui.c":5888:4 -1
     (nil))
(insn 90 89 91 7 (set (mem/f:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 72 [0x48])) [20 wnd_10(D)->cb+0 S4 A32])
        (reg/v/f:SI 130 [ cb ])) "../System/ugui.c":5888:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 130 [ cb ])
        (nil)))
(debug_insn 91 90 94 7 (debug_marker) "../System/ugui.c":5889:4 -1
     (nil))
(insn 94 91 95 7 (set (mem:QI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 36 [0x24])) [0 wnd_10(D)->style+0 S1 A32])
        (subreg:QI (reg:SI 137) 0)) "../System/ugui.c":5889:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(debug_insn 95 94 97 7 (debug_marker) "../System/ugui.c":5892:4 -1
     (nil))
(insn 97 95 98 7 (set (mem/f:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 40 [0x28])) [18 wnd_10(D)->title.str+0 S4 A32])
        (reg:SI 139)) "../System/ugui.c":5892:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(debug_insn 98 97 99 7 (debug_marker) "../System/ugui.c":5893:4 -1
     (nil))
(debug_insn 99 98 100 7 (debug_marker) "../System/ugui.c":5893:21 -1
     (nil))
(insn 100 99 101 7 (set (reg/f:SI 155)
        (plus:SI (reg/f:SI 121 [ gui.91_41 ])
            (const_int 68 [0x44]))) "../System/ugui.c":5893:39 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 121 [ gui.91_41 ])
        (nil)))
(insn 101 100 102 7 (set (mem/f:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 44 [0x2c])) [19 wnd_10(D)->title.font+0 S4 A32])
        (reg/f:SI 155)) "../System/ugui.c":5893:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 155)
        (nil)))
(debug_insn 102 101 103 7 (debug_marker) "../System/ugui.c":5895:4 -1
     (nil))
(debug_insn 103 102 104 7 (debug_marker) "../System/ugui.c":5896:4 -1
     (nil))
(insn 104 103 106 7 (set (reg:SI 157)
        (const_int 514 [0x202])) "../System/ugui.c":5895:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 104 107 7 (set (mem:HI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 48 [0x30])) [0 MEM <vector(2) signed char> [(signed char *)wnd_10(D) + 48B]+0 S2 A16])
        (subreg:HI (reg:SI 157) 0)) "../System/ugui.c":5895:23 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(debug_insn 107 106 108 7 (debug_marker) "../System/ugui.c":5897:4 -1
     (nil))
(insn 108 107 110 7 (set (reg:SI 158)
        (const_int 17 [0x11])) "../System/ugui.c":5897:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 108 111 7 (set (mem:QI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 50 [0x32])) [0 wnd_10(D)->title.align+0 S1 A16])
        (subreg:QI (reg:SI 158) 0)) "../System/ugui.c":5897:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(debug_insn 111 110 112 7 (debug_marker) "../System/ugui.c":5898:4 -1
     (nil))
(insn 112 111 113 7 (set (reg:SI 160)
        (const_int 65535 [0xffff])) "../System/ugui.c":5898:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 113 112 114 7 (set (mem:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 52 [0x34])) [1 wnd_10(D)->title.fc+0 S4 A32])
        (reg:SI 160)) "../System/ugui.c":5898:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 114 113 115 7 (debug_marker) "../System/ugui.c":5899:4 -1
     (nil))
(insn 115 114 116 7 (set (reg:SI 161)
        (const_int 31 [0x1f])) "../System/ugui.c":5899:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 116 115 117 7 (set (mem:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 56 [0x38])) [1 wnd_10(D)->title.bc+0 S4 A32])
        (reg:SI 161)) "../System/ugui.c":5899:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(debug_insn 117 116 119 7 (debug_marker) "../System/ugui.c":5900:4 -1
     (nil))
(insn 119 117 120 7 (set (mem:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 60 [0x3c])) [1 wnd_10(D)->title.ifc+0 S4 A32])
        (reg:SI 160)) "../System/ugui.c":5900:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(debug_insn 120 119 121 7 (debug_marker) "../System/ugui.c":5901:4 -1
     (nil))
(insn 121 120 122 7 (set (reg:SI 163)
        (const_int 33808 [0x8410])) "../System/ugui.c":5901:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 121 123 7 (set (mem:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 64 [0x40])) [1 wnd_10(D)->title.ibc+0 S4 A32])
        (reg:SI 163)) "../System/ugui.c":5901:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(debug_insn 123 122 124 7 (debug_marker) "../System/ugui.c":5902:4 -1
     (nil))
(insn 124 123 126 7 (set (reg:SI 164)
        (const_int 15 [0xf])) "../System/ugui.c":5902:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 124 127 7 (set (mem:QI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 68 [0x44])) [0 wnd_10(D)->title.height+0 S1 A32])
        (subreg:QI (reg:SI 164) 0)) "../System/ugui.c":5902:22 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg/v/f:SI 127 [ wnd ])
            (nil))))
(debug_insn 127 126 8 7 (debug_marker) "../System/ugui.c":5904:4 -1
     (nil))
(insn 8 127 140 7 (set (reg:SI 126 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":5904:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 140 8 139 8 879 (nil) [1 uses])
(note 139 140 9 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 9 139 144 8 (set (reg:SI 126 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":5862:69 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 144 9 143 9 880 (nil) [1 uses])
(note 143 144 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 143 148 9 (set (reg:SI 126 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":5862:69 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 148 7 147 10 881 (nil) [1 uses])
(note 147 148 10 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 10 147 128 10 (set (reg:SI 126 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":5862:69 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 128 10 129 11 877 (nil) [0 uses])
(note 129 128 134 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 134 129 135 11 (set (reg/i:SI 0 r0)
        (reg:SI 126 [ <retval> ])) "../System/ugui.c":5905:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ <retval> ])
        (nil)))
(insn 135 134 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":5905:1 -1
     (nil))

;; Function UG_WindowDelete (UG_WindowDelete, funcdef_no=45, decl_uid=5939, cgraph_uid=46, symbol_order=57)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 7 sets: 2 
;; Following path with 3 sets: 3 
;; Following path with 1 sets: 7 
;; Following path with 5 sets: 4 
;; Following path with 1 sets: 8 
;; Following path with 21 sets: 5 
deferring rescan insn with uid = 5.
;; Following path with 1 sets: 6 
;; Following path with 2 sets: 9 
starting the processing of deferred insns
rescanning insn with uid = 5.
ending the processing of deferred insns


UG_WindowDelete

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,9u} r13={1d,9u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,9u} r103={1d,8u} r117={4d,1u} r118={1d,12u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r127={1d,10u} 
;;    total ref usage 111{41d,70u,0e} in 41{41 regular + 0 call} insns.
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:SI 118 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":5908:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 3 11 2 (debug_marker) "../System/ugui.c":5909:4 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 119)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":5909:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg/f:SI 120 [ gui ])
        (mem/f/c:SI (reg/f:SI 119) [11 gui+0 S4 A32])) "../System/ugui.c":5909:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 119)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
            (nil))))
(insn 13 12 14 2 (set (reg/f:SI 121 [ gui.193_1->active_window ])
        (mem/f:SI (plus:SI (reg/f:SI 120 [ gui ])
                (const_int 28 [0x1c])) [5 gui.193_1->active_window+0 S4 A32])) "../System/ugui.c":5909:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120 [ gui ])
        (nil)))
(insn 14 13 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ gui.193_1->active_window ])
            (reg/v/f:SI 118 [ wnd ]))) "../System/ugui.c":5909:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 121 [ gui.193_1->active_window ])
        (nil)))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 72)
            (pc))) "../System/ugui.c":5909:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4831844 (nil)))
 -> 72)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../System/ugui.c":5912:4 -1
     (nil))
(insn 18 17 19 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 118 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":5912:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 19 18 20 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 76)
            (pc))) "../System/ugui.c":5912:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 9341556 (nil)))
 -> 76)
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 23 4 (set (reg:SI 123 [ wnd_7(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 118 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_7(D)->state+0 S1 A32]))) "../System/ugui.c":5912:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 23 21 25 4 (set (reg:SI 124)
        (and:SI (reg:SI 123 [ wnd_7(D)->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":5912:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ wnd_7(D)->state ])
        (nil)))
(insn 25 23 26 4 (set (reg:SI 126)
        (zero_extend:SI (subreg:QI (reg:SI 124) 0))) "../System/ugui.c":5912:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(insn 26 25 27 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 126)
            (const_int 0 [0]))) "../System/ugui.c":5912:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(jump_insn 27 26 28 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 80)
            (pc))) "../System/ugui.c":5912:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 40909564 (nil)))
 -> 80)
(note 28 27 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 30 5 (debug_marker) "../System/ugui.c":5914:7 -1
     (nil))
(insn 30 29 32 5 (set (reg:SI 127)
        (const_int 0 [0])) "../System/ugui.c":5914:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 30 33 5 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ wnd ])
                (const_int 8 [0x8])) [0 wnd_7(D)->state+0 S1 A32])
        (subreg:QI (reg:SI 127) 0)) "../System/ugui.c":5914:18 263 {*arm_movqi_insn}
     (nil))
(debug_insn 33 32 35 5 (debug_marker) "../System/ugui.c":5915:7 -1
     (nil))
(insn 35 33 36 5 (set (mem/f:SI (plus:SI (reg/v/f:SI 118 [ wnd ])
                (const_int 72 [0x48])) [20 wnd_7(D)->cb+0 S4 A32])
        (reg:SI 127)) "../System/ugui.c":5915:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 36 35 39 5 (debug_marker) "../System/ugui.c":5916:7 -1
     (nil))
(insn 39 36 40 5 (set (mem:QI (reg/v/f:SI 118 [ wnd ]) [0 wnd_7(D)->objcnt+0 S1 A32])
        (subreg:QI (reg:SI 127) 0)) "../System/ugui.c":5916:19 263 {*arm_movqi_insn}
     (nil))
(debug_insn 40 39 42 5 (debug_marker) "../System/ugui.c":5917:7 -1
     (nil))
(insn 42 40 43 5 (set (mem/f:SI (plus:SI (reg/v/f:SI 118 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_7(D)->objlst+0 S4 A32])
        (reg:SI 127)) "../System/ugui.c":5917:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 43 42 45 5 (debug_marker) "../System/ugui.c":5918:7 -1
     (nil))
(insn 45 43 46 5 (set (mem:SI (plus:SI (reg/v/f:SI 118 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_7(D)->xs+0 S4 A32])
        (reg:SI 127)) "../System/ugui.c":5918:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 46 45 48 5 (debug_marker) "../System/ugui.c":5919:7 -1
     (nil))
(insn 48 46 49 5 (set (mem:SI (plus:SI (reg/v/f:SI 118 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_7(D)->ys+0 S4 A32])
        (reg:SI 127)) "../System/ugui.c":5919:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 49 48 51 5 (debug_marker) "../System/ugui.c":5920:7 -1
     (nil))
(insn 51 49 52 5 (set (mem:SI (plus:SI (reg/v/f:SI 118 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_7(D)->xe+0 S4 A32])
        (reg:SI 127)) "../System/ugui.c":5920:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 52 51 54 5 (debug_marker) "../System/ugui.c":5921:7 -1
     (nil))
(insn 54 52 55 5 (set (mem:SI (plus:SI (reg/v/f:SI 118 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_7(D)->ye+0 S4 A32])
        (reg:SI 127)) "../System/ugui.c":5921:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 55 54 58 5 (debug_marker) "../System/ugui.c":5922:7 -1
     (nil))
(insn 58 55 59 5 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ wnd ])
                (const_int 36 [0x24])) [0 wnd_7(D)->style+0 S1 A32])
        (subreg:QI (reg:SI 127) 0)) "../System/ugui.c":5922:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 127)
        (expr_list:REG_DEAD (reg/v/f:SI 118 [ wnd ])
            (nil))))
(debug_insn 59 58 5 5 (debug_marker) "../System/ugui.c":5923:7 -1
     (nil))
(insn 5 59 72 5 (set (reg:SI 117 [ <retval> ])
        (reg:SI 127)) "../System/ugui.c":5923:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
      ; pc falls through to BB 9
(code_label 72 5 71 6 891 (nil) [1 uses])
(note 71 72 6 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 6 71 76 6 (set (reg:SI 117 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":5909:44 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 9
(code_label 76 6 75 7 892 (nil) [1 uses])
(note 75 76 4 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 4 75 80 7 (set (reg:SI 117 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":5909:44 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 9
(code_label 80 4 79 8 893 (nil) [1 uses])
(note 79 80 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 79 60 8 (set (reg:SI 117 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":5909:44 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 60 7 61 9 890 (nil) [0 uses])
(note 61 60 66 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 66 61 67 9 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ <retval> ])) "../System/ugui.c":5926:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ <retval> ])
        (nil)))
(insn 67 66 0 9 (use (reg/i:SI 0 r0)) "../System/ugui.c":5926:1 -1
     (nil))

;; Function UG_WindowHide (UG_WindowHide, funcdef_no=47, decl_uid=5943, cgraph_uid=48, symbol_order=59)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 57 n_edges 86 count 67 (  1.2)


UG_WindowHide

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 514
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,9u} r1={9d,4u} r2={9d,4u} r3={7d,2u} r7={1d,56u} r12={8d} r13={1d,64u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={34d,30u} r101={4d} r102={1d,56u} r103={1d,55u} r104={4d} r105={4d} r106={4d} r114={4d,7u} r117={2d,9u} r128={1d,2u} r131={2d,7u} r132={2d,7u} r133={1d,3u} r134={1d,3u} r135={1d,2u} r143={9d,16u} r144={2d,5u} r145={3d,12u} r146={1d,2u} r149={2d,8u} r150={2d,7u} r151={2d,7u} r152={1d,3u} r153={1d,3u} r154={1d,2u} r162={2d,5u} r163={3d,12u} r168={5d,1u} r169={1d,23u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r177={1d,1u} r178={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r191={1d,1u} r194={1d,1u} r195={1d,1u} r197={1d,1u} r200={1d,1u} r202={1d,1u} r203={1d,1u} r205={1d,1u} r208={1d,1u} r209={1d,1u} r211={1d,1u} r213={1d,1u} r215={1d,1u} r216={1d,1u} r219={1d,1u} r220={1d,1u} r222={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r230={1d,1u} r234={1d,1u} r235={1d,1u} r237={1d,1u} r239={1d,1u} r240={1d,1u} r242={1d,1u} r243={1d,9u} 
;;    total ref usage 967{488d,479u,0e} in 301{297 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 60 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 169
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 169
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169

( 2 )->[3]->( 4 37 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ }u8(13){ }u9(102){ }u10(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169
;; lr  def 	 100 [cc] 143 175 243
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169
;; live  gen 	 100 [cc] 143 175 243
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 169 243

( 3 )->[4]->( 6 36 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ }u17(13){ }u18(102){ }u19(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 100 [cc] 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 169 243
;; live  gen 	 100 [cc] 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 169 243

( 4 )->[6]->( 8 36 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 177 178 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 169 243
;; live  gen 	 100 [cc] 177 178 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 169 243

( 6 )->[8]->( 12 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }u37(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 169
;; lr  def 	 100 [cc] 117 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 169 243
;; live  gen 	 100 [cc] 117 181
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 143 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 143 169 243

( 8 )->[9]->( 12 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u43(7){ }u44(13){ }u45(102){ }u46(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 143 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 169
;; lr  def 	 100 [cc] 182 183
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 143 169 243
;; live  gen 	 100 [cc] 182 183
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 143 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 143 169 243

( 9 )->[10]->( 12 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u52(7){ }u53(13){ }u54(102){ }u55(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 143 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 169
;; lr  def 	 100 [cc] 184 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 143 169 243
;; live  gen 	 100 [cc] 184 185
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 143 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 143 169 243

( 10 )->[11]->( 12 35 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u61(7){ }u62(13){ }u63(102){ }u64(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 143 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 169
;; lr  def 	 100 [cc] 186 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 143 169 243
;; live  gen 	 100 [cc] 186 187
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 143 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 143 169 243

( 10 8 9 11 )->[12]->( 14 35 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u70(7){ }u71(13){ }u72(102){ }u73(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 143 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169
;; lr  def 	 100 [cc] 128 188 190
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 143 169 243
;; live  gen 	 100 [cc] 128 188 190
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 128 143 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 128 143 169 243

( 12 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u81(7){ }u82(13){ }u83(102){ }u84(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128 143 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128 143 169
;; lr  def 	 100 [cc] 131 132 133 145 191
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128 143 169 243
;; live  gen 	 100 [cc] 131 132 133 145 191
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243

( 14 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u101(7){ }u102(13){ }u103(102){ }u104(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131
;; lr  def 	 117 131 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; live  gen 	 117 131 170
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243

( 14 15 )->[16]->( 17 61 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u108(7){ }u109(13){ }u110(102){ }u111(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 145
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243

( 16 )->[17]->( 61 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u117(7){ }u118(13){ }u119(102){ }u120(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 145
;; lr  def 	 132 145 172
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; live  gen 	 132 145 172
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243

( 21 )->[18]->( 19 23 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u124(7){ }u125(13){ }u126(102){ }u127(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 145 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 145
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 145 169 243
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 145 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 145 169 243

( 18 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u132(7){ }u133(13){ }u134(102){ }u135(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 145 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 243
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 145 169 243
;; live  gen 	 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243

( 19 61 )->[20]->( 29 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u137(7){ }u138(13){ }u139(102){ }u140(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243

( 61 )->[21]->( 23 18 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u141(7){ }u142(13){ }u143(102){ }u144(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 194 195
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 194 195
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 145 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 145 169 243

( 18 21 )->[23]->( 30 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u163(7){ }u164(13){ }u165(102){ }u166(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 243
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 243
;; live  gen 	 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 169
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 169

( 29 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u168(7){ }u169(13){ }u170(102){ }u171(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; live  gen 	 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 144 145 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 144 145 169 243

( 26 24 )->[25]->( 26 27 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u173(7){ }u174(13){ }u175(102){ }u176(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 144 145 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133 143 144 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 144 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 144 145 169 243
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 144 197
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 144 145 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 144 145 169 243

( 25 )->[26]->( 25 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u192(7){ }u193(13){ }u194(102){ }u195(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 144 145 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 243
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 144 145 169 243
;; live  gen 	 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 144 145 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 144 145 169 243

( 25 )->[27]->( 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u197(7){ }u198(13){ }u199(102){ }u200(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 145 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 243
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 145 169 243
;; live  gen 	 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243

( 27 29 )->[28]->( 29 30 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u202(7){ }u203(13){ }u204(102){ }u205(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 145
;; lr  def 	 100 [cc] 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; live  gen 	 100 [cc] 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243

( 20 28 )->[29]->( 24 28 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u211(7){ }u212(13){ }u213(102){ }u214(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243

( 23 28 )->[30]->( 32 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u220(7){ }u221(13){ }u222(102){ }u223(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 169
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 169
;; lr  def 	 100 [cc] 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 169
;; live  gen 	 100 [cc] 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 143

( 30 )->[31]->( 35 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u228(7){ }u229(13){ }u230(102){ }u231(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143

( 30 )->[32]->( 34 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u233(7){ }u234(13){ }u235(102){ }u236(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 135 200 202
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 143
;; live  gen 	 100 [cc] 135 200 202
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 143

( 32 )->[33]->( 35 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u243(7){ }u244(13){ }u245(102){ }u246(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143

( 32 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u248(7){ }u249(13){ }u250(102){ }u251(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 143
;; lr  def 	 114 203 205
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 143
;; live  gen 	 114 203 205
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143

( 33 11 31 34 12 )->[35]->( 65 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u259(7){ }u260(13){ }u261(102){ }u262(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143
;; lr  def 	 168
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143
;; live  gen 	 168
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168

( 4 6 )->[36]->( 65 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u265(7){ }u266(13){ }u267(102){ }u268(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169
;; lr  def 	 168 208 209 211
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169
;; live  gen 	 168 208 209 211
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168

( 3 )->[37]->( 40 39 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u277(7){ }u278(13){ }u279(102){ }u280(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169
;; lr  def 	 100 [cc] 146 213 215
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 169 243
;; live  gen 	 100 [cc] 146 213 215
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 146 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 146 169 243

( 37 56 57 )->[39]->( 65 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u288(7){ }u289(13){ }u290(102){ }u291(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 168
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 168
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168

( 37 )->[40]->( 41 42 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u292(7){ }u293(13){ }u294(102){ }u295(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 146 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 146 169
;; lr  def 	 100 [cc] 149 150 151 152 163 216
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 146 169 243
;; live  gen 	 100 [cc] 149 150 151 152 163 216
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243

( 40 )->[41]->( 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u313(7){ }u314(13){ }u315(102){ }u316(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  def 	 149 150 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; live  gen 	 149 150 171
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243

( 40 41 )->[42]->( 43 63 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u320(7){ }u321(13){ }u322(102){ }u323(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 163
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243

( 42 )->[43]->( 63 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u329(7){ }u330(13){ }u331(102){ }u332(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 163
;; lr  def 	 151 163 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; live  gen 	 151 163 173
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243

( 47 )->[44]->( 45 49 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u336(7){ }u337(13){ }u338(102){ }u339(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 163 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 163
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 163 169 243
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 163 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 163 169 243

( 44 )->[45]->( 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u344(7){ }u345(13){ }u346(102){ }u347(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 163 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 243
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 163 169 243
;; live  gen 	 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243

( 45 63 )->[46]->( 55 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u349(7){ }u350(13){ }u351(102){ }u352(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243

( 63 )->[47]->( 49 44 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u353(7){ }u354(13){ }u355(102){ }u356(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 219 220
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 219 220
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 163 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 163 169 243

( 44 47 )->[49]->( 56 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u375(7){ }u376(13){ }u377(102){ }u378(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 243
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 243
;; live  gen 	 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 169
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 169

( 55 )->[50]->( 51 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u380(7){ }u381(13){ }u382(102){ }u383(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; live  gen 	 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 162 163 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 162 163 169 243

( 52 50 )->[51]->( 52 53 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u385(7){ }u386(13){ }u387(102){ }u388(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 162 163 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 150 152 162 163
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 162 222
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 162 163 169 243
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 162 222
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 162 163 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 162 163 169 243

( 51 )->[52]->( 51 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u404(7){ }u405(13){ }u406(102){ }u407(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 162 163 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 243
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 162 163 169 243
;; live  gen 	 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 162 163 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 162 163 169 243

( 51 )->[53]->( 54 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u409(7){ }u410(13){ }u411(102){ }u412(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 163 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 243
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 163 169 243
;; live  gen 	 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243

( 53 55 )->[54]->( 55 56 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u414(7){ }u415(13){ }u416(102){ }u417(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151 163
;; lr  def 	 100 [cc] 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; live  gen 	 100 [cc] 163
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243

( 46 54 )->[55]->( 50 54 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u423(7){ }u424(13){ }u425(102){ }u426(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243

( 49 54 )->[56]->( 57 39 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u432(7){ }u433(13){ }u434(102){ }u435(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 169
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 169
;; lr  def 	 100 [cc] 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 169
;; live  gen 	 100 [cc] 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153

( 56 )->[57]->( 59 39 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u440(7){ }u441(13){ }u442(102){ }u443(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 100 [cc] 154 225 227
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; live  gen 	 100 [cc] 154 225 227
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154

( 57 )->[59]->( 65 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u450(7){ }u451(13){ }u452(102){ }u453(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154
;; lr  def 	 168 228 230
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154
;; live  gen 	 168 228 230
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168

( 2 )->[60]->( 65 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u460(7){ }u461(13){ }u462(102){ }u463(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 168
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 168
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168

( 16 17 )->[61]->( 21 20 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u464(7){ }u465(13){ }u466(102){ }u467(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 100 [cc] 234 235 237
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; live  gen 	 100 [cc] 234 235 237
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243

( 42 43 )->[63]->( 47 46 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u477(7){ }u478(13){ }u479(102){ }u480(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 100 [cc] 239 240 242
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; live  gen 	 100 [cc] 239 240 242
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243

( 60 35 36 39 59 )->[65]->( 1 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u490(7){ }u491(13){ }u492(102){ }u493(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 65 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u496(0){ }u497(7){ }u498(13){ }u499(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 27 to worklist
  Adding insn 34 to worklist
  Adding insn 39 to worklist
  Adding insn 47 to worklist
  Adding insn 53 to worklist
  Adding insn 58 to worklist
  Adding insn 63 to worklist
  Adding insn 68 to worklist
  Adding insn 81 to worklist
  Adding insn 101 to worklist
  Adding insn 86 to worklist
  Adding insn 110 to worklist
  Adding insn 118 to worklist
  Adding insn 138 to worklist
  Adding insn 133 to worklist
  Adding insn 127 to worklist
  Adding insn 158 to worklist
  Adding insn 152 to worklist
  Adding insn 175 to worklist
  Adding insn 182 to worklist
  Adding insn 199 to worklist
  Adding insn 212 to worklist
  Adding insn 225 to worklist
  Adding insn 238 to worklist
  Adding insn 251 to worklist
  Adding insn 266 to worklist
  Adding insn 291 to worklist
  Adding insn 275 to worklist
  Adding insn 300 to worklist
  Adding insn 308 to worklist
  Adding insn 328 to worklist
  Adding insn 323 to worklist
  Adding insn 317 to worklist
  Adding insn 348 to worklist
  Adding insn 342 to worklist
  Adding insn 365 to worklist
  Adding insn 372 to worklist
  Adding insn 390 to worklist
  Adding insn 405 to worklist
  Adding insn 413 to worklist
  Adding insn 433 to worklist
  Adding insn 451 to worklist
  Adding insn 458 to worklist
Finished finding needed instructions:
processing block 65 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 457 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168
  Adding insn 15 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143
  Adding insn 226 to worklist
  Adding insn 223 to worklist
  Adding insn 221 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143
  Adding insn 214 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 143
  Adding insn 211 to worklist
  Adding insn 210 to worklist
  Adding insn 208 to worklist
  Adding insn 207 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143
  Adding insn 201 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 143
  Adding insn 198 to worklist
  Adding insn 197 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 169
  Adding insn 142 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 144 145 169 243
  Adding insn 161 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
  Adding insn 174 to worklist
  Adding insn 171 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
  Adding insn 168 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 144 145 169 243
  Adding insn 157 to worklist
  Adding insn 154 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
  Adding insn 149 to worklist
  Adding insn 148 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 144 145 169 243
  Adding insn 7 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
  Adding insn 181 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
  Adding insn 121 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 145 169 243
  Adding insn 117 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 145 169 243
  Adding insn 137 to worklist
  Adding insn 134 to worklist
  Adding insn 132 to worklist
  Adding insn 131 to worklist
  Adding insn 130 to worklist
  Adding insn 129 to worklist
  Adding insn 128 to worklist
processing block 61 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
  Adding insn 432 to worklist
  Adding insn 431 to worklist
  Adding insn 429 to worklist
  Adding insn 427 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
  Adding insn 109 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 131 132 133 143 145 169 243
  Adding insn 100 to worklist
  Adding insn 91 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 88 to worklist
  Adding insn 84 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 128 143 169 243
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 143 169 243
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 65 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 143 169 243
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 143 169 243
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 143 169 243
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
processing block 36 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168
  Adding insn 14 to worklist
  Adding insn 249 to worklist
  Adding insn 247 to worklist
  Adding insn 245 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 169 243
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 169 243
  Adding insn 38 to worklist
  Adding insn 37 to worklist
processing block 59 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168
  Adding insn 12 to worklist
  Adding insn 411 to worklist
  Adding insn 409 to worklist
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168
  Adding insn 13 to worklist
processing block 57 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154
  Adding insn 404 to worklist
  Adding insn 403 to worklist
  Adding insn 401 to worklist
  Adding insn 400 to worklist
processing block 56 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
  Adding insn 389 to worklist
  Adding insn 387 to worklist
processing block 49 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 169
  Adding insn 332 to worklist
processing block 52 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 162 163 169 243
  Adding insn 351 to worklist
processing block 54 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
  Adding insn 364 to worklist
  Adding insn 361 to worklist
processing block 53 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
  Adding insn 358 to worklist
processing block 51 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 162 163 169 243
  Adding insn 347 to worklist
  Adding insn 344 to worklist
  Adding insn 341 to worklist
  Adding insn 340 to worklist
  Adding insn 339 to worklist
  Adding insn 338 to worklist
processing block 50 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 162 163 169 243
  Adding insn 11 to worklist
processing block 55 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
  Adding insn 371 to worklist
processing block 46 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
processing block 45 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
  Adding insn 311 to worklist
processing block 44 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 163 169 243
  Adding insn 307 to worklist
processing block 47 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 163 169 243
  Adding insn 327 to worklist
  Adding insn 324 to worklist
  Adding insn 322 to worklist
  Adding insn 321 to worklist
  Adding insn 320 to worklist
  Adding insn 319 to worklist
  Adding insn 318 to worklist
processing block 63 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
  Adding insn 450 to worklist
  Adding insn 449 to worklist
  Adding insn 447 to worklist
  Adding insn 445 to worklist
processing block 43 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
processing block 42 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
  Adding insn 299 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 149 150 151 152 163 169 243
  Adding insn 290 to worklist
  Adding insn 281 to worklist
  Adding insn 280 to worklist
  Adding insn 279 to worklist
  Adding insn 278 to worklist
  Adding insn 277 to worklist
  Adding insn 273 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 146 169 243
  Adding insn 265 to worklist
  Adding insn 264 to worklist
  Adding insn 262 to worklist
  Adding insn 261 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 169 243
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
processing block 60 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168
  Adding insn 16 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169
  Adding insn 26 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 57 n_edges 86 count 63 (  1.1)
;; Following path with 4 sets: 2 
;; Following path with 2 sets: 60 
;; Following path with 6 sets: 3 
;; Following path with 10 sets: 37 
;; Following path with 19 sets: 40 
;; Following path with 3 sets: 41 
;; Following path with 6 sets: 42 
;; Following path with 3 sets: 43 
;; Following path with 9 sets: 63 
;; Following path with 13 sets: 47 
;; Following path with 4 sets: 44 
;; Following path with 1 sets: 45 
;; Following path with 5 sets: 55 
;; Following path with 1 sets: 50 
;; Following path with 15 sets: 51 
;; Following path with 1 sets: 53 
;; Following path with 6 sets: 54 
;; Following path with 1 sets: 52 
;; Following path with 1 sets: 49 
;; Following path with 11 sets: 56 
;; Following path with 13 sets: 57 
;; Following path with 1 sets: 39 
;; Following path with 6 sets: 59 
;; Following path with 4 sets: 4 
;; Following path with 5 sets: 6 
;; Following path with 7 sets: 36 
;; Following path with 5 sets: 8 
;; Following path with 4 sets: 9 
;; Following path with 4 sets: 10 
;; Following path with 4 sets: 11 
;; Following path with 10 sets: 12 
;; Following path with 18 sets: 14 
;; Following path with 3 sets: 15 
;; Following path with 6 sets: 16 
;; Following path with 3 sets: 17 
;; Following path with 9 sets: 61 
;; Following path with 13 sets: 21 
;; Following path with 4 sets: 18 
;; Following path with 1 sets: 19 
;; Following path with 5 sets: 29 
;; Following path with 1 sets: 24 
;; Following path with 15 sets: 25 
;; Following path with 1 sets: 27 
;; Following path with 6 sets: 28 
;; Following path with 1 sets: 26 
;; Following path with 1 sets: 23 
;; Following path with 11 sets: 30 
;; Following path with 1 sets: 31 
;; Following path with 6 sets: 32 
;; Following path with 1 sets: 33 
;; Following path with 6 sets: 34 
;; Following path with 11 sets: 35 
;; Following path with 2 sets: 65 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowHide

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,9u} r1={9d,4u} r2={9d,4u} r3={7d,2u} r7={1d,56u} r12={8d} r13={1d,64u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={34d,30u} r101={4d} r102={1d,56u} r103={1d,55u} r104={4d} r105={4d} r106={4d} r114={4d,7u} r117={2d,9u} r128={1d,2u} r131={2d,7u} r132={2d,7u} r133={1d,3u} r134={1d,3u} r135={1d,2u} r143={9d,16u} r144={2d,5u} r145={3d,12u} r146={1d,2u} r149={2d,8u} r150={2d,7u} r151={2d,7u} r152={1d,3u} r153={1d,3u} r154={1d,2u} r162={2d,5u} r163={3d,12u} r168={5d,1u} r169={1d,23u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r177={1d,1u} r178={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r191={1d,1u} r194={1d,1u} r195={1d,1u} r197={1d,1u} r200={1d,1u} r202={1d,1u} r203={1d,1u} r205={1d,1u} r208={1d,1u} r209={1d,1u} r211={1d,1u} r213={1d,1u} r215={1d,1u} r216={1d,1u} r219={1d,1u} r220={1d,1u} r222={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r230={1d,1u} r234={1d,1u} r235={1d,1u} r237={1d,1u} r239={1d,1u} r240={1d,1u} r242={1d,1u} r243={1d,9u} 
;;    total ref usage 967{488d,479u,0e} in 301{297 regular + 4 call} insns.
(note 23 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 23 3 2 (set (reg/v/f:SI 169 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":5942:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 25 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 25 3 26 2 (debug_marker) "../System/ugui.c":5943:4 -1
     (nil))
(insn 26 25 27 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 169 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":5943:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 27 26 28 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 463)
            (pc))) "../System/ugui.c":5943:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 17931492 (nil)))
 -> 463)
(note 28 27 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 30 3 (debug_marker) "../System/ugui.c":5945:7 -1
     (nil))
(insn 30 29 31 3 (set (reg/f:SI 243)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":5945:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 3 (set (reg/f:SI 143 [ prephitmp_57 ])
        (mem/f/c:SI (reg/f:SI 243) [11 gui+0 S4 A32])) "../System/ugui.c":5945:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 32 31 33 3 (set (reg/f:SI 175 [ gui.195_1->active_window ])
        (mem/f:SI (plus:SI (reg/f:SI 143 [ prephitmp_57 ])
                (const_int 28 [0x1c])) [5 gui.195_1->active_window+0 S4 A32])) "../System/ugui.c":5945:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 3 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 175 [ gui.195_1->active_window ])
            (reg/v/f:SI 169 [ wnd ]))) "../System/ugui.c":5945:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 175 [ gui.195_1->active_window ])
        (nil)))
(jump_insn 34 33 35 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 254)
            (pc))) "../System/ugui.c":5945:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 574129756 (nil)))
 -> 254)
(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 36 35 37 4 (debug_marker) "../System/ugui.c":5948:10 -1
     (nil))
(insn 37 36 38 4 (set (reg/f:SI 114 [ _3 ])
        (mem/f:SI (plus:SI (reg/f:SI 143 [ prephitmp_57 ])
                (const_int 32 [0x20])) [5 gui.195_1->last_window+0 S4 A32])) "../System/ugui.c":5948:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 37 39 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _3 ])
            (const_int 0 [0]))) "../System/ugui.c":5948:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 39 38 40 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 241)
            (pc))) "../System/ugui.c":5948:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 241)
(note 40 39 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 43 6 (set (reg:SI 177 [ _3->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 114 [ _3 ])
                    (const_int 8 [0x8])) [0 _3->state+0 S1 A32]))) "../System/ugui.c":5948:42 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 43 41 45 6 (set (reg:SI 178)
        (and:SI (reg:SI 177 [ _3->state ])
            (const_int 8 [0x8]))) "../System/ugui.c":5948:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 177 [ _3->state ])
        (nil)))
(insn 45 43 46 6 (set (reg:SI 180)
        (zero_extend:SI (subreg:QI (reg:SI 178) 0))) "../System/ugui.c":5948:42 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(insn 46 45 47 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 180)
            (const_int 0 [0]))) "../System/ugui.c":5948:42 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))
(jump_insn 47 46 48 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 241)
            (pc))) "../System/ugui.c":5948:42 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 241)
(note 48 47 49 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 49 48 50 8 (debug_marker) "../System/ugui.c":5950:13 -1
     (nil))
(insn 50 49 51 8 (set (reg/v:SI 117 [ x1 ])
        (mem:SI (plus:SI (reg/v/f:SI 169 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_22(D)->xs+0 S4 A32])) "../System/ugui.c":5950:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 52 8 (set (reg:SI 181 [ _3->xs ])
        (mem:SI (plus:SI (reg/f:SI 114 [ _3 ])
                (const_int 20 [0x14])) [1 _3->xs+0 S4 A32])) "../System/ugui.c":5950:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 181 [ _3->xs ])
            (reg/v:SI 117 [ x1 ]))) "../System/ugui.c":5950:16 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ _3->xs ])
        (nil)))
(jump_insn 53 52 54 8 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 69)
            (pc))) "../System/ugui.c":5950:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 69)
(note 54 53 55 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 9 (set (reg:SI 182 [ _3->ys ])
        (mem:SI (plus:SI (reg/f:SI 114 [ _3 ])
                (const_int 24 [0x18])) [1 _3->ys+0 S4 A32])) "../System/ugui.c":5950:51 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 57 9 (set (reg:SI 183 [ wnd_22(D)->ys ])
        (mem:SI (plus:SI (reg/v/f:SI 169 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_22(D)->ys+0 S4 A32])) "../System/ugui.c":5950:51 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 182 [ _3->ys ])
            (reg:SI 183 [ wnd_22(D)->ys ]))) "../System/ugui.c":5950:51 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 183 [ wnd_22(D)->ys ])
        (expr_list:REG_DEAD (reg:SI 182 [ _3->ys ])
            (nil))))
(jump_insn 58 57 59 9 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 69)
            (pc))) "../System/ugui.c":5950:51 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 69)
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 10 (set (reg:SI 184 [ _3->xe ])
        (mem:SI (plus:SI (reg/f:SI 114 [ _3 ])
                (const_int 28 [0x1c])) [1 _3->xe+0 S4 A32])) "../System/ugui.c":5950:87 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 60 62 10 (set (reg:SI 185 [ wnd_22(D)->xe ])
        (mem:SI (plus:SI (reg/v/f:SI 169 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_22(D)->xe+0 S4 A32])) "../System/ugui.c":5950:87 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 184 [ _3->xe ])
            (reg:SI 185 [ wnd_22(D)->xe ]))) "../System/ugui.c":5950:87 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 185 [ wnd_22(D)->xe ])
        (expr_list:REG_DEAD (reg:SI 184 [ _3->xe ])
            (nil))))
(jump_insn 63 62 64 10 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 69)
            (pc))) "../System/ugui.c":5950:87 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 69)
(note 64 63 65 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 66 11 (set (reg:SI 186 [ _3->ye ])
        (mem:SI (plus:SI (reg/f:SI 114 [ _3 ])
                (const_int 32 [0x20])) [1 _3->ye+0 S4 A32])) "../System/ugui.c":5950:123 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 67 11 (set (reg:SI 187 [ wnd_22(D)->ye ])
        (mem:SI (plus:SI (reg/v/f:SI 169 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_22(D)->ye+0 S4 A32])) "../System/ugui.c":5950:123 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 186 [ _3->ye ])
            (reg:SI 187 [ wnd_22(D)->ye ]))) "../System/ugui.c":5950:123 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 187 [ wnd_22(D)->ye ])
        (expr_list:REG_DEAD (reg:SI 186 [ _3->ye ])
            (nil))))
(jump_insn 68 67 69 11 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 227)
            (pc))) "../System/ugui.c":5950:123 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 227)
(code_label 69 68 70 12 905 (nil) [3 uses])
(note 70 69 71 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 72 12 (debug_marker) "../System/ugui.c":5952:16 -1
     (nil))
(debug_insn 72 71 73 12 (var_location:SI wnd (reg/v/f:SI 169 [ wnd ])) "../System/ugui.c":5952:16 -1
     (nil))
(debug_insn 73 72 74 12 (debug_marker:BLK) "../System/ugui.c":6590:11 -1
     (nil))
(debug_insn 74 73 75 12 (debug_marker) "../System/ugui.c":6592:4 -1
     (nil))
(debug_insn 75 74 76 12 (debug_marker) "../System/ugui.c":6594:7 -1
     (nil))
(insn 76 75 77 12 (set (reg:SI 128 [ _29 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 169 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_22(D)->state+0 S1 A32]))) "../System/ugui.c":6594:14 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 77 76 79 12 (set (reg:SI 188)
        (and:SI (reg:SI 128 [ _29 ])
            (const_int 8 [0x8]))) "../System/ugui.c":6594:10 90 {*arm_andsi3_insn}
     (nil))
(insn 79 77 80 12 (set (reg:SI 190)
        (zero_extend:SI (subreg:QI (reg:SI 188) 0))) "../System/ugui.c":6594:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 188)
        (nil)))
(insn 80 79 81 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 190)
            (const_int 0 [0]))) "../System/ugui.c":6594:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 190)
        (nil)))
(jump_insn 81 80 82 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 227)
            (pc))) "../System/ugui.c":6594:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 227)
(note 82 81 83 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 14 (debug_marker) "../System/ugui.c":6596:10 -1
     (nil))
(insn 84 83 86 14 (set (reg:SI 191)
        (and:SI (reg:SI 128 [ _29 ])
            (const_int -9 [0xfffffffffffffff7]))) "../System/ugui.c":6596:21 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _29 ])
        (nil)))
(insn 86 84 87 14 (set (mem:QI (plus:SI (reg/v/f:SI 169 [ wnd ])
                (const_int 8 [0x8])) [0 wnd_22(D)->state+0 S1 A32])
        (subreg:QI (reg:SI 191) 0)) "../System/ugui.c":6596:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 191)
        (nil)))
(debug_insn 87 86 88 14 (debug_marker) "../System/ugui.c":6597:10 -1
     (nil))
(insn 88 87 89 14 (set (reg/v:SI 145 [ y1 ])
        (mem:SI (plus:SI (reg/v/f:SI 169 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_22(D)->ys+0 S4 A32])) "../System/ugui.c":6597:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 89 88 90 14 (set (reg/v:SI 131 [ x2 ])
        (mem:SI (plus:SI (reg/v/f:SI 169 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_22(D)->xe+0 S4 A32])) "../System/ugui.c":6597:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 89 91 14 (set (reg/v:SI 132 [ y2 ])
        (mem:SI (plus:SI (reg/v/f:SI 169 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_22(D)->ye+0 S4 A32])) "../System/ugui.c":6597:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 91 90 92 14 (set (reg:SI 133 [ _37 ])
        (mem:SI (plus:SI (reg/f:SI 143 [ prephitmp_57 ])
                (const_int 108 [0x6c])) [1 gui.195_1->desktop_color+0 S4 A32])) "../System/ugui.c":6597:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 92 91 93 14 (var_location:SI x1 (reg/v:SI 117 [ x1 ])) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 93 92 94 14 (var_location:SI y1 (reg/v:SI 145 [ y1 ])) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 94 93 95 14 (var_location:SI x2 (reg/v:SI 131 [ x2 ])) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 95 94 96 14 (var_location:SI y2 (reg/v:SI 132 [ y2 ])) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 96 95 97 14 (var_location:SI c (reg:SI 133 [ _37 ])) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 97 96 98 14 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 98 97 99 14 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 99 98 100 14 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 100 99 101 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 117 [ x1 ])
            (reg/v:SI 131 [ x2 ]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 101 100 102 14 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 103)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 103)
(note 102 101 4 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 4 102 5 15 (set (reg:SI 170 [ x1 ])
        (reg/v:SI 117 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 117 [ x1 ])
        (nil)))
(insn 5 4 6 15 (set (reg/v:SI 117 [ x1 ])
        (reg/v:SI 131 [ x2 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 131 [ x2 ])
        (nil)))
(insn 6 5 103 15 (set (reg/v:SI 131 [ x2 ])
        (reg:SI 170 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 170 [ x1 ])
        (nil)))
(code_label 103 6 104 16 907 (nil) [1 uses])
(note 104 103 105 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 16 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 106 105 107 16 (var_location:SI x2 (reg/v:SI 131 [ x2 ])) -1
     (nil))
(debug_insn 107 106 108 16 (var_location:SI x1 (reg/v:SI 117 [ x1 ])) -1
     (nil))
(debug_insn 108 107 109 16 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 109 108 110 16 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ y1 ])
            (reg/v:SI 132 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 110 109 111 16 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 420)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 420)
(note 111 110 17 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 17 111 18 17 (set (reg:SI 172 [ y1 ])
        (reg/v:SI 145 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 145 [ y1 ])
        (nil)))
(insn 18 17 19 17 (set (reg/v:SI 145 [ y1 ])
        (reg/v:SI 132 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 132 [ y2 ])
        (nil)))
(insn 19 18 136 17 (set (reg/v:SI 132 [ y2 ])
        (reg:SI 172 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 172 [ y1 ])
        (nil)))
      ; pc falls through to BB 61
(code_label 136 19 114 18 911 (nil) [1 uses])
(note 114 136 115 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 115 114 116 18 (var_location:SI m (reg/v:SI 145 [ y1 ])) -1
     (nil))
(debug_insn 116 115 117 18 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 117 116 118 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ y1 ])
            (reg/v:SI 132 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 118 117 119 18 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 139)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111572 (nil)))
 -> 139)
(note 119 118 121 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 121 119 434 19 (set (reg/f:SI 143 [ prephitmp_57 ])
        (mem/f/c:SI (reg/f:SI 243) [11 gui+0 S4 A32])) "../System/ugui.c":6599:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 434 121 122 20 930 (nil) [0 uses])
(note 122 434 426 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 29
(code_label 426 122 125 21 929 (nil) [1 uses])
(note 125 426 126 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 126 125 127 21 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 127 126 128 21 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 133 [ _37 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 128 127 129 21 (set (reg/f:SI 194 [ gui.195_1->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 143 [ prephitmp_57 ])
                (const_int 124 [0x7c])) [10 gui.195_1->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ prephitmp_57 ])
        (nil)))
(insn 129 128 130 21 (set (reg:SI 3 r3)
        (reg/v:SI 132 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 129 131 21 (set (reg:SI 2 r2)
        (reg/v:SI 131 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 131 130 132 21 (set (reg:SI 1 r1)
        (reg/v:SI 145 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 132 131 133 21 (set (reg:SI 0 r0)
        (reg/v:SI 117 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 133 132 134 21 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 194 [ gui.195_1->driver[1].driver ]) [0 *_49 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 194 [ gui.195_1->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 134 133 137 21 (set (reg:SI 195)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 137 134 138 21 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 195)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 195)
        (nil)))
(jump_insn 138 137 139 21 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 136)
(code_label 139 138 140 23 909 (nil) [1 uses])
(note 140 139 142 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 142 140 465 23 (set (reg/f:SI 143 [ prephitmp_57 ])
        (mem/f/c:SI (reg/f:SI 243) [11 gui+0 S4 A32])) "../System/ugui.c":6599:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 243)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
            (nil))))
      ; pc falls through to BB 30
(code_label 465 142 464 24 934 (nil) [1 uses])
(note 464 465 7 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 7 464 162 24 (set (reg/v:SI 144 [ n ])
        (reg/v:SI 117 [ x1 ])) "../System/ugui.c":4643:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 162 7 145 25 914 (nil) [0 uses])
(note 145 162 146 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 146 145 147 25 (var_location:SI n (reg/v:SI 144 [ n ])) -1
     (nil))
(debug_insn 147 146 148 25 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 148 147 149 25 (set (reg/f:SI 197 [ prephitmp_45->pset ])
        (mem/f:SI (reg/f:SI 143 [ prephitmp_57 ]) [3 prephitmp_45->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ prephitmp_57 ])
        (nil)))
(insn 149 148 150 25 (set (reg:SI 2 r2)
        (reg:SI 133 [ _37 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 150 149 151 25 (set (reg:SI 1 r1)
        (reg/v:SI 145 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 151 150 152 25 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 152 151 153 25 (parallel [
            (call (mem:SI (reg/f:SI 197 [ prephitmp_45->pset ]) [0 *_56 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 197 [ prephitmp_45->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 153 152 154 25 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 154 153 155 25 (set (reg/v:SI 144 [ n ])
        (plus:SI (reg/v:SI 144 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 155 154 156 25 (var_location:SI n (reg/v:SI 144 [ n ])) -1
     (nil))
(debug_insn 156 155 157 25 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 157 156 158 25 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 131 [ x2 ])
            (reg/v:SI 144 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 158 157 159 25 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 165)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 165)
(note 159 158 161 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 161 159 165 26 (set (reg/f:SI 143 [ prephitmp_57 ])
        (mem/f/c:SI (reg/f:SI 243) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
      ; pc falls through to BB 25
(code_label 165 161 166 27 913 (nil) [1 uses])
(note 166 165 168 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 168 166 183 27 (set (reg/f:SI 143 [ prephitmp_57 ])
        (mem/f/c:SI (reg/f:SI 243) [11 gui+0 S4 A32])) "../System/ugui.c":6599:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 183 168 169 28 915 (nil) [0 uses])
(note 169 183 170 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 170 169 171 28 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 171 170 172 28 (set (reg/v:SI 145 [ y1 ])
        (plus:SI (reg/v:SI 145 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 172 171 173 28 (var_location:SI m (reg/v:SI 145 [ y1 ])) -1
     (nil))
(debug_insn 173 172 174 28 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 174 173 175 28 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ y1 ])
            (reg/v:SI 132 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 175 174 176 28 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 187)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 187)
(code_label 176 175 177 29 910 (nil) [0 uses])
(note 177 176 178 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 178 177 179 29 (var_location:SI m (reg/v:SI 145 [ y1 ])) -1
     (nil))
(debug_insn 179 178 180 29 (var_location:SI n (reg/v:SI 117 [ x1 ])) -1
     (nil))
(debug_insn 180 179 181 29 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 181 180 182 29 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 117 [ x1 ])
            (reg/v:SI 131 [ x2 ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 182 181 187 29 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 465)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 465)
      ; pc falls through to BB 28
(code_label 187 182 188 30 912 (nil) [1 uses])
(note 188 187 189 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 189 188 190 30 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 190 189 191 30 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 191 190 192 30 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 192 191 193 30 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 193 192 194 30 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 194 193 195 30 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 195 194 196 30 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 196 195 197 30 (debug_marker) "../System/ugui.c":6599:10 -1
     (nil))
(insn 197 196 198 30 (set (reg/f:SI 134 [ _39 ])
        (mem/f:SI (plus:SI (reg/f:SI 143 [ prephitmp_57 ])
                (const_int 28 [0x1c])) [5 prephitmp_78->active_window+0 S4 A32])) "../System/ugui.c":6599:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 198 197 199 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 169 [ wnd ])
            (reg/f:SI 134 [ _39 ]))) "../System/ugui.c":6599:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 169 [ wnd ])
        (nil)))
(jump_insn 199 198 200 30 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 204)
            (pc))) "../System/ugui.c":6599:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 795364316 (nil)))
 -> 204)
(note 200 199 201 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 201 200 204 31 (set (reg/f:SI 114 [ _3 ])
        (mem/f:SI (plus:SI (reg/f:SI 143 [ prephitmp_57 ])
                (const_int 32 [0x20])) [5 prephitmp_78->last_window+0 S4 A32])) "../System/ugui.c":5954:35 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 35
(code_label 204 201 205 32 916 (nil) [1 uses])
(note 205 204 206 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 206 205 207 32 (debug_marker) "../System/ugui.c":6602:13 -1
     (nil))
(insn 207 206 208 32 (set (reg:SI 135 [ _40 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 134 [ _39 ])
                    (const_int 8 [0x8])) [0 _39->state+0 S1 A32]))) "../System/ugui.c":6602:36 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 208 207 210 32 (set (reg:SI 200)
        (and:SI (reg:SI 135 [ _40 ])
            (const_int 8 [0x8]))) "../System/ugui.c":6602:16 90 {*arm_andsi3_insn}
     (nil))
(insn 210 208 211 32 (set (reg:SI 202)
        (zero_extend:SI (subreg:QI (reg:SI 200) 0))) "../System/ugui.c":6602:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 200)
        (nil)))
(insn 211 210 212 32 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 202)
            (const_int 0 [0]))) "../System/ugui.c":6602:16 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 202)
        (nil)))
(jump_insn 212 211 213 32 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 217)
            (pc))) "../System/ugui.c":6602:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 217)
(note 213 212 214 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 214 213 217 33 (set (reg/f:SI 114 [ _3 ])
        (mem/f:SI (plus:SI (reg/f:SI 143 [ prephitmp_57 ])
                (const_int 32 [0x20])) [5 prephitmp_78->last_window+0 S4 A32])) "../System/ugui.c":5954:35 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 35
(code_label 217 214 218 34 917 (nil) [1 uses])
(note 218 217 219 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 219 218 220 34 (debug_marker) "../System/ugui.c":6604:16 -1
     (nil))
(debug_insn 220 219 221 34 (debug_marker) "../System/ugui.c":6605:16 -1
     (nil))
(insn 221 220 223 34 (set (reg:SI 203)
        (and:SI (reg:SI 135 [ _40 ])
            (const_int -65 [0xffffffffffffffbf]))) "../System/ugui.c":6604:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _40 ])
        (nil)))
(insn 223 221 225 34 (set (reg:SI 205)
        (ior:SI (reg:SI 203)
            (const_int 32 [0x20]))) "../System/ugui.c":6605:42 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 203)
        (nil)))
(insn 225 223 226 34 (set (mem:QI (plus:SI (reg/f:SI 134 [ _39 ])
                (const_int 8 [0x8])) [0 _39->state+0 S1 A32])
        (subreg:QI (reg:SI 205) 0)) "../System/ugui.c":6605:42 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 205)
        (expr_list:REG_DEAD (reg/f:SI 134 [ _39 ])
            (nil))))
(insn 226 225 227 34 (set (reg/f:SI 114 [ _3 ])
        (mem/f:SI (plus:SI (reg/f:SI 143 [ prephitmp_57 ])
                (const_int 32 [0x20])) [5 prephitmp_78->last_window+0 S4 A32])) "../System/ugui.c":5954:35 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 227 226 228 35 906 (nil) [2 uses])
(note 228 227 229 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 229 228 230 35 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 230 229 231 35 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 231 230 232 35 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 232 231 233 35 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 233 232 234 35 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 234 233 235 35 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 235 234 236 35 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 236 235 237 35 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":5952:16 -1
     (nil))
(debug_insn 237 236 238 35 (debug_marker) "../System/ugui.c":5954:13 -1
     (nil))
(insn 238 237 15 35 (set (mem/f:SI (plus:SI (reg/f:SI 143 [ prephitmp_57 ])
                (const_int 24 [0x18])) [5 prephitmp_94->next_window+0 S4 A32])
        (reg/f:SI 114 [ _3 ])) "../System/ugui.c":5954:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ prephitmp_57 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _3 ])
            (nil))))
(insn 15 238 241 35 (set (reg:SI 168 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":5967:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 65
(code_label 241 15 242 36 904 (nil) [2 uses])
(note 242 241 243 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(debug_insn 243 242 244 36 (debug_marker) "../System/ugui.c":5958:13 -1
     (nil))
(debug_insn 244 243 245 36 (debug_marker) "../System/ugui.c":5959:13 -1
     (nil))
(insn 245 244 247 36 (set (reg:SI 208 [ wnd_22(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 169 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_22(D)->state+0 S1 A32]))) "../System/ugui.c":5958:39 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 247 245 249 36 (set (reg:SI 209)
        (and:SI (reg:SI 208 [ wnd_22(D)->state ])
            (const_int -9 [0xfffffffffffffff7]))) "../System/ugui.c":5958:39 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 208 [ wnd_22(D)->state ])
        (nil)))
(insn 249 247 251 36 (set (reg:SI 211)
        (ior:SI (reg:SI 209)
            (const_int 32 [0x20]))) "../System/ugui.c":5959:39 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 209)
        (nil)))
(insn 251 249 14 36 (set (mem:QI (plus:SI (reg/v/f:SI 169 [ wnd ])
                (const_int 8 [0x8])) [0 wnd_22(D)->state+0 S1 A32])
        (subreg:QI (reg:SI 211) 0)) "../System/ugui.c":5959:39 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_DEAD (reg/v/f:SI 169 [ wnd ])
            (nil))))
(insn 14 251 254 36 (set (reg:SI 168 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":5967:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 65
(code_label 254 14 255 37 903 (nil) [1 uses])
(note 255 254 256 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 256 255 257 37 (debug_marker) "../System/ugui.c":5965:10 -1
     (nil))
(debug_insn 257 256 258 37 (var_location:SI wnd (reg/v/f:SI 169 [ wnd ])) "../System/ugui.c":5965:10 -1
     (nil))
(debug_insn 258 257 259 37 (debug_marker:BLK) "../System/ugui.c":6590:11 -1
     (nil))
(debug_insn 259 258 260 37 (debug_marker) "../System/ugui.c":6592:4 -1
     (nil))
(debug_insn 260 259 261 37 (debug_marker) "../System/ugui.c":6594:7 -1
     (nil))
(insn 261 260 262 37 (set (reg:SI 146 [ _62 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 169 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_22(D)->state+0 S1 A32]))) "../System/ugui.c":6594:14 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 262 261 264 37 (set (reg:SI 213)
        (and:SI (reg:SI 146 [ _62 ])
            (const_int 8 [0x8]))) "../System/ugui.c":6594:10 90 {*arm_andsi3_insn}
     (nil))
(insn 264 262 265 37 (set (reg:SI 215)
        (zero_extend:SI (subreg:QI (reg:SI 213) 0))) "../System/ugui.c":6594:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))
(insn 265 264 266 37 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0]))) "../System/ugui.c":6594:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 215)
        (nil)))
(jump_insn 266 265 388 37 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 270)
            (pc))) "../System/ugui.c":6594:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 270)
(code_label 388 266 267 39 928 (nil) [2 uses])
(note 267 388 13 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 13 267 270 39 (set (reg:SI 168 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":5967:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 65
(code_label 270 13 271 40 918 (nil) [1 uses])
(note 271 270 272 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 272 271 273 40 (debug_marker) "../System/ugui.c":6596:10 -1
     (nil))
(insn 273 272 275 40 (set (reg:SI 216)
        (and:SI (reg:SI 146 [ _62 ])
            (const_int -9 [0xfffffffffffffff7]))) "../System/ugui.c":6596:21 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ _62 ])
        (nil)))
(insn 275 273 276 40 (set (mem:QI (plus:SI (reg/v/f:SI 169 [ wnd ])
                (const_int 8 [0x8])) [0 wnd_22(D)->state+0 S1 A32])
        (subreg:QI (reg:SI 216) 0)) "../System/ugui.c":6596:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 216)
        (nil)))
(debug_insn 276 275 277 40 (debug_marker) "../System/ugui.c":6597:10 -1
     (nil))
(insn 277 276 278 40 (set (reg/v:SI 149 [ x1 ])
        (mem:SI (plus:SI (reg/v/f:SI 169 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_22(D)->xs+0 S4 A32])) "../System/ugui.c":6597:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 278 277 279 40 (set (reg/v:SI 163 [ y1 ])
        (mem:SI (plus:SI (reg/v/f:SI 169 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_22(D)->ys+0 S4 A32])) "../System/ugui.c":6597:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 279 278 280 40 (set (reg/v:SI 150 [ x2 ])
        (mem:SI (plus:SI (reg/v/f:SI 169 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_22(D)->xe+0 S4 A32])) "../System/ugui.c":6597:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 280 279 281 40 (set (reg/v:SI 151 [ y2 ])
        (mem:SI (plus:SI (reg/v/f:SI 169 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_22(D)->ye+0 S4 A32])) "../System/ugui.c":6597:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 281 280 282 40 (set (reg:SI 152 [ _70 ])
        (mem:SI (plus:SI (reg/f:SI 143 [ prephitmp_57 ])
                (const_int 108 [0x6c])) [1 gui.195_1->desktop_color+0 S4 A32])) "../System/ugui.c":6597:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 282 281 283 40 (var_location:SI x1 (reg/v:SI 149 [ x1 ])) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 283 282 284 40 (var_location:SI y1 (reg/v:SI 163 [ y1 ])) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 284 283 285 40 (var_location:SI x2 (reg/v:SI 150 [ x2 ])) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 285 284 286 40 (var_location:SI y2 (reg/v:SI 151 [ y2 ])) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 286 285 287 40 (var_location:SI c (reg:SI 152 [ _70 ])) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 287 286 288 40 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 288 287 289 40 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 289 288 290 40 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 290 289 291 40 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 149 [ x1 ])
            (reg/v:SI 150 [ x2 ]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 291 290 292 40 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 293)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 293)
(note 292 291 8 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 8 292 9 41 (set (reg:SI 171 [ x1 ])
        (reg/v:SI 149 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 149 [ x1 ])
        (nil)))
(insn 9 8 10 41 (set (reg/v:SI 149 [ x1 ])
        (reg/v:SI 150 [ x2 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 150 [ x2 ])
        (nil)))
(insn 10 9 293 41 (set (reg/v:SI 150 [ x2 ])
        (reg:SI 171 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 171 [ x1 ])
        (nil)))
(code_label 293 10 294 42 919 (nil) [1 uses])
(note 294 293 295 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 295 294 296 42 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 296 295 297 42 (var_location:SI x2 (reg/v:SI 150 [ x2 ])) -1
     (nil))
(debug_insn 297 296 298 42 (var_location:SI x1 (reg/v:SI 149 [ x1 ])) -1
     (nil))
(debug_insn 298 297 299 42 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 299 298 300 42 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 163 [ y1 ])
            (reg/v:SI 151 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 300 299 301 42 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 438)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 438)
(note 301 300 20 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 20 301 21 43 (set (reg:SI 173 [ y1 ])
        (reg/v:SI 163 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 163 [ y1 ])
        (nil)))
(insn 21 20 22 43 (set (reg/v:SI 163 [ y1 ])
        (reg/v:SI 151 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 151 [ y2 ])
        (nil)))
(insn 22 21 326 43 (set (reg/v:SI 151 [ y2 ])
        (reg:SI 173 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 173 [ y1 ])
        (nil)))
      ; pc falls through to BB 63
(code_label 326 22 304 44 923 (nil) [1 uses])
(note 304 326 305 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 305 304 306 44 (var_location:SI m (reg/v:SI 163 [ y1 ])) -1
     (nil))
(debug_insn 306 305 307 44 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 307 306 308 44 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 151 [ y2 ])
            (reg/v:SI 163 [ y1 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 308 307 309 44 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 329)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 329)
(note 309 308 311 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 311 309 452 45 (set (reg/f:SI 143 [ prephitmp_57 ])
        (mem/f/c:SI (reg/f:SI 243) [11 gui+0 S4 A32])) "../System/ugui.c":6599:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 452 311 312 46 932 (nil) [0 uses])
(note 312 452 444 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 55
(code_label 444 312 315 47 931 (nil) [1 uses])
(note 315 444 316 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 316 315 317 47 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 317 316 318 47 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 152 [ _70 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 318 317 319 47 (set (reg/f:SI 219 [ gui.195_1->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 143 [ prephitmp_57 ])
                (const_int 124 [0x7c])) [10 gui.195_1->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ prephitmp_57 ])
        (nil)))
(insn 319 318 320 47 (set (reg:SI 3 r3)
        (reg/v:SI 151 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 320 319 321 47 (set (reg:SI 2 r2)
        (reg/v:SI 150 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 321 320 322 47 (set (reg:SI 1 r1)
        (reg/v:SI 163 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 322 321 323 47 (set (reg:SI 0 r0)
        (reg/v:SI 149 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 323 322 324 47 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 219 [ gui.195_1->driver[1].driver ]) [0 *_82 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 219 [ gui.195_1->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 324 323 327 47 (set (reg:SI 220)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 327 324 328 47 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 220)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 220)
        (nil)))
(jump_insn 328 327 329 47 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 326)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 326)
(code_label 329 328 330 49 921 (nil) [1 uses])
(note 330 329 332 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 332 330 467 49 (set (reg/f:SI 143 [ prephitmp_57 ])
        (mem/f/c:SI (reg/f:SI 243) [11 gui+0 S4 A32])) "../System/ugui.c":6599:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 243)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
            (nil))))
      ; pc falls through to BB 56
(code_label 467 332 466 50 935 (nil) [1 uses])
(note 466 467 11 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 11 466 352 50 (set (reg/v:SI 162 [ n ])
        (reg/v:SI 149 [ x1 ])) "../System/ugui.c":4643:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 352 11 335 51 926 (nil) [0 uses])
(note 335 352 336 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(debug_insn 336 335 337 51 (var_location:SI n (reg/v:SI 162 [ n ])) -1
     (nil))
(debug_insn 337 336 338 51 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 338 337 339 51 (set (reg/f:SI 222 [ prephitmp_69->pset ])
        (mem/f:SI (reg/f:SI 143 [ prephitmp_57 ]) [3 prephitmp_69->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ prephitmp_57 ])
        (nil)))
(insn 339 338 340 51 (set (reg:SI 2 r2)
        (reg:SI 152 [ _70 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 340 339 341 51 (set (reg:SI 1 r1)
        (reg/v:SI 163 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 341 340 342 51 (set (reg:SI 0 r0)
        (reg/v:SI 162 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 342 341 343 51 (parallel [
            (call (mem:SI (reg/f:SI 222 [ prephitmp_69->pset ]) [0 *_89 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 222 [ prephitmp_69->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 343 342 344 51 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 344 343 345 51 (set (reg/v:SI 162 [ n ])
        (plus:SI (reg/v:SI 162 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 345 344 346 51 (var_location:SI n (reg/v:SI 162 [ n ])) -1
     (nil))
(debug_insn 346 345 347 51 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 347 346 348 51 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ x2 ])
            (reg/v:SI 162 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 348 347 349 51 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 355)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 355)
(note 349 348 351 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 351 349 355 52 (set (reg/f:SI 143 [ prephitmp_57 ])
        (mem/f/c:SI (reg/f:SI 243) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
      ; pc falls through to BB 51
(code_label 355 351 356 53 925 (nil) [1 uses])
(note 356 355 358 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 358 356 373 53 (set (reg/f:SI 143 [ prephitmp_57 ])
        (mem/f/c:SI (reg/f:SI 243) [11 gui+0 S4 A32])) "../System/ugui.c":6599:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 373 358 359 54 927 (nil) [0 uses])
(note 359 373 360 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(debug_insn 360 359 361 54 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 361 360 362 54 (set (reg/v:SI 163 [ y1 ])
        (plus:SI (reg/v:SI 163 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 362 361 363 54 (var_location:SI m (reg/v:SI 163 [ y1 ])) -1
     (nil))
(debug_insn 363 362 364 54 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 364 363 365 54 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 163 [ y1 ])
            (reg/v:SI 151 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 365 364 366 54 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 377)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 377)
(code_label 366 365 367 55 922 (nil) [0 uses])
(note 367 366 368 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(debug_insn 368 367 369 55 (var_location:SI m (reg/v:SI 163 [ y1 ])) -1
     (nil))
(debug_insn 369 368 370 55 (var_location:SI n (reg/v:SI 149 [ x1 ])) -1
     (nil))
(debug_insn 370 369 371 55 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 371 370 372 55 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 149 [ x1 ])
            (reg/v:SI 150 [ x2 ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 372 371 377 55 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 467)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 467)
      ; pc falls through to BB 54
(code_label 377 372 378 56 924 (nil) [1 uses])
(note 378 377 379 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(debug_insn 379 378 380 56 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 380 379 381 56 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 381 380 382 56 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 382 381 383 56 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 383 382 384 56 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 384 383 385 56 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 385 384 386 56 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 386 385 387 56 (debug_marker) "../System/ugui.c":6599:10 -1
     (nil))
(insn 387 386 389 56 (set (reg/f:SI 153 [ _72 ])
        (mem/f:SI (plus:SI (reg/f:SI 143 [ prephitmp_57 ])
                (const_int 28 [0x1c])) [5 prephitmp_129->active_window+0 S4 A32])) "../System/ugui.c":6599:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ prephitmp_57 ])
        (nil)))
(insn 389 387 390 56 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 169 [ wnd ])
            (reg/f:SI 153 [ _72 ]))) "../System/ugui.c":6599:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 169 [ wnd ])
        (nil)))
(jump_insn 390 389 391 56 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 388)
            (pc))) "../System/ugui.c":6599:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 340870420 (nil)))
 -> 388)
(note 391 390 392 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(debug_insn 392 391 393 57 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 393 392 394 57 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 394 393 395 57 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 395 394 396 57 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 396 395 397 57 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 397 396 398 57 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 398 397 399 57 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 399 398 400 57 (debug_marker) "../System/ugui.c":6602:13 -1
     (nil))
(insn 400 399 401 57 (set (reg:SI 154 [ _73 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 153 [ _72 ])
                    (const_int 8 [0x8])) [0 _72->state+0 S1 A32]))) "../System/ugui.c":6602:36 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 401 400 403 57 (set (reg:SI 225)
        (and:SI (reg:SI 154 [ _73 ])
            (const_int 8 [0x8]))) "../System/ugui.c":6602:16 90 {*arm_andsi3_insn}
     (nil))
(insn 403 401 404 57 (set (reg:SI 227)
        (zero_extend:SI (subreg:QI (reg:SI 225) 0))) "../System/ugui.c":6602:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 225)
        (nil)))
(insn 404 403 405 57 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 227)
            (const_int 0 [0]))) "../System/ugui.c":6602:16 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 227)
        (nil)))
(jump_insn 405 404 406 57 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 388)
            (pc))) "../System/ugui.c":6602:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 388)
(note 406 405 407 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(debug_insn 407 406 408 59 (debug_marker) "../System/ugui.c":6604:16 -1
     (nil))
(debug_insn 408 407 409 59 (debug_marker) "../System/ugui.c":6605:16 -1
     (nil))
(insn 409 408 411 59 (set (reg:SI 228)
        (and:SI (reg:SI 154 [ _73 ])
            (const_int -65 [0xffffffffffffffbf]))) "../System/ugui.c":6604:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ _73 ])
        (nil)))
(insn 411 409 413 59 (set (reg:SI 230)
        (ior:SI (reg:SI 228)
            (const_int 32 [0x20]))) "../System/ugui.c":6605:42 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 228)
        (nil)))
(insn 413 411 12 59 (set (mem:QI (plus:SI (reg/f:SI 153 [ _72 ])
                (const_int 8 [0x8])) [0 _72->state+0 S1 A32])
        (subreg:QI (reg:SI 230) 0)) "../System/ugui.c":6605:42 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 230)
        (expr_list:REG_DEAD (reg/f:SI 153 [ _72 ])
            (nil))))
(insn 12 413 463 59 (set (reg:SI 168 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":5967:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 65
(code_label 463 12 462 60 933 (nil) [1 uses])
(note 462 463 16 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 16 462 416 60 (set (reg:SI 168 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":5969:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 416 16 420 60 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":5965:10 -1
     (nil))
      ; pc falls through to BB 65
(code_label 420 416 421 61 908 (nil) [1 uses])
(note 421 420 422 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(debug_insn 422 421 423 61 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 423 422 424 61 (var_location:SI y2 (reg/v:SI 132 [ y2 ])) -1
     (nil))
(debug_insn 424 423 425 61 (var_location:SI y1 (reg/v:SI 145 [ y1 ])) -1
     (nil))
(debug_insn 425 424 427 61 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 427 425 429 61 (set (reg:SI 234 [ gui.195_1->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 143 [ prephitmp_57 ])
                    (const_int 128 [0x80])) [0 gui.195_1->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 429 427 431 61 (set (reg:SI 235)
        (and:SI (reg:SI 234 [ gui.195_1->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 234 [ gui.195_1->driver[1].state ])
        (nil)))
(insn 431 429 432 61 (set (reg:SI 237)
        (zero_extend:SI (subreg:QI (reg:SI 235) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 235)
        (nil)))
(insn 432 431 433 61 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 237)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 237)
        (nil)))
(jump_insn 433 432 438 61 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 426)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 595926724 (nil)))
 -> 426)
      ; pc falls through to BB 20
(code_label 438 433 439 63 920 (nil) [1 uses])
(note 439 438 440 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(debug_insn 440 439 441 63 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 441 440 442 63 (var_location:SI y2 (reg/v:SI 151 [ y2 ])) -1
     (nil))
(debug_insn 442 441 443 63 (var_location:SI y1 (reg/v:SI 163 [ y1 ])) -1
     (nil))
(debug_insn 443 442 445 63 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 445 443 447 63 (set (reg:SI 239 [ gui.195_1->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 143 [ prephitmp_57 ])
                    (const_int 128 [0x80])) [0 gui.195_1->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 447 445 449 63 (set (reg:SI 240)
        (and:SI (reg:SI 239 [ gui.195_1->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 239 [ gui.195_1->driver[1].state ])
        (nil)))
(insn 449 447 450 63 (set (reg:SI 242)
        (zero_extend:SI (subreg:QI (reg:SI 240) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))
(insn 450 449 451 63 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 242)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 242)
        (nil)))
(jump_insn 451 450 459 63 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 444)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 595926716 (nil)))
 -> 444)
      ; pc falls through to BB 46
(note 459 451 457 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 457 459 458 65 (set (reg/i:SI 0 r0)
        (reg:SI 168 [ <retval> ])) "../System/ugui.c":5970:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168 [ <retval> ])
        (nil)))
(insn 458 457 0 65 (use (reg/i:SI 0 r0)) "../System/ugui.c":5970:1 -1
     (nil))

;; Function UG_WindowResize (UG_WindowResize, funcdef_no=48, decl_uid=5949, cgraph_uid=49, symbol_order=60)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 75 n_edges 111 count 87 (  1.2)


UG_WindowResize

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 672
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={18d,15u} r1={17d,9u} r2={17d,9u} r3={13d,5u} r7={1d,74u} r12={16d} r13={1d,90u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={45d,37u} r101={8d} r102={1d,74u} r103={1d,74u,1e} r104={8d} r105={8d} r106={8d} r114={1d,2u} r116={1d,4u} r117={1d,3u} r118={1d,3u} r119={1d,3u} r120={1d,2u} r121={3d,12u} r122={2d,6u} r123={2d,7u} r124={1d,3u} r126={2d,7u} r127={1d,3u} r128={1d,3u} r132={1d,2u} r133={1d,14u} r134={1d,6u} r137={1d,7u} r138={1d,2u} r144={3d,12u} r147={2d,5u} r148={2d,5u} r153={2d,3u} r154={2d,3u} r158={2d,11u} r159={2d,5u} r162={2d,3u} r165={2d,5u} r167={2d,5u} r176={4d,7u} r177={4d,4u} r178={2d,5u} r179={2d,4u} r180={11d,1u} r181={1d,17u} r182={1d,4u} r183={1d,6u} r184={1d,4u} r185={3d,5u} r186={1d,1u} r187={1d,1u} r189={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,1u} r214={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r222={1d,1u} r224={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r233={1d,1u} r237={1d,1u} r238={1d,1u} r240={1d,1u} r242={1d,1u} r243={1d,1u} r245={1d,1u} r247={1d,1u} r248={1d,1u} r250={1d,1u} r251={1d,12u} 
;;    total ref usage 1495{853d,641u,1e} in 416{408 regular + 8 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 64 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 132 133 134 138 176 181 182 183 184 185 251
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 132 133 134 138 176 181 182 183 184 185 251
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 176 181 182 183 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 176 181 182 183 184 185 251

( 2 )->[3]->( 4 65 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u19(7){ }u20(13){ }u21(102){ }u22(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 176 181 182 183 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181
;; lr  def 	 100 [cc] 114 189 191
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 176 181 182 183 184 185 251
;; live  gen 	 100 [cc] 114 189 191
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251

( 3 )->[4]->( 66 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(7){ }u30(13){ }u31(102){ }u32(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 182
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251

( 4 )->[5]->( 67 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(7){ }u36(13){ }u37(102){ }u38(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251

( 5 )->[6]->( 68 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 184
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251

( 6 )->[7]->( 69 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u48(7){ }u49(13){ }u50(102){ }u51(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 185
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251

( 7 )->[8]->( 70 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u55(7){ }u56(13){ }u57(102){ }u58(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 182 184
;; lr  def 	 100 [cc] 192
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
;; live  gen 	 100 [cc] 192
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251

( 8 )->[9]->( 71 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u65(7){ }u66(13){ }u67(102){ }u68(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183 185
;; lr  def 	 100 [cc] 193
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
;; live  gen 	 100 [cc] 193
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251

( 9 )->[10]->( 11 72 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u75(7){ }u76(13){ }u77(102){ }u78(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 181 182 183 184 185
;; lr  def 	 100 [cc] 194 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
;; live  gen 	 100 [cc] 194 196
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 176 181 183 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 176 181 183 185 251

( 10 )->[11]->( 12 73 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u92(7){ }u93(13){ }u94(102){ }u95(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 176 181 183 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 181
;; lr  def 	 100 [cc] 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 176 181 183 185 251
;; live  gen 	 100 [cc] 197
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 176 181 183 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 176 181 183 185 251

( 11 )->[12]->( 14 26 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u100(7){ }u101(13){ }u102(102){ }u103(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 176 181 183 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 176 181 183 185 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 176 181 183 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 176 181 183 185 251

( 12 )->[14]->( 74 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u106(7){ }u107(13){ }u108(102){ }u109(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 176 181 183 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 176 183
;; lr  def 	 100 [cc] 116 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 176 181 183 251
;; live  gen 	 100 [cc] 116 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 181 251

( 14 )->[15]->( 75 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u117(7){ }u118(13){ }u119(102){ }u120(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 178 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 181 251
;; live  gen 	 178 179
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 178 179 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 178 179 181 251

( 75 )->[16]->( 17 23 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u122(7){ }u123(13){ }u124(102){ }u125(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 178 179 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 176 178 179
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 198 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 178 179 181 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 198 199
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 178 179 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 178 179 181 251

( 16 )->[17]->( 26 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u143(7){ }u144(13){ }u145(102){ }u146(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181
;; lr  def 	 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 181 251
;; live  gen 	 185
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 181 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 181 185 251

( 19 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u148(7){ }u149(13){ }u150(102){ }u151(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 147 148 178 179 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 147 148 178 179 181 251
;; live  gen 	 176
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 147 148 176 178 179 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 147 148 176 178 179 181 251

( 25 18 )->[19]->( 18 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u153(7){ }u154(13){ }u155(102){ }u156(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 147 148 176 178 179 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 147 148 176 179
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 147 201
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 147 148 176 178 179 181 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 147 201
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 147 148 178 179 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 147 148 178 179 181 251

( 19 )->[20]->( 22 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u172(7){ }u173(13){ }u174(102){ }u175(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 148 178 179 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 148
;; lr  def 	 100 [cc] 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 148 178 179 181 251
;; live  gen 	 100 [cc] 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 148 178 179 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 148 178 179 181 251

( 20 )->[21]->( 26 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u181(7){ }u182(13){ }u183(102){ }u184(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181
;; lr  def 	 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 181 251
;; live  gen 	 185
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 181 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 181 185 251

( 20 )->[22]->( 25 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u186(7){ }u187(13){ }u188(102){ }u189(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 148 178 179 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 148 178 179 181 251
;; live  gen 	 176
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 148 176 178 179 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 148 176 178 179 181 251

( 16 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u191(7){ }u192(13){ }u193(102){ }u194(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 178 179 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 178 179 181 251
;; live  gen 	 176
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 178 179 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 178 179 181 251

( 23 75 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u196(7){ }u197(13){ }u198(102){ }u199(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 178 179 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 178 179 181 251
;; live  gen 	 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 148 176 178 179 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 148 176 178 179 181 251

( 24 22 )->[25]->( 19 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u200(7){ }u201(13){ }u202(102){ }u203(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 148 176 178 179 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
;; lr  def 	 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 148 176 178 179 181 251
;; live  gen 	 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 147 148 176 178 179 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 147 148 176 178 179 181 251

( 21 17 12 )->[26]->( 29 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u207(7){ }u208(13){ }u209(102){ }u210(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 181 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 185
;; lr  def 	 100 [cc] 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 181 185 251
;; live  gen 	 100 [cc] 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 158 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 158 181 251

( 26 35 39 )->[27]->( 40 54 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u216(7){ }u217(13){ }u218(102){ }u219(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181
;; lr  def 	 100 [cc] 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 181 251
;; live  gen 	 100 [cc] 120
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 133 138 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 133 138 181 251

( 26 )->[29]->( 30 31 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u223(7){ }u224(13){ }u225(102){ }u226(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 158 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 251
;; lr  def 	 100 [cc] 118 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 158 181 251
;; live  gen 	 100 [cc] 118 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 132 133 134 138 158 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 132 133 134 138 158 181 251

( 29 )->[30]->( 32 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u235(7){ }u236(13){ }u237(102){ }u238(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 132 133 134 138 158 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 153 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 132 133 134 138 158 181 251
;; live  gen 	 153 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 132 133 134 138 153 154 158 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 132 133 134 138 153 154 158 181 251

( 29 )->[31]->( 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u240(7){ }u241(13){ }u242(102){ }u243(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 132 133 134 138 158 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 153 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 132 133 134 138 158 181 251
;; live  gen 	 153 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 132 133 134 138 153 154 158 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 132 133 134 138 153 154 158 181 251

( 31 30 )->[32]->( 35 34 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u245(7){ }u246(13){ }u247(102){ }u248(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 132 133 134 138 153 154 158 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 100 [cc] 206 207 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 132 133 134 138 153 154 158 181 251
;; live  gen 	 100 [cc] 206 207 209
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 132 133 134 138 153 154 158 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 132 133 134 138 153 154 158 181 251

( 32 35 )->[34]->( 37 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u260(7){ }u261(13){ }u262(102){ }u263(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 181 251
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 181 251

( 32 )->[35]->( 27 34 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u265(7){ }u266(13){ }u267(102){ }u268(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 132 133 134 138 153 154 158 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 134 153 154 158
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 210 211
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 132 133 134 138 153 154 158 181 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 210 211
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 181 251

( 34 39 )->[37]->( 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u287(7){ }u288(13){ }u289(102){ }u290(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 181 251
;; live  gen 	 159
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 159 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 159 181 251

( 37 38 )->[38]->( 38 39 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u293(7){ }u294(13){ }u295(102){ }u296(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 159 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 154 158 159 251
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 159 213 214
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 159 181 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 159 213 214
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 159 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 159 181 251

( 38 )->[39]->( 37 27 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u313(7){ }u314(13){ }u315(102){ }u316(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 158
;; lr  def 	 100 [cc] 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 181 251
;; live  gen 	 100 [cc] 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 181 251

( 27 )->[40]->( 41 42 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u322(7){ }u323(13){ }u324(102){ }u325(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 133 138 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 181 251
;; lr  def 	 100 [cc] 121 122 123 124 177
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 133 138 181 251
;; live  gen 	 100 [cc] 121 122 123 124 177
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 177 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 177 181 251

( 40 )->[41]->( 43 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u337(7){ }u338(13){ }u339(102){ }u340(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 177 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 122 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 177 181 251
;; live  gen 	 122 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251

( 40 )->[42]->( 43 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u342(7){ }u343(13){ }u344(102){ }u345(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 177 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 177 181 251
;; live  gen 	 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251

( 42 41 )->[43]->( 80 81 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u346(7){ }u347(13){ }u348(102){ }u349(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251

( 45 )->[44]->( 47 54 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u355(7){ }u356(13){ }u357(102){ }u358(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 181 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 181 251

( 81 )->[45]->( 54 44 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u363(7){ }u364(13){ }u365(102){ }u366(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 162 177
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 216 217
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 216 217
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 181 251

( 44 )->[47]->( 48 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u385(7){ }u386(13){ }u387(102){ }u388(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 177
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 181 251
;; live  gen 	 177
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251

( 47 81 )->[48]->( 49 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u390(7){ }u391(13){ }u392(102){ }u393(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251

( 48 53 )->[49]->( 50 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u394(7){ }u395(13){ }u396(102){ }u397(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  def 	 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
;; live  gen 	 167
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 167 177 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 167 177 181 251

( 49 51 )->[50]->( 51 52 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u400(7){ }u401(13){ }u402(102){ }u403(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 167 177 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 124 167 177
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 167 219
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 167 177 181 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 167 219
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 167 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 167 181 251

( 50 )->[51]->( 50 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u419(7){ }u420(13){ }u421(102){ }u422(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 167 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 177
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 167 181 251
;; live  gen 	 177
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 167 177 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 167 177 181 251

( 50 )->[52]->( 53 54 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u424(7){ }u425(13){ }u426(102){ }u427(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123
;; lr  def 	 100 [cc] 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 181 251
;; live  gen 	 100 [cc] 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 181 251

( 52 )->[53]->( 49 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u433(7){ }u434(13){ }u435(102){ }u436(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 177
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 181 251
;; live  gen 	 177
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251

( 27 45 52 44 )->[54]->( 55 63 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u438(7){ }u439(13){ }u440(102){ }u441(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 181
;; lr  def 	 100 [cc] 137 222
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 138 181 251
;; live  gen 	 100 [cc] 137 222
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 137 138 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 137 138 181 251

( 54 )->[55]->( 77 78 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u448(7){ }u449(13){ }u450(102){ }u451(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 137 138 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 251
;; lr  def 	 100 [cc] 126 127 128 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 137 138 181 251
;; live  gen 	 100 [cc] 126 127 128 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 133 137 138 144 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 133 137 138 144 181 251

( 57 )->[56]->( 61 63 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u466(7){ }u467(13){ }u468(102){ }u469(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 144
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 181 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 181 251

( 78 )->[57]->( 63 56 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u474(7){ }u475(13){ }u476(102){ }u477(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 133 137 138 144 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 133 137 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 224 225
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 133 137 138 144 181 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 224 225
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 181 251

( 62 59 )->[59]->( 59 60 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u496(7){ }u497(13){ }u498(102){ }u499(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 165 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 138 144 165 251
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 165 227 228
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 165 181 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 165 227 228
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 165 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 165 181 251

( 59 )->[60]->( 62 63 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u516(7){ }u517(13){ }u518(102){ }u519(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 144
;; lr  def 	 100 [cc] 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 181 251
;; live  gen 	 100 [cc] 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 181 251

( 56 78 )->[61]->( 62 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u525(7){ }u526(13){ }u527(102){ }u528(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 181 251
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 181 251

( 61 60 )->[62]->( 59 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u529(7){ }u530(13){ }u531(102){ }u532(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
;; lr  def 	 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 181 251
;; live  gen 	 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 165 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 165 181 251

( 56 57 54 60 )->[63]->( 83 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u536(7){ }u537(13){ }u538(102){ }u539(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181
;; lr  def 	 180 230 231 233
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181
;; live  gen 	 180 230 231 233
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180

( 2 )->[64]->( 83 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u548(7){ }u549(13){ }u550(102){ }u551(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180

( 3 )->[65]->( 83 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u552(7){ }u553(13){ }u554(102){ }u555(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180

( 4 )->[66]->( 83 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u556(7){ }u557(13){ }u558(102){ }u559(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180

( 5 )->[67]->( 83 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u560(7){ }u561(13){ }u562(102){ }u563(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180

( 6 )->[68]->( 83 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u564(7){ }u565(13){ }u566(102){ }u567(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180

( 7 )->[69]->( 83 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u568(7){ }u569(13){ }u570(102){ }u571(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180

( 8 )->[70]->( 83 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u572(7){ }u573(13){ }u574(102){ }u575(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180

( 9 )->[71]->( 83 )
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u576(7){ }u577(13){ }u578(102){ }u579(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180

( 10 )->[72]->( 83 )
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u580(7){ }u581(13){ }u582(102){ }u583(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180

( 11 )->[73]->( 83 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u585(7){ }u586(13){ }u587(102){ }u588(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180

( 14 )->[74]->( 75 )
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u589(7){ }u590(13){ }u591(102){ }u592(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 178 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 181 251
;; live  gen 	 178 179
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 178 179 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 178 179 181 251

( 74 15 )->[75]->( 16 24 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u594(7){ }u595(13){ }u596(102){ }u597(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 178 179 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc] 237 238 240
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 178 179 181 251
;; live  gen 	 100 [cc] 237 238 240
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 178 179 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 178 179 181 251

( 55 )->[77]->( 78 )
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u610(7){ }u611(13){ }u612(102){ }u613(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 133 137 138 144 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 144
;; lr  def 	 126 144 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 133 137 138 144 181 251
;; live  gen 	 126 144 186
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 133 137 138 144 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 133 137 138 144 181 251

( 77 55 )->[78]->( 57 61 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u617(7){ }u618(13){ }u619(102){ }u620(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 133 137 138 144 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 242 243 245
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 133 137 138 144 181 251
;; live  gen 	 100 [cc] 242 243 245
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 133 137 138 144 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 133 137 138 144 181 251

( 43 )->[80]->( 81 )
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u630(7){ }u631(13){ }u632(102){ }u633(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123
;; lr  def 	 121 123 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
;; live  gen 	 121 123 187
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251

( 80 43 )->[81]->( 45 48 )
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u637(7){ }u638(13){ }u639(102){ }u640(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; lr  def 	 100 [cc] 247 248 250
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
;; live  gen 	 100 [cc] 247 248 250
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251

( 73 63 64 65 66 67 68 69 70 71 72 )->[83]->( 1 )
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u650(7){ }u651(13){ }u652(102){ }u653(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 83 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u656(0){ }u657(7){ }u658(13){ }u659(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 61 to worklist
  Adding insn 68 to worklist
  Adding insn 74 to worklist
  Adding insn 79 to worklist
  Adding insn 83 to worklist
  Adding insn 86 to worklist
  Adding insn 95 to worklist
  Adding insn 104 to worklist
  Adding insn 119 to worklist
  Adding insn 113 to worklist
  Adding insn 111 to worklist
  Adding insn 109 to worklist
  Adding insn 107 to worklist
  Adding insn 123 to worklist
  Adding insn 127 to worklist
  Adding insn 143 to worklist
  Adding insn 159 to worklist
  Adding insn 155 to worklist
  Adding insn 149 to worklist
  Adding insn 181 to worklist
  Adding insn 174 to worklist
  Adding insn 188 to worklist
  Adding insn 226 to worklist
  Adding insn 238 to worklist
  Adding insn 259 to worklist
  Adding insn 276 to worklist
  Adding insn 296 to worklist
  Adding insn 291 to worklist
  Adding insn 285 to worklist
  Adding insn 320 to worklist
  Adding insn 313 to worklist
  Adding insn 327 to worklist
  Adding insn 351 to worklist
  Adding insn 360 to worklist
  Adding insn 368 to worklist
  Adding insn 384 to worklist
  Adding insn 380 to worklist
  Adding insn 374 to worklist
  Adding insn 410 to worklist
  Adding insn 404 to worklist
  Adding insn 424 to worklist
  Adding insn 446 to worklist
  Adding insn 466 to worklist
  Adding insn 474 to worklist
  Adding insn 490 to worklist
  Adding insn 486 to worklist
  Adding insn 480 to worklist
  Adding insn 511 to worklist
  Adding insn 504 to worklist
  Adding insn 518 to worklist
  Adding insn 549 to worklist
  Adding insn 575 to worklist
  Adding insn 595 to worklist
  Adding insn 614 to worklist
  Adding insn 621 to worklist
Finished finding needed instructions:
processing block 83 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 620 to worklist
processing block 66 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
  Adding insn 27 to worklist
processing block 67 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
  Adding insn 26 to worklist
processing block 68 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
  Adding insn 25 to worklist
processing block 69 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
  Adding insn 24 to worklist
processing block 70 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
  Adding insn 23 to worklist
processing block 71 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
  Adding insn 21 to worklist
processing block 63 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
  Adding insn 20 to worklist
  Adding insn 547 to worklist
  Adding insn 545 to worklist
  Adding insn 543 to worklist
processing block 60 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 181 251
  Adding insn 517 to worklist
  Adding insn 514 to worklist
processing block 59 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 165 181 251
  Adding insn 510 to worklist
  Adding insn 506 to worklist
  Adding insn 503 to worklist
  Adding insn 502 to worklist
  Adding insn 501 to worklist
  Adding insn 500 to worklist
  Adding insn 499 to worklist
processing block 62 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 165 181 251
  Adding insn 19 to worklist
processing block 61 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 181 251
processing block 56 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 181 251
  Adding insn 473 to worklist
processing block 57 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128 137 138 144 181 251
  Adding insn 489 to worklist
  Adding insn 487 to worklist
  Adding insn 485 to worklist
  Adding insn 484 to worklist
  Adding insn 483 to worklist
  Adding insn 482 to worklist
  Adding insn 481 to worklist
processing block 78 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 133 137 138 144 181 251
  Adding insn 594 to worklist
  Adding insn 593 to worklist
  Adding insn 591 to worklist
  Adding insn 589 to worklist
processing block 77 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 133 137 138 144 181 251
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
processing block 55 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 133 137 138 144 181 251
  Adding insn 465 to worklist
  Adding insn 453 to worklist
  Adding insn 452 to worklist
  Adding insn 450 to worklist
  Adding insn 449 to worklist
processing block 54 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 137 138 181 251
  Adding insn 445 to worklist
  Adding insn 442 to worklist
  Adding insn 441 to worklist
processing block 51 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 167 177 181 251
  Adding insn 413 to worklist
processing block 53 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
  Adding insn 427 to worklist
processing block 52 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 181 251
  Adding insn 423 to worklist
  Adding insn 420 to worklist
processing block 50 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 167 181 251
  Adding insn 409 to worklist
  Adding insn 406 to worklist
  Adding insn 403 to worklist
  Adding insn 402 to worklist
  Adding insn 401 to worklist
  Adding insn 400 to worklist
processing block 49 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 167 177 181 251
  Adding insn 18 to worklist
processing block 48 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
processing block 47 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
  Adding insn 392 to worklist
processing block 44 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 181 251
  Adding insn 367 to worklist
processing block 45 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 181 251
  Adding insn 383 to worklist
  Adding insn 381 to worklist
  Adding insn 379 to worklist
  Adding insn 378 to worklist
  Adding insn 377 to worklist
  Adding insn 376 to worklist
  Adding insn 375 to worklist
processing block 81 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
  Adding insn 613 to worklist
  Adding insn 612 to worklist
  Adding insn 610 to worklist
  Adding insn 608 to worklist
processing block 80 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
processing block 43 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
  Adding insn 359 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
  Adding insn 17 to worklist
  Adding insn 16 to worklist
processing block 42 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 162 177 181 251
  Adding insn 15 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 133 138 177 181 251
  Adding insn 350 to worklist
  Adding insn 339 to worklist
  Adding insn 338 to worklist
  Adding insn 336 to worklist
  Adding insn 335 to worklist
  Adding insn 334 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 133 138 181 251
  Adding insn 237 to worklist
  Adding insn 236 to worklist
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 181 251
  Adding insn 326 to worklist
  Adding insn 323 to worklist
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 159 181 251
  Adding insn 319 to worklist
  Adding insn 315 to worklist
  Adding insn 312 to worklist
  Adding insn 311 to worklist
  Adding insn 310 to worklist
  Adding insn 309 to worklist
  Adding insn 308 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 159 181 251
  Adding insn 14 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 181 251
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 133 138 153 154 158 181 251
  Adding insn 295 to worklist
  Adding insn 292 to worklist
  Adding insn 290 to worklist
  Adding insn 289 to worklist
  Adding insn 288 to worklist
  Adding insn 287 to worklist
  Adding insn 286 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 132 133 134 138 153 154 158 181 251
  Adding insn 275 to worklist
  Adding insn 274 to worklist
  Adding insn 272 to worklist
  Adding insn 270 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 132 133 134 138 153 154 158 181 251
  Adding insn 13 to worklist
  Adding insn 12 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 132 133 134 138 153 154 158 181 251
  Adding insn 11 to worklist
  Adding insn 10 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 132 133 134 138 158 181 251
  Adding insn 258 to worklist
  Adding insn 247 to worklist
  Adding insn 246 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 158 181 251
  Adding insn 225 to worklist
  Adding insn 222 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 181 185 251
  Adding insn 161 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 147 148 176 178 179 181 251
  Adding insn 166 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 148 176 178 179 181 251
  Adding insn 196 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 181 185 251
  Adding insn 190 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 148 178 179 181 251
  Adding insn 187 to worklist
  Adding insn 184 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 147 148 178 179 181 251
  Adding insn 180 to worklist
  Adding insn 176 to worklist
  Adding insn 173 to worklist
  Adding insn 172 to worklist
  Adding insn 171 to worklist
  Adding insn 170 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 147 148 176 178 179 181 251
  Adding insn 8 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 148 176 178 179 181 251
  Adding insn 9 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 178 179 181 251
  Adding insn 202 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 178 179 181 251
  Adding insn 158 to worklist
  Adding insn 156 to worklist
  Adding insn 154 to worklist
  Adding insn 153 to worklist
  Adding insn 152 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
processing block 75 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 178 179 181 251
  Adding insn 574 to worklist
  Adding insn 573 to worklist
  Adding insn 571 to worklist
  Adding insn 569 to worklist
processing block 74 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 178 179 181 251
  Adding insn 34 to worklist
  Adding insn 33 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 178 179 181 251
  Adding insn 32 to worklist
  Adding insn 31 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 132 133 134 138 176 181 251
  Adding insn 142 to worklist
  Adding insn 131 to worklist
  Adding insn 130 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 176 181 183 185 251
  Adding insn 126 to worklist
processing block 73 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
  Adding insn 30 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 176 181 183 185 251
  Adding insn 122 to worklist
  Adding insn 121 to worklist
processing block 72 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
  Adding insn 22 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 176 181 183 185 251
  Adding insn 118 to worklist
  Adding insn 117 to worklist
  Adding insn 115 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
  Adding insn 103 to worklist
  Adding insn 100 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
  Adding insn 94 to worklist
  Adding insn 91 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
  Adding insn 85 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
  Adding insn 82 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
  Adding insn 78 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
  Adding insn 73 to worklist
processing block 65 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
  Adding insn 28 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 133 134 138 176 181 182 183 184 185 251
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
processing block 64 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
  Adding insn 29 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134 138 176 181 182 183 184 185 251
  Adding insn 60 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 75 n_edges 111 count 87 (  1.2)
;; Following path with 24 sets: 2 
;; Following path with 1 sets: 64 
;; Following path with 5 sets: 3 
;; Following path with 1 sets: 65 
;; Following path with 3 sets: 4 
;; Following path with 2 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 2 sets: 7 
;; Following path with 6 sets: 8 
;; Following path with 6 sets: 9 
;; Following path with 13 sets: 10 
;; Following path with 1 sets: 72 
;; Following path with 3 sets: 11 
;; Following path with 1 sets: 73 
;; Following path with 3 sets: 12 
;; Following path with 13 sets: 14 
;; Following path with 2 sets: 15 
;; Following path with 2 sets: 74 
;; Following path with 14 sets: 75 
;; Following path with 13 sets: 16 
;; Following path with 1 sets: 23 
;; Following path with 1 sets: 24 
;; Following path with 4 sets: 25 
;; Following path with 15 sets: 19 
;; Following path with 6 sets: 20 
;; Following path with 1 sets: 21 
;; Following path with 1 sets: 22 
;; Following path with 1 sets: 18 
;; Following path with 1 sets: 17 
;; Following path with 13 sets: 26 
;; Following path with 13 sets: 29 
;; Following path with 2 sets: 31 
;; Following path with 2 sets: 30 
;; Following path with 12 sets: 32 
;; Following path with 13 sets: 35 
;; Following path with 2 sets: 34 
;; Following path with 2 sets: 37 
;; Following path with 16 sets: 38 
;; Following path with 6 sets: 39 
;; Following path with 11 sets: 27 
;; Following path with 16 sets: 40 
;; Following path with 1 sets: 42 
;; Following path with 2 sets: 41 
;; Following path with 6 sets: 43 
;; Following path with 3 sets: 80 
;; Following path with 9 sets: 81 
;; Following path with 13 sets: 45 
;; Following path with 4 sets: 44 
;; Following path with 1 sets: 47 
;; Following path with 1 sets: 48 
;; Following path with 2 sets: 49 
;; Following path with 15 sets: 50 
;; Following path with 6 sets: 52 
;; Following path with 1 sets: 53 
;; Following path with 1 sets: 51 
;; Following path with 14 sets: 54 
;; Following path with 18 sets: 55 
;; Following path with 3 sets: 77 
;; Following path with 9 sets: 78 
;; Following path with 13 sets: 57 
;; Following path with 4 sets: 56 
;; Following path with 1 sets: 61 
;; Following path with 4 sets: 62 
;; Following path with 16 sets: 59 
;; Following path with 6 sets: 60 
;; Following path with 14 sets: 63 
;; Following path with 1 sets: 71 
;; Following path with 1 sets: 70 
;; Following path with 1 sets: 69 
;; Following path with 1 sets: 68 
;; Following path with 1 sets: 67 
;; Following path with 1 sets: 66 
;; Following path with 2 sets: 83 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowResize

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={18d,15u} r1={17d,9u} r2={17d,9u} r3={13d,5u} r7={1d,74u} r12={16d} r13={1d,90u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={45d,37u} r101={8d} r102={1d,74u} r103={1d,74u,1e} r104={8d} r105={8d} r106={8d} r114={1d,2u} r116={1d,4u} r117={1d,3u} r118={1d,3u} r119={1d,3u} r120={1d,2u} r121={3d,12u} r122={2d,6u} r123={2d,7u} r124={1d,3u} r126={2d,7u} r127={1d,3u} r128={1d,3u} r132={1d,2u} r133={1d,14u} r134={1d,6u} r137={1d,7u} r138={1d,2u} r144={3d,12u} r147={2d,5u} r148={2d,5u} r153={2d,3u} r154={2d,3u} r158={2d,11u} r159={2d,5u} r162={2d,3u} r165={2d,5u} r167={2d,5u} r176={4d,7u} r177={4d,4u} r178={2d,5u} r179={2d,4u} r180={11d,1u} r181={1d,17u} r182={1d,4u} r183={1d,6u} r184={1d,4u} r185={3d,5u} r186={1d,1u} r187={1d,1u} r189={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,1u} r214={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r222={1d,1u} r224={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r233={1d,1u} r237={1d,1u} r238={1d,1u} r240={1d,1u} r242={1d,1u} r243={1d,1u} r245={1d,1u} r247={1d,1u} r248={1d,1u} r250={1d,1u} r251={1d,12u} 
;;    total ref usage 1495{853d,641u,1e} in 416{408 regular + 8 call} insns.
(note 41 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 41 3 2 (set (reg/v/f:SI 181 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":5973:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 182 [ xs ])
        (reg:SI 1 r1 [ xs ])) "../System/ugui.c":5973:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ xs ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 183 [ ys ])
        (reg:SI 2 r2 [ ys ])) "../System/ugui.c":5973:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ ys ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 184 [ xe ])
        (reg:SI 3 r3 [ xe ])) "../System/ugui.c":5973:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ xe ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 185 [ ye ])
        (mem/c:SI (reg/f:SI 103 afp) [1 ye+0 S4 A64])) "../System/ugui.c":5973:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 103 afp) [1 ye+0 S4 A64])
        (nil)))
(note 7 6 43 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 43 7 44 2 (debug_marker) "../System/ugui.c":5974:4 -1
     (nil))
(debug_insn 44 43 45 2 (debug_marker) "../System/ugui.c":5975:4 -1
     (nil))
(debug_insn 45 44 46 2 (debug_marker) "../System/ugui.c":5977:4 -1
     (nil))
(debug_insn 46 45 47 2 (debug_marker:BLK) "../System/ugui.c":5040:8 -1
     (nil))
(debug_insn 47 46 48 2 (debug_marker) "../System/ugui.c":5042:4 -1
     (nil))
(insn 48 47 49 2 (set (reg/f:SI 251)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":5042:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 2 (set (reg/f:SI 176 [ prephitmp_151 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":5042:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 50 49 51 2 (set (reg:SI 138 [ _53 ])
        (mem:SI (plus:SI (reg/f:SI 176 [ prephitmp_151 ])
                (const_int 4 [0x4])) [1 gui.91_52->x_dim+0 S4 A32])) "../System/ugui.c":5042:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 52 2 (set (reg/v:SI 133 [ xmax ])
        (plus:SI (reg:SI 138 [ _53 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5977:9 7 {*arm_addsi3}
     (nil))
(debug_insn 52 51 53 2 (var_location:SI xmax (reg/v:SI 133 [ xmax ])) "../System/ugui.c":5977:9 -1
     (nil))
(debug_insn 53 52 54 2 (debug_marker) "../System/ugui.c":5978:4 -1
     (nil))
(debug_insn 54 53 55 2 (debug_marker:BLK) "../System/ugui.c":5045:8 -1
     (nil))
(debug_insn 55 54 56 2 (debug_marker) "../System/ugui.c":5047:4 -1
     (nil))
(insn 56 55 57 2 (set (reg:SI 132 [ _31 ])
        (mem:SI (plus:SI (reg/f:SI 176 [ prephitmp_151 ])
                (const_int 8 [0x8])) [1 gui.91_52->y_dim+0 S4 A32])) "../System/ugui.c":5047:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 2 (set (reg/v:SI 134 [ ymax ])
        (plus:SI (reg:SI 132 [ _31 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5978:9 7 {*arm_addsi3}
     (nil))
(debug_insn 58 57 59 2 (var_location:SI ymax (reg/v:SI 134 [ ymax ])) "../System/ugui.c":5978:9 -1
     (nil))
(debug_insn 59 58 60 2 (debug_marker) "../System/ugui.c":5980:4 -1
     (nil))
(insn 60 59 61 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 181 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":5980:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 61 60 62 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 626)
            (pc))) "../System/ugui.c":5980:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 9341556 (nil)))
 -> 626)
(note 62 61 63 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 3 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 181 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_34(D)->state+0 S1 A32]))) "../System/ugui.c":5980:30 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 64 63 66 3 (set (reg:SI 189)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 2 [0x2]))) "../System/ugui.c":5980:23 90 {*arm_andsi3_insn}
     (nil))
(insn 66 64 67 3 (set (reg:SI 191)
        (zero_extend:SI (subreg:QI (reg:SI 189) 0))) "../System/ugui.c":5980:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 189)
        (nil)))
(insn 67 66 68 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 191)
            (const_int 0 [0]))) "../System/ugui.c":5980:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 191)
        (nil)))
(jump_insn 68 67 69 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 630)
            (pc))) "../System/ugui.c":5980:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 21474844 (nil)))
 -> 630)
(note 69 68 70 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 70 69 73 4 (debug_marker) "../System/ugui.c":5983:7 -1
     (nil))
(insn 73 70 74 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 182 [ xs ])
            (const_int 0 [0]))) "../System/ugui.c":5983:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 74 73 75 4 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 634)
            (pc))) "../System/ugui.c":5983:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 7838316 (nil)))
 -> 634)
(note 75 74 78 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 78 75 79 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 183 [ ys ])
            (const_int 0 [0]))) "../System/ugui.c":5983:21 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 79 78 80 5 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 638)
            (pc))) "../System/ugui.c":5983:21 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 7838316 (nil)))
 -> 638)
(note 80 79 81 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 82 6 (debug_marker) "../System/ugui.c":5984:7 -1
     (nil))
(insn 82 81 83 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 133 [ xmax ])
            (reg/v:SI 184 [ xe ]))) "../System/ugui.c":5984:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 83 82 84 6 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 642)
            (pc))) "../System/ugui.c":5984:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 11166916 (nil)))
 -> 642)
(note 84 83 85 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 85 84 86 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 134 [ ymax ])
            (reg/v:SI 185 [ ye ]))) "../System/ugui.c":5984:24 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 86 85 87 7 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 646)
            (pc))) "../System/ugui.c":5984:24 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 11166916 (nil)))
 -> 646)
(note 87 86 88 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 87 89 8 (debug_marker) "../System/ugui.c":5985:7 -1
     (nil))
(debug_insn 89 88 90 8 (var_location:SI pos (minus:SI (reg/v:SI 184 [ xe ])
        (reg/v:SI 182 [ xs ]))) "../System/ugui.c":5985:11 -1
     (nil))
(debug_insn 90 89 91 8 (debug_marker) "../System/ugui.c":5986:7 -1
     (nil))
(insn 91 90 94 8 (set (reg:SI 192 [ pos ])
        (minus:SI (reg/v:SI 184 [ xe ])
            (reg/v:SI 182 [ xs ]))) "../System/ugui.c":5985:11 45 {*arm_subsi3_insn}
     (nil))
(insn 94 91 95 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 192 [ pos ])
            (const_int 9 [0x9]))) "../System/ugui.c":5986:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 192 [ pos ])
        (nil)))
(jump_insn 95 94 96 8 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 650)
            (pc))) "../System/ugui.c":5986:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 11166916 (nil)))
 -> 650)
(note 96 95 97 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 97 96 98 9 (debug_marker) "../System/ugui.c":5987:7 -1
     (nil))
(debug_insn 98 97 99 9 (var_location:SI pos (minus:SI (reg/v:SI 185 [ ye ])
        (reg/v:SI 183 [ ys ]))) "../System/ugui.c":5987:11 -1
     (nil))
(debug_insn 99 98 100 9 (debug_marker) "../System/ugui.c":5988:7 -1
     (nil))
(insn 100 99 103 9 (set (reg:SI 193 [ pos ])
        (minus:SI (reg/v:SI 185 [ ye ])
            (reg/v:SI 183 [ ys ]))) "../System/ugui.c":5987:11 45 {*arm_subsi3_insn}
     (nil))
(insn 103 100 104 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 193 [ pos ])
            (const_int 9 [0x9]))) "../System/ugui.c":5988:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 193 [ pos ])
        (nil)))
(jump_insn 104 103 105 9 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 654)
            (pc))) "../System/ugui.c":5988:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 21474844 (nil)))
 -> 654)
(note 105 104 106 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 106 105 107 10 (debug_marker) "../System/ugui.c":5991:7 -1
     (nil))
(insn 107 106 108 10 (set (mem:SI (plus:SI (reg/v/f:SI 181 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_34(D)->xs+0 S4 A32])
        (reg/v:SI 182 [ xs ])) "../System/ugui.c":5991:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 182 [ xs ])
        (nil)))
(debug_insn 108 107 109 10 (debug_marker) "../System/ugui.c":5992:7 -1
     (nil))
(insn 109 108 110 10 (set (mem:SI (plus:SI (reg/v/f:SI 181 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_34(D)->ys+0 S4 A32])
        (reg/v:SI 183 [ ys ])) "../System/ugui.c":5992:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 110 109 111 10 (debug_marker) "../System/ugui.c":5993:7 -1
     (nil))
(insn 111 110 112 10 (set (mem:SI (plus:SI (reg/v/f:SI 181 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_34(D)->xe+0 S4 A32])
        (reg/v:SI 184 [ xe ])) "../System/ugui.c":5993:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 184 [ xe ])
        (nil)))
(debug_insn 112 111 113 10 (debug_marker) "../System/ugui.c":5994:7 -1
     (nil))
(insn 113 112 114 10 (set (mem:SI (plus:SI (reg/v/f:SI 181 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_34(D)->ye+0 S4 A32])
        (reg/v:SI 185 [ ye ])) "../System/ugui.c":5994:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 114 113 115 10 (debug_marker) "../System/ugui.c":5996:7 -1
     (nil))
(insn 115 114 117 10 (set (reg:SI 194)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 8 [0x8]))) "../System/ugui.c":5996:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 117 115 118 10 (set (reg:SI 196)
        (zero_extend:SI (subreg:QI (reg:SI 194) 0))) "../System/ugui.c":5996:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 194)
        (nil)))
(insn 118 117 119 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0]))) "../System/ugui.c":5996:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 196)
        (nil)))
(jump_insn 119 118 120 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 658)
            (pc))) "../System/ugui.c":5996:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 658)
(note 120 119 121 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 121 120 122 11 (set (reg/f:SI 197 [ gui.91_52->active_window ])
        (mem/f:SI (plus:SI (reg/f:SI 176 [ prephitmp_151 ])
                (const_int 28 [0x1c])) [5 gui.91_52->active_window+0 S4 A32])) "../System/ugui.c":5996:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 121 123 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 197 [ gui.91_52->active_window ])
            (reg/v/f:SI 181 [ wnd ]))) "../System/ugui.c":5996:45 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 197 [ gui.91_52->active_window ])
        (nil)))
(jump_insn 123 122 124 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 662)
            (pc))) "../System/ugui.c":5996:45 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 662)
(note 124 123 125 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 125 124 126 12 (debug_marker) "../System/ugui.c":5998:10 -1
     (nil))
(insn 126 125 127 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 183 [ ys ])
            (const_int 0 [0]))) "../System/ugui.c":5998:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 127 126 128 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 212)
            (pc))) "../System/ugui.c":5998:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 212)
(note 128 127 129 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 14 (debug_marker) "../System/ugui.c":5998:25 -1
     (nil))
(insn 130 129 131 14 (set (reg:SI 116 [ _4 ])
        (plus:SI (reg/v:SI 183 [ ys ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5998:25 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 183 [ ys ])
        (nil)))
(insn 131 130 132 14 (set (reg:SI 117 [ _5 ])
        (mem:SI (plus:SI (reg/f:SI 176 [ prephitmp_151 ])
                (const_int 108 [0x6c])) [1 gui.91_52->desktop_color+0 S4 A32])) "../System/ugui.c":5998:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 132 131 133 14 (var_location:SI x1 (const_int 0 [0])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 133 132 134 14 (var_location:SI y1 (const_int 0 [0])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 134 133 135 14 (var_location:SI x2 (reg/v:SI 133 [ xmax ])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 135 134 136 14 (var_location:SI y2 (reg:SI 116 [ _4 ])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 136 135 137 14 (var_location:SI c (reg:SI 117 [ _5 ])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 137 136 138 14 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 138 137 139 14 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 139 138 142 14 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 142 139 143 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 133 [ xmax ])
            (const_int 0 [0]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 143 142 146 14 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 555)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 555)
(note 146 143 31 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 31 146 32 15 (set (reg/v:SI 179 [ x2 ])
        (reg/v:SI 133 [ xmax ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 568 15 (set (reg/v:SI 178 [ x1 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 75
(code_label 568 32 147 16 996 (nil) [1 uses])
(note 147 568 148 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 148 147 149 16 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 149 148 150 16 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 117 [ _5 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 150 149 151 16 (set (reg/f:SI 198 [ gui.91_52->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 176 [ prephitmp_151 ])
                (const_int 124 [0x7c])) [10 gui.91_52->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 176 [ prephitmp_151 ])
        (nil)))
(insn 151 150 152 16 (set (reg:SI 3 r3)
        (reg:SI 116 [ _4 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 152 151 153 16 (set (reg:SI 2 r2)
        (reg/v:SI 179 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 153 152 154 16 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 154 153 155 16 (set (reg:SI 0 r0)
        (reg/v:SI 178 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 155 154 156 16 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 198 [ gui.91_52->driver[1].driver ]) [0 *_59 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 198 [ gui.91_52->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 156 155 158 16 (set (reg:SI 199)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 158 156 159 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 199)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))
(jump_insn 159 158 160 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 199)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 199)
(note 160 159 161 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 161 160 179 17 (set (reg/v:SI 185 [ ye ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_34(D)->ye+0 S4 A32])) "../System/ugui.c":5999:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 26
(code_label 179 161 164 18 968 (nil) [1 uses])
(note 164 179 166 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 166 164 209 18 (set (reg/f:SI 176 [ prephitmp_151 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 209 166 167 19 971 (nil) [0 uses])
(note 167 209 168 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 168 167 169 19 (var_location:SI n (reg/v:SI 147 [ n ])) -1
     (nil))
(debug_insn 169 168 170 19 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 170 169 171 19 (set (reg/f:SI 201 [ prephitmp_151->pset ])
        (mem/f:SI (reg/f:SI 176 [ prephitmp_151 ]) [3 prephitmp_151->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 176 [ prephitmp_151 ])
        (nil)))
(insn 171 170 172 19 (set (reg:SI 2 r2)
        (reg:SI 117 [ _5 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 172 171 173 19 (set (reg:SI 1 r1)
        (reg/v:SI 148 [ m ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 173 172 174 19 (set (reg:SI 0 r0)
        (reg/v:SI 147 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 174 173 175 19 (parallel [
            (call (mem:SI (reg/f:SI 201 [ prephitmp_151->pset ]) [0 *_66 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 201 [ prephitmp_151->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 175 174 176 19 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 176 175 177 19 (set (reg/v:SI 147 [ n ])
        (plus:SI (reg/v:SI 147 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 177 176 178 19 (var_location:SI n (reg/v:SI 147 [ n ])) -1
     (nil))
(debug_insn 178 177 180 19 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 180 178 181 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 147 [ n ])
            (reg/v:SI 179 [ x2 ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 181 180 182 19 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 179)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032164 (nil)))
 -> 179)
(note 182 181 183 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 183 182 184 20 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 184 183 185 20 (set (reg/v:SI 148 [ m ])
        (plus:SI (reg/v:SI 148 [ m ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 185 184 186 20 (var_location:SI m (reg/v:SI 148 [ m ])) -1
     (nil))
(debug_insn 186 185 187 20 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 187 186 188 20 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (reg/v:SI 148 [ m ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 188 187 189 20 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 193)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032164 (nil)))
 -> 193)
(note 189 188 190 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 190 189 193 21 (set (reg/v:SI 185 [ ye ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_34(D)->ye+0 S4 A32])) "../System/ugui.c":5999:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 26
(code_label 193 190 194 22 969 (nil) [1 uses])
(note 194 193 196 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 196 194 199 22 (set (reg/f:SI 176 [ prephitmp_151 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
      ; pc falls through to BB 25
(code_label 199 196 200 23 967 (nil) [1 uses])
(note 200 199 202 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 202 200 576 23 (set (reg/f:SI 176 [ prephitmp_151 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 576 202 203 24 997 (nil) [0 uses])
(note 203 576 9 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 9 203 204 24 (set (reg/v:SI 148 [ m ])
        (const_int 0 [0])) "../System/ugui.c":5973:1 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 204 9 205 25 970 (nil) [0 uses])
(note 205 204 206 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 206 205 207 25 (var_location:SI m (reg/v:SI 148 [ m ])) -1
     (nil))
(debug_insn 207 206 208 25 (var_location:SI n (reg/v:SI 178 [ x1 ])) -1
     (nil))
(debug_insn 208 207 8 25 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 8 208 212 25 (set (reg/v:SI 147 [ n ])
        (reg/v:SI 178 [ x1 ])) "../System/ugui.c":5973:1 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 19
(code_label 212 8 213 26 964 (nil) [1 uses])
(note 213 212 214 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 214 213 215 26 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 215 214 216 26 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 216 215 217 26 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 217 216 218 26 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 218 217 219 26 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 219 218 220 26 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 220 219 221 26 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 221 220 222 26 (debug_marker) "../System/ugui.c":5999:10 -1
     (nil))
(insn 222 221 223 26 (set (reg/v:SI 158 [ m ])
        (plus:SI (reg/v:SI 185 [ ye ])
            (const_int 1 [0x1]))) "../System/ugui.c":5999:14 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 185 [ ye ])
        (nil)))
(debug_insn 223 222 224 26 (var_location:SI pos (reg/v:SI 158 [ m ])) "../System/ugui.c":5999:14 -1
     (nil))
(debug_insn 224 223 225 26 (debug_marker) "../System/ugui.c":6000:10 -1
     (nil))
(insn 225 224 226 26 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 134 [ ymax ])
            (reg/v:SI 158 [ m ]))) "../System/ugui.c":6000:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 226 225 294 26 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 242)
            (pc))) "../System/ugui.c":6000:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 242)
(code_label 294 226 227 27 978 (nil) [1 uses])
(note 227 294 228 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 228 227 229 27 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 229 228 230 27 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 230 229 231 27 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 231 230 232 27 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 232 231 233 27 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 233 232 234 27 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 234 233 235 27 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 235 234 236 27 (debug_marker) "../System/ugui.c":6001:10 -1
     (nil))
(insn 236 235 237 27 (set (reg:SI 120 [ _9 ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_34(D)->xs+0 S4 A32])) "../System/ugui.c":6001:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 237 236 238 27 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (const_int 0 [0]))) "../System/ugui.c":6001:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 238 237 242 27 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 331)
            (pc))) "../System/ugui.c":6001:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 331)
      ; pc falls through to BB 54
(code_label 242 238 243 29 972 (nil) [1 uses])
(note 243 242 244 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 244 243 246 29 (debug_marker) "../System/ugui.c":6000:31 -1
     (nil))
(insn 246 244 247 29 (set (reg/f:SI 118 [ gui.210_7 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":6000:65 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 247 246 248 29 (set (reg:SI 119 [ _8 ])
        (mem:SI (plus:SI (reg/f:SI 118 [ gui.210_7 ])
                (const_int 108 [0x6c])) [1 gui.210_7->desktop_color+0 S4 A32])) "../System/ugui.c":6000:31 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 248 247 249 29 (var_location:SI x1 (const_int 0 [0])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 249 248 250 29 (var_location:SI y1 (reg/v:SI 158 [ m ])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 250 249 251 29 (var_location:SI x2 (reg/v:SI 133 [ xmax ])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 251 250 252 29 (var_location:SI y2 (reg/v:SI 134 [ ymax ])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 252 251 253 29 (var_location:SI c (reg:SI 119 [ _8 ])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 253 252 254 29 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 254 253 255 29 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 255 254 258 29 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 258 255 259 29 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 133 [ xmax ])
            (const_int 0 [0]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 259 258 260 29 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 666)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 666)
(note 260 259 12 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 12 260 13 30 (set (reg/v:SI 153 [ x1 ])
        (reg/v:SI 133 [ xmax ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 666 30 (set (reg/v:SI 154 [ x2 ])
        (const_int 0 [0])) "../System/ugui.c":4625:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 32
(code_label 666 13 665 31 1011 (nil) [1 uses])
(note 665 666 10 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 10 665 11 31 (set (reg/v:SI 154 [ x2 ])
        (reg/v:SI 133 [ xmax ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 261 31 (set (reg/v:SI 153 [ x1 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 261 11 262 32 975 (nil) [0 uses])
(note 262 261 263 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 263 262 264 32 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 264 263 265 32 (var_location:SI x2 (reg/v:SI 154 [ x2 ])) -1
     (nil))
(debug_insn 265 264 266 32 (var_location:SI x1 (reg/v:SI 153 [ x1 ])) -1
     (nil))
(debug_insn 266 265 267 32 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(debug_insn 267 266 268 32 (var_location:SI y2 (reg/v:SI 134 [ ymax ])) -1
     (nil))
(debug_insn 268 267 269 32 (var_location:SI y1 (reg/v:SI 158 [ m ])) -1
     (nil))
(debug_insn 269 268 270 32 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 270 269 272 32 (set (reg:SI 206 [ gui.210_7->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 118 [ gui.210_7 ])
                    (const_int 128 [0x80])) [0 gui.210_7->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 272 270 274 32 (set (reg:SI 207)
        (and:SI (reg:SI 206 [ gui.210_7->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 206 [ gui.210_7->driver[1].state ])
        (nil)))
(insn 274 272 275 32 (set (reg:SI 209)
        (zero_extend:SI (subreg:QI (reg:SI 207) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 207)
        (nil)))
(insn 275 274 276 32 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 209)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 209)
        (nil)))
(jump_insn 276 275 297 32 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 282)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 282)
(code_label 297 276 277 34 979 (nil) [0 uses])
(note 277 297 278 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 278 277 279 34 (var_location:SI m (reg/v:SI 158 [ m ])) -1
     (nil))
(debug_insn 279 278 282 34 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
      ; pc falls through to BB 37
(code_label 282 279 283 35 976 (nil) [1 uses])
(note 283 282 284 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 284 283 285 35 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 285 284 286 35 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 119 [ _8 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 286 285 287 35 (set (reg/f:SI 210 [ gui.210_7->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 118 [ gui.210_7 ])
                (const_int 124 [0x7c])) [10 gui.210_7->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 118 [ gui.210_7 ])
        (nil)))
(insn 287 286 288 35 (set (reg:SI 3 r3)
        (reg/v:SI 134 [ ymax ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 134 [ ymax ])
        (nil)))
(insn 288 287 289 35 (set (reg:SI 2 r2)
        (reg/v:SI 154 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 289 288 290 35 (set (reg:SI 1 r1)
        (reg/v:SI 158 [ m ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 290 289 291 35 (set (reg:SI 0 r0)
        (reg/v:SI 153 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 291 290 292 35 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 210 [ gui.210_7->driver[1].driver ]) [0 *_76 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 210 [ gui.210_7->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 292 291 295 35 (set (reg:SI 211)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 295 292 296 35 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 211)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 211)
        (nil)))
(jump_insn 296 295 301 35 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 294)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 294)
      ; pc falls through to BB 34
(code_label 301 296 302 37 977 (nil) [1 uses])
(note 302 301 303 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 303 302 14 37 (var_location:SI m (reg/v:SI 158 [ m ])) -1
     (nil))
(insn 14 303 318 37 (set (reg/v:SI 159 [ n ])
        (reg/v:SI 153 [ x1 ])) "../System/ugui.c":4643:13 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 318 14 304 38 980 (nil) [1 uses])
(note 304 318 305 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 305 304 306 38 (var_location:SI n (reg/v:SI 159 [ n ])) -1
     (nil))
(debug_insn 306 305 308 38 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 308 306 309 38 (set (reg/f:SI 213 [ gui ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 309 308 310 38 (set (reg/f:SI 214 [ gui.6_82->pset ])
        (mem/f:SI (reg/f:SI 213 [ gui ]) [3 gui.6_82->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 213 [ gui ])
        (nil)))
(insn 310 309 311 38 (set (reg:SI 2 r2)
        (reg:SI 119 [ _8 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 311 310 312 38 (set (reg:SI 1 r1)
        (reg/v:SI 158 [ m ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 312 311 313 38 (set (reg:SI 0 r0)
        (reg/v:SI 159 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 313 312 314 38 (parallel [
            (call (mem:SI (reg/f:SI 214 [ gui.6_82->pset ]) [0 *_83 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 214 [ gui.6_82->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 314 313 315 38 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 315 314 316 38 (set (reg/v:SI 159 [ n ])
        (plus:SI (reg/v:SI 159 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 316 315 317 38 (var_location:SI n (reg/v:SI 159 [ n ])) -1
     (nil))
(debug_insn 317 316 319 38 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 319 317 320 38 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 154 [ x2 ])
            (reg/v:SI 159 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 320 319 321 38 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 318)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032164 (nil)))
 -> 318)
(note 321 320 322 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(debug_insn 322 321 323 39 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 323 322 324 39 (set (reg/v:SI 158 [ m ])
        (plus:SI (reg/v:SI 158 [ m ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 324 323 325 39 (var_location:SI m (reg/v:SI 158 [ m ])) -1
     (nil))
(debug_insn 325 324 326 39 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 326 325 327 39 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 132 [ _31 ])
            (reg/v:SI 158 [ m ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 327 326 331 39 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 301)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 301)
      ; pc falls through to BB 27
(code_label 331 327 332 40 973 (nil) [1 uses])
(note 332 331 333 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 333 332 334 40 (debug_marker) "../System/ugui.c":6001:25 -1
     (nil))
(insn 334 333 335 40 (set (reg/v:SI 121 [ y1 ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_34(D)->ys+0 S4 A32])) "../System/ugui.c":6001:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 335 334 336 40 (set (reg/v:SI 122 [ x2 ])
        (plus:SI (reg:SI 120 [ _9 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":6001:25 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
        (nil)))
(insn 336 335 338 40 (set (reg/v:SI 123 [ y2 ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_34(D)->ye+0 S4 A32])) "../System/ugui.c":6001:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 338 336 339 40 (set (reg/f:SI 177 [ pretmp_154 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":6001:71 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 339 338 340 40 (set (reg:SI 124 [ _14 ])
        (mem:SI (plus:SI (reg/f:SI 177 [ pretmp_154 ])
                (const_int 108 [0x6c])) [1 gui.211_13->desktop_color+0 S4 A32])) "../System/ugui.c":6001:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 340 339 341 40 (var_location:SI x1 (const_int 0 [0])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 341 340 342 40 (var_location:SI y1 (reg/v:SI 121 [ y1 ])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 342 341 343 40 (var_location:SI x2 (reg/v:SI 122 [ x2 ])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 343 342 344 40 (var_location:SI y2 (reg/v:SI 123 [ y2 ])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 344 343 345 40 (var_location:SI c (reg:SI 124 [ _14 ])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 345 344 346 40 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 346 345 347 40 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 347 346 350 40 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 350 347 351 40 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ x2 ])
            (const_int 0 [0]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 351 350 352 40 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 670)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 670)
(note 352 351 16 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 16 352 17 41 (set (reg/v:SI 162 [ x1 ])
        (reg/v:SI 122 [ x2 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 122 [ x2 ])
        (nil)))
(insn 17 16 670 41 (set (reg/v:SI 122 [ x2 ])
        (const_int 0 [0])) "../System/ugui.c":4625:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 43
(code_label 670 17 669 42 1012 (nil) [1 uses])
(note 669 670 15 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 15 669 353 42 (set (reg/v:SI 162 [ x1 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 353 15 354 43 981 (nil) [0 uses])
(note 354 353 355 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(debug_insn 355 354 356 43 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 356 355 357 43 (var_location:SI x2 (reg/v:SI 122 [ x2 ])) -1
     (nil))
(debug_insn 357 356 358 43 (var_location:SI x1 (reg/v:SI 162 [ x1 ])) -1
     (nil))
(debug_insn 358 357 359 43 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 359 358 360 43 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 121 [ y1 ])
            (reg/v:SI 123 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 360 359 364 43 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 599)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 599)
      ; pc falls through to BB 81
(note 364 360 365 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 365 364 366 44 (var_location:SI m (reg/v:SI 121 [ y1 ])) -1
     (nil))
(debug_insn 366 365 367 44 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 367 366 368 44 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 121 [ y1 ])
            (reg/v:SI 123 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 368 367 607 44 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 389)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673268 (nil)))
 -> 389)
      ; pc falls through to BB 54
(code_label 607 368 372 45 999 (nil) [1 uses])
(note 372 607 373 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(debug_insn 373 372 374 45 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 374 373 375 45 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 124 [ _14 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 375 374 376 45 (set (reg/f:SI 216 [ gui.211_13->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 177 [ pretmp_154 ])
                (const_int 124 [0x7c])) [10 gui.211_13->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 177 [ pretmp_154 ])
        (nil)))
(insn 376 375 377 45 (set (reg:SI 3 r3)
        (reg/v:SI 123 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 377 376 378 45 (set (reg:SI 2 r2)
        (reg/v:SI 122 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 378 377 379 45 (set (reg:SI 1 r1)
        (reg/v:SI 121 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 379 378 380 45 (set (reg:SI 0 r0)
        (reg/v:SI 162 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 380 379 381 45 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 216 [ gui.211_13->driver[1].driver ]) [0 *_93 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 216 [ gui.211_13->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 381 380 383 45 (set (reg:SI 217)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 383 381 384 45 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 217)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))
(jump_insn 384 383 389 45 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 431)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 431)
      ; pc falls through to BB 44
(code_label 389 384 390 47 984 (nil) [1 uses])
(note 390 389 392 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 392 390 615 47 (set (reg/f:SI 177 [ pretmp_154 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 615 392 393 48 1000 (nil) [0 uses])
(note 393 615 394 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(debug_insn 394 393 428 48 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(code_label 428 394 395 49 988 (nil) [0 uses])
(note 395 428 396 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(debug_insn 396 395 18 49 (var_location:SI m (reg/v:SI 121 [ y1 ])) -1
     (nil))
(insn 18 396 414 49 (set (reg/v:SI 167 [ n ])
        (reg/v:SI 162 [ x1 ])) "../System/ugui.c":4643:13 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 414 18 397 50 987 (nil) [0 uses])
(note 397 414 398 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(debug_insn 398 397 399 50 (var_location:SI n (reg/v:SI 167 [ n ])) -1
     (nil))
(debug_insn 399 398 400 50 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 400 399 401 50 (set (reg/f:SI 219 [ prephitmp_163->pset ])
        (mem/f:SI (reg/f:SI 177 [ pretmp_154 ]) [3 prephitmp_163->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 177 [ pretmp_154 ])
        (nil)))
(insn 401 400 402 50 (set (reg:SI 2 r2)
        (reg:SI 124 [ _14 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 402 401 403 50 (set (reg:SI 1 r1)
        (reg/v:SI 121 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 403 402 404 50 (set (reg:SI 0 r0)
        (reg/v:SI 167 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 404 403 405 50 (parallel [
            (call (mem:SI (reg/f:SI 219 [ prephitmp_163->pset ]) [0 *_100 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 219 [ prephitmp_163->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 405 404 406 50 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 406 405 407 50 (set (reg/v:SI 167 [ n ])
        (plus:SI (reg/v:SI 167 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 407 406 408 50 (var_location:SI n (reg/v:SI 167 [ n ])) -1
     (nil))
(debug_insn 408 407 409 50 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 409 408 410 50 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ x2 ])
            (reg/v:SI 167 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 410 409 411 50 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 417)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 132709668 (nil)))
 -> 417)
(note 411 410 413 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 413 411 417 51 (set (reg/f:SI 177 [ pretmp_154 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
      ; pc falls through to BB 50
(code_label 417 413 418 52 986 (nil) [1 uses])
(note 418 417 419 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(debug_insn 419 418 420 52 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 420 419 421 52 (set (reg/v:SI 121 [ y1 ])
        (plus:SI (reg/v:SI 121 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 421 420 422 52 (var_location:SI m (reg/v:SI 121 [ y1 ])) -1
     (nil))
(debug_insn 422 421 423 52 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 423 422 424 52 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 121 [ y1 ])
            (reg/v:SI 123 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 424 423 425 52 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 431)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 431)
(note 425 424 427 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 427 425 431 53 (set (reg/f:SI 177 [ pretmp_154 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
      ; pc falls through to BB 49
(code_label 431 427 432 54 974 (nil) [2 uses])
(note 432 431 433 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(debug_insn 433 432 434 54 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 434 433 435 54 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 435 434 436 54 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 436 435 437 54 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 437 436 438 54 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 438 437 439 54 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 439 438 440 54 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 440 439 441 54 (debug_marker) "../System/ugui.c":6002:10 -1
     (nil))
(insn 441 440 442 54 (set (reg:SI 222 [ wnd_34(D)->xe ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_34(D)->xe+0 S4 A32])) "../System/ugui.c":6002:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 442 441 443 54 (set (reg/v:SI 137 [ pos ])
        (plus:SI (reg:SI 222 [ wnd_34(D)->xe ])
            (const_int 1 [0x1]))) "../System/ugui.c":6002:14 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 222 [ wnd_34(D)->xe ])
        (nil)))
(debug_insn 443 442 444 54 (var_location:SI pos (reg/v:SI 137 [ pos ])) "../System/ugui.c":6002:14 -1
     (nil))
(debug_insn 444 443 445 54 (debug_marker) "../System/ugui.c":6003:10 -1
     (nil))
(insn 445 444 446 54 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 133 [ xmax ])
            (reg/v:SI 137 [ pos ]))) "../System/ugui.c":6003:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 446 445 447 54 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 532)
            (pc))) "../System/ugui.c":6003:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 532)
(note 447 446 448 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(debug_insn 448 447 449 55 (debug_marker) "../System/ugui.c":6003:31 -1
     (nil))
(insn 449 448 450 55 (set (reg/v:SI 144 [ y1 ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_34(D)->ys+0 S4 A32])) "../System/ugui.c":6003:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 450 449 452 55 (set (reg/v:SI 126 [ y2 ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_34(D)->ye+0 S4 A32])) "../System/ugui.c":6003:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 452 450 453 55 (set (reg/f:SI 127 [ gui.212_18 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":6003:73 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 453 452 454 55 (set (reg:SI 128 [ _19 ])
        (mem:SI (plus:SI (reg/f:SI 127 [ gui.212_18 ])
                (const_int 108 [0x6c])) [1 gui.212_18->desktop_color+0 S4 A32])) "../System/ugui.c":6003:31 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 454 453 455 55 (var_location:SI x1 (reg/v:SI 137 [ pos ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 455 454 456 55 (var_location:SI y1 (reg/v:SI 144 [ y1 ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 456 455 457 55 (var_location:SI x2 (reg/v:SI 133 [ xmax ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 457 456 458 55 (var_location:SI y2 (reg/v:SI 126 [ y2 ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 458 457 459 55 (var_location:SI c (reg:SI 128 [ _19 ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 459 458 460 55 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 460 459 461 55 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 461 460 462 55 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(debug_insn 462 461 463 55 (var_location:SI x2 (reg/v:SI 133 [ xmax ])) -1
     (nil))
(debug_insn 463 462 464 55 (var_location:SI x1 (reg/v:SI 137 [ pos ])) -1
     (nil))
(debug_insn 464 463 465 55 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 465 464 466 55 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 144 [ y1 ])
            (reg/v:SI 126 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 466 465 470 55 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 580)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 580)
      ; pc falls through to BB 78
(note 470 466 471 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(debug_insn 471 470 472 56 (var_location:SI m (reg/v:SI 144 [ y1 ])) -1
     (nil))
(debug_insn 472 471 473 56 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 473 472 474 56 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 126 [ y2 ])
            (reg/v:SI 144 [ y1 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 474 473 588 56 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 522)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673268 (nil)))
 -> 522)
      ; pc falls through to BB 63
(code_label 588 474 478 57 998 (nil) [1 uses])
(note 478 588 479 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(debug_insn 479 478 480 57 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 480 479 481 57 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 128 [ _19 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 481 480 482 57 (set (reg/f:SI 224 [ gui.212_18->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 127 [ gui.212_18 ])
                (const_int 124 [0x7c])) [10 gui.212_18->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 127 [ gui.212_18 ])
        (nil)))
(insn 482 481 483 57 (set (reg:SI 3 r3)
        (reg/v:SI 126 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 483 482 484 57 (set (reg:SI 2 r2)
        (reg/v:SI 133 [ xmax ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ xmax ])
        (nil)))
(insn 484 483 485 57 (set (reg:SI 1 r1)
        (reg/v:SI 144 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 485 484 486 57 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ pos ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 486 485 487 57 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 224 [ gui.212_18->driver[1].driver ]) [0 *_110 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 224 [ gui.212_18->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 487 486 489 57 (set (reg:SI 225)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 489 487 490 57 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 225)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 225)
        (nil)))
(jump_insn 490 489 509 57 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 532)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 532)
      ; pc falls through to BB 56
(code_label 509 490 495 59 994 (nil) [1 uses])
(note 495 509 496 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(debug_insn 496 495 497 59 (var_location:SI n (reg/v:SI 165 [ n ])) -1
     (nil))
(debug_insn 497 496 499 59 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 499 497 500 59 (set (reg/f:SI 227 [ gui ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 500 499 501 59 (set (reg/f:SI 228 [ gui.6_116->pset ])
        (mem/f:SI (reg/f:SI 227 [ gui ]) [3 gui.6_116->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 227 [ gui ])
        (nil)))
(insn 501 500 502 59 (set (reg:SI 2 r2)
        (reg:SI 128 [ _19 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 502 501 503 59 (set (reg:SI 1 r1)
        (reg/v:SI 144 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 503 502 504 59 (set (reg:SI 0 r0)
        (reg/v:SI 165 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 504 503 505 59 (parallel [
            (call (mem:SI (reg/f:SI 228 [ gui.6_116->pset ]) [0 *_117 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 228 [ gui.6_116->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 505 504 506 59 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 506 505 507 59 (set (reg/v:SI 165 [ n ])
        (plus:SI (reg/v:SI 165 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 507 506 508 59 (var_location:SI n (reg/v:SI 165 [ n ])) -1
     (nil))
(debug_insn 508 507 510 59 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 510 508 511 59 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138 [ _53 ])
            (reg/v:SI 165 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 511 510 512 59 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 509)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 509)
(note 512 511 513 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(debug_insn 513 512 514 60 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 514 513 515 60 (set (reg/v:SI 144 [ y1 ])
        (plus:SI (reg/v:SI 144 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 515 514 516 60 (var_location:SI m (reg/v:SI 144 [ y1 ])) -1
     (nil))
(debug_insn 516 515 517 60 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 517 516 518 60 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 144 [ y1 ])
            (reg/v:SI 126 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 518 517 522 60 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 525)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 525)
      ; pc falls through to BB 63
(code_label 522 518 523 61 992 (nil) [1 uses])
(note 523 522 524 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(debug_insn 524 523 525 61 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(code_label 525 524 526 62 995 (nil) [1 uses])
(note 526 525 527 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(debug_insn 527 526 528 62 (var_location:SI m (reg/v:SI 144 [ y1 ])) -1
     (nil))
(debug_insn 528 527 529 62 (var_location:SI n (reg/v:SI 137 [ pos ])) -1
     (nil))
(debug_insn 529 528 19 62 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 19 529 532 62 (set (reg/v:SI 165 [ n ])
        (reg/v:SI 137 [ pos ])) "../System/ugui.c":4643:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 59
(code_label 532 19 533 63 989 (nil) [2 uses])
(note 533 532 534 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(debug_insn 534 533 535 63 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 535 534 536 63 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 536 535 537 63 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 537 536 538 63 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 538 537 539 63 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 539 538 540 63 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 540 539 541 63 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 541 540 542 63 (debug_marker) "../System/ugui.c":6005:10 -1
     (nil))
(debug_insn 542 541 543 63 (debug_marker) "../System/ugui.c":6006:10 -1
     (nil))
(insn 543 542 545 63 (set (reg:SI 230 [ wnd_34(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 181 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_34(D)->state+0 S1 A32]))) "../System/ugui.c":6005:21 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 545 543 547 63 (set (reg:SI 231)
        (and:SI (reg:SI 230 [ wnd_34(D)->state ])
            (const_int -65 [0xffffffffffffffbf]))) "../System/ugui.c":6005:21 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 230 [ wnd_34(D)->state ])
        (nil)))
(insn 547 545 549 63 (set (reg:SI 233)
        (ior:SI (reg:SI 231)
            (const_int 32 [0x20]))) "../System/ugui.c":6006:21 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 231)
        (nil)))
(insn 549 547 20 63 (set (mem:QI (plus:SI (reg/v/f:SI 181 [ wnd ])
                (const_int 8 [0x8])) [0 wnd_34(D)->state+0 S1 A32])
        (subreg:QI (reg:SI 233) 0)) "../System/ugui.c":6006:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 233)
        (expr_list:REG_DEAD (reg/v/f:SI 181 [ wnd ])
            (nil))))
(insn 20 549 626 63 (set (reg:SI 180 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6008:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 83
(code_label 626 20 625 64 1001 (nil) [1 uses])
(note 625 626 29 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 29 625 630 64 (set (reg:SI 180 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6010:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 83
(code_label 630 29 629 65 1002 (nil) [1 uses])
(note 629 630 28 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 28 629 634 65 (set (reg:SI 180 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6010:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 83
(code_label 634 28 633 66 1003 (nil) [1 uses])
(note 633 634 27 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(insn 27 633 638 66 (set (reg:SI 180 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6010:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 83
(code_label 638 27 637 67 1004 (nil) [1 uses])
(note 637 638 26 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 26 637 642 67 (set (reg:SI 180 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6010:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 83
(code_label 642 26 641 68 1005 (nil) [1 uses])
(note 641 642 25 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 25 641 646 68 (set (reg:SI 180 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6010:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 83
(code_label 646 25 645 69 1006 (nil) [1 uses])
(note 645 646 24 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 24 645 650 69 (set (reg:SI 180 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6010:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 83
(code_label 650 24 649 70 1007 (nil) [1 uses])
(note 649 650 23 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 23 649 654 70 (set (reg:SI 180 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6010:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 83
(code_label 654 23 653 71 1008 (nil) [1 uses])
(note 653 654 21 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 21 653 658 71 (set (reg:SI 180 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6010:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 83
(code_label 658 21 657 72 1009 (nil) [1 uses])
(note 657 658 22 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 22 657 662 72 (set (reg:SI 180 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6008:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 83
(code_label 662 22 661 73 1010 (nil) [1 uses])
(note 661 662 30 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(insn 30 661 555 73 (set (reg:SI 180 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6008:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 83
(code_label 555 30 556 74 965 (nil) [1 uses])
(note 556 555 33 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(insn 33 556 34 74 (set (reg/v:SI 178 [ x1 ])
        (reg/v:SI 133 [ xmax ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 33 557 74 (set (reg/v:SI 179 [ x2 ])
        (const_int 0 [0])) "../System/ugui.c":4625:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 557 34 558 75 966 (nil) [0 uses])
(note 558 557 559 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(debug_insn 559 558 560 75 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 560 559 561 75 (var_location:SI x2 (reg/v:SI 179 [ x2 ])) -1
     (nil))
(debug_insn 561 560 562 75 (var_location:SI x1 (reg/v:SI 178 [ x1 ])) -1
     (nil))
(debug_insn 562 561 563 75 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(debug_insn 563 562 564 75 (var_location:SI x2 (reg/v:SI 179 [ x2 ])) -1
     (nil))
(debug_insn 564 563 565 75 (var_location:SI x1 (reg/v:SI 178 [ x1 ])) -1
     (nil))
(debug_insn 565 564 566 75 (var_location:SI y2 (reg:SI 116 [ _4 ])) -1
     (nil))
(debug_insn 566 565 567 75 (var_location:SI y1 (const_int 0 [0])) -1
     (nil))
(debug_insn 567 566 569 75 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 569 567 571 75 (set (reg:SI 237 [ gui.91_52->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 176 [ prephitmp_151 ])
                    (const_int 128 [0x80])) [0 gui.91_52->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 571 569 573 75 (set (reg:SI 238)
        (and:SI (reg:SI 237 [ gui.91_52->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 237 [ gui.91_52->driver[1].state ])
        (nil)))
(insn 573 571 574 75 (set (reg:SI 240)
        (zero_extend:SI (subreg:QI (reg:SI 238) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 238)
        (nil)))
(insn 574 573 575 75 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 240)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))
(jump_insn 575 574 580 75 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 568)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 568)
      ; pc falls through to BB 24
(code_label 580 575 581 77 990 (nil) [1 uses])
(note 581 580 35 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 35 581 36 77 (set (reg:SI 186 [ y1 ])
        (reg/v:SI 144 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 144 [ y1 ])
        (nil)))
(insn 36 35 37 77 (set (reg/v:SI 144 [ y1 ])
        (reg/v:SI 126 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 126 [ y2 ])
        (nil)))
(insn 37 36 582 77 (set (reg/v:SI 126 [ y2 ])
        (reg:SI 186 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 186 [ y1 ])
        (nil)))
(code_label 582 37 583 78 991 (nil) [0 uses])
(note 583 582 584 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(debug_insn 584 583 585 78 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 585 584 586 78 (var_location:SI y2 (reg/v:SI 126 [ y2 ])) -1
     (nil))
(debug_insn 586 585 587 78 (var_location:SI y1 (reg/v:SI 144 [ y1 ])) -1
     (nil))
(debug_insn 587 586 589 78 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 589 587 591 78 (set (reg:SI 242 [ gui.212_18->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 127 [ gui.212_18 ])
                    (const_int 128 [0x80])) [0 gui.212_18->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 591 589 593 78 (set (reg:SI 243)
        (and:SI (reg:SI 242 [ gui.212_18->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 242 [ gui.212_18->driver[1].state ])
        (nil)))
(insn 593 591 594 78 (set (reg:SI 245)
        (zero_extend:SI (subreg:QI (reg:SI 243) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 243)
        (nil)))
(insn 594 593 595 78 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 245)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 245)
        (nil)))
(jump_insn 595 594 599 78 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 588)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870908 (nil)))
 -> 588)
      ; pc falls through to BB 61
(code_label 599 595 600 80 982 (nil) [1 uses])
(note 600 599 38 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(insn 38 600 39 80 (set (reg:SI 187 [ y1 ])
        (reg/v:SI 121 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 121 [ y1 ])
        (nil)))
(insn 39 38 40 80 (set (reg/v:SI 121 [ y1 ])
        (reg/v:SI 123 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 123 [ y2 ])
        (nil)))
(insn 40 39 601 80 (set (reg/v:SI 123 [ y2 ])
        (reg:SI 187 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 187 [ y1 ])
        (nil)))
(code_label 601 40 602 81 983 (nil) [0 uses])
(note 602 601 603 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(debug_insn 603 602 604 81 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 604 603 605 81 (var_location:SI y2 (reg/v:SI 123 [ y2 ])) -1
     (nil))
(debug_insn 605 604 606 81 (var_location:SI y1 (reg/v:SI 121 [ y1 ])) -1
     (nil))
(debug_insn 606 605 608 81 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 608 606 610 81 (set (reg:SI 247 [ gui.211_13->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 177 [ pretmp_154 ])
                    (const_int 128 [0x80])) [0 gui.211_13->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 610 608 612 81 (set (reg:SI 248)
        (and:SI (reg:SI 247 [ gui.211_13->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 247 [ gui.211_13->driver[1].state ])
        (nil)))
(insn 612 610 613 81 (set (reg:SI 250)
        (zero_extend:SI (subreg:QI (reg:SI 248) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 248)
        (nil)))
(insn 613 612 614 81 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 250)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 250)
        (nil)))
(jump_insn 614 613 622 81 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 607)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870908 (nil)))
 -> 607)
      ; pc falls through to BB 48
(note 622 614 620 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(insn 620 622 621 83 (set (reg/i:SI 0 r0)
        (reg:SI 180 [ <retval> ])) "../System/ugui.c":6011:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 180 [ <retval> ])
        (nil)))
(insn 621 620 0 83 (use (reg/i:SI 0 r0)) "../System/ugui.c":6011:1 -1
     (nil))

;; Function UG_WindowSetXStart (UG_WindowSetXStart, funcdef_no=62, decl_uid=5990, cgraph_uid=63, symbol_order=74)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 68 n_edges 104 count 80 (  1.2)


UG_WindowSetXStart

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 642
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={18d,15u} r1={17d,9u} r2={17d,8u} r3={13d,4u} r7={1d,67u} r12={16d} r13={1d,83u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={45d,37u} r101={8d} r102={1d,67u} r103={1d,66u} r104={8d} r105={8d} r106={8d} r113={1d,2u} r114={1d,6u} r115={1d,4u} r116={3d,5u} r118={1d,2u} r119={1d,14u} r120={1d,2u} r121={1d,6u} r122={3d,12u} r127={1d,4u} r128={1d,3u} r129={1d,3u} r130={1d,3u} r131={1d,2u} r132={2d,6u} r133={2d,7u} r134={1d,3u} r136={1d,7u} r137={3d,12u} r138={2d,7u} r139={1d,3u} r140={1d,3u} r150={2d,5u} r151={2d,5u} r156={2d,3u} r157={2d,3u} r161={2d,5u} r162={2d,11u} r165={2d,3u} r169={2d,5u} r176={2d,5u} r179={4d,7u} r180={4d,4u} r181={2d,5u} r182={2d,4u} r183={4d,1u} r184={1d,18u} r185={1d,5u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,1u} r214={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r222={1d,1u} r224={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r233={1d,1u} r237={1d,1u} r238={1d,1u} r240={1d,1u} r242={1d,1u} r243={1d,1u} r245={1d,1u} r247={1d,1u} r248={1d,1u} r250={1d,1u} r251={1d,12u} 
;;    total ref usage 1458{846d,612u,0e} in 431{423 regular + 8 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 5 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 184 185
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 184 185
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185

( 10 11 2 5 7 8 9 12 )->[4]->( 78 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 183
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 183
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183

( 2 )->[5]->( 7 4 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u12(7){ }u13(13){ }u14(102){ }u15(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  def 	 100 [cc] 113 188 190
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185
;; live  gen 	 100 [cc] 113 188 190
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 184 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 184 185

( 5 )->[7]->( 4 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185
;; lr  def 	 100 [cc] 114 115 116 118 119 120 121 179 251
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 184 185
;; live  gen 	 100 [cc] 114 115 116 118 119 120 121 179 251
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251

( 7 )->[8]->( 4 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u45(7){ }u46(13){ }u47(102){ }u48(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251

( 8 )->[9]->( 4 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u51(7){ }u52(13){ }u53(102){ }u54(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 119
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251

( 9 )->[10]->( 4 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u58(7){ }u59(13){ }u60(102){ }u61(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251

( 10 )->[11]->( 4 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u65(7){ }u66(13){ }u67(102){ }u68(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 185
;; lr  def 	 100 [cc] 192
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc] 192
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 118 119 120 121 179 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 118 119 120 121 179 184 251

( 11 )->[12]->( 4 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u75(7){ }u76(13){ }u77(102){ }u78(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 118 119 120 121 179 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116
;; lr  def 	 100 [cc] 193
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 118 119 120 121 179 184 251
;; live  gen 	 100 [cc] 193
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 118 119 120 121 179 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 118 119 120 121 179 184 251

( 12 )->[13]->( 14 67 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u85(7){ }u86(13){ }u87(102){ }u88(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 118 119 120 121 179 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 194 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 118 119 120 121 179 184 251
;; live  gen 	 100 [cc] 194 196
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 118 119 120 121 179 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 118 119 120 121 179 184 251

( 13 )->[14]->( 15 68 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u94(7){ }u95(13){ }u96(102){ }u97(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 118 119 120 121 179 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 184
;; lr  def 	 100 [cc] 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 118 119 120 121 179 184 251
;; live  gen 	 100 [cc] 197
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 118 119 120 121 179 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 118 119 120 121 179 184 251

( 14 )->[15]->( 17 29 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u102(7){ }u103(13){ }u104(102){ }u105(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 118 119 120 121 179 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 118 119 120 121 179 184 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 118 119 120 121 179 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 118 119 120 121 179 184 251

( 15 )->[17]->( 69 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u108(7){ }u109(13){ }u110(102){ }u111(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 119 120 121 179 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 179
;; lr  def 	 100 [cc] 127 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 119 120 121 179 184 251
;; live  gen 	 100 [cc] 127 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251

( 17 )->[18]->( 70 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u119(7){ }u120(13){ }u121(102){ }u122(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 181 182
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
;; live  gen 	 181 182
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251

( 70 )->[19]->( 20 26 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u124(7){ }u125(13){ }u126(102){ }u127(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 128 179 181 182
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 198 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 198 199
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 181 182 184 251

( 19 )->[20]->( 29 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u145(7){ }u146(13){ }u147(102){ }u148(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  def 	 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 251
;; live  gen 	 116
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251

( 22 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u150(7){ }u151(13){ }u152(102){ }u153(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 181 182 184 251
;; live  gen 	 179
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251

( 28 21 )->[22]->( 21 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u155(7){ }u156(13){ }u157(102){ }u158(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 150 151 179 182
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 150 201
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 150 201
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 181 182 184 251

( 22 )->[23]->( 25 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u174(7){ }u175(13){ }u176(102){ }u177(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 151
;; lr  def 	 100 [cc] 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
;; live  gen 	 100 [cc] 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251

( 23 )->[24]->( 29 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u183(7){ }u184(13){ }u185(102){ }u186(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  def 	 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 251
;; live  gen 	 116
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251

( 23 )->[25]->( 28 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u188(7){ }u189(13){ }u190(102){ }u191(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
;; live  gen 	 179
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251

( 19 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u193(7){ }u194(13){ }u195(102){ }u196(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 181 182 184 251
;; live  gen 	 179
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251

( 26 70 )->[27]->( 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u198(7){ }u199(13){ }u200(102){ }u201(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  gen 	 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251

( 27 25 )->[28]->( 22 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u202(7){ }u203(13){ }u204(102){ }u205(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181
;; lr  def 	 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
;; live  gen 	 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251

( 24 20 15 )->[29]->( 32 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u209(7){ }u210(13){ }u211(102){ }u212(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121
;; lr  def 	 100 [cc] 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251
;; live  gen 	 100 [cc] 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 162 184 251

( 29 38 42 )->[30]->( 43 57 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u218(7){ }u219(13){ }u220(102){ }u221(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  def 	 100 [cc] 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 184 251
;; live  gen 	 100 [cc] 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 131 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 131 184 251

( 29 )->[32]->( 33 34 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u225(7){ }u226(13){ }u227(102){ }u228(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 251
;; lr  def 	 100 [cc] 129 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 162 184 251
;; live  gen 	 100 [cc] 129 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251

( 32 )->[33]->( 35 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u237(7){ }u238(13){ }u239(102){ }u240(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 156 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
;; live  gen 	 156 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251

( 32 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u242(7){ }u243(13){ }u244(102){ }u245(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 156 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
;; live  gen 	 156 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251

( 34 33 )->[35]->( 38 37 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u247(7){ }u248(13){ }u249(102){ }u250(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc] 206 207 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; live  gen 	 100 [cc] 206 207 209
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251

( 35 38 )->[37]->( 40 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u262(7){ }u263(13){ }u264(102){ }u265(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251

( 35 )->[38]->( 30 37 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u267(7){ }u268(13){ }u269(102){ }u270(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 156 157 162
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 210 211
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 210 211
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251

( 37 42 )->[40]->( 41 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u289(7){ }u290(13){ }u291(102){ }u292(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  gen 	 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251

( 40 41 )->[41]->( 41 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u295(7){ }u296(13){ }u297(102){ }u298(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 157 161 162 251
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 161 213 214
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 161 213 214
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251

( 41 )->[42]->( 40 30 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u315(7){ }u316(13){ }u317(102){ }u318(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 162
;; lr  def 	 100 [cc] 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  gen 	 100 [cc] 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251

( 30 )->[43]->( 44 45 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u324(7){ }u325(13){ }u326(102){ }u327(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 131 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 184 251
;; lr  def 	 100 [cc] 122 132 133 134 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 131 184 251
;; live  gen 	 100 [cc] 122 132 133 134 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251

( 43 )->[44]->( 46 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u339(7){ }u340(13){ }u341(102){ }u342(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 132 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
;; live  gen 	 132 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 43 )->[45]->( 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u344(7){ }u345(13){ }u346(102){ }u347(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
;; live  gen 	 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 45 44 )->[46]->( 75 76 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u348(7){ }u349(13){ }u350(102){ }u351(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 133
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 48 )->[47]->( 50 57 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u357(7){ }u358(13){ }u359(102){ }u360(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 133
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251

( 76 )->[48]->( 57 47 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u365(7){ }u366(13){ }u367(102){ }u368(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 132 133 134 165 180
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 216 217
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 216 217
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251

( 47 )->[50]->( 51 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u387(7){ }u388(13){ }u389(102){ }u390(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 50 76 )->[51]->( 52 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u392(7){ }u393(13){ }u394(102){ }u395(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 51 56 )->[52]->( 53 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u396(7){ }u397(13){ }u398(102){ }u399(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165
;; lr  def 	 169
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	 169
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251

( 52 54 )->[53]->( 54 55 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u402(7){ }u403(13){ }u404(102){ }u405(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 132 134 169 180
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 169 219
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 169 219
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 184 251

( 53 )->[54]->( 53 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u421(7){ }u422(13){ }u423(102){ }u424(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 184 251
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251

( 53 )->[55]->( 56 57 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u426(7){ }u427(13){ }u428(102){ }u429(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 133
;; lr  def 	 100 [cc] 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  gen 	 100 [cc] 122
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251

( 55 )->[56]->( 52 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u435(7){ }u436(13){ }u437(102){ }u438(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 30 48 55 47 )->[57]->( 58 66 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u440(7){ }u441(13){ }u442(102){ }u443(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 184
;; lr  def 	 100 [cc] 136 222
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 184 251
;; live  gen 	 100 [cc] 136 222
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 184 251

( 57 )->[58]->( 72 73 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u450(7){ }u451(13){ }u452(102){ }u453(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 251
;; lr  def 	 100 [cc] 137 138 139 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 184 251
;; live  gen 	 100 [cc] 137 138 139 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251

( 60 )->[59]->( 64 66 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u468(7){ }u469(13){ }u470(102){ }u471(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251

( 73 )->[60]->( 66 59 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u476(7){ }u477(13){ }u478(102){ }u479(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 136 137 138 139 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 224 225
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 224 225
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251

( 65 62 )->[62]->( 62 63 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u498(7){ }u499(13){ }u500(102){ }u501(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 137 140 176 251
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 176 227 228
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 176 227 228
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251

( 62 )->[63]->( 65 66 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u518(7){ }u519(13){ }u520(102){ }u521(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138
;; lr  def 	 100 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  gen 	 100 [cc] 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251

( 59 73 )->[64]->( 65 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u527(7){ }u528(13){ }u529(102){ }u530(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251

( 64 63 )->[65]->( 62 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u531(7){ }u532(13){ }u533(102){ }u534(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  gen 	 176
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251

( 59 60 57 63 )->[66]->( 78 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u538(7){ }u539(13){ }u540(102){ }u541(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  def 	 183 230 231 233
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; live  gen 	 183 230 231 233
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183

( 13 )->[67]->( 78 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u550(7){ }u551(13){ }u552(102){ }u553(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 183
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 183
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183

( 14 )->[68]->( 78 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u555(7){ }u556(13){ }u557(102){ }u558(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 183
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 183
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183

( 17 )->[69]->( 70 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u559(7){ }u560(13){ }u561(102){ }u562(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 181 182
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
;; live  gen 	 181 182
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251

( 69 18 )->[70]->( 19 27 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u564(7){ }u565(13){ }u566(102){ }u567(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179
;; lr  def 	 100 [cc] 237 238 240
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  gen 	 100 [cc] 237 238 240
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251

( 58 )->[72]->( 73 )
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u580(7){ }u581(13){ }u582(102){ }u583(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138
;; lr  def 	 137 138 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  gen 	 137 138 186
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251

( 72 58 )->[73]->( 60 64 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u587(7){ }u588(13){ }u589(102){ }u590(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  def 	 100 [cc] 242 243 245
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  gen 	 100 [cc] 242 243 245
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251

( 46 )->[75]->( 76 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u600(7){ }u601(13){ }u602(102){ }u603(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 133
;; lr  def 	 122 133 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	 122 133 187
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 75 46 )->[76]->( 48 51 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u607(7){ }u608(13){ }u609(102){ }u610(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; lr  def 	 100 [cc] 247 248 250
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	 100 [cc] 247 248 250
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 68 4 66 67 )->[78]->( 1 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u620(7){ }u621(13){ }u622(102){ }u623(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 78 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u626(0){ }u627(7){ }u628(13){ }u629(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 35 to worklist
  Adding insn 47 to worklist
  Adding insn 82 to worklist
  Adding insn 50 to worklist
  Adding insn 87 to worklist
  Adding insn 91 to worklist
  Adding insn 94 to worklist
  Adding insn 103 to worklist
  Adding insn 112 to worklist
  Adding insn 123 to worklist
  Adding insn 127 to worklist
  Adding insn 131 to worklist
  Adding insn 147 to worklist
  Adding insn 163 to worklist
  Adding insn 159 to worklist
  Adding insn 153 to worklist
  Adding insn 185 to worklist
  Adding insn 178 to worklist
  Adding insn 192 to worklist
  Adding insn 230 to worklist
  Adding insn 242 to worklist
  Adding insn 263 to worklist
  Adding insn 280 to worklist
  Adding insn 300 to worklist
  Adding insn 295 to worklist
  Adding insn 289 to worklist
  Adding insn 324 to worklist
  Adding insn 317 to worklist
  Adding insn 331 to worklist
  Adding insn 355 to worklist
  Adding insn 364 to worklist
  Adding insn 372 to worklist
  Adding insn 388 to worklist
  Adding insn 384 to worklist
  Adding insn 378 to worklist
  Adding insn 414 to worklist
  Adding insn 408 to worklist
  Adding insn 428 to worklist
  Adding insn 450 to worklist
  Adding insn 470 to worklist
  Adding insn 478 to worklist
  Adding insn 494 to worklist
  Adding insn 490 to worklist
  Adding insn 484 to worklist
  Adding insn 515 to worklist
  Adding insn 508 to worklist
  Adding insn 522 to worklist
  Adding insn 553 to worklist
  Adding insn 595 to worklist
  Adding insn 615 to worklist
  Adding insn 634 to worklist
  Adding insn 641 to worklist
Finished finding needed instructions:
processing block 78 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 640 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
  Adding insn 17 to worklist
processing block 66 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
  Adding insn 18 to worklist
  Adding insn 551 to worklist
  Adding insn 549 to worklist
  Adding insn 547 to worklist
processing block 63 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
  Adding insn 521 to worklist
  Adding insn 518 to worklist
processing block 62 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
  Adding insn 514 to worklist
  Adding insn 510 to worklist
  Adding insn 507 to worklist
  Adding insn 506 to worklist
  Adding insn 505 to worklist
  Adding insn 504 to worklist
  Adding insn 503 to worklist
processing block 65 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
  Adding insn 16 to worklist
processing block 64 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
processing block 59 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
  Adding insn 477 to worklist
processing block 60 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
  Adding insn 493 to worklist
  Adding insn 491 to worklist
  Adding insn 489 to worklist
  Adding insn 488 to worklist
  Adding insn 487 to worklist
  Adding insn 486 to worklist
  Adding insn 485 to worklist
processing block 73 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
  Adding insn 614 to worklist
  Adding insn 613 to worklist
  Adding insn 611 to worklist
  Adding insn 609 to worklist
processing block 72 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
processing block 58 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
  Adding insn 469 to worklist
  Adding insn 457 to worklist
  Adding insn 456 to worklist
  Adding insn 454 to worklist
  Adding insn 453 to worklist
processing block 57 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 184 251
  Adding insn 449 to worklist
  Adding insn 446 to worklist
  Adding insn 445 to worklist
processing block 54 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
  Adding insn 417 to worklist
processing block 56 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 431 to worklist
processing block 55 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
  Adding insn 427 to worklist
  Adding insn 424 to worklist
processing block 53 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 184 251
  Adding insn 413 to worklist
  Adding insn 410 to worklist
  Adding insn 407 to worklist
  Adding insn 406 to worklist
  Adding insn 405 to worklist
  Adding insn 404 to worklist
processing block 52 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
  Adding insn 15 to worklist
processing block 51 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
processing block 50 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 396 to worklist
processing block 47 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
  Adding insn 371 to worklist
processing block 48 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
  Adding insn 387 to worklist
  Adding insn 385 to worklist
  Adding insn 383 to worklist
  Adding insn 382 to worklist
  Adding insn 381 to worklist
  Adding insn 380 to worklist
  Adding insn 379 to worklist
processing block 76 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 633 to worklist
  Adding insn 632 to worklist
  Adding insn 630 to worklist
  Adding insn 628 to worklist
processing block 75 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
processing block 46 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 363 to worklist
processing block 44 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 14 to worklist
  Adding insn 13 to worklist
processing block 45 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 12 to worklist
processing block 43 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
  Adding insn 354 to worklist
  Adding insn 343 to worklist
  Adding insn 342 to worklist
  Adding insn 340 to worklist
  Adding insn 339 to worklist
  Adding insn 338 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 131 184 251
  Adding insn 241 to worklist
  Adding insn 240 to worklist
processing block 42 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
  Adding insn 330 to worklist
  Adding insn 327 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
  Adding insn 323 to worklist
  Adding insn 319 to worklist
  Adding insn 316 to worklist
  Adding insn 315 to worklist
  Adding insn 314 to worklist
  Adding insn 313 to worklist
  Adding insn 312 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
  Adding insn 11 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
  Adding insn 299 to worklist
  Adding insn 296 to worklist
  Adding insn 294 to worklist
  Adding insn 293 to worklist
  Adding insn 292 to worklist
  Adding insn 291 to worklist
  Adding insn 290 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
  Adding insn 279 to worklist
  Adding insn 278 to worklist
  Adding insn 276 to worklist
  Adding insn 274 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
  Adding insn 10 to worklist
  Adding insn 9 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
  Adding insn 8 to worklist
  Adding insn 7 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
  Adding insn 262 to worklist
  Adding insn 251 to worklist
  Adding insn 250 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 162 184 251
  Adding insn 229 to worklist
  Adding insn 226 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251
  Adding insn 165 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
  Adding insn 170 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
  Adding insn 200 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251
  Adding insn 194 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
  Adding insn 191 to worklist
  Adding insn 188 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 181 182 184 251
  Adding insn 184 to worklist
  Adding insn 180 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
  Adding insn 174 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
  Adding insn 5 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
  Adding insn 6 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
  Adding insn 206 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 181 182 184 251
  Adding insn 162 to worklist
  Adding insn 160 to worklist
  Adding insn 158 to worklist
  Adding insn 157 to worklist
  Adding insn 156 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
processing block 70 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
  Adding insn 594 to worklist
  Adding insn 593 to worklist
  Adding insn 591 to worklist
  Adding insn 589 to worklist
processing block 69 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
  Adding insn 24 to worklist
  Adding insn 23 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
  Adding insn 22 to worklist
  Adding insn 21 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
  Adding insn 146 to worklist
  Adding insn 135 to worklist
  Adding insn 134 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 118 119 120 121 179 184 251
  Adding insn 130 to worklist
processing block 68 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
  Adding insn 20 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 118 119 120 121 179 184 251
  Adding insn 126 to worklist
  Adding insn 125 to worklist
processing block 67 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
  Adding insn 19 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116 118 119 120 121 179 184 251
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 119 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 118 119 120 121 179 184 251
  Adding insn 111 to worklist
  Adding insn 108 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 118 119 120 121 179 184 251
  Adding insn 102 to worklist
  Adding insn 99 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
  Adding insn 93 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
  Adding insn 90 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
  Adding insn 86 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
  Adding insn 81 to worklist
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 184 185
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185
  Adding insn 34 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 68 n_edges 104 count 80 (  1.2)
;; Following path with 5 sets: 2 
;; Following path with 5 sets: 5 
;; Following path with 32 sets: 7 
;; Following path with 2 sets: 8 
;; Following path with 3 sets: 9 
;; Following path with 2 sets: 10 
;; Following path with 6 sets: 11 
;; Following path with 6 sets: 12 
;; Following path with 9 sets: 13 
;; Following path with 1 sets: 67 
;; Following path with 3 sets: 14 
;; Following path with 9 sets: 68 
;; Following path with 3 sets: 15 
;; Following path with 13 sets: 17 
;; Following path with 2 sets: 18 
;; Following path with 2 sets: 69 
;; Following path with 14 sets: 70 
;; Following path with 13 sets: 19 
;; Following path with 1 sets: 26 
;; Following path with 1 sets: 27 
;; Following path with 4 sets: 28 
;; Following path with 15 sets: 22 
;; Following path with 6 sets: 23 
;; Following path with 1 sets: 24 
;; Following path with 1 sets: 25 
;; Following path with 1 sets: 21 
;; Following path with 1 sets: 20 
;; Following path with 13 sets: 29 
;; Following path with 13 sets: 32 
;; Following path with 2 sets: 34 
;; Following path with 2 sets: 33 
;; Following path with 12 sets: 35 
;; Following path with 13 sets: 38 
;; Following path with 2 sets: 37 
;; Following path with 2 sets: 40 
;; Following path with 16 sets: 41 
;; Following path with 6 sets: 42 
;; Following path with 11 sets: 30 
;; Following path with 16 sets: 43 
;; Following path with 1 sets: 45 
;; Following path with 2 sets: 44 
;; Following path with 6 sets: 46 
;; Following path with 3 sets: 75 
;; Following path with 9 sets: 76 
;; Following path with 13 sets: 48 
;; Following path with 4 sets: 47 
;; Following path with 1 sets: 50 
;; Following path with 1 sets: 51 
;; Following path with 2 sets: 52 
;; Following path with 15 sets: 53 
;; Following path with 6 sets: 55 
;; Following path with 1 sets: 56 
;; Following path with 1 sets: 54 
;; Following path with 14 sets: 57 
;; Following path with 18 sets: 58 
;; Following path with 3 sets: 72 
;; Following path with 9 sets: 73 
;; Following path with 13 sets: 60 
;; Following path with 4 sets: 59 
;; Following path with 1 sets: 64 
;; Following path with 4 sets: 65 
;; Following path with 16 sets: 62 
;; Following path with 6 sets: 63 
;; Following path with 22 sets: 66 
;; Following path with 1 sets: 4 
;; Following path with 2 sets: 78 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowSetXStart

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={18d,15u} r1={17d,9u} r2={17d,8u} r3={13d,4u} r7={1d,67u} r12={16d} r13={1d,83u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={45d,37u} r101={8d} r102={1d,67u} r103={1d,66u} r104={8d} r105={8d} r106={8d} r113={1d,2u} r114={1d,6u} r115={1d,4u} r116={3d,5u} r118={1d,2u} r119={1d,14u} r120={1d,2u} r121={1d,6u} r122={3d,12u} r127={1d,4u} r128={1d,3u} r129={1d,3u} r130={1d,3u} r131={1d,2u} r132={2d,6u} r133={2d,7u} r134={1d,3u} r136={1d,7u} r137={3d,12u} r138={2d,7u} r139={1d,3u} r140={1d,3u} r150={2d,5u} r151={2d,5u} r156={2d,3u} r157={2d,3u} r161={2d,5u} r162={2d,11u} r165={2d,3u} r169={2d,5u} r176={2d,5u} r179={4d,7u} r180={4d,4u} r181={2d,5u} r182={2d,4u} r183={4d,1u} r184={1d,18u} r185={1d,5u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,1u} r214={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r222={1d,1u} r224={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r233={1d,1u} r237={1d,1u} r238={1d,1u} r240={1d,1u} r242={1d,1u} r243={1d,1u} r245={1d,1u} r247={1d,1u} r248={1d,1u} r250={1d,1u} r251={1d,12u} 
;;    total ref usage 1458{846d,612u,0e} in 431{423 regular + 8 call} insns.
(note 31 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 31 3 2 (set (reg/v/f:SI 184 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6161:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 185 [ xs ])
        (reg:SI 1 r1 [ xs ])) "../System/ugui.c":6161:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ xs ])
        (nil)))
(note 4 3 33 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 33 4 34 2 (debug_marker) "../System/ugui.c":6162:4 -1
     (nil))
(insn 34 33 35 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 184 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6162:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 35 34 42 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 39)
            (pc))) "../System/ugui.c":6162:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1064400276 (nil)))
 -> 39)
(code_label 42 35 36 4 1104 (nil) [7 uses])
(note 36 42 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 36 39 4 (set (reg:SI 183 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6168:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 78
(code_label 39 17 40 5 1102 (nil) [1 uses])
(note 40 39 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 43 5 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 184 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_8(D)->state+0 S1 A32]))) "../System/ugui.c":6162:30 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 43 41 45 5 (set (reg:SI 188)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 2 [0x2]))) "../System/ugui.c":6162:23 90 {*arm_andsi3_insn}
     (nil))
(insn 45 43 46 5 (set (reg:SI 190)
        (zero_extend:SI (subreg:QI (reg:SI 188) 0))) "../System/ugui.c":6162:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 188)
        (nil)))
(insn 46 45 47 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 190)
            (const_int 0 [0]))) "../System/ugui.c":6162:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 190)
        (nil)))
(jump_insn 47 46 48 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../System/ugui.c":6162:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 42734932 (nil)))
 -> 42)
(note 48 47 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 49 48 50 7 (debug_marker) "../System/ugui.c":6164:7 -1
     (nil))
(insn 50 49 51 7 (set (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_8(D)->xs+0 S4 A32])
        (reg/v:SI 185 [ xs ])) "../System/ugui.c":6164:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 51 50 52 7 (debug_marker) "../System/ugui.c":6165:7 -1
     (nil))
(insn 52 51 53 7 (set (reg:SI 114 [ _2 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_8(D)->ys+0 S4 A32])) "../System/ugui.c":6165:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 52 54 7 (set (reg:SI 115 [ _3 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_8(D)->xe+0 S4 A32])) "../System/ugui.c":6165:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 55 7 (set (reg:SI 116 [ _4 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_8(D)->ye+0 S4 A32])) "../System/ugui.c":6165:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 55 54 56 7 (var_location:SI wnd (reg/v/f:SI 184 [ wnd ])) "../System/ugui.c":6165:12 -1
     (nil))
(debug_insn 56 55 57 7 (var_location:SI xs (reg/v:SI 185 [ xs ])) "../System/ugui.c":6165:12 -1
     (nil))
(debug_insn 57 56 58 7 (var_location:SI ys (reg:SI 114 [ _2 ])) "../System/ugui.c":6165:12 -1
     (nil))
(debug_insn 58 57 59 7 (var_location:SI xe (reg:SI 115 [ _3 ])) "../System/ugui.c":6165:12 -1
     (nil))
(debug_insn 59 58 60 7 (var_location:SI ye (reg:SI 116 [ _4 ])) "../System/ugui.c":6165:12 -1
     (nil))
(debug_insn 60 59 61 7 (debug_marker:BLK) "../System/ugui.c":5972:11 -1
     (nil))
(debug_insn 61 60 62 7 (debug_marker) "../System/ugui.c":5974:4 -1
     (nil))
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5975:4 -1
     (nil))
(debug_insn 63 62 64 7 (debug_marker) "../System/ugui.c":5977:4 -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker:BLK) "../System/ugui.c":5040:8 -1
     (nil))
(debug_insn 65 64 66 7 (debug_marker) "../System/ugui.c":5042:4 -1
     (nil))
(insn 66 65 67 7 (set (reg/f:SI 251)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":5042:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 7 (set (reg/f:SI 179 [ pretmp_169 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":5042:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 68 67 69 7 (set (reg:SI 118 [ _15 ])
        (mem:SI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                (const_int 4 [0x4])) [1 gui.91_14->x_dim+0 S4 A32])) "../System/ugui.c":5042:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 68 70 7 (set (reg/v:SI 119 [ xmax ])
        (plus:SI (reg:SI 118 [ _15 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5977:9 7 {*arm_addsi3}
     (nil))
(debug_insn 70 69 71 7 (var_location:SI xmax (reg/v:SI 119 [ xmax ])) "../System/ugui.c":5977:9 -1
     (nil))
(debug_insn 71 70 72 7 (debug_marker) "../System/ugui.c":5978:4 -1
     (nil))
(debug_insn 72 71 73 7 (debug_marker:BLK) "../System/ugui.c":5045:8 -1
     (nil))
(debug_insn 73 72 74 7 (debug_marker) "../System/ugui.c":5047:4 -1
     (nil))
(insn 74 73 75 7 (set (reg:SI 120 [ _17 ])
        (mem:SI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                (const_int 8 [0x8])) [1 gui.91_14->y_dim+0 S4 A32])) "../System/ugui.c":5047:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 7 (set (reg/v:SI 121 [ ymax ])
        (plus:SI (reg:SI 120 [ _17 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5978:9 7 {*arm_addsi3}
     (nil))
(debug_insn 76 75 77 7 (var_location:SI ymax (reg/v:SI 121 [ ymax ])) "../System/ugui.c":5978:9 -1
     (nil))
(debug_insn 77 76 78 7 (debug_marker) "../System/ugui.c":5980:4 -1
     (nil))
(debug_insn 78 77 81 7 (debug_marker) "../System/ugui.c":5983:7 -1
     (nil))
(insn 81 78 82 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 185 [ xs ])
            (const_int 0 [0]))) "../System/ugui.c":5983:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 82 81 83 7 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5983:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 7838316 (nil)))
 -> 42)
(note 83 82 86 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 86 83 87 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _2 ])
            (const_int 0 [0]))) "../System/ugui.c":5983:21 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 87 86 88 8 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5983:21 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 7838316 (nil)))
 -> 42)
(note 88 87 89 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 90 9 (debug_marker) "../System/ugui.c":5984:7 -1
     (nil))
(insn 90 89 91 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (reg/v:SI 119 [ xmax ]))) "../System/ugui.c":5984:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 91 90 92 9 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5984:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 11166916 (nil)))
 -> 42)
(note 92 91 93 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (reg/v:SI 121 [ ymax ]))) "../System/ugui.c":5984:24 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 94 93 95 10 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5984:24 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 11166916 (nil)))
 -> 42)
(note 95 94 96 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 96 95 97 11 (debug_marker) "../System/ugui.c":5985:7 -1
     (nil))
(debug_insn 97 96 98 11 (var_location:SI pos (minus:SI (reg:SI 115 [ _3 ])
        (reg/v:SI 185 [ xs ]))) "../System/ugui.c":5985:11 -1
     (nil))
(debug_insn 98 97 99 11 (debug_marker) "../System/ugui.c":5986:7 -1
     (nil))
(insn 99 98 102 11 (set (reg:SI 192 [ pos ])
        (minus:SI (reg:SI 115 [ _3 ])
            (reg/v:SI 185 [ xs ]))) "../System/ugui.c":5985:11 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 185 [ xs ])
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(insn 102 99 103 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 192 [ pos ])
            (const_int 9 [0x9]))) "../System/ugui.c":5986:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 192 [ pos ])
        (nil)))
(jump_insn 103 102 104 11 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5986:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 11166916 (nil)))
 -> 42)
(note 104 103 105 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 12 (debug_marker) "../System/ugui.c":5987:7 -1
     (nil))
(debug_insn 106 105 107 12 (var_location:SI pos (minus:SI (reg:SI 116 [ _4 ])
        (reg:SI 114 [ _2 ]))) "../System/ugui.c":5987:11 -1
     (nil))
(debug_insn 107 106 108 12 (debug_marker) "../System/ugui.c":5988:7 -1
     (nil))
(insn 108 107 111 12 (set (reg:SI 193 [ pos ])
        (minus:SI (reg:SI 116 [ _4 ])
            (reg:SI 114 [ _2 ]))) "../System/ugui.c":5987:11 45 {*arm_subsi3_insn}
     (nil))
(insn 111 108 112 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 193 [ pos ])
            (const_int 9 [0x9]))) "../System/ugui.c":5988:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 193 [ pos ])
        (nil)))
(jump_insn 112 111 113 12 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5988:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 21474844 (nil)))
 -> 42)
(note 113 112 114 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 114 113 115 13 (debug_marker) "../System/ugui.c":5991:7 -1
     (nil))
(debug_insn 115 114 116 13 (debug_marker) "../System/ugui.c":5992:7 -1
     (nil))
(debug_insn 116 115 117 13 (debug_marker) "../System/ugui.c":5993:7 -1
     (nil))
(debug_insn 117 116 118 13 (debug_marker) "../System/ugui.c":5994:7 -1
     (nil))
(debug_insn 118 117 119 13 (debug_marker) "../System/ugui.c":5996:7 -1
     (nil))
(insn 119 118 121 13 (set (reg:SI 194)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 8 [0x8]))) "../System/ugui.c":5996:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 121 119 122 13 (set (reg:SI 196)
        (zero_extend:SI (subreg:QI (reg:SI 194) 0))) "../System/ugui.c":5996:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 194)
        (nil)))
(insn 122 121 123 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0]))) "../System/ugui.c":5996:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 196)
        (nil)))
(jump_insn 123 122 124 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 646)
            (pc))) "../System/ugui.c":5996:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 646)
(note 124 123 125 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 125 124 126 14 (set (reg/f:SI 197 [ gui.91_14->active_window ])
        (mem/f:SI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                (const_int 28 [0x1c])) [5 gui.91_14->active_window+0 S4 A32])) "../System/ugui.c":5996:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 127 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 184 [ wnd ])
            (reg/f:SI 197 [ gui.91_14->active_window ]))) "../System/ugui.c":5996:45 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 197 [ gui.91_14->active_window ])
        (nil)))
(jump_insn 127 126 128 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 650)
            (pc))) "../System/ugui.c":5996:45 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 650)
(note 128 127 129 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 15 (debug_marker) "../System/ugui.c":5998:10 -1
     (nil))
(insn 130 129 131 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _2 ])
            (const_int 0 [0]))) "../System/ugui.c":5998:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 131 130 132 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 216)
            (pc))) "../System/ugui.c":5998:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 216)
(note 132 131 133 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 133 132 134 17 (debug_marker) "../System/ugui.c":5998:25 -1
     (nil))
(insn 134 133 135 17 (set (reg:SI 127 [ _25 ])
        (plus:SI (reg:SI 114 [ _2 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5998:25 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 135 134 136 17 (set (reg:SI 128 [ _26 ])
        (mem:SI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                (const_int 108 [0x6c])) [1 gui.91_14->desktop_color+0 S4 A32])) "../System/ugui.c":5998:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 136 135 137 17 (var_location:SI x1 (const_int 0 [0])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 137 136 138 17 (var_location:SI y1 (const_int 0 [0])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 138 137 139 17 (var_location:SI x2 (reg/v:SI 119 [ xmax ])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 139 138 140 17 (var_location:SI y2 (reg:SI 127 [ _25 ])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 140 139 141 17 (var_location:SI c (reg:SI 128 [ _26 ])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 141 140 142 17 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 142 141 143 17 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 143 142 146 17 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 146 143 147 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 119 [ xmax ])
            (const_int 0 [0]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 147 146 150 17 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 575)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 575)
(note 150 147 21 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 21 150 22 18 (set (reg/v:SI 182 [ x2 ])
        (reg/v:SI 119 [ xmax ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 588 18 (set (reg/v:SI 181 [ x1 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 70
(code_label 588 22 151 19 1137 (nil) [1 uses])
(note 151 588 152 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 152 151 153 19 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 153 152 154 19 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 128 [ _26 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 154 153 155 19 (set (reg/f:SI 198 [ gui.91_14->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                (const_int 124 [0x7c])) [10 gui.91_14->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 179 [ pretmp_169 ])
        (nil)))
(insn 155 154 156 19 (set (reg:SI 3 r3)
        (reg:SI 127 [ _25 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 156 155 157 19 (set (reg:SI 2 r2)
        (reg/v:SI 182 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 157 156 158 19 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 158 157 159 19 (set (reg:SI 0 r0)
        (reg/v:SI 181 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 159 158 160 19 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 198 [ gui.91_14->driver[1].driver ]) [0 *_51 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 198 [ gui.91_14->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 160 159 162 19 (set (reg:SI 199)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 162 160 163 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 199)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))
(jump_insn 163 162 164 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 203)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 203)
(note 164 163 165 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 165 164 183 20 (set (reg:SI 116 [ _4 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_8(D)->ye+0 S4 A32])) "../System/ugui.c":5999:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 29
(code_label 183 165 168 21 1109 (nil) [1 uses])
(note 168 183 170 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 170 168 213 21 (set (reg/f:SI 179 [ pretmp_169 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 213 170 171 22 1112 (nil) [0 uses])
(note 171 213 172 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 172 171 173 22 (var_location:SI n (reg/v:SI 150 [ n ])) -1
     (nil))
(debug_insn 173 172 174 22 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 174 173 175 22 (set (reg/f:SI 201 [ prephitmp_174->pset ])
        (mem/f:SI (reg/f:SI 179 [ pretmp_169 ]) [3 prephitmp_174->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 179 [ pretmp_169 ])
        (nil)))
(insn 175 174 176 22 (set (reg:SI 2 r2)
        (reg:SI 128 [ _26 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 176 175 177 22 (set (reg:SI 1 r1)
        (reg/v:SI 151 [ m ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 177 176 178 22 (set (reg:SI 0 r0)
        (reg/v:SI 150 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 178 177 179 22 (parallel [
            (call (mem:SI (reg/f:SI 201 [ prephitmp_174->pset ]) [0 *_58 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 201 [ prephitmp_174->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 179 178 180 22 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 180 179 181 22 (set (reg/v:SI 150 [ n ])
        (plus:SI (reg/v:SI 150 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 181 180 182 22 (var_location:SI n (reg/v:SI 150 [ n ])) -1
     (nil))
(debug_insn 182 181 184 22 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 184 182 185 22 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ n ])
            (reg/v:SI 182 [ x2 ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 185 184 186 22 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 183)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032164 (nil)))
 -> 183)
(note 186 185 187 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 187 186 188 23 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 188 187 189 23 (set (reg/v:SI 151 [ m ])
        (plus:SI (reg/v:SI 151 [ m ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 189 188 190 23 (var_location:SI m (reg/v:SI 151 [ m ])) -1
     (nil))
(debug_insn 190 189 191 23 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 191 190 192 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127 [ _25 ])
            (reg/v:SI 151 [ m ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 192 191 193 23 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 197)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032164 (nil)))
 -> 197)
(note 193 192 194 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 194 193 197 24 (set (reg:SI 116 [ _4 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_8(D)->ye+0 S4 A32])) "../System/ugui.c":5999:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 29
(code_label 197 194 198 25 1110 (nil) [1 uses])
(note 198 197 200 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 200 198 203 25 (set (reg/f:SI 179 [ pretmp_169 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
      ; pc falls through to BB 28
(code_label 203 200 204 26 1108 (nil) [1 uses])
(note 204 203 206 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 206 204 596 26 (set (reg/f:SI 179 [ pretmp_169 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 596 206 207 27 1138 (nil) [0 uses])
(note 207 596 6 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 6 207 208 27 (set (reg/v:SI 151 [ m ])
        (const_int 0 [0])) "../System/ugui.c":6161:1 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 208 6 209 28 1111 (nil) [0 uses])
(note 209 208 210 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 210 209 211 28 (var_location:SI m (reg/v:SI 151 [ m ])) -1
     (nil))
(debug_insn 211 210 212 28 (var_location:SI n (reg/v:SI 181 [ x1 ])) -1
     (nil))
(debug_insn 212 211 5 28 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 5 212 216 28 (set (reg/v:SI 150 [ n ])
        (reg/v:SI 181 [ x1 ])) "../System/ugui.c":6161:1 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 22
(code_label 216 5 217 29 1105 (nil) [1 uses])
(note 217 216 218 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 218 217 219 29 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 219 218 220 29 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 220 219 221 29 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 221 220 222 29 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 222 221 223 29 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 223 222 224 29 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 224 223 225 29 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 225 224 226 29 (debug_marker) "../System/ugui.c":5999:10 -1
     (nil))
(insn 226 225 227 29 (set (reg/v:SI 162 [ m ])
        (plus:SI (reg:SI 116 [ _4 ])
            (const_int 1 [0x1]))) "../System/ugui.c":5999:14 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 227 226 228 29 (var_location:SI pos (reg/v:SI 162 [ m ])) "../System/ugui.c":5999:14 -1
     (nil))
(debug_insn 228 227 229 29 (debug_marker) "../System/ugui.c":6000:10 -1
     (nil))
(insn 229 228 230 29 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 121 [ ymax ])
            (reg/v:SI 162 [ m ]))) "../System/ugui.c":6000:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 230 229 298 29 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 246)
            (pc))) "../System/ugui.c":6000:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 246)
(code_label 298 230 231 30 1119 (nil) [1 uses])
(note 231 298 232 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 232 231 233 30 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 233 232 234 30 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 234 233 235 30 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 235 234 236 30 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 236 235 237 30 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 237 236 238 30 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 238 237 239 30 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 239 238 240 30 (debug_marker) "../System/ugui.c":6001:10 -1
     (nil))
(insn 240 239 241 30 (set (reg:SI 131 [ _31 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_8(D)->xs+0 S4 A32])) "../System/ugui.c":6001:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 241 240 242 30 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 131 [ _31 ])
            (const_int 0 [0]))) "../System/ugui.c":6001:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 242 241 246 30 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 335)
            (pc))) "../System/ugui.c":6001:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 335)
      ; pc falls through to BB 57
(code_label 246 242 247 32 1113 (nil) [1 uses])
(note 247 246 248 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 248 247 250 32 (debug_marker) "../System/ugui.c":6000:31 -1
     (nil))
(insn 250 248 251 32 (set (reg/f:SI 129 [ gui.210_29 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":6000:65 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 251 250 252 32 (set (reg:SI 130 [ _30 ])
        (mem:SI (plus:SI (reg/f:SI 129 [ gui.210_29 ])
                (const_int 108 [0x6c])) [1 gui.210_29->desktop_color+0 S4 A32])) "../System/ugui.c":6000:31 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 252 251 253 32 (var_location:SI x1 (const_int 0 [0])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 253 252 254 32 (var_location:SI y1 (reg/v:SI 162 [ m ])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 254 253 255 32 (var_location:SI x2 (reg/v:SI 119 [ xmax ])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 255 254 256 32 (var_location:SI y2 (reg/v:SI 121 [ ymax ])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 256 255 257 32 (var_location:SI c (reg:SI 130 [ _30 ])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 257 256 258 32 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 258 257 259 32 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 259 258 262 32 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 262 259 263 32 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 119 [ xmax ])
            (const_int 0 [0]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 263 262 264 32 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 654)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 654)
(note 264 263 9 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 9 264 10 33 (set (reg/v:SI 156 [ x1 ])
        (reg/v:SI 119 [ xmax ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 654 33 (set (reg/v:SI 157 [ x2 ])
        (const_int 0 [0])) "../System/ugui.c":4625:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 35
(code_label 654 10 653 34 1144 (nil) [1 uses])
(note 653 654 7 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 7 653 8 34 (set (reg/v:SI 157 [ x2 ])
        (reg/v:SI 119 [ xmax ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 265 34 (set (reg/v:SI 156 [ x1 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 265 8 266 35 1116 (nil) [0 uses])
(note 266 265 267 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 267 266 268 35 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 268 267 269 35 (var_location:SI x2 (reg/v:SI 157 [ x2 ])) -1
     (nil))
(debug_insn 269 268 270 35 (var_location:SI x1 (reg/v:SI 156 [ x1 ])) -1
     (nil))
(debug_insn 270 269 271 35 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(debug_insn 271 270 272 35 (var_location:SI y2 (reg/v:SI 121 [ ymax ])) -1
     (nil))
(debug_insn 272 271 273 35 (var_location:SI y1 (reg/v:SI 162 [ m ])) -1
     (nil))
(debug_insn 273 272 274 35 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 274 273 276 35 (set (reg:SI 206 [ gui.210_29->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 129 [ gui.210_29 ])
                    (const_int 128 [0x80])) [0 gui.210_29->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 276 274 278 35 (set (reg:SI 207)
        (and:SI (reg:SI 206 [ gui.210_29->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 206 [ gui.210_29->driver[1].state ])
        (nil)))
(insn 278 276 279 35 (set (reg:SI 209)
        (zero_extend:SI (subreg:QI (reg:SI 207) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 207)
        (nil)))
(insn 279 278 280 35 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 209)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 209)
        (nil)))
(jump_insn 280 279 301 35 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 286)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 286)
(code_label 301 280 281 37 1120 (nil) [0 uses])
(note 281 301 282 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 282 281 283 37 (var_location:SI m (reg/v:SI 162 [ m ])) -1
     (nil))
(debug_insn 283 282 286 37 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
      ; pc falls through to BB 40
(code_label 286 283 287 38 1117 (nil) [1 uses])
(note 287 286 288 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 288 287 289 38 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 289 288 290 38 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 130 [ _30 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 290 289 291 38 (set (reg/f:SI 210 [ gui.210_29->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 129 [ gui.210_29 ])
                (const_int 124 [0x7c])) [10 gui.210_29->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 129 [ gui.210_29 ])
        (nil)))
(insn 291 290 292 38 (set (reg:SI 3 r3)
        (reg/v:SI 121 [ ymax ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 121 [ ymax ])
        (nil)))
(insn 292 291 293 38 (set (reg:SI 2 r2)
        (reg/v:SI 157 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 293 292 294 38 (set (reg:SI 1 r1)
        (reg/v:SI 162 [ m ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 294 293 295 38 (set (reg:SI 0 r0)
        (reg/v:SI 156 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 295 294 296 38 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 210 [ gui.210_29->driver[1].driver ]) [0 *_68 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 210 [ gui.210_29->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 296 295 299 38 (set (reg:SI 211)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 299 296 300 38 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 211)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 211)
        (nil)))
(jump_insn 300 299 305 38 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 298)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 298)
      ; pc falls through to BB 37
(code_label 305 300 306 40 1118 (nil) [1 uses])
(note 306 305 307 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 307 306 11 40 (var_location:SI m (reg/v:SI 162 [ m ])) -1
     (nil))
(insn 11 307 322 40 (set (reg/v:SI 161 [ n ])
        (reg/v:SI 156 [ x1 ])) "../System/ugui.c":4643:13 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 322 11 308 41 1121 (nil) [1 uses])
(note 308 322 309 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 309 308 310 41 (var_location:SI n (reg/v:SI 161 [ n ])) -1
     (nil))
(debug_insn 310 309 312 41 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 312 310 313 41 (set (reg/f:SI 213 [ gui ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 313 312 314 41 (set (reg/f:SI 214 [ gui.6_74->pset ])
        (mem/f:SI (reg/f:SI 213 [ gui ]) [3 gui.6_74->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 213 [ gui ])
        (nil)))
(insn 314 313 315 41 (set (reg:SI 2 r2)
        (reg:SI 130 [ _30 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 315 314 316 41 (set (reg:SI 1 r1)
        (reg/v:SI 162 [ m ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 316 315 317 41 (set (reg:SI 0 r0)
        (reg/v:SI 161 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 317 316 318 41 (parallel [
            (call (mem:SI (reg/f:SI 214 [ gui.6_74->pset ]) [0 *_75 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 214 [ gui.6_74->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 318 317 319 41 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 319 318 320 41 (set (reg/v:SI 161 [ n ])
        (plus:SI (reg/v:SI 161 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 320 319 321 41 (var_location:SI n (reg/v:SI 161 [ n ])) -1
     (nil))
(debug_insn 321 320 323 41 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 323 321 324 41 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 157 [ x2 ])
            (reg/v:SI 161 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 324 323 325 41 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 322)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032164 (nil)))
 -> 322)
(note 325 324 326 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 326 325 327 42 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 327 326 328 42 (set (reg/v:SI 162 [ m ])
        (plus:SI (reg/v:SI 162 [ m ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 328 327 329 42 (var_location:SI m (reg/v:SI 162 [ m ])) -1
     (nil))
(debug_insn 329 328 330 42 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 330 329 331 42 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _17 ])
            (reg/v:SI 162 [ m ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 331 330 335 42 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 305)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 305)
      ; pc falls through to BB 30
(code_label 335 331 336 43 1114 (nil) [1 uses])
(note 336 335 337 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(debug_insn 337 336 338 43 (debug_marker) "../System/ugui.c":6001:25 -1
     (nil))
(insn 338 337 339 43 (set (reg/v:SI 122 [ y1 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_8(D)->ys+0 S4 A32])) "../System/ugui.c":6001:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 339 338 340 43 (set (reg/v:SI 132 [ x2 ])
        (plus:SI (reg:SI 131 [ _31 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":6001:25 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 131 [ _31 ])
        (nil)))
(insn 340 339 342 43 (set (reg/v:SI 133 [ y2 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_8(D)->ye+0 S4 A32])) "../System/ugui.c":6001:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 342 340 343 43 (set (reg/f:SI 180 [ prephitmp_182 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":6001:71 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 343 342 344 43 (set (reg:SI 134 [ _36 ])
        (mem:SI (plus:SI (reg/f:SI 180 [ prephitmp_182 ])
                (const_int 108 [0x6c])) [1 gui.211_35->desktop_color+0 S4 A32])) "../System/ugui.c":6001:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 344 343 345 43 (var_location:SI x1 (const_int 0 [0])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 345 344 346 43 (var_location:SI y1 (reg/v:SI 122 [ y1 ])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 346 345 347 43 (var_location:SI x2 (reg/v:SI 132 [ x2 ])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 347 346 348 43 (var_location:SI y2 (reg/v:SI 133 [ y2 ])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 348 347 349 43 (var_location:SI c (reg:SI 134 [ _36 ])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 349 348 350 43 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 350 349 351 43 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 351 350 354 43 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 354 351 355 43 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 132 [ x2 ])
            (const_int 0 [0]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 355 354 356 43 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 658)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 658)
(note 356 355 13 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 13 356 14 44 (set (reg/v:SI 165 [ x1 ])
        (reg/v:SI 132 [ x2 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 132 [ x2 ])
        (nil)))
(insn 14 13 658 44 (set (reg/v:SI 132 [ x2 ])
        (const_int 0 [0])) "../System/ugui.c":4625:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 46
(code_label 658 14 657 45 1145 (nil) [1 uses])
(note 657 658 12 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 12 657 357 45 (set (reg/v:SI 165 [ x1 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 357 12 358 46 1122 (nil) [0 uses])
(note 358 357 359 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(debug_insn 359 358 360 46 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 360 359 361 46 (var_location:SI x2 (reg/v:SI 132 [ x2 ])) -1
     (nil))
(debug_insn 361 360 362 46 (var_location:SI x1 (reg/v:SI 165 [ x1 ])) -1
     (nil))
(debug_insn 362 361 363 46 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 363 362 364 46 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ y1 ])
            (reg/v:SI 133 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 364 363 368 46 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 619)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 619)
      ; pc falls through to BB 76
(note 368 364 369 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 369 368 370 47 (var_location:SI m (reg/v:SI 122 [ y1 ])) -1
     (nil))
(debug_insn 370 369 371 47 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 371 370 372 47 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ y1 ])
            (reg/v:SI 133 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 372 371 627 47 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 393)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673228 (nil)))
 -> 393)
      ; pc falls through to BB 57
(code_label 627 372 376 48 1140 (nil) [1 uses])
(note 376 627 377 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(debug_insn 377 376 378 48 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 378 377 379 48 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 134 [ _36 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 379 378 380 48 (set (reg/f:SI 216 [ gui.211_35->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 180 [ prephitmp_182 ])
                (const_int 124 [0x7c])) [10 gui.211_35->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 180 [ prephitmp_182 ])
        (nil)))
(insn 380 379 381 48 (set (reg:SI 3 r3)
        (reg/v:SI 133 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 381 380 382 48 (set (reg:SI 2 r2)
        (reg/v:SI 132 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 382 381 383 48 (set (reg:SI 1 r1)
        (reg/v:SI 122 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 383 382 384 48 (set (reg:SI 0 r0)
        (reg/v:SI 165 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 384 383 385 48 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 216 [ gui.211_35->driver[1].driver ]) [0 *_85 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 216 [ gui.211_35->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 385 384 387 48 (set (reg:SI 217)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 387 385 388 48 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 217)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))
(jump_insn 388 387 393 48 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 435)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 435)
      ; pc falls through to BB 47
(code_label 393 388 394 50 1125 (nil) [1 uses])
(note 394 393 396 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 396 394 635 50 (set (reg/f:SI 180 [ prephitmp_182 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 635 396 397 51 1141 (nil) [0 uses])
(note 397 635 398 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(debug_insn 398 397 432 51 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(code_label 432 398 399 52 1129 (nil) [0 uses])
(note 399 432 400 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(debug_insn 400 399 15 52 (var_location:SI m (reg/v:SI 122 [ y1 ])) -1
     (nil))
(insn 15 400 418 52 (set (reg/v:SI 169 [ n ])
        (reg/v:SI 165 [ x1 ])) "../System/ugui.c":4643:13 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 418 15 401 53 1128 (nil) [0 uses])
(note 401 418 402 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(debug_insn 402 401 403 53 (var_location:SI n (reg/v:SI 169 [ n ])) -1
     (nil))
(debug_insn 403 402 404 53 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 404 403 405 53 (set (reg/f:SI 219 [ prephitmp_182->pset ])
        (mem/f:SI (reg/f:SI 180 [ prephitmp_182 ]) [3 prephitmp_182->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 180 [ prephitmp_182 ])
        (nil)))
(insn 405 404 406 53 (set (reg:SI 2 r2)
        (reg:SI 134 [ _36 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 406 405 407 53 (set (reg:SI 1 r1)
        (reg/v:SI 122 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 407 406 408 53 (set (reg:SI 0 r0)
        (reg/v:SI 169 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 408 407 409 53 (parallel [
            (call (mem:SI (reg/f:SI 219 [ prephitmp_182->pset ]) [0 *_92 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 219 [ prephitmp_182->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 409 408 410 53 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 410 409 411 53 (set (reg/v:SI 169 [ n ])
        (plus:SI (reg/v:SI 169 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 411 410 412 53 (var_location:SI n (reg/v:SI 169 [ n ])) -1
     (nil))
(debug_insn 412 411 413 53 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 413 412 414 53 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 132 [ x2 ])
            (reg/v:SI 169 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 414 413 415 53 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 421)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 132709668 (nil)))
 -> 421)
(note 415 414 417 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 417 415 421 54 (set (reg/f:SI 180 [ prephitmp_182 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
      ; pc falls through to BB 53
(code_label 421 417 422 55 1127 (nil) [1 uses])
(note 422 421 423 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(debug_insn 423 422 424 55 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 424 423 425 55 (set (reg/v:SI 122 [ y1 ])
        (plus:SI (reg/v:SI 122 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 425 424 426 55 (var_location:SI m (reg/v:SI 122 [ y1 ])) -1
     (nil))
(debug_insn 426 425 427 55 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 427 426 428 55 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 133 [ y2 ])
            (reg/v:SI 122 [ y1 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 428 427 429 55 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 435)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 435)
(note 429 428 431 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 431 429 435 56 (set (reg/f:SI 180 [ prephitmp_182 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
      ; pc falls through to BB 52
(code_label 435 431 436 57 1115 (nil) [2 uses])
(note 436 435 437 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(debug_insn 437 436 438 57 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 438 437 439 57 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 439 438 440 57 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 440 439 441 57 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 441 440 442 57 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 442 441 443 57 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 443 442 444 57 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 444 443 445 57 (debug_marker) "../System/ugui.c":6002:10 -1
     (nil))
(insn 445 444 446 57 (set (reg:SI 222 [ wnd_8(D)->xe ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_8(D)->xe+0 S4 A32])) "../System/ugui.c":6002:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 446 445 447 57 (set (reg/v:SI 136 [ pos ])
        (plus:SI (reg:SI 222 [ wnd_8(D)->xe ])
            (const_int 1 [0x1]))) "../System/ugui.c":6002:14 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 222 [ wnd_8(D)->xe ])
        (nil)))
(debug_insn 447 446 448 57 (var_location:SI pos (reg/v:SI 136 [ pos ])) "../System/ugui.c":6002:14 -1
     (nil))
(debug_insn 448 447 449 57 (debug_marker) "../System/ugui.c":6003:10 -1
     (nil))
(insn 449 448 450 57 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 119 [ xmax ])
            (reg/v:SI 136 [ pos ]))) "../System/ugui.c":6003:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 450 449 451 57 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 536)
            (pc))) "../System/ugui.c":6003:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 536)
(note 451 450 452 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(debug_insn 452 451 453 58 (debug_marker) "../System/ugui.c":6003:31 -1
     (nil))
(insn 453 452 454 58 (set (reg/v:SI 137 [ y1 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_8(D)->ys+0 S4 A32])) "../System/ugui.c":6003:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 454 453 456 58 (set (reg/v:SI 138 [ y2 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_8(D)->ye+0 S4 A32])) "../System/ugui.c":6003:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 456 454 457 58 (set (reg/f:SI 139 [ gui.212_41 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":6003:73 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 457 456 458 58 (set (reg:SI 140 [ _42 ])
        (mem:SI (plus:SI (reg/f:SI 139 [ gui.212_41 ])
                (const_int 108 [0x6c])) [1 gui.212_41->desktop_color+0 S4 A32])) "../System/ugui.c":6003:31 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 458 457 459 58 (var_location:SI x1 (reg/v:SI 136 [ pos ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 459 458 460 58 (var_location:SI y1 (reg/v:SI 137 [ y1 ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 460 459 461 58 (var_location:SI x2 (reg/v:SI 119 [ xmax ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 461 460 462 58 (var_location:SI y2 (reg/v:SI 138 [ y2 ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 462 461 463 58 (var_location:SI c (reg:SI 140 [ _42 ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 463 462 464 58 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 464 463 465 58 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 465 464 466 58 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(debug_insn 466 465 467 58 (var_location:SI x2 (reg/v:SI 119 [ xmax ])) -1
     (nil))
(debug_insn 467 466 468 58 (var_location:SI x1 (reg/v:SI 136 [ pos ])) -1
     (nil))
(debug_insn 468 467 469 58 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 469 468 470 58 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 137 [ y1 ])
            (reg/v:SI 138 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 470 469 474 58 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 600)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 600)
      ; pc falls through to BB 73
(note 474 470 475 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(debug_insn 475 474 476 59 (var_location:SI m (reg/v:SI 137 [ y1 ])) -1
     (nil))
(debug_insn 476 475 477 59 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 477 476 478 59 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 137 [ y1 ])
            (reg/v:SI 138 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 478 477 608 59 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 526)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673228 (nil)))
 -> 526)
      ; pc falls through to BB 66
(code_label 608 478 482 60 1139 (nil) [1 uses])
(note 482 608 483 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(debug_insn 483 482 484 60 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 484 483 485 60 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 140 [ _42 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 485 484 486 60 (set (reg/f:SI 224 [ gui.212_41->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 139 [ gui.212_41 ])
                (const_int 124 [0x7c])) [10 gui.212_41->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 139 [ gui.212_41 ])
        (nil)))
(insn 486 485 487 60 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 487 486 488 60 (set (reg:SI 2 r2)
        (reg/v:SI 119 [ xmax ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 119 [ xmax ])
        (nil)))
(insn 488 487 489 60 (set (reg:SI 1 r1)
        (reg/v:SI 137 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 489 488 490 60 (set (reg:SI 0 r0)
        (reg/v:SI 136 [ pos ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 490 489 491 60 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 224 [ gui.212_41->driver[1].driver ]) [0 *_102 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 224 [ gui.212_41->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 491 490 493 60 (set (reg:SI 225)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 493 491 494 60 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 225)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 225)
        (nil)))
(jump_insn 494 493 513 60 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 536)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 536)
      ; pc falls through to BB 59
(code_label 513 494 499 62 1135 (nil) [1 uses])
(note 499 513 500 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(debug_insn 500 499 501 62 (var_location:SI n (reg/v:SI 176 [ n ])) -1
     (nil))
(debug_insn 501 500 503 62 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 503 501 504 62 (set (reg/f:SI 227 [ gui ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 504 503 505 62 (set (reg/f:SI 228 [ gui.6_108->pset ])
        (mem/f:SI (reg/f:SI 227 [ gui ]) [3 gui.6_108->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 227 [ gui ])
        (nil)))
(insn 505 504 506 62 (set (reg:SI 2 r2)
        (reg:SI 140 [ _42 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 506 505 507 62 (set (reg:SI 1 r1)
        (reg/v:SI 137 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 507 506 508 62 (set (reg:SI 0 r0)
        (reg/v:SI 176 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 508 507 509 62 (parallel [
            (call (mem:SI (reg/f:SI 228 [ gui.6_108->pset ]) [0 *_109 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 228 [ gui.6_108->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 509 508 510 62 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 510 509 511 62 (set (reg/v:SI 176 [ n ])
        (plus:SI (reg/v:SI 176 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 511 510 512 62 (var_location:SI n (reg/v:SI 176 [ n ])) -1
     (nil))
(debug_insn 512 511 514 62 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 514 512 515 62 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ _15 ])
            (reg/v:SI 176 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 515 514 516 62 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 513)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 513)
(note 516 515 517 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(debug_insn 517 516 518 63 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 518 517 519 63 (set (reg/v:SI 137 [ y1 ])
        (plus:SI (reg/v:SI 137 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 519 518 520 63 (var_location:SI m (reg/v:SI 137 [ y1 ])) -1
     (nil))
(debug_insn 520 519 521 63 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 521 520 522 63 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 137 [ y1 ])
            (reg/v:SI 138 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 522 521 526 63 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 529)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 529)
      ; pc falls through to BB 66
(code_label 526 522 527 64 1133 (nil) [1 uses])
(note 527 526 528 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(debug_insn 528 527 529 64 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(code_label 529 528 530 65 1136 (nil) [1 uses])
(note 530 529 531 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(debug_insn 531 530 532 65 (var_location:SI m (reg/v:SI 137 [ y1 ])) -1
     (nil))
(debug_insn 532 531 533 65 (var_location:SI n (reg/v:SI 136 [ pos ])) -1
     (nil))
(debug_insn 533 532 16 65 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 16 533 536 65 (set (reg/v:SI 176 [ n ])
        (reg/v:SI 136 [ pos ])) "../System/ugui.c":4643:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 62
(code_label 536 16 537 66 1130 (nil) [2 uses])
(note 537 536 538 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(debug_insn 538 537 539 66 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 539 538 540 66 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 540 539 541 66 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 541 540 542 66 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 542 541 543 66 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 543 542 544 66 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 544 543 545 66 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 545 544 546 66 (debug_marker) "../System/ugui.c":6005:10 -1
     (nil))
(debug_insn 546 545 547 66 (debug_marker) "../System/ugui.c":6006:10 -1
     (nil))
(insn 547 546 549 66 (set (reg:SI 230 [ wnd_8(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 184 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_8(D)->state+0 S1 A32]))) "../System/ugui.c":6005:21 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 549 547 551 66 (set (reg:SI 231)
        (and:SI (reg:SI 230 [ wnd_8(D)->state ])
            (const_int -65 [0xffffffffffffffbf]))) "../System/ugui.c":6005:21 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 230 [ wnd_8(D)->state ])
        (nil)))
(insn 551 549 553 66 (set (reg:SI 233)
        (ior:SI (reg:SI 231)
            (const_int 32 [0x20]))) "../System/ugui.c":6006:21 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 231)
        (nil)))
(insn 553 551 554 66 (set (mem:QI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 8 [0x8])) [0 wnd_8(D)->state+0 S1 A32])
        (subreg:QI (reg:SI 233) 0)) "../System/ugui.c":6006:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 233)
        (expr_list:REG_DEAD (reg/v/f:SI 184 [ wnd ])
            (nil))))
(debug_insn 554 553 555 66 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6165:12 -1
     (nil))
(debug_insn 555 554 556 66 (var_location:SI xs (clobber (const_int 0 [0]))) "../System/ugui.c":6165:12 -1
     (nil))
(debug_insn 556 555 557 66 (var_location:SI ys (clobber (const_int 0 [0]))) "../System/ugui.c":6165:12 -1
     (nil))
(debug_insn 557 556 558 66 (var_location:SI xe (clobber (const_int 0 [0]))) "../System/ugui.c":6165:12 -1
     (nil))
(debug_insn 558 557 559 66 (var_location:SI ye (clobber (const_int 0 [0]))) "../System/ugui.c":6165:12 -1
     (nil))
(debug_insn 559 558 560 66 (var_location:SI pos (clobber (const_int 0 [0]))) "../System/ugui.c":6165:12 -1
     (nil))
(debug_insn 560 559 561 66 (var_location:SI xmax (clobber (const_int 0 [0]))) "../System/ugui.c":6165:12 -1
     (nil))
(debug_insn 561 560 18 66 (var_location:SI ymax (clobber (const_int 0 [0]))) "../System/ugui.c":6165:12 -1
     (nil))
(insn 18 561 646 66 (set (reg:SI 183 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6166:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 78
(code_label 646 18 645 67 1142 (nil) [1 uses])
(note 645 646 19 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 19 645 650 67 (set (reg:SI 183 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6166:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 78
(code_label 650 19 649 68 1143 (nil) [1 uses])
(note 649 650 20 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 20 649 564 68 (set (reg:SI 183 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6166:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 564 20 565 68 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6165:12 -1
     (nil))
(debug_insn 565 564 566 68 (var_location:SI xs (clobber (const_int 0 [0]))) "../System/ugui.c":6165:12 -1
     (nil))
(debug_insn 566 565 567 68 (var_location:SI ys (clobber (const_int 0 [0]))) "../System/ugui.c":6165:12 -1
     (nil))
(debug_insn 567 566 568 68 (var_location:SI xe (clobber (const_int 0 [0]))) "../System/ugui.c":6165:12 -1
     (nil))
(debug_insn 568 567 569 68 (var_location:SI ye (clobber (const_int 0 [0]))) "../System/ugui.c":6165:12 -1
     (nil))
(debug_insn 569 568 570 68 (var_location:SI pos (clobber (const_int 0 [0]))) "../System/ugui.c":6165:12 -1
     (nil))
(debug_insn 570 569 571 68 (var_location:SI xmax (clobber (const_int 0 [0]))) "../System/ugui.c":6165:12 -1
     (nil))
(debug_insn 571 570 575 68 (var_location:SI ymax (clobber (const_int 0 [0]))) "../System/ugui.c":6165:12 -1
     (nil))
      ; pc falls through to BB 78
(code_label 575 571 576 69 1106 (nil) [1 uses])
(note 576 575 23 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 23 576 24 69 (set (reg/v:SI 181 [ x1 ])
        (reg/v:SI 119 [ xmax ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 577 69 (set (reg/v:SI 182 [ x2 ])
        (const_int 0 [0])) "../System/ugui.c":4625:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 577 24 578 70 1107 (nil) [0 uses])
(note 578 577 579 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(debug_insn 579 578 580 70 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 580 579 581 70 (var_location:SI x2 (reg/v:SI 182 [ x2 ])) -1
     (nil))
(debug_insn 581 580 582 70 (var_location:SI x1 (reg/v:SI 181 [ x1 ])) -1
     (nil))
(debug_insn 582 581 583 70 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(debug_insn 583 582 584 70 (var_location:SI x2 (reg/v:SI 182 [ x2 ])) -1
     (nil))
(debug_insn 584 583 585 70 (var_location:SI x1 (reg/v:SI 181 [ x1 ])) -1
     (nil))
(debug_insn 585 584 586 70 (var_location:SI y2 (reg:SI 127 [ _25 ])) -1
     (nil))
(debug_insn 586 585 587 70 (var_location:SI y1 (const_int 0 [0])) -1
     (nil))
(debug_insn 587 586 589 70 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 589 587 591 70 (set (reg:SI 237 [ gui.91_14->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                    (const_int 128 [0x80])) [0 gui.91_14->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 591 589 593 70 (set (reg:SI 238)
        (and:SI (reg:SI 237 [ gui.91_14->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 237 [ gui.91_14->driver[1].state ])
        (nil)))
(insn 593 591 594 70 (set (reg:SI 240)
        (zero_extend:SI (subreg:QI (reg:SI 238) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 238)
        (nil)))
(insn 594 593 595 70 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 240)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))
(jump_insn 595 594 600 70 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 588)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 588)
      ; pc falls through to BB 27
(code_label 600 595 601 72 1131 (nil) [1 uses])
(note 601 600 25 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 25 601 26 72 (set (reg:SI 186 [ y1 ])
        (reg/v:SI 137 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 137 [ y1 ])
        (nil)))
(insn 26 25 27 72 (set (reg/v:SI 137 [ y1 ])
        (reg/v:SI 138 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 138 [ y2 ])
        (nil)))
(insn 27 26 602 72 (set (reg/v:SI 138 [ y2 ])
        (reg:SI 186 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 186 [ y1 ])
        (nil)))
(code_label 602 27 603 73 1132 (nil) [0 uses])
(note 603 602 604 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(debug_insn 604 603 605 73 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 605 604 606 73 (var_location:SI y2 (reg/v:SI 138 [ y2 ])) -1
     (nil))
(debug_insn 606 605 607 73 (var_location:SI y1 (reg/v:SI 137 [ y1 ])) -1
     (nil))
(debug_insn 607 606 609 73 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 609 607 611 73 (set (reg:SI 242 [ gui.212_41->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 139 [ gui.212_41 ])
                    (const_int 128 [0x80])) [0 gui.212_41->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 611 609 613 73 (set (reg:SI 243)
        (and:SI (reg:SI 242 [ gui.212_41->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 242 [ gui.212_41->driver[1].state ])
        (nil)))
(insn 613 611 614 73 (set (reg:SI 245)
        (zero_extend:SI (subreg:QI (reg:SI 243) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 243)
        (nil)))
(insn 614 613 615 73 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 245)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 245)
        (nil)))
(jump_insn 615 614 619 73 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 608)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870908 (nil)))
 -> 608)
      ; pc falls through to BB 64
(code_label 619 615 620 75 1123 (nil) [1 uses])
(note 620 619 28 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 28 620 29 75 (set (reg:SI 187 [ y1 ])
        (reg/v:SI 122 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 122 [ y1 ])
        (nil)))
(insn 29 28 30 75 (set (reg/v:SI 122 [ y1 ])
        (reg/v:SI 133 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ y2 ])
        (nil)))
(insn 30 29 621 75 (set (reg/v:SI 133 [ y2 ])
        (reg:SI 187 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 187 [ y1 ])
        (nil)))
(code_label 621 30 622 76 1124 (nil) [0 uses])
(note 622 621 623 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(debug_insn 623 622 624 76 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 624 623 625 76 (var_location:SI y2 (reg/v:SI 133 [ y2 ])) -1
     (nil))
(debug_insn 625 624 626 76 (var_location:SI y1 (reg/v:SI 122 [ y1 ])) -1
     (nil))
(debug_insn 626 625 628 76 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 628 626 630 76 (set (reg:SI 247 [ gui.211_35->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 180 [ prephitmp_182 ])
                    (const_int 128 [0x80])) [0 gui.211_35->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 630 628 632 76 (set (reg:SI 248)
        (and:SI (reg:SI 247 [ gui.211_35->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 247 [ gui.211_35->driver[1].state ])
        (nil)))
(insn 632 630 633 76 (set (reg:SI 250)
        (zero_extend:SI (subreg:QI (reg:SI 248) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 248)
        (nil)))
(insn 633 632 634 76 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 250)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 250)
        (nil)))
(jump_insn 634 633 642 76 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 627)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870908 (nil)))
 -> 627)
      ; pc falls through to BB 51
(note 642 634 640 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(insn 640 642 641 78 (set (reg/i:SI 0 r0)
        (reg:SI 183 [ <retval> ])) "../System/ugui.c":6169:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 183 [ <retval> ])
        (nil)))
(insn 641 640 0 78 (use (reg/i:SI 0 r0)) "../System/ugui.c":6169:1 -1
     (nil))

;; Function UG_WindowSetYStart (UG_WindowSetYStart, funcdef_no=63, decl_uid=5993, cgraph_uid=64, symbol_order=75)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 68 n_edges 104 count 80 (  1.2)


UG_WindowSetYStart

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 642
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={18d,15u} r1={17d,9u} r2={17d,8u} r3={13d,4u} r7={1d,67u} r12={16d} r13={1d,83u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={45d,37u} r101={8d} r102={1d,67u} r103={1d,66u} r104={8d} r105={8d} r106={8d} r113={1d,2u} r114={1d,4u} r115={1d,4u} r116={3d,5u} r118={1d,2u} r119={1d,14u} r120={1d,2u} r121={1d,6u} r122={3d,12u} r127={1d,4u} r128={1d,3u} r129={1d,3u} r130={1d,3u} r131={1d,2u} r132={2d,6u} r133={2d,7u} r134={1d,3u} r136={1d,7u} r137={3d,12u} r138={2d,7u} r139={1d,3u} r140={1d,3u} r150={2d,5u} r151={2d,5u} r156={2d,3u} r157={2d,3u} r161={2d,5u} r162={2d,11u} r165={2d,3u} r169={2d,5u} r176={2d,5u} r179={4d,7u} r180={4d,4u} r181={2d,5u} r182={2d,4u} r183={4d,1u} r184={1d,18u} r185={1d,7u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,1u} r214={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r222={1d,1u} r224={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r233={1d,1u} r237={1d,1u} r238={1d,1u} r240={1d,1u} r242={1d,1u} r243={1d,1u} r245={1d,1u} r247={1d,1u} r248={1d,1u} r250={1d,1u} r251={1d,12u} 
;;    total ref usage 1458{846d,612u,0e} in 431{423 regular + 8 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 5 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 184 185
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 184 185
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185

( 10 11 2 5 7 8 9 12 )->[4]->( 78 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 183
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 183
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183

( 2 )->[5]->( 7 4 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u12(7){ }u13(13){ }u14(102){ }u15(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  def 	 100 [cc] 113 188 190
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185
;; live  gen 	 100 [cc] 113 188 190
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 184 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 184 185

( 5 )->[7]->( 4 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185
;; lr  def 	 100 [cc] 114 115 116 118 119 120 121 179 251
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 184 185
;; live  gen 	 100 [cc] 114 115 116 118 119 120 121 179 251
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251

( 7 )->[8]->( 4 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u45(7){ }u46(13){ }u47(102){ }u48(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251

( 8 )->[9]->( 4 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u51(7){ }u52(13){ }u53(102){ }u54(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 119
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251

( 9 )->[10]->( 4 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u58(7){ }u59(13){ }u60(102){ }u61(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251

( 10 )->[11]->( 4 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u65(7){ }u66(13){ }u67(102){ }u68(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; lr  def 	 100 [cc] 192
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc] 192
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 118 119 120 121 179 184 185 251

( 11 )->[12]->( 4 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u75(7){ }u76(13){ }u77(102){ }u78(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 185
;; lr  def 	 100 [cc] 193
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc] 193
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 118 119 120 121 179 184 185 251

( 12 )->[13]->( 14 67 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u85(7){ }u86(13){ }u87(102){ }u88(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 194 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc] 194 196
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 179 184 185 251

( 13 )->[14]->( 15 68 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u94(7){ }u95(13){ }u96(102){ }u97(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 184
;; lr  def 	 100 [cc] 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc] 197
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 179 184 185 251

( 14 )->[15]->( 17 29 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u102(7){ }u103(13){ }u104(102){ }u105(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 179 184 185 251

( 15 )->[17]->( 69 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u108(7){ }u109(13){ }u110(102){ }u111(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 179 185
;; lr  def 	 100 [cc] 127 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc] 127 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251

( 17 )->[18]->( 70 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u119(7){ }u120(13){ }u121(102){ }u122(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 181 182
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
;; live  gen 	 181 182
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251

( 70 )->[19]->( 20 26 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u124(7){ }u125(13){ }u126(102){ }u127(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 128 179 181 182
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 198 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 198 199
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 181 182 184 251

( 19 )->[20]->( 29 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u145(7){ }u146(13){ }u147(102){ }u148(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  def 	 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 251
;; live  gen 	 116
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251

( 22 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u150(7){ }u151(13){ }u152(102){ }u153(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 181 182 184 251
;; live  gen 	 179
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251

( 28 21 )->[22]->( 21 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u155(7){ }u156(13){ }u157(102){ }u158(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 150 151 179 182
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 150 201
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 150 201
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 181 182 184 251

( 22 )->[23]->( 25 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u174(7){ }u175(13){ }u176(102){ }u177(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 151
;; lr  def 	 100 [cc] 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
;; live  gen 	 100 [cc] 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251

( 23 )->[24]->( 29 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u183(7){ }u184(13){ }u185(102){ }u186(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  def 	 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 251
;; live  gen 	 116
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251

( 23 )->[25]->( 28 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u188(7){ }u189(13){ }u190(102){ }u191(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
;; live  gen 	 179
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251

( 19 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u193(7){ }u194(13){ }u195(102){ }u196(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 181 182 184 251
;; live  gen 	 179
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251

( 26 70 )->[27]->( 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u198(7){ }u199(13){ }u200(102){ }u201(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  gen 	 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251

( 27 25 )->[28]->( 22 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u202(7){ }u203(13){ }u204(102){ }u205(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181
;; lr  def 	 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
;; live  gen 	 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251

( 24 20 15 )->[29]->( 32 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u209(7){ }u210(13){ }u211(102){ }u212(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121
;; lr  def 	 100 [cc] 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251
;; live  gen 	 100 [cc] 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 162 184 251

( 29 38 42 )->[30]->( 43 57 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u218(7){ }u219(13){ }u220(102){ }u221(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  def 	 100 [cc] 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 184 251
;; live  gen 	 100 [cc] 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 131 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 131 184 251

( 29 )->[32]->( 33 34 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u225(7){ }u226(13){ }u227(102){ }u228(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 251
;; lr  def 	 100 [cc] 129 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 162 184 251
;; live  gen 	 100 [cc] 129 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251

( 32 )->[33]->( 35 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u237(7){ }u238(13){ }u239(102){ }u240(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 156 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
;; live  gen 	 156 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251

( 32 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u242(7){ }u243(13){ }u244(102){ }u245(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 156 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
;; live  gen 	 156 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251

( 34 33 )->[35]->( 38 37 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u247(7){ }u248(13){ }u249(102){ }u250(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc] 206 207 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; live  gen 	 100 [cc] 206 207 209
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251

( 35 38 )->[37]->( 40 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u262(7){ }u263(13){ }u264(102){ }u265(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251

( 35 )->[38]->( 30 37 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u267(7){ }u268(13){ }u269(102){ }u270(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 156 157 162
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 210 211
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 210 211
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251

( 37 42 )->[40]->( 41 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u289(7){ }u290(13){ }u291(102){ }u292(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  gen 	 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251

( 40 41 )->[41]->( 41 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u295(7){ }u296(13){ }u297(102){ }u298(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 157 161 162 251
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 161 213 214
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 161 213 214
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251

( 41 )->[42]->( 40 30 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u315(7){ }u316(13){ }u317(102){ }u318(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 162
;; lr  def 	 100 [cc] 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  gen 	 100 [cc] 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251

( 30 )->[43]->( 44 45 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u324(7){ }u325(13){ }u326(102){ }u327(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 131 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 184 251
;; lr  def 	 100 [cc] 122 132 133 134 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 131 184 251
;; live  gen 	 100 [cc] 122 132 133 134 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251

( 43 )->[44]->( 46 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u339(7){ }u340(13){ }u341(102){ }u342(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 132 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
;; live  gen 	 132 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 43 )->[45]->( 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u344(7){ }u345(13){ }u346(102){ }u347(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
;; live  gen 	 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 45 44 )->[46]->( 75 76 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u348(7){ }u349(13){ }u350(102){ }u351(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 133
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 48 )->[47]->( 50 57 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u357(7){ }u358(13){ }u359(102){ }u360(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 133
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251

( 76 )->[48]->( 57 47 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u365(7){ }u366(13){ }u367(102){ }u368(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 132 133 134 165 180
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 216 217
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 216 217
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251

( 47 )->[50]->( 51 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u387(7){ }u388(13){ }u389(102){ }u390(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 50 76 )->[51]->( 52 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u392(7){ }u393(13){ }u394(102){ }u395(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 51 56 )->[52]->( 53 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u396(7){ }u397(13){ }u398(102){ }u399(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165
;; lr  def 	 169
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	 169
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251

( 52 54 )->[53]->( 54 55 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u402(7){ }u403(13){ }u404(102){ }u405(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 132 134 169 180
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 169 219
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 169 219
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 184 251

( 53 )->[54]->( 53 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u421(7){ }u422(13){ }u423(102){ }u424(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 184 251
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251

( 53 )->[55]->( 56 57 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u426(7){ }u427(13){ }u428(102){ }u429(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 133
;; lr  def 	 100 [cc] 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  gen 	 100 [cc] 122
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251

( 55 )->[56]->( 52 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u435(7){ }u436(13){ }u437(102){ }u438(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 30 48 55 47 )->[57]->( 58 66 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u440(7){ }u441(13){ }u442(102){ }u443(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 184
;; lr  def 	 100 [cc] 136 222
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 184 251
;; live  gen 	 100 [cc] 136 222
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 184 251

( 57 )->[58]->( 72 73 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u450(7){ }u451(13){ }u452(102){ }u453(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 251
;; lr  def 	 100 [cc] 137 138 139 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 184 251
;; live  gen 	 100 [cc] 137 138 139 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251

( 60 )->[59]->( 64 66 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u468(7){ }u469(13){ }u470(102){ }u471(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251

( 73 )->[60]->( 66 59 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u476(7){ }u477(13){ }u478(102){ }u479(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 136 137 138 139 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 224 225
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 224 225
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251

( 65 62 )->[62]->( 62 63 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u498(7){ }u499(13){ }u500(102){ }u501(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 137 140 176 251
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 176 227 228
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 176 227 228
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251

( 62 )->[63]->( 65 66 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u518(7){ }u519(13){ }u520(102){ }u521(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138
;; lr  def 	 100 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  gen 	 100 [cc] 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251

( 59 73 )->[64]->( 65 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u527(7){ }u528(13){ }u529(102){ }u530(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251

( 64 63 )->[65]->( 62 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u531(7){ }u532(13){ }u533(102){ }u534(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  gen 	 176
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251

( 59 60 57 63 )->[66]->( 78 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u538(7){ }u539(13){ }u540(102){ }u541(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  def 	 183 230 231 233
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; live  gen 	 183 230 231 233
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183

( 13 )->[67]->( 78 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u550(7){ }u551(13){ }u552(102){ }u553(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 183
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 183
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183

( 14 )->[68]->( 78 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u555(7){ }u556(13){ }u557(102){ }u558(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 183
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 183
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183

( 17 )->[69]->( 70 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u559(7){ }u560(13){ }u561(102){ }u562(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 181 182
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
;; live  gen 	 181 182
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251

( 69 18 )->[70]->( 19 27 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u564(7){ }u565(13){ }u566(102){ }u567(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179
;; lr  def 	 100 [cc] 237 238 240
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  gen 	 100 [cc] 237 238 240
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251

( 58 )->[72]->( 73 )
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u580(7){ }u581(13){ }u582(102){ }u583(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138
;; lr  def 	 137 138 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  gen 	 137 138 186
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251

( 72 58 )->[73]->( 60 64 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u587(7){ }u588(13){ }u589(102){ }u590(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  def 	 100 [cc] 242 243 245
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  gen 	 100 [cc] 242 243 245
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251

( 46 )->[75]->( 76 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u600(7){ }u601(13){ }u602(102){ }u603(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 133
;; lr  def 	 122 133 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	 122 133 187
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 75 46 )->[76]->( 48 51 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u607(7){ }u608(13){ }u609(102){ }u610(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; lr  def 	 100 [cc] 247 248 250
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	 100 [cc] 247 248 250
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 68 4 66 67 )->[78]->( 1 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u620(7){ }u621(13){ }u622(102){ }u623(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 78 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u626(0){ }u627(7){ }u628(13){ }u629(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 35 to worklist
  Adding insn 47 to worklist
  Adding insn 82 to worklist
  Adding insn 50 to worklist
  Adding insn 87 to worklist
  Adding insn 91 to worklist
  Adding insn 94 to worklist
  Adding insn 103 to worklist
  Adding insn 112 to worklist
  Adding insn 123 to worklist
  Adding insn 127 to worklist
  Adding insn 131 to worklist
  Adding insn 147 to worklist
  Adding insn 163 to worklist
  Adding insn 159 to worklist
  Adding insn 153 to worklist
  Adding insn 185 to worklist
  Adding insn 178 to worklist
  Adding insn 192 to worklist
  Adding insn 230 to worklist
  Adding insn 242 to worklist
  Adding insn 263 to worklist
  Adding insn 280 to worklist
  Adding insn 300 to worklist
  Adding insn 295 to worklist
  Adding insn 289 to worklist
  Adding insn 324 to worklist
  Adding insn 317 to worklist
  Adding insn 331 to worklist
  Adding insn 355 to worklist
  Adding insn 364 to worklist
  Adding insn 372 to worklist
  Adding insn 388 to worklist
  Adding insn 384 to worklist
  Adding insn 378 to worklist
  Adding insn 414 to worklist
  Adding insn 408 to worklist
  Adding insn 428 to worklist
  Adding insn 450 to worklist
  Adding insn 470 to worklist
  Adding insn 478 to worklist
  Adding insn 494 to worklist
  Adding insn 490 to worklist
  Adding insn 484 to worklist
  Adding insn 515 to worklist
  Adding insn 508 to worklist
  Adding insn 522 to worklist
  Adding insn 553 to worklist
  Adding insn 595 to worklist
  Adding insn 615 to worklist
  Adding insn 634 to worklist
  Adding insn 641 to worklist
Finished finding needed instructions:
processing block 78 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 640 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
  Adding insn 17 to worklist
processing block 66 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
  Adding insn 18 to worklist
  Adding insn 551 to worklist
  Adding insn 549 to worklist
  Adding insn 547 to worklist
processing block 63 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
  Adding insn 521 to worklist
  Adding insn 518 to worklist
processing block 62 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
  Adding insn 514 to worklist
  Adding insn 510 to worklist
  Adding insn 507 to worklist
  Adding insn 506 to worklist
  Adding insn 505 to worklist
  Adding insn 504 to worklist
  Adding insn 503 to worklist
processing block 65 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
  Adding insn 16 to worklist
processing block 64 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
processing block 59 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
  Adding insn 477 to worklist
processing block 60 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
  Adding insn 493 to worklist
  Adding insn 491 to worklist
  Adding insn 489 to worklist
  Adding insn 488 to worklist
  Adding insn 487 to worklist
  Adding insn 486 to worklist
  Adding insn 485 to worklist
processing block 73 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
  Adding insn 614 to worklist
  Adding insn 613 to worklist
  Adding insn 611 to worklist
  Adding insn 609 to worklist
processing block 72 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
processing block 58 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
  Adding insn 469 to worklist
  Adding insn 457 to worklist
  Adding insn 456 to worklist
  Adding insn 454 to worklist
  Adding insn 453 to worklist
processing block 57 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 184 251
  Adding insn 449 to worklist
  Adding insn 446 to worklist
  Adding insn 445 to worklist
processing block 54 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
  Adding insn 417 to worklist
processing block 56 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 431 to worklist
processing block 55 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
  Adding insn 427 to worklist
  Adding insn 424 to worklist
processing block 53 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 184 251
  Adding insn 413 to worklist
  Adding insn 410 to worklist
  Adding insn 407 to worklist
  Adding insn 406 to worklist
  Adding insn 405 to worklist
  Adding insn 404 to worklist
processing block 52 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
  Adding insn 15 to worklist
processing block 51 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
processing block 50 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 396 to worklist
processing block 47 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
  Adding insn 371 to worklist
processing block 48 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
  Adding insn 387 to worklist
  Adding insn 385 to worklist
  Adding insn 383 to worklist
  Adding insn 382 to worklist
  Adding insn 381 to worklist
  Adding insn 380 to worklist
  Adding insn 379 to worklist
processing block 76 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 633 to worklist
  Adding insn 632 to worklist
  Adding insn 630 to worklist
  Adding insn 628 to worklist
processing block 75 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
processing block 46 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 363 to worklist
processing block 44 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 14 to worklist
  Adding insn 13 to worklist
processing block 45 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 12 to worklist
processing block 43 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
  Adding insn 354 to worklist
  Adding insn 343 to worklist
  Adding insn 342 to worklist
  Adding insn 340 to worklist
  Adding insn 339 to worklist
  Adding insn 338 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 131 184 251
  Adding insn 241 to worklist
  Adding insn 240 to worklist
processing block 42 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
  Adding insn 330 to worklist
  Adding insn 327 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
  Adding insn 323 to worklist
  Adding insn 319 to worklist
  Adding insn 316 to worklist
  Adding insn 315 to worklist
  Adding insn 314 to worklist
  Adding insn 313 to worklist
  Adding insn 312 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
  Adding insn 11 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
  Adding insn 299 to worklist
  Adding insn 296 to worklist
  Adding insn 294 to worklist
  Adding insn 293 to worklist
  Adding insn 292 to worklist
  Adding insn 291 to worklist
  Adding insn 290 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
  Adding insn 279 to worklist
  Adding insn 278 to worklist
  Adding insn 276 to worklist
  Adding insn 274 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
  Adding insn 10 to worklist
  Adding insn 9 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
  Adding insn 8 to worklist
  Adding insn 7 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
  Adding insn 262 to worklist
  Adding insn 251 to worklist
  Adding insn 250 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 162 184 251
  Adding insn 229 to worklist
  Adding insn 226 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251
  Adding insn 165 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
  Adding insn 170 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
  Adding insn 200 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251
  Adding insn 194 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
  Adding insn 191 to worklist
  Adding insn 188 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 181 182 184 251
  Adding insn 184 to worklist
  Adding insn 180 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
  Adding insn 174 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
  Adding insn 5 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
  Adding insn 6 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
  Adding insn 206 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 181 182 184 251
  Adding insn 162 to worklist
  Adding insn 160 to worklist
  Adding insn 158 to worklist
  Adding insn 157 to worklist
  Adding insn 156 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
processing block 70 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
  Adding insn 594 to worklist
  Adding insn 593 to worklist
  Adding insn 591 to worklist
  Adding insn 589 to worklist
processing block 69 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
  Adding insn 24 to worklist
  Adding insn 23 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
  Adding insn 22 to worklist
  Adding insn 21 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
  Adding insn 146 to worklist
  Adding insn 135 to worklist
  Adding insn 134 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 179 184 185 251
  Adding insn 130 to worklist
processing block 68 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
  Adding insn 20 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 179 184 185 251
  Adding insn 126 to worklist
  Adding insn 125 to worklist
processing block 67 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
  Adding insn 19 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 179 184 185 251
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 119 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 118 119 120 121 179 184 185 251
  Adding insn 111 to worklist
  Adding insn 108 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 118 119 120 121 179 184 185 251
  Adding insn 102 to worklist
  Adding insn 99 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
  Adding insn 93 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
  Adding insn 90 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
  Adding insn 86 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
  Adding insn 81 to worklist
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 184 185
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185
  Adding insn 34 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 68 n_edges 104 count 80 (  1.2)
;; Following path with 5 sets: 2 
;; Following path with 5 sets: 5 
;; Following path with 32 sets: 7 
;; Following path with 2 sets: 8 
;; Following path with 3 sets: 9 
;; Following path with 2 sets: 10 
;; Following path with 6 sets: 11 
;; Following path with 6 sets: 12 
;; Following path with 9 sets: 13 
;; Following path with 1 sets: 67 
;; Following path with 3 sets: 14 
;; Following path with 9 sets: 68 
;; Following path with 3 sets: 15 
;; Following path with 13 sets: 17 
;; Following path with 2 sets: 18 
;; Following path with 2 sets: 69 
;; Following path with 14 sets: 70 
;; Following path with 13 sets: 19 
;; Following path with 1 sets: 26 
;; Following path with 1 sets: 27 
;; Following path with 4 sets: 28 
;; Following path with 15 sets: 22 
;; Following path with 6 sets: 23 
;; Following path with 1 sets: 24 
;; Following path with 1 sets: 25 
;; Following path with 1 sets: 21 
;; Following path with 1 sets: 20 
;; Following path with 13 sets: 29 
;; Following path with 13 sets: 32 
;; Following path with 2 sets: 34 
;; Following path with 2 sets: 33 
;; Following path with 12 sets: 35 
;; Following path with 13 sets: 38 
;; Following path with 2 sets: 37 
;; Following path with 2 sets: 40 
;; Following path with 16 sets: 41 
;; Following path with 6 sets: 42 
;; Following path with 11 sets: 30 
;; Following path with 16 sets: 43 
;; Following path with 1 sets: 45 
;; Following path with 2 sets: 44 
;; Following path with 6 sets: 46 
;; Following path with 3 sets: 75 
;; Following path with 9 sets: 76 
;; Following path with 13 sets: 48 
;; Following path with 4 sets: 47 
;; Following path with 1 sets: 50 
;; Following path with 1 sets: 51 
;; Following path with 2 sets: 52 
;; Following path with 15 sets: 53 
;; Following path with 6 sets: 55 
;; Following path with 1 sets: 56 
;; Following path with 1 sets: 54 
;; Following path with 14 sets: 57 
;; Following path with 18 sets: 58 
;; Following path with 3 sets: 72 
;; Following path with 9 sets: 73 
;; Following path with 13 sets: 60 
;; Following path with 4 sets: 59 
;; Following path with 1 sets: 64 
;; Following path with 4 sets: 65 
;; Following path with 16 sets: 62 
;; Following path with 6 sets: 63 
;; Following path with 22 sets: 66 
;; Following path with 1 sets: 4 
;; Following path with 2 sets: 78 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowSetYStart

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={18d,15u} r1={17d,9u} r2={17d,8u} r3={13d,4u} r7={1d,67u} r12={16d} r13={1d,83u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={45d,37u} r101={8d} r102={1d,67u} r103={1d,66u} r104={8d} r105={8d} r106={8d} r113={1d,2u} r114={1d,4u} r115={1d,4u} r116={3d,5u} r118={1d,2u} r119={1d,14u} r120={1d,2u} r121={1d,6u} r122={3d,12u} r127={1d,4u} r128={1d,3u} r129={1d,3u} r130={1d,3u} r131={1d,2u} r132={2d,6u} r133={2d,7u} r134={1d,3u} r136={1d,7u} r137={3d,12u} r138={2d,7u} r139={1d,3u} r140={1d,3u} r150={2d,5u} r151={2d,5u} r156={2d,3u} r157={2d,3u} r161={2d,5u} r162={2d,11u} r165={2d,3u} r169={2d,5u} r176={2d,5u} r179={4d,7u} r180={4d,4u} r181={2d,5u} r182={2d,4u} r183={4d,1u} r184={1d,18u} r185={1d,7u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,1u} r214={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r222={1d,1u} r224={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r233={1d,1u} r237={1d,1u} r238={1d,1u} r240={1d,1u} r242={1d,1u} r243={1d,1u} r245={1d,1u} r247={1d,1u} r248={1d,1u} r250={1d,1u} r251={1d,12u} 
;;    total ref usage 1458{846d,612u,0e} in 431{423 regular + 8 call} insns.
(note 31 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 31 3 2 (set (reg/v/f:SI 184 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6172:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 185 [ ys ])
        (reg:SI 1 r1 [ ys ])) "../System/ugui.c":6172:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ys ])
        (nil)))
(note 4 3 33 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 33 4 34 2 (debug_marker) "../System/ugui.c":6173:4 -1
     (nil))
(insn 34 33 35 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 184 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6173:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 35 34 42 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 39)
            (pc))) "../System/ugui.c":6173:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1064400276 (nil)))
 -> 39)
(code_label 42 35 36 4 1190 (nil) [7 uses])
(note 36 42 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 36 39 4 (set (reg:SI 183 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6179:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 78
(code_label 39 17 40 5 1188 (nil) [1 uses])
(note 40 39 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 43 5 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 184 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_8(D)->state+0 S1 A32]))) "../System/ugui.c":6173:30 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 43 41 45 5 (set (reg:SI 188)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 2 [0x2]))) "../System/ugui.c":6173:23 90 {*arm_andsi3_insn}
     (nil))
(insn 45 43 46 5 (set (reg:SI 190)
        (zero_extend:SI (subreg:QI (reg:SI 188) 0))) "../System/ugui.c":6173:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 188)
        (nil)))
(insn 46 45 47 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 190)
            (const_int 0 [0]))) "../System/ugui.c":6173:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 190)
        (nil)))
(jump_insn 47 46 48 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../System/ugui.c":6173:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 42734932 (nil)))
 -> 42)
(note 48 47 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 49 48 50 7 (debug_marker) "../System/ugui.c":6175:7 -1
     (nil))
(insn 50 49 51 7 (set (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_8(D)->ys+0 S4 A32])
        (reg/v:SI 185 [ ys ])) "../System/ugui.c":6175:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 51 50 52 7 (debug_marker) "../System/ugui.c":6176:7 -1
     (nil))
(insn 52 51 53 7 (set (reg:SI 114 [ _2 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_8(D)->xs+0 S4 A32])) "../System/ugui.c":6176:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 52 54 7 (set (reg:SI 115 [ _3 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_8(D)->xe+0 S4 A32])) "../System/ugui.c":6176:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 55 7 (set (reg:SI 116 [ _4 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_8(D)->ye+0 S4 A32])) "../System/ugui.c":6176:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 55 54 56 7 (var_location:SI wnd (reg/v/f:SI 184 [ wnd ])) "../System/ugui.c":6176:12 -1
     (nil))
(debug_insn 56 55 57 7 (var_location:SI xs (reg:SI 114 [ _2 ])) "../System/ugui.c":6176:12 -1
     (nil))
(debug_insn 57 56 58 7 (var_location:SI ys (reg/v:SI 185 [ ys ])) "../System/ugui.c":6176:12 -1
     (nil))
(debug_insn 58 57 59 7 (var_location:SI xe (reg:SI 115 [ _3 ])) "../System/ugui.c":6176:12 -1
     (nil))
(debug_insn 59 58 60 7 (var_location:SI ye (reg:SI 116 [ _4 ])) "../System/ugui.c":6176:12 -1
     (nil))
(debug_insn 60 59 61 7 (debug_marker:BLK) "../System/ugui.c":5972:11 -1
     (nil))
(debug_insn 61 60 62 7 (debug_marker) "../System/ugui.c":5974:4 -1
     (nil))
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5975:4 -1
     (nil))
(debug_insn 63 62 64 7 (debug_marker) "../System/ugui.c":5977:4 -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker:BLK) "../System/ugui.c":5040:8 -1
     (nil))
(debug_insn 65 64 66 7 (debug_marker) "../System/ugui.c":5042:4 -1
     (nil))
(insn 66 65 67 7 (set (reg/f:SI 251)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":5042:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 7 (set (reg/f:SI 179 [ pretmp_169 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":5042:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 68 67 69 7 (set (reg:SI 118 [ _15 ])
        (mem:SI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                (const_int 4 [0x4])) [1 gui.91_14->x_dim+0 S4 A32])) "../System/ugui.c":5042:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 68 70 7 (set (reg/v:SI 119 [ xmax ])
        (plus:SI (reg:SI 118 [ _15 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5977:9 7 {*arm_addsi3}
     (nil))
(debug_insn 70 69 71 7 (var_location:SI xmax (reg/v:SI 119 [ xmax ])) "../System/ugui.c":5977:9 -1
     (nil))
(debug_insn 71 70 72 7 (debug_marker) "../System/ugui.c":5978:4 -1
     (nil))
(debug_insn 72 71 73 7 (debug_marker:BLK) "../System/ugui.c":5045:8 -1
     (nil))
(debug_insn 73 72 74 7 (debug_marker) "../System/ugui.c":5047:4 -1
     (nil))
(insn 74 73 75 7 (set (reg:SI 120 [ _17 ])
        (mem:SI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                (const_int 8 [0x8])) [1 gui.91_14->y_dim+0 S4 A32])) "../System/ugui.c":5047:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 7 (set (reg/v:SI 121 [ ymax ])
        (plus:SI (reg:SI 120 [ _17 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5978:9 7 {*arm_addsi3}
     (nil))
(debug_insn 76 75 77 7 (var_location:SI ymax (reg/v:SI 121 [ ymax ])) "../System/ugui.c":5978:9 -1
     (nil))
(debug_insn 77 76 78 7 (debug_marker) "../System/ugui.c":5980:4 -1
     (nil))
(debug_insn 78 77 81 7 (debug_marker) "../System/ugui.c":5983:7 -1
     (nil))
(insn 81 78 82 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _2 ])
            (const_int 0 [0]))) "../System/ugui.c":5983:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 82 81 83 7 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5983:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 7838316 (nil)))
 -> 42)
(note 83 82 86 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 86 83 87 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 185 [ ys ])
            (const_int 0 [0]))) "../System/ugui.c":5983:21 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 87 86 88 8 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5983:21 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 7838316 (nil)))
 -> 42)
(note 88 87 89 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 90 9 (debug_marker) "../System/ugui.c":5984:7 -1
     (nil))
(insn 90 89 91 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (reg/v:SI 119 [ xmax ]))) "../System/ugui.c":5984:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 91 90 92 9 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5984:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 11166916 (nil)))
 -> 42)
(note 92 91 93 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (reg/v:SI 121 [ ymax ]))) "../System/ugui.c":5984:24 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 94 93 95 10 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5984:24 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 11166916 (nil)))
 -> 42)
(note 95 94 96 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 96 95 97 11 (debug_marker) "../System/ugui.c":5985:7 -1
     (nil))
(debug_insn 97 96 98 11 (var_location:SI pos (minus:SI (reg:SI 115 [ _3 ])
        (reg:SI 114 [ _2 ]))) "../System/ugui.c":5985:11 -1
     (nil))
(debug_insn 98 97 99 11 (debug_marker) "../System/ugui.c":5986:7 -1
     (nil))
(insn 99 98 102 11 (set (reg:SI 192 [ pos ])
        (minus:SI (reg:SI 115 [ _3 ])
            (reg:SI 114 [ _2 ]))) "../System/ugui.c":5985:11 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(insn 102 99 103 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 192 [ pos ])
            (const_int 9 [0x9]))) "../System/ugui.c":5986:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 192 [ pos ])
        (nil)))
(jump_insn 103 102 104 11 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5986:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 11166916 (nil)))
 -> 42)
(note 104 103 105 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 12 (debug_marker) "../System/ugui.c":5987:7 -1
     (nil))
(debug_insn 106 105 107 12 (var_location:SI pos (minus:SI (reg:SI 116 [ _4 ])
        (reg/v:SI 185 [ ys ]))) "../System/ugui.c":5987:11 -1
     (nil))
(debug_insn 107 106 108 12 (debug_marker) "../System/ugui.c":5988:7 -1
     (nil))
(insn 108 107 111 12 (set (reg:SI 193 [ pos ])
        (minus:SI (reg:SI 116 [ _4 ])
            (reg/v:SI 185 [ ys ]))) "../System/ugui.c":5987:11 45 {*arm_subsi3_insn}
     (nil))
(insn 111 108 112 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 193 [ pos ])
            (const_int 9 [0x9]))) "../System/ugui.c":5988:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 193 [ pos ])
        (nil)))
(jump_insn 112 111 113 12 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5988:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 21474844 (nil)))
 -> 42)
(note 113 112 114 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 114 113 115 13 (debug_marker) "../System/ugui.c":5991:7 -1
     (nil))
(debug_insn 115 114 116 13 (debug_marker) "../System/ugui.c":5992:7 -1
     (nil))
(debug_insn 116 115 117 13 (debug_marker) "../System/ugui.c":5993:7 -1
     (nil))
(debug_insn 117 116 118 13 (debug_marker) "../System/ugui.c":5994:7 -1
     (nil))
(debug_insn 118 117 119 13 (debug_marker) "../System/ugui.c":5996:7 -1
     (nil))
(insn 119 118 121 13 (set (reg:SI 194)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 8 [0x8]))) "../System/ugui.c":5996:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 121 119 122 13 (set (reg:SI 196)
        (zero_extend:SI (subreg:QI (reg:SI 194) 0))) "../System/ugui.c":5996:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 194)
        (nil)))
(insn 122 121 123 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0]))) "../System/ugui.c":5996:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 196)
        (nil)))
(jump_insn 123 122 124 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 646)
            (pc))) "../System/ugui.c":5996:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 646)
(note 124 123 125 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 125 124 126 14 (set (reg/f:SI 197 [ gui.91_14->active_window ])
        (mem/f:SI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                (const_int 28 [0x1c])) [5 gui.91_14->active_window+0 S4 A32])) "../System/ugui.c":5996:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 127 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 184 [ wnd ])
            (reg/f:SI 197 [ gui.91_14->active_window ]))) "../System/ugui.c":5996:45 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 197 [ gui.91_14->active_window ])
        (nil)))
(jump_insn 127 126 128 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 650)
            (pc))) "../System/ugui.c":5996:45 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 650)
(note 128 127 129 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 15 (debug_marker) "../System/ugui.c":5998:10 -1
     (nil))
(insn 130 129 131 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 185 [ ys ])
            (const_int 0 [0]))) "../System/ugui.c":5998:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 131 130 132 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 216)
            (pc))) "../System/ugui.c":5998:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 216)
(note 132 131 133 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 133 132 134 17 (debug_marker) "../System/ugui.c":5998:25 -1
     (nil))
(insn 134 133 135 17 (set (reg:SI 127 [ _25 ])
        (plus:SI (reg/v:SI 185 [ ys ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5998:25 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 185 [ ys ])
        (nil)))
(insn 135 134 136 17 (set (reg:SI 128 [ _26 ])
        (mem:SI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                (const_int 108 [0x6c])) [1 gui.91_14->desktop_color+0 S4 A32])) "../System/ugui.c":5998:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 136 135 137 17 (var_location:SI x1 (const_int 0 [0])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 137 136 138 17 (var_location:SI y1 (const_int 0 [0])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 138 137 139 17 (var_location:SI x2 (reg/v:SI 119 [ xmax ])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 139 138 140 17 (var_location:SI y2 (reg:SI 127 [ _25 ])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 140 139 141 17 (var_location:SI c (reg:SI 128 [ _26 ])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 141 140 142 17 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 142 141 143 17 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 143 142 146 17 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 146 143 147 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 119 [ xmax ])
            (const_int 0 [0]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 147 146 150 17 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 575)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 575)
(note 150 147 21 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 21 150 22 18 (set (reg/v:SI 182 [ x2 ])
        (reg/v:SI 119 [ xmax ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 588 18 (set (reg/v:SI 181 [ x1 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 70
(code_label 588 22 151 19 1223 (nil) [1 uses])
(note 151 588 152 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 152 151 153 19 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 153 152 154 19 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 128 [ _26 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 154 153 155 19 (set (reg/f:SI 198 [ gui.91_14->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                (const_int 124 [0x7c])) [10 gui.91_14->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 179 [ pretmp_169 ])
        (nil)))
(insn 155 154 156 19 (set (reg:SI 3 r3)
        (reg:SI 127 [ _25 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 156 155 157 19 (set (reg:SI 2 r2)
        (reg/v:SI 182 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 157 156 158 19 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 158 157 159 19 (set (reg:SI 0 r0)
        (reg/v:SI 181 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 159 158 160 19 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 198 [ gui.91_14->driver[1].driver ]) [0 *_51 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 198 [ gui.91_14->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 160 159 162 19 (set (reg:SI 199)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 162 160 163 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 199)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))
(jump_insn 163 162 164 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 203)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 203)
(note 164 163 165 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 165 164 183 20 (set (reg:SI 116 [ _4 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_8(D)->ye+0 S4 A32])) "../System/ugui.c":5999:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 29
(code_label 183 165 168 21 1195 (nil) [1 uses])
(note 168 183 170 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 170 168 213 21 (set (reg/f:SI 179 [ pretmp_169 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 213 170 171 22 1198 (nil) [0 uses])
(note 171 213 172 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 172 171 173 22 (var_location:SI n (reg/v:SI 150 [ n ])) -1
     (nil))
(debug_insn 173 172 174 22 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 174 173 175 22 (set (reg/f:SI 201 [ prephitmp_174->pset ])
        (mem/f:SI (reg/f:SI 179 [ pretmp_169 ]) [3 prephitmp_174->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 179 [ pretmp_169 ])
        (nil)))
(insn 175 174 176 22 (set (reg:SI 2 r2)
        (reg:SI 128 [ _26 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 176 175 177 22 (set (reg:SI 1 r1)
        (reg/v:SI 151 [ m ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 177 176 178 22 (set (reg:SI 0 r0)
        (reg/v:SI 150 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 178 177 179 22 (parallel [
            (call (mem:SI (reg/f:SI 201 [ prephitmp_174->pset ]) [0 *_58 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 201 [ prephitmp_174->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 179 178 180 22 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 180 179 181 22 (set (reg/v:SI 150 [ n ])
        (plus:SI (reg/v:SI 150 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 181 180 182 22 (var_location:SI n (reg/v:SI 150 [ n ])) -1
     (nil))
(debug_insn 182 181 184 22 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 184 182 185 22 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ n ])
            (reg/v:SI 182 [ x2 ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 185 184 186 22 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 183)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032164 (nil)))
 -> 183)
(note 186 185 187 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 187 186 188 23 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 188 187 189 23 (set (reg/v:SI 151 [ m ])
        (plus:SI (reg/v:SI 151 [ m ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 189 188 190 23 (var_location:SI m (reg/v:SI 151 [ m ])) -1
     (nil))
(debug_insn 190 189 191 23 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 191 190 192 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127 [ _25 ])
            (reg/v:SI 151 [ m ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 192 191 193 23 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 197)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032164 (nil)))
 -> 197)
(note 193 192 194 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 194 193 197 24 (set (reg:SI 116 [ _4 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_8(D)->ye+0 S4 A32])) "../System/ugui.c":5999:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 29
(code_label 197 194 198 25 1196 (nil) [1 uses])
(note 198 197 200 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 200 198 203 25 (set (reg/f:SI 179 [ pretmp_169 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
      ; pc falls through to BB 28
(code_label 203 200 204 26 1194 (nil) [1 uses])
(note 204 203 206 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 206 204 596 26 (set (reg/f:SI 179 [ pretmp_169 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 596 206 207 27 1224 (nil) [0 uses])
(note 207 596 6 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 6 207 208 27 (set (reg/v:SI 151 [ m ])
        (const_int 0 [0])) "../System/ugui.c":6172:1 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 208 6 209 28 1197 (nil) [0 uses])
(note 209 208 210 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 210 209 211 28 (var_location:SI m (reg/v:SI 151 [ m ])) -1
     (nil))
(debug_insn 211 210 212 28 (var_location:SI n (reg/v:SI 181 [ x1 ])) -1
     (nil))
(debug_insn 212 211 5 28 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 5 212 216 28 (set (reg/v:SI 150 [ n ])
        (reg/v:SI 181 [ x1 ])) "../System/ugui.c":6172:1 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 22
(code_label 216 5 217 29 1191 (nil) [1 uses])
(note 217 216 218 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 218 217 219 29 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 219 218 220 29 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 220 219 221 29 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 221 220 222 29 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 222 221 223 29 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 223 222 224 29 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 224 223 225 29 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 225 224 226 29 (debug_marker) "../System/ugui.c":5999:10 -1
     (nil))
(insn 226 225 227 29 (set (reg/v:SI 162 [ m ])
        (plus:SI (reg:SI 116 [ _4 ])
            (const_int 1 [0x1]))) "../System/ugui.c":5999:14 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 227 226 228 29 (var_location:SI pos (reg/v:SI 162 [ m ])) "../System/ugui.c":5999:14 -1
     (nil))
(debug_insn 228 227 229 29 (debug_marker) "../System/ugui.c":6000:10 -1
     (nil))
(insn 229 228 230 29 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 121 [ ymax ])
            (reg/v:SI 162 [ m ]))) "../System/ugui.c":6000:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 230 229 298 29 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 246)
            (pc))) "../System/ugui.c":6000:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 246)
(code_label 298 230 231 30 1205 (nil) [1 uses])
(note 231 298 232 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 232 231 233 30 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 233 232 234 30 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 234 233 235 30 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 235 234 236 30 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 236 235 237 30 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 237 236 238 30 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 238 237 239 30 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 239 238 240 30 (debug_marker) "../System/ugui.c":6001:10 -1
     (nil))
(insn 240 239 241 30 (set (reg:SI 131 [ _31 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_8(D)->xs+0 S4 A32])) "../System/ugui.c":6001:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 241 240 242 30 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 131 [ _31 ])
            (const_int 0 [0]))) "../System/ugui.c":6001:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 242 241 246 30 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 335)
            (pc))) "../System/ugui.c":6001:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 335)
      ; pc falls through to BB 57
(code_label 246 242 247 32 1199 (nil) [1 uses])
(note 247 246 248 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 248 247 250 32 (debug_marker) "../System/ugui.c":6000:31 -1
     (nil))
(insn 250 248 251 32 (set (reg/f:SI 129 [ gui.210_29 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":6000:65 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 251 250 252 32 (set (reg:SI 130 [ _30 ])
        (mem:SI (plus:SI (reg/f:SI 129 [ gui.210_29 ])
                (const_int 108 [0x6c])) [1 gui.210_29->desktop_color+0 S4 A32])) "../System/ugui.c":6000:31 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 252 251 253 32 (var_location:SI x1 (const_int 0 [0])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 253 252 254 32 (var_location:SI y1 (reg/v:SI 162 [ m ])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 254 253 255 32 (var_location:SI x2 (reg/v:SI 119 [ xmax ])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 255 254 256 32 (var_location:SI y2 (reg/v:SI 121 [ ymax ])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 256 255 257 32 (var_location:SI c (reg:SI 130 [ _30 ])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 257 256 258 32 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 258 257 259 32 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 259 258 262 32 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 262 259 263 32 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 119 [ xmax ])
            (const_int 0 [0]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 263 262 264 32 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 654)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 654)
(note 264 263 9 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 9 264 10 33 (set (reg/v:SI 156 [ x1 ])
        (reg/v:SI 119 [ xmax ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 654 33 (set (reg/v:SI 157 [ x2 ])
        (const_int 0 [0])) "../System/ugui.c":4625:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 35
(code_label 654 10 653 34 1230 (nil) [1 uses])
(note 653 654 7 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 7 653 8 34 (set (reg/v:SI 157 [ x2 ])
        (reg/v:SI 119 [ xmax ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 265 34 (set (reg/v:SI 156 [ x1 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 265 8 266 35 1202 (nil) [0 uses])
(note 266 265 267 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 267 266 268 35 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 268 267 269 35 (var_location:SI x2 (reg/v:SI 157 [ x2 ])) -1
     (nil))
(debug_insn 269 268 270 35 (var_location:SI x1 (reg/v:SI 156 [ x1 ])) -1
     (nil))
(debug_insn 270 269 271 35 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(debug_insn 271 270 272 35 (var_location:SI y2 (reg/v:SI 121 [ ymax ])) -1
     (nil))
(debug_insn 272 271 273 35 (var_location:SI y1 (reg/v:SI 162 [ m ])) -1
     (nil))
(debug_insn 273 272 274 35 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 274 273 276 35 (set (reg:SI 206 [ gui.210_29->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 129 [ gui.210_29 ])
                    (const_int 128 [0x80])) [0 gui.210_29->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 276 274 278 35 (set (reg:SI 207)
        (and:SI (reg:SI 206 [ gui.210_29->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 206 [ gui.210_29->driver[1].state ])
        (nil)))
(insn 278 276 279 35 (set (reg:SI 209)
        (zero_extend:SI (subreg:QI (reg:SI 207) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 207)
        (nil)))
(insn 279 278 280 35 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 209)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 209)
        (nil)))
(jump_insn 280 279 301 35 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 286)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 286)
(code_label 301 280 281 37 1206 (nil) [0 uses])
(note 281 301 282 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 282 281 283 37 (var_location:SI m (reg/v:SI 162 [ m ])) -1
     (nil))
(debug_insn 283 282 286 37 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
      ; pc falls through to BB 40
(code_label 286 283 287 38 1203 (nil) [1 uses])
(note 287 286 288 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 288 287 289 38 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 289 288 290 38 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 130 [ _30 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 290 289 291 38 (set (reg/f:SI 210 [ gui.210_29->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 129 [ gui.210_29 ])
                (const_int 124 [0x7c])) [10 gui.210_29->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 129 [ gui.210_29 ])
        (nil)))
(insn 291 290 292 38 (set (reg:SI 3 r3)
        (reg/v:SI 121 [ ymax ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 121 [ ymax ])
        (nil)))
(insn 292 291 293 38 (set (reg:SI 2 r2)
        (reg/v:SI 157 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 293 292 294 38 (set (reg:SI 1 r1)
        (reg/v:SI 162 [ m ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 294 293 295 38 (set (reg:SI 0 r0)
        (reg/v:SI 156 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 295 294 296 38 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 210 [ gui.210_29->driver[1].driver ]) [0 *_68 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 210 [ gui.210_29->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 296 295 299 38 (set (reg:SI 211)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 299 296 300 38 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 211)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 211)
        (nil)))
(jump_insn 300 299 305 38 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 298)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 298)
      ; pc falls through to BB 37
(code_label 305 300 306 40 1204 (nil) [1 uses])
(note 306 305 307 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 307 306 11 40 (var_location:SI m (reg/v:SI 162 [ m ])) -1
     (nil))
(insn 11 307 322 40 (set (reg/v:SI 161 [ n ])
        (reg/v:SI 156 [ x1 ])) "../System/ugui.c":4643:13 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 322 11 308 41 1207 (nil) [1 uses])
(note 308 322 309 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 309 308 310 41 (var_location:SI n (reg/v:SI 161 [ n ])) -1
     (nil))
(debug_insn 310 309 312 41 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 312 310 313 41 (set (reg/f:SI 213 [ gui ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 313 312 314 41 (set (reg/f:SI 214 [ gui.6_74->pset ])
        (mem/f:SI (reg/f:SI 213 [ gui ]) [3 gui.6_74->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 213 [ gui ])
        (nil)))
(insn 314 313 315 41 (set (reg:SI 2 r2)
        (reg:SI 130 [ _30 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 315 314 316 41 (set (reg:SI 1 r1)
        (reg/v:SI 162 [ m ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 316 315 317 41 (set (reg:SI 0 r0)
        (reg/v:SI 161 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 317 316 318 41 (parallel [
            (call (mem:SI (reg/f:SI 214 [ gui.6_74->pset ]) [0 *_75 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 214 [ gui.6_74->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 318 317 319 41 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 319 318 320 41 (set (reg/v:SI 161 [ n ])
        (plus:SI (reg/v:SI 161 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 320 319 321 41 (var_location:SI n (reg/v:SI 161 [ n ])) -1
     (nil))
(debug_insn 321 320 323 41 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 323 321 324 41 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 157 [ x2 ])
            (reg/v:SI 161 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 324 323 325 41 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 322)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032164 (nil)))
 -> 322)
(note 325 324 326 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 326 325 327 42 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 327 326 328 42 (set (reg/v:SI 162 [ m ])
        (plus:SI (reg/v:SI 162 [ m ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 328 327 329 42 (var_location:SI m (reg/v:SI 162 [ m ])) -1
     (nil))
(debug_insn 329 328 330 42 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 330 329 331 42 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _17 ])
            (reg/v:SI 162 [ m ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 331 330 335 42 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 305)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 305)
      ; pc falls through to BB 30
(code_label 335 331 336 43 1200 (nil) [1 uses])
(note 336 335 337 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(debug_insn 337 336 338 43 (debug_marker) "../System/ugui.c":6001:25 -1
     (nil))
(insn 338 337 339 43 (set (reg/v:SI 122 [ y1 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_8(D)->ys+0 S4 A32])) "../System/ugui.c":6001:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 339 338 340 43 (set (reg/v:SI 132 [ x2 ])
        (plus:SI (reg:SI 131 [ _31 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":6001:25 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 131 [ _31 ])
        (nil)))
(insn 340 339 342 43 (set (reg/v:SI 133 [ y2 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_8(D)->ye+0 S4 A32])) "../System/ugui.c":6001:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 342 340 343 43 (set (reg/f:SI 180 [ prephitmp_182 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":6001:71 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 343 342 344 43 (set (reg:SI 134 [ _36 ])
        (mem:SI (plus:SI (reg/f:SI 180 [ prephitmp_182 ])
                (const_int 108 [0x6c])) [1 gui.211_35->desktop_color+0 S4 A32])) "../System/ugui.c":6001:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 344 343 345 43 (var_location:SI x1 (const_int 0 [0])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 345 344 346 43 (var_location:SI y1 (reg/v:SI 122 [ y1 ])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 346 345 347 43 (var_location:SI x2 (reg/v:SI 132 [ x2 ])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 347 346 348 43 (var_location:SI y2 (reg/v:SI 133 [ y2 ])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 348 347 349 43 (var_location:SI c (reg:SI 134 [ _36 ])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 349 348 350 43 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 350 349 351 43 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 351 350 354 43 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 354 351 355 43 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 132 [ x2 ])
            (const_int 0 [0]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 355 354 356 43 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 658)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 658)
(note 356 355 13 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 13 356 14 44 (set (reg/v:SI 165 [ x1 ])
        (reg/v:SI 132 [ x2 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 132 [ x2 ])
        (nil)))
(insn 14 13 658 44 (set (reg/v:SI 132 [ x2 ])
        (const_int 0 [0])) "../System/ugui.c":4625:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 46
(code_label 658 14 657 45 1231 (nil) [1 uses])
(note 657 658 12 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 12 657 357 45 (set (reg/v:SI 165 [ x1 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 357 12 358 46 1208 (nil) [0 uses])
(note 358 357 359 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(debug_insn 359 358 360 46 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 360 359 361 46 (var_location:SI x2 (reg/v:SI 132 [ x2 ])) -1
     (nil))
(debug_insn 361 360 362 46 (var_location:SI x1 (reg/v:SI 165 [ x1 ])) -1
     (nil))
(debug_insn 362 361 363 46 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 363 362 364 46 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ y1 ])
            (reg/v:SI 133 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 364 363 368 46 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 619)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 619)
      ; pc falls through to BB 76
(note 368 364 369 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 369 368 370 47 (var_location:SI m (reg/v:SI 122 [ y1 ])) -1
     (nil))
(debug_insn 370 369 371 47 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 371 370 372 47 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ y1 ])
            (reg/v:SI 133 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 372 371 627 47 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 393)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673228 (nil)))
 -> 393)
      ; pc falls through to BB 57
(code_label 627 372 376 48 1226 (nil) [1 uses])
(note 376 627 377 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(debug_insn 377 376 378 48 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 378 377 379 48 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 134 [ _36 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 379 378 380 48 (set (reg/f:SI 216 [ gui.211_35->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 180 [ prephitmp_182 ])
                (const_int 124 [0x7c])) [10 gui.211_35->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 180 [ prephitmp_182 ])
        (nil)))
(insn 380 379 381 48 (set (reg:SI 3 r3)
        (reg/v:SI 133 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 381 380 382 48 (set (reg:SI 2 r2)
        (reg/v:SI 132 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 382 381 383 48 (set (reg:SI 1 r1)
        (reg/v:SI 122 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 383 382 384 48 (set (reg:SI 0 r0)
        (reg/v:SI 165 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 384 383 385 48 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 216 [ gui.211_35->driver[1].driver ]) [0 *_85 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 216 [ gui.211_35->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 385 384 387 48 (set (reg:SI 217)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 387 385 388 48 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 217)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))
(jump_insn 388 387 393 48 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 435)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 435)
      ; pc falls through to BB 47
(code_label 393 388 394 50 1211 (nil) [1 uses])
(note 394 393 396 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 396 394 635 50 (set (reg/f:SI 180 [ prephitmp_182 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 635 396 397 51 1227 (nil) [0 uses])
(note 397 635 398 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(debug_insn 398 397 432 51 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(code_label 432 398 399 52 1215 (nil) [0 uses])
(note 399 432 400 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(debug_insn 400 399 15 52 (var_location:SI m (reg/v:SI 122 [ y1 ])) -1
     (nil))
(insn 15 400 418 52 (set (reg/v:SI 169 [ n ])
        (reg/v:SI 165 [ x1 ])) "../System/ugui.c":4643:13 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 418 15 401 53 1214 (nil) [0 uses])
(note 401 418 402 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(debug_insn 402 401 403 53 (var_location:SI n (reg/v:SI 169 [ n ])) -1
     (nil))
(debug_insn 403 402 404 53 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 404 403 405 53 (set (reg/f:SI 219 [ prephitmp_182->pset ])
        (mem/f:SI (reg/f:SI 180 [ prephitmp_182 ]) [3 prephitmp_182->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 180 [ prephitmp_182 ])
        (nil)))
(insn 405 404 406 53 (set (reg:SI 2 r2)
        (reg:SI 134 [ _36 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 406 405 407 53 (set (reg:SI 1 r1)
        (reg/v:SI 122 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 407 406 408 53 (set (reg:SI 0 r0)
        (reg/v:SI 169 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 408 407 409 53 (parallel [
            (call (mem:SI (reg/f:SI 219 [ prephitmp_182->pset ]) [0 *_92 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 219 [ prephitmp_182->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 409 408 410 53 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 410 409 411 53 (set (reg/v:SI 169 [ n ])
        (plus:SI (reg/v:SI 169 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 411 410 412 53 (var_location:SI n (reg/v:SI 169 [ n ])) -1
     (nil))
(debug_insn 412 411 413 53 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 413 412 414 53 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 132 [ x2 ])
            (reg/v:SI 169 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 414 413 415 53 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 421)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 132709668 (nil)))
 -> 421)
(note 415 414 417 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 417 415 421 54 (set (reg/f:SI 180 [ prephitmp_182 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
      ; pc falls through to BB 53
(code_label 421 417 422 55 1213 (nil) [1 uses])
(note 422 421 423 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(debug_insn 423 422 424 55 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 424 423 425 55 (set (reg/v:SI 122 [ y1 ])
        (plus:SI (reg/v:SI 122 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 425 424 426 55 (var_location:SI m (reg/v:SI 122 [ y1 ])) -1
     (nil))
(debug_insn 426 425 427 55 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 427 426 428 55 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 133 [ y2 ])
            (reg/v:SI 122 [ y1 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 428 427 429 55 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 435)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 435)
(note 429 428 431 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 431 429 435 56 (set (reg/f:SI 180 [ prephitmp_182 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
      ; pc falls through to BB 52
(code_label 435 431 436 57 1201 (nil) [2 uses])
(note 436 435 437 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(debug_insn 437 436 438 57 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 438 437 439 57 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 439 438 440 57 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 440 439 441 57 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 441 440 442 57 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 442 441 443 57 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 443 442 444 57 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 444 443 445 57 (debug_marker) "../System/ugui.c":6002:10 -1
     (nil))
(insn 445 444 446 57 (set (reg:SI 222 [ wnd_8(D)->xe ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_8(D)->xe+0 S4 A32])) "../System/ugui.c":6002:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 446 445 447 57 (set (reg/v:SI 136 [ pos ])
        (plus:SI (reg:SI 222 [ wnd_8(D)->xe ])
            (const_int 1 [0x1]))) "../System/ugui.c":6002:14 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 222 [ wnd_8(D)->xe ])
        (nil)))
(debug_insn 447 446 448 57 (var_location:SI pos (reg/v:SI 136 [ pos ])) "../System/ugui.c":6002:14 -1
     (nil))
(debug_insn 448 447 449 57 (debug_marker) "../System/ugui.c":6003:10 -1
     (nil))
(insn 449 448 450 57 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 119 [ xmax ])
            (reg/v:SI 136 [ pos ]))) "../System/ugui.c":6003:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 450 449 451 57 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 536)
            (pc))) "../System/ugui.c":6003:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 536)
(note 451 450 452 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(debug_insn 452 451 453 58 (debug_marker) "../System/ugui.c":6003:31 -1
     (nil))
(insn 453 452 454 58 (set (reg/v:SI 137 [ y1 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_8(D)->ys+0 S4 A32])) "../System/ugui.c":6003:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 454 453 456 58 (set (reg/v:SI 138 [ y2 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_8(D)->ye+0 S4 A32])) "../System/ugui.c":6003:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 456 454 457 58 (set (reg/f:SI 139 [ gui.212_41 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":6003:73 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 457 456 458 58 (set (reg:SI 140 [ _42 ])
        (mem:SI (plus:SI (reg/f:SI 139 [ gui.212_41 ])
                (const_int 108 [0x6c])) [1 gui.212_41->desktop_color+0 S4 A32])) "../System/ugui.c":6003:31 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 458 457 459 58 (var_location:SI x1 (reg/v:SI 136 [ pos ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 459 458 460 58 (var_location:SI y1 (reg/v:SI 137 [ y1 ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 460 459 461 58 (var_location:SI x2 (reg/v:SI 119 [ xmax ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 461 460 462 58 (var_location:SI y2 (reg/v:SI 138 [ y2 ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 462 461 463 58 (var_location:SI c (reg:SI 140 [ _42 ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 463 462 464 58 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 464 463 465 58 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 465 464 466 58 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(debug_insn 466 465 467 58 (var_location:SI x2 (reg/v:SI 119 [ xmax ])) -1
     (nil))
(debug_insn 467 466 468 58 (var_location:SI x1 (reg/v:SI 136 [ pos ])) -1
     (nil))
(debug_insn 468 467 469 58 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 469 468 470 58 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 137 [ y1 ])
            (reg/v:SI 138 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 470 469 474 58 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 600)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 600)
      ; pc falls through to BB 73
(note 474 470 475 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(debug_insn 475 474 476 59 (var_location:SI m (reg/v:SI 137 [ y1 ])) -1
     (nil))
(debug_insn 476 475 477 59 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 477 476 478 59 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 137 [ y1 ])
            (reg/v:SI 138 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 478 477 608 59 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 526)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673228 (nil)))
 -> 526)
      ; pc falls through to BB 66
(code_label 608 478 482 60 1225 (nil) [1 uses])
(note 482 608 483 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(debug_insn 483 482 484 60 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 484 483 485 60 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 140 [ _42 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 485 484 486 60 (set (reg/f:SI 224 [ gui.212_41->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 139 [ gui.212_41 ])
                (const_int 124 [0x7c])) [10 gui.212_41->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 139 [ gui.212_41 ])
        (nil)))
(insn 486 485 487 60 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 487 486 488 60 (set (reg:SI 2 r2)
        (reg/v:SI 119 [ xmax ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 119 [ xmax ])
        (nil)))
(insn 488 487 489 60 (set (reg:SI 1 r1)
        (reg/v:SI 137 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 489 488 490 60 (set (reg:SI 0 r0)
        (reg/v:SI 136 [ pos ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 490 489 491 60 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 224 [ gui.212_41->driver[1].driver ]) [0 *_102 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 224 [ gui.212_41->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 491 490 493 60 (set (reg:SI 225)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 493 491 494 60 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 225)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 225)
        (nil)))
(jump_insn 494 493 513 60 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 536)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 536)
      ; pc falls through to BB 59
(code_label 513 494 499 62 1221 (nil) [1 uses])
(note 499 513 500 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(debug_insn 500 499 501 62 (var_location:SI n (reg/v:SI 176 [ n ])) -1
     (nil))
(debug_insn 501 500 503 62 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 503 501 504 62 (set (reg/f:SI 227 [ gui ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 504 503 505 62 (set (reg/f:SI 228 [ gui.6_108->pset ])
        (mem/f:SI (reg/f:SI 227 [ gui ]) [3 gui.6_108->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 227 [ gui ])
        (nil)))
(insn 505 504 506 62 (set (reg:SI 2 r2)
        (reg:SI 140 [ _42 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 506 505 507 62 (set (reg:SI 1 r1)
        (reg/v:SI 137 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 507 506 508 62 (set (reg:SI 0 r0)
        (reg/v:SI 176 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 508 507 509 62 (parallel [
            (call (mem:SI (reg/f:SI 228 [ gui.6_108->pset ]) [0 *_109 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 228 [ gui.6_108->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 509 508 510 62 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 510 509 511 62 (set (reg/v:SI 176 [ n ])
        (plus:SI (reg/v:SI 176 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 511 510 512 62 (var_location:SI n (reg/v:SI 176 [ n ])) -1
     (nil))
(debug_insn 512 511 514 62 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 514 512 515 62 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ _15 ])
            (reg/v:SI 176 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 515 514 516 62 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 513)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 513)
(note 516 515 517 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(debug_insn 517 516 518 63 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 518 517 519 63 (set (reg/v:SI 137 [ y1 ])
        (plus:SI (reg/v:SI 137 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 519 518 520 63 (var_location:SI m (reg/v:SI 137 [ y1 ])) -1
     (nil))
(debug_insn 520 519 521 63 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 521 520 522 63 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 137 [ y1 ])
            (reg/v:SI 138 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 522 521 526 63 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 529)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 529)
      ; pc falls through to BB 66
(code_label 526 522 527 64 1219 (nil) [1 uses])
(note 527 526 528 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(debug_insn 528 527 529 64 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(code_label 529 528 530 65 1222 (nil) [1 uses])
(note 530 529 531 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(debug_insn 531 530 532 65 (var_location:SI m (reg/v:SI 137 [ y1 ])) -1
     (nil))
(debug_insn 532 531 533 65 (var_location:SI n (reg/v:SI 136 [ pos ])) -1
     (nil))
(debug_insn 533 532 16 65 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 16 533 536 65 (set (reg/v:SI 176 [ n ])
        (reg/v:SI 136 [ pos ])) "../System/ugui.c":4643:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 62
(code_label 536 16 537 66 1216 (nil) [2 uses])
(note 537 536 538 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(debug_insn 538 537 539 66 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 539 538 540 66 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 540 539 541 66 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 541 540 542 66 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 542 541 543 66 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 543 542 544 66 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 544 543 545 66 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 545 544 546 66 (debug_marker) "../System/ugui.c":6005:10 -1
     (nil))
(debug_insn 546 545 547 66 (debug_marker) "../System/ugui.c":6006:10 -1
     (nil))
(insn 547 546 549 66 (set (reg:SI 230 [ wnd_8(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 184 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_8(D)->state+0 S1 A32]))) "../System/ugui.c":6005:21 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 549 547 551 66 (set (reg:SI 231)
        (and:SI (reg:SI 230 [ wnd_8(D)->state ])
            (const_int -65 [0xffffffffffffffbf]))) "../System/ugui.c":6005:21 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 230 [ wnd_8(D)->state ])
        (nil)))
(insn 551 549 553 66 (set (reg:SI 233)
        (ior:SI (reg:SI 231)
            (const_int 32 [0x20]))) "../System/ugui.c":6006:21 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 231)
        (nil)))
(insn 553 551 554 66 (set (mem:QI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 8 [0x8])) [0 wnd_8(D)->state+0 S1 A32])
        (subreg:QI (reg:SI 233) 0)) "../System/ugui.c":6006:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 233)
        (expr_list:REG_DEAD (reg/v/f:SI 184 [ wnd ])
            (nil))))
(debug_insn 554 553 555 66 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6176:12 -1
     (nil))
(debug_insn 555 554 556 66 (var_location:SI xs (clobber (const_int 0 [0]))) "../System/ugui.c":6176:12 -1
     (nil))
(debug_insn 556 555 557 66 (var_location:SI ys (clobber (const_int 0 [0]))) "../System/ugui.c":6176:12 -1
     (nil))
(debug_insn 557 556 558 66 (var_location:SI xe (clobber (const_int 0 [0]))) "../System/ugui.c":6176:12 -1
     (nil))
(debug_insn 558 557 559 66 (var_location:SI ye (clobber (const_int 0 [0]))) "../System/ugui.c":6176:12 -1
     (nil))
(debug_insn 559 558 560 66 (var_location:SI pos (clobber (const_int 0 [0]))) "../System/ugui.c":6176:12 -1
     (nil))
(debug_insn 560 559 561 66 (var_location:SI xmax (clobber (const_int 0 [0]))) "../System/ugui.c":6176:12 -1
     (nil))
(debug_insn 561 560 18 66 (var_location:SI ymax (clobber (const_int 0 [0]))) "../System/ugui.c":6176:12 -1
     (nil))
(insn 18 561 646 66 (set (reg:SI 183 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6177:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 78
(code_label 646 18 645 67 1228 (nil) [1 uses])
(note 645 646 19 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 19 645 650 67 (set (reg:SI 183 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6177:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 78
(code_label 650 19 649 68 1229 (nil) [1 uses])
(note 649 650 20 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 20 649 564 68 (set (reg:SI 183 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6177:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 564 20 565 68 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6176:12 -1
     (nil))
(debug_insn 565 564 566 68 (var_location:SI xs (clobber (const_int 0 [0]))) "../System/ugui.c":6176:12 -1
     (nil))
(debug_insn 566 565 567 68 (var_location:SI ys (clobber (const_int 0 [0]))) "../System/ugui.c":6176:12 -1
     (nil))
(debug_insn 567 566 568 68 (var_location:SI xe (clobber (const_int 0 [0]))) "../System/ugui.c":6176:12 -1
     (nil))
(debug_insn 568 567 569 68 (var_location:SI ye (clobber (const_int 0 [0]))) "../System/ugui.c":6176:12 -1
     (nil))
(debug_insn 569 568 570 68 (var_location:SI pos (clobber (const_int 0 [0]))) "../System/ugui.c":6176:12 -1
     (nil))
(debug_insn 570 569 571 68 (var_location:SI xmax (clobber (const_int 0 [0]))) "../System/ugui.c":6176:12 -1
     (nil))
(debug_insn 571 570 575 68 (var_location:SI ymax (clobber (const_int 0 [0]))) "../System/ugui.c":6176:12 -1
     (nil))
      ; pc falls through to BB 78
(code_label 575 571 576 69 1192 (nil) [1 uses])
(note 576 575 23 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 23 576 24 69 (set (reg/v:SI 181 [ x1 ])
        (reg/v:SI 119 [ xmax ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 577 69 (set (reg/v:SI 182 [ x2 ])
        (const_int 0 [0])) "../System/ugui.c":4625:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 577 24 578 70 1193 (nil) [0 uses])
(note 578 577 579 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(debug_insn 579 578 580 70 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 580 579 581 70 (var_location:SI x2 (reg/v:SI 182 [ x2 ])) -1
     (nil))
(debug_insn 581 580 582 70 (var_location:SI x1 (reg/v:SI 181 [ x1 ])) -1
     (nil))
(debug_insn 582 581 583 70 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(debug_insn 583 582 584 70 (var_location:SI x2 (reg/v:SI 182 [ x2 ])) -1
     (nil))
(debug_insn 584 583 585 70 (var_location:SI x1 (reg/v:SI 181 [ x1 ])) -1
     (nil))
(debug_insn 585 584 586 70 (var_location:SI y2 (reg:SI 127 [ _25 ])) -1
     (nil))
(debug_insn 586 585 587 70 (var_location:SI y1 (const_int 0 [0])) -1
     (nil))
(debug_insn 587 586 589 70 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 589 587 591 70 (set (reg:SI 237 [ gui.91_14->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                    (const_int 128 [0x80])) [0 gui.91_14->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 591 589 593 70 (set (reg:SI 238)
        (and:SI (reg:SI 237 [ gui.91_14->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 237 [ gui.91_14->driver[1].state ])
        (nil)))
(insn 593 591 594 70 (set (reg:SI 240)
        (zero_extend:SI (subreg:QI (reg:SI 238) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 238)
        (nil)))
(insn 594 593 595 70 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 240)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))
(jump_insn 595 594 600 70 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 588)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 588)
      ; pc falls through to BB 27
(code_label 600 595 601 72 1217 (nil) [1 uses])
(note 601 600 25 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 25 601 26 72 (set (reg:SI 186 [ y1 ])
        (reg/v:SI 137 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 137 [ y1 ])
        (nil)))
(insn 26 25 27 72 (set (reg/v:SI 137 [ y1 ])
        (reg/v:SI 138 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 138 [ y2 ])
        (nil)))
(insn 27 26 602 72 (set (reg/v:SI 138 [ y2 ])
        (reg:SI 186 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 186 [ y1 ])
        (nil)))
(code_label 602 27 603 73 1218 (nil) [0 uses])
(note 603 602 604 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(debug_insn 604 603 605 73 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 605 604 606 73 (var_location:SI y2 (reg/v:SI 138 [ y2 ])) -1
     (nil))
(debug_insn 606 605 607 73 (var_location:SI y1 (reg/v:SI 137 [ y1 ])) -1
     (nil))
(debug_insn 607 606 609 73 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 609 607 611 73 (set (reg:SI 242 [ gui.212_41->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 139 [ gui.212_41 ])
                    (const_int 128 [0x80])) [0 gui.212_41->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 611 609 613 73 (set (reg:SI 243)
        (and:SI (reg:SI 242 [ gui.212_41->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 242 [ gui.212_41->driver[1].state ])
        (nil)))
(insn 613 611 614 73 (set (reg:SI 245)
        (zero_extend:SI (subreg:QI (reg:SI 243) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 243)
        (nil)))
(insn 614 613 615 73 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 245)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 245)
        (nil)))
(jump_insn 615 614 619 73 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 608)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870908 (nil)))
 -> 608)
      ; pc falls through to BB 64
(code_label 619 615 620 75 1209 (nil) [1 uses])
(note 620 619 28 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 28 620 29 75 (set (reg:SI 187 [ y1 ])
        (reg/v:SI 122 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 122 [ y1 ])
        (nil)))
(insn 29 28 30 75 (set (reg/v:SI 122 [ y1 ])
        (reg/v:SI 133 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ y2 ])
        (nil)))
(insn 30 29 621 75 (set (reg/v:SI 133 [ y2 ])
        (reg:SI 187 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 187 [ y1 ])
        (nil)))
(code_label 621 30 622 76 1210 (nil) [0 uses])
(note 622 621 623 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(debug_insn 623 622 624 76 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 624 623 625 76 (var_location:SI y2 (reg/v:SI 133 [ y2 ])) -1
     (nil))
(debug_insn 625 624 626 76 (var_location:SI y1 (reg/v:SI 122 [ y1 ])) -1
     (nil))
(debug_insn 626 625 628 76 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 628 626 630 76 (set (reg:SI 247 [ gui.211_35->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 180 [ prephitmp_182 ])
                    (const_int 128 [0x80])) [0 gui.211_35->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 630 628 632 76 (set (reg:SI 248)
        (and:SI (reg:SI 247 [ gui.211_35->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 247 [ gui.211_35->driver[1].state ])
        (nil)))
(insn 632 630 633 76 (set (reg:SI 250)
        (zero_extend:SI (subreg:QI (reg:SI 248) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 248)
        (nil)))
(insn 633 632 634 76 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 250)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 250)
        (nil)))
(jump_insn 634 633 642 76 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 627)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870908 (nil)))
 -> 627)
      ; pc falls through to BB 51
(note 642 634 640 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(insn 640 642 641 78 (set (reg/i:SI 0 r0)
        (reg:SI 183 [ <retval> ])) "../System/ugui.c":6180:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 183 [ <retval> ])
        (nil)))
(insn 641 640 0 78 (use (reg/i:SI 0 r0)) "../System/ugui.c":6180:1 -1
     (nil))

;; Function UG_WindowSetXEnd (UG_WindowSetXEnd, funcdef_no=64, decl_uid=5996, cgraph_uid=65, symbol_order=76)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 68 n_edges 104 count 80 (  1.2)


UG_WindowSetXEnd

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 642
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={18d,15u} r1={17d,9u} r2={17d,8u} r3={13d,4u} r7={1d,67u} r12={16d} r13={1d,83u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={45d,37u} r101={8d} r102={1d,67u} r103={1d,66u} r104={8d} r105={8d} r106={8d} r113={1d,2u} r114={1d,4u} r115={1d,6u} r116={3d,5u} r118={1d,2u} r119={1d,14u} r120={1d,2u} r121={1d,6u} r122={3d,12u} r127={1d,4u} r128={1d,3u} r129={1d,3u} r130={1d,3u} r131={1d,2u} r132={2d,6u} r133={2d,7u} r134={1d,3u} r136={1d,7u} r137={3d,12u} r138={2d,7u} r139={1d,3u} r140={1d,3u} r150={2d,5u} r151={2d,5u} r156={2d,3u} r157={2d,3u} r161={2d,5u} r162={2d,11u} r165={2d,3u} r169={2d,5u} r176={2d,5u} r179={4d,7u} r180={4d,4u} r181={2d,5u} r182={2d,4u} r183={4d,1u} r184={1d,18u} r185={1d,5u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,1u} r214={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r222={1d,1u} r224={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r233={1d,1u} r237={1d,1u} r238={1d,1u} r240={1d,1u} r242={1d,1u} r243={1d,1u} r245={1d,1u} r247={1d,1u} r248={1d,1u} r250={1d,1u} r251={1d,12u} 
;;    total ref usage 1458{846d,612u,0e} in 431{423 regular + 8 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 5 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 184 185
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 184 185
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185

( 10 11 2 5 7 8 9 12 )->[4]->( 78 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 183
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 183
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183

( 2 )->[5]->( 7 4 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u12(7){ }u13(13){ }u14(102){ }u15(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  def 	 100 [cc] 113 188 190
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185
;; live  gen 	 100 [cc] 113 188 190
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 184 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 184 185

( 5 )->[7]->( 4 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185
;; lr  def 	 100 [cc] 114 115 116 118 119 120 121 179 251
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 184 185
;; live  gen 	 100 [cc] 114 115 116 118 119 120 121 179 251
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251

( 7 )->[8]->( 4 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u45(7){ }u46(13){ }u47(102){ }u48(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251

( 8 )->[9]->( 4 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u51(7){ }u52(13){ }u53(102){ }u54(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 185
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251

( 9 )->[10]->( 4 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u58(7){ }u59(13){ }u60(102){ }u61(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251

( 10 )->[11]->( 4 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u65(7){ }u66(13){ }u67(102){ }u68(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 185
;; lr  def 	 100 [cc] 192
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc] 192
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 118 119 120 121 179 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 118 119 120 121 179 184 251

( 11 )->[12]->( 4 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u75(7){ }u76(13){ }u77(102){ }u78(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 118 119 120 121 179 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; lr  def 	 100 [cc] 193
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 118 119 120 121 179 184 251
;; live  gen 	 100 [cc] 193
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 118 119 120 121 179 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 118 119 120 121 179 184 251

( 12 )->[13]->( 14 67 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u85(7){ }u86(13){ }u87(102){ }u88(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 118 119 120 121 179 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 194 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 118 119 120 121 179 184 251
;; live  gen 	 100 [cc] 194 196
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120 121 179 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120 121 179 184 251

( 13 )->[14]->( 15 68 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u94(7){ }u95(13){ }u96(102){ }u97(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120 121 179 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 184
;; lr  def 	 100 [cc] 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120 121 179 184 251
;; live  gen 	 100 [cc] 197
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120 121 179 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120 121 179 184 251

( 14 )->[15]->( 17 29 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u102(7){ }u103(13){ }u104(102){ }u105(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120 121 179 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120 121 179 184 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120 121 179 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120 121 179 184 251

( 15 )->[17]->( 69 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u108(7){ }u109(13){ }u110(102){ }u111(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121 179 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 119 179
;; lr  def 	 100 [cc] 127 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121 179 184 251
;; live  gen 	 100 [cc] 127 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251

( 17 )->[18]->( 70 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u119(7){ }u120(13){ }u121(102){ }u122(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 181 182
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
;; live  gen 	 181 182
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251

( 70 )->[19]->( 20 26 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u124(7){ }u125(13){ }u126(102){ }u127(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 128 179 181 182
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 198 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 198 199
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 181 182 184 251

( 19 )->[20]->( 29 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u145(7){ }u146(13){ }u147(102){ }u148(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  def 	 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 251
;; live  gen 	 116
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251

( 22 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u150(7){ }u151(13){ }u152(102){ }u153(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 181 182 184 251
;; live  gen 	 179
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251

( 28 21 )->[22]->( 21 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u155(7){ }u156(13){ }u157(102){ }u158(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 150 151 179 182
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 150 201
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 150 201
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 181 182 184 251

( 22 )->[23]->( 25 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u174(7){ }u175(13){ }u176(102){ }u177(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 151
;; lr  def 	 100 [cc] 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
;; live  gen 	 100 [cc] 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251

( 23 )->[24]->( 29 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u183(7){ }u184(13){ }u185(102){ }u186(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  def 	 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 251
;; live  gen 	 116
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251

( 23 )->[25]->( 28 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u188(7){ }u189(13){ }u190(102){ }u191(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
;; live  gen 	 179
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251

( 19 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u193(7){ }u194(13){ }u195(102){ }u196(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 181 182 184 251
;; live  gen 	 179
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251

( 26 70 )->[27]->( 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u198(7){ }u199(13){ }u200(102){ }u201(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  gen 	 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251

( 27 25 )->[28]->( 22 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u202(7){ }u203(13){ }u204(102){ }u205(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181
;; lr  def 	 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
;; live  gen 	 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251

( 24 20 15 )->[29]->( 32 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u209(7){ }u210(13){ }u211(102){ }u212(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 121
;; lr  def 	 100 [cc] 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251
;; live  gen 	 100 [cc] 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 162 184 251

( 29 38 42 )->[30]->( 43 57 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u218(7){ }u219(13){ }u220(102){ }u221(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  def 	 100 [cc] 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 184 251
;; live  gen 	 100 [cc] 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 131 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 131 184 251

( 29 )->[32]->( 33 34 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u225(7){ }u226(13){ }u227(102){ }u228(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 251
;; lr  def 	 100 [cc] 129 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 162 184 251
;; live  gen 	 100 [cc] 129 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251

( 32 )->[33]->( 35 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u237(7){ }u238(13){ }u239(102){ }u240(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 156 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
;; live  gen 	 156 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251

( 32 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u242(7){ }u243(13){ }u244(102){ }u245(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 156 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
;; live  gen 	 156 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251

( 34 33 )->[35]->( 38 37 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u247(7){ }u248(13){ }u249(102){ }u250(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc] 206 207 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; live  gen 	 100 [cc] 206 207 209
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251

( 35 38 )->[37]->( 40 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u262(7){ }u263(13){ }u264(102){ }u265(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251

( 35 )->[38]->( 30 37 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u267(7){ }u268(13){ }u269(102){ }u270(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 156 157 162
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 210 211
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 210 211
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251

( 37 42 )->[40]->( 41 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u289(7){ }u290(13){ }u291(102){ }u292(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  gen 	 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251

( 40 41 )->[41]->( 41 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u295(7){ }u296(13){ }u297(102){ }u298(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 157 161 162 251
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 161 213 214
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 161 213 214
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251

( 41 )->[42]->( 40 30 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u315(7){ }u316(13){ }u317(102){ }u318(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 162
;; lr  def 	 100 [cc] 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  gen 	 100 [cc] 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251

( 30 )->[43]->( 44 45 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u324(7){ }u325(13){ }u326(102){ }u327(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 131 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 184 251
;; lr  def 	 100 [cc] 122 132 133 134 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 131 184 251
;; live  gen 	 100 [cc] 122 132 133 134 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251

( 43 )->[44]->( 46 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u339(7){ }u340(13){ }u341(102){ }u342(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 132 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
;; live  gen 	 132 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 43 )->[45]->( 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u344(7){ }u345(13){ }u346(102){ }u347(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
;; live  gen 	 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 45 44 )->[46]->( 75 76 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u348(7){ }u349(13){ }u350(102){ }u351(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 133
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 48 )->[47]->( 50 57 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u357(7){ }u358(13){ }u359(102){ }u360(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 133
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251

( 76 )->[48]->( 57 47 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u365(7){ }u366(13){ }u367(102){ }u368(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 132 133 134 165 180
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 216 217
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 216 217
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251

( 47 )->[50]->( 51 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u387(7){ }u388(13){ }u389(102){ }u390(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 50 76 )->[51]->( 52 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u392(7){ }u393(13){ }u394(102){ }u395(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 51 56 )->[52]->( 53 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u396(7){ }u397(13){ }u398(102){ }u399(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165
;; lr  def 	 169
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	 169
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251

( 52 54 )->[53]->( 54 55 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u402(7){ }u403(13){ }u404(102){ }u405(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 132 134 169 180
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 169 219
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 169 219
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 184 251

( 53 )->[54]->( 53 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u421(7){ }u422(13){ }u423(102){ }u424(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 184 251
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251

( 53 )->[55]->( 56 57 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u426(7){ }u427(13){ }u428(102){ }u429(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 133
;; lr  def 	 100 [cc] 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  gen 	 100 [cc] 122
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251

( 55 )->[56]->( 52 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u435(7){ }u436(13){ }u437(102){ }u438(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 30 48 55 47 )->[57]->( 58 66 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u440(7){ }u441(13){ }u442(102){ }u443(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 184
;; lr  def 	 100 [cc] 136 222
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 184 251
;; live  gen 	 100 [cc] 136 222
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 184 251

( 57 )->[58]->( 72 73 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u450(7){ }u451(13){ }u452(102){ }u453(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 251
;; lr  def 	 100 [cc] 137 138 139 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 184 251
;; live  gen 	 100 [cc] 137 138 139 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251

( 60 )->[59]->( 64 66 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u468(7){ }u469(13){ }u470(102){ }u471(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251

( 73 )->[60]->( 66 59 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u476(7){ }u477(13){ }u478(102){ }u479(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 136 137 138 139 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 224 225
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 224 225
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251

( 65 62 )->[62]->( 62 63 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u498(7){ }u499(13){ }u500(102){ }u501(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 137 140 176 251
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 176 227 228
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 176 227 228
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251

( 62 )->[63]->( 65 66 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u518(7){ }u519(13){ }u520(102){ }u521(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138
;; lr  def 	 100 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  gen 	 100 [cc] 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251

( 59 73 )->[64]->( 65 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u527(7){ }u528(13){ }u529(102){ }u530(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251

( 64 63 )->[65]->( 62 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u531(7){ }u532(13){ }u533(102){ }u534(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  gen 	 176
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251

( 59 60 57 63 )->[66]->( 78 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u538(7){ }u539(13){ }u540(102){ }u541(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  def 	 183 230 231 233
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; live  gen 	 183 230 231 233
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183

( 13 )->[67]->( 78 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u550(7){ }u551(13){ }u552(102){ }u553(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 183
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 183
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183

( 14 )->[68]->( 78 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u555(7){ }u556(13){ }u557(102){ }u558(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 183
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 183
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183

( 17 )->[69]->( 70 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u559(7){ }u560(13){ }u561(102){ }u562(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 181 182
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
;; live  gen 	 181 182
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251

( 69 18 )->[70]->( 19 27 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u564(7){ }u565(13){ }u566(102){ }u567(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179
;; lr  def 	 100 [cc] 237 238 240
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  gen 	 100 [cc] 237 238 240
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251

( 58 )->[72]->( 73 )
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u580(7){ }u581(13){ }u582(102){ }u583(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138
;; lr  def 	 137 138 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  gen 	 137 138 186
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251

( 72 58 )->[73]->( 60 64 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u587(7){ }u588(13){ }u589(102){ }u590(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  def 	 100 [cc] 242 243 245
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  gen 	 100 [cc] 242 243 245
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251

( 46 )->[75]->( 76 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u600(7){ }u601(13){ }u602(102){ }u603(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 133
;; lr  def 	 122 133 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	 122 133 187
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 75 46 )->[76]->( 48 51 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u607(7){ }u608(13){ }u609(102){ }u610(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; lr  def 	 100 [cc] 247 248 250
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	 100 [cc] 247 248 250
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 68 4 66 67 )->[78]->( 1 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u620(7){ }u621(13){ }u622(102){ }u623(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 78 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u626(0){ }u627(7){ }u628(13){ }u629(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 35 to worklist
  Adding insn 47 to worklist
  Adding insn 82 to worklist
  Adding insn 50 to worklist
  Adding insn 87 to worklist
  Adding insn 91 to worklist
  Adding insn 94 to worklist
  Adding insn 103 to worklist
  Adding insn 112 to worklist
  Adding insn 123 to worklist
  Adding insn 127 to worklist
  Adding insn 131 to worklist
  Adding insn 147 to worklist
  Adding insn 163 to worklist
  Adding insn 159 to worklist
  Adding insn 153 to worklist
  Adding insn 185 to worklist
  Adding insn 178 to worklist
  Adding insn 192 to worklist
  Adding insn 230 to worklist
  Adding insn 242 to worklist
  Adding insn 263 to worklist
  Adding insn 280 to worklist
  Adding insn 300 to worklist
  Adding insn 295 to worklist
  Adding insn 289 to worklist
  Adding insn 324 to worklist
  Adding insn 317 to worklist
  Adding insn 331 to worklist
  Adding insn 355 to worklist
  Adding insn 364 to worklist
  Adding insn 372 to worklist
  Adding insn 388 to worklist
  Adding insn 384 to worklist
  Adding insn 378 to worklist
  Adding insn 414 to worklist
  Adding insn 408 to worklist
  Adding insn 428 to worklist
  Adding insn 450 to worklist
  Adding insn 470 to worklist
  Adding insn 478 to worklist
  Adding insn 494 to worklist
  Adding insn 490 to worklist
  Adding insn 484 to worklist
  Adding insn 515 to worklist
  Adding insn 508 to worklist
  Adding insn 522 to worklist
  Adding insn 553 to worklist
  Adding insn 595 to worklist
  Adding insn 615 to worklist
  Adding insn 634 to worklist
  Adding insn 641 to worklist
Finished finding needed instructions:
processing block 78 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 640 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
  Adding insn 17 to worklist
processing block 66 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
  Adding insn 18 to worklist
  Adding insn 551 to worklist
  Adding insn 549 to worklist
  Adding insn 547 to worklist
processing block 63 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
  Adding insn 521 to worklist
  Adding insn 518 to worklist
processing block 62 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
  Adding insn 514 to worklist
  Adding insn 510 to worklist
  Adding insn 507 to worklist
  Adding insn 506 to worklist
  Adding insn 505 to worklist
  Adding insn 504 to worklist
  Adding insn 503 to worklist
processing block 65 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
  Adding insn 16 to worklist
processing block 64 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
processing block 59 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
  Adding insn 477 to worklist
processing block 60 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
  Adding insn 493 to worklist
  Adding insn 491 to worklist
  Adding insn 489 to worklist
  Adding insn 488 to worklist
  Adding insn 487 to worklist
  Adding insn 486 to worklist
  Adding insn 485 to worklist
processing block 73 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
  Adding insn 614 to worklist
  Adding insn 613 to worklist
  Adding insn 611 to worklist
  Adding insn 609 to worklist
processing block 72 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
processing block 58 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
  Adding insn 469 to worklist
  Adding insn 457 to worklist
  Adding insn 456 to worklist
  Adding insn 454 to worklist
  Adding insn 453 to worklist
processing block 57 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 184 251
  Adding insn 449 to worklist
  Adding insn 446 to worklist
  Adding insn 445 to worklist
processing block 54 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
  Adding insn 417 to worklist
processing block 56 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 431 to worklist
processing block 55 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
  Adding insn 427 to worklist
  Adding insn 424 to worklist
processing block 53 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 184 251
  Adding insn 413 to worklist
  Adding insn 410 to worklist
  Adding insn 407 to worklist
  Adding insn 406 to worklist
  Adding insn 405 to worklist
  Adding insn 404 to worklist
processing block 52 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
  Adding insn 15 to worklist
processing block 51 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
processing block 50 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 396 to worklist
processing block 47 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
  Adding insn 371 to worklist
processing block 48 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
  Adding insn 387 to worklist
  Adding insn 385 to worklist
  Adding insn 383 to worklist
  Adding insn 382 to worklist
  Adding insn 381 to worklist
  Adding insn 380 to worklist
  Adding insn 379 to worklist
processing block 76 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 633 to worklist
  Adding insn 632 to worklist
  Adding insn 630 to worklist
  Adding insn 628 to worklist
processing block 75 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
processing block 46 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 363 to worklist
processing block 44 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 14 to worklist
  Adding insn 13 to worklist
processing block 45 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 12 to worklist
processing block 43 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
  Adding insn 354 to worklist
  Adding insn 343 to worklist
  Adding insn 342 to worklist
  Adding insn 340 to worklist
  Adding insn 339 to worklist
  Adding insn 338 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 131 184 251
  Adding insn 241 to worklist
  Adding insn 240 to worklist
processing block 42 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
  Adding insn 330 to worklist
  Adding insn 327 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
  Adding insn 323 to worklist
  Adding insn 319 to worklist
  Adding insn 316 to worklist
  Adding insn 315 to worklist
  Adding insn 314 to worklist
  Adding insn 313 to worklist
  Adding insn 312 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
  Adding insn 11 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
  Adding insn 299 to worklist
  Adding insn 296 to worklist
  Adding insn 294 to worklist
  Adding insn 293 to worklist
  Adding insn 292 to worklist
  Adding insn 291 to worklist
  Adding insn 290 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
  Adding insn 279 to worklist
  Adding insn 278 to worklist
  Adding insn 276 to worklist
  Adding insn 274 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
  Adding insn 10 to worklist
  Adding insn 9 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
  Adding insn 8 to worklist
  Adding insn 7 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
  Adding insn 262 to worklist
  Adding insn 251 to worklist
  Adding insn 250 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 162 184 251
  Adding insn 229 to worklist
  Adding insn 226 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251
  Adding insn 165 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
  Adding insn 170 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
  Adding insn 200 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118 119 120 121 184 251
  Adding insn 194 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
  Adding insn 191 to worklist
  Adding insn 188 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 181 182 184 251
  Adding insn 184 to worklist
  Adding insn 180 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
  Adding insn 174 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
  Adding insn 5 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
  Adding insn 6 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
  Adding insn 206 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 181 182 184 251
  Adding insn 162 to worklist
  Adding insn 160 to worklist
  Adding insn 158 to worklist
  Adding insn 157 to worklist
  Adding insn 156 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
processing block 70 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
  Adding insn 594 to worklist
  Adding insn 593 to worklist
  Adding insn 591 to worklist
  Adding insn 589 to worklist
processing block 69 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
  Adding insn 24 to worklist
  Adding insn 23 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
  Adding insn 22 to worklist
  Adding insn 21 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
  Adding insn 146 to worklist
  Adding insn 135 to worklist
  Adding insn 134 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120 121 179 184 251
  Adding insn 130 to worklist
processing block 68 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
  Adding insn 20 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120 121 179 184 251
  Adding insn 126 to worklist
  Adding insn 125 to worklist
processing block 67 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
  Adding insn 19 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 118 119 120 121 179 184 251
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 119 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 118 119 120 121 179 184 251
  Adding insn 111 to worklist
  Adding insn 108 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 118 119 120 121 179 184 251
  Adding insn 102 to worklist
  Adding insn 99 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
  Adding insn 93 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
  Adding insn 90 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
  Adding insn 86 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
  Adding insn 81 to worklist
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 184 185
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185
  Adding insn 34 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 68 n_edges 104 count 80 (  1.2)
;; Following path with 5 sets: 2 
;; Following path with 5 sets: 5 
;; Following path with 32 sets: 7 
;; Following path with 2 sets: 8 
;; Following path with 3 sets: 9 
;; Following path with 2 sets: 10 
;; Following path with 6 sets: 11 
;; Following path with 6 sets: 12 
;; Following path with 9 sets: 13 
;; Following path with 1 sets: 67 
;; Following path with 3 sets: 14 
;; Following path with 9 sets: 68 
;; Following path with 3 sets: 15 
;; Following path with 13 sets: 17 
;; Following path with 2 sets: 18 
;; Following path with 2 sets: 69 
;; Following path with 14 sets: 70 
;; Following path with 13 sets: 19 
;; Following path with 1 sets: 26 
;; Following path with 1 sets: 27 
;; Following path with 4 sets: 28 
;; Following path with 15 sets: 22 
;; Following path with 6 sets: 23 
;; Following path with 1 sets: 24 
;; Following path with 1 sets: 25 
;; Following path with 1 sets: 21 
;; Following path with 1 sets: 20 
;; Following path with 13 sets: 29 
;; Following path with 13 sets: 32 
;; Following path with 2 sets: 34 
;; Following path with 2 sets: 33 
;; Following path with 12 sets: 35 
;; Following path with 13 sets: 38 
;; Following path with 2 sets: 37 
;; Following path with 2 sets: 40 
;; Following path with 16 sets: 41 
;; Following path with 6 sets: 42 
;; Following path with 11 sets: 30 
;; Following path with 16 sets: 43 
;; Following path with 1 sets: 45 
;; Following path with 2 sets: 44 
;; Following path with 6 sets: 46 
;; Following path with 3 sets: 75 
;; Following path with 9 sets: 76 
;; Following path with 13 sets: 48 
;; Following path with 4 sets: 47 
;; Following path with 1 sets: 50 
;; Following path with 1 sets: 51 
;; Following path with 2 sets: 52 
;; Following path with 15 sets: 53 
;; Following path with 6 sets: 55 
;; Following path with 1 sets: 56 
;; Following path with 1 sets: 54 
;; Following path with 14 sets: 57 
;; Following path with 18 sets: 58 
;; Following path with 3 sets: 72 
;; Following path with 9 sets: 73 
;; Following path with 13 sets: 60 
;; Following path with 4 sets: 59 
;; Following path with 1 sets: 64 
;; Following path with 4 sets: 65 
;; Following path with 16 sets: 62 
;; Following path with 6 sets: 63 
;; Following path with 22 sets: 66 
;; Following path with 1 sets: 4 
;; Following path with 2 sets: 78 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowSetXEnd

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={18d,15u} r1={17d,9u} r2={17d,8u} r3={13d,4u} r7={1d,67u} r12={16d} r13={1d,83u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={45d,37u} r101={8d} r102={1d,67u} r103={1d,66u} r104={8d} r105={8d} r106={8d} r113={1d,2u} r114={1d,4u} r115={1d,6u} r116={3d,5u} r118={1d,2u} r119={1d,14u} r120={1d,2u} r121={1d,6u} r122={3d,12u} r127={1d,4u} r128={1d,3u} r129={1d,3u} r130={1d,3u} r131={1d,2u} r132={2d,6u} r133={2d,7u} r134={1d,3u} r136={1d,7u} r137={3d,12u} r138={2d,7u} r139={1d,3u} r140={1d,3u} r150={2d,5u} r151={2d,5u} r156={2d,3u} r157={2d,3u} r161={2d,5u} r162={2d,11u} r165={2d,3u} r169={2d,5u} r176={2d,5u} r179={4d,7u} r180={4d,4u} r181={2d,5u} r182={2d,4u} r183={4d,1u} r184={1d,18u} r185={1d,5u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,1u} r214={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r222={1d,1u} r224={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r233={1d,1u} r237={1d,1u} r238={1d,1u} r240={1d,1u} r242={1d,1u} r243={1d,1u} r245={1d,1u} r247={1d,1u} r248={1d,1u} r250={1d,1u} r251={1d,12u} 
;;    total ref usage 1458{846d,612u,0e} in 431{423 regular + 8 call} insns.
(note 31 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 31 3 2 (set (reg/v/f:SI 184 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6183:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 185 [ xe ])
        (reg:SI 1 r1 [ xe ])) "../System/ugui.c":6183:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ xe ])
        (nil)))
(note 4 3 33 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 33 4 34 2 (debug_marker) "../System/ugui.c":6184:4 -1
     (nil))
(insn 34 33 35 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 184 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6184:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 35 34 42 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 39)
            (pc))) "../System/ugui.c":6184:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1064400276 (nil)))
 -> 39)
(code_label 42 35 36 4 1276 (nil) [7 uses])
(note 36 42 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 36 39 4 (set (reg:SI 183 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6190:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 78
(code_label 39 17 40 5 1274 (nil) [1 uses])
(note 40 39 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 43 5 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 184 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_8(D)->state+0 S1 A32]))) "../System/ugui.c":6184:30 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 43 41 45 5 (set (reg:SI 188)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 2 [0x2]))) "../System/ugui.c":6184:23 90 {*arm_andsi3_insn}
     (nil))
(insn 45 43 46 5 (set (reg:SI 190)
        (zero_extend:SI (subreg:QI (reg:SI 188) 0))) "../System/ugui.c":6184:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 188)
        (nil)))
(insn 46 45 47 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 190)
            (const_int 0 [0]))) "../System/ugui.c":6184:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 190)
        (nil)))
(jump_insn 47 46 48 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../System/ugui.c":6184:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 42734932 (nil)))
 -> 42)
(note 48 47 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 49 48 50 7 (debug_marker) "../System/ugui.c":6186:7 -1
     (nil))
(insn 50 49 51 7 (set (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_8(D)->xe+0 S4 A32])
        (reg/v:SI 185 [ xe ])) "../System/ugui.c":6186:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 51 50 52 7 (debug_marker) "../System/ugui.c":6187:7 -1
     (nil))
(insn 52 51 53 7 (set (reg:SI 114 [ _2 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_8(D)->xs+0 S4 A32])) "../System/ugui.c":6187:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 52 54 7 (set (reg:SI 115 [ _3 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_8(D)->ys+0 S4 A32])) "../System/ugui.c":6187:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 55 7 (set (reg:SI 116 [ _4 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_8(D)->ye+0 S4 A32])) "../System/ugui.c":6187:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 55 54 56 7 (var_location:SI wnd (reg/v/f:SI 184 [ wnd ])) "../System/ugui.c":6187:12 -1
     (nil))
(debug_insn 56 55 57 7 (var_location:SI xs (reg:SI 114 [ _2 ])) "../System/ugui.c":6187:12 -1
     (nil))
(debug_insn 57 56 58 7 (var_location:SI ys (reg:SI 115 [ _3 ])) "../System/ugui.c":6187:12 -1
     (nil))
(debug_insn 58 57 59 7 (var_location:SI xe (reg/v:SI 185 [ xe ])) "../System/ugui.c":6187:12 -1
     (nil))
(debug_insn 59 58 60 7 (var_location:SI ye (reg:SI 116 [ _4 ])) "../System/ugui.c":6187:12 -1
     (nil))
(debug_insn 60 59 61 7 (debug_marker:BLK) "../System/ugui.c":5972:11 -1
     (nil))
(debug_insn 61 60 62 7 (debug_marker) "../System/ugui.c":5974:4 -1
     (nil))
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5975:4 -1
     (nil))
(debug_insn 63 62 64 7 (debug_marker) "../System/ugui.c":5977:4 -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker:BLK) "../System/ugui.c":5040:8 -1
     (nil))
(debug_insn 65 64 66 7 (debug_marker) "../System/ugui.c":5042:4 -1
     (nil))
(insn 66 65 67 7 (set (reg/f:SI 251)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":5042:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 7 (set (reg/f:SI 179 [ pretmp_169 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":5042:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 68 67 69 7 (set (reg:SI 118 [ _15 ])
        (mem:SI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                (const_int 4 [0x4])) [1 gui.91_14->x_dim+0 S4 A32])) "../System/ugui.c":5042:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 68 70 7 (set (reg/v:SI 119 [ xmax ])
        (plus:SI (reg:SI 118 [ _15 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5977:9 7 {*arm_addsi3}
     (nil))
(debug_insn 70 69 71 7 (var_location:SI xmax (reg/v:SI 119 [ xmax ])) "../System/ugui.c":5977:9 -1
     (nil))
(debug_insn 71 70 72 7 (debug_marker) "../System/ugui.c":5978:4 -1
     (nil))
(debug_insn 72 71 73 7 (debug_marker:BLK) "../System/ugui.c":5045:8 -1
     (nil))
(debug_insn 73 72 74 7 (debug_marker) "../System/ugui.c":5047:4 -1
     (nil))
(insn 74 73 75 7 (set (reg:SI 120 [ _17 ])
        (mem:SI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                (const_int 8 [0x8])) [1 gui.91_14->y_dim+0 S4 A32])) "../System/ugui.c":5047:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 7 (set (reg/v:SI 121 [ ymax ])
        (plus:SI (reg:SI 120 [ _17 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5978:9 7 {*arm_addsi3}
     (nil))
(debug_insn 76 75 77 7 (var_location:SI ymax (reg/v:SI 121 [ ymax ])) "../System/ugui.c":5978:9 -1
     (nil))
(debug_insn 77 76 78 7 (debug_marker) "../System/ugui.c":5980:4 -1
     (nil))
(debug_insn 78 77 81 7 (debug_marker) "../System/ugui.c":5983:7 -1
     (nil))
(insn 81 78 82 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _2 ])
            (const_int 0 [0]))) "../System/ugui.c":5983:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 82 81 83 7 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5983:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 7838316 (nil)))
 -> 42)
(note 83 82 86 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 86 83 87 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 0 [0]))) "../System/ugui.c":5983:21 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 87 86 88 8 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5983:21 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 7838316 (nil)))
 -> 42)
(note 88 87 89 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 90 9 (debug_marker) "../System/ugui.c":5984:7 -1
     (nil))
(insn 90 89 91 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 185 [ xe ])
            (reg/v:SI 119 [ xmax ]))) "../System/ugui.c":5984:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 91 90 92 9 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5984:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 11166916 (nil)))
 -> 42)
(note 92 91 93 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (reg/v:SI 121 [ ymax ]))) "../System/ugui.c":5984:24 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 94 93 95 10 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5984:24 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 11166916 (nil)))
 -> 42)
(note 95 94 96 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 96 95 97 11 (debug_marker) "../System/ugui.c":5985:7 -1
     (nil))
(debug_insn 97 96 98 11 (var_location:SI pos (minus:SI (reg/v:SI 185 [ xe ])
        (reg:SI 114 [ _2 ]))) "../System/ugui.c":5985:11 -1
     (nil))
(debug_insn 98 97 99 11 (debug_marker) "../System/ugui.c":5986:7 -1
     (nil))
(insn 99 98 102 11 (set (reg:SI 192 [ pos ])
        (minus:SI (reg/v:SI 185 [ xe ])
            (reg:SI 114 [ _2 ]))) "../System/ugui.c":5985:11 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 185 [ xe ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(insn 102 99 103 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 192 [ pos ])
            (const_int 9 [0x9]))) "../System/ugui.c":5986:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 192 [ pos ])
        (nil)))
(jump_insn 103 102 104 11 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5986:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 11166916 (nil)))
 -> 42)
(note 104 103 105 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 12 (debug_marker) "../System/ugui.c":5987:7 -1
     (nil))
(debug_insn 106 105 107 12 (var_location:SI pos (minus:SI (reg:SI 116 [ _4 ])
        (reg:SI 115 [ _3 ]))) "../System/ugui.c":5987:11 -1
     (nil))
(debug_insn 107 106 108 12 (debug_marker) "../System/ugui.c":5988:7 -1
     (nil))
(insn 108 107 111 12 (set (reg:SI 193 [ pos ])
        (minus:SI (reg:SI 116 [ _4 ])
            (reg:SI 115 [ _3 ]))) "../System/ugui.c":5987:11 45 {*arm_subsi3_insn}
     (nil))
(insn 111 108 112 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 193 [ pos ])
            (const_int 9 [0x9]))) "../System/ugui.c":5988:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 193 [ pos ])
        (nil)))
(jump_insn 112 111 113 12 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5988:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 21474844 (nil)))
 -> 42)
(note 113 112 114 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 114 113 115 13 (debug_marker) "../System/ugui.c":5991:7 -1
     (nil))
(debug_insn 115 114 116 13 (debug_marker) "../System/ugui.c":5992:7 -1
     (nil))
(debug_insn 116 115 117 13 (debug_marker) "../System/ugui.c":5993:7 -1
     (nil))
(debug_insn 117 116 118 13 (debug_marker) "../System/ugui.c":5994:7 -1
     (nil))
(debug_insn 118 117 119 13 (debug_marker) "../System/ugui.c":5996:7 -1
     (nil))
(insn 119 118 121 13 (set (reg:SI 194)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 8 [0x8]))) "../System/ugui.c":5996:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 121 119 122 13 (set (reg:SI 196)
        (zero_extend:SI (subreg:QI (reg:SI 194) 0))) "../System/ugui.c":5996:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 194)
        (nil)))
(insn 122 121 123 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0]))) "../System/ugui.c":5996:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 196)
        (nil)))
(jump_insn 123 122 124 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 646)
            (pc))) "../System/ugui.c":5996:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 646)
(note 124 123 125 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 125 124 126 14 (set (reg/f:SI 197 [ gui.91_14->active_window ])
        (mem/f:SI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                (const_int 28 [0x1c])) [5 gui.91_14->active_window+0 S4 A32])) "../System/ugui.c":5996:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 127 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 184 [ wnd ])
            (reg/f:SI 197 [ gui.91_14->active_window ]))) "../System/ugui.c":5996:45 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 197 [ gui.91_14->active_window ])
        (nil)))
(jump_insn 127 126 128 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 650)
            (pc))) "../System/ugui.c":5996:45 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 650)
(note 128 127 129 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 15 (debug_marker) "../System/ugui.c":5998:10 -1
     (nil))
(insn 130 129 131 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 0 [0]))) "../System/ugui.c":5998:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 131 130 132 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 216)
            (pc))) "../System/ugui.c":5998:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 216)
(note 132 131 133 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 133 132 134 17 (debug_marker) "../System/ugui.c":5998:25 -1
     (nil))
(insn 134 133 135 17 (set (reg:SI 127 [ _25 ])
        (plus:SI (reg:SI 115 [ _3 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5998:25 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 135 134 136 17 (set (reg:SI 128 [ _26 ])
        (mem:SI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                (const_int 108 [0x6c])) [1 gui.91_14->desktop_color+0 S4 A32])) "../System/ugui.c":5998:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 136 135 137 17 (var_location:SI x1 (const_int 0 [0])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 137 136 138 17 (var_location:SI y1 (const_int 0 [0])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 138 137 139 17 (var_location:SI x2 (reg/v:SI 119 [ xmax ])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 139 138 140 17 (var_location:SI y2 (reg:SI 127 [ _25 ])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 140 139 141 17 (var_location:SI c (reg:SI 128 [ _26 ])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 141 140 142 17 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 142 141 143 17 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 143 142 146 17 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 146 143 147 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 119 [ xmax ])
            (const_int 0 [0]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 147 146 150 17 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 575)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 575)
(note 150 147 21 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 21 150 22 18 (set (reg/v:SI 182 [ x2 ])
        (reg/v:SI 119 [ xmax ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 588 18 (set (reg/v:SI 181 [ x1 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 70
(code_label 588 22 151 19 1309 (nil) [1 uses])
(note 151 588 152 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 152 151 153 19 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 153 152 154 19 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 128 [ _26 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 154 153 155 19 (set (reg/f:SI 198 [ gui.91_14->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                (const_int 124 [0x7c])) [10 gui.91_14->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 179 [ pretmp_169 ])
        (nil)))
(insn 155 154 156 19 (set (reg:SI 3 r3)
        (reg:SI 127 [ _25 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 156 155 157 19 (set (reg:SI 2 r2)
        (reg/v:SI 182 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 157 156 158 19 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 158 157 159 19 (set (reg:SI 0 r0)
        (reg/v:SI 181 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 159 158 160 19 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 198 [ gui.91_14->driver[1].driver ]) [0 *_51 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 198 [ gui.91_14->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 160 159 162 19 (set (reg:SI 199)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 162 160 163 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 199)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))
(jump_insn 163 162 164 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 203)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 203)
(note 164 163 165 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 165 164 183 20 (set (reg:SI 116 [ _4 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_8(D)->ye+0 S4 A32])) "../System/ugui.c":5999:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 29
(code_label 183 165 168 21 1281 (nil) [1 uses])
(note 168 183 170 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 170 168 213 21 (set (reg/f:SI 179 [ pretmp_169 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 213 170 171 22 1284 (nil) [0 uses])
(note 171 213 172 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 172 171 173 22 (var_location:SI n (reg/v:SI 150 [ n ])) -1
     (nil))
(debug_insn 173 172 174 22 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 174 173 175 22 (set (reg/f:SI 201 [ prephitmp_174->pset ])
        (mem/f:SI (reg/f:SI 179 [ pretmp_169 ]) [3 prephitmp_174->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 179 [ pretmp_169 ])
        (nil)))
(insn 175 174 176 22 (set (reg:SI 2 r2)
        (reg:SI 128 [ _26 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 176 175 177 22 (set (reg:SI 1 r1)
        (reg/v:SI 151 [ m ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 177 176 178 22 (set (reg:SI 0 r0)
        (reg/v:SI 150 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 178 177 179 22 (parallel [
            (call (mem:SI (reg/f:SI 201 [ prephitmp_174->pset ]) [0 *_58 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 201 [ prephitmp_174->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 179 178 180 22 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 180 179 181 22 (set (reg/v:SI 150 [ n ])
        (plus:SI (reg/v:SI 150 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 181 180 182 22 (var_location:SI n (reg/v:SI 150 [ n ])) -1
     (nil))
(debug_insn 182 181 184 22 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 184 182 185 22 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ n ])
            (reg/v:SI 182 [ x2 ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 185 184 186 22 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 183)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032164 (nil)))
 -> 183)
(note 186 185 187 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 187 186 188 23 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 188 187 189 23 (set (reg/v:SI 151 [ m ])
        (plus:SI (reg/v:SI 151 [ m ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 189 188 190 23 (var_location:SI m (reg/v:SI 151 [ m ])) -1
     (nil))
(debug_insn 190 189 191 23 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 191 190 192 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127 [ _25 ])
            (reg/v:SI 151 [ m ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 192 191 193 23 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 197)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032164 (nil)))
 -> 197)
(note 193 192 194 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 194 193 197 24 (set (reg:SI 116 [ _4 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_8(D)->ye+0 S4 A32])) "../System/ugui.c":5999:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 29
(code_label 197 194 198 25 1282 (nil) [1 uses])
(note 198 197 200 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 200 198 203 25 (set (reg/f:SI 179 [ pretmp_169 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
      ; pc falls through to BB 28
(code_label 203 200 204 26 1280 (nil) [1 uses])
(note 204 203 206 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 206 204 596 26 (set (reg/f:SI 179 [ pretmp_169 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 596 206 207 27 1310 (nil) [0 uses])
(note 207 596 6 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 6 207 208 27 (set (reg/v:SI 151 [ m ])
        (const_int 0 [0])) "../System/ugui.c":6183:1 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 208 6 209 28 1283 (nil) [0 uses])
(note 209 208 210 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 210 209 211 28 (var_location:SI m (reg/v:SI 151 [ m ])) -1
     (nil))
(debug_insn 211 210 212 28 (var_location:SI n (reg/v:SI 181 [ x1 ])) -1
     (nil))
(debug_insn 212 211 5 28 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 5 212 216 28 (set (reg/v:SI 150 [ n ])
        (reg/v:SI 181 [ x1 ])) "../System/ugui.c":6183:1 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 22
(code_label 216 5 217 29 1277 (nil) [1 uses])
(note 217 216 218 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 218 217 219 29 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 219 218 220 29 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 220 219 221 29 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 221 220 222 29 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 222 221 223 29 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 223 222 224 29 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 224 223 225 29 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 225 224 226 29 (debug_marker) "../System/ugui.c":5999:10 -1
     (nil))
(insn 226 225 227 29 (set (reg/v:SI 162 [ m ])
        (plus:SI (reg:SI 116 [ _4 ])
            (const_int 1 [0x1]))) "../System/ugui.c":5999:14 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 227 226 228 29 (var_location:SI pos (reg/v:SI 162 [ m ])) "../System/ugui.c":5999:14 -1
     (nil))
(debug_insn 228 227 229 29 (debug_marker) "../System/ugui.c":6000:10 -1
     (nil))
(insn 229 228 230 29 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 121 [ ymax ])
            (reg/v:SI 162 [ m ]))) "../System/ugui.c":6000:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 230 229 298 29 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 246)
            (pc))) "../System/ugui.c":6000:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 246)
(code_label 298 230 231 30 1291 (nil) [1 uses])
(note 231 298 232 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 232 231 233 30 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 233 232 234 30 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 234 233 235 30 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 235 234 236 30 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 236 235 237 30 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 237 236 238 30 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 238 237 239 30 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 239 238 240 30 (debug_marker) "../System/ugui.c":6001:10 -1
     (nil))
(insn 240 239 241 30 (set (reg:SI 131 [ _31 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_8(D)->xs+0 S4 A32])) "../System/ugui.c":6001:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 241 240 242 30 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 131 [ _31 ])
            (const_int 0 [0]))) "../System/ugui.c":6001:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 242 241 246 30 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 335)
            (pc))) "../System/ugui.c":6001:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 335)
      ; pc falls through to BB 57
(code_label 246 242 247 32 1285 (nil) [1 uses])
(note 247 246 248 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 248 247 250 32 (debug_marker) "../System/ugui.c":6000:31 -1
     (nil))
(insn 250 248 251 32 (set (reg/f:SI 129 [ gui.210_29 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":6000:65 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 251 250 252 32 (set (reg:SI 130 [ _30 ])
        (mem:SI (plus:SI (reg/f:SI 129 [ gui.210_29 ])
                (const_int 108 [0x6c])) [1 gui.210_29->desktop_color+0 S4 A32])) "../System/ugui.c":6000:31 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 252 251 253 32 (var_location:SI x1 (const_int 0 [0])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 253 252 254 32 (var_location:SI y1 (reg/v:SI 162 [ m ])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 254 253 255 32 (var_location:SI x2 (reg/v:SI 119 [ xmax ])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 255 254 256 32 (var_location:SI y2 (reg/v:SI 121 [ ymax ])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 256 255 257 32 (var_location:SI c (reg:SI 130 [ _30 ])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 257 256 258 32 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 258 257 259 32 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 259 258 262 32 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 262 259 263 32 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 119 [ xmax ])
            (const_int 0 [0]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 263 262 264 32 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 654)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 654)
(note 264 263 9 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 9 264 10 33 (set (reg/v:SI 156 [ x1 ])
        (reg/v:SI 119 [ xmax ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 654 33 (set (reg/v:SI 157 [ x2 ])
        (const_int 0 [0])) "../System/ugui.c":4625:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 35
(code_label 654 10 653 34 1316 (nil) [1 uses])
(note 653 654 7 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 7 653 8 34 (set (reg/v:SI 157 [ x2 ])
        (reg/v:SI 119 [ xmax ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 265 34 (set (reg/v:SI 156 [ x1 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 265 8 266 35 1288 (nil) [0 uses])
(note 266 265 267 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 267 266 268 35 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 268 267 269 35 (var_location:SI x2 (reg/v:SI 157 [ x2 ])) -1
     (nil))
(debug_insn 269 268 270 35 (var_location:SI x1 (reg/v:SI 156 [ x1 ])) -1
     (nil))
(debug_insn 270 269 271 35 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(debug_insn 271 270 272 35 (var_location:SI y2 (reg/v:SI 121 [ ymax ])) -1
     (nil))
(debug_insn 272 271 273 35 (var_location:SI y1 (reg/v:SI 162 [ m ])) -1
     (nil))
(debug_insn 273 272 274 35 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 274 273 276 35 (set (reg:SI 206 [ gui.210_29->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 129 [ gui.210_29 ])
                    (const_int 128 [0x80])) [0 gui.210_29->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 276 274 278 35 (set (reg:SI 207)
        (and:SI (reg:SI 206 [ gui.210_29->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 206 [ gui.210_29->driver[1].state ])
        (nil)))
(insn 278 276 279 35 (set (reg:SI 209)
        (zero_extend:SI (subreg:QI (reg:SI 207) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 207)
        (nil)))
(insn 279 278 280 35 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 209)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 209)
        (nil)))
(jump_insn 280 279 301 35 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 286)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 286)
(code_label 301 280 281 37 1292 (nil) [0 uses])
(note 281 301 282 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 282 281 283 37 (var_location:SI m (reg/v:SI 162 [ m ])) -1
     (nil))
(debug_insn 283 282 286 37 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
      ; pc falls through to BB 40
(code_label 286 283 287 38 1289 (nil) [1 uses])
(note 287 286 288 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 288 287 289 38 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 289 288 290 38 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 130 [ _30 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 290 289 291 38 (set (reg/f:SI 210 [ gui.210_29->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 129 [ gui.210_29 ])
                (const_int 124 [0x7c])) [10 gui.210_29->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 129 [ gui.210_29 ])
        (nil)))
(insn 291 290 292 38 (set (reg:SI 3 r3)
        (reg/v:SI 121 [ ymax ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 121 [ ymax ])
        (nil)))
(insn 292 291 293 38 (set (reg:SI 2 r2)
        (reg/v:SI 157 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 293 292 294 38 (set (reg:SI 1 r1)
        (reg/v:SI 162 [ m ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 294 293 295 38 (set (reg:SI 0 r0)
        (reg/v:SI 156 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 295 294 296 38 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 210 [ gui.210_29->driver[1].driver ]) [0 *_68 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 210 [ gui.210_29->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 296 295 299 38 (set (reg:SI 211)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 299 296 300 38 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 211)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 211)
        (nil)))
(jump_insn 300 299 305 38 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 298)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 298)
      ; pc falls through to BB 37
(code_label 305 300 306 40 1290 (nil) [1 uses])
(note 306 305 307 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 307 306 11 40 (var_location:SI m (reg/v:SI 162 [ m ])) -1
     (nil))
(insn 11 307 322 40 (set (reg/v:SI 161 [ n ])
        (reg/v:SI 156 [ x1 ])) "../System/ugui.c":4643:13 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 322 11 308 41 1293 (nil) [1 uses])
(note 308 322 309 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 309 308 310 41 (var_location:SI n (reg/v:SI 161 [ n ])) -1
     (nil))
(debug_insn 310 309 312 41 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 312 310 313 41 (set (reg/f:SI 213 [ gui ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 313 312 314 41 (set (reg/f:SI 214 [ gui.6_74->pset ])
        (mem/f:SI (reg/f:SI 213 [ gui ]) [3 gui.6_74->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 213 [ gui ])
        (nil)))
(insn 314 313 315 41 (set (reg:SI 2 r2)
        (reg:SI 130 [ _30 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 315 314 316 41 (set (reg:SI 1 r1)
        (reg/v:SI 162 [ m ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 316 315 317 41 (set (reg:SI 0 r0)
        (reg/v:SI 161 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 317 316 318 41 (parallel [
            (call (mem:SI (reg/f:SI 214 [ gui.6_74->pset ]) [0 *_75 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 214 [ gui.6_74->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 318 317 319 41 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 319 318 320 41 (set (reg/v:SI 161 [ n ])
        (plus:SI (reg/v:SI 161 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 320 319 321 41 (var_location:SI n (reg/v:SI 161 [ n ])) -1
     (nil))
(debug_insn 321 320 323 41 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 323 321 324 41 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 157 [ x2 ])
            (reg/v:SI 161 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 324 323 325 41 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 322)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032164 (nil)))
 -> 322)
(note 325 324 326 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 326 325 327 42 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 327 326 328 42 (set (reg/v:SI 162 [ m ])
        (plus:SI (reg/v:SI 162 [ m ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 328 327 329 42 (var_location:SI m (reg/v:SI 162 [ m ])) -1
     (nil))
(debug_insn 329 328 330 42 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 330 329 331 42 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _17 ])
            (reg/v:SI 162 [ m ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 331 330 335 42 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 305)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 305)
      ; pc falls through to BB 30
(code_label 335 331 336 43 1286 (nil) [1 uses])
(note 336 335 337 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(debug_insn 337 336 338 43 (debug_marker) "../System/ugui.c":6001:25 -1
     (nil))
(insn 338 337 339 43 (set (reg/v:SI 122 [ y1 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_8(D)->ys+0 S4 A32])) "../System/ugui.c":6001:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 339 338 340 43 (set (reg/v:SI 132 [ x2 ])
        (plus:SI (reg:SI 131 [ _31 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":6001:25 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 131 [ _31 ])
        (nil)))
(insn 340 339 342 43 (set (reg/v:SI 133 [ y2 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_8(D)->ye+0 S4 A32])) "../System/ugui.c":6001:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 342 340 343 43 (set (reg/f:SI 180 [ prephitmp_182 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":6001:71 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 343 342 344 43 (set (reg:SI 134 [ _36 ])
        (mem:SI (plus:SI (reg/f:SI 180 [ prephitmp_182 ])
                (const_int 108 [0x6c])) [1 gui.211_35->desktop_color+0 S4 A32])) "../System/ugui.c":6001:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 344 343 345 43 (var_location:SI x1 (const_int 0 [0])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 345 344 346 43 (var_location:SI y1 (reg/v:SI 122 [ y1 ])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 346 345 347 43 (var_location:SI x2 (reg/v:SI 132 [ x2 ])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 347 346 348 43 (var_location:SI y2 (reg/v:SI 133 [ y2 ])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 348 347 349 43 (var_location:SI c (reg:SI 134 [ _36 ])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 349 348 350 43 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 350 349 351 43 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 351 350 354 43 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 354 351 355 43 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 132 [ x2 ])
            (const_int 0 [0]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 355 354 356 43 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 658)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 658)
(note 356 355 13 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 13 356 14 44 (set (reg/v:SI 165 [ x1 ])
        (reg/v:SI 132 [ x2 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 132 [ x2 ])
        (nil)))
(insn 14 13 658 44 (set (reg/v:SI 132 [ x2 ])
        (const_int 0 [0])) "../System/ugui.c":4625:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 46
(code_label 658 14 657 45 1317 (nil) [1 uses])
(note 657 658 12 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 12 657 357 45 (set (reg/v:SI 165 [ x1 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 357 12 358 46 1294 (nil) [0 uses])
(note 358 357 359 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(debug_insn 359 358 360 46 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 360 359 361 46 (var_location:SI x2 (reg/v:SI 132 [ x2 ])) -1
     (nil))
(debug_insn 361 360 362 46 (var_location:SI x1 (reg/v:SI 165 [ x1 ])) -1
     (nil))
(debug_insn 362 361 363 46 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 363 362 364 46 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ y1 ])
            (reg/v:SI 133 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 364 363 368 46 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 619)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 619)
      ; pc falls through to BB 76
(note 368 364 369 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 369 368 370 47 (var_location:SI m (reg/v:SI 122 [ y1 ])) -1
     (nil))
(debug_insn 370 369 371 47 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 371 370 372 47 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ y1 ])
            (reg/v:SI 133 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 372 371 627 47 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 393)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673228 (nil)))
 -> 393)
      ; pc falls through to BB 57
(code_label 627 372 376 48 1312 (nil) [1 uses])
(note 376 627 377 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(debug_insn 377 376 378 48 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 378 377 379 48 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 134 [ _36 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 379 378 380 48 (set (reg/f:SI 216 [ gui.211_35->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 180 [ prephitmp_182 ])
                (const_int 124 [0x7c])) [10 gui.211_35->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 180 [ prephitmp_182 ])
        (nil)))
(insn 380 379 381 48 (set (reg:SI 3 r3)
        (reg/v:SI 133 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 381 380 382 48 (set (reg:SI 2 r2)
        (reg/v:SI 132 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 382 381 383 48 (set (reg:SI 1 r1)
        (reg/v:SI 122 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 383 382 384 48 (set (reg:SI 0 r0)
        (reg/v:SI 165 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 384 383 385 48 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 216 [ gui.211_35->driver[1].driver ]) [0 *_85 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 216 [ gui.211_35->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 385 384 387 48 (set (reg:SI 217)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 387 385 388 48 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 217)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))
(jump_insn 388 387 393 48 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 435)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 435)
      ; pc falls through to BB 47
(code_label 393 388 394 50 1297 (nil) [1 uses])
(note 394 393 396 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 396 394 635 50 (set (reg/f:SI 180 [ prephitmp_182 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 635 396 397 51 1313 (nil) [0 uses])
(note 397 635 398 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(debug_insn 398 397 432 51 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(code_label 432 398 399 52 1301 (nil) [0 uses])
(note 399 432 400 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(debug_insn 400 399 15 52 (var_location:SI m (reg/v:SI 122 [ y1 ])) -1
     (nil))
(insn 15 400 418 52 (set (reg/v:SI 169 [ n ])
        (reg/v:SI 165 [ x1 ])) "../System/ugui.c":4643:13 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 418 15 401 53 1300 (nil) [0 uses])
(note 401 418 402 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(debug_insn 402 401 403 53 (var_location:SI n (reg/v:SI 169 [ n ])) -1
     (nil))
(debug_insn 403 402 404 53 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 404 403 405 53 (set (reg/f:SI 219 [ prephitmp_182->pset ])
        (mem/f:SI (reg/f:SI 180 [ prephitmp_182 ]) [3 prephitmp_182->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 180 [ prephitmp_182 ])
        (nil)))
(insn 405 404 406 53 (set (reg:SI 2 r2)
        (reg:SI 134 [ _36 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 406 405 407 53 (set (reg:SI 1 r1)
        (reg/v:SI 122 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 407 406 408 53 (set (reg:SI 0 r0)
        (reg/v:SI 169 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 408 407 409 53 (parallel [
            (call (mem:SI (reg/f:SI 219 [ prephitmp_182->pset ]) [0 *_92 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 219 [ prephitmp_182->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 409 408 410 53 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 410 409 411 53 (set (reg/v:SI 169 [ n ])
        (plus:SI (reg/v:SI 169 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 411 410 412 53 (var_location:SI n (reg/v:SI 169 [ n ])) -1
     (nil))
(debug_insn 412 411 413 53 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 413 412 414 53 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 132 [ x2 ])
            (reg/v:SI 169 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 414 413 415 53 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 421)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 132709668 (nil)))
 -> 421)
(note 415 414 417 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 417 415 421 54 (set (reg/f:SI 180 [ prephitmp_182 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
      ; pc falls through to BB 53
(code_label 421 417 422 55 1299 (nil) [1 uses])
(note 422 421 423 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(debug_insn 423 422 424 55 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 424 423 425 55 (set (reg/v:SI 122 [ y1 ])
        (plus:SI (reg/v:SI 122 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 425 424 426 55 (var_location:SI m (reg/v:SI 122 [ y1 ])) -1
     (nil))
(debug_insn 426 425 427 55 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 427 426 428 55 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 133 [ y2 ])
            (reg/v:SI 122 [ y1 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 428 427 429 55 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 435)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 435)
(note 429 428 431 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 431 429 435 56 (set (reg/f:SI 180 [ prephitmp_182 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
      ; pc falls through to BB 52
(code_label 435 431 436 57 1287 (nil) [2 uses])
(note 436 435 437 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(debug_insn 437 436 438 57 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 438 437 439 57 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 439 438 440 57 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 440 439 441 57 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 441 440 442 57 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 442 441 443 57 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 443 442 444 57 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 444 443 445 57 (debug_marker) "../System/ugui.c":6002:10 -1
     (nil))
(insn 445 444 446 57 (set (reg:SI 222 [ wnd_8(D)->xe ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_8(D)->xe+0 S4 A32])) "../System/ugui.c":6002:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 446 445 447 57 (set (reg/v:SI 136 [ pos ])
        (plus:SI (reg:SI 222 [ wnd_8(D)->xe ])
            (const_int 1 [0x1]))) "../System/ugui.c":6002:14 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 222 [ wnd_8(D)->xe ])
        (nil)))
(debug_insn 447 446 448 57 (var_location:SI pos (reg/v:SI 136 [ pos ])) "../System/ugui.c":6002:14 -1
     (nil))
(debug_insn 448 447 449 57 (debug_marker) "../System/ugui.c":6003:10 -1
     (nil))
(insn 449 448 450 57 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 119 [ xmax ])
            (reg/v:SI 136 [ pos ]))) "../System/ugui.c":6003:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 450 449 451 57 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 536)
            (pc))) "../System/ugui.c":6003:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 536)
(note 451 450 452 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(debug_insn 452 451 453 58 (debug_marker) "../System/ugui.c":6003:31 -1
     (nil))
(insn 453 452 454 58 (set (reg/v:SI 137 [ y1 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_8(D)->ys+0 S4 A32])) "../System/ugui.c":6003:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 454 453 456 58 (set (reg/v:SI 138 [ y2 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_8(D)->ye+0 S4 A32])) "../System/ugui.c":6003:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 456 454 457 58 (set (reg/f:SI 139 [ gui.212_41 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":6003:73 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 457 456 458 58 (set (reg:SI 140 [ _42 ])
        (mem:SI (plus:SI (reg/f:SI 139 [ gui.212_41 ])
                (const_int 108 [0x6c])) [1 gui.212_41->desktop_color+0 S4 A32])) "../System/ugui.c":6003:31 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 458 457 459 58 (var_location:SI x1 (reg/v:SI 136 [ pos ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 459 458 460 58 (var_location:SI y1 (reg/v:SI 137 [ y1 ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 460 459 461 58 (var_location:SI x2 (reg/v:SI 119 [ xmax ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 461 460 462 58 (var_location:SI y2 (reg/v:SI 138 [ y2 ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 462 461 463 58 (var_location:SI c (reg:SI 140 [ _42 ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 463 462 464 58 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 464 463 465 58 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 465 464 466 58 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(debug_insn 466 465 467 58 (var_location:SI x2 (reg/v:SI 119 [ xmax ])) -1
     (nil))
(debug_insn 467 466 468 58 (var_location:SI x1 (reg/v:SI 136 [ pos ])) -1
     (nil))
(debug_insn 468 467 469 58 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 469 468 470 58 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 137 [ y1 ])
            (reg/v:SI 138 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 470 469 474 58 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 600)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 600)
      ; pc falls through to BB 73
(note 474 470 475 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(debug_insn 475 474 476 59 (var_location:SI m (reg/v:SI 137 [ y1 ])) -1
     (nil))
(debug_insn 476 475 477 59 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 477 476 478 59 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 137 [ y1 ])
            (reg/v:SI 138 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 478 477 608 59 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 526)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673228 (nil)))
 -> 526)
      ; pc falls through to BB 66
(code_label 608 478 482 60 1311 (nil) [1 uses])
(note 482 608 483 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(debug_insn 483 482 484 60 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 484 483 485 60 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 140 [ _42 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 485 484 486 60 (set (reg/f:SI 224 [ gui.212_41->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 139 [ gui.212_41 ])
                (const_int 124 [0x7c])) [10 gui.212_41->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 139 [ gui.212_41 ])
        (nil)))
(insn 486 485 487 60 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 487 486 488 60 (set (reg:SI 2 r2)
        (reg/v:SI 119 [ xmax ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 119 [ xmax ])
        (nil)))
(insn 488 487 489 60 (set (reg:SI 1 r1)
        (reg/v:SI 137 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 489 488 490 60 (set (reg:SI 0 r0)
        (reg/v:SI 136 [ pos ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 490 489 491 60 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 224 [ gui.212_41->driver[1].driver ]) [0 *_102 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 224 [ gui.212_41->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 491 490 493 60 (set (reg:SI 225)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 493 491 494 60 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 225)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 225)
        (nil)))
(jump_insn 494 493 513 60 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 536)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 536)
      ; pc falls through to BB 59
(code_label 513 494 499 62 1307 (nil) [1 uses])
(note 499 513 500 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(debug_insn 500 499 501 62 (var_location:SI n (reg/v:SI 176 [ n ])) -1
     (nil))
(debug_insn 501 500 503 62 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 503 501 504 62 (set (reg/f:SI 227 [ gui ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 504 503 505 62 (set (reg/f:SI 228 [ gui.6_108->pset ])
        (mem/f:SI (reg/f:SI 227 [ gui ]) [3 gui.6_108->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 227 [ gui ])
        (nil)))
(insn 505 504 506 62 (set (reg:SI 2 r2)
        (reg:SI 140 [ _42 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 506 505 507 62 (set (reg:SI 1 r1)
        (reg/v:SI 137 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 507 506 508 62 (set (reg:SI 0 r0)
        (reg/v:SI 176 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 508 507 509 62 (parallel [
            (call (mem:SI (reg/f:SI 228 [ gui.6_108->pset ]) [0 *_109 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 228 [ gui.6_108->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 509 508 510 62 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 510 509 511 62 (set (reg/v:SI 176 [ n ])
        (plus:SI (reg/v:SI 176 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 511 510 512 62 (var_location:SI n (reg/v:SI 176 [ n ])) -1
     (nil))
(debug_insn 512 511 514 62 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 514 512 515 62 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ _15 ])
            (reg/v:SI 176 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 515 514 516 62 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 513)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 513)
(note 516 515 517 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(debug_insn 517 516 518 63 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 518 517 519 63 (set (reg/v:SI 137 [ y1 ])
        (plus:SI (reg/v:SI 137 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 519 518 520 63 (var_location:SI m (reg/v:SI 137 [ y1 ])) -1
     (nil))
(debug_insn 520 519 521 63 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 521 520 522 63 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 137 [ y1 ])
            (reg/v:SI 138 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 522 521 526 63 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 529)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 529)
      ; pc falls through to BB 66
(code_label 526 522 527 64 1305 (nil) [1 uses])
(note 527 526 528 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(debug_insn 528 527 529 64 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(code_label 529 528 530 65 1308 (nil) [1 uses])
(note 530 529 531 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(debug_insn 531 530 532 65 (var_location:SI m (reg/v:SI 137 [ y1 ])) -1
     (nil))
(debug_insn 532 531 533 65 (var_location:SI n (reg/v:SI 136 [ pos ])) -1
     (nil))
(debug_insn 533 532 16 65 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 16 533 536 65 (set (reg/v:SI 176 [ n ])
        (reg/v:SI 136 [ pos ])) "../System/ugui.c":4643:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 62
(code_label 536 16 537 66 1302 (nil) [2 uses])
(note 537 536 538 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(debug_insn 538 537 539 66 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 539 538 540 66 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 540 539 541 66 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 541 540 542 66 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 542 541 543 66 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 543 542 544 66 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 544 543 545 66 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 545 544 546 66 (debug_marker) "../System/ugui.c":6005:10 -1
     (nil))
(debug_insn 546 545 547 66 (debug_marker) "../System/ugui.c":6006:10 -1
     (nil))
(insn 547 546 549 66 (set (reg:SI 230 [ wnd_8(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 184 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_8(D)->state+0 S1 A32]))) "../System/ugui.c":6005:21 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 549 547 551 66 (set (reg:SI 231)
        (and:SI (reg:SI 230 [ wnd_8(D)->state ])
            (const_int -65 [0xffffffffffffffbf]))) "../System/ugui.c":6005:21 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 230 [ wnd_8(D)->state ])
        (nil)))
(insn 551 549 553 66 (set (reg:SI 233)
        (ior:SI (reg:SI 231)
            (const_int 32 [0x20]))) "../System/ugui.c":6006:21 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 231)
        (nil)))
(insn 553 551 554 66 (set (mem:QI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 8 [0x8])) [0 wnd_8(D)->state+0 S1 A32])
        (subreg:QI (reg:SI 233) 0)) "../System/ugui.c":6006:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 233)
        (expr_list:REG_DEAD (reg/v/f:SI 184 [ wnd ])
            (nil))))
(debug_insn 554 553 555 66 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6187:12 -1
     (nil))
(debug_insn 555 554 556 66 (var_location:SI xs (clobber (const_int 0 [0]))) "../System/ugui.c":6187:12 -1
     (nil))
(debug_insn 556 555 557 66 (var_location:SI ys (clobber (const_int 0 [0]))) "../System/ugui.c":6187:12 -1
     (nil))
(debug_insn 557 556 558 66 (var_location:SI xe (clobber (const_int 0 [0]))) "../System/ugui.c":6187:12 -1
     (nil))
(debug_insn 558 557 559 66 (var_location:SI ye (clobber (const_int 0 [0]))) "../System/ugui.c":6187:12 -1
     (nil))
(debug_insn 559 558 560 66 (var_location:SI pos (clobber (const_int 0 [0]))) "../System/ugui.c":6187:12 -1
     (nil))
(debug_insn 560 559 561 66 (var_location:SI xmax (clobber (const_int 0 [0]))) "../System/ugui.c":6187:12 -1
     (nil))
(debug_insn 561 560 18 66 (var_location:SI ymax (clobber (const_int 0 [0]))) "../System/ugui.c":6187:12 -1
     (nil))
(insn 18 561 646 66 (set (reg:SI 183 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6188:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 78
(code_label 646 18 645 67 1314 (nil) [1 uses])
(note 645 646 19 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 19 645 650 67 (set (reg:SI 183 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6188:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 78
(code_label 650 19 649 68 1315 (nil) [1 uses])
(note 649 650 20 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 20 649 564 68 (set (reg:SI 183 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6188:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 564 20 565 68 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6187:12 -1
     (nil))
(debug_insn 565 564 566 68 (var_location:SI xs (clobber (const_int 0 [0]))) "../System/ugui.c":6187:12 -1
     (nil))
(debug_insn 566 565 567 68 (var_location:SI ys (clobber (const_int 0 [0]))) "../System/ugui.c":6187:12 -1
     (nil))
(debug_insn 567 566 568 68 (var_location:SI xe (clobber (const_int 0 [0]))) "../System/ugui.c":6187:12 -1
     (nil))
(debug_insn 568 567 569 68 (var_location:SI ye (clobber (const_int 0 [0]))) "../System/ugui.c":6187:12 -1
     (nil))
(debug_insn 569 568 570 68 (var_location:SI pos (clobber (const_int 0 [0]))) "../System/ugui.c":6187:12 -1
     (nil))
(debug_insn 570 569 571 68 (var_location:SI xmax (clobber (const_int 0 [0]))) "../System/ugui.c":6187:12 -1
     (nil))
(debug_insn 571 570 575 68 (var_location:SI ymax (clobber (const_int 0 [0]))) "../System/ugui.c":6187:12 -1
     (nil))
      ; pc falls through to BB 78
(code_label 575 571 576 69 1278 (nil) [1 uses])
(note 576 575 23 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 23 576 24 69 (set (reg/v:SI 181 [ x1 ])
        (reg/v:SI 119 [ xmax ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 577 69 (set (reg/v:SI 182 [ x2 ])
        (const_int 0 [0])) "../System/ugui.c":4625:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 577 24 578 70 1279 (nil) [0 uses])
(note 578 577 579 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(debug_insn 579 578 580 70 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 580 579 581 70 (var_location:SI x2 (reg/v:SI 182 [ x2 ])) -1
     (nil))
(debug_insn 581 580 582 70 (var_location:SI x1 (reg/v:SI 181 [ x1 ])) -1
     (nil))
(debug_insn 582 581 583 70 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(debug_insn 583 582 584 70 (var_location:SI x2 (reg/v:SI 182 [ x2 ])) -1
     (nil))
(debug_insn 584 583 585 70 (var_location:SI x1 (reg/v:SI 181 [ x1 ])) -1
     (nil))
(debug_insn 585 584 586 70 (var_location:SI y2 (reg:SI 127 [ _25 ])) -1
     (nil))
(debug_insn 586 585 587 70 (var_location:SI y1 (const_int 0 [0])) -1
     (nil))
(debug_insn 587 586 589 70 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 589 587 591 70 (set (reg:SI 237 [ gui.91_14->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                    (const_int 128 [0x80])) [0 gui.91_14->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 591 589 593 70 (set (reg:SI 238)
        (and:SI (reg:SI 237 [ gui.91_14->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 237 [ gui.91_14->driver[1].state ])
        (nil)))
(insn 593 591 594 70 (set (reg:SI 240)
        (zero_extend:SI (subreg:QI (reg:SI 238) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 238)
        (nil)))
(insn 594 593 595 70 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 240)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))
(jump_insn 595 594 600 70 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 588)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 588)
      ; pc falls through to BB 27
(code_label 600 595 601 72 1303 (nil) [1 uses])
(note 601 600 25 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 25 601 26 72 (set (reg:SI 186 [ y1 ])
        (reg/v:SI 137 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 137 [ y1 ])
        (nil)))
(insn 26 25 27 72 (set (reg/v:SI 137 [ y1 ])
        (reg/v:SI 138 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 138 [ y2 ])
        (nil)))
(insn 27 26 602 72 (set (reg/v:SI 138 [ y2 ])
        (reg:SI 186 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 186 [ y1 ])
        (nil)))
(code_label 602 27 603 73 1304 (nil) [0 uses])
(note 603 602 604 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(debug_insn 604 603 605 73 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 605 604 606 73 (var_location:SI y2 (reg/v:SI 138 [ y2 ])) -1
     (nil))
(debug_insn 606 605 607 73 (var_location:SI y1 (reg/v:SI 137 [ y1 ])) -1
     (nil))
(debug_insn 607 606 609 73 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 609 607 611 73 (set (reg:SI 242 [ gui.212_41->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 139 [ gui.212_41 ])
                    (const_int 128 [0x80])) [0 gui.212_41->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 611 609 613 73 (set (reg:SI 243)
        (and:SI (reg:SI 242 [ gui.212_41->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 242 [ gui.212_41->driver[1].state ])
        (nil)))
(insn 613 611 614 73 (set (reg:SI 245)
        (zero_extend:SI (subreg:QI (reg:SI 243) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 243)
        (nil)))
(insn 614 613 615 73 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 245)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 245)
        (nil)))
(jump_insn 615 614 619 73 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 608)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870908 (nil)))
 -> 608)
      ; pc falls through to BB 64
(code_label 619 615 620 75 1295 (nil) [1 uses])
(note 620 619 28 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 28 620 29 75 (set (reg:SI 187 [ y1 ])
        (reg/v:SI 122 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 122 [ y1 ])
        (nil)))
(insn 29 28 30 75 (set (reg/v:SI 122 [ y1 ])
        (reg/v:SI 133 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ y2 ])
        (nil)))
(insn 30 29 621 75 (set (reg/v:SI 133 [ y2 ])
        (reg:SI 187 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 187 [ y1 ])
        (nil)))
(code_label 621 30 622 76 1296 (nil) [0 uses])
(note 622 621 623 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(debug_insn 623 622 624 76 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 624 623 625 76 (var_location:SI y2 (reg/v:SI 133 [ y2 ])) -1
     (nil))
(debug_insn 625 624 626 76 (var_location:SI y1 (reg/v:SI 122 [ y1 ])) -1
     (nil))
(debug_insn 626 625 628 76 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 628 626 630 76 (set (reg:SI 247 [ gui.211_35->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 180 [ prephitmp_182 ])
                    (const_int 128 [0x80])) [0 gui.211_35->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 630 628 632 76 (set (reg:SI 248)
        (and:SI (reg:SI 247 [ gui.211_35->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 247 [ gui.211_35->driver[1].state ])
        (nil)))
(insn 632 630 633 76 (set (reg:SI 250)
        (zero_extend:SI (subreg:QI (reg:SI 248) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 248)
        (nil)))
(insn 633 632 634 76 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 250)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 250)
        (nil)))
(jump_insn 634 633 642 76 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 627)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870908 (nil)))
 -> 627)
      ; pc falls through to BB 51
(note 642 634 640 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(insn 640 642 641 78 (set (reg/i:SI 0 r0)
        (reg:SI 183 [ <retval> ])) "../System/ugui.c":6191:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 183 [ <retval> ])
        (nil)))
(insn 641 640 0 78 (use (reg/i:SI 0 r0)) "../System/ugui.c":6191:1 -1
     (nil))

;; Function UG_WindowSetYEnd (UG_WindowSetYEnd, funcdef_no=65, decl_uid=5999, cgraph_uid=66, symbol_order=77)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 68 n_edges 104 count 80 (  1.2)


UG_WindowSetYEnd

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 642
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={18d,15u} r1={17d,9u} r2={17d,8u} r3={13d,4u} r7={1d,67u} r12={16d} r13={1d,83u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={45d,37u} r101={8d} r102={1d,67u} r103={1d,66u} r104={8d} r105={8d} r106={8d} r113={1d,2u} r114={1d,4u} r115={1d,6u} r116={1d,4u} r118={1d,2u} r119={1d,14u} r120={1d,2u} r121={1d,6u} r122={3d,12u} r127={1d,4u} r128={1d,3u} r129={1d,3u} r130={1d,3u} r131={1d,2u} r132={2d,6u} r133={2d,7u} r134={1d,3u} r136={1d,7u} r137={3d,12u} r138={2d,7u} r139={1d,3u} r140={1d,3u} r150={2d,5u} r151={2d,5u} r156={2d,3u} r157={2d,3u} r161={2d,5u} r162={2d,11u} r165={2d,3u} r169={2d,5u} r176={2d,5u} r179={4d,7u} r180={4d,4u} r181={2d,5u} r182={2d,4u} r183={4d,1u} r184={1d,18u} r185={3d,6u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,1u} r214={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r222={1d,1u} r224={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r233={1d,1u} r237={1d,1u} r238={1d,1u} r240={1d,1u} r242={1d,1u} r243={1d,1u} r245={1d,1u} r247={1d,1u} r248={1d,1u} r250={1d,1u} r251={1d,12u} 
;;    total ref usage 1458{846d,612u,0e} in 431{423 regular + 8 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 5 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 184 185
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 184 185
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185

( 10 11 2 5 7 8 9 12 )->[4]->( 78 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 183
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 183
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183

( 2 )->[5]->( 7 4 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u12(7){ }u13(13){ }u14(102){ }u15(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  def 	 100 [cc] 113 188 190
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185
;; live  gen 	 100 [cc] 113 188 190
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 184 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 184 185

( 5 )->[7]->( 4 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185
;; lr  def 	 100 [cc] 114 115 116 118 119 120 121 179 251
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 184 185
;; live  gen 	 100 [cc] 114 115 116 118 119 120 121 179 251
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251

( 7 )->[8]->( 4 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u45(7){ }u46(13){ }u47(102){ }u48(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251

( 8 )->[9]->( 4 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u51(7){ }u52(13){ }u53(102){ }u54(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 119
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251

( 9 )->[10]->( 4 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u58(7){ }u59(13){ }u60(102){ }u61(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 185
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251

( 10 )->[11]->( 4 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u65(7){ }u66(13){ }u67(102){ }u68(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 116
;; lr  def 	 100 [cc] 192
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc] 192
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 118 119 120 121 179 184 185 251

( 11 )->[12]->( 4 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u75(7){ }u76(13){ }u77(102){ }u78(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 185
;; lr  def 	 100 [cc] 193
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc] 193
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 118 119 120 121 179 184 185 251

( 12 )->[13]->( 14 67 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u85(7){ }u86(13){ }u87(102){ }u88(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 194 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc] 194 196
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121 179 184 185 251

( 13 )->[14]->( 15 68 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u94(7){ }u95(13){ }u96(102){ }u97(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 184
;; lr  def 	 100 [cc] 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc] 197
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121 179 184 185 251

( 14 )->[15]->( 17 29 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u102(7){ }u103(13){ }u104(102){ }u105(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121 179 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121 179 184 185 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121 179 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121 179 184 185 251

( 15 )->[17]->( 69 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u108(7){ }u109(13){ }u110(102){ }u111(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121 179 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 119 179
;; lr  def 	 100 [cc] 127 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121 179 184 251
;; live  gen 	 100 [cc] 127 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251

( 17 )->[18]->( 70 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u119(7){ }u120(13){ }u121(102){ }u122(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 181 182
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
;; live  gen 	 181 182
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251

( 70 )->[19]->( 20 26 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u124(7){ }u125(13){ }u126(102){ }u127(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 128 179 181 182
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 198 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 198 199
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 181 182 184 251

( 19 )->[20]->( 29 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u145(7){ }u146(13){ }u147(102){ }u148(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  def 	 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 251
;; live  gen 	 185
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 185 251

( 22 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u150(7){ }u151(13){ }u152(102){ }u153(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 181 182 184 251
;; live  gen 	 179
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251

( 28 21 )->[22]->( 21 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u155(7){ }u156(13){ }u157(102){ }u158(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 150 151 179 182
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 150 201
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 150 201
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 181 182 184 251

( 22 )->[23]->( 25 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u174(7){ }u175(13){ }u176(102){ }u177(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 151
;; lr  def 	 100 [cc] 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
;; live  gen 	 100 [cc] 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251

( 23 )->[24]->( 29 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u183(7){ }u184(13){ }u185(102){ }u186(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  def 	 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 251
;; live  gen 	 185
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 185 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 185 251

( 23 )->[25]->( 28 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u188(7){ }u189(13){ }u190(102){ }u191(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
;; live  gen 	 179
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251

( 19 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u193(7){ }u194(13){ }u195(102){ }u196(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 181 182 184 251
;; live  gen 	 179
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251

( 26 70 )->[27]->( 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u198(7){ }u199(13){ }u200(102){ }u201(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  gen 	 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251

( 27 25 )->[28]->( 22 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u202(7){ }u203(13){ }u204(102){ }u205(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181
;; lr  def 	 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
;; live  gen 	 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251

( 24 20 15 )->[29]->( 32 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u209(7){ }u210(13){ }u211(102){ }u212(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 185 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 185
;; lr  def 	 100 [cc] 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 185 251
;; live  gen 	 100 [cc] 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 162 184 251

( 29 38 42 )->[30]->( 43 57 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u218(7){ }u219(13){ }u220(102){ }u221(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  def 	 100 [cc] 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 184 251
;; live  gen 	 100 [cc] 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 131 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 131 184 251

( 29 )->[32]->( 33 34 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u225(7){ }u226(13){ }u227(102){ }u228(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 251
;; lr  def 	 100 [cc] 129 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 162 184 251
;; live  gen 	 100 [cc] 129 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251

( 32 )->[33]->( 35 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u237(7){ }u238(13){ }u239(102){ }u240(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 156 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
;; live  gen 	 156 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251

( 32 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u242(7){ }u243(13){ }u244(102){ }u245(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 156 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
;; live  gen 	 156 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251

( 34 33 )->[35]->( 38 37 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u247(7){ }u248(13){ }u249(102){ }u250(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc] 206 207 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; live  gen 	 100 [cc] 206 207 209
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251

( 35 38 )->[37]->( 40 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u262(7){ }u263(13){ }u264(102){ }u265(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251

( 35 )->[38]->( 30 37 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u267(7){ }u268(13){ }u269(102){ }u270(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 156 157 162
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 210 211
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 210 211
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251

( 37 42 )->[40]->( 41 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u289(7){ }u290(13){ }u291(102){ }u292(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  gen 	 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251

( 40 41 )->[41]->( 41 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u295(7){ }u296(13){ }u297(102){ }u298(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 157 161 162 251
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 161 213 214
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 161 213 214
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251

( 41 )->[42]->( 40 30 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u315(7){ }u316(13){ }u317(102){ }u318(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 162
;; lr  def 	 100 [cc] 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  gen 	 100 [cc] 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251

( 30 )->[43]->( 44 45 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u324(7){ }u325(13){ }u326(102){ }u327(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 131 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 184 251
;; lr  def 	 100 [cc] 122 132 133 134 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 131 184 251
;; live  gen 	 100 [cc] 122 132 133 134 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251

( 43 )->[44]->( 46 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u339(7){ }u340(13){ }u341(102){ }u342(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 132 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
;; live  gen 	 132 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 43 )->[45]->( 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u344(7){ }u345(13){ }u346(102){ }u347(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
;; live  gen 	 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 45 44 )->[46]->( 75 76 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u348(7){ }u349(13){ }u350(102){ }u351(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 133
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 48 )->[47]->( 50 57 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u357(7){ }u358(13){ }u359(102){ }u360(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 133
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251

( 76 )->[48]->( 57 47 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u365(7){ }u366(13){ }u367(102){ }u368(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 132 133 134 165 180
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 216 217
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 216 217
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251

( 47 )->[50]->( 51 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u387(7){ }u388(13){ }u389(102){ }u390(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 50 76 )->[51]->( 52 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u392(7){ }u393(13){ }u394(102){ }u395(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 51 56 )->[52]->( 53 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u396(7){ }u397(13){ }u398(102){ }u399(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165
;; lr  def 	 169
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	 169
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251

( 52 54 )->[53]->( 54 55 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u402(7){ }u403(13){ }u404(102){ }u405(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 132 134 169 180
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 169 219
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 169 219
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 184 251

( 53 )->[54]->( 53 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u421(7){ }u422(13){ }u423(102){ }u424(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 184 251
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251

( 53 )->[55]->( 56 57 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u426(7){ }u427(13){ }u428(102){ }u429(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 133
;; lr  def 	 100 [cc] 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  gen 	 100 [cc] 122
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251

( 55 )->[56]->( 52 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u435(7){ }u436(13){ }u437(102){ }u438(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 251
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 30 48 55 47 )->[57]->( 58 66 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u440(7){ }u441(13){ }u442(102){ }u443(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 184
;; lr  def 	 100 [cc] 136 222
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 184 251
;; live  gen 	 100 [cc] 136 222
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 184 251

( 57 )->[58]->( 72 73 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u450(7){ }u451(13){ }u452(102){ }u453(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 251
;; lr  def 	 100 [cc] 137 138 139 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 184 251
;; live  gen 	 100 [cc] 137 138 139 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251

( 60 )->[59]->( 64 66 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u468(7){ }u469(13){ }u470(102){ }u471(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251

( 73 )->[60]->( 66 59 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u476(7){ }u477(13){ }u478(102){ }u479(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 136 137 138 139 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 224 225
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 224 225
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251

( 65 62 )->[62]->( 62 63 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u498(7){ }u499(13){ }u500(102){ }u501(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 137 140 176 251
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 176 227 228
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 176 227 228
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251

( 62 )->[63]->( 65 66 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u518(7){ }u519(13){ }u520(102){ }u521(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138
;; lr  def 	 100 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  gen 	 100 [cc] 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251

( 59 73 )->[64]->( 65 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u527(7){ }u528(13){ }u529(102){ }u530(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251

( 64 63 )->[65]->( 62 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u531(7){ }u532(13){ }u533(102){ }u534(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
;; live  gen 	 176
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251

( 59 60 57 63 )->[66]->( 78 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u538(7){ }u539(13){ }u540(102){ }u541(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; lr  def 	 183 230 231 233
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184
;; live  gen 	 183 230 231 233
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183

( 13 )->[67]->( 78 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u550(7){ }u551(13){ }u552(102){ }u553(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 183
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 183
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183

( 14 )->[68]->( 78 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u555(7){ }u556(13){ }u557(102){ }u558(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 183
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 183
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183

( 17 )->[69]->( 70 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u559(7){ }u560(13){ }u561(102){ }u562(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 181 182
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
;; live  gen 	 181 182
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251

( 69 18 )->[70]->( 19 27 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u564(7){ }u565(13){ }u566(102){ }u567(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179
;; lr  def 	 100 [cc] 237 238 240
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  gen 	 100 [cc] 237 238 240
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251

( 58 )->[72]->( 73 )
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u580(7){ }u581(13){ }u582(102){ }u583(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138
;; lr  def 	 137 138 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  gen 	 137 138 186
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251

( 72 58 )->[73]->( 60 64 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u587(7){ }u588(13){ }u589(102){ }u590(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  def 	 100 [cc] 242 243 245
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  gen 	 100 [cc] 242 243 245
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251

( 46 )->[75]->( 76 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u600(7){ }u601(13){ }u602(102){ }u603(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 133
;; lr  def 	 122 133 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	 122 133 187
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 75 46 )->[76]->( 48 51 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u607(7){ }u608(13){ }u609(102){ }u610(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; lr  def 	 100 [cc] 247 248 250
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  gen 	 100 [cc] 247 248 250
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251

( 68 4 66 67 )->[78]->( 1 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u620(7){ }u621(13){ }u622(102){ }u623(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 78 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u626(0){ }u627(7){ }u628(13){ }u629(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 35 to worklist
  Adding insn 47 to worklist
  Adding insn 82 to worklist
  Adding insn 50 to worklist
  Adding insn 87 to worklist
  Adding insn 91 to worklist
  Adding insn 94 to worklist
  Adding insn 103 to worklist
  Adding insn 112 to worklist
  Adding insn 123 to worklist
  Adding insn 127 to worklist
  Adding insn 131 to worklist
  Adding insn 147 to worklist
  Adding insn 163 to worklist
  Adding insn 159 to worklist
  Adding insn 153 to worklist
  Adding insn 185 to worklist
  Adding insn 178 to worklist
  Adding insn 192 to worklist
  Adding insn 230 to worklist
  Adding insn 242 to worklist
  Adding insn 263 to worklist
  Adding insn 280 to worklist
  Adding insn 300 to worklist
  Adding insn 295 to worklist
  Adding insn 289 to worklist
  Adding insn 324 to worklist
  Adding insn 317 to worklist
  Adding insn 331 to worklist
  Adding insn 355 to worklist
  Adding insn 364 to worklist
  Adding insn 372 to worklist
  Adding insn 388 to worklist
  Adding insn 384 to worklist
  Adding insn 378 to worklist
  Adding insn 414 to worklist
  Adding insn 408 to worklist
  Adding insn 428 to worklist
  Adding insn 450 to worklist
  Adding insn 470 to worklist
  Adding insn 478 to worklist
  Adding insn 494 to worklist
  Adding insn 490 to worklist
  Adding insn 484 to worklist
  Adding insn 515 to worklist
  Adding insn 508 to worklist
  Adding insn 522 to worklist
  Adding insn 553 to worklist
  Adding insn 595 to worklist
  Adding insn 615 to worklist
  Adding insn 634 to worklist
  Adding insn 641 to worklist
Finished finding needed instructions:
processing block 78 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 640 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
  Adding insn 17 to worklist
processing block 66 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
  Adding insn 18 to worklist
  Adding insn 551 to worklist
  Adding insn 549 to worklist
  Adding insn 547 to worklist
processing block 63 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
  Adding insn 521 to worklist
  Adding insn 518 to worklist
processing block 62 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
  Adding insn 514 to worklist
  Adding insn 510 to worklist
  Adding insn 507 to worklist
  Adding insn 506 to worklist
  Adding insn 505 to worklist
  Adding insn 504 to worklist
  Adding insn 503 to worklist
processing block 65 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 176 184 251
  Adding insn 16 to worklist
processing block 64 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
processing block 59 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
  Adding insn 477 to worklist
processing block 60 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 136 137 138 140 184 251
  Adding insn 493 to worklist
  Adding insn 491 to worklist
  Adding insn 489 to worklist
  Adding insn 488 to worklist
  Adding insn 487 to worklist
  Adding insn 486 to worklist
  Adding insn 485 to worklist
processing block 73 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
  Adding insn 614 to worklist
  Adding insn 613 to worklist
  Adding insn 611 to worklist
  Adding insn 609 to worklist
processing block 72 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
processing block 58 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 137 138 139 140 184 251
  Adding insn 469 to worklist
  Adding insn 457 to worklist
  Adding insn 456 to worklist
  Adding insn 454 to worklist
  Adding insn 453 to worklist
processing block 57 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 136 184 251
  Adding insn 449 to worklist
  Adding insn 446 to worklist
  Adding insn 445 to worklist
processing block 54 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
  Adding insn 417 to worklist
processing block 56 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 431 to worklist
processing block 55 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
  Adding insn 427 to worklist
  Adding insn 424 to worklist
processing block 53 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 184 251
  Adding insn 413 to worklist
  Adding insn 410 to worklist
  Adding insn 407 to worklist
  Adding insn 406 to worklist
  Adding insn 405 to worklist
  Adding insn 404 to worklist
processing block 52 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 169 180 184 251
  Adding insn 15 to worklist
processing block 51 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
processing block 50 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 396 to worklist
processing block 47 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
  Adding insn 371 to worklist
processing block 48 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 184 251
  Adding insn 387 to worklist
  Adding insn 385 to worklist
  Adding insn 383 to worklist
  Adding insn 382 to worklist
  Adding insn 381 to worklist
  Adding insn 380 to worklist
  Adding insn 379 to worklist
processing block 76 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 633 to worklist
  Adding insn 632 to worklist
  Adding insn 630 to worklist
  Adding insn 628 to worklist
processing block 75 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
processing block 46 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 363 to worklist
processing block 44 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 14 to worklist
  Adding insn 13 to worklist
processing block 45 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 165 180 184 251
  Adding insn 12 to worklist
processing block 43 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 122 132 133 134 180 184 251
  Adding insn 354 to worklist
  Adding insn 343 to worklist
  Adding insn 342 to worklist
  Adding insn 340 to worklist
  Adding insn 339 to worklist
  Adding insn 338 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 131 184 251
  Adding insn 241 to worklist
  Adding insn 240 to worklist
processing block 42 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
  Adding insn 330 to worklist
  Adding insn 327 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
  Adding insn 323 to worklist
  Adding insn 319 to worklist
  Adding insn 316 to worklist
  Adding insn 315 to worklist
  Adding insn 314 to worklist
  Adding insn 313 to worklist
  Adding insn 312 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 161 162 184 251
  Adding insn 11 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 130 156 157 162 184 251
  Adding insn 299 to worklist
  Adding insn 296 to worklist
  Adding insn 294 to worklist
  Adding insn 293 to worklist
  Adding insn 292 to worklist
  Adding insn 291 to worklist
  Adding insn 290 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
  Adding insn 279 to worklist
  Adding insn 278 to worklist
  Adding insn 276 to worklist
  Adding insn 274 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
  Adding insn 10 to worklist
  Adding insn 9 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 156 157 162 184 251
  Adding insn 8 to worklist
  Adding insn 7 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 129 130 162 184 251
  Adding insn 262 to worklist
  Adding insn 251 to worklist
  Adding insn 250 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 162 184 251
  Adding insn 229 to worklist
  Adding insn 226 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 185 251
  Adding insn 165 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
  Adding insn 170 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
  Adding insn 200 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 184 185 251
  Adding insn 194 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 181 182 184 251
  Adding insn 191 to worklist
  Adding insn 188 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 181 182 184 251
  Adding insn 184 to worklist
  Adding insn 180 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
  Adding insn 174 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 150 151 179 181 182 184 251
  Adding insn 5 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 151 179 181 182 184 251
  Adding insn 6 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
  Adding insn 206 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 181 182 184 251
  Adding insn 162 to worklist
  Adding insn 160 to worklist
  Adding insn 158 to worklist
  Adding insn 157 to worklist
  Adding insn 156 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
processing block 70 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
  Adding insn 594 to worklist
  Adding insn 593 to worklist
  Adding insn 591 to worklist
  Adding insn 589 to worklist
processing block 69 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
  Adding insn 24 to worklist
  Adding insn 23 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 181 182 184 251
  Adding insn 22 to worklist
  Adding insn 21 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 120 121 127 128 179 184 251
  Adding insn 146 to worklist
  Adding insn 135 to worklist
  Adding insn 134 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121 179 184 185 251
  Adding insn 130 to worklist
processing block 68 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
  Adding insn 20 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121 179 184 185 251
  Adding insn 126 to worklist
  Adding insn 125 to worklist
processing block 67 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 183
  Adding insn 19 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 119 120 121 179 184 185 251
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 119 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 118 119 120 121 179 184 185 251
  Adding insn 111 to worklist
  Adding insn 108 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 118 119 120 121 179 184 185 251
  Adding insn 102 to worklist
  Adding insn 99 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
  Adding insn 93 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
  Adding insn 90 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
  Adding insn 86 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 116 118 119 120 121 179 184 185 251
  Adding insn 81 to worklist
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 184 185
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 184 185
  Adding insn 34 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 68 n_edges 104 count 80 (  1.2)
;; Following path with 5 sets: 2 
;; Following path with 5 sets: 5 
;; Following path with 32 sets: 7 
;; Following path with 2 sets: 8 
;; Following path with 3 sets: 9 
;; Following path with 2 sets: 10 
;; Following path with 6 sets: 11 
;; Following path with 6 sets: 12 
;; Following path with 9 sets: 13 
;; Following path with 1 sets: 67 
;; Following path with 3 sets: 14 
;; Following path with 9 sets: 68 
;; Following path with 3 sets: 15 
;; Following path with 13 sets: 17 
;; Following path with 2 sets: 18 
;; Following path with 2 sets: 69 
;; Following path with 14 sets: 70 
;; Following path with 13 sets: 19 
;; Following path with 1 sets: 26 
;; Following path with 1 sets: 27 
;; Following path with 4 sets: 28 
;; Following path with 15 sets: 22 
;; Following path with 6 sets: 23 
;; Following path with 1 sets: 24 
;; Following path with 1 sets: 25 
;; Following path with 1 sets: 21 
;; Following path with 1 sets: 20 
;; Following path with 13 sets: 29 
;; Following path with 13 sets: 32 
;; Following path with 2 sets: 34 
;; Following path with 2 sets: 33 
;; Following path with 12 sets: 35 
;; Following path with 13 sets: 38 
;; Following path with 2 sets: 37 
;; Following path with 2 sets: 40 
;; Following path with 16 sets: 41 
;; Following path with 6 sets: 42 
;; Following path with 11 sets: 30 
;; Following path with 16 sets: 43 
;; Following path with 1 sets: 45 
;; Following path with 2 sets: 44 
;; Following path with 6 sets: 46 
;; Following path with 3 sets: 75 
;; Following path with 9 sets: 76 
;; Following path with 13 sets: 48 
;; Following path with 4 sets: 47 
;; Following path with 1 sets: 50 
;; Following path with 1 sets: 51 
;; Following path with 2 sets: 52 
;; Following path with 15 sets: 53 
;; Following path with 6 sets: 55 
;; Following path with 1 sets: 56 
;; Following path with 1 sets: 54 
;; Following path with 14 sets: 57 
;; Following path with 18 sets: 58 
;; Following path with 3 sets: 72 
;; Following path with 9 sets: 73 
;; Following path with 13 sets: 60 
;; Following path with 4 sets: 59 
;; Following path with 1 sets: 64 
;; Following path with 4 sets: 65 
;; Following path with 16 sets: 62 
;; Following path with 6 sets: 63 
;; Following path with 22 sets: 66 
;; Following path with 1 sets: 4 
;; Following path with 2 sets: 78 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowSetYEnd

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={18d,15u} r1={17d,9u} r2={17d,8u} r3={13d,4u} r7={1d,67u} r12={16d} r13={1d,83u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={45d,37u} r101={8d} r102={1d,67u} r103={1d,66u} r104={8d} r105={8d} r106={8d} r113={1d,2u} r114={1d,4u} r115={1d,6u} r116={1d,4u} r118={1d,2u} r119={1d,14u} r120={1d,2u} r121={1d,6u} r122={3d,12u} r127={1d,4u} r128={1d,3u} r129={1d,3u} r130={1d,3u} r131={1d,2u} r132={2d,6u} r133={2d,7u} r134={1d,3u} r136={1d,7u} r137={3d,12u} r138={2d,7u} r139={1d,3u} r140={1d,3u} r150={2d,5u} r151={2d,5u} r156={2d,3u} r157={2d,3u} r161={2d,5u} r162={2d,11u} r165={2d,3u} r169={2d,5u} r176={2d,5u} r179={4d,7u} r180={4d,4u} r181={2d,5u} r182={2d,4u} r183={4d,1u} r184={1d,18u} r185={3d,6u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,1u} r214={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r222={1d,1u} r224={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r233={1d,1u} r237={1d,1u} r238={1d,1u} r240={1d,1u} r242={1d,1u} r243={1d,1u} r245={1d,1u} r247={1d,1u} r248={1d,1u} r250={1d,1u} r251={1d,12u} 
;;    total ref usage 1458{846d,612u,0e} in 431{423 regular + 8 call} insns.
(note 31 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 31 3 2 (set (reg/v/f:SI 184 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6194:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 185 [ ye ])
        (reg:SI 1 r1 [ ye ])) "../System/ugui.c":6194:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ye ])
        (nil)))
(note 4 3 33 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 33 4 34 2 (debug_marker) "../System/ugui.c":6195:4 -1
     (nil))
(insn 34 33 35 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 184 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6195:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 35 34 42 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 39)
            (pc))) "../System/ugui.c":6195:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1064400276 (nil)))
 -> 39)
(code_label 42 35 36 4 1362 (nil) [7 uses])
(note 36 42 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 36 39 4 (set (reg:SI 183 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6201:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 78
(code_label 39 17 40 5 1360 (nil) [1 uses])
(note 40 39 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 43 5 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 184 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_8(D)->state+0 S1 A32]))) "../System/ugui.c":6195:30 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 43 41 45 5 (set (reg:SI 188)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 2 [0x2]))) "../System/ugui.c":6195:23 90 {*arm_andsi3_insn}
     (nil))
(insn 45 43 46 5 (set (reg:SI 190)
        (zero_extend:SI (subreg:QI (reg:SI 188) 0))) "../System/ugui.c":6195:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 188)
        (nil)))
(insn 46 45 47 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 190)
            (const_int 0 [0]))) "../System/ugui.c":6195:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 190)
        (nil)))
(jump_insn 47 46 48 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../System/ugui.c":6195:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 42734932 (nil)))
 -> 42)
(note 48 47 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 49 48 50 7 (debug_marker) "../System/ugui.c":6197:7 -1
     (nil))
(insn 50 49 51 7 (set (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_8(D)->ye+0 S4 A32])
        (reg/v:SI 185 [ ye ])) "../System/ugui.c":6197:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 51 50 52 7 (debug_marker) "../System/ugui.c":6198:7 -1
     (nil))
(insn 52 51 53 7 (set (reg:SI 114 [ _2 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_8(D)->xs+0 S4 A32])) "../System/ugui.c":6198:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 52 54 7 (set (reg:SI 115 [ _3 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_8(D)->ys+0 S4 A32])) "../System/ugui.c":6198:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 55 7 (set (reg:SI 116 [ _4 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_8(D)->xe+0 S4 A32])) "../System/ugui.c":6198:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 55 54 56 7 (var_location:SI wnd (reg/v/f:SI 184 [ wnd ])) "../System/ugui.c":6198:12 -1
     (nil))
(debug_insn 56 55 57 7 (var_location:SI xs (reg:SI 114 [ _2 ])) "../System/ugui.c":6198:12 -1
     (nil))
(debug_insn 57 56 58 7 (var_location:SI ys (reg:SI 115 [ _3 ])) "../System/ugui.c":6198:12 -1
     (nil))
(debug_insn 58 57 59 7 (var_location:SI xe (reg:SI 116 [ _4 ])) "../System/ugui.c":6198:12 -1
     (nil))
(debug_insn 59 58 60 7 (var_location:SI ye (reg/v:SI 185 [ ye ])) "../System/ugui.c":6198:12 -1
     (nil))
(debug_insn 60 59 61 7 (debug_marker:BLK) "../System/ugui.c":5972:11 -1
     (nil))
(debug_insn 61 60 62 7 (debug_marker) "../System/ugui.c":5974:4 -1
     (nil))
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5975:4 -1
     (nil))
(debug_insn 63 62 64 7 (debug_marker) "../System/ugui.c":5977:4 -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker:BLK) "../System/ugui.c":5040:8 -1
     (nil))
(debug_insn 65 64 66 7 (debug_marker) "../System/ugui.c":5042:4 -1
     (nil))
(insn 66 65 67 7 (set (reg/f:SI 251)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":5042:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 7 (set (reg/f:SI 179 [ pretmp_169 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":5042:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 68 67 69 7 (set (reg:SI 118 [ _15 ])
        (mem:SI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                (const_int 4 [0x4])) [1 gui.91_14->x_dim+0 S4 A32])) "../System/ugui.c":5042:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 68 70 7 (set (reg/v:SI 119 [ xmax ])
        (plus:SI (reg:SI 118 [ _15 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5977:9 7 {*arm_addsi3}
     (nil))
(debug_insn 70 69 71 7 (var_location:SI xmax (reg/v:SI 119 [ xmax ])) "../System/ugui.c":5977:9 -1
     (nil))
(debug_insn 71 70 72 7 (debug_marker) "../System/ugui.c":5978:4 -1
     (nil))
(debug_insn 72 71 73 7 (debug_marker:BLK) "../System/ugui.c":5045:8 -1
     (nil))
(debug_insn 73 72 74 7 (debug_marker) "../System/ugui.c":5047:4 -1
     (nil))
(insn 74 73 75 7 (set (reg:SI 120 [ _17 ])
        (mem:SI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                (const_int 8 [0x8])) [1 gui.91_14->y_dim+0 S4 A32])) "../System/ugui.c":5047:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 7 (set (reg/v:SI 121 [ ymax ])
        (plus:SI (reg:SI 120 [ _17 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5978:9 7 {*arm_addsi3}
     (nil))
(debug_insn 76 75 77 7 (var_location:SI ymax (reg/v:SI 121 [ ymax ])) "../System/ugui.c":5978:9 -1
     (nil))
(debug_insn 77 76 78 7 (debug_marker) "../System/ugui.c":5980:4 -1
     (nil))
(debug_insn 78 77 81 7 (debug_marker) "../System/ugui.c":5983:7 -1
     (nil))
(insn 81 78 82 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _2 ])
            (const_int 0 [0]))) "../System/ugui.c":5983:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 82 81 83 7 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5983:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 7838316 (nil)))
 -> 42)
(note 83 82 86 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 86 83 87 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 0 [0]))) "../System/ugui.c":5983:21 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 87 86 88 8 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5983:21 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 7838316 (nil)))
 -> 42)
(note 88 87 89 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 90 9 (debug_marker) "../System/ugui.c":5984:7 -1
     (nil))
(insn 90 89 91 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (reg/v:SI 119 [ xmax ]))) "../System/ugui.c":5984:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 91 90 92 9 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5984:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 11166916 (nil)))
 -> 42)
(note 92 91 93 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 185 [ ye ])
            (reg/v:SI 121 [ ymax ]))) "../System/ugui.c":5984:24 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 94 93 95 10 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5984:24 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 11166916 (nil)))
 -> 42)
(note 95 94 96 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 96 95 97 11 (debug_marker) "../System/ugui.c":5985:7 -1
     (nil))
(debug_insn 97 96 98 11 (var_location:SI pos (minus:SI (reg:SI 116 [ _4 ])
        (reg:SI 114 [ _2 ]))) "../System/ugui.c":5985:11 -1
     (nil))
(debug_insn 98 97 99 11 (debug_marker) "../System/ugui.c":5986:7 -1
     (nil))
(insn 99 98 102 11 (set (reg:SI 192 [ pos ])
        (minus:SI (reg:SI 116 [ _4 ])
            (reg:SI 114 [ _2 ]))) "../System/ugui.c":5985:11 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(insn 102 99 103 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 192 [ pos ])
            (const_int 9 [0x9]))) "../System/ugui.c":5986:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 192 [ pos ])
        (nil)))
(jump_insn 103 102 104 11 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5986:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 11166916 (nil)))
 -> 42)
(note 104 103 105 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 12 (debug_marker) "../System/ugui.c":5987:7 -1
     (nil))
(debug_insn 106 105 107 12 (var_location:SI pos (minus:SI (reg/v:SI 185 [ ye ])
        (reg:SI 115 [ _3 ]))) "../System/ugui.c":5987:11 -1
     (nil))
(debug_insn 107 106 108 12 (debug_marker) "../System/ugui.c":5988:7 -1
     (nil))
(insn 108 107 111 12 (set (reg:SI 193 [ pos ])
        (minus:SI (reg/v:SI 185 [ ye ])
            (reg:SI 115 [ _3 ]))) "../System/ugui.c":5987:11 45 {*arm_subsi3_insn}
     (nil))
(insn 111 108 112 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 193 [ pos ])
            (const_int 9 [0x9]))) "../System/ugui.c":5988:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 193 [ pos ])
        (nil)))
(jump_insn 112 111 113 12 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/ugui.c":5988:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 21474844 (nil)))
 -> 42)
(note 113 112 114 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 114 113 115 13 (debug_marker) "../System/ugui.c":5991:7 -1
     (nil))
(debug_insn 115 114 116 13 (debug_marker) "../System/ugui.c":5992:7 -1
     (nil))
(debug_insn 116 115 117 13 (debug_marker) "../System/ugui.c":5993:7 -1
     (nil))
(debug_insn 117 116 118 13 (debug_marker) "../System/ugui.c":5994:7 -1
     (nil))
(debug_insn 118 117 119 13 (debug_marker) "../System/ugui.c":5996:7 -1
     (nil))
(insn 119 118 121 13 (set (reg:SI 194)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 8 [0x8]))) "../System/ugui.c":5996:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 121 119 122 13 (set (reg:SI 196)
        (zero_extend:SI (subreg:QI (reg:SI 194) 0))) "../System/ugui.c":5996:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 194)
        (nil)))
(insn 122 121 123 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0]))) "../System/ugui.c":5996:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 196)
        (nil)))
(jump_insn 123 122 124 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 646)
            (pc))) "../System/ugui.c":5996:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 646)
(note 124 123 125 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 125 124 126 14 (set (reg/f:SI 197 [ gui.91_14->active_window ])
        (mem/f:SI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                (const_int 28 [0x1c])) [5 gui.91_14->active_window+0 S4 A32])) "../System/ugui.c":5996:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 127 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 184 [ wnd ])
            (reg/f:SI 197 [ gui.91_14->active_window ]))) "../System/ugui.c":5996:45 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 197 [ gui.91_14->active_window ])
        (nil)))
(jump_insn 127 126 128 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 650)
            (pc))) "../System/ugui.c":5996:45 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 650)
(note 128 127 129 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 15 (debug_marker) "../System/ugui.c":5998:10 -1
     (nil))
(insn 130 129 131 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 0 [0]))) "../System/ugui.c":5998:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 131 130 132 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 216)
            (pc))) "../System/ugui.c":5998:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 216)
(note 132 131 133 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 133 132 134 17 (debug_marker) "../System/ugui.c":5998:25 -1
     (nil))
(insn 134 133 135 17 (set (reg:SI 127 [ _25 ])
        (plus:SI (reg:SI 115 [ _3 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":5998:25 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 135 134 136 17 (set (reg:SI 128 [ _26 ])
        (mem:SI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                (const_int 108 [0x6c])) [1 gui.91_14->desktop_color+0 S4 A32])) "../System/ugui.c":5998:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 136 135 137 17 (var_location:SI x1 (const_int 0 [0])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 137 136 138 17 (var_location:SI y1 (const_int 0 [0])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 138 137 139 17 (var_location:SI x2 (reg/v:SI 119 [ xmax ])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 139 138 140 17 (var_location:SI y2 (reg:SI 127 [ _25 ])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 140 139 141 17 (var_location:SI c (reg:SI 128 [ _26 ])) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 141 140 142 17 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 142 141 143 17 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 143 142 146 17 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 146 143 147 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 119 [ xmax ])
            (const_int 0 [0]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 147 146 150 17 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 575)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 575)
(note 150 147 21 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 21 150 22 18 (set (reg/v:SI 182 [ x2 ])
        (reg/v:SI 119 [ xmax ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 588 18 (set (reg/v:SI 181 [ x1 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 70
(code_label 588 22 151 19 1395 (nil) [1 uses])
(note 151 588 152 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 152 151 153 19 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 153 152 154 19 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 128 [ _26 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 154 153 155 19 (set (reg/f:SI 198 [ gui.91_14->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                (const_int 124 [0x7c])) [10 gui.91_14->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 179 [ pretmp_169 ])
        (nil)))
(insn 155 154 156 19 (set (reg:SI 3 r3)
        (reg:SI 127 [ _25 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 156 155 157 19 (set (reg:SI 2 r2)
        (reg/v:SI 182 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 157 156 158 19 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 158 157 159 19 (set (reg:SI 0 r0)
        (reg/v:SI 181 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 159 158 160 19 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 198 [ gui.91_14->driver[1].driver ]) [0 *_51 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 198 [ gui.91_14->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 160 159 162 19 (set (reg:SI 199)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 162 160 163 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 199)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))
(jump_insn 163 162 164 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 203)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 203)
(note 164 163 165 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 165 164 183 20 (set (reg/v:SI 185 [ ye ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_8(D)->ye+0 S4 A32])) "../System/ugui.c":5999:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 29
(code_label 183 165 168 21 1367 (nil) [1 uses])
(note 168 183 170 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 170 168 213 21 (set (reg/f:SI 179 [ pretmp_169 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 213 170 171 22 1370 (nil) [0 uses])
(note 171 213 172 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 172 171 173 22 (var_location:SI n (reg/v:SI 150 [ n ])) -1
     (nil))
(debug_insn 173 172 174 22 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 174 173 175 22 (set (reg/f:SI 201 [ prephitmp_174->pset ])
        (mem/f:SI (reg/f:SI 179 [ pretmp_169 ]) [3 prephitmp_174->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 179 [ pretmp_169 ])
        (nil)))
(insn 175 174 176 22 (set (reg:SI 2 r2)
        (reg:SI 128 [ _26 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 176 175 177 22 (set (reg:SI 1 r1)
        (reg/v:SI 151 [ m ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 177 176 178 22 (set (reg:SI 0 r0)
        (reg/v:SI 150 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 178 177 179 22 (parallel [
            (call (mem:SI (reg/f:SI 201 [ prephitmp_174->pset ]) [0 *_58 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 201 [ prephitmp_174->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 179 178 180 22 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 180 179 181 22 (set (reg/v:SI 150 [ n ])
        (plus:SI (reg/v:SI 150 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 181 180 182 22 (var_location:SI n (reg/v:SI 150 [ n ])) -1
     (nil))
(debug_insn 182 181 184 22 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 184 182 185 22 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ n ])
            (reg/v:SI 182 [ x2 ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 185 184 186 22 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 183)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032164 (nil)))
 -> 183)
(note 186 185 187 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 187 186 188 23 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 188 187 189 23 (set (reg/v:SI 151 [ m ])
        (plus:SI (reg/v:SI 151 [ m ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 189 188 190 23 (var_location:SI m (reg/v:SI 151 [ m ])) -1
     (nil))
(debug_insn 190 189 191 23 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 191 190 192 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127 [ _25 ])
            (reg/v:SI 151 [ m ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 192 191 193 23 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 197)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032164 (nil)))
 -> 197)
(note 193 192 194 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 194 193 197 24 (set (reg/v:SI 185 [ ye ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_8(D)->ye+0 S4 A32])) "../System/ugui.c":5999:19 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 29
(code_label 197 194 198 25 1368 (nil) [1 uses])
(note 198 197 200 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 200 198 203 25 (set (reg/f:SI 179 [ pretmp_169 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
      ; pc falls through to BB 28
(code_label 203 200 204 26 1366 (nil) [1 uses])
(note 204 203 206 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 206 204 596 26 (set (reg/f:SI 179 [ pretmp_169 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 596 206 207 27 1396 (nil) [0 uses])
(note 207 596 6 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 6 207 208 27 (set (reg/v:SI 151 [ m ])
        (const_int 0 [0])) "../System/ugui.c":6194:1 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 208 6 209 28 1369 (nil) [0 uses])
(note 209 208 210 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 210 209 211 28 (var_location:SI m (reg/v:SI 151 [ m ])) -1
     (nil))
(debug_insn 211 210 212 28 (var_location:SI n (reg/v:SI 181 [ x1 ])) -1
     (nil))
(debug_insn 212 211 5 28 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 5 212 216 28 (set (reg/v:SI 150 [ n ])
        (reg/v:SI 181 [ x1 ])) "../System/ugui.c":6194:1 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 22
(code_label 216 5 217 29 1363 (nil) [1 uses])
(note 217 216 218 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 218 217 219 29 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 219 218 220 29 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 220 219 221 29 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 221 220 222 29 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 222 221 223 29 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 223 222 224 29 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 224 223 225 29 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":5998:25 -1
     (nil))
(debug_insn 225 224 226 29 (debug_marker) "../System/ugui.c":5999:10 -1
     (nil))
(insn 226 225 227 29 (set (reg/v:SI 162 [ m ])
        (plus:SI (reg/v:SI 185 [ ye ])
            (const_int 1 [0x1]))) "../System/ugui.c":5999:14 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 185 [ ye ])
        (nil)))
(debug_insn 227 226 228 29 (var_location:SI pos (reg/v:SI 162 [ m ])) "../System/ugui.c":5999:14 -1
     (nil))
(debug_insn 228 227 229 29 (debug_marker) "../System/ugui.c":6000:10 -1
     (nil))
(insn 229 228 230 29 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 121 [ ymax ])
            (reg/v:SI 162 [ m ]))) "../System/ugui.c":6000:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 230 229 298 29 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 246)
            (pc))) "../System/ugui.c":6000:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 246)
(code_label 298 230 231 30 1377 (nil) [1 uses])
(note 231 298 232 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 232 231 233 30 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 233 232 234 30 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 234 233 235 30 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 235 234 236 30 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 236 235 237 30 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 237 236 238 30 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 238 237 239 30 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 239 238 240 30 (debug_marker) "../System/ugui.c":6001:10 -1
     (nil))
(insn 240 239 241 30 (set (reg:SI 131 [ _31 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_8(D)->xs+0 S4 A32])) "../System/ugui.c":6001:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 241 240 242 30 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 131 [ _31 ])
            (const_int 0 [0]))) "../System/ugui.c":6001:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 242 241 246 30 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 335)
            (pc))) "../System/ugui.c":6001:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 335)
      ; pc falls through to BB 57
(code_label 246 242 247 32 1371 (nil) [1 uses])
(note 247 246 248 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 248 247 250 32 (debug_marker) "../System/ugui.c":6000:31 -1
     (nil))
(insn 250 248 251 32 (set (reg/f:SI 129 [ gui.210_29 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":6000:65 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 251 250 252 32 (set (reg:SI 130 [ _30 ])
        (mem:SI (plus:SI (reg/f:SI 129 [ gui.210_29 ])
                (const_int 108 [0x6c])) [1 gui.210_29->desktop_color+0 S4 A32])) "../System/ugui.c":6000:31 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 252 251 253 32 (var_location:SI x1 (const_int 0 [0])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 253 252 254 32 (var_location:SI y1 (reg/v:SI 162 [ m ])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 254 253 255 32 (var_location:SI x2 (reg/v:SI 119 [ xmax ])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 255 254 256 32 (var_location:SI y2 (reg/v:SI 121 [ ymax ])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 256 255 257 32 (var_location:SI c (reg:SI 130 [ _30 ])) "../System/ugui.c":6000:31 -1
     (nil))
(debug_insn 257 256 258 32 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 258 257 259 32 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 259 258 262 32 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 262 259 263 32 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 119 [ xmax ])
            (const_int 0 [0]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 263 262 264 32 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 654)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 654)
(note 264 263 9 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 9 264 10 33 (set (reg/v:SI 156 [ x1 ])
        (reg/v:SI 119 [ xmax ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 654 33 (set (reg/v:SI 157 [ x2 ])
        (const_int 0 [0])) "../System/ugui.c":4625:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 35
(code_label 654 10 653 34 1402 (nil) [1 uses])
(note 653 654 7 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 7 653 8 34 (set (reg/v:SI 157 [ x2 ])
        (reg/v:SI 119 [ xmax ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 265 34 (set (reg/v:SI 156 [ x1 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 265 8 266 35 1374 (nil) [0 uses])
(note 266 265 267 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 267 266 268 35 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 268 267 269 35 (var_location:SI x2 (reg/v:SI 157 [ x2 ])) -1
     (nil))
(debug_insn 269 268 270 35 (var_location:SI x1 (reg/v:SI 156 [ x1 ])) -1
     (nil))
(debug_insn 270 269 271 35 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(debug_insn 271 270 272 35 (var_location:SI y2 (reg/v:SI 121 [ ymax ])) -1
     (nil))
(debug_insn 272 271 273 35 (var_location:SI y1 (reg/v:SI 162 [ m ])) -1
     (nil))
(debug_insn 273 272 274 35 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 274 273 276 35 (set (reg:SI 206 [ gui.210_29->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 129 [ gui.210_29 ])
                    (const_int 128 [0x80])) [0 gui.210_29->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 276 274 278 35 (set (reg:SI 207)
        (and:SI (reg:SI 206 [ gui.210_29->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 206 [ gui.210_29->driver[1].state ])
        (nil)))
(insn 278 276 279 35 (set (reg:SI 209)
        (zero_extend:SI (subreg:QI (reg:SI 207) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 207)
        (nil)))
(insn 279 278 280 35 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 209)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 209)
        (nil)))
(jump_insn 280 279 301 35 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 286)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 286)
(code_label 301 280 281 37 1378 (nil) [0 uses])
(note 281 301 282 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 282 281 283 37 (var_location:SI m (reg/v:SI 162 [ m ])) -1
     (nil))
(debug_insn 283 282 286 37 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
      ; pc falls through to BB 40
(code_label 286 283 287 38 1375 (nil) [1 uses])
(note 287 286 288 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 288 287 289 38 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 289 288 290 38 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 130 [ _30 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 290 289 291 38 (set (reg/f:SI 210 [ gui.210_29->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 129 [ gui.210_29 ])
                (const_int 124 [0x7c])) [10 gui.210_29->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 129 [ gui.210_29 ])
        (nil)))
(insn 291 290 292 38 (set (reg:SI 3 r3)
        (reg/v:SI 121 [ ymax ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 121 [ ymax ])
        (nil)))
(insn 292 291 293 38 (set (reg:SI 2 r2)
        (reg/v:SI 157 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 293 292 294 38 (set (reg:SI 1 r1)
        (reg/v:SI 162 [ m ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 294 293 295 38 (set (reg:SI 0 r0)
        (reg/v:SI 156 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 295 294 296 38 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 210 [ gui.210_29->driver[1].driver ]) [0 *_68 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 210 [ gui.210_29->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 296 295 299 38 (set (reg:SI 211)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 299 296 300 38 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 211)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 211)
        (nil)))
(jump_insn 300 299 305 38 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 298)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 298)
      ; pc falls through to BB 37
(code_label 305 300 306 40 1376 (nil) [1 uses])
(note 306 305 307 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 307 306 11 40 (var_location:SI m (reg/v:SI 162 [ m ])) -1
     (nil))
(insn 11 307 322 40 (set (reg/v:SI 161 [ n ])
        (reg/v:SI 156 [ x1 ])) "../System/ugui.c":4643:13 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 322 11 308 41 1379 (nil) [1 uses])
(note 308 322 309 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 309 308 310 41 (var_location:SI n (reg/v:SI 161 [ n ])) -1
     (nil))
(debug_insn 310 309 312 41 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 312 310 313 41 (set (reg/f:SI 213 [ gui ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 313 312 314 41 (set (reg/f:SI 214 [ gui.6_74->pset ])
        (mem/f:SI (reg/f:SI 213 [ gui ]) [3 gui.6_74->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 213 [ gui ])
        (nil)))
(insn 314 313 315 41 (set (reg:SI 2 r2)
        (reg:SI 130 [ _30 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 315 314 316 41 (set (reg:SI 1 r1)
        (reg/v:SI 162 [ m ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 316 315 317 41 (set (reg:SI 0 r0)
        (reg/v:SI 161 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 317 316 318 41 (parallel [
            (call (mem:SI (reg/f:SI 214 [ gui.6_74->pset ]) [0 *_75 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 214 [ gui.6_74->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 318 317 319 41 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 319 318 320 41 (set (reg/v:SI 161 [ n ])
        (plus:SI (reg/v:SI 161 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 320 319 321 41 (var_location:SI n (reg/v:SI 161 [ n ])) -1
     (nil))
(debug_insn 321 320 323 41 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 323 321 324 41 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 157 [ x2 ])
            (reg/v:SI 161 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 324 323 325 41 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 322)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 941032164 (nil)))
 -> 322)
(note 325 324 326 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 326 325 327 42 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 327 326 328 42 (set (reg/v:SI 162 [ m ])
        (plus:SI (reg/v:SI 162 [ m ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 328 327 329 42 (var_location:SI m (reg/v:SI 162 [ m ])) -1
     (nil))
(debug_insn 329 328 330 42 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 330 329 331 42 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _17 ])
            (reg/v:SI 162 [ m ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 331 330 335 42 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 305)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 305)
      ; pc falls through to BB 30
(code_label 335 331 336 43 1372 (nil) [1 uses])
(note 336 335 337 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(debug_insn 337 336 338 43 (debug_marker) "../System/ugui.c":6001:25 -1
     (nil))
(insn 338 337 339 43 (set (reg/v:SI 122 [ y1 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_8(D)->ys+0 S4 A32])) "../System/ugui.c":6001:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 339 338 340 43 (set (reg/v:SI 132 [ x2 ])
        (plus:SI (reg:SI 131 [ _31 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":6001:25 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 131 [ _31 ])
        (nil)))
(insn 340 339 342 43 (set (reg/v:SI 133 [ y2 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_8(D)->ye+0 S4 A32])) "../System/ugui.c":6001:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 342 340 343 43 (set (reg/f:SI 180 [ prephitmp_182 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":6001:71 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 343 342 344 43 (set (reg:SI 134 [ _36 ])
        (mem:SI (plus:SI (reg/f:SI 180 [ prephitmp_182 ])
                (const_int 108 [0x6c])) [1 gui.211_35->desktop_color+0 S4 A32])) "../System/ugui.c":6001:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 344 343 345 43 (var_location:SI x1 (const_int 0 [0])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 345 344 346 43 (var_location:SI y1 (reg/v:SI 122 [ y1 ])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 346 345 347 43 (var_location:SI x2 (reg/v:SI 132 [ x2 ])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 347 346 348 43 (var_location:SI y2 (reg/v:SI 133 [ y2 ])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 348 347 349 43 (var_location:SI c (reg:SI 134 [ _36 ])) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 349 348 350 43 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 350 349 351 43 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 351 350 354 43 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 354 351 355 43 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 132 [ x2 ])
            (const_int 0 [0]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 355 354 356 43 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 658)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 658)
(note 356 355 13 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 13 356 14 44 (set (reg/v:SI 165 [ x1 ])
        (reg/v:SI 132 [ x2 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 132 [ x2 ])
        (nil)))
(insn 14 13 658 44 (set (reg/v:SI 132 [ x2 ])
        (const_int 0 [0])) "../System/ugui.c":4625:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 46
(code_label 658 14 657 45 1403 (nil) [1 uses])
(note 657 658 12 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 12 657 357 45 (set (reg/v:SI 165 [ x1 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 357 12 358 46 1380 (nil) [0 uses])
(note 358 357 359 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(debug_insn 359 358 360 46 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 360 359 361 46 (var_location:SI x2 (reg/v:SI 132 [ x2 ])) -1
     (nil))
(debug_insn 361 360 362 46 (var_location:SI x1 (reg/v:SI 165 [ x1 ])) -1
     (nil))
(debug_insn 362 361 363 46 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 363 362 364 46 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ y1 ])
            (reg/v:SI 133 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 364 363 368 46 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 619)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 619)
      ; pc falls through to BB 76
(note 368 364 369 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 369 368 370 47 (var_location:SI m (reg/v:SI 122 [ y1 ])) -1
     (nil))
(debug_insn 370 369 371 47 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 371 370 372 47 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ y1 ])
            (reg/v:SI 133 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 372 371 627 47 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 393)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673228 (nil)))
 -> 393)
      ; pc falls through to BB 57
(code_label 627 372 376 48 1398 (nil) [1 uses])
(note 376 627 377 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(debug_insn 377 376 378 48 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 378 377 379 48 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 134 [ _36 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 379 378 380 48 (set (reg/f:SI 216 [ gui.211_35->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 180 [ prephitmp_182 ])
                (const_int 124 [0x7c])) [10 gui.211_35->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 180 [ prephitmp_182 ])
        (nil)))
(insn 380 379 381 48 (set (reg:SI 3 r3)
        (reg/v:SI 133 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 381 380 382 48 (set (reg:SI 2 r2)
        (reg/v:SI 132 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 382 381 383 48 (set (reg:SI 1 r1)
        (reg/v:SI 122 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 383 382 384 48 (set (reg:SI 0 r0)
        (reg/v:SI 165 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 384 383 385 48 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 216 [ gui.211_35->driver[1].driver ]) [0 *_85 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 216 [ gui.211_35->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 385 384 387 48 (set (reg:SI 217)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 387 385 388 48 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 217)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))
(jump_insn 388 387 393 48 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 435)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 435)
      ; pc falls through to BB 47
(code_label 393 388 394 50 1383 (nil) [1 uses])
(note 394 393 396 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 396 394 635 50 (set (reg/f:SI 180 [ prephitmp_182 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 635 396 397 51 1399 (nil) [0 uses])
(note 397 635 398 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(debug_insn 398 397 432 51 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(code_label 432 398 399 52 1387 (nil) [0 uses])
(note 399 432 400 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(debug_insn 400 399 15 52 (var_location:SI m (reg/v:SI 122 [ y1 ])) -1
     (nil))
(insn 15 400 418 52 (set (reg/v:SI 169 [ n ])
        (reg/v:SI 165 [ x1 ])) "../System/ugui.c":4643:13 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 418 15 401 53 1386 (nil) [0 uses])
(note 401 418 402 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(debug_insn 402 401 403 53 (var_location:SI n (reg/v:SI 169 [ n ])) -1
     (nil))
(debug_insn 403 402 404 53 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 404 403 405 53 (set (reg/f:SI 219 [ prephitmp_182->pset ])
        (mem/f:SI (reg/f:SI 180 [ prephitmp_182 ]) [3 prephitmp_182->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 180 [ prephitmp_182 ])
        (nil)))
(insn 405 404 406 53 (set (reg:SI 2 r2)
        (reg:SI 134 [ _36 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 406 405 407 53 (set (reg:SI 1 r1)
        (reg/v:SI 122 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 407 406 408 53 (set (reg:SI 0 r0)
        (reg/v:SI 169 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 408 407 409 53 (parallel [
            (call (mem:SI (reg/f:SI 219 [ prephitmp_182->pset ]) [0 *_92 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 219 [ prephitmp_182->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 409 408 410 53 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 410 409 411 53 (set (reg/v:SI 169 [ n ])
        (plus:SI (reg/v:SI 169 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 411 410 412 53 (var_location:SI n (reg/v:SI 169 [ n ])) -1
     (nil))
(debug_insn 412 411 413 53 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 413 412 414 53 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 132 [ x2 ])
            (reg/v:SI 169 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 414 413 415 53 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 421)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 132709668 (nil)))
 -> 421)
(note 415 414 417 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 417 415 421 54 (set (reg/f:SI 180 [ prephitmp_182 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
      ; pc falls through to BB 53
(code_label 421 417 422 55 1385 (nil) [1 uses])
(note 422 421 423 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(debug_insn 423 422 424 55 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 424 423 425 55 (set (reg/v:SI 122 [ y1 ])
        (plus:SI (reg/v:SI 122 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 425 424 426 55 (var_location:SI m (reg/v:SI 122 [ y1 ])) -1
     (nil))
(debug_insn 426 425 427 55 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 427 426 428 55 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 133 [ y2 ])
            (reg/v:SI 122 [ y1 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 428 427 429 55 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 435)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 435)
(note 429 428 431 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 431 429 435 56 (set (reg/f:SI 180 [ prephitmp_182 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
      ; pc falls through to BB 52
(code_label 435 431 436 57 1373 (nil) [2 uses])
(note 436 435 437 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(debug_insn 437 436 438 57 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 438 437 439 57 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 439 438 440 57 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 440 439 441 57 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 441 440 442 57 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 442 441 443 57 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 443 442 444 57 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":6001:25 -1
     (nil))
(debug_insn 444 443 445 57 (debug_marker) "../System/ugui.c":6002:10 -1
     (nil))
(insn 445 444 446 57 (set (reg:SI 222 [ wnd_8(D)->xe ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_8(D)->xe+0 S4 A32])) "../System/ugui.c":6002:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 446 445 447 57 (set (reg/v:SI 136 [ pos ])
        (plus:SI (reg:SI 222 [ wnd_8(D)->xe ])
            (const_int 1 [0x1]))) "../System/ugui.c":6002:14 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 222 [ wnd_8(D)->xe ])
        (nil)))
(debug_insn 447 446 448 57 (var_location:SI pos (reg/v:SI 136 [ pos ])) "../System/ugui.c":6002:14 -1
     (nil))
(debug_insn 448 447 449 57 (debug_marker) "../System/ugui.c":6003:10 -1
     (nil))
(insn 449 448 450 57 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 119 [ xmax ])
            (reg/v:SI 136 [ pos ]))) "../System/ugui.c":6003:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 450 449 451 57 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 536)
            (pc))) "../System/ugui.c":6003:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 536)
(note 451 450 452 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(debug_insn 452 451 453 58 (debug_marker) "../System/ugui.c":6003:31 -1
     (nil))
(insn 453 452 454 58 (set (reg/v:SI 137 [ y1 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_8(D)->ys+0 S4 A32])) "../System/ugui.c":6003:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 454 453 456 58 (set (reg/v:SI 138 [ y2 ])
        (mem:SI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_8(D)->ye+0 S4 A32])) "../System/ugui.c":6003:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 456 454 457 58 (set (reg/f:SI 139 [ gui.212_41 ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":6003:73 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 457 456 458 58 (set (reg:SI 140 [ _42 ])
        (mem:SI (plus:SI (reg/f:SI 139 [ gui.212_41 ])
                (const_int 108 [0x6c])) [1 gui.212_41->desktop_color+0 S4 A32])) "../System/ugui.c":6003:31 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 458 457 459 58 (var_location:SI x1 (reg/v:SI 136 [ pos ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 459 458 460 58 (var_location:SI y1 (reg/v:SI 137 [ y1 ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 460 459 461 58 (var_location:SI x2 (reg/v:SI 119 [ xmax ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 461 460 462 58 (var_location:SI y2 (reg/v:SI 138 [ y2 ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 462 461 463 58 (var_location:SI c (reg:SI 140 [ _42 ])) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 463 462 464 58 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 464 463 465 58 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 465 464 466 58 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(debug_insn 466 465 467 58 (var_location:SI x2 (reg/v:SI 119 [ xmax ])) -1
     (nil))
(debug_insn 467 466 468 58 (var_location:SI x1 (reg/v:SI 136 [ pos ])) -1
     (nil))
(debug_insn 468 467 469 58 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 469 468 470 58 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 137 [ y1 ])
            (reg/v:SI 138 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 470 469 474 58 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 600)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 600)
      ; pc falls through to BB 73
(note 474 470 475 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(debug_insn 475 474 476 59 (var_location:SI m (reg/v:SI 137 [ y1 ])) -1
     (nil))
(debug_insn 476 475 477 59 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 477 476 478 59 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 137 [ y1 ])
            (reg/v:SI 138 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 478 477 608 59 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 526)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673228 (nil)))
 -> 526)
      ; pc falls through to BB 66
(code_label 608 478 482 60 1397 (nil) [1 uses])
(note 482 608 483 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(debug_insn 483 482 484 60 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 484 483 485 60 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 140 [ _42 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 485 484 486 60 (set (reg/f:SI 224 [ gui.212_41->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 139 [ gui.212_41 ])
                (const_int 124 [0x7c])) [10 gui.212_41->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 139 [ gui.212_41 ])
        (nil)))
(insn 486 485 487 60 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 487 486 488 60 (set (reg:SI 2 r2)
        (reg/v:SI 119 [ xmax ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 119 [ xmax ])
        (nil)))
(insn 488 487 489 60 (set (reg:SI 1 r1)
        (reg/v:SI 137 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 489 488 490 60 (set (reg:SI 0 r0)
        (reg/v:SI 136 [ pos ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 490 489 491 60 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 224 [ gui.212_41->driver[1].driver ]) [0 *_102 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 224 [ gui.212_41->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 491 490 493 60 (set (reg:SI 225)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 493 491 494 60 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 225)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 225)
        (nil)))
(jump_insn 494 493 513 60 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 536)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 536)
      ; pc falls through to BB 59
(code_label 513 494 499 62 1393 (nil) [1 uses])
(note 499 513 500 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(debug_insn 500 499 501 62 (var_location:SI n (reg/v:SI 176 [ n ])) -1
     (nil))
(debug_insn 501 500 503 62 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 503 501 504 62 (set (reg/f:SI 227 [ gui ])
        (mem/f/c:SI (reg/f:SI 251) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 504 503 505 62 (set (reg/f:SI 228 [ gui.6_108->pset ])
        (mem/f:SI (reg/f:SI 227 [ gui ]) [3 gui.6_108->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 227 [ gui ])
        (nil)))
(insn 505 504 506 62 (set (reg:SI 2 r2)
        (reg:SI 140 [ _42 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 506 505 507 62 (set (reg:SI 1 r1)
        (reg/v:SI 137 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 507 506 508 62 (set (reg:SI 0 r0)
        (reg/v:SI 176 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 508 507 509 62 (parallel [
            (call (mem:SI (reg/f:SI 228 [ gui.6_108->pset ]) [0 *_109 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 228 [ gui.6_108->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 509 508 510 62 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 510 509 511 62 (set (reg/v:SI 176 [ n ])
        (plus:SI (reg/v:SI 176 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 511 510 512 62 (var_location:SI n (reg/v:SI 176 [ n ])) -1
     (nil))
(debug_insn 512 511 514 62 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 514 512 515 62 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ _15 ])
            (reg/v:SI 176 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 515 514 516 62 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 513)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 513)
(note 516 515 517 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(debug_insn 517 516 518 63 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 518 517 519 63 (set (reg/v:SI 137 [ y1 ])
        (plus:SI (reg/v:SI 137 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 519 518 520 63 (var_location:SI m (reg/v:SI 137 [ y1 ])) -1
     (nil))
(debug_insn 520 519 521 63 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 521 520 522 63 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 137 [ y1 ])
            (reg/v:SI 138 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 522 521 526 63 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 529)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 529)
      ; pc falls through to BB 66
(code_label 526 522 527 64 1391 (nil) [1 uses])
(note 527 526 528 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(debug_insn 528 527 529 64 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(code_label 529 528 530 65 1394 (nil) [1 uses])
(note 530 529 531 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(debug_insn 531 530 532 65 (var_location:SI m (reg/v:SI 137 [ y1 ])) -1
     (nil))
(debug_insn 532 531 533 65 (var_location:SI n (reg/v:SI 136 [ pos ])) -1
     (nil))
(debug_insn 533 532 16 65 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 16 533 536 65 (set (reg/v:SI 176 [ n ])
        (reg/v:SI 136 [ pos ])) "../System/ugui.c":4643:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 62
(code_label 536 16 537 66 1388 (nil) [2 uses])
(note 537 536 538 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(debug_insn 538 537 539 66 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 539 538 540 66 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 540 539 541 66 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 541 540 542 66 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 542 541 543 66 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 543 542 544 66 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 544 543 545 66 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":6003:31 -1
     (nil))
(debug_insn 545 544 546 66 (debug_marker) "../System/ugui.c":6005:10 -1
     (nil))
(debug_insn 546 545 547 66 (debug_marker) "../System/ugui.c":6006:10 -1
     (nil))
(insn 547 546 549 66 (set (reg:SI 230 [ wnd_8(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 184 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_8(D)->state+0 S1 A32]))) "../System/ugui.c":6005:21 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 549 547 551 66 (set (reg:SI 231)
        (and:SI (reg:SI 230 [ wnd_8(D)->state ])
            (const_int -65 [0xffffffffffffffbf]))) "../System/ugui.c":6005:21 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 230 [ wnd_8(D)->state ])
        (nil)))
(insn 551 549 553 66 (set (reg:SI 233)
        (ior:SI (reg:SI 231)
            (const_int 32 [0x20]))) "../System/ugui.c":6006:21 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 231)
        (nil)))
(insn 553 551 554 66 (set (mem:QI (plus:SI (reg/v/f:SI 184 [ wnd ])
                (const_int 8 [0x8])) [0 wnd_8(D)->state+0 S1 A32])
        (subreg:QI (reg:SI 233) 0)) "../System/ugui.c":6006:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 233)
        (expr_list:REG_DEAD (reg/v/f:SI 184 [ wnd ])
            (nil))))
(debug_insn 554 553 555 66 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6198:12 -1
     (nil))
(debug_insn 555 554 556 66 (var_location:SI xs (clobber (const_int 0 [0]))) "../System/ugui.c":6198:12 -1
     (nil))
(debug_insn 556 555 557 66 (var_location:SI ys (clobber (const_int 0 [0]))) "../System/ugui.c":6198:12 -1
     (nil))
(debug_insn 557 556 558 66 (var_location:SI xe (clobber (const_int 0 [0]))) "../System/ugui.c":6198:12 -1
     (nil))
(debug_insn 558 557 559 66 (var_location:SI ye (clobber (const_int 0 [0]))) "../System/ugui.c":6198:12 -1
     (nil))
(debug_insn 559 558 560 66 (var_location:SI pos (clobber (const_int 0 [0]))) "../System/ugui.c":6198:12 -1
     (nil))
(debug_insn 560 559 561 66 (var_location:SI xmax (clobber (const_int 0 [0]))) "../System/ugui.c":6198:12 -1
     (nil))
(debug_insn 561 560 18 66 (var_location:SI ymax (clobber (const_int 0 [0]))) "../System/ugui.c":6198:12 -1
     (nil))
(insn 18 561 646 66 (set (reg:SI 183 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6199:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 78
(code_label 646 18 645 67 1400 (nil) [1 uses])
(note 645 646 19 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 19 645 650 67 (set (reg:SI 183 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6199:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 78
(code_label 650 19 649 68 1401 (nil) [1 uses])
(note 649 650 20 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 20 649 564 68 (set (reg:SI 183 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6199:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 564 20 565 68 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6198:12 -1
     (nil))
(debug_insn 565 564 566 68 (var_location:SI xs (clobber (const_int 0 [0]))) "../System/ugui.c":6198:12 -1
     (nil))
(debug_insn 566 565 567 68 (var_location:SI ys (clobber (const_int 0 [0]))) "../System/ugui.c":6198:12 -1
     (nil))
(debug_insn 567 566 568 68 (var_location:SI xe (clobber (const_int 0 [0]))) "../System/ugui.c":6198:12 -1
     (nil))
(debug_insn 568 567 569 68 (var_location:SI ye (clobber (const_int 0 [0]))) "../System/ugui.c":6198:12 -1
     (nil))
(debug_insn 569 568 570 68 (var_location:SI pos (clobber (const_int 0 [0]))) "../System/ugui.c":6198:12 -1
     (nil))
(debug_insn 570 569 571 68 (var_location:SI xmax (clobber (const_int 0 [0]))) "../System/ugui.c":6198:12 -1
     (nil))
(debug_insn 571 570 575 68 (var_location:SI ymax (clobber (const_int 0 [0]))) "../System/ugui.c":6198:12 -1
     (nil))
      ; pc falls through to BB 78
(code_label 575 571 576 69 1364 (nil) [1 uses])
(note 576 575 23 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 23 576 24 69 (set (reg/v:SI 181 [ x1 ])
        (reg/v:SI 119 [ xmax ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 577 69 (set (reg/v:SI 182 [ x2 ])
        (const_int 0 [0])) "../System/ugui.c":4625:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 577 24 578 70 1365 (nil) [0 uses])
(note 578 577 579 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(debug_insn 579 578 580 70 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 580 579 581 70 (var_location:SI x2 (reg/v:SI 182 [ x2 ])) -1
     (nil))
(debug_insn 581 580 582 70 (var_location:SI x1 (reg/v:SI 181 [ x1 ])) -1
     (nil))
(debug_insn 582 581 583 70 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(debug_insn 583 582 584 70 (var_location:SI x2 (reg/v:SI 182 [ x2 ])) -1
     (nil))
(debug_insn 584 583 585 70 (var_location:SI x1 (reg/v:SI 181 [ x1 ])) -1
     (nil))
(debug_insn 585 584 586 70 (var_location:SI y2 (reg:SI 127 [ _25 ])) -1
     (nil))
(debug_insn 586 585 587 70 (var_location:SI y1 (const_int 0 [0])) -1
     (nil))
(debug_insn 587 586 589 70 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 589 587 591 70 (set (reg:SI 237 [ gui.91_14->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 179 [ pretmp_169 ])
                    (const_int 128 [0x80])) [0 gui.91_14->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 591 589 593 70 (set (reg:SI 238)
        (and:SI (reg:SI 237 [ gui.91_14->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 237 [ gui.91_14->driver[1].state ])
        (nil)))
(insn 593 591 594 70 (set (reg:SI 240)
        (zero_extend:SI (subreg:QI (reg:SI 238) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 238)
        (nil)))
(insn 594 593 595 70 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 240)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))
(jump_insn 595 594 600 70 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 588)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 588)
      ; pc falls through to BB 27
(code_label 600 595 601 72 1389 (nil) [1 uses])
(note 601 600 25 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 25 601 26 72 (set (reg:SI 186 [ y1 ])
        (reg/v:SI 137 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 137 [ y1 ])
        (nil)))
(insn 26 25 27 72 (set (reg/v:SI 137 [ y1 ])
        (reg/v:SI 138 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 138 [ y2 ])
        (nil)))
(insn 27 26 602 72 (set (reg/v:SI 138 [ y2 ])
        (reg:SI 186 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 186 [ y1 ])
        (nil)))
(code_label 602 27 603 73 1390 (nil) [0 uses])
(note 603 602 604 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(debug_insn 604 603 605 73 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 605 604 606 73 (var_location:SI y2 (reg/v:SI 138 [ y2 ])) -1
     (nil))
(debug_insn 606 605 607 73 (var_location:SI y1 (reg/v:SI 137 [ y1 ])) -1
     (nil))
(debug_insn 607 606 609 73 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 609 607 611 73 (set (reg:SI 242 [ gui.212_41->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 139 [ gui.212_41 ])
                    (const_int 128 [0x80])) [0 gui.212_41->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 611 609 613 73 (set (reg:SI 243)
        (and:SI (reg:SI 242 [ gui.212_41->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 242 [ gui.212_41->driver[1].state ])
        (nil)))
(insn 613 611 614 73 (set (reg:SI 245)
        (zero_extend:SI (subreg:QI (reg:SI 243) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 243)
        (nil)))
(insn 614 613 615 73 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 245)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 245)
        (nil)))
(jump_insn 615 614 619 73 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 608)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870908 (nil)))
 -> 608)
      ; pc falls through to BB 64
(code_label 619 615 620 75 1381 (nil) [1 uses])
(note 620 619 28 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 28 620 29 75 (set (reg:SI 187 [ y1 ])
        (reg/v:SI 122 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 122 [ y1 ])
        (nil)))
(insn 29 28 30 75 (set (reg/v:SI 122 [ y1 ])
        (reg/v:SI 133 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ y2 ])
        (nil)))
(insn 30 29 621 75 (set (reg/v:SI 133 [ y2 ])
        (reg:SI 187 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 187 [ y1 ])
        (nil)))
(code_label 621 30 622 76 1382 (nil) [0 uses])
(note 622 621 623 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(debug_insn 623 622 624 76 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 624 623 625 76 (var_location:SI y2 (reg/v:SI 133 [ y2 ])) -1
     (nil))
(debug_insn 625 624 626 76 (var_location:SI y1 (reg/v:SI 122 [ y1 ])) -1
     (nil))
(debug_insn 626 625 628 76 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 628 626 630 76 (set (reg:SI 247 [ gui.211_35->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 180 [ prephitmp_182 ])
                    (const_int 128 [0x80])) [0 gui.211_35->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 630 628 632 76 (set (reg:SI 248)
        (and:SI (reg:SI 247 [ gui.211_35->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 247 [ gui.211_35->driver[1].state ])
        (nil)))
(insn 632 630 633 76 (set (reg:SI 250)
        (zero_extend:SI (subreg:QI (reg:SI 248) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 248)
        (nil)))
(insn 633 632 634 76 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 250)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 250)
        (nil)))
(jump_insn 634 633 642 76 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 627)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870908 (nil)))
 -> 627)
      ; pc falls through to BB 51
(note 642 634 640 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(insn 640 642 641 78 (set (reg/i:SI 0 r0)
        (reg:SI 183 [ <retval> ])) "../System/ugui.c":6202:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 183 [ <retval> ])
        (nil)))
(insn 641 640 0 78 (use (reg/i:SI 0 r0)) "../System/ugui.c":6202:1 -1
     (nil))

;; Function UG_WindowGetForeColor (UG_WindowGetForeColor, funcdef_no=67, decl_uid=6004, cgraph_uid=68, symbol_order=79)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 6 sets: 2 
;; Following path with 1 sets: 5 
;; Following path with 6 sets: 3 
;; Following path with 3 sets: 6 
;; Following path with 3 sets: 4 
;; Following path with 2 sets: 7 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowGetForeColor

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,7u} r103={1d,6u} r115={3d,2u} r116={1d,3u} r118={1d,1u} r119={1d,2u} r121={1d,1u} 
;;    total ref usage 76{35d,41u,0e} in 21{21 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 116 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6233:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/ugui.c":6234:4 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI c (const_int 0 [0])) "../System/ugui.c":6234:13 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":6235:4 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 116 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6235:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../System/ugui.c":6235:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 38)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 16 3 (set (reg:SI 118 [ wnd_4(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 116 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_4(D)->state+0 S1 A32]))) "../System/ugui.c":6235:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 14 43 3 (set (reg:SI 119)
        (and:SI (reg:SI 118 [ wnd_4(D)->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":6235:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ wnd_4(D)->state ])
        (nil)))
(debug_insn 43 16 18 3 (var_location:SI D#96 (zero_extend:SI (subreg:QI (reg:SI 119) 0))) -1
     (nil))
(insn 18 43 19 3 (set (reg:SI 121)
        (zero_extend:SI (subreg:QI (reg:SI 119) 0))) "../System/ugui.c":6235:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121)
            (const_int 0 [0]))) "../System/ugui.c":6235:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(jump_insn 20 19 21 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../System/ugui.c":6235:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (debug_marker) "../System/ugui.c":6237:7 -1
     (nil))
(insn 23 22 24 4 (set (reg/v:SI 115 [ <retval> ])
        (mem:SI (plus:SI (reg/v/f:SI 116 [ wnd ])
                (const_int 12 [0xc])) [1 wnd_4(D)->fc+0 S4 A32])) "../System/ugui.c":6237:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ wnd ])
        (nil)))
(debug_insn 24 23 38 4 (var_location:SI c (reg/v:SI 115 [ <retval> ])) "../System/ugui.c":6237:9 -1
     (nil))
      ; pc falls through to BB 7
(code_label 38 24 37 5 1455 (nil) [1 uses])
(note 37 38 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 37 42 5 (set (reg/v:SI 115 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6234:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 7
(code_label 42 4 41 6 1456 (nil) [1 uses])
(note 41 42 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 41 27 6 (set (reg/v:SI 115 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6234:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 27 5 28 6 (var_location:SI c (debug_expr:SI D#96)) -1
     (nil))
(debug_insn 28 27 31 6 (debug_marker) "../System/ugui.c":6239:4 -1
     (nil))
(code_label 31 28 34 7 1453 (nil) [0 uses])
(note 34 31 32 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 32 34 33 7 (set (reg/i:SI 0 r0)
        (reg/v:SI 115 [ <retval> ])) "../System/ugui.c":6240:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 115 [ <retval> ])
        (nil)))
(insn 33 32 0 7 (use (reg/i:SI 0 r0)) "../System/ugui.c":6240:1 -1
     (nil))

;; Function UG_WindowGetBackColor (UG_WindowGetBackColor, funcdef_no=68, decl_uid=6006, cgraph_uid=69, symbol_order=80)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 6 sets: 2 
;; Following path with 1 sets: 5 
;; Following path with 6 sets: 3 
;; Following path with 3 sets: 6 
;; Following path with 3 sets: 4 
;; Following path with 2 sets: 7 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowGetBackColor

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,7u} r103={1d,6u} r115={3d,2u} r116={1d,3u} r118={1d,1u} r119={1d,2u} r121={1d,1u} 
;;    total ref usage 76{35d,41u,0e} in 21{21 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 116 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6243:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/ugui.c":6244:4 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI c (const_int 0 [0])) "../System/ugui.c":6244:13 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":6245:4 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 116 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6245:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../System/ugui.c":6245:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 38)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 16 3 (set (reg:SI 118 [ wnd_4(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 116 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_4(D)->state+0 S1 A32]))) "../System/ugui.c":6245:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 14 43 3 (set (reg:SI 119)
        (and:SI (reg:SI 118 [ wnd_4(D)->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":6245:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ wnd_4(D)->state ])
        (nil)))
(debug_insn 43 16 18 3 (var_location:SI D#97 (zero_extend:SI (subreg:QI (reg:SI 119) 0))) -1
     (nil))
(insn 18 43 19 3 (set (reg:SI 121)
        (zero_extend:SI (subreg:QI (reg:SI 119) 0))) "../System/ugui.c":6245:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121)
            (const_int 0 [0]))) "../System/ugui.c":6245:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(jump_insn 20 19 21 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../System/ugui.c":6245:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (debug_marker) "../System/ugui.c":6247:7 -1
     (nil))
(insn 23 22 24 4 (set (reg/v:SI 115 [ <retval> ])
        (mem:SI (plus:SI (reg/v/f:SI 116 [ wnd ])
                (const_int 16 [0x10])) [1 wnd_4(D)->bc+0 S4 A32])) "../System/ugui.c":6247:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ wnd ])
        (nil)))
(debug_insn 24 23 38 4 (var_location:SI c (reg/v:SI 115 [ <retval> ])) "../System/ugui.c":6247:9 -1
     (nil))
      ; pc falls through to BB 7
(code_label 38 24 37 5 1459 (nil) [1 uses])
(note 37 38 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 37 42 5 (set (reg/v:SI 115 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6244:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 7
(code_label 42 4 41 6 1460 (nil) [1 uses])
(note 41 42 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 41 27 6 (set (reg/v:SI 115 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6244:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 27 5 28 6 (var_location:SI c (debug_expr:SI D#97)) -1
     (nil))
(debug_insn 28 27 31 6 (debug_marker) "../System/ugui.c":6249:4 -1
     (nil))
(code_label 31 28 34 7 1457 (nil) [0 uses])
(note 34 31 32 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 32 34 33 7 (set (reg/i:SI 0 r0)
        (reg/v:SI 115 [ <retval> ])) "../System/ugui.c":6250:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 115 [ <retval> ])
        (nil)))
(insn 33 32 0 7 (use (reg/i:SI 0 r0)) "../System/ugui.c":6250:1 -1
     (nil))

;; Function UG_WindowGetTitleTextColor (UG_WindowGetTitleTextColor, funcdef_no=69, decl_uid=6008, cgraph_uid=70, symbol_order=81)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 6 sets: 2 
;; Following path with 1 sets: 5 
;; Following path with 6 sets: 3 
;; Following path with 3 sets: 6 
;; Following path with 3 sets: 4 
;; Following path with 2 sets: 7 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowGetTitleTextColor

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,7u} r103={1d,6u} r115={3d,2u} r116={1d,3u} r118={1d,1u} r119={1d,2u} r121={1d,1u} 
;;    total ref usage 76{35d,41u,0e} in 21{21 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 116 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6253:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/ugui.c":6254:4 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI c (const_int 0 [0])) "../System/ugui.c":6254:13 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":6255:4 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 116 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6255:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../System/ugui.c":6255:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 38)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 16 3 (set (reg:SI 118 [ wnd_4(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 116 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_4(D)->state+0 S1 A32]))) "../System/ugui.c":6255:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 14 43 3 (set (reg:SI 119)
        (and:SI (reg:SI 118 [ wnd_4(D)->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":6255:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ wnd_4(D)->state ])
        (nil)))
(debug_insn 43 16 18 3 (var_location:SI D#98 (zero_extend:SI (subreg:QI (reg:SI 119) 0))) -1
     (nil))
(insn 18 43 19 3 (set (reg:SI 121)
        (zero_extend:SI (subreg:QI (reg:SI 119) 0))) "../System/ugui.c":6255:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121)
            (const_int 0 [0]))) "../System/ugui.c":6255:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(jump_insn 20 19 21 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../System/ugui.c":6255:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (debug_marker) "../System/ugui.c":6257:7 -1
     (nil))
(insn 23 22 24 4 (set (reg/v:SI 115 [ <retval> ])
        (mem:SI (plus:SI (reg/v/f:SI 116 [ wnd ])
                (const_int 52 [0x34])) [1 wnd_4(D)->title.fc+0 S4 A32])) "../System/ugui.c":6257:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ wnd ])
        (nil)))
(debug_insn 24 23 38 4 (var_location:SI c (reg/v:SI 115 [ <retval> ])) "../System/ugui.c":6257:9 -1
     (nil))
      ; pc falls through to BB 7
(code_label 38 24 37 5 1463 (nil) [1 uses])
(note 37 38 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 37 42 5 (set (reg/v:SI 115 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6254:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 7
(code_label 42 4 41 6 1464 (nil) [1 uses])
(note 41 42 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 41 27 6 (set (reg/v:SI 115 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6254:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 27 5 28 6 (var_location:SI c (debug_expr:SI D#98)) -1
     (nil))
(debug_insn 28 27 31 6 (debug_marker) "../System/ugui.c":6259:4 -1
     (nil))
(code_label 31 28 34 7 1461 (nil) [0 uses])
(note 34 31 32 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 32 34 33 7 (set (reg/i:SI 0 r0)
        (reg/v:SI 115 [ <retval> ])) "../System/ugui.c":6260:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 115 [ <retval> ])
        (nil)))
(insn 33 32 0 7 (use (reg/i:SI 0 r0)) "../System/ugui.c":6260:1 -1
     (nil))

;; Function UG_WindowGetTitleColor (UG_WindowGetTitleColor, funcdef_no=70, decl_uid=6010, cgraph_uid=71, symbol_order=82)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 6 sets: 2 
;; Following path with 1 sets: 5 
;; Following path with 6 sets: 3 
;; Following path with 3 sets: 6 
;; Following path with 3 sets: 4 
;; Following path with 2 sets: 7 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowGetTitleColor

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,7u} r103={1d,6u} r115={3d,2u} r116={1d,3u} r118={1d,1u} r119={1d,2u} r121={1d,1u} 
;;    total ref usage 76{35d,41u,0e} in 21{21 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 116 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6263:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/ugui.c":6264:4 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI c (const_int 0 [0])) "../System/ugui.c":6264:13 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":6265:4 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 116 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6265:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../System/ugui.c":6265:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 38)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 16 3 (set (reg:SI 118 [ wnd_4(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 116 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_4(D)->state+0 S1 A32]))) "../System/ugui.c":6265:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 14 43 3 (set (reg:SI 119)
        (and:SI (reg:SI 118 [ wnd_4(D)->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":6265:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ wnd_4(D)->state ])
        (nil)))
(debug_insn 43 16 18 3 (var_location:SI D#99 (zero_extend:SI (subreg:QI (reg:SI 119) 0))) -1
     (nil))
(insn 18 43 19 3 (set (reg:SI 121)
        (zero_extend:SI (subreg:QI (reg:SI 119) 0))) "../System/ugui.c":6265:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121)
            (const_int 0 [0]))) "../System/ugui.c":6265:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(jump_insn 20 19 21 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../System/ugui.c":6265:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (debug_marker) "../System/ugui.c":6267:7 -1
     (nil))
(insn 23 22 24 4 (set (reg/v:SI 115 [ <retval> ])
        (mem:SI (plus:SI (reg/v/f:SI 116 [ wnd ])
                (const_int 56 [0x38])) [1 wnd_4(D)->title.bc+0 S4 A32])) "../System/ugui.c":6267:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ wnd ])
        (nil)))
(debug_insn 24 23 38 4 (var_location:SI c (reg/v:SI 115 [ <retval> ])) "../System/ugui.c":6267:9 -1
     (nil))
      ; pc falls through to BB 7
(code_label 38 24 37 5 1467 (nil) [1 uses])
(note 37 38 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 37 42 5 (set (reg/v:SI 115 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6264:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 7
(code_label 42 4 41 6 1468 (nil) [1 uses])
(note 41 42 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 41 27 6 (set (reg/v:SI 115 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6264:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 27 5 28 6 (var_location:SI c (debug_expr:SI D#99)) -1
     (nil))
(debug_insn 28 27 31 6 (debug_marker) "../System/ugui.c":6269:4 -1
     (nil))
(code_label 31 28 34 7 1465 (nil) [0 uses])
(note 34 31 32 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 32 34 33 7 (set (reg/i:SI 0 r0)
        (reg/v:SI 115 [ <retval> ])) "../System/ugui.c":6270:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 115 [ <retval> ])
        (nil)))
(insn 33 32 0 7 (use (reg/i:SI 0 r0)) "../System/ugui.c":6270:1 -1
     (nil))

;; Function UG_WindowGetTitleInactiveTextColor (UG_WindowGetTitleInactiveTextColor, funcdef_no=71, decl_uid=6012, cgraph_uid=72, symbol_order=83)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 6 sets: 2 
;; Following path with 1 sets: 5 
;; Following path with 6 sets: 3 
;; Following path with 3 sets: 6 
;; Following path with 3 sets: 4 
;; Following path with 2 sets: 7 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowGetTitleInactiveTextColor

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,7u} r103={1d,6u} r115={3d,2u} r116={1d,3u} r118={1d,1u} r119={1d,2u} r121={1d,1u} 
;;    total ref usage 76{35d,41u,0e} in 21{21 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 116 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6273:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/ugui.c":6274:4 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI c (const_int 0 [0])) "../System/ugui.c":6274:13 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":6275:4 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 116 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6275:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../System/ugui.c":6275:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 38)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 16 3 (set (reg:SI 118 [ wnd_4(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 116 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_4(D)->state+0 S1 A32]))) "../System/ugui.c":6275:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 14 43 3 (set (reg:SI 119)
        (and:SI (reg:SI 118 [ wnd_4(D)->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":6275:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ wnd_4(D)->state ])
        (nil)))
(debug_insn 43 16 18 3 (var_location:SI D#100 (zero_extend:SI (subreg:QI (reg:SI 119) 0))) -1
     (nil))
(insn 18 43 19 3 (set (reg:SI 121)
        (zero_extend:SI (subreg:QI (reg:SI 119) 0))) "../System/ugui.c":6275:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121)
            (const_int 0 [0]))) "../System/ugui.c":6275:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(jump_insn 20 19 21 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../System/ugui.c":6275:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (debug_marker) "../System/ugui.c":6277:7 -1
     (nil))
(insn 23 22 24 4 (set (reg/v:SI 115 [ <retval> ])
        (mem:SI (plus:SI (reg/v/f:SI 116 [ wnd ])
                (const_int 60 [0x3c])) [1 wnd_4(D)->title.ifc+0 S4 A32])) "../System/ugui.c":6277:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ wnd ])
        (nil)))
(debug_insn 24 23 38 4 (var_location:SI c (reg/v:SI 115 [ <retval> ])) "../System/ugui.c":6277:9 -1
     (nil))
      ; pc falls through to BB 7
(code_label 38 24 37 5 1471 (nil) [1 uses])
(note 37 38 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 37 42 5 (set (reg/v:SI 115 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6274:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 7
(code_label 42 4 41 6 1472 (nil) [1 uses])
(note 41 42 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 41 27 6 (set (reg/v:SI 115 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6274:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 27 5 28 6 (var_location:SI c (debug_expr:SI D#100)) -1
     (nil))
(debug_insn 28 27 31 6 (debug_marker) "../System/ugui.c":6279:4 -1
     (nil))
(code_label 31 28 34 7 1469 (nil) [0 uses])
(note 34 31 32 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 32 34 33 7 (set (reg/i:SI 0 r0)
        (reg/v:SI 115 [ <retval> ])) "../System/ugui.c":6280:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 115 [ <retval> ])
        (nil)))
(insn 33 32 0 7 (use (reg/i:SI 0 r0)) "../System/ugui.c":6280:1 -1
     (nil))

;; Function UG_WindowGetTitleInactiveColor (UG_WindowGetTitleInactiveColor, funcdef_no=72, decl_uid=6014, cgraph_uid=73, symbol_order=84)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 6 sets: 2 
;; Following path with 1 sets: 5 
;; Following path with 6 sets: 3 
;; Following path with 3 sets: 6 
;; Following path with 3 sets: 4 
;; Following path with 2 sets: 7 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowGetTitleInactiveColor

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,7u} r103={1d,6u} r115={3d,2u} r116={1d,3u} r118={1d,1u} r119={1d,2u} r121={1d,1u} 
;;    total ref usage 76{35d,41u,0e} in 21{21 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 116 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6283:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/ugui.c":6284:4 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI c (const_int 0 [0])) "../System/ugui.c":6284:13 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":6285:4 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 116 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6285:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../System/ugui.c":6285:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 38)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 16 3 (set (reg:SI 118 [ wnd_4(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 116 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_4(D)->state+0 S1 A32]))) "../System/ugui.c":6285:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 14 43 3 (set (reg:SI 119)
        (and:SI (reg:SI 118 [ wnd_4(D)->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":6285:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ wnd_4(D)->state ])
        (nil)))
(debug_insn 43 16 18 3 (var_location:SI D#101 (zero_extend:SI (subreg:QI (reg:SI 119) 0))) -1
     (nil))
(insn 18 43 19 3 (set (reg:SI 121)
        (zero_extend:SI (subreg:QI (reg:SI 119) 0))) "../System/ugui.c":6285:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121)
            (const_int 0 [0]))) "../System/ugui.c":6285:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(jump_insn 20 19 21 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../System/ugui.c":6285:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (debug_marker) "../System/ugui.c":6287:7 -1
     (nil))
(insn 23 22 24 4 (set (reg/v:SI 115 [ <retval> ])
        (mem:SI (plus:SI (reg/v/f:SI 116 [ wnd ])
                (const_int 64 [0x40])) [1 wnd_4(D)->title.ibc+0 S4 A32])) "../System/ugui.c":6287:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ wnd ])
        (nil)))
(debug_insn 24 23 38 4 (var_location:SI c (reg/v:SI 115 [ <retval> ])) "../System/ugui.c":6287:9 -1
     (nil))
      ; pc falls through to BB 7
(code_label 38 24 37 5 1475 (nil) [1 uses])
(note 37 38 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 37 42 5 (set (reg/v:SI 115 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6284:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 7
(code_label 42 4 41 6 1476 (nil) [1 uses])
(note 41 42 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 41 27 6 (set (reg/v:SI 115 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6284:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 27 5 28 6 (var_location:SI c (debug_expr:SI D#101)) -1
     (nil))
(debug_insn 28 27 31 6 (debug_marker) "../System/ugui.c":6289:4 -1
     (nil))
(code_label 31 28 34 7 1473 (nil) [0 uses])
(note 34 31 32 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 32 34 33 7 (set (reg/i:SI 0 r0)
        (reg/v:SI 115 [ <retval> ])) "../System/ugui.c":6290:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 115 [ <retval> ])
        (nil)))
(insn 33 32 0 7 (use (reg/i:SI 0 r0)) "../System/ugui.c":6290:1 -1
     (nil))

;; Function UG_WindowGetTitleText (UG_WindowGetTitleText, funcdef_no=73, decl_uid=6016, cgraph_uid=74, symbol_order=85)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 6 sets: 2 
;; Following path with 1 sets: 5 
;; Following path with 6 sets: 3 
;; Following path with 3 sets: 6 
;; Following path with 3 sets: 4 
;; Following path with 2 sets: 7 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowGetTitleText

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,7u} r103={1d,6u} r115={3d,2u} r116={1d,3u} r118={1d,1u} r119={1d,2u} r121={1d,1u} 
;;    total ref usage 76{35d,41u,0e} in 21{21 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 116 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6293:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/ugui.c":6294:4 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI str (const_int 0 [0])) "../System/ugui.c":6294:10 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":6295:4 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 116 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6295:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../System/ugui.c":6295:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 159987532 (nil)))
 -> 38)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 16 3 (set (reg:SI 118 [ wnd_4(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 116 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_4(D)->state+0 S1 A32]))) "../System/ugui.c":6295:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 14 43 3 (set (reg:SI 119)
        (and:SI (reg:SI 118 [ wnd_4(D)->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":6295:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ wnd_4(D)->state ])
        (nil)))
(debug_insn 43 16 18 3 (var_location:SI D#102 (zero_extend:SI (subreg:QI (reg:SI 119) 0))) -1
     (nil))
(insn 18 43 19 3 (set (reg:SI 121)
        (zero_extend:SI (subreg:QI (reg:SI 119) 0))) "../System/ugui.c":6295:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121)
            (const_int 0 [0]))) "../System/ugui.c":6295:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(jump_insn 20 19 21 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../System/ugui.c":6295:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 311385132 (nil)))
 -> 42)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (debug_marker) "../System/ugui.c":6297:7 -1
     (nil))
(insn 23 22 24 4 (set (reg/v/f:SI 115 [ <retval> ])
        (mem/f:SI (plus:SI (reg/v/f:SI 116 [ wnd ])
                (const_int 40 [0x28])) [18 wnd_4(D)->title.str+0 S4 A32])) "../System/ugui.c":6297:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ wnd ])
        (nil)))
(debug_insn 24 23 38 4 (var_location:SI str (reg/v/f:SI 115 [ <retval> ])) "../System/ugui.c":6297:11 -1
     (nil))
      ; pc falls through to BB 7
(code_label 38 24 37 5 1479 (nil) [1 uses])
(note 37 38 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 37 42 5 (set (reg/v/f:SI 115 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6294:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 7
(code_label 42 4 41 6 1480 (nil) [1 uses])
(note 41 42 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 41 27 6 (set (reg/v/f:SI 115 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6294:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 27 5 28 6 (var_location:SI str (debug_expr:SI D#102)) -1
     (nil))
(debug_insn 28 27 31 6 (debug_marker) "../System/ugui.c":6299:4 -1
     (nil))
(code_label 31 28 34 7 1477 (nil) [0 uses])
(note 34 31 32 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 32 34 33 7 (set (reg/i:SI 0 r0)
        (reg/v/f:SI 115 [ <retval> ])) "../System/ugui.c":6300:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 115 [ <retval> ])
        (nil)))
(insn 33 32 0 7 (use (reg/i:SI 0 r0)) "../System/ugui.c":6300:1 -1
     (nil))

;; Function UG_WindowGetTitleTextFont (UG_WindowGetTitleTextFont, funcdef_no=74, decl_uid=6018, cgraph_uid=75, symbol_order=86)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 6 sets: 2 
;; Following path with 1 sets: 5 
;; Following path with 6 sets: 3 
;; Following path with 3 sets: 6 
;; Following path with 3 sets: 4 
;; Following path with 2 sets: 7 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowGetTitleTextFont

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,7u} r103={1d,6u} r115={3d,2u} r116={1d,3u} r118={1d,1u} r119={1d,2u} r121={1d,1u} 
;;    total ref usage 76{35d,41u,0e} in 21{21 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 116 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6303:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/ugui.c":6304:4 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI f (const_int 0 [0])) "../System/ugui.c":6304:13 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":6305:4 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 116 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6305:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../System/ugui.c":6305:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 159987532 (nil)))
 -> 38)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 16 3 (set (reg:SI 118 [ wnd_4(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 116 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_4(D)->state+0 S1 A32]))) "../System/ugui.c":6305:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 14 43 3 (set (reg:SI 119)
        (and:SI (reg:SI 118 [ wnd_4(D)->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":6305:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ wnd_4(D)->state ])
        (nil)))
(debug_insn 43 16 18 3 (var_location:SI D#103 (zero_extend:SI (subreg:QI (reg:SI 119) 0))) -1
     (nil))
(insn 18 43 19 3 (set (reg:SI 121)
        (zero_extend:SI (subreg:QI (reg:SI 119) 0))) "../System/ugui.c":6305:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121)
            (const_int 0 [0]))) "../System/ugui.c":6305:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(jump_insn 20 19 21 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../System/ugui.c":6305:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 311385132 (nil)))
 -> 42)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (debug_marker) "../System/ugui.c":6307:7 -1
     (nil))
(insn 23 22 24 4 (set (reg/v/f:SI 115 [ <retval> ])
        (mem/f:SI (plus:SI (reg/v/f:SI 116 [ wnd ])
                (const_int 44 [0x2c])) [19 wnd_4(D)->title.font+0 S4 A32])) "../System/ugui.c":6307:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ wnd ])
        (nil)))
(debug_insn 24 23 38 4 (var_location:SI f (reg/v/f:SI 115 [ <retval> ])) "../System/ugui.c":6307:9 -1
     (nil))
      ; pc falls through to BB 7
(code_label 38 24 37 5 1483 (nil) [1 uses])
(note 37 38 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 37 42 5 (set (reg/v/f:SI 115 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6304:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 7
(code_label 42 4 41 6 1484 (nil) [1 uses])
(note 41 42 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 41 27 6 (set (reg/v/f:SI 115 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6304:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 27 5 28 6 (var_location:SI f (debug_expr:SI D#103)) -1
     (nil))
(debug_insn 28 27 31 6 (debug_marker) "../System/ugui.c":6309:4 -1
     (nil))
(code_label 31 28 34 7 1481 (nil) [0 uses])
(note 34 31 32 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 32 34 33 7 (set (reg/i:SI 0 r0)
        (reg/v/f:SI 115 [ <retval> ])) "../System/ugui.c":6310:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 115 [ <retval> ])
        (nil)))
(insn 33 32 0 7 (use (reg/i:SI 0 r0)) "../System/ugui.c":6310:1 -1
     (nil))

;; Function UG_WindowGetTitleTextHSpace (UG_WindowGetTitleTextHSpace, funcdef_no=75, decl_uid=6020, cgraph_uid=76, symbol_order=87)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 6 sets: 2 
;; Following path with 1 sets: 5 
;; Following path with 5 sets: 3 
;; Following path with 1 sets: 6 
;; Following path with 3 sets: 4 
;; Following path with 4 sets: 7 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowGetTitleTextHSpace

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,7u} r103={1d,6u} r115={3d,3u} r116={1d,3u} r118={1d,1u} r119={1d,1u} r121={1d,1u} 
;;    total ref usage 76{35d,41u,0e} in 20{20 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 116 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6313:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/ugui.c":6314:4 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:QI hs (const_int 0 [0])) "../System/ugui.c":6314:10 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":6315:4 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 116 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6315:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 39)
            (pc))) "../System/ugui.c":6315:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 39)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 16 3 (set (reg:SI 118 [ wnd_4(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 116 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_4(D)->state+0 S1 A32]))) "../System/ugui.c":6315:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 14 18 3 (set (reg:SI 119)
        (and:SI (reg:SI 118 [ wnd_4(D)->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":6315:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ wnd_4(D)->state ])
        (nil)))
(insn 18 16 19 3 (set (reg:SI 121)
        (zero_extend:SI (subreg:QI (reg:SI 119) 0))) "../System/ugui.c":6315:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121)
            (const_int 0 [0]))) "../System/ugui.c":6315:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(jump_insn 20 19 21 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 43)
            (pc))) "../System/ugui.c":6315:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 43)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (debug_marker) "../System/ugui.c":6317:7 -1
     (nil))
(insn 23 22 24 4 (set (reg/v:SI 115 [ <retval> ])
        (sign_extend:SI (mem:QI (plus:SI (reg/v/f:SI 116 [ wnd ])
                    (const_int 48 [0x30])) [0 wnd_4(D)->title.h_space+0 S1 A32]))) "../System/ugui.c":6317:10 1004 {*thumb2_extendqisi_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ wnd ])
        (nil)))
(debug_insn 24 23 39 4 (var_location:QI hs (subreg:QI (reg/v:SI 115 [ <retval> ]) 0)) "../System/ugui.c":6317:10 -1
     (nil))
      ; pc falls through to BB 7
(code_label 39 24 38 5 1487 (nil) [1 uses])
(note 38 39 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 38 43 5 (set (reg/v:SI 115 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6314:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 7
(code_label 43 4 42 6 1488 (nil) [1 uses])
(note 42 43 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 42 25 6 (set (reg/v:SI 115 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6314:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 25 5 26 7 1486 (nil) [0 uses])
(note 26 25 27 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 7 (var_location:QI hs (subreg:QI (reg/v:SI 115 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 28 27 33 7 (debug_marker) "../System/ugui.c":6319:4 -1
     (nil))
(insn 33 28 34 7 (set (reg/i:SI 0 r0)
        (reg/v:SI 115 [ <retval> ])) "../System/ugui.c":6320:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 115 [ <retval> ])
        (nil)))
(insn 34 33 0 7 (use (reg/i:SI 0 r0)) "../System/ugui.c":6320:1 -1
     (nil))

;; Function UG_WindowGetTitleTextVSpace (UG_WindowGetTitleTextVSpace, funcdef_no=76, decl_uid=6022, cgraph_uid=77, symbol_order=88)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 6 sets: 2 
;; Following path with 1 sets: 5 
;; Following path with 5 sets: 3 
;; Following path with 1 sets: 6 
;; Following path with 3 sets: 4 
;; Following path with 4 sets: 7 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowGetTitleTextVSpace

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,7u} r103={1d,6u} r115={3d,3u} r116={1d,3u} r118={1d,1u} r119={1d,1u} r121={1d,1u} 
;;    total ref usage 76{35d,41u,0e} in 20{20 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 116 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6323:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/ugui.c":6324:4 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:QI vs (const_int 0 [0])) "../System/ugui.c":6324:10 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":6325:4 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 116 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6325:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 39)
            (pc))) "../System/ugui.c":6325:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 39)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 16 3 (set (reg:SI 118 [ wnd_4(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 116 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_4(D)->state+0 S1 A32]))) "../System/ugui.c":6325:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 14 18 3 (set (reg:SI 119)
        (and:SI (reg:SI 118 [ wnd_4(D)->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":6325:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ wnd_4(D)->state ])
        (nil)))
(insn 18 16 19 3 (set (reg:SI 121)
        (zero_extend:SI (subreg:QI (reg:SI 119) 0))) "../System/ugui.c":6325:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121)
            (const_int 0 [0]))) "../System/ugui.c":6325:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(jump_insn 20 19 21 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 43)
            (pc))) "../System/ugui.c":6325:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 43)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (debug_marker) "../System/ugui.c":6327:7 -1
     (nil))
(insn 23 22 24 4 (set (reg/v:SI 115 [ <retval> ])
        (sign_extend:SI (mem:QI (plus:SI (reg/v/f:SI 116 [ wnd ])
                    (const_int 49 [0x31])) [0 wnd_4(D)->title.v_space+0 S1 A8]))) "../System/ugui.c":6327:10 1004 {*thumb2_extendqisi_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ wnd ])
        (nil)))
(debug_insn 24 23 39 4 (var_location:QI vs (subreg:QI (reg/v:SI 115 [ <retval> ]) 0)) "../System/ugui.c":6327:10 -1
     (nil))
      ; pc falls through to BB 7
(code_label 39 24 38 5 1491 (nil) [1 uses])
(note 38 39 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 38 43 5 (set (reg/v:SI 115 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6324:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 7
(code_label 43 4 42 6 1492 (nil) [1 uses])
(note 42 43 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 42 25 6 (set (reg/v:SI 115 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6324:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 25 5 26 7 1490 (nil) [0 uses])
(note 26 25 27 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 7 (var_location:QI vs (subreg:QI (reg/v:SI 115 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 28 27 33 7 (debug_marker) "../System/ugui.c":6329:4 -1
     (nil))
(insn 33 28 34 7 (set (reg/i:SI 0 r0)
        (reg/v:SI 115 [ <retval> ])) "../System/ugui.c":6330:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 115 [ <retval> ])
        (nil)))
(insn 34 33 0 7 (use (reg/i:SI 0 r0)) "../System/ugui.c":6330:1 -1
     (nil))

;; Function UG_WindowGetTitleTextAlignment (UG_WindowGetTitleTextAlignment, funcdef_no=77, decl_uid=6024, cgraph_uid=78, symbol_order=89)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 7 (    1)


UG_WindowGetTitleTextAlignment

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 40
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,6u} r13={1d,6u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,6u} r103={1d,5u} r114={3d,4u} r115={1d,3u} r117={1d,1u} r118={1d,1u} 
;;    total ref usage 71{34d,37u,0e} in 19{19 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115

( 2 )->[3]->( 5 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ }u8(13){ }u9(102){ }u10(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 114 117 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 100 [cc] 114 117 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115

( 3 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u17(7){ }u18(13){ }u19(102){ }u20(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 3 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u28(7){ }u29(13){ }u30(102){ }u31(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u35(0){ }u36(7){ }u37(13){ }u38(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 18 to worklist
  Adding insn 32 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 31 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 21 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 13 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 4 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
  Adding insn 10 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 7 (    1)
;; Following path with 6 sets: 2 
;; Following path with 1 sets: 6 
;; Following path with 5 sets: 3 
;; Following path with 3 sets: 5 
;; Following path with 4 sets: 7 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowGetTitleTextAlignment

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,6u} r13={1d,6u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,6u} r103={1d,5u} r114={3d,4u} r115={1d,3u} r117={1d,1u} r118={1d,1u} 
;;    total ref usage 71{34d,37u,0e} in 19{19 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 115 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6333:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 3 8 2 (debug_marker) "../System/ugui.c":6334:4 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:QI align (const_int 0 [0])) "../System/ugui.c":6334:10 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/ugui.c":6335:4 -1
     (nil))
(insn 10 9 11 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 115 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6335:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 37)
            (pc))) "../System/ugui.c":6335:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 37)
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 15 3 (set (reg:SI 117 [ wnd_4(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 115 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_4(D)->state+0 S1 A32]))) 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 15 13 16 3 (set (reg:SI 118)
        (and:SI (reg:SI 117 [ wnd_4(D)->state ])
            (const_int 2 [0x2]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ wnd_4(D)->state ])
        (nil)))
(insn 16 15 17 3 (set (reg/v:SI 114 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 118) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(insn 17 16 18 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ <retval> ])
            (const_int 0 [0]))) "../System/ugui.c":6335:23 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 18 17 19 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 23)
            (pc))) "../System/ugui.c":6335:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 23)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 5 (debug_marker) "../System/ugui.c":6337:7 -1
     (nil))
(insn 21 20 22 5 (set (reg/v:SI 114 [ <retval> ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 115 [ wnd ])
                    (const_int 50 [0x32])) [0 wnd_4(D)->title.align+0 S1 A16]))) "../System/ugui.c":6337:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 115 [ wnd ])
        (nil)))
(debug_insn 22 21 37 5 (var_location:QI align (subreg:QI (reg/v:SI 114 [ <retval> ]) 0)) "../System/ugui.c":6337:13 -1
     (nil))
      ; pc falls through to BB 7
(code_label 37 22 36 6 1495 (nil) [1 uses])
(note 36 37 4 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 4 36 23 6 (set (reg/v:SI 114 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6334:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 23 4 24 7 1494 (nil) [1 uses])
(note 24 23 25 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 7 (var_location:QI align (subreg:QI (reg/v:SI 114 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 26 25 31 7 (debug_marker) "../System/ugui.c":6339:4 -1
     (nil))
(insn 31 26 32 7 (set (reg/i:SI 0 r0)
        (reg/v:SI 114 [ <retval> ])) "../System/ugui.c":6340:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 114 [ <retval> ])
        (nil)))
(insn 32 31 0 7 (use (reg/i:SI 0 r0)) "../System/ugui.c":6340:1 -1
     (nil))

;; Function UG_WindowGetTitleHeight (UG_WindowGetTitleHeight, funcdef_no=78, decl_uid=6026, cgraph_uid=79, symbol_order=90)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 7 (    1)


UG_WindowGetTitleHeight

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 40
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,6u} r13={1d,6u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,6u} r103={1d,5u} r114={3d,4u} r115={1d,3u} r117={1d,1u} r118={1d,1u} 
;;    total ref usage 71{34d,37u,0e} in 19{19 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115

( 2 )->[3]->( 5 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ }u8(13){ }u9(102){ }u10(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 114 117 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 100 [cc] 114 117 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115

( 3 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u17(7){ }u18(13){ }u19(102){ }u20(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 3 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u28(7){ }u29(13){ }u30(102){ }u31(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u35(0){ }u36(7){ }u37(13){ }u38(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 18 to worklist
  Adding insn 32 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 31 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 21 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 13 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 4 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
  Adding insn 10 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 7 (    1)
;; Following path with 6 sets: 2 
;; Following path with 1 sets: 6 
;; Following path with 5 sets: 3 
;; Following path with 3 sets: 5 
;; Following path with 4 sets: 7 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowGetTitleHeight

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,6u} r13={1d,6u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,6u} r103={1d,5u} r114={3d,4u} r115={1d,3u} r117={1d,1u} r118={1d,1u} 
;;    total ref usage 71{34d,37u,0e} in 19{19 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 115 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6343:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 3 8 2 (debug_marker) "../System/ugui.c":6344:4 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:QI h (const_int 0 [0])) "../System/ugui.c":6344:10 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/ugui.c":6345:4 -1
     (nil))
(insn 10 9 11 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 115 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6345:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 37)
            (pc))) "../System/ugui.c":6345:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 37)
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 15 3 (set (reg:SI 117 [ wnd_4(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 115 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_4(D)->state+0 S1 A32]))) 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 15 13 16 3 (set (reg:SI 118)
        (and:SI (reg:SI 117 [ wnd_4(D)->state ])
            (const_int 2 [0x2]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ wnd_4(D)->state ])
        (nil)))
(insn 16 15 17 3 (set (reg/v:SI 114 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 118) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(insn 17 16 18 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ <retval> ])
            (const_int 0 [0]))) "../System/ugui.c":6345:23 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 18 17 19 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 23)
            (pc))) "../System/ugui.c":6345:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 23)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 5 (debug_marker) "../System/ugui.c":6347:7 -1
     (nil))
(insn 21 20 22 5 (set (reg/v:SI 114 [ <retval> ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 115 [ wnd ])
                    (const_int 68 [0x44])) [0 wnd_4(D)->title.height+0 S1 A32]))) "../System/ugui.c":6347:9 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 115 [ wnd ])
        (nil)))
(debug_insn 22 21 37 5 (var_location:QI h (subreg:QI (reg/v:SI 114 [ <retval> ]) 0)) "../System/ugui.c":6347:9 -1
     (nil))
      ; pc falls through to BB 7
(code_label 37 22 36 6 1501 (nil) [1 uses])
(note 36 37 4 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 4 36 23 6 (set (reg/v:SI 114 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6344:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 23 4 24 7 1500 (nil) [1 uses])
(note 24 23 25 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 7 (var_location:QI h (subreg:QI (reg/v:SI 114 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 26 25 31 7 (debug_marker) "../System/ugui.c":6349:4 -1
     (nil))
(insn 31 26 32 7 (set (reg/i:SI 0 r0)
        (reg/v:SI 114 [ <retval> ])) "../System/ugui.c":6350:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 114 [ <retval> ])
        (nil)))
(insn 32 31 0 7 (use (reg/i:SI 0 r0)) "../System/ugui.c":6350:1 -1
     (nil))

;; Function UG_WindowGetStyle (UG_WindowGetStyle, funcdef_no=83, decl_uid=6036, cgraph_uid=84, symbol_order=95)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 7 (    1)


UG_WindowGetStyle

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 40
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,6u} r13={1d,6u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,6u} r103={1d,5u} r114={3d,4u} r115={1d,3u} r117={1d,1u} r118={1d,1u} 
;;    total ref usage 71{34d,37u,0e} in 19{19 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115

( 2 )->[3]->( 5 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ }u8(13){ }u9(102){ }u10(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 114 117 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 100 [cc] 114 117 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115

( 3 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u17(7){ }u18(13){ }u19(102){ }u20(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 3 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u28(7){ }u29(13){ }u30(102){ }u31(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u35(0){ }u36(7){ }u37(13){ }u38(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 18 to worklist
  Adding insn 32 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 31 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 21 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 13 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 4 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
  Adding insn 10 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 7 (    1)
;; Following path with 6 sets: 2 
;; Following path with 1 sets: 6 
;; Following path with 5 sets: 3 
;; Following path with 3 sets: 5 
;; Following path with 4 sets: 7 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowGetStyle

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,6u} r13={1d,6u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,6u} r103={1d,5u} r114={3d,4u} r115={1d,3u} r117={1d,1u} r118={1d,1u} 
;;    total ref usage 71{34d,37u,0e} in 19{19 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 115 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6393:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 3 8 2 (debug_marker) "../System/ugui.c":6394:4 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:QI style (const_int 0 [0])) "../System/ugui.c":6394:10 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/ugui.c":6395:4 -1
     (nil))
(insn 10 9 11 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 115 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6395:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 37)
            (pc))) "../System/ugui.c":6395:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 37)
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 15 3 (set (reg:SI 117 [ wnd_4(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 115 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_4(D)->state+0 S1 A32]))) 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 15 13 16 3 (set (reg:SI 118)
        (and:SI (reg:SI 117 [ wnd_4(D)->state ])
            (const_int 2 [0x2]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ wnd_4(D)->state ])
        (nil)))
(insn 16 15 17 3 (set (reg/v:SI 114 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 118) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(insn 17 16 18 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ <retval> ])
            (const_int 0 [0]))) "../System/ugui.c":6395:23 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 18 17 19 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 23)
            (pc))) "../System/ugui.c":6395:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 23)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 5 (debug_marker) "../System/ugui.c":6397:7 -1
     (nil))
(insn 21 20 22 5 (set (reg/v:SI 114 [ <retval> ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 115 [ wnd ])
                    (const_int 36 [0x24])) [0 wnd_4(D)->style+0 S1 A32]))) "../System/ugui.c":6397:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 115 [ wnd ])
        (nil)))
(debug_insn 22 21 37 5 (var_location:QI style (subreg:QI (reg/v:SI 114 [ <retval> ]) 0)) "../System/ugui.c":6397:13 -1
     (nil))
      ; pc falls through to BB 7
(code_label 37 22 36 6 1523 (nil) [1 uses])
(note 36 37 4 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 4 36 23 6 (set (reg/v:SI 114 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6394:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 23 4 24 7 1522 (nil) [1 uses])
(note 24 23 25 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 7 (var_location:QI style (subreg:QI (reg/v:SI 114 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 26 25 31 7 (debug_marker) "../System/ugui.c":6399:4 -1
     (nil))
(insn 31 26 32 7 (set (reg/i:SI 0 r0)
        (reg/v:SI 114 [ <retval> ])) "../System/ugui.c":6400:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 114 [ <retval> ])
        (nil)))
(insn 32 31 0 7 (use (reg/i:SI 0 r0)) "../System/ugui.c":6400:1 -1
     (nil))

;; Function UG_WindowGetArea (UG_WindowGetArea, funcdef_no=84, decl_uid=6039, cgraph_uid=85, symbol_order=96)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 15 count 12 (    1)


UG_WindowGetArea

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 103
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,11u} r103={1d,10u} r114={1d,2u} r115={2d,4u} r116={1d,2u} r117={1d,2u} r118={1d,2u} r129={4d,1u} r130={1d,8u} r131={1d,9u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 149{55d,94u,0e} in 56{56 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 9 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 130 131
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 130 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131

( 2 )->[3]->( 4 10 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc] 133 134 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; live  gen 	 100 [cc] 133 134 136
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131

( 3 )->[4]->( 6 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ }u20(13){ }u21(102){ }u22(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; lr  def 	 100 [cc] 114 115 116 117 118 137 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; live  gen 	 100 [cc] 114 115 116 117 118 137 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 117 118 130 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 117 118 130 131

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 117 118 130 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 117 131
;; lr  def 	 115 140 141 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 117 118 130 131
;; live  gen 	 115 140 141 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 130 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 130 131

( 6 4 )->[7]->( 8 11 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u57(7){ }u58(13){ }u59(102){ }u60(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 130 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 100 [cc] 143 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 130 131
;; live  gen 	 100 [cc] 143 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 130 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 130 131

( 7 )->[8]->( 12 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 130 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 130 131
;; lr  def 	 129 146 147 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 130 131
;; live  gen 	 129 146 147 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129

( 2 )->[9]->( 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u76(7){ }u77(13){ }u78(102){ }u79(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129

( 3 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u80(7){ }u81(13){ }u82(102){ }u83(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129

( 7 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u84(7){ }u85(13){ }u86(102){ }u87(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129

( 11 8 9 10 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u89(7){ }u90(13){ }u91(102){ }u92(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u95(0){ }u96(7){ }u97(13){ }u98(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 21 to worklist
  Adding insn 41 to worklist
  Adding insn 34 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 54 to worklist
  Adding insn 51 to worklist
  Adding insn 48 to worklist
  Adding insn 45 to worklist
  Adding insn 62 to worklist
  Adding insn 68 to worklist
  Adding insn 76 to worklist
Finished finding needed instructions:
processing block 12 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 75 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
  Adding insn 5 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 65 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
  Adding insn 8 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 130 131
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 58 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118 130 131
  Adding insn 53 to worklist
  Adding insn 50 to worklist
  Adding insn 47 to worklist
  Adding insn 44 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 117 118 130 131
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 33 to worklist
  Adding insn 30 to worklist
  Adding insn 27 to worklist
  Adding insn 24 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
  Adding insn 7 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
  Adding insn 15 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
  Adding insn 6 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
  Adding insn 12 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 15 count 12 (    1)
;; Following path with 5 sets: 2 
;; Following path with 1 sets: 9 
;; Following path with 5 sets: 3 
;; Following path with 1 sets: 10 
;; Following path with 18 sets: 4 
;; Following path with 12 sets: 6 
;; Following path with 5 sets: 7 
;; Following path with 1 sets: 11 
;; Following path with 6 sets: 8 
;; Following path with 2 sets: 12 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowGetArea

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,11u} r103={1d,10u} r114={1d,2u} r115={2d,4u} r116={1d,2u} r117={1d,2u} r118={1d,2u} r129={4d,1u} r130={1d,8u} r131={1d,9u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 149{55d,94u,0e} in 56{56 regular + 0 call} insns.
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:SI 130 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6403:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 131 [ a ])
        (reg:SI 1 r1 [ a ])) "../System/ugui.c":6403:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ a ])
        (nil)))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 4 12 2 (debug_marker) "../System/ugui.c":6404:4 -1
     (nil))
(insn 12 11 13 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 130 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6404:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 81)
            (pc))) "../System/ugui.c":6404:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 9341556 (nil)))
 -> 81)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 17 3 (set (reg:SI 133 [ wnd_20(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 130 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_20(D)->state+0 S1 A32]))) "../System/ugui.c":6404:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 17 15 19 3 (set (reg:SI 134)
        (and:SI (reg:SI 133 [ wnd_20(D)->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":6404:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ wnd_20(D)->state ])
        (nil)))
(insn 19 17 20 3 (set (reg:SI 136)
        (zero_extend:SI (subreg:QI (reg:SI 134) 0))) "../System/ugui.c":6404:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(insn 20 19 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 136)
            (const_int 0 [0]))) "../System/ugui.c":6404:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 85)
            (pc))) "../System/ugui.c":6404:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 40909564 (nil)))
 -> 85)
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 4 (debug_marker) "../System/ugui.c":6406:7 -1
     (nil))
(insn 24 23 25 4 (set (reg:SI 114 [ _2 ])
        (mem:SI (plus:SI (reg/v/f:SI 130 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_20(D)->xs+0 S4 A32])) "../System/ugui.c":6406:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 4 (set (mem:SI (reg/v/f:SI 131 [ a ]) [1 a_22(D)->xs+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../System/ugui.c":6406:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 26 25 27 4 (debug_marker) "../System/ugui.c":6407:7 -1
     (nil))
(insn 27 26 28 4 (set (reg:SI 115 [ _3 ])
        (mem:SI (plus:SI (reg/v/f:SI 130 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_20(D)->ys+0 S4 A32])) "../System/ugui.c":6407:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 4 (set (mem:SI (plus:SI (reg/v/f:SI 131 [ a ])
                (const_int 4 [0x4])) [1 a_22(D)->ys+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../System/ugui.c":6407:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 28 30 4 (debug_marker) "../System/ugui.c":6408:7 -1
     (nil))
(insn 30 29 31 4 (set (reg:SI 116 [ _4 ])
        (mem:SI (plus:SI (reg/v/f:SI 130 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_20(D)->xe+0 S4 A32])) "../System/ugui.c":6408:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 4 (set (mem:SI (plus:SI (reg/v/f:SI 131 [ a ])
                (const_int 8 [0x8])) [1 a_22(D)->xe+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../System/ugui.c":6408:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 32 31 33 4 (debug_marker) "../System/ugui.c":6409:7 -1
     (nil))
(insn 33 32 34 4 (set (reg:SI 117 [ _5 ])
        (mem:SI (plus:SI (reg/v/f:SI 130 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_20(D)->ye+0 S4 A32])) "../System/ugui.c":6409:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 33 35 4 (set (mem:SI (plus:SI (reg/v/f:SI 131 [ a ])
                (const_int 12 [0xc])) [1 a_22(D)->ye+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../System/ugui.c":6409:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 35 34 36 4 (debug_marker) "../System/ugui.c":6410:7 -1
     (nil))
(insn 36 35 37 4 (set (reg:SI 118 [ _6 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 130 [ wnd ])
                    (const_int 36 [0x24])) [0 wnd_20(D)->style+0 S1 A32]))) "../System/ugui.c":6410:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 37 36 39 4 (set (reg:SI 137)
        (and:SI (reg:SI 118 [ _6 ])
            (const_int 1 [0x1]))) "../System/ugui.c":6410:10 90 {*arm_andsi3_insn}
     (nil))
(insn 39 37 40 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 137) 0))) "../System/ugui.c":6410:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 40 39 41 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 0 [0]))) "../System/ugui.c":6410:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 41 40 42 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 55)
            (pc))) "../System/ugui.c":6410:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 55)
(note 42 41 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 6 (debug_marker) "../System/ugui.c":6412:10 -1
     (nil))
(insn 44 43 45 6 (set (reg:SI 140)
        (plus:SI (reg:SI 114 [ _2 ])
            (const_int 3 [0x3]))) "../System/ugui.c":6412:15 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 45 44 46 6 (set (mem:SI (reg/v/f:SI 131 [ a ]) [1 a_22(D)->xs+0 S4 A32])
        (reg:SI 140)) "../System/ugui.c":6412:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(debug_insn 46 45 47 6 (debug_marker) "../System/ugui.c":6413:10 -1
     (nil))
(insn 47 46 48 6 (set (reg:SI 115 [ _3 ])
        (plus:SI (reg:SI 115 [ _3 ])
            (const_int 3 [0x3]))) "../System/ugui.c":6413:15 7 {*arm_addsi3}
     (nil))
(insn 48 47 49 6 (set (mem:SI (plus:SI (reg/v/f:SI 131 [ a ])
                (const_int 4 [0x4])) [1 a_22(D)->ys+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../System/ugui.c":6413:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 49 48 50 6 (debug_marker) "../System/ugui.c":6414:10 -1
     (nil))
(insn 50 49 51 6 (set (reg:SI 141)
        (plus:SI (reg:SI 116 [ _4 ])
            (const_int -3 [0xfffffffffffffffd]))) "../System/ugui.c":6414:15 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 51 50 52 6 (set (mem:SI (plus:SI (reg/v/f:SI 131 [ a ])
                (const_int 8 [0x8])) [1 a_22(D)->xe+0 S4 A32])
        (reg:SI 141)) "../System/ugui.c":6414:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(debug_insn 52 51 53 6 (debug_marker) "../System/ugui.c":6415:10 -1
     (nil))
(insn 53 52 54 6 (set (reg:SI 142)
        (plus:SI (reg:SI 117 [ _5 ])
            (const_int -3 [0xfffffffffffffffd]))) "../System/ugui.c":6415:15 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 54 53 55 6 (set (mem:SI (plus:SI (reg/v/f:SI 131 [ a ])
                (const_int 12 [0xc])) [1 a_22(D)->ye+0 S4 A32])
        (reg:SI 142)) "../System/ugui.c":6415:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(code_label 55 54 56 7 1529 (nil) [1 uses])
(note 56 55 57 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 7 (debug_marker) "../System/ugui.c":6417:7 -1
     (nil))
(insn 58 57 60 7 (set (reg:SI 143)
        (and:SI (reg:SI 118 [ _6 ])
            (const_int 2 [0x2]))) "../System/ugui.c":6417:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 60 58 61 7 (set (reg:SI 145)
        (zero_extend:SI (subreg:QI (reg:SI 143) 0))) "../System/ugui.c":6417:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 61 60 62 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 145)
            (const_int 0 [0]))) "../System/ugui.c":6417:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(jump_insn 62 61 63 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 89)
            (pc))) "../System/ugui.c":6417:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 89)
(note 63 62 64 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 64 63 65 8 (debug_marker) "../System/ugui.c":6419:10 -1
     (nil))
(insn 65 64 66 8 (set (reg:SI 146 [ wnd_20(D)->title.height ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 130 [ wnd ])
                    (const_int 68 [0x44])) [0 wnd_20(D)->title.height+0 S1 A32]))) "../System/ugui.c":6419:28 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 130 [ wnd ])
        (nil)))
(insn 66 65 67 8 (set (reg:SI 147)
        (plus:SI (reg:SI 146 [ wnd_20(D)->title.height ])
            (const_int 1 [0x1]))) "../System/ugui.c":6419:35 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 146 [ wnd_20(D)->title.height ])
        (nil)))
(insn 67 66 68 8 (set (reg:SI 148)
        (plus:SI (reg:SI 147)
            (reg:SI 115 [ _3 ]))) "../System/ugui.c":6419:15 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(insn 68 67 5 8 (set (mem:SI (plus:SI (reg/v/f:SI 131 [ a ])
                (const_int 4 [0x4])) [1 a_22(D)->ys+0 S4 A32])
        (reg:SI 148)) "../System/ugui.c":6419:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg/v/f:SI 131 [ a ])
            (nil))))
(insn 5 68 81 8 (set (reg:SI 129 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6421:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 12
(code_label 81 5 80 9 1530 (nil) [1 uses])
(note 80 81 6 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 6 80 85 9 (set (reg:SI 129 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6423:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 12
(code_label 85 6 84 10 1531 (nil) [1 uses])
(note 84 85 7 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 7 84 89 10 (set (reg:SI 129 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6423:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 12
(code_label 89 7 88 11 1532 (nil) [1 uses])
(note 88 89 8 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 8 88 69 11 (set (reg:SI 129 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6421:14 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 69 8 70 12 1528 (nil) [0 uses])
(note 70 69 75 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 75 70 76 12 (set (reg/i:SI 0 r0)
        (reg:SI 129 [ <retval> ])) "../System/ugui.c":6424:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ <retval> ])
        (nil)))
(insn 76 75 0 12 (use (reg/i:SI 0 r0)) "../System/ugui.c":6424:1 -1
     (nil))

;; Function UG_WindowGetInnerWidth (UG_WindowGetInnerWidth, funcdef_no=85, decl_uid=6041, cgraph_uid=86, symbol_order=97)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 12 count 10 (    1)


UG_WindowGetInnerWidth

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 72
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,9u} r13={1d,9u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,9u} r103={1d,8u} r117={2d,5u} r120={3d,1u} r121={1d,5u} r123={1d,1u} r124={1d,2u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,1u} 
;;    total ref usage 104{43d,61u,0e} in 35{35 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 8 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 121
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 2 )->[3]->( 4 9 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ }u8(13){ }u9(102){ }u10(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 123 124 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 100 [cc] 123 124 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 3 )->[4]->( 6 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 117 127 128 130 131 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 100 [cc] 117 127 128 130 131 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }u37(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 6 4 )->[7]->( 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u40(7){ }u41(13){ }u42(102){ }u43(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 120
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120

( 2 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 120
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120

( 3 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u51(7){ }u52(13){ }u53(102){ }u54(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 120
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120

( 9 7 8 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u57(7){ }u58(13){ }u59(102){ }u60(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u63(0){ }u64(7){ }u65(13){ }u66(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 20 to worklist
  Adding insn 34 to worklist
  Adding insn 52 to worklist
Finished finding needed instructions:
processing block 10 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 51 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
  Adding insn 43 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 37 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 30 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
  Adding insn 5 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 16 to worklist
  Adding insn 14 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
  Adding insn 4 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 11 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 12 count 10 (    1)
;; Following path with 6 sets: 2 
;; Following path with 1 sets: 8 
;; Following path with 6 sets: 3 
;; Following path with 3 sets: 9 
;; Following path with 11 sets: 4 
;; Following path with 3 sets: 6 
;; Following path with 3 sets: 7 
;; Following path with 2 sets: 10 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowGetInnerWidth

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,9u} r13={1d,9u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,9u} r103={1d,8u} r117={2d,5u} r120={3d,1u} r121={1d,5u} r123={1d,1u} r124={1d,2u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,1u} 
;;    total ref usage 104{43d,61u,0e} in 35{35 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 121 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6427:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/ugui.c":6428:4 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI w (const_int 0 [0])) "../System/ugui.c":6428:11 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":6429:4 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 121 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6429:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 57)
            (pc))) "../System/ugui.c":6429:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 57)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 16 3 (set (reg:SI 123 [ wnd_9(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 121 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_9(D)->state+0 S1 A32]))) "../System/ugui.c":6429:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 14 62 3 (set (reg:SI 124)
        (and:SI (reg:SI 123 [ wnd_9(D)->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":6429:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ wnd_9(D)->state ])
        (nil)))
(debug_insn 62 16 18 3 (var_location:SI D#104 (zero_extend:SI (subreg:QI (reg:SI 124) 0))) -1
     (nil))
(insn 18 62 19 3 (set (reg:SI 126)
        (zero_extend:SI (subreg:QI (reg:SI 124) 0))) "../System/ugui.c":6429:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 126)
            (const_int 0 [0]))) "../System/ugui.c":6429:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(jump_insn 20 19 21 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 61)
            (pc))) "../System/ugui.c":6429:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 61)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (debug_marker) "../System/ugui.c":6431:7 -1
     (nil))
(insn 23 22 24 4 (set (reg:SI 127 [ wnd_9(D)->xe ])
        (mem:SI (plus:SI (reg/v/f:SI 121 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_9(D)->xe+0 S4 A32])) "../System/ugui.c":6431:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 4 (set (reg:SI 128 [ wnd_9(D)->xs ])
        (mem:SI (plus:SI (reg/v/f:SI 121 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_9(D)->xs+0 S4 A32])) "../System/ugui.c":6431:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 4 (set (reg/v:SI 117 [ w ])
        (minus:SI (reg:SI 127 [ wnd_9(D)->xe ])
            (reg:SI 128 [ wnd_9(D)->xs ]))) "../System/ugui.c":6431:9 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ wnd_9(D)->xs ])
        (expr_list:REG_DEAD (reg:SI 127 [ wnd_9(D)->xe ])
            (nil))))
(debug_insn 26 25 27 4 (var_location:SI w (reg/v:SI 117 [ w ])) "../System/ugui.c":6431:9 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../System/ugui.c":6434:7 -1
     (nil))
(insn 28 27 30 4 (set (reg:SI 130 [ wnd_9(D)->style ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 121 [ wnd ])
                    (const_int 36 [0x24])) [0 wnd_9(D)->style+0 S1 A32]))) "../System/ugui.c":6434:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 121 [ wnd ])
        (nil)))
(insn 30 28 32 4 (set (reg:SI 131)
        (and:SI (reg:SI 130 [ wnd_9(D)->style ])
            (const_int 1 [0x1]))) "../System/ugui.c":6434:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ wnd_9(D)->style ])
        (nil)))
(insn 32 30 33 4 (set (reg:SI 133)
        (zero_extend:SI (subreg:QI (reg:SI 131) 0))) "../System/ugui.c":6434:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(insn 33 32 34 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 133)
            (const_int 0 [0]))) "../System/ugui.c":6434:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(jump_insn 34 33 35 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 39)
            (pc))) "../System/ugui.c":6434:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 39)
(note 35 34 36 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 36 35 37 6 (debug_marker) "../System/ugui.c":6434:40 -1
     (nil))
(insn 37 36 38 6 (set (reg/v:SI 117 [ w ])
        (plus:SI (reg/v:SI 117 [ w ])
            (const_int -6 [0xfffffffffffffffa]))) "../System/ugui.c":6434:41 7 {*arm_addsi3}
     (nil))
(debug_insn 38 37 39 6 (var_location:SI w (reg/v:SI 117 [ w ])) "../System/ugui.c":6434:41 -1
     (nil))
(code_label 39 38 40 7 1543 (nil) [1 uses])
(note 40 39 41 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 41 40 42 7 (var_location:SI w (reg/v:SI 117 [ w ])) -1
     (nil))
(debug_insn 42 41 43 7 (debug_marker) "../System/ugui.c":6436:7 -1
     (nil))
(insn 43 42 57 7 (set (reg/v:SI 120 [ <retval> ])
        (smax:SI (reg/v:SI 117 [ w ])
            (const_int 0 [0]))) 113 {*smax_0}
     (expr_list:REG_DEAD (reg/v:SI 117 [ w ])
        (nil)))
      ; pc falls through to BB 10
(code_label 57 43 56 8 1544 (nil) [1 uses])
(note 56 57 4 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 4 56 61 8 (set (reg/v:SI 120 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6428:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 10
(code_label 61 4 60 9 1545 (nil) [1 uses])
(note 60 61 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 60 46 9 (set (reg/v:SI 120 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6428:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 46 5 47 9 (var_location:SI w (debug_expr:SI D#104)) -1
     (nil))
(debug_insn 47 46 50 9 (debug_marker) "../System/ugui.c":6438:4 -1
     (nil))
(code_label 50 47 53 10 1541 (nil) [0 uses])
(note 53 50 51 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 51 53 52 10 (set (reg/i:SI 0 r0)
        (reg/v:SI 120 [ <retval> ])) "../System/ugui.c":6439:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 120 [ <retval> ])
        (nil)))
(insn 52 51 0 10 (use (reg/i:SI 0 r0)) "../System/ugui.c":6439:1 -1
     (nil))

;; Function UG_WindowGetOuterWidth (UG_WindowGetOuterWidth, funcdef_no=86, decl_uid=6043, cgraph_uid=87, symbol_order=98)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 6 sets: 2 
;; Following path with 1 sets: 5 
;; Following path with 6 sets: 3 
;; Following path with 3 sets: 6 
;; Following path with 7 sets: 4 
;; Following path with 2 sets: 7 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowGetOuterWidth

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,7u} r103={1d,6u} r118={4d,2u} r119={1d,6u} r121={1d,1u} r122={1d,2u} r124={1d,1u} r125={1d,1u} r126={1d,1u} 
;;    total ref usage 84{38d,46u,0e} in 25{25 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 119 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6442:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/ugui.c":6443:4 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI w (const_int 0 [0])) "../System/ugui.c":6443:11 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":6444:4 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 119 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6444:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../System/ugui.c":6444:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 42)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 16 3 (set (reg:SI 121 [ wnd_7(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 119 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_7(D)->state+0 S1 A32]))) "../System/ugui.c":6444:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 14 47 3 (set (reg:SI 122)
        (and:SI (reg:SI 121 [ wnd_7(D)->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":6444:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ wnd_7(D)->state ])
        (nil)))
(debug_insn 47 16 18 3 (var_location:SI D#105 (zero_extend:SI (subreg:QI (reg:SI 122) 0))) -1
     (nil))
(insn 18 47 19 3 (set (reg:SI 124)
        (zero_extend:SI (subreg:QI (reg:SI 122) 0))) "../System/ugui.c":6444:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124)
            (const_int 0 [0]))) "../System/ugui.c":6444:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(jump_insn 20 19 21 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 46)
            (pc))) "../System/ugui.c":6444:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 46)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (debug_marker) "../System/ugui.c":6446:7 -1
     (nil))
(debug_insn 23 22 24 4 (var_location:SI w (minus:SI (mem:SI (plus:SI (reg/v/f:SI 119 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_7(D)->xe+0 S4 A32])
        (mem:SI (plus:SI (reg/v/f:SI 119 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_7(D)->xs+0 S4 A32]))) "../System/ugui.c":6446:9 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../System/ugui.c":6448:7 -1
     (nil))
(insn 25 24 26 4 (set (reg:SI 125 [ wnd_7(D)->xe ])
        (mem:SI (plus:SI (reg/v/f:SI 119 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_7(D)->xe+0 S4 A32])) "../System/ugui.c":6446:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 27 4 (set (reg:SI 126 [ wnd_7(D)->xs ])
        (mem:SI (plus:SI (reg/v/f:SI 119 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_7(D)->xs+0 S4 A32])) "../System/ugui.c":6446:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 119 [ wnd ])
        (nil)))
(insn 27 26 28 4 (set (reg/v:SI 118 [ <retval> ])
        (minus:SI (reg:SI 125 [ wnd_7(D)->xe ])
            (reg:SI 126 [ wnd_7(D)->xs ]))) "../System/ugui.c":6446:9 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ wnd_7(D)->xs ])
        (expr_list:REG_DEAD (reg:SI 125 [ wnd_7(D)->xe ])
            (nil))))
(insn 28 27 42 4 (set (reg/v:SI 118 [ <retval> ])
        (smax:SI (reg/v:SI 118 [ <retval> ])
            (const_int 0 [0]))) 113 {*smax_0}
     (nil))
      ; pc falls through to BB 7
(code_label 42 28 41 5 1551 (nil) [1 uses])
(note 41 42 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 41 46 5 (set (reg/v:SI 118 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6443:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 7
(code_label 46 4 45 6 1552 (nil) [1 uses])
(note 45 46 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 45 31 6 (set (reg/v:SI 118 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6443:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 31 5 32 6 (var_location:SI w (debug_expr:SI D#105)) -1
     (nil))
(debug_insn 32 31 35 6 (debug_marker) "../System/ugui.c":6450:4 -1
     (nil))
(code_label 35 32 38 7 1549 (nil) [0 uses])
(note 38 35 36 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 36 38 37 7 (set (reg/i:SI 0 r0)
        (reg/v:SI 118 [ <retval> ])) "../System/ugui.c":6451:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 118 [ <retval> ])
        (nil)))
(insn 37 36 0 7 (use (reg/i:SI 0 r0)) "../System/ugui.c":6451:1 -1
     (nil))

;; Function UG_WindowGetInnerHeight (UG_WindowGetInnerHeight, funcdef_no=87, decl_uid=6045, cgraph_uid=88, symbol_order=99)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 15 count 12 (    1)


UG_WindowGetInnerHeight

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 89
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,11u} r103={1d,10u} r116={1d,2u} r119={3d,8u} r123={3d,1u} r124={1d,6u} r126={1d,1u} r127={1d,2u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r137={1d,1u} r138={1d,1u} 
;;    total ref usage 126{48d,78u,0e} in 45{45 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 11 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 124
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124

( 2 )->[3]->( 4 12 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ }u8(13){ }u9(102){ }u10(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc] 126 127 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  gen 	 100 [cc] 126 127 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124

( 3 )->[4]->( 6 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc] 116 119 130 131 132 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  gen 	 100 [cc] 116 119 130 131 132 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 119 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 119 124

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 119 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 119 124
;; live  gen 	 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 119 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 119 124

( 6 4 )->[7]->( 9 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(7){ }u40(13){ }u41(102){ }u42(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 119 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc] 135 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 119 124
;; live  gen 	 100 [cc] 135 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 124

( 7 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u49(7){ }u50(13){ }u51(102){ }u52(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 124
;; lr  def 	 119 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 124
;; live  gen 	 119 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119

( 9 7 )->[10]->( 13 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u57(7){ }u58(13){ }u59(102){ }u60(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  gen 	 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123

( 2 )->[11]->( 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u63(7){ }u64(13){ }u65(102){ }u66(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123

( 3 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u68(7){ }u69(13){ }u70(102){ }u71(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123

( 12 10 11 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u74(7){ }u75(13){ }u76(102){ }u77(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 13 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u80(0){ }u81(7){ }u82(13){ }u83(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 20 to worklist
  Adding insn 33 to worklist
  Adding insn 46 to worklist
  Adding insn 65 to worklist
Finished finding needed instructions:
processing block 13 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 64 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
  Adding insn 56 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
  Adding insn 50 to worklist
  Adding insn 49 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 124
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 42 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 119 124
  Adding insn 36 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 119 124
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
  Adding insn 5 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 16 to worklist
  Adding insn 14 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
  Adding insn 4 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
  Adding insn 11 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 15 count 12 (    1)
;; Following path with 6 sets: 2 
;; Following path with 1 sets: 11 
;; Following path with 6 sets: 3 
;; Following path with 3 sets: 12 
;; Following path with 11 sets: 4 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 4 sets: 9 
;; Following path with 3 sets: 10 
;; Following path with 2 sets: 13 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowGetInnerHeight

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,11u} r103={1d,10u} r116={1d,2u} r119={3d,8u} r123={3d,1u} r124={1d,6u} r126={1d,1u} r127={1d,2u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r137={1d,1u} r138={1d,1u} 
;;    total ref usage 126{48d,78u,0e} in 45{45 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 124 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6454:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/ugui.c":6455:4 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI h (const_int 0 [0])) "../System/ugui.c":6455:11 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":6456:4 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 124 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6456:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 70)
            (pc))) "../System/ugui.c":6456:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 70)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 16 3 (set (reg:SI 126 [ wnd_12(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 124 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_12(D)->state+0 S1 A32]))) "../System/ugui.c":6456:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 14 75 3 (set (reg:SI 127)
        (and:SI (reg:SI 126 [ wnd_12(D)->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":6456:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ wnd_12(D)->state ])
        (nil)))
(debug_insn 75 16 18 3 (var_location:SI D#106 (zero_extend:SI (subreg:QI (reg:SI 127) 0))) -1
     (nil))
(insn 18 75 19 3 (set (reg:SI 129)
        (zero_extend:SI (subreg:QI (reg:SI 127) 0))) "../System/ugui.c":6456:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129)
            (const_int 0 [0]))) "../System/ugui.c":6456:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(jump_insn 20 19 21 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 74)
            (pc))) "../System/ugui.c":6456:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 74)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (debug_marker) "../System/ugui.c":6458:7 -1
     (nil))
(insn 23 22 24 4 (set (reg:SI 130 [ wnd_12(D)->ye ])
        (mem:SI (plus:SI (reg/v/f:SI 124 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_12(D)->ye+0 S4 A32])) "../System/ugui.c":6458:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 4 (set (reg:SI 131 [ wnd_12(D)->ys ])
        (mem:SI (plus:SI (reg/v/f:SI 124 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_12(D)->ys+0 S4 A32])) "../System/ugui.c":6458:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 4 (set (reg/v:SI 119 [ h ])
        (minus:SI (reg:SI 130 [ wnd_12(D)->ye ])
            (reg:SI 131 [ wnd_12(D)->ys ]))) "../System/ugui.c":6458:9 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ wnd_12(D)->ys ])
        (expr_list:REG_DEAD (reg:SI 130 [ wnd_12(D)->ye ])
            (nil))))
(debug_insn 26 25 27 4 (var_location:SI h (reg/v:SI 119 [ h ])) "../System/ugui.c":6458:9 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../System/ugui.c":6461:7 -1
     (nil))
(insn 28 27 29 4 (set (reg:SI 116 [ _5 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 124 [ wnd ])
                    (const_int 36 [0x24])) [0 wnd_12(D)->style+0 S1 A32]))) "../System/ugui.c":6461:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 29 28 31 4 (set (reg:SI 132)
        (and:SI (reg:SI 116 [ _5 ])
            (const_int 1 [0x1]))) "../System/ugui.c":6461:10 90 {*arm_andsi3_insn}
     (nil))
(insn 31 29 32 4 (set (reg:SI 134)
        (zero_extend:SI (subreg:QI (reg:SI 132) 0))) "../System/ugui.c":6461:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(insn 32 31 33 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 134)
            (const_int 0 [0]))) "../System/ugui.c":6461:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(jump_insn 33 32 34 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../System/ugui.c":6461:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 38)
(note 34 33 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 6 (debug_marker) "../System/ugui.c":6461:40 -1
     (nil))
(insn 36 35 37 6 (set (reg/v:SI 119 [ h ])
        (plus:SI (reg/v:SI 119 [ h ])
            (const_int -6 [0xfffffffffffffffa]))) "../System/ugui.c":6461:41 7 {*arm_addsi3}
     (nil))
(debug_insn 37 36 38 6 (var_location:SI h (reg/v:SI 119 [ h ])) "../System/ugui.c":6461:41 -1
     (nil))
(code_label 38 37 39 7 1555 (nil) [1 uses])
(note 39 38 40 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 7 (var_location:SI h (reg/v:SI 119 [ h ])) -1
     (nil))
(debug_insn 41 40 42 7 (debug_marker) "../System/ugui.c":6464:7 -1
     (nil))
(insn 42 41 44 7 (set (reg:SI 135)
        (and:SI (reg:SI 116 [ _5 ])
            (const_int 2 [0x2]))) "../System/ugui.c":6464:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _5 ])
        (nil)))
(insn 44 42 45 7 (set (reg:SI 137)
        (zero_extend:SI (subreg:QI (reg:SI 135) 0))) "../System/ugui.c":6464:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(insn 45 44 46 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137)
            (const_int 0 [0]))) "../System/ugui.c":6464:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(jump_insn 46 45 47 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 52)
            (pc))) "../System/ugui.c":6464:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 52)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 49 9 (debug_marker) "../System/ugui.c":6464:48 -1
     (nil))
(insn 49 48 50 9 (set (reg:SI 138 [ wnd_12(D)->title.height ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 124 [ wnd ])
                    (const_int 68 [0x44])) [0 wnd_12(D)->title.height+0 S1 A32]))) "../System/ugui.c":6464:61 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 124 [ wnd ])
        (nil)))
(insn 50 49 51 9 (set (reg/v:SI 119 [ h ])
        (minus:SI (reg/v:SI 119 [ h ])
            (reg:SI 138 [ wnd_12(D)->title.height ]))) "../System/ugui.c":6464:49 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ wnd_12(D)->title.height ])
        (nil)))
(debug_insn 51 50 52 9 (var_location:SI h (reg/v:SI 119 [ h ])) "../System/ugui.c":6464:49 -1
     (nil))
(code_label 52 51 53 10 1556 (nil) [1 uses])
(note 53 52 54 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 10 (var_location:SI h (reg/v:SI 119 [ h ])) -1
     (nil))
(debug_insn 55 54 56 10 (debug_marker) "../System/ugui.c":6466:7 -1
     (nil))
(insn 56 55 70 10 (set (reg/v:SI 123 [ <retval> ])
        (smax:SI (reg/v:SI 119 [ h ])
            (const_int 0 [0]))) 113 {*smax_0}
     (expr_list:REG_DEAD (reg/v:SI 119 [ h ])
        (nil)))
      ; pc falls through to BB 13
(code_label 70 56 69 11 1557 (nil) [1 uses])
(note 69 70 4 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 4 69 74 11 (set (reg/v:SI 123 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6455:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(code_label 74 4 73 12 1558 (nil) [1 uses])
(note 73 74 5 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 5 73 59 12 (set (reg/v:SI 123 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6455:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 59 5 60 12 (var_location:SI h (debug_expr:SI D#106)) -1
     (nil))
(debug_insn 60 59 63 12 (debug_marker) "../System/ugui.c":6468:4 -1
     (nil))
(code_label 63 60 66 13 1553 (nil) [0 uses])
(note 66 63 64 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 64 66 65 13 (set (reg/i:SI 0 r0)
        (reg/v:SI 123 [ <retval> ])) "../System/ugui.c":6469:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 123 [ <retval> ])
        (nil)))
(insn 65 64 0 13 (use (reg/i:SI 0 r0)) "../System/ugui.c":6469:1 -1
     (nil))

;; Function UG_WindowGetOuterHeight (UG_WindowGetOuterHeight, funcdef_no=88, decl_uid=6047, cgraph_uid=89, symbol_order=100)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 6 sets: 2 
;; Following path with 1 sets: 5 
;; Following path with 6 sets: 3 
;; Following path with 3 sets: 6 
;; Following path with 7 sets: 4 
;; Following path with 2 sets: 7 
starting the processing of deferred insns
ending the processing of deferred insns


UG_WindowGetOuterHeight

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,7u} r103={1d,6u} r118={4d,2u} r119={1d,6u} r121={1d,1u} r122={1d,2u} r124={1d,1u} r125={1d,1u} r126={1d,1u} 
;;    total ref usage 84{38d,46u,0e} in 25{25 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 119 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6472:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/ugui.c":6473:4 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI h (const_int 0 [0])) "../System/ugui.c":6473:11 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":6474:4 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 119 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6474:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../System/ugui.c":6474:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 42)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 16 3 (set (reg:SI 121 [ wnd_7(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 119 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_7(D)->state+0 S1 A32]))) "../System/ugui.c":6474:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 14 47 3 (set (reg:SI 122)
        (and:SI (reg:SI 121 [ wnd_7(D)->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":6474:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ wnd_7(D)->state ])
        (nil)))
(debug_insn 47 16 18 3 (var_location:SI D#107 (zero_extend:SI (subreg:QI (reg:SI 122) 0))) -1
     (nil))
(insn 18 47 19 3 (set (reg:SI 124)
        (zero_extend:SI (subreg:QI (reg:SI 122) 0))) "../System/ugui.c":6474:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124)
            (const_int 0 [0]))) "../System/ugui.c":6474:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(jump_insn 20 19 21 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 46)
            (pc))) "../System/ugui.c":6474:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 46)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (debug_marker) "../System/ugui.c":6476:7 -1
     (nil))
(debug_insn 23 22 24 4 (var_location:SI h (minus:SI (mem:SI (plus:SI (reg/v/f:SI 119 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_7(D)->ye+0 S4 A32])
        (mem:SI (plus:SI (reg/v/f:SI 119 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_7(D)->ys+0 S4 A32]))) "../System/ugui.c":6476:9 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../System/ugui.c":6478:7 -1
     (nil))
(insn 25 24 26 4 (set (reg:SI 125 [ wnd_7(D)->ye ])
        (mem:SI (plus:SI (reg/v/f:SI 119 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_7(D)->ye+0 S4 A32])) "../System/ugui.c":6476:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 27 4 (set (reg:SI 126 [ wnd_7(D)->ys ])
        (mem:SI (plus:SI (reg/v/f:SI 119 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_7(D)->ys+0 S4 A32])) "../System/ugui.c":6476:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 119 [ wnd ])
        (nil)))
(insn 27 26 28 4 (set (reg/v:SI 118 [ <retval> ])
        (minus:SI (reg:SI 125 [ wnd_7(D)->ye ])
            (reg:SI 126 [ wnd_7(D)->ys ]))) "../System/ugui.c":6476:9 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ wnd_7(D)->ys ])
        (expr_list:REG_DEAD (reg:SI 125 [ wnd_7(D)->ye ])
            (nil))))
(insn 28 27 42 4 (set (reg/v:SI 118 [ <retval> ])
        (smax:SI (reg/v:SI 118 [ <retval> ])
            (const_int 0 [0]))) 113 {*smax_0}
     (nil))
      ; pc falls through to BB 7
(code_label 42 28 41 5 1567 (nil) [1 uses])
(note 41 42 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 41 46 5 (set (reg/v:SI 118 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6473:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 7
(code_label 46 4 45 6 1568 (nil) [1 uses])
(note 45 46 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 45 31 6 (set (reg/v:SI 118 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6473:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 31 5 32 6 (var_location:SI h (debug_expr:SI D#107)) -1
     (nil))
(debug_insn 32 31 35 6 (debug_marker) "../System/ugui.c":6480:4 -1
     (nil))
(code_label 35 32 38 7 1565 (nil) [0 uses])
(note 38 35 36 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 36 38 37 7 (set (reg/i:SI 0 r0)
        (reg/v:SI 118 [ <retval> ])) "../System/ugui.c":6481:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 118 [ <retval> ])
        (nil)))
(insn 37 36 0 7 (use (reg/i:SI 0 r0)) "../System/ugui.c":6481:1 -1
     (nil))

;; Function _UG_WindowDrawTitle (_UG_WindowDrawTitle, funcdef_no=89, decl_uid=6317, cgraph_uid=90, symbol_order=101)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 37 count 28 (  1.1)


_UG_WindowDrawTitle

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 285
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,8u} r1={8d,3u} r2={8d,3u} r3={7d,2u} r7={1d,25u} r12={8d} r13={1d,33u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={16d,12u} r101={4d} r102={1d,37u,1e} r103={1d,24u} r104={4d} r105={4d} r106={4d} r115={1d,3u} r117={2d,4u} r118={2d,1u} r122={2d,7u} r137={1d,2u} r139={2d,10u} r140={2d,12u} r141={2d,10u} r145={2d,5u} r146={2d,4u} r151={2d,5u} r152={3d,9u} r154={3d,1u} r155={1d,20u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r162={1d,1u} r163={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r190={1d,1u} r191={1d,1u} r193={1d,1u} r194={1d,2u} 
;;    total ref usage 701{430d,270u,1e} in 190{186 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 23 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 155
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 155
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155

( 2 )->[3]->( 4 24 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ }u8(13){ }u9(102){ }u10(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  def 	 100 [cc] 157 158 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; live  gen 	 100 [cc] 157 158 160
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155

( 3 )->[4]->( 6 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  def 	 100 [cc] 139 140 141 162 163 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; live  gen 	 100 [cc] 139 140 141 162 163 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140 141 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140 141 155

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(7){ }u37(13){ }u38(102){ }u39(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140 141 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140 141
;; lr  def 	 139 140 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140 141 155
;; live  gen 	 139 140 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140 141 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140 141 155

( 6 4 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140 141 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  def 	 100 [cc] 115 167 194
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140 141 155
;; live  gen 	 100 [cc] 115 167 194
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 139 140 141 155 194
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 139 140 141 155 194

( 7 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u58(7){ }u59(13){ }u60(102){ }u61(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 139 140 141 155 194
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  def 	 117 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 139 140 141 155 194
;; live  gen 	 117 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 139 140 141 155 194
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 139 140 141 155 194

( 7 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u64(7){ }u65(13){ }u66(102){ }u67(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 139 140 141 155 194
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  def 	 117 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 139 140 141 155 194
;; live  gen 	 117 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 139 140 141 155 194
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 139 140 141 155 194

( 8 9 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u70(7){ }u71(13){ }u72(102){ }u73(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 139 140 141 155 194
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 139 140 141 155
;; lr  def 	 100 [cc] 122 168 169
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 139 140 141 155 194
;; live  gen 	 100 [cc] 122 168 169
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 155 194
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 155 194

( 10 )->[11]->( 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u90(7){ }u91(13){ }u92(102){ }u93(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 155 194
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 141
;; lr  def 	 145 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 155 194
;; live  gen 	 145 146
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 155 194
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 155 194

( 10 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u96(7){ }u97(13){ }u98(102){ }u99(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 155 194
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 141
;; lr  def 	 145 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 155 194
;; live  gen 	 145 146
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 155 194
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 155 194

( 12 11 )->[13]->( 25 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u102(7){ }u103(13){ }u104(102){ }u105(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 155 194
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 140
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 155 194
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 155 194
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 155 194

( 13 )->[14]->( 26 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u111(7){ }u112(13){ }u113(102){ }u114(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 155 194
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  def 	 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 155 194
;; live  gen 	 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 152 155 194
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 152 155 194

( 16 )->[15]->( 20 22 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u116(7){ }u117(13){ }u118(102){ }u119(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 152 155 194
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 152
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 152 155 194
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 152 155 194
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 152 155 194

( 26 )->[16]->( 22 15 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u124(7){ }u125(13){ }u126(102){ }u127(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 152 155 194
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 145 146 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 170 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 152 155 194
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 170 171
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 152 155 194
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 152 155 194

( 21 18 )->[18]->( 18 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u146(7){ }u147(13){ }u148(102){ }u149(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 151 152 155 194
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 146 151 152 194
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 151 173 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 151 152 155 194
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 151 173 174
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 151 152 155 194
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 151 152 155 194

( 18 )->[19]->( 21 22 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u166(7){ }u167(13){ }u168(102){ }u169(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 152 155 194
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 152
;; lr  def 	 100 [cc] 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 152 155 194
;; live  gen 	 100 [cc] 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 152 155 194
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 152 155 194

( 15 26 )->[20]->( 21 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u175(7){ }u176(13){ }u177(102){ }u178(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 152 155 194
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 152 155 194
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 152 155 194
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 152 155 194

( 20 19 )->[21]->( 18 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u182(7){ }u183(13){ }u184(102){ }u185(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 152 155 194
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 152 155 194
;; live  gen 	 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 151 152 155 194
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 151 152 155 194

( 20 15 16 19 )->[22]->( 28 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u189(7){ }u190(13){ }u191(102){ }u192(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140 141 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140 141 155
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 137 154 175 176 177 178 179 180 181 183 184 185 186 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140 141 155
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 137 154 175 176 177 178 179 180 181 183 184 185 186 187
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 2 )->[23]->( 28 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u242(7){ }u243(13){ }u244(102){ }u245(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 3 )->[24]->( 28 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u246(7){ }u247(13){ }u248(102){ }u249(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 13 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u250(7){ }u251(13){ }u252(102){ }u253(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 155 194
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 140
;; lr  def 	 122 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 155 194
;; live  gen 	 122 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 152 155 194
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 152 155 194

( 25 14 )->[26]->( 16 20 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u256(7){ }u257(13){ }u258(102){ }u259(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 152 155 194
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 190 191 193
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 152 155 194
;; live  gen 	 100 [cc] 190 191 193
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 152 155 194
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 152 155 194

( 24 22 23 )->[28]->( 1 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u269(7){ }u270(13){ }u271(102){ }u272(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 28 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u275(0){ }u276(7){ }u277(13){ }u278(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 29 to worklist
  Adding insn 50 to worklist
  Adding insn 73 to worklist
  Adding insn 104 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 113 to worklist
  Adding insn 121 to worklist
  Adding insn 137 to worklist
  Adding insn 133 to worklist
  Adding insn 127 to worklist
  Adding insn 158 to worklist
  Adding insn 151 to worklist
  Adding insn 165 to worklist
  Adding insn 172 to worklist
  Adding insn 230 to worklist
  Adding insn 225 to worklist
  Adding insn 220 to worklist
  Adding insn 216 to worklist
  Adding insn 213 to worklist
  Adding insn 210 to worklist
  Adding insn 206 to worklist
  Adding insn 201 to worklist
  Adding insn 199 to worklist
  Adding insn 197 to worklist
  Adding insn 194 to worklist
  Adding insn 191 to worklist
  Adding insn 252 to worklist
  Adding insn 258 to worklist
Finished finding needed instructions:
processing block 28 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 257 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 9 to worklist
  Adding insn 229 to worklist
  Adding insn 228 to worklist
  Adding insn 227 to worklist
  Adding insn 226 to worklist
  Adding insn 224 to worklist
  Adding insn 223 to worklist
  Adding insn 222 to worklist
  Adding insn 219 to worklist
  Adding insn 218 to worklist
  Adding insn 215 to worklist
  Adding insn 212 to worklist
  Adding insn 208 to worklist
  Adding insn 205 to worklist
  Adding insn 204 to worklist
  Adding insn 203 to worklist
  Adding insn 196 to worklist
  Adding insn 193 to worklist
  Adding insn 190 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 152 155 194
  Adding insn 164 to worklist
  Adding insn 161 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 151 152 155 194
  Adding insn 157 to worklist
  Adding insn 153 to worklist
  Adding insn 150 to worklist
  Adding insn 149 to worklist
  Adding insn 148 to worklist
  Adding insn 147 to worklist
  Adding insn 146 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 151 152 155 194
  Adding insn 8 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 152 155 194
  Adding insn 171 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 152 155 194
  Adding insn 120 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 122 139 140 141 145 146 152 155 194
  Adding insn 136 to worklist
  Adding insn 134 to worklist
  Adding insn 132 to worklist
  Adding insn 131 to worklist
  Adding insn 130 to worklist
  Adding insn 129 to worklist
  Adding insn 128 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 152 155 194
  Adding insn 251 to worklist
  Adding insn 250 to worklist
  Adding insn 248 to worklist
  Adding insn 246 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 152 155 194
  Adding insn 14 to worklist
  Adding insn 13 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 152 155 194
  Adding insn 12 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 155 194
  Adding insn 112 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 155 194
  Adding insn 7 to worklist
  Adding insn 6 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 145 146 155 194
  Adding insn 5 to worklist
  Adding insn 4 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 122 139 140 141 155 194
  Adding insn 103 to worklist
  Adding insn 94 to worklist
  Adding insn 93 to worklist
  Adding insn 92 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 139 140 141 155 194
  Adding insn 78 to worklist
  Adding insn 76 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 118 139 140 141 155 194
  Adding insn 86 to worklist
  Adding insn 84 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 139 140 141 155 194
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 70 to worklist
  Adding insn 69 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140 141 155
  Adding insn 59 to worklist
  Adding insn 56 to worklist
  Adding insn 53 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 140 141 155
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 46 to worklist
  Adding insn 44 to worklist
  Adding insn 38 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 11 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
  Adding insn 23 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 10 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
  Adding insn 20 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 37 count 28 (  1.1)
;; Following path with 6 sets: 2 
;; Following path with 1 sets: 23 
;; Following path with 5 sets: 3 
;; Following path with 1 sets: 24 
;; Following path with 18 sets: 4 
;; Following path with 11 sets: 6 
;; Following path with 9 sets: 7 
;; Following path with 4 sets: 9 
;; Following path with 4 sets: 8 
;; Following path with 16 sets: 10 
;; Following path with 2 sets: 12 
;; Following path with 2 sets: 11 
;; Following path with 6 sets: 13 
;; Following path with 1 sets: 14 
;; Following path with 2 sets: 25 
;; Following path with 9 sets: 26 
;; Following path with 13 sets: 16 
;; Following path with 4 sets: 15 
;; Following path with 2 sets: 20 
;; Following path with 4 sets: 21 
;; Following path with 16 sets: 18 
;; Following path with 6 sets: 19 
;; Following path with 54 sets: 22 
;; Following path with 2 sets: 28 
starting the processing of deferred insns
ending the processing of deferred insns


_UG_WindowDrawTitle

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,8u} r1={8d,3u} r2={8d,3u} r3={7d,2u} r7={1d,25u} r12={8d} r13={1d,33u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={16d,12u} r101={4d} r102={1d,37u,1e} r103={1d,24u} r104={4d} r105={4d} r106={4d} r115={1d,3u} r117={2d,4u} r118={2d,1u} r122={2d,7u} r137={1d,2u} r139={2d,10u} r140={2d,12u} r141={2d,10u} r145={2d,5u} r146={2d,4u} r151={2d,5u} r152={3d,9u} r154={3d,1u} r155={1d,20u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r162={1d,1u} r163={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r190={1d,1u} r191={1d,1u} r193={1d,1u} r194={1d,2u} 
;;    total ref usage 701{430d,270u,1e} in 190{186 regular + 4 call} insns.
(note 15 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 15 3 2 (set (reg/v/f:SI 155 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6484:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 17 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 17 3 18 2 (debug_marker) "../System/ugui.c":6485:4 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/ugui.c":6486:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../System/ugui.c":6488:4 -1
     (nil))
(insn 20 19 21 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 155 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6488:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 263)
            (pc))) "../System/ugui.c":6488:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 9341556 (nil)))
 -> 263)
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 25 3 (set (reg:SI 157 [ wnd_36(D)->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 155 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_36(D)->state+0 S1 A32]))) "../System/ugui.c":6488:23 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 25 23 27 3 (set (reg:SI 158)
        (and:SI (reg:SI 157 [ wnd_36(D)->state ])
            (const_int 2 [0x2]))) "../System/ugui.c":6488:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ wnd_36(D)->state ])
        (nil)))
(insn 27 25 28 3 (set (reg:SI 160)
        (zero_extend:SI (subreg:QI (reg:SI 158) 0))) "../System/ugui.c":6488:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0]))) "../System/ugui.c":6488:23 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 267)
            (pc))) "../System/ugui.c":6488:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 40909564 (nil)))
 -> 267)
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 4 (debug_marker) "../System/ugui.c":6490:7 -1
     (nil))
(insn 32 31 33 4 (set (reg/v:SI 139 [ xs ])
        (mem:SI (plus:SI (reg/v/f:SI 155 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_36(D)->xs+0 S4 A32])) "../System/ugui.c":6490:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 33 32 34 4 (var_location:SI xs (reg/v:SI 139 [ xs ])) "../System/ugui.c":6490:10 -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker) "../System/ugui.c":6491:7 -1
     (nil))
(insn 35 34 36 4 (set (reg/v:SI 140 [ ys ])
        (mem:SI (plus:SI (reg/v/f:SI 155 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_36(D)->ys+0 S4 A32])) "../System/ugui.c":6491:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 36 35 37 4 (var_location:SI ys (reg/v:SI 140 [ ys ])) "../System/ugui.c":6491:10 -1
     (nil))
(debug_insn 37 36 38 4 (debug_marker) "../System/ugui.c":6492:7 -1
     (nil))
(insn 38 37 39 4 (set (reg/v:SI 141 [ xe ])
        (mem:SI (plus:SI (reg/v/f:SI 155 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_36(D)->xe+0 S4 A32])) "../System/ugui.c":6492:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 39 38 40 4 (var_location:SI xe (reg/v:SI 141 [ xe ])) "../System/ugui.c":6492:10 -1
     (nil))
(debug_insn 40 39 41 4 (debug_marker) "../System/ugui.c":6493:7 -1
     (nil))
(debug_insn 41 40 42 4 (var_location:SI D#11 (mem:SI (plus:SI (reg/v/f:SI 155 [ wnd ])
            (const_int 32 [0x20])) [1 wnd_36(D)->ye+0 S4 A32])) "../System/ugui.c":6493:10 -1
     (nil))
(debug_insn 42 41 43 4 (var_location:SI ye (debug_expr:SI D#11)) "../System/ugui.c":6493:10 -1
     (nil))
(debug_insn 43 42 44 4 (debug_marker) "../System/ugui.c":6496:7 -1
     (nil))
(insn 44 43 46 4 (set (reg:SI 162 [ wnd_36(D)->style ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 155 [ wnd ])
                    (const_int 36 [0x24])) [0 wnd_36(D)->style+0 S1 A32]))) "../System/ugui.c":6496:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 46 44 48 4 (set (reg:SI 163)
        (and:SI (reg:SI 162 [ wnd_36(D)->style ])
            (const_int 1 [0x1]))) "../System/ugui.c":6496:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 162 [ wnd_36(D)->style ])
        (nil)))
(insn 48 46 49 4 (set (reg:SI 165)
        (zero_extend:SI (subreg:QI (reg:SI 163) 0))) "../System/ugui.c":6496:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0]))) "../System/ugui.c":6496:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 63)
            (pc))) "../System/ugui.c":6496:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 63)
(note 51 50 52 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 6 (debug_marker) "../System/ugui.c":6498:10 -1
     (nil))
(insn 53 52 54 6 (set (reg/v:SI 139 [ xs ])
        (plus:SI (reg/v:SI 139 [ xs ])
            (const_int 3 [0x3]))) "../System/ugui.c":6498:12 7 {*arm_addsi3}
     (nil))
(debug_insn 54 53 55 6 (var_location:SI xs (reg/v:SI 139 [ xs ])) "../System/ugui.c":6498:12 -1
     (nil))
(debug_insn 55 54 56 6 (debug_marker) "../System/ugui.c":6499:10 -1
     (nil))
(insn 56 55 57 6 (set (reg/v:SI 140 [ ys ])
        (plus:SI (reg/v:SI 140 [ ys ])
            (const_int 3 [0x3]))) "../System/ugui.c":6499:12 7 {*arm_addsi3}
     (nil))
(debug_insn 57 56 58 6 (var_location:SI ys (reg/v:SI 140 [ ys ])) "../System/ugui.c":6499:12 -1
     (nil))
(debug_insn 58 57 59 6 (debug_marker) "../System/ugui.c":6500:10 -1
     (nil))
(insn 59 58 60 6 (set (reg/v:SI 141 [ xe ])
        (plus:SI (reg/v:SI 141 [ xe ])
            (const_int -3 [0xfffffffffffffffd]))) "../System/ugui.c":6500:12 7 {*arm_addsi3}
     (nil))
(debug_insn 60 59 61 6 (var_location:SI xe (reg/v:SI 141 [ xe ])) "../System/ugui.c":6500:12 -1
     (nil))
(debug_insn 61 60 62 6 (debug_marker) "../System/ugui.c":6501:10 -1
     (nil))
(debug_insn 62 61 63 6 (var_location:SI ye (plus:SI (debug_expr:SI D#11)
        (const_int -3 [0xfffffffffffffffd]))) "../System/ugui.c":6501:12 -1
     (nil))
(code_label 63 62 64 7 1571 (nil) [1 uses])
(note 64 63 65 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 65 64 66 7 (var_location:SI xe (reg/v:SI 141 [ xe ])) -1
     (nil))
(debug_insn 66 65 67 7 (var_location:SI ys (reg/v:SI 140 [ ys ])) -1
     (nil))
(debug_insn 67 66 68 7 (var_location:SI xs (reg/v:SI 139 [ xs ])) -1
     (nil))
(debug_insn 68 67 69 7 (debug_marker) "../System/ugui.c":6505:7 -1
     (nil))
(insn 69 68 70 7 (set (reg/f:SI 194)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":6505:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 7 (set (reg/f:SI 115 [ gui.213_3 ])
        (mem/f/c:SI (reg/f:SI 194) [11 gui+0 S4 A32])) "../System/ugui.c":6505:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 71 70 72 7 (set (reg/f:SI 167 [ gui.213_3->active_window ])
        (mem/f:SI (plus:SI (reg/f:SI 115 [ gui.213_3 ])
                (const_int 28 [0x1c])) [5 gui.213_3->active_window+0 S4 A32])) "../System/ugui.c":6505:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 7 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 167 [ gui.213_3->active_window ])
            (reg/v/f:SI 155 [ wnd ]))) "../System/ugui.c":6505:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 167 [ gui.213_3->active_window ])
        (nil)))
(jump_insn 73 72 74 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":6505:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 81)
(note 74 73 75 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 75 74 76 8 (debug_marker) "../System/ugui.c":6507:10 -1
     (nil))
(insn 76 75 77 8 (set (reg:SI 117 [ _7 ])
        (mem:SI (plus:SI (reg/v/f:SI 155 [ wnd ])
                (const_int 56 [0x38])) [1 wnd_36(D)->title.bc+0 S4 A32])) "../System/ugui.c":6507:29 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 77 76 78 8 (debug_marker) "../System/ugui.c":6508:10 -1
     (nil))
(insn 78 77 81 8 (set (reg:SI 118 [ _8 ])
        (mem:SI (plus:SI (reg/v/f:SI 155 [ wnd ])
                (const_int 52 [0x34])) [1 wnd_36(D)->title.fc+0 S4 A32])) "../System/ugui.c":6508:29 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 10
(code_label 81 78 82 9 1572 (nil) [1 uses])
(note 82 81 83 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 9 (debug_marker) "../System/ugui.c":6512:10 -1
     (nil))
(insn 84 83 85 9 (set (reg:SI 117 [ _7 ])
        (mem:SI (plus:SI (reg/v/f:SI 155 [ wnd ])
                (const_int 64 [0x40])) [1 wnd_36(D)->title.ibc+0 S4 A32])) "../System/ugui.c":6512:29 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 85 84 86 9 (debug_marker) "../System/ugui.c":6513:10 -1
     (nil))
(insn 86 85 87 9 (set (reg:SI 118 [ _8 ])
        (mem:SI (plus:SI (reg/v/f:SI 155 [ wnd ])
                (const_int 60 [0x3c])) [1 wnd_36(D)->title.ifc+0 S4 A32])) "../System/ugui.c":6513:29 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 87 86 88 10 1573 (nil) [0 uses])
(note 88 87 89 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 89 88 90 10 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -20 [0xffffffffffffffec])) [1 txt.fc+0 S4 A32])
        (reg:SI 118 [ _8 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _8 ])
        (nil)))
(insn 90 89 91 10 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [1 txt.bc+0 S4 A32])
        (reg:SI 117 [ _7 ])) 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 91 90 92 10 (debug_marker) "../System/ugui.c":6517:7 -1
     (nil))
(insn 92 91 93 10 (set (reg:SI 168 [ wnd_36(D)->title.height ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 155 [ wnd ])
                    (const_int 68 [0x44])) [0 wnd_36(D)->title.height+0 S1 A32]))) "../System/ugui.c":6517:42 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 93 92 94 10 (set (reg:SI 169)
        (plus:SI (reg:SI 168 [ wnd_36(D)->title.height ])
            (reg/v:SI 140 [ ys ]))) "../System/ugui.c":6517:31 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 168 [ wnd_36(D)->title.height ])
        (nil)))
(insn 94 93 95 10 (set (reg/v:SI 122 [ y2 ])
        (plus:SI (reg:SI 169)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":6517:7 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 169)
        (nil)))
(debug_insn 95 94 96 10 (var_location:SI x1 (reg/v:SI 139 [ xs ])) "../System/ugui.c":6517:7 -1
     (nil))
(debug_insn 96 95 97 10 (var_location:SI y1 (reg/v:SI 140 [ ys ])) "../System/ugui.c":6517:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI x2 (reg/v:SI 141 [ xe ])) "../System/ugui.c":6517:7 -1
     (nil))
(debug_insn 98 97 99 10 (var_location:SI y2 (reg/v:SI 122 [ y2 ])) "../System/ugui.c":6517:7 -1
     (nil))
(debug_insn 99 98 100 10 (var_location:SI c (reg:SI 117 [ _7 ])) "../System/ugui.c":6517:7 -1
     (nil))
(debug_insn 100 99 101 10 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 101 100 102 10 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 102 101 103 10 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 103 102 104 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 139 [ xs ])
            (reg/v:SI 141 [ xe ]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 104 103 105 10 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 271)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 271)
(note 105 104 6 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 6 105 7 11 (set (reg/v:SI 146 [ x2 ])
        (reg/v:SI 139 [ xs ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 271 11 (set (reg/v:SI 145 [ x1 ])
        (reg/v:SI 141 [ xe ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(code_label 271 7 270 12 1585 (nil) [1 uses])
(note 270 271 4 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 4 270 5 12 (set (reg/v:SI 146 [ x2 ])
        (reg/v:SI 141 [ xe ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 4 106 12 (set (reg/v:SI 145 [ x1 ])
        (reg/v:SI 139 [ xs ])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 106 5 107 13 1574 (nil) [0 uses])
(note 107 106 108 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 108 107 109 13 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 109 108 110 13 (var_location:SI x2 (reg/v:SI 146 [ x2 ])) -1
     (nil))
(debug_insn 110 109 111 13 (var_location:SI x1 (reg/v:SI 145 [ x1 ])) -1
     (nil))
(debug_insn 111 110 112 13 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 112 111 113 13 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ y2 ])
            (reg/v:SI 140 [ ys ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 113 112 116 13 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 237)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 237)
(note 116 113 12 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 12 116 117 14 (set (reg/v:SI 152 [ y1 ])
        (reg/v:SI 140 [ ys ])) 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 26
(note 117 12 118 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 118 117 119 15 (var_location:SI m (reg/v:SI 152 [ y1 ])) -1
     (nil))
(debug_insn 119 118 120 15 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 120 119 121 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ y2 ])
            (reg/v:SI 152 [ y1 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 121 120 245 15 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 169)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673260 (nil)))
 -> 169)
      ; pc falls through to BB 22
(code_label 245 121 125 16 1582 (nil) [1 uses])
(note 125 245 126 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 126 125 127 16 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 127 126 128 16 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 117 [ _7 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 128 127 129 16 (set (reg/f:SI 170 [ gui.213_3->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 115 [ gui.213_3 ])
                (const_int 124 [0x7c])) [10 gui.213_3->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115 [ gui.213_3 ])
        (nil)))
(insn 129 128 130 16 (set (reg:SI 3 r3)
        (reg/v:SI 122 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 129 131 16 (set (reg:SI 2 r2)
        (reg/v:SI 146 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 131 130 132 16 (set (reg:SI 1 r1)
        (reg/v:SI 152 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 132 131 133 16 (set (reg:SI 0 r0)
        (reg/v:SI 145 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 133 132 134 16 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 170 [ gui.213_3->driver[1].driver ]) [0 *_66 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 170 [ gui.213_3->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 134 133 136 16 (set (reg:SI 171)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 136 134 137 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
(jump_insn 137 136 156 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 180)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 180)
      ; pc falls through to BB 15
(code_label 156 137 142 18 1580 (nil) [1 uses])
(note 142 156 143 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 143 142 144 18 (var_location:SI n (reg/v:SI 151 [ n ])) -1
     (nil))
(debug_insn 144 143 146 18 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 146 144 147 18 (set (reg/f:SI 173 [ gui ])
        (mem/f/c:SI (reg/f:SI 194) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 147 146 148 18 (set (reg/f:SI 174 [ gui.6_72->pset ])
        (mem/f:SI (reg/f:SI 173 [ gui ]) [3 gui.6_72->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 173 [ gui ])
        (nil)))
(insn 148 147 149 18 (set (reg:SI 2 r2)
        (reg:SI 117 [ _7 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 149 148 150 18 (set (reg:SI 1 r1)
        (reg/v:SI 152 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 150 149 151 18 (set (reg:SI 0 r0)
        (reg/v:SI 151 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 151 150 152 18 (parallel [
            (call (mem:SI (reg/f:SI 174 [ gui.6_72->pset ]) [0 *_73 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 174 [ gui.6_72->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 152 151 153 18 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 153 152 154 18 (set (reg/v:SI 151 [ n ])
        (plus:SI (reg/v:SI 151 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 154 153 155 18 (var_location:SI n (reg/v:SI 151 [ n ])) -1
     (nil))
(debug_insn 155 154 157 18 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 157 155 158 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 146 [ x2 ])
            (reg/v:SI 151 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 158 157 159 18 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 156)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 156)
(note 159 158 160 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 160 159 161 19 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 161 160 162 19 (set (reg/v:SI 152 [ y1 ])
        (plus:SI (reg/v:SI 152 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 162 161 163 19 (var_location:SI m (reg/v:SI 152 [ y1 ])) -1
     (nil))
(debug_insn 163 162 164 19 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 164 163 165 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ y2 ])
            (reg/v:SI 152 [ y1 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 165 164 169 19 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 173)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 173)
      ; pc falls through to BB 22
(code_label 169 165 170 20 1577 (nil) [1 uses])
(note 170 169 171 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 171 170 172 20 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ x1 ])
            (reg/v:SI 146 [ x2 ]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 172 171 173 20 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 180)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 180)
(code_label 173 172 174 21 1581 (nil) [1 uses])
(note 174 173 175 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 175 174 176 21 (var_location:SI m (reg/v:SI 152 [ y1 ])) -1
     (nil))
(debug_insn 176 175 177 21 (var_location:SI n (reg/v:SI 145 [ x1 ])) -1
     (nil))
(debug_insn 177 176 8 21 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 8 177 180 21 (set (reg/v:SI 151 [ n ])
        (reg/v:SI 145 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 18
(code_label 180 8 181 22 1578 (nil) [2 uses])
(note 181 180 182 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 182 181 183 22 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":6517:7 -1
     (nil))
(debug_insn 183 182 184 22 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":6517:7 -1
     (nil))
(debug_insn 184 183 185 22 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":6517:7 -1
     (nil))
(debug_insn 185 184 186 22 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":6517:7 -1
     (nil))
(debug_insn 186 185 187 22 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":6517:7 -1
     (nil))
(debug_insn 187 186 188 22 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":6517:7 -1
     (nil))
(debug_insn 188 187 189 22 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":6517:7 -1
     (nil))
(debug_insn 189 188 190 22 (debug_marker) "../System/ugui.c":6520:7 -1
     (nil))
(insn 190 189 191 22 (set (reg/f:SI 175 [ wnd_36(D)->title.str ])
        (mem/f:SI (plus:SI (reg/v/f:SI 155 [ wnd ])
                (const_int 40 [0x28])) [18 wnd_36(D)->title.str+0 S4 A32])) "../System/ugui.c":6520:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 190 192 22 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -44 [0xffffffffffffffd4])) [18 txt.str+0 S4 A32])
        (reg/f:SI 175 [ wnd_36(D)->title.str ])) "../System/ugui.c":6520:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 175 [ wnd_36(D)->title.str ])
        (nil)))
(debug_insn 192 191 193 22 (debug_marker) "../System/ugui.c":6521:7 -1
     (nil))
(insn 193 192 194 22 (set (reg/f:SI 176 [ wnd_36(D)->title.font ])
        (mem/f:SI (plus:SI (reg/v/f:SI 155 [ wnd ])
                (const_int 44 [0x2c])) [19 wnd_36(D)->title.font+0 S4 A32])) "../System/ugui.c":6521:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 194 193 195 22 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -40 [0xffffffffffffffd8])) [19 txt.font+0 S4 A32])
        (reg/f:SI 176 [ wnd_36(D)->title.font ])) "../System/ugui.c":6521:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 176 [ wnd_36(D)->title.font ])
        (nil)))
(debug_insn 195 194 196 22 (debug_marker) "../System/ugui.c":6522:7 -1
     (nil))
(insn 196 195 197 22 (set (reg:SI 177)
        (plus:SI (reg/v:SI 139 [ xs ])
            (const_int 3 [0x3]))) "../System/ugui.c":6522:20 7 {*arm_addsi3}
     (nil))
(insn 197 196 198 22 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -36 [0xffffffffffffffdc])) [1 txt.a.xs+0 S4 A32])
        (reg:SI 177)) "../System/ugui.c":6522:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(debug_insn 198 197 199 22 (debug_marker) "../System/ugui.c":6523:7 -1
     (nil))
(insn 199 198 200 22 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -32 [0xffffffffffffffe0])) [1 txt.a.ys+0 S4 A32])
        (reg/v:SI 140 [ ys ])) "../System/ugui.c":6523:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 200 199 201 22 (debug_marker) "../System/ugui.c":6524:7 -1
     (nil))
(insn 201 200 202 22 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 txt.a.xe+0 S4 A32])
        (reg/v:SI 141 [ xe ])) "../System/ugui.c":6524:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 202 201 203 22 (debug_marker) "../System/ugui.c":6525:7 -1
     (nil))
(insn 203 202 204 22 (set (reg:SI 178 [ wnd_36(D)->title.height ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 155 [ wnd ])
                    (const_int 68 [0x44])) [0 wnd_36(D)->title.height+0 S1 A32]))) "../System/ugui.c":6525:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 204 203 205 22 (set (reg:SI 179)
        (plus:SI (reg:SI 178 [ wnd_36(D)->title.height ])
            (reg/v:SI 140 [ ys ]))) "../System/ugui.c":6525:20 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 178 [ wnd_36(D)->title.height ])
        (nil)))
(insn 205 204 206 22 (set (reg:SI 180)
        (plus:SI (reg:SI 179)
            (const_int -1 [0xffffffffffffffff]))) "../System/ugui.c":6525:38 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(insn 206 205 207 22 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 txt.a.ye+0 S4 A32])
        (reg:SI 180)) "../System/ugui.c":6525:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))
(debug_insn 207 206 208 22 (debug_marker) "../System/ugui.c":6526:7 -1
     (nil))
(insn 208 207 210 22 (set (reg:SI 181 [ wnd_36(D)->title.align ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 155 [ wnd ])
                    (const_int 50 [0x32])) [0 wnd_36(D)->title.align+0 S1 A16]))) "../System/ugui.c":6526:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 210 208 211 22 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 txt.align+0 S1 A32])
        (subreg:QI (reg:SI 181 [ wnd_36(D)->title.align ]) 0)) "../System/ugui.c":6526:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ wnd_36(D)->title.align ])
        (nil)))
(debug_insn 211 210 212 22 (debug_marker) "../System/ugui.c":6527:7 -1
     (nil))
(insn 212 211 213 22 (set (reg:SI 183 [ wnd_36(D)->title.h_space ])
        (sign_extend:SI (mem:QI (plus:SI (reg/v/f:SI 155 [ wnd ])
                    (const_int 48 [0x30])) [0 wnd_36(D)->title.h_space+0 S1 A32]))) "../System/ugui.c":6527:31 1004 {*thumb2_extendqisi_v6}
     (nil))
(insn 213 212 214 22 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 txt.h_space+0 S4 A32])
        (reg:SI 183 [ wnd_36(D)->title.h_space ])) "../System/ugui.c":6527:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 183 [ wnd_36(D)->title.h_space ])
        (nil)))
(debug_insn 214 213 215 22 (debug_marker) "../System/ugui.c":6528:7 -1
     (nil))
(insn 215 214 216 22 (set (reg:SI 184 [ wnd_36(D)->title.v_space ])
        (sign_extend:SI (mem:QI (plus:SI (reg/v/f:SI 155 [ wnd ])
                    (const_int 49 [0x31])) [0 wnd_36(D)->title.v_space+0 S1 A8]))) "../System/ugui.c":6528:31 1004 {*thumb2_extendqisi_v6}
     (nil))
(insn 216 215 217 22 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 txt.v_space+0 S4 A32])
        (reg:SI 184 [ wnd_36(D)->title.v_space ])) "../System/ugui.c":6528:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 184 [ wnd_36(D)->title.v_space ])
        (nil)))
(debug_insn 217 216 218 22 (debug_marker) "../System/ugui.c":6529:7 -1
     (nil))
(insn 218 217 219 22 (set (reg/f:SI 185)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -44 [0xffffffffffffffd4]))) "../System/ugui.c":6529:7 7 {*arm_addsi3}
     (nil))
(insn 219 218 220 22 (set (reg:SI 0 r0)
        (reg/f:SI 185)) "../System/ugui.c":6529:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 185)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -44 [0xffffffffffffffd4]))
            (nil))))
(call_insn 220 219 221 22 (parallel [
            (call (mem:SI (symbol_ref:SI ("_UG_PutText") [flags 0x3]  <function_decl 00000000062c4200 _UG_PutText>) [0 _UG_PutText S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":6529:7 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("_UG_PutText") [flags 0x3]  <function_decl 00000000062c4200 _UG_PutText>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 221 220 222 22 (debug_marker) "../System/ugui.c":6532:7 -1
     (nil))
(insn 222 221 223 22 (set (reg:SI 186 [ wnd_36(D)->title.height ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 155 [ wnd ])
                    (const_int 68 [0x44])) [0 wnd_36(D)->title.height+0 S1 A32]))) "../System/ugui.c":6532:35 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 155 [ wnd ])
        (nil)))
(insn 223 222 224 22 (set (reg:SI 137 [ _28 ])
        (plus:SI (reg:SI 186 [ wnd_36(D)->title.height ])
            (reg/v:SI 140 [ ys ]))) "../System/ugui.c":6532:7 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 186 [ wnd_36(D)->title.height ])
        (expr_list:REG_DEAD (reg/v:SI 140 [ ys ])
            (nil))))
(insn 224 223 225 22 (set (reg:SI 187)
        (const_int 40211 [0x9d13])) "../System/ugui.c":6532:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 225 224 226 22 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 187)) "../System/ugui.c":6532:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 187)
        (nil)))
(insn 226 225 227 22 (set (reg:SI 3 r3)
        (reg:SI 137 [ _28 ])) "../System/ugui.c":6532:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 227 226 228 22 (set (reg:SI 2 r2)
        (reg/v:SI 141 [ xe ])) "../System/ugui.c":6532:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 141 [ xe ])
        (nil)))
(insn 228 227 229 22 (set (reg:SI 1 r1)
        (reg:SI 137 [ _28 ])) "../System/ugui.c":6532:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ _28 ])
        (nil)))
(insn 229 228 230 22 (set (reg:SI 0 r0)
        (reg/v:SI 139 [ xs ])) "../System/ugui.c":6532:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 139 [ xs ])
        (nil)))
(call_insn 230 229 231 22 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>) [0 UG_DrawLine S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":6532:7 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DrawLine") [flags 0x3]  <function_decl 0000000005f72b00 UG_DrawLine>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 231 230 9 22 (debug_marker) "../System/ugui.c":6533:7 -1
     (nil))
(insn 9 231 263 22 (set (reg:SI 154 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6533:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 28
(code_label 263 9 262 23 1583 (nil) [1 uses])
(note 262 263 10 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 10 262 267 23 (set (reg:SI 154 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6535:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 28
(code_label 267 10 266 24 1584 (nil) [1 uses])
(note 266 267 11 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 11 266 237 24 (set (reg:SI 154 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6535:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 28
(code_label 237 11 238 25 1575 (nil) [1 uses])
(note 238 237 13 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 13 238 14 25 (set (reg/v:SI 152 [ y1 ])
        (reg/v:SI 122 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 122 [ y2 ])
        (nil)))
(insn 14 13 239 25 (set (reg/v:SI 122 [ y2 ])
        (reg/v:SI 140 [ ys ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 239 14 240 26 1576 (nil) [0 uses])
(note 240 239 241 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 241 240 242 26 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 242 241 243 26 (var_location:SI y2 (reg/v:SI 122 [ y2 ])) -1
     (nil))
(debug_insn 243 242 244 26 (var_location:SI y1 (reg/v:SI 152 [ y1 ])) -1
     (nil))
(debug_insn 244 243 246 26 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 246 244 248 26 (set (reg:SI 190 [ gui.213_3->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 115 [ gui.213_3 ])
                    (const_int 128 [0x80])) [0 gui.213_3->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 248 246 250 26 (set (reg:SI 191)
        (and:SI (reg:SI 190 [ gui.213_3->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 190 [ gui.213_3->driver[1].state ])
        (nil)))
(insn 250 248 251 26 (set (reg:SI 193)
        (zero_extend:SI (subreg:QI (reg:SI 191) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 191)
        (nil)))
(insn 251 250 252 26 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 193)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 193)
        (nil)))
(jump_insn 252 251 259 26 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 245)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 245)
      ; pc falls through to BB 20
(note 259 252 257 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 257 259 258 28 (set (reg/i:SI 0 r0)
        (reg:SI 154 [ <retval> ])) "../System/ugui.c":6536:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154 [ <retval> ])
        (nil)))
(insn 258 257 0 28 (use (reg/i:SI 0 r0)) "../System/ugui.c":6536:1 -1
     (nil))

;; Function _UG_WindowUpdate (_UG_WindowUpdate, funcdef_no=90, decl_uid=6319, cgraph_uid=91, symbol_order=102)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 40 n_edges 64 count 45 (  1.1)


_UG_WindowUpdate

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 438
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={13d,9u} r1={12d,5u} r2={12d,5u} r3={10d,3u} r7={1d,39u} r12={12d} r13={1d,51u} r14={7d} r15={6d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={31d,25u} r101={6d} r102={1d,39u} r103={1d,38u} r104={6d} r105={6d} r106={6d} r113={1d,3u} r115={2d,2u} r119={1d,2u} r121={1d,3u} r122={1d,3u,1e} r124={1d,3u} r126={1d,3u} r127={1d,3u} r129={5d,29u} r130={5d,20u} r131={4d,19u} r132={4d,19u} r147={2d,5u} r150={2d,5u} r154={2d,5u} r157={1d,2u} r158={1d,1u} r161={2d,6u,1e} r164={1d,16u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r170={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r176={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r182={1d,1u} r183={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r191={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r201={1d,1u} r202={1d,1u} r205={1d,1u} r206={1d,1u} r208={1d,1u} r209={1d,1u} r212={1d,1u} r213={1d,1u} r215={1d,1u} r217={1d,1u} r218={1d,1u} r220={1d,1u} r221={2d,4u} 
;;    total ref usage 1040{633d,405u,2e} in 281{275 regular + 6 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 30 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 129 130 131 132 164 168 170 172
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 129 130 131 132 164 168 170 172
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 129 130 131 132 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 129 130 131 132 164

( 2 )->[3]->( 5 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 129 130 131 132 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; lr  def 	 100 [cc] 115 173 175
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 129 130 131 132 164
;; live  gen 	 100 [cc] 115 173 175
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 129 130 131 132 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 129 130 131 132 164

( 3 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 129 130 131 132 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 176 178
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 129 130 131 132 164
;; live  gen 	 100 [cc] 176 178
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 129 130 131 132 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 129 130 131 132 164

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u42(7){ }u43(13){ }u44(102){ }u45(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 131 132 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 131 132 164
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 115 129 130 131 132 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 131 132 164
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 115 129 130 131 132 179
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 129 130 131 132 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 129 130 131 132 164

( 6 3 5 )->[7]->( 9 12 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u67(7){ }u68(13){ }u69(102){ }u70(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 129 130 131 132 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 180 182
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 129 130 131 132 164
;; live  gen 	 100 [cc] 180 182
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 131 132 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 131 132 164

( 7 )->[9]->( 11 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u80(7){ }u81(13){ }u82(102){ }u83(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 131 132 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 119 183 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 131 132 164
;; live  gen 	 0 [r0] 100 [cc] 119 183 185
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 130 131 132 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 130 131 132 164

( 9 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u95(7){ }u96(13){ }u97(102){ }u98(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 131 132 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 164
;; lr  def 	 130 186 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 131 132 164
;; live  gen 	 130 186 187
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 131 132 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 131 132 164

( 9 )->[11]->( 47 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u103(7){ }u104(13){ }u105(102){ }u106(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 164
;; lr  def 	 188
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 164
;; live  gen 	 188
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 10 7 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u111(7){ }u112(13){ }u113(102){ }u114(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 131 132 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 164
;; lr  def 	 100 [cc] 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 131 132 164
;; live  gen 	 100 [cc] 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164

( 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u125(7){ }u126(13){ }u127(102){ }u128(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131
;; lr  def 	 129 131 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164
;; live  gen 	 129 131 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164

( 12 13 )->[14]->( 41 42 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u132(7){ }u133(13){ }u134(102){ }u135(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 132
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164

( 16 )->[15]->( 20 22 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u141(7){ }u142(13){ }u143(102){ }u144(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164 221
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 132
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164 221
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164 221
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164 221

( 42 )->[16]->( 22 15 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u149(7){ }u150(13){ }u151(102){ }u152(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 157 164 221
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 157
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 190 191
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 157 164 221
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 190 191
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164 221
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164 221

( 21 18 )->[18]->( 18 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u171(7){ }u172(13){ }u173(102){ }u174(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 147 164 221
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 130 131 147 221
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 147 193 194
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 147 164 221
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 147 193 194
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 147 164 221
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 147 164 221

( 18 )->[19]->( 21 22 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u191(7){ }u192(13){ }u193(102){ }u194(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164 221
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 132
;; lr  def 	 100 [cc] 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164 221
;; live  gen 	 100 [cc] 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164 221
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164 221

( 15 42 )->[20]->( 21 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u200(7){ }u201(13){ }u202(102){ }u203(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164 221
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164 221
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164 221
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164 221

( 19 20 )->[21]->( 18 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u207(7){ }u208(13){ }u209(102){ }u210(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164 221
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164 221
;; live  gen 	 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 147 164 221
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 147 164 221

( 16 19 15 20 )->[22]->( 24 47 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u214(7){ }u215(13){ }u216(102){ }u217(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; lr  def 	 100 [cc] 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; live  gen 	 100 [cc] 122
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 164

( 22 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u222(7){ }u223(13){ }u224(102){ }u225(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 164
;; lr  def 	 158 161 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 164
;; live  gen 	 158 161 196
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 161

( 24 29 )->[25]->( 26 29 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u232(7){ }u233(13){ }u234(102){ }u235(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; lr  def 	 100 [cc] 124 197 198
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 161
;; live  gen 	 100 [cc] 124 197 198
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 158 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 158 161

( 25 )->[26]->( 28 29 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u243(7){ }u244(13){ }u245(102){ }u246(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 158 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc] 199 201
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 158 161
;; live  gen 	 100 [cc] 199 201
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 158 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 158 161

( 26 )->[28]->( 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u252(7){ }u253(13){ }u254(102){ }u255(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 158 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 161
;; lr  def 	 202
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 158 161
;; live  gen 	 202
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 161

( 28 25 26 )->[29]->( 25 47 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u260(7){ }u261(13){ }u262(102){ }u263(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 161
;; lr  def 	 100 [cc] 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 161
;; live  gen 	 100 [cc] 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 161

( 2 )->[30]->( 31 32 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u268(7){ }u269(13){ }u270(102){ }u271(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131
;; lr  def 	 100 [cc] 126 127 221
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132
;; live  gen 	 100 [cc] 126 127 221
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 221
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 221

( 30 )->[31]->( 33 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u282(7){ }u283(13){ }u284(102){ }u285(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 221
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131
;; lr  def 	 131 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 221
;; live  gen 	 131 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221

( 30 )->[32]->( 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u288(7){ }u289(13){ }u290(102){ }u291(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 221
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 221
;; live  gen 	 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221

( 32 31 )->[33]->( 44 45 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u293(7){ }u294(13){ }u295(102){ }u296(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 132
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221

( 35 )->[34]->( 39 47 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u302(7){ }u303(13){ }u304(102){ }u305(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 221
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 132
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 221
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 221
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 221

( 45 )->[35]->( 47 34 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u310(7){ }u311(13){ }u312(102){ }u313(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 205 206
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 205 206
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 221
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 221

( 40 37 )->[37]->( 37 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u332(7){ }u333(13){ }u334(102){ }u335(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 154 221
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 154 221
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 154 208 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 154 221
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 154 208 209
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 154 221
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 154 221

( 37 )->[38]->( 40 47 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u352(7){ }u353(13){ }u354(102){ }u355(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 221
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 132
;; lr  def 	 100 [cc] 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 221
;; live  gen 	 100 [cc] 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 221
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 221

( 34 45 )->[39]->( 40 47 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u361(7){ }u362(13){ }u363(102){ }u364(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 221
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 150
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 221
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 221
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 221

( 38 39 )->[40]->( 37 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u368(7){ }u369(13){ }u370(102){ }u371(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 221
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  def 	 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 221
;; live  gen 	 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 154 221
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 154 221

( 14 )->[41]->( 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u375(7){ }u376(13){ }u377(102){ }u378(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 132
;; lr  def 	 130 132 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164
;; live  gen 	 130 132 166
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164

( 41 14 )->[42]->( 16 20 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u382(7){ }u383(13){ }u384(102){ }u385(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 157 212 213 215 221
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164
;; live  gen 	 100 [cc] 157 212 213 215 221
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 157 164 221
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 157 164 221

( 33 )->[44]->( 45 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u396(7){ }u397(13){ }u398(102){ }u399(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 132
;; lr  def 	 129 132 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221
;; live  gen 	 129 132 167
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221

( 44 33 )->[45]->( 35 39 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u403(7){ }u404(13){ }u405(102){ }u406(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc] 217 218 220
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221
;; live  gen 	 100 [cc] 217 218 220
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221

( 39 11 22 29 34 35 38 )->[47]->( 1 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u416(7){ }u417(13){ }u418(102){ }u419(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 47 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u420(7){ }u421(13){ }u422(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 45 to worklist
  Adding insn 39 to worklist
  Adding insn 53 to worklist
  Adding insn 59 to worklist
  Adding insn 68 to worklist
  Adding insn 63 to worklist
  Adding insn 93 to worklist
  Adding insn 109 to worklist
  Adding insn 97 to worklist
  Adding insn 121 to worklist
  Adding insn 139 to worklist
  Adding insn 148 to worklist
  Adding insn 156 to worklist
  Adding insn 172 to worklist
  Adding insn 168 to worklist
  Adding insn 162 to worklist
  Adding insn 193 to worklist
  Adding insn 186 to worklist
  Adding insn 200 to worklist
  Adding insn 209 to worklist
  Adding insn 233 to worklist
  Adding insn 250 to worklist
  Adding insn 256 to worklist
  Adding insn 261 to worklist
  Adding insn 270 to worklist
  Adding insn 289 to worklist
  Adding insn 298 to worklist
  Adding insn 306 to worklist
  Adding insn 322 to worklist
  Adding insn 318 to worklist
  Adding insn 312 to worklist
  Adding insn 343 to worklist
  Adding insn 336 to worklist
  Adding insn 350 to worklist
  Adding insn 359 to worklist
  Adding insn 397 to worklist
  Adding insn 416 to worklist
Finished finding needed instructions:
processing block 47 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 119 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 161
  Adding insn 269 to worklist
  Adding insn 267 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 161
  Adding insn 259 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 158 161
  Adding insn 255 to worklist
  Adding insn 254 to worklist
  Adding insn 252 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 158 161
  Adding insn 249 to worklist
  Adding insn 248 to worklist
  Adding insn 247 to worklist
  Adding insn 246 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 161
  Adding insn 239 to worklist
  Adding insn 237 to worklist
  Adding insn 235 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 164
  Adding insn 232 to worklist
  Adding insn 227 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164 221
  Adding insn 199 to worklist
  Adding insn 196 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 147 164 221
  Adding insn 192 to worklist
  Adding insn 188 to worklist
  Adding insn 185 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
  Adding insn 182 to worklist
  Adding insn 181 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 147 164 221
  Adding insn 7 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164 221
  Adding insn 208 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164 221
  Adding insn 155 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164 221
  Adding insn 171 to worklist
  Adding insn 169 to worklist
  Adding insn 167 to worklist
  Adding insn 166 to worklist
  Adding insn 165 to worklist
  Adding insn 164 to worklist
  Adding insn 163 to worklist
processing block 42 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 157 164 221
  Adding insn 396 to worklist
  Adding insn 395 to worklist
  Adding insn 393 to worklist
  Adding insn 391 to worklist
  Adding insn 389 to worklist
  Adding insn 388 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164
  Adding insn 147 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129 130 131 132 164
  Adding insn 138 to worklist
  Adding insn 129 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 131 132 164
  Adding insn 113 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 130 131 132 164
  Adding insn 108 to worklist
  Adding insn 107 to worklist
  Adding insn 105 to worklist
  Adding insn 104 to worklist
  Adding insn 96 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 131 132 164
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 89 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 129 130 131 132 164
  Adding insn 81 to worklist
  Adding insn 79 to worklist
  Adding insn 76 to worklist
  Adding insn 73 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 65 to worklist
  Adding insn 64 to worklist
  Adding insn 62 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 129 130 131 132 164
  Adding insn 58 to worklist
  Adding insn 57 to worklist
  Adding insn 55 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 129 130 131 132 164
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 221
  Adding insn 349 to worklist
  Adding insn 346 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 154 221
  Adding insn 342 to worklist
  Adding insn 338 to worklist
  Adding insn 335 to worklist
  Adding insn 334 to worklist
  Adding insn 333 to worklist
  Adding insn 332 to worklist
  Adding insn 331 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 154 221
  Adding insn 11 to worklist
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 221
  Adding insn 358 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 221
  Adding insn 305 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 129 131 132 150 221
  Adding insn 321 to worklist
  Adding insn 319 to worklist
  Adding insn 317 to worklist
  Adding insn 316 to worklist
  Adding insn 315 to worklist
  Adding insn 314 to worklist
  Adding insn 313 to worklist
processing block 45 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221
  Adding insn 415 to worklist
  Adding insn 414 to worklist
  Adding insn 412 to worklist
  Adding insn 410 to worklist
processing block 44 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221
  Adding insn 297 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221
  Adding insn 10 to worklist
  Adding insn 9 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 150 221
  Adding insn 8 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 129 131 132 221
  Adding insn 288 to worklist
  Adding insn 279 to worklist
  Adding insn 278 to worklist
  Adding insn 277 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 129 130 131 132 164
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 33 to worklist
  Adding insn 30 to worklist
  Adding insn 27 to worklist
  Adding insn 24 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 40 n_edges 64 count 45 (  1.1)
;; Following path with 25 sets: 2 
;; Following path with 14 sets: 30 
;; Following path with 1 sets: 32 
;; Following path with 2 sets: 31 
;; Following path with 6 sets: 33 
;; Following path with 3 sets: 44 
;; Following path with 9 sets: 45 
;; Following path with 13 sets: 35 
;; Following path with 4 sets: 34 
;; Following path with 3 sets: 39 
;; Following path with 4 sets: 40 
;; Following path with 16 sets: 37 
;; Following path with 6 sets: 38 
;; Following path with 6 sets: 3 
;; Following path with 4 sets: 5 
;; Following path with 23 sets: 6 
;; Following path with 9 sets: 7 
;; Following path with 16 sets: 9 
;; Following path with 3 sets: 10 
;; Following path with 13 sets: 12 
;; Following path with 3 sets: 13 
;; Following path with 6 sets: 14 
;; Following path with 3 sets: 41 
;; Following path with 11 sets: 42 
;; Following path with 13 sets: 16 
;; Following path with 4 sets: 15 
;; Following path with 3 sets: 20 
;; Following path with 4 sets: 21 
;; Following path with 16 sets: 18 
;; Following path with 6 sets: 19 
;; Following path with 15 sets: 22 
;; Following path with 3 sets: 24 
;; Following path with 9 sets: 25 
;; Following path with 4 sets: 26 
;; Following path with 3 sets: 28 
;; Following path with 6 sets: 29 
;; Following path with 4 sets: 11 
starting the processing of deferred insns
ending the processing of deferred insns


_UG_WindowUpdate

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={13d,9u} r1={12d,5u} r2={12d,5u} r3={10d,3u} r7={1d,39u} r12={12d} r13={1d,51u} r14={7d} r15={6d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={31d,25u} r101={6d} r102={1d,39u} r103={1d,38u} r104={6d} r105={6d} r106={6d} r113={1d,3u} r115={2d,2u} r119={1d,2u} r121={1d,3u} r122={1d,3u,1e} r124={1d,3u} r126={1d,3u} r127={1d,3u} r129={5d,29u} r130={5d,20u} r131={4d,19u} r132={4d,19u} r147={2d,5u} r150={2d,5u} r154={2d,5u} r157={1d,2u} r158={1d,1u} r161={2d,6u,1e} r164={1d,16u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r170={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r176={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r182={1d,1u} r183={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r191={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r201={1d,1u} r202={1d,1u} r205={1d,1u} r206={1d,1u} r208={1d,1u} r209={1d,1u} r212={1d,1u} r213={1d,1u} r215={1d,1u} r217={1d,1u} r218={1d,1u} r220={1d,1u} r221={2d,4u} 
;;    total ref usage 1040{633d,405u,2e} in 281{275 regular + 6 call} insns.
(note 18 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 18 3 2 (set (reg/v/f:SI 164 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6539:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 20 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 20 3 21 2 (debug_marker) "../System/ugui.c":6540:4 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../System/ugui.c":6541:4 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../System/ugui.c":6542:4 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/ugui.c":6544:4 -1
     (nil))
(insn 24 23 25 2 (set (reg/v:SI 129 [ m ])
        (mem:SI (plus:SI (reg/v/f:SI 164 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_30(D)->xs+0 S4 A32])) "../System/ugui.c":6544:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 25 24 26 2 (var_location:SI xs (reg/v:SI 129 [ m ])) "../System/ugui.c":6544:7 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../System/ugui.c":6545:4 -1
     (nil))
(insn 27 26 28 2 (set (reg/v:SI 130 [ y1 ])
        (mem:SI (plus:SI (reg/v/f:SI 164 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_30(D)->ys+0 S4 A32])) "../System/ugui.c":6545:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 28 27 29 2 (var_location:SI ys (reg/v:SI 130 [ y1 ])) "../System/ugui.c":6545:7 -1
     (nil))
(debug_insn 29 28 30 2 (debug_marker) "../System/ugui.c":6546:4 -1
     (nil))
(insn 30 29 31 2 (set (reg/v:SI 131 [ x2 ])
        (mem:SI (plus:SI (reg/v/f:SI 164 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_30(D)->xe+0 S4 A32])) "../System/ugui.c":6546:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 31 30 32 2 (var_location:SI xe (reg/v:SI 131 [ x2 ])) "../System/ugui.c":6546:7 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../System/ugui.c":6547:4 -1
     (nil))
(insn 33 32 34 2 (set (reg/v:SI 132 [ y2 ])
        (mem:SI (plus:SI (reg/v/f:SI 164 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_30(D)->ye+0 S4 A32])) "../System/ugui.c":6547:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 34 33 35 2 (var_location:SI ye (reg/v:SI 132 [ y2 ])) "../System/ugui.c":6547:7 -1
     (nil))
(debug_insn 35 34 36 2 (debug_marker) "../System/ugui.c":6549:4 -1
     (nil))
(insn 36 35 37 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 164 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_30(D)->state+0 S1 A32]))) "../System/ugui.c":6549:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 37 36 39 2 (set (reg:SI 168)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -33 [0xffffffffffffffdf]))) "../System/ugui.c":6549:15 90 {*arm_andsi3_insn}
     (nil))
(insn 39 37 40 2 (set (mem:QI (plus:SI (reg/v/f:SI 164 [ wnd ])
                (const_int 8 [0x8])) [0 wnd_30(D)->state+0 S1 A32])
        (subreg:QI (reg:SI 168) 0)) "../System/ugui.c":6549:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 40 39 41 2 (debug_marker) "../System/ugui.c":6551:4 -1
     (nil))
(insn 41 40 43 2 (set (reg:SI 170)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 8 [0x8]))) "../System/ugui.c":6551:7 90 {*arm_andsi3_insn}
     (nil))
(insn 43 41 44 2 (set (reg:SI 172)
        (zero_extend:SI (subreg:QI (reg:SI 170) 0))) "../System/ugui.c":6551:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))
(insn 44 43 45 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 172)
            (const_int 0 [0]))) "../System/ugui.c":6551:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 172)
        (nil)))
(jump_insn 45 44 46 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 274)
            (pc))) "../System/ugui.c":6551:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 274)
(note 46 45 47 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 3 (debug_marker) "../System/ugui.c":6554:7 -1
     (nil))
(insn 48 47 49 3 (set (reg:SI 115 [ _3 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 164 [ wnd ])
                    (const_int 36 [0x24])) [0 wnd_30(D)->style+0 S1 A32]))) "../System/ugui.c":6554:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 49 48 51 3 (set (reg:SI 173)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int 1 [0x1]))) "../System/ugui.c":6554:10 90 {*arm_andsi3_insn}
     (nil))
(insn 51 49 52 3 (set (reg:SI 175)
        (zero_extend:SI (subreg:QI (reg:SI 173) 0))) "../System/ugui.c":6554:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))
(insn 52 51 53 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0]))) "../System/ugui.c":6554:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 175)
        (nil)))
(jump_insn 53 52 54 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 82)
            (pc))) "../System/ugui.c":6554:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 82)
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 57 5 (set (reg:SI 176)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 64 [0x40]))) "../System/ugui.c":6554:40 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 57 55 58 5 (set (reg:SI 178)
        (zero_extend:SI (subreg:QI (reg:SI 176) 0))) "../System/ugui.c":6554:40 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(insn 58 57 59 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 178)
            (const_int 0 [0]))) "../System/ugui.c":6554:40 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(jump_insn 59 58 60 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) "../System/ugui.c":6554:40 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 82)
(note 60 59 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 6 (debug_marker) "../System/ugui.c":6556:10 -1
     (nil))
(insn 62 61 63 6 (set (reg/f:SI 179)
        (symbol_ref:SI ("*.LANCHOR6") [flags 0x182])) "../System/ugui.c":6556:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 6 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg/f:SI 179)) "../System/ugui.c":6556:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 179)
        (nil)))
(insn 64 63 65 6 (set (reg:SI 3 r3)
        (reg/v:SI 132 [ y2 ])) "../System/ugui.c":6556:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 66 6 (set (reg:SI 2 r2)
        (reg/v:SI 131 [ x2 ])) "../System/ugui.c":6556:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 67 6 (set (reg:SI 1 r1)
        (reg/v:SI 130 [ y1 ])) "../System/ugui.c":6556:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 6 (set (reg:SI 0 r0)
        (reg/v:SI 129 [ m ])) "../System/ugui.c":6556:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 68 67 69 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("_UG_DrawObjectFrame") [flags 0x3]  <function_decl 00000000062f7700 _UG_DrawObjectFrame>) [0 _UG_DrawObjectFrame S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":6556:10 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("_UG_DrawObjectFrame") [flags 0x3]  <function_decl 00000000062f7700 _UG_DrawObjectFrame>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem/f:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 69 68 70 6 (debug_marker) "../System/ugui.c":6557:10 -1
     (nil))
(insn 70 69 71 6 (set (reg/v:SI 129 [ m ])
        (plus:SI (reg/v:SI 129 [ m ])
            (const_int 3 [0x3]))) "../System/ugui.c":6557:12 7 {*arm_addsi3}
     (nil))
(debug_insn 71 70 72 6 (var_location:SI xs (reg/v:SI 129 [ m ])) "../System/ugui.c":6557:12 -1
     (nil))
(debug_insn 72 71 73 6 (debug_marker) "../System/ugui.c":6558:10 -1
     (nil))
(insn 73 72 74 6 (set (reg/v:SI 130 [ y1 ])
        (plus:SI (reg/v:SI 130 [ y1 ])
            (const_int 3 [0x3]))) "../System/ugui.c":6558:12 7 {*arm_addsi3}
     (nil))
(debug_insn 74 73 75 6 (var_location:SI ys (reg/v:SI 130 [ y1 ])) "../System/ugui.c":6558:12 -1
     (nil))
(debug_insn 75 74 76 6 (debug_marker) "../System/ugui.c":6559:10 -1
     (nil))
(insn 76 75 77 6 (set (reg/v:SI 131 [ x2 ])
        (plus:SI (reg/v:SI 131 [ x2 ])
            (const_int -3 [0xfffffffffffffffd]))) "../System/ugui.c":6559:12 7 {*arm_addsi3}
     (nil))
(debug_insn 77 76 78 6 (var_location:SI xe (reg/v:SI 131 [ x2 ])) "../System/ugui.c":6559:12 -1
     (nil))
(debug_insn 78 77 79 6 (debug_marker) "../System/ugui.c":6560:10 -1
     (nil))
(insn 79 78 80 6 (set (reg/v:SI 132 [ y2 ])
        (plus:SI (reg/v:SI 132 [ y2 ])
            (const_int -3 [0xfffffffffffffffd]))) "../System/ugui.c":6560:12 7 {*arm_addsi3}
     (nil))
(debug_insn 80 79 81 6 (var_location:SI ye (reg/v:SI 132 [ y2 ])) "../System/ugui.c":6560:12 -1
     (nil))
(insn 81 80 82 6 (set (reg:SI 115 [ _3 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 164 [ wnd ])
                    (const_int 36 [0x24])) [0 wnd_30(D)->style+0 S1 A32]))) "../System/ugui.c":6563:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(code_label 82 81 83 7 1604 (nil) [2 uses])
(note 83 82 84 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 85 7 (var_location:SI ye (reg/v:SI 132 [ y2 ])) -1
     (nil))
(debug_insn 85 84 86 7 (var_location:SI xe (reg/v:SI 131 [ x2 ])) -1
     (nil))
(debug_insn 86 85 87 7 (var_location:SI ys (reg/v:SI 130 [ y1 ])) -1
     (nil))
(debug_insn 87 86 88 7 (var_location:SI xs (reg/v:SI 129 [ m ])) -1
     (nil))
(debug_insn 88 87 89 7 (debug_marker) "../System/ugui.c":6563:7 -1
     (nil))
(insn 89 88 91 7 (set (reg:SI 180)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int 2 [0x2]))) "../System/ugui.c":6563:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 91 89 92 7 (set (reg:SI 182)
        (zero_extend:SI (subreg:QI (reg:SI 180) 0))) "../System/ugui.c":6563:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))
(insn 92 91 93 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 182)
            (const_int 0 [0]))) "../System/ugui.c":6563:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 182)
        (nil)))
(jump_insn 93 92 94 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 125)
            (pc))) "../System/ugui.c":6563:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 125)
(note 94 93 95 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 95 94 96 9 (debug_marker) "../System/ugui.c":6565:10 -1
     (nil))
(insn 96 95 97 9 (set (reg:SI 0 r0)
        (reg/v/f:SI 164 [ wnd ])) "../System/ugui.c":6565:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 97 96 98 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_UG_WindowDrawTitle") [flags 0x3]  <function_decl 0000000005f9b500 _UG_WindowDrawTitle>) [0 _UG_WindowDrawTitle S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":6565:10 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("_UG_WindowDrawTitle") [flags 0x3]  <function_decl 0000000005f9b500 _UG_WindowDrawTitle>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 98 97 99 9 (debug_marker) "../System/ugui.c":6566:10 -1
     (nil))
(debug_insn 99 98 100 9 (var_location:QI D#110 (mem:QI (plus:SI (reg/v/f:SI 164 [ wnd ])
            (const_int 68 [0x44])) [0 wnd_30(D)->title.height+0 S1 A32])) "../System/ugui.c":6566:26 -1
     (nil))
(debug_insn 100 99 101 9 (var_location:SI D#109 (zero_extend:SI (debug_expr:QI D#110))) "../System/ugui.c":6566:26 -1
     (nil))
(debug_insn 101 100 102 9 (var_location:SI D#108 (plus:SI (debug_expr:SI D#109)
        (const_int 1 [0x1]))) "../System/ugui.c":6566:33 -1
     (nil))
(debug_insn 102 101 103 9 (var_location:SI ys (plus:SI (debug_expr:SI D#108)
        (reg/v:SI 130 [ y1 ]))) "../System/ugui.c":6566:13 -1
     (nil))
(debug_insn 103 102 104 9 (debug_marker) "../System/ugui.c":6567:10 -1
     (nil))
(insn 104 103 105 9 (set (reg:SI 119 [ _8 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 164 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_30(D)->state+0 S1 A32]))) "../System/ugui.c":6567:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 105 104 107 9 (set (reg:SI 183)
        (and:SI (reg:SI 119 [ _8 ])
            (const_int 64 [0x40]))) "../System/ugui.c":6567:13 90 {*arm_andsi3_insn}
     (nil))
(insn 107 105 108 9 (set (reg:SI 185)
        (zero_extend:SI (subreg:QI (reg:SI 183) 0))) "../System/ugui.c":6567:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 183)
        (nil)))
(insn 108 107 109 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 185)
            (const_int 0 [0]))) "../System/ugui.c":6567:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 185)
        (nil)))
(jump_insn 109 108 110 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 116)
            (pc))) "../System/ugui.c":6567:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 116)
(note 110 109 111 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 112 10 (set (reg:SI 186 [ wnd_30(D)->title.height ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 164 [ wnd ])
                    (const_int 68 [0x44])) [0 wnd_30(D)->title.height+0 S1 A32]))) "../System/ugui.c":6566:26 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 112 111 113 10 (set (reg:SI 187)
        (plus:SI (reg:SI 186 [ wnd_30(D)->title.height ])
            (const_int 1 [0x1]))) "../System/ugui.c":6566:33 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 186 [ wnd_30(D)->title.height ])
        (nil)))
(insn 113 112 116 10 (set (reg/v:SI 130 [ y1 ])
        (plus:SI (reg/v:SI 130 [ y1 ])
            (reg:SI 187))) "../System/ugui.c":6566:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 187)
        (nil)))
      ; pc falls through to BB 12
(code_label 116 113 117 11 1606 (nil) [1 uses])
(note 117 116 118 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 118 117 119 11 (debug_marker) "../System/ugui.c":6569:13 -1
     (nil))
(insn 119 118 121 11 (set (reg:SI 188)
        (and:SI (reg:SI 119 [ _8 ])
            (const_int -65 [0xffffffffffffffbf]))) "../System/ugui.c":6569:24 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(insn 121 119 122 11 (set (mem:QI (plus:SI (reg/v/f:SI 164 [ wnd ])
                (const_int 8 [0x8])) [0 wnd_30(D)->state+0 S1 A32])
        (subreg:QI (reg:SI 188) 0)) "../System/ugui.c":6569:24 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 188)
        (expr_list:REG_DEAD (reg/v/f:SI 164 [ wnd ])
            (nil))))
(debug_insn 122 121 125 11 (debug_marker) "../System/ugui.c":6570:13 -1
     (nil))
      ; pc falls through to BB 47
(code_label 125 122 126 12 1605 (nil) [1 uses])
(note 126 125 127 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 127 126 128 12 (var_location:SI ys (reg/v:SI 130 [ y1 ])) -1
     (nil))
(debug_insn 128 127 129 12 (debug_marker) "../System/ugui.c":6574:7 -1
     (nil))
(insn 129 128 130 12 (set (reg:SI 121 [ _10 ])
        (mem:SI (plus:SI (reg/v/f:SI 164 [ wnd ])
                (const_int 16 [0x10])) [1 wnd_30(D)->bc+0 S4 A32])) "../System/ugui.c":6574:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 130 129 131 12 (var_location:SI x1 (reg/v:SI 129 [ m ])) "../System/ugui.c":6574:7 -1
     (nil))
(debug_insn 131 130 132 12 (var_location:SI y1 (reg/v:SI 130 [ y1 ])) "../System/ugui.c":6574:7 -1
     (nil))
(debug_insn 132 131 133 12 (var_location:SI x2 (reg/v:SI 131 [ x2 ])) "../System/ugui.c":6574:7 -1
     (nil))
(debug_insn 133 132 134 12 (var_location:SI y2 (reg/v:SI 132 [ y2 ])) "../System/ugui.c":6574:7 -1
     (nil))
(debug_insn 134 133 135 12 (var_location:SI c (reg:SI 121 [ _10 ])) "../System/ugui.c":6574:7 -1
     (nil))
(debug_insn 135 134 136 12 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 136 135 137 12 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 137 136 138 12 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 138 137 139 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 129 [ m ])
            (reg/v:SI 131 [ x2 ]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 139 138 140 12 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 141)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 141)
(note 140 139 4 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 4 140 5 13 (set (reg:SI 165 [ m ])
        (reg/v:SI 129 [ m ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 129 [ m ])
        (nil)))
(insn 5 4 6 13 (set (reg/v:SI 129 [ m ])
        (reg/v:SI 131 [ x2 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 131 [ x2 ])
        (nil)))
(insn 6 5 141 13 (set (reg/v:SI 131 [ x2 ])
        (reg:SI 165 [ m ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165 [ m ])
        (nil)))
(code_label 141 6 142 14 1608 (nil) [1 uses])
(note 142 141 143 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 143 142 144 14 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 144 143 145 14 (var_location:SI x2 (reg/v:SI 131 [ x2 ])) -1
     (nil))
(debug_insn 145 144 146 14 (var_location:SI x1 (reg/v:SI 129 [ m ])) -1
     (nil))
(debug_insn 146 145 147 14 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 147 146 148 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ y1 ])
            (reg/v:SI 132 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 148 147 152 14 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 380)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 380)
      ; pc falls through to BB 42
(note 152 148 153 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 153 152 154 15 (var_location:SI m (reg/v:SI 130 [ y1 ])) -1
     (nil))
(debug_insn 154 153 155 15 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 155 154 156 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ y1 ])
            (reg/v:SI 132 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 156 155 390 15 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 204)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673260 (nil)))
 -> 204)
      ; pc falls through to BB 22
(code_label 390 156 160 16 1628 (nil) [1 uses])
(note 160 390 161 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 161 160 162 16 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 162 161 163 16 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 121 [ _10 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 163 162 164 16 (set (reg/f:SI 190 [ gui.4_118->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 157 [ gui.4_118 ])
                (const_int 124 [0x7c])) [10 gui.4_118->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 157 [ gui.4_118 ])
        (nil)))
(insn 164 163 165 16 (set (reg:SI 3 r3)
        (reg/v:SI 132 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 165 164 166 16 (set (reg:SI 2 r2)
        (reg/v:SI 131 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 166 165 167 16 (set (reg:SI 1 r1)
        (reg/v:SI 130 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 167 166 168 16 (set (reg:SI 0 r0)
        (reg/v:SI 129 [ m ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 168 167 169 16 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 190 [ gui.4_118->driver[1].driver ]) [0 *_61 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 190 [ gui.4_118->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 169 168 171 16 (set (reg:SI 191)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 171 169 172 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 191)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 191)
        (nil)))
(jump_insn 172 171 191 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 217)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 217)
      ; pc falls through to BB 15
(code_label 191 172 177 18 1614 (nil) [1 uses])
(note 177 191 178 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 178 177 179 18 (var_location:SI n (reg/v:SI 147 [ n ])) -1
     (nil))
(debug_insn 179 178 181 18 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 181 179 182 18 (set (reg/f:SI 193 [ gui ])
        (mem/f/c:SI (reg/f:SI 221) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 182 181 183 18 (set (reg/f:SI 194 [ gui.6_67->pset ])
        (mem/f:SI (reg/f:SI 193 [ gui ]) [3 gui.6_67->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 193 [ gui ])
        (nil)))
(insn 183 182 184 18 (set (reg:SI 2 r2)
        (reg:SI 121 [ _10 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 184 183 185 18 (set (reg:SI 1 r1)
        (reg/v:SI 130 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 185 184 186 18 (set (reg:SI 0 r0)
        (reg/v:SI 147 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 186 185 187 18 (parallel [
            (call (mem:SI (reg/f:SI 194 [ gui.6_67->pset ]) [0 *_68 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 194 [ gui.6_67->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 187 186 188 18 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 188 187 189 18 (set (reg/v:SI 147 [ n ])
        (plus:SI (reg/v:SI 147 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 189 188 190 18 (var_location:SI n (reg/v:SI 147 [ n ])) -1
     (nil))
(debug_insn 190 189 192 18 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 192 190 193 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 131 [ x2 ])
            (reg/v:SI 147 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 193 192 194 18 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 191)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 191)
(note 194 193 195 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 195 194 196 19 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 196 195 197 19 (set (reg/v:SI 130 [ y1 ])
        (plus:SI (reg/v:SI 130 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 197 196 198 19 (var_location:SI m (reg/v:SI 130 [ y1 ])) -1
     (nil))
(debug_insn 198 197 199 19 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 199 198 200 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ y1 ])
            (reg/v:SI 132 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 200 199 204 19 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 210)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 210)
      ; pc falls through to BB 22
(code_label 204 200 205 20 1611 (nil) [1 uses])
(note 205 204 206 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 206 205 208 20 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(insn 208 206 209 20 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 129 [ m ])
            (reg/v:SI 131 [ x2 ]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 209 208 210 20 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 217)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 217)
(code_label 210 209 211 21 1615 (nil) [1 uses])
(note 211 210 212 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 212 211 213 21 (var_location:SI m (reg/v:SI 130 [ y1 ])) -1
     (nil))
(debug_insn 213 212 214 21 (var_location:SI n (reg/v:SI 129 [ m ])) -1
     (nil))
(debug_insn 214 213 7 21 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 7 214 217 21 (set (reg/v:SI 147 [ n ])
        (reg/v:SI 129 [ m ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 18
(code_label 217 7 218 22 1612 (nil) [2 uses])
(note 218 217 219 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 219 218 220 22 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":6574:7 -1
     (nil))
(debug_insn 220 219 221 22 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":6574:7 -1
     (nil))
(debug_insn 221 220 222 22 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":6574:7 -1
     (nil))
(debug_insn 222 221 223 22 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":6574:7 -1
     (nil))
(debug_insn 223 222 224 22 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":6574:7 -1
     (nil))
(debug_insn 224 223 225 22 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":6574:7 -1
     (nil))
(debug_insn 225 224 226 22 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":6574:7 -1
     (nil))
(debug_insn 226 225 227 22 (debug_marker) "../System/ugui.c":6577:7 -1
     (nil))
(insn 227 226 228 22 (set (reg:SI 122 [ _11 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 164 [ wnd ]) [0 wnd_30(D)->objcnt+0 S1 A32]))) "../System/ugui.c":6577:19 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 228 227 229 22 (var_location:SI objcnt (zero_extend:SI (subreg:QI (reg:SI 122 [ _11 ]) 0))) "../System/ugui.c":6577:14 -1
     (nil))
(debug_insn 229 228 230 22 (debug_marker) "../System/ugui.c":6578:7 -1
     (nil))
(debug_insn 230 229 231 22 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 231 230 232 22 (debug_marker) "../System/ugui.c":6578:16 -1
     (nil))
(insn 232 231 233 22 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ _11 ])
            (const_int 0 [0]))) "../System/ugui.c":6578:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 233 232 234 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 420)
            (pc))) "../System/ugui.c":6578:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 420)
(note 234 233 235 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 235 234 237 24 (set (reg:SI 161 [ ivtmp.1295 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 164 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_30(D)->objlst+0 S4 A32])) "../System/ugui.c":6580:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 164 [ wnd ])
        (nil)))
(insn 237 235 239 24 (set (reg:SI 196)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 239 237 268 24 (set (reg:SI 158 [ _120 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 196) 0))
                (sign_extend:SI (subreg:HI (reg:SI 122 [ _11 ]) 0)))
            (reg:SI 161 [ ivtmp.1295 ]))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 196)
        (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
            (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 122 [ _11 ]) 0))
                        (const_int 48 [0x30]))
                    (reg:SI 161 [ ivtmp.1295 ]))
                (nil)))))
(code_label 268 239 240 25 1619 (nil) [1 uses])
(note 240 268 241 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 241 240 242 25 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 242 241 243 25 (debug_marker) "../System/ugui.c":6580:10 -1
     (nil))
(debug_insn 243 242 244 25 (var_location:SI obj (reg:SI 161 [ ivtmp.1295 ])) "../System/ugui.c":6580:14 -1
     (nil))
(debug_insn 244 243 246 25 (debug_marker) "../System/ugui.c":6581:10 -1
     (nil))
(insn 246 244 247 25 (set (reg:SI 124 [ _14 ])
        (zero_extend:SI (mem:QI (reg:SI 161 [ ivtmp.1295 ]) [0 MEM[base: _136, offset: 0B]+0 S1 A32]))) "../System/ugui.c":6581:20 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 247 246 248 25 (set (reg:SI 197)
        (and:SI (reg:SI 124 [ _14 ])
            (const_int 3 [0x3]))) "../System/ugui.c":6581:13 90 {*arm_andsi3_insn}
     (nil))
(insn 248 247 249 25 (set (reg:SI 198)
        (zero_extend:SI (subreg:QI (reg:SI 197) 0))) "../System/ugui.c":6581:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 197)
        (nil)))
(insn 249 248 250 25 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 198)
            (const_int 2 [0x2]))) "../System/ugui.c":6581:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 198)
        (nil)))
(jump_insn 250 249 251 25 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 262)
            (pc))) "../System/ugui.c":6581:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 262)
(note 251 250 252 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 252 251 254 26 (set (reg:SI 199)
        (and:SI (reg:SI 124 [ _14 ])
            (const_int 8 [0x8]))) "../System/ugui.c":6581:80 90 {*arm_andsi3_insn}
     (nil))
(insn 254 252 255 26 (set (reg:SI 201)
        (zero_extend:SI (subreg:QI (reg:SI 199) 0))) "../System/ugui.c":6581:80 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))
(insn 255 254 256 26 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 201)
            (const_int 0 [0]))) "../System/ugui.c":6581:80 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 201)
        (nil)))
(jump_insn 256 255 257 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 262)
            (pc))) "../System/ugui.c":6581:80 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 262)
(note 257 256 258 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 258 257 259 28 (debug_marker) "../System/ugui.c":6581:118 -1
     (nil))
(insn 259 258 261 28 (set (reg:SI 202)
        (ior:SI (reg:SI 124 [ _14 ])
            (const_int 96 [0x60]))) "../System/ugui.c":6581:129 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _14 ])
        (nil)))
(insn 261 259 262 28 (set (mem:QI (reg:SI 161 [ ivtmp.1295 ]) [0 MEM[base: _136, offset: 0B]+0 S1 A32])
        (subreg:QI (reg:SI 202) 0)) "../System/ugui.c":6581:129 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 202)
        (nil)))
(code_label 262 261 263 29 1618 (nil) [2 uses])
(note 263 262 264 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 264 263 265 29 (debug_marker) "../System/ugui.c":6578:26 -1
     (nil))
(debug_insn 265 264 266 29 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 266 265 267 29 (debug_marker) "../System/ugui.c":6578:16 -1
     (nil))
(insn 267 266 269 29 (set (reg:SI 161 [ ivtmp.1295 ])
        (plus:SI (reg:SI 161 [ ivtmp.1295 ])
            (const_int 48 [0x30]))) "../System/ugui.c":6578:7 7 {*arm_addsi3}
     (nil))
(insn 269 267 270 29 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 158 [ _120 ])
            (reg:SI 161 [ ivtmp.1295 ]))) "../System/ugui.c":6578:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 270 269 274 29 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 268)
            (pc))) "../System/ugui.c":6578:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 268)
      ; pc falls through to BB 47
(code_label 274 270 275 30 1603 (nil) [1 uses])
(note 275 274 276 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 276 275 277 30 (debug_marker) "../System/ugui.c":6586:7 -1
     (nil))
(insn 277 276 278 30 (set (reg/f:SI 221)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":6586:55 728 {*thumb2_movsi_vfp}
     (nil))
(insn 278 277 279 30 (set (reg/f:SI 126 [ gui.214_16 ])
        (mem/f/c:SI (reg/f:SI 221) [11 gui+0 S4 A32])) "../System/ugui.c":6586:55 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 279 278 280 30 (set (reg:SI 127 [ _17 ])
        (mem:SI (plus:SI (reg/f:SI 126 [ gui.214_16 ])
                (const_int 108 [0x6c])) [1 gui.214_16->desktop_color+0 S4 A32])) "../System/ugui.c":6586:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 280 279 281 30 (var_location:SI x1 (reg/v:SI 129 [ m ])) "../System/ugui.c":6586:7 -1
     (nil))
(debug_insn 281 280 282 30 (var_location:SI y1 (reg/v:SI 129 [ m ])) "../System/ugui.c":6586:7 -1
     (nil))
(debug_insn 282 281 283 30 (var_location:SI x2 (reg/v:SI 131 [ x2 ])) "../System/ugui.c":6586:7 -1
     (nil))
(debug_insn 283 282 284 30 (var_location:SI y2 (reg/v:SI 132 [ y2 ])) "../System/ugui.c":6586:7 -1
     (nil))
(debug_insn 284 283 285 30 (var_location:SI c (reg:SI 127 [ _17 ])) "../System/ugui.c":6586:7 -1
     (nil))
(debug_insn 285 284 286 30 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 286 285 287 30 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 287 286 288 30 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 288 287 289 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 129 [ m ])
            (reg/v:SI 131 [ x2 ]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 289 288 290 30 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 425)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 425)
(note 290 289 9 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 9 290 10 31 (set (reg/v:SI 150 [ x1 ])
        (reg/v:SI 131 [ x2 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 131 [ x2 ])
        (nil)))
(insn 10 9 425 31 (set (reg/v:SI 131 [ x2 ])
        (reg/v:SI 129 [ m ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 33
(code_label 425 10 424 32 1630 (nil) [1 uses])
(note 424 425 8 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 8 424 291 32 (set (reg/v:SI 150 [ x1 ])
        (reg/v:SI 129 [ m ])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 291 8 292 33 1620 (nil) [0 uses])
(note 292 291 293 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 293 292 294 33 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 294 293 295 33 (var_location:SI x2 (reg/v:SI 131 [ x2 ])) -1
     (nil))
(debug_insn 295 294 296 33 (var_location:SI x1 (reg/v:SI 150 [ x1 ])) -1
     (nil))
(debug_insn 296 295 297 33 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 297 296 298 33 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 129 [ m ])
            (reg/v:SI 132 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 298 297 302 33 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 401)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 401)
      ; pc falls through to BB 45
(note 302 298 303 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 303 302 304 34 (var_location:SI m (reg/v:SI 129 [ m ])) -1
     (nil))
(debug_insn 304 303 305 34 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 305 304 306 34 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 132 [ y2 ])
            (reg/v:SI 129 [ m ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 306 305 409 34 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 354)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673244 (nil)))
 -> 354)
      ; pc falls through to BB 47
(code_label 409 306 310 35 1629 (nil) [1 uses])
(note 310 409 311 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 311 310 312 35 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 312 311 313 35 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 127 [ _17 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 313 312 314 35 (set (reg/f:SI 205 [ gui.214_16->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 126 [ gui.214_16 ])
                (const_int 124 [0x7c])) [10 gui.214_16->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 126 [ gui.214_16 ])
        (nil)))
(insn 314 313 315 35 (set (reg:SI 3 r3)
        (reg/v:SI 132 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 315 314 316 35 (set (reg:SI 2 r2)
        (reg/v:SI 131 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 316 315 317 35 (set (reg:SI 1 r1)
        (reg/v:SI 129 [ m ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 317 316 318 35 (set (reg:SI 0 r0)
        (reg/v:SI 150 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 318 317 319 35 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 205 [ gui.214_16->driver[1].driver ]) [0 *_78 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 205 [ gui.214_16->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 319 318 321 35 (set (reg:SI 206)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 321 319 322 35 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 206)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 206)
        (nil)))
(jump_insn 322 321 341 35 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 420)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 420)
      ; pc falls through to BB 34
(code_label 341 322 327 37 1625 (nil) [1 uses])
(note 327 341 328 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 328 327 329 37 (var_location:SI n (reg/v:SI 154 [ n ])) -1
     (nil))
(debug_insn 329 328 331 37 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 331 329 332 37 (set (reg/f:SI 208 [ gui ])
        (mem/f/c:SI (reg/f:SI 221) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 332 331 333 37 (set (reg/f:SI 209 [ gui.6_84->pset ])
        (mem/f:SI (reg/f:SI 208 [ gui ]) [3 gui.6_84->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 208 [ gui ])
        (nil)))
(insn 333 332 334 37 (set (reg:SI 2 r2)
        (reg:SI 127 [ _17 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 334 333 335 37 (set (reg:SI 1 r1)
        (reg/v:SI 129 [ m ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 335 334 336 37 (set (reg:SI 0 r0)
        (reg/v:SI 154 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 336 335 337 37 (parallel [
            (call (mem:SI (reg/f:SI 209 [ gui.6_84->pset ]) [0 *_85 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 209 [ gui.6_84->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 337 336 338 37 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 338 337 339 37 (set (reg/v:SI 154 [ n ])
        (plus:SI (reg/v:SI 154 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 339 338 340 37 (var_location:SI n (reg/v:SI 154 [ n ])) -1
     (nil))
(debug_insn 340 339 342 37 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 342 340 343 37 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 131 [ x2 ])
            (reg/v:SI 154 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 343 342 344 37 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 341)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 341)
(note 344 343 345 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 345 344 346 38 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 346 345 347 38 (set (reg/v:SI 129 [ m ])
        (plus:SI (reg/v:SI 129 [ m ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 347 346 348 38 (var_location:SI m (reg/v:SI 129 [ m ])) -1
     (nil))
(debug_insn 348 347 349 38 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 349 348 350 38 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 132 [ y2 ])
            (reg/v:SI 129 [ m ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 350 349 354 38 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 360)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 360)
      ; pc falls through to BB 47
(code_label 354 350 355 39 1623 (nil) [1 uses])
(note 355 354 356 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(debug_insn 356 355 358 39 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(insn 358 356 359 39 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ x1 ])
            (reg/v:SI 131 [ x2 ]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 359 358 360 39 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 420)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 420)
(code_label 360 359 361 40 1626 (nil) [1 uses])
(note 361 360 362 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 362 361 363 40 (var_location:SI m (reg/v:SI 129 [ m ])) -1
     (nil))
(debug_insn 363 362 364 40 (var_location:SI n (reg/v:SI 150 [ x1 ])) -1
     (nil))
(debug_insn 364 363 11 40 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 11 364 380 40 (set (reg/v:SI 154 [ n ])
        (reg/v:SI 150 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 37
(code_label 380 11 381 41 1609 (nil) [1 uses])
(note 381 380 12 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 12 381 13 41 (set (reg:SI 166 [ y1 ])
        (reg/v:SI 130 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 130 [ y1 ])
        (nil)))
(insn 13 12 14 41 (set (reg/v:SI 130 [ y1 ])
        (reg/v:SI 132 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 132 [ y2 ])
        (nil)))
(insn 14 13 382 41 (set (reg/v:SI 132 [ y2 ])
        (reg:SI 166 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166 [ y1 ])
        (nil)))
(code_label 382 14 383 42 1610 (nil) [0 uses])
(note 383 382 384 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 384 383 385 42 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 385 384 386 42 (var_location:SI y2 (reg/v:SI 132 [ y2 ])) -1
     (nil))
(debug_insn 386 385 387 42 (var_location:SI y1 (reg/v:SI 130 [ y1 ])) -1
     (nil))
(debug_insn 387 386 388 42 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 388 387 389 42 (set (reg/f:SI 221)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":4636:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 389 388 391 42 (set (reg/f:SI 157 [ gui.4_118 ])
        (mem/f/c:SI (reg/f:SI 221) [11 gui+0 S4 A32])) "../System/ugui.c":4636:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 391 389 393 42 (set (reg:SI 212 [ gui.4_118->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 157 [ gui.4_118 ])
                    (const_int 128 [0x80])) [0 gui.4_118->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 393 391 395 42 (set (reg:SI 213)
        (and:SI (reg:SI 212 [ gui.4_118->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 212 [ gui.4_118->driver[1].state ])
        (nil)))
(insn 395 393 396 42 (set (reg:SI 215)
        (zero_extend:SI (subreg:QI (reg:SI 213) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))
(insn 396 395 397 42 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 215)
        (nil)))
(jump_insn 397 396 401 42 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 390)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 390)
      ; pc falls through to BB 20
(code_label 401 397 402 44 1621 (nil) [1 uses])
(note 402 401 15 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 15 402 16 44 (set (reg:SI 167 [ m ])
        (reg/v:SI 129 [ m ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 129 [ m ])
        (nil)))
(insn 16 15 17 44 (set (reg/v:SI 129 [ m ])
        (reg/v:SI 132 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 132 [ y2 ])
        (nil)))
(insn 17 16 403 44 (set (reg/v:SI 132 [ y2 ])
        (reg:SI 167 [ m ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167 [ m ])
        (nil)))
(code_label 403 17 404 45 1622 (nil) [0 uses])
(note 404 403 405 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(debug_insn 405 404 406 45 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 406 405 407 45 (var_location:SI y2 (reg/v:SI 132 [ y2 ])) -1
     (nil))
(debug_insn 407 406 408 45 (var_location:SI y1 (reg/v:SI 129 [ m ])) -1
     (nil))
(debug_insn 408 407 410 45 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 410 408 412 45 (set (reg:SI 217 [ gui.214_16->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 126 [ gui.214_16 ])
                    (const_int 128 [0x80])) [0 gui.214_16->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 412 410 414 45 (set (reg:SI 218)
        (and:SI (reg:SI 217 [ gui.214_16->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 217 [ gui.214_16->driver[1].state ])
        (nil)))
(insn 414 412 415 45 (set (reg:SI 220)
        (zero_extend:SI (subreg:QI (reg:SI 218) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 218)
        (nil)))
(insn 415 414 416 45 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 220)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 220)
        (nil)))
(jump_insn 416 415 420 45 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 409)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 409)
      ; pc falls through to BB 39
(code_label 420 416 421 47 1602 (nil) [3 uses])
(note 421 420 0 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

;; Function UG_Update (UG_Update, funcdef_no=40, decl_uid=5916, cgraph_uid=41, symbol_order=52)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 27 n_edges 43 count 31 (  1.1)


UG_Update

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 267
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={11d,5u} r1={6d} r2={6d} r3={6d} r7={1d,26u} r12={10d} r13={1d,31u} r14={6d} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={22d,17u} r101={5d} r102={1d,29u} r103={1d,25u} r104={5d} r105={5d} r106={5d} r113={1d,6u} r114={1d,2u} r116={3d,18u} r117={1d,13u} r136={1d,3u} r138={1d,5u} r141={1d,2u} r144={2d,4u} r145={2d,2u} r148={3d,3u} r151={1d,1u} r153={1d,1u} r154={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r162={1d,1u} r163={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r177={1d,1u} r178={1d,1u} r180={1d,1u} r182={1d,1u} r184={1d,1u} r185={1d,1u} r187={1d,1u} r189={1d,1u} r191={1d,1u} r193={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r199={1d,1u} r200={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r211={1d,2u} r212={1d,5u} 
;;    total ref usage 724{490d,234u,0e} in 159{154 regular + 5 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 151 153 211
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 114 151 153 211
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 211
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 211

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u11(7){ }u12(13){ }u13(102){ }u14(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 211
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114
;; lr  def 	 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 211
;; live  gen 	 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 211
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 211

( 4 2 )->[5]->( 6 20 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u19(7){ }u20(13){ }u21(102){ }u22(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 211
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 116 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 211
;; live  gen 	 100 [cc] 116 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 211
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 211

( 5 )->[6]->( 8 20 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(7){ }u29(13){ }u30(102){ }u31(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 211
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 211
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 211
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 211

( 6 )->[8]->( 10 19 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }u37(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 211
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 211
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211

( 8 )->[10]->( 12 19 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u44(7){ }u45(13){ }u46(102){ }u47(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 157 158 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
;; live  gen 	 100 [cc] 157 158 160
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211

( 10 )->[12]->( 14 19 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u55(7){ }u56(13){ }u57(102){ }u58(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 162 163 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
;; live  gen 	 100 [cc] 162 163 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211

( 12 )->[14]->( 18 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; lr  def 	 100 [cc] 166 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
;; live  gen 	 100 [cc] 166 167
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211

( 14 )->[15]->( 18 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u75(7){ }u76(13){ }u77(102){ }u78(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; lr  def 	 100 [cc] 168 169
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
;; live  gen 	 100 [cc] 168 169
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211

( 15 )->[16]->( 18 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u84(7){ }u85(13){ }u86(102){ }u87(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; lr  def 	 100 [cc] 170 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
;; live  gen 	 100 [cc] 170 171
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211

( 16 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u93(7){ }u94(13){ }u95(102){ }u96(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; lr  def 	 100 [cc] 172 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
;; live  gen 	 100 [cc] 172 173
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211

( 16 14 15 17 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u102(7){ }u103(13){ }u104(102){ }u105(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 211
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 211
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 116 175
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 211
;; live  gen 	 0 [r0] 116 175
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 18 8 10 12 17 )->[19]->( 23 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u111(7){ }u112(13){ }u113(102){ }u114(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 148 177 178 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 148 177 178 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 148

( 5 6 )->[20]->( 22 36 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u124(7){ }u125(13){ }u126(102){ }u127(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 20 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u130(7){ }u131(13){ }u132(102){ }u133(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 116 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 116 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 148

( 19 22 )->[23]->( 25 26 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u136(7){ }u137(13){ }u138(102){ }u139(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 148
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; lr  def 	 100 [cc] 182 184
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 148
;; live  gen 	 100 [cc] 182 184
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 148

( 23 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u146(7){ }u147(13){ }u148(102){ }u149(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 0 [r0] 148
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 148

( 25 23 )->[26]->( 28 36 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u154(7){ }u155(13){ }u156(102){ }u157(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 148
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; lr  def 	 100 [cc] 185 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 148
;; live  gen 	 100 [cc] 185 187
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 26 )->[28]->( 30 36 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u163(7){ }u164(13){ }u165(102){ }u166(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 136 189 191 212
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 0 [r0] 100 [cc] 136 189 191 212
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 212
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 212

( 28 )->[30]->( 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u184(7){ }u185(13){ }u186(102){ }u187(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 212
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 144 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 212
;; live  gen 	 144 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 144 145 212
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 144 145 212

( 30 35 )->[31]->( 32 35 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u190(7){ }u191(13){ }u192(102){ }u193(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 144 145 212
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 145
;; lr  def 	 100 [cc] 138 193 195 196 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 144 145 212
;; live  gen 	 100 [cc] 138 193 195 196 197
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 138 144 145 212
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 138 144 145 212

( 31 )->[32]->( 34 35 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u207(7){ }u208(13){ }u209(102){ }u210(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 138 144 145 212
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  def 	 100 [cc] 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 138 144 145 212
;; live  gen 	 100 [cc] 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 138 141 144 145 212
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 138 141 144 145 212

( 32 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u214(7){ }u215(13){ }u216(102){ }u217(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 138 141 144 145 212
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 138 141 212
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 199 200 207 208 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 138 141 144 145 212
;; live  gen 	 0 [r0] 199 200 207 208 209
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 144 145 212
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 144 145 212

( 34 31 32 )->[35]->( 31 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u239(7){ }u240(13){ }u241(102){ }u242(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 144 145 212
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 144 145
;; lr  def 	 100 [cc] 144 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 144 145 212
;; live  gen 	 100 [cc] 144 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 144 145 212
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 144 145 212

( 35 20 26 28 )->[36]->( 1 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u249(7){ }u250(13){ }u251(102){ }u252(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 36 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u253(7){ }u254(13){ }u255(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 22 to worklist
  Adding insn 29 to worklist
  Adding insn 33 to worklist
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 36 to worklist
  Adding insn 49 to worklist
  Adding insn 57 to worklist
  Adding insn 63 to worklist
  Adding insn 68 to worklist
  Adding insn 73 to worklist
  Adding insn 78 to worklist
  Adding insn 83 to worklist
  Adding insn 98 to worklist
  Adding insn 106 to worklist
  Adding insn 122 to worklist
  Adding insn 126 to worklist
  Adding insn 136 to worklist
  Adding insn 167 to worklist
  Adding insn 159 to worklist
  Adding insn 154 to worklist
  Adding insn 143 to worklist
  Adding insn 140 to worklist
  Adding insn 186 to worklist
  Adding insn 177 to worklist
  Adding insn 191 to worklist
  Adding insn 217 to worklist
  Adding insn 212 to worklist
  Adding insn 207 to worklist
  Adding insn 201 to worklist
  Adding insn 196 to worklist
  Adding insn 226 to worklist
Finished finding needed instructions:
processing block 36 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 144 145 212
  Adding insn 225 to worklist
  Adding insn 224 to worklist
  Adding insn 221 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 144 145 212
  Adding insn 215 to worklist
  Adding insn 214 to worklist
  Adding insn 211 to worklist
  Adding insn 210 to worklist
  Adding insn 199 to worklist
  Adding insn 195 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 138 141 144 145 212
  Adding insn 190 to worklist
  Adding insn 189 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 138 144 145 212
  Adding insn 185 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
  Adding insn 181 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 144 145 212
  Adding insn 5 to worklist
  Adding insn 4 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 136 212
  Adding insn 166 to worklist
  Adding insn 161 to worklist
  Adding insn 157 to worklist
  Adding insn 153 to worklist
  Adding insn 152 to worklist
  Adding insn 142 to worklist
  Adding insn 139 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 135 to worklist
  Adding insn 134 to worklist
  Adding insn 132 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 148
  Adding insn 127 to worklist
  Adding insn 125 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 148
  Adding insn 121 to worklist
  Adding insn 120 to worklist
  Adding insn 118 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 148
  Adding insn 96 to worklist
  Adding insn 95 to worklist
  Adding insn 93 to worklist
  Adding insn 91 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 86 to worklist
  Adding insn 85 to worklist
  Adding insn 82 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 70 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 65 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 53 to worklist
  Adding insn 51 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 211
  Adding insn 40 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 148
  Adding insn 3 to worklist
  Adding insn 112 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 105 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 211
  Adding insn 32 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 211
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 211
  Adding insn 20 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 211
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 27 n_edges 43 count 28 (    1)
;; Following path with 9 sets: 2 
;; Following path with 3 sets: 4 
;; Following path with 5 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 3 sets: 20 
;; Following path with 2 sets: 22 
;; Following path with 7 sets: 8 
;; Following path with 5 sets: 10 
;; Following path with 5 sets: 12 
;; Following path with 5 sets: 14 
;; Following path with 4 sets: 15 
;; Following path with 4 sets: 16 
;; Following path with 4 sets: 17 
;; Following path with 7 sets: 18 
;; Following path with 8 sets: 19 
;; Following path with 7 sets: 23 
;; Following path with 6 sets: 25 
;; Following path with 5 sets: 26 
;; Following path with 32 sets: 28 
;; Following path with 2 sets: 30 
deferring rescan insn with uid = 5.
;; Following path with 13 sets: 31 
;; Following path with 4 sets: 32 
;; Following path with 19 sets: 34 
;; Following path with 7 sets: 35 
starting the processing of deferred insns
rescanning insn with uid = 5.
ending the processing of deferred insns


UG_Update

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={11d,5u} r1={6d} r2={6d} r3={6d} r7={1d,26u} r12={10d} r13={1d,31u} r14={6d} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={22d,17u} r101={5d} r102={1d,29u} r103={1d,25u} r104={5d} r105={5d} r106={5d} r113={1d,6u} r114={1d,2u} r116={3d,18u} r117={1d,13u} r136={1d,3u} r138={1d,5u} r141={1d,2u} r144={2d,4u} r145={2d,3u} r148={3d,3u} r151={1d,1u} r153={1d,1u} r154={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r162={1d,1u} r163={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r177={1d,1u} r178={1d,1u} r180={1d,1u} r182={1d,1u} r184={1d,1u} r185={1d,1u} r187={1d,1u} r189={1d,1u} r191={1d,1u} r193={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r199={1d,1u} r200={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r211={1d,2u} r212={1d,5u} 
;;    total ref usage 725{490d,235u,0e} in 159{154 regular + 5 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 6 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 2 9 2 (debug_marker) "../System/ugui.c":5745:4 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/ugui.c":5748:4 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 211)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":5748:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 113 [ gui.152_1 ])
        (mem/f/c:SI (reg/f:SI 211) [11 gui+0 S4 A32])) "../System/ugui.c":5748:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 113 [ gui.152_1 ])
                    (const_int 112 [0x70])) [0 gui.152_1->state+0 S1 A32]))) "../System/ugui.c":5748:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 13 12 15 2 (set (reg:SI 151)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 1 [0x1]))) "../System/ugui.c":5748:7 90 {*arm_andsi3_insn}
     (nil))
(insn 15 13 16 2 (set (reg:SI 153)
        (zero_extend:SI (subreg:QI (reg:SI 151) 0))) "../System/ugui.c":5748:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(insn 16 15 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 153)
            (const_int 0 [0]))) "../System/ugui.c":5748:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 23)
            (pc))) "../System/ugui.c":5748:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 23)
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 20 4 (debug_marker) "../System/ugui.c":5748:49 -1
     (nil))
(insn 20 19 22 4 (set (reg:SI 154)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":5748:60 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 22 20 23 4 (set (mem:QI (plus:SI (reg/f:SI 113 [ gui.152_1 ])
                (const_int 112 [0x70])) [0 gui.152_1->state+0 S1 A32])
        (subreg:QI (reg:SI 154) 0)) "../System/ugui.c":5748:60 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(code_label 23 22 24 5 1662 (nil) [1 uses])
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 5 (debug_marker) "../System/ugui.c":5751:4 -1
     (nil))
(insn 26 25 27 5 (set (reg/f:SI 116 [ _4 ])
        (mem/f:SI (plus:SI (reg/f:SI 113 [ gui.152_1 ])
                (const_int 24 [0x18])) [5 gui.152_1->next_window+0 S4 A32])) "../System/ugui.c":5751:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 5 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (plus:SI (reg/f:SI 113 [ gui.152_1 ])
                (const_int 28 [0x1c])) [5 gui.152_1->active_window+0 S4 A32])) "../System/ugui.c":5751:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 5 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (reg/f:SI 117 [ _5 ]))) "../System/ugui.c":5751:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 102)
            (pc))) "../System/ugui.c":5751:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 102)
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 6 (debug_marker) "../System/ugui.c":5753:7 -1
     (nil))
(insn 32 31 33 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (const_int 0 [0]))) "../System/ugui.c":5753:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 33 32 34 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 102)
            (pc))) "../System/ugui.c":5753:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 102)
(note 34 33 35 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 8 (debug_marker) "../System/ugui.c":5755:10 -1
     (nil))
(insn 36 35 37 8 (set (mem/f:SI (plus:SI (reg/f:SI 113 [ gui.152_1 ])
                (const_int 32 [0x20])) [5 gui.152_1->last_window+0 S4 A32])
        (reg/f:SI 117 [ _5 ])) "../System/ugui.c":5755:27 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 37 36 38 8 (debug_marker) "../System/ugui.c":5756:10 -1
     (nil))
(insn 38 37 39 8 (set (mem/f:SI (plus:SI (reg/f:SI 113 [ gui.152_1 ])
                (const_int 28 [0x1c])) [5 gui.152_1->active_window+0 S4 A32])
        (reg/f:SI 116 [ _4 ])) "../System/ugui.c":5756:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ gui.152_1 ])
        (nil)))
(debug_insn 39 38 40 8 (debug_marker) "../System/ugui.c":5759:10 -1
     (nil))
(insn 40 39 41 8 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (const_int 0 [0]))) "../System/ugui.c":5759:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 41 40 42 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 87)
            (pc))) "../System/ugui.c":5759:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 87)
(note 42 41 43 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 45 10 (set (reg:SI 157 [ _5->style ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 117 [ _5 ])
                    (const_int 36 [0x24])) [0 _5->style+0 S1 A32]))) "../System/ugui.c":5759:41 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 45 43 47 10 (set (reg:SI 158)
        (and:SI (reg:SI 157 [ _5->style ])
            (const_int 2 [0x2]))) "../System/ugui.c":5759:41 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ _5->style ])
        (nil)))
(insn 47 45 48 10 (set (reg:SI 160)
        (zero_extend:SI (subreg:QI (reg:SI 158) 0))) "../System/ugui.c":5759:41 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(insn 48 47 49 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0]))) "../System/ugui.c":5759:41 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(jump_insn 49 48 50 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 87)
            (pc))) "../System/ugui.c":5759:41 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 87)
(note 50 49 51 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 51 50 53 12 (set (reg:SI 162 [ _5->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 117 [ _5 ])
                    (const_int 8 [0x8])) [0 _5->state+0 S1 A32]))) "../System/ugui.c":5759:93 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 53 51 55 12 (set (reg:SI 163)
        (and:SI (reg:SI 162 [ _5->state ])
            (const_int 8 [0x8]))) "../System/ugui.c":5759:93 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 162 [ _5->state ])
        (nil)))
(insn 55 53 56 12 (set (reg:SI 165)
        (zero_extend:SI (subreg:QI (reg:SI 163) 0))) "../System/ugui.c":5759:93 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(insn 56 55 57 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0]))) "../System/ugui.c":5759:93 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(jump_insn 57 56 58 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 87)
            (pc))) "../System/ugui.c":5759:93 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 87)
(note 58 57 59 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 59 58 60 14 (debug_marker) "../System/ugui.c":5762:13 -1
     (nil))
(insn 60 59 61 14 (set (reg:SI 166 [ _5->xs ])
        (mem:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 20 [0x14])) [1 _5->xs+0 S4 A32])) "../System/ugui.c":5762:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 60 62 14 (set (reg:SI 167 [ _4->xs ])
        (mem:SI (plus:SI (reg/f:SI 116 [ _4 ])
                (const_int 20 [0x14])) [1 _4->xs+0 S4 A32])) "../System/ugui.c":5762:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 166 [ _5->xs ])
            (reg:SI 167 [ _4->xs ]))) "../System/ugui.c":5762:16 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 167 [ _4->xs ])
        (expr_list:REG_DEAD (reg:SI 166 [ _5->xs ])
            (nil))))
(jump_insn 63 62 64 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 79)
            (pc))) "../System/ugui.c":5762:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 524845004 (nil)))
 -> 79)
(note 64 63 65 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 66 15 (set (reg:SI 168 [ _5->xe ])
        (mem:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 28 [0x1c])) [1 _5->xe+0 S4 A32])) "../System/ugui.c":5762:67 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 67 15 (set (reg:SI 169 [ _4->xe ])
        (mem:SI (plus:SI (reg/f:SI 116 [ _4 ])
                (const_int 28 [0x1c])) [1 _4->xe+0 S4 A32])) "../System/ugui.c":5762:67 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 168 [ _5->xe ])
            (reg:SI 169 [ _4->xe ]))) "../System/ugui.c":5762:67 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 169 [ _4->xe ])
        (expr_list:REG_DEAD (reg:SI 168 [ _5->xe ])
            (nil))))
(jump_insn 68 67 69 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 79)
            (pc))) "../System/ugui.c":5762:67 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 79)
(note 69 68 70 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 70 69 71 16 (set (reg:SI 170 [ _5->ys ])
        (mem:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 24 [0x18])) [1 _5->ys+0 S4 A32])) "../System/ugui.c":5762:119 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 70 72 16 (set (reg:SI 171 [ _4->ys ])
        (mem:SI (plus:SI (reg/f:SI 116 [ _4 ])
                (const_int 24 [0x18])) [1 _4->ys+0 S4 A32])) "../System/ugui.c":5762:119 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 170 [ _5->ys ])
            (reg:SI 171 [ _4->ys ]))) "../System/ugui.c":5762:119 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 171 [ _4->ys ])
        (expr_list:REG_DEAD (reg:SI 170 [ _5->ys ])
            (nil))))
(jump_insn 73 72 74 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 79)
            (pc))) "../System/ugui.c":5762:119 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 79)
(note 74 73 75 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 75 74 76 17 (set (reg:SI 172 [ _5->ye ])
        (mem:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 _5->ye+0 S4 A32])) "../System/ugui.c":5762:171 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 75 77 17 (set (reg:SI 173 [ _4->ye ])
        (mem:SI (plus:SI (reg/f:SI 116 [ _4 ])
                (const_int 32 [0x20])) [1 _4->ye+0 S4 A32])) "../System/ugui.c":5762:171 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 172 [ _5->ye ])
            (reg:SI 173 [ _4->ye ]))) "../System/ugui.c":5762:171 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 173 [ _4->ye ])
        (expr_list:REG_DEAD (reg:SI 172 [ _5->ye ])
            (nil))))
(jump_insn 78 77 79 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 87)
            (pc))) "../System/ugui.c":5762:171 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 87)
(code_label 79 78 80 18 1665 (nil) [3 uses])
(note 80 79 81 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 82 18 (debug_marker) "../System/ugui.c":5765:16 -1
     (nil))
(insn 82 81 83 18 (set (reg:SI 0 r0)
        (reg/f:SI 117 [ _5 ])) "../System/ugui.c":5765:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
        (nil)))
(call_insn 83 82 85 18 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_UG_WindowDrawTitle") [flags 0x3]  <function_decl 0000000005f9b500 _UG_WindowDrawTitle>) [0 _UG_WindowDrawTitle S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":5765:16 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("_UG_WindowDrawTitle") [flags 0x3]  <function_decl 0000000005f9b500 _UG_WindowDrawTitle>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 85 83 86 18 (set (reg/f:SI 175 [ gui ])
        (mem/f/c:SI (reg/f:SI 211) [11 gui+0 S4 A32])) "../System/ugui.c":5768:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 211)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
            (nil))))
(insn 86 85 87 18 (set (reg/f:SI 116 [ _4 ])
        (mem/f:SI (plus:SI (reg/f:SI 175 [ gui ])
                (const_int 28 [0x1c])) [5 pretmp_91->active_window+0 S4 A32])) "../System/ugui.c":5768:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 175 [ gui ])
        (nil)))
(code_label 87 86 88 19 1664 (nil) [4 uses])
(note 88 87 89 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 90 19 (debug_marker) "../System/ugui.c":5768:10 -1
     (nil))
(debug_insn 90 89 91 19 (debug_marker) "../System/ugui.c":5769:10 -1
     (nil))
(insn 91 90 93 19 (set (reg:SI 177 [ prephitmp_94->state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 116 [ _4 ])
                    (const_int 8 [0x8])) [0 prephitmp_94->state+0 S1 A32]))) "../System/ugui.c":5768:36 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 93 91 95 19 (set (reg:SI 178)
        (and:SI (reg:SI 177 [ prephitmp_94->state ])
            (const_int -65 [0xffffffffffffffbf]))) "../System/ugui.c":5768:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 177 [ prephitmp_94->state ])
        (nil)))
(insn 95 93 96 19 (set (reg:SI 180)
        (ior:SI (reg:SI 178)
            (const_int 40 [0x28]))) "../System/ugui.c":5769:36 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(insn 96 95 98 19 (set (reg:SI 148 [ prephitmp_96 ])
        (zero_extend:SI (subreg:QI (reg:SI 180) 0))) "../System/ugui.c":5769:36 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))
(insn 98 96 99 19 (set (mem:QI (plus:SI (reg/f:SI 116 [ _4 ])
                (const_int 8 [0x8])) [0 prephitmp_94->state+0 S1 A32])
        (subreg/s/v:QI (reg:SI 148 [ prephitmp_96 ]) 0)) "../System/ugui.c":5769:36 263 {*arm_movqi_insn}
     (nil))
(debug_insn 99 98 102 19 (debug_marker) "../System/ugui.c":5774:4 -1
     (nil))
      ; pc falls through to BB 23
(code_label 102 99 103 20 1663 (nil) [2 uses])
(note 103 102 104 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 104 103 105 20 (debug_marker) "../System/ugui.c":5774:4 -1
     (nil))
(insn 105 104 106 20 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (const_int 0 [0]))) "../System/ugui.c":5774:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 106 105 110 20 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../System/ugui.c":5774:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 442128988 (nil)))
 -> 110)
      ; pc falls through to BB 36
(code_label 110 106 111 22 1667 (nil) [1 uses])
(note 111 110 112 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 3 22 (set (reg:SI 148 [ prephitmp_96 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 117 [ _5 ])
                    (const_int 8 [0x8])) [0 _5->state+0 S1 A32]))) "../System/ugui.c":5779:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 3 112 113 22 (set (reg/f:SI 116 [ _4 ])
        (reg/f:SI 117 [ _5 ])) "../System/ugui.c":5779:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
        (nil)))
(code_label 113 3 114 23 1666 (nil) [0 uses])
(note 114 113 115 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 115 114 116 23 (debug_marker) "../System/ugui.c":5776:7 -1
     (nil))
(debug_insn 116 115 117 23 (var_location:SI wnd (reg/f:SI 116 [ _4 ])) "../System/ugui.c":5776:11 -1
     (nil))
(debug_insn 117 116 118 23 (debug_marker) "../System/ugui.c":5779:7 -1
     (nil))
(insn 118 117 120 23 (set (reg:SI 182)
        (and:SI (reg:SI 148 [ prephitmp_96 ])
            (const_int 32 [0x20]))) "../System/ugui.c":5779:10 90 {*arm_andsi3_insn}
     (nil))
(insn 120 118 121 23 (set (reg:SI 184)
        (zero_extend:SI (subreg:QI (reg:SI 182) 0))) "../System/ugui.c":5779:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 182)
        (nil)))
(insn 121 120 122 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 184)
            (const_int 0 [0]))) "../System/ugui.c":5779:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 184)
        (nil)))
(jump_insn 122 121 123 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 128)
            (pc))) "../System/ugui.c":5779:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 128)
(note 123 122 124 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 124 123 125 25 (debug_marker) "../System/ugui.c":5782:10 -1
     (nil))
(insn 125 124 126 25 (set (reg:SI 0 r0)
        (reg/f:SI 116 [ _4 ])) "../System/ugui.c":5782:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 126 125 127 25 (parallel [
            (call (mem:SI (symbol_ref:SI ("_UG_WindowUpdate") [flags 0x3]  <function_decl 0000000005f9b600 _UG_WindowUpdate>) [0 _UG_WindowUpdate S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":5782:10 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("_UG_WindowUpdate") [flags 0x3]  <function_decl 0000000005f9b600 _UG_WindowUpdate>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 127 126 128 25 (set (reg:SI 148 [ prephitmp_96 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 116 [ _4 ])
                    (const_int 8 [0x8])) [0 _82->state+0 S1 A32]))) "../System/ugui.c":5786:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(code_label 128 127 129 26 1669 (nil) [1 uses])
(note 129 128 130 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 130 129 132 26 (debug_marker) "../System/ugui.c":5786:7 -1
     (nil))
(insn 132 130 134 26 (set (reg:SI 185)
        (and:SI (reg:SI 148 [ prephitmp_96 ])
            (const_int 8 [0x8]))) "../System/ugui.c":5786:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ prephitmp_96 ])
        (nil)))
(insn 134 132 135 26 (set (reg:SI 187)
        (zero_extend:SI (subreg:QI (reg:SI 185) 0))) "../System/ugui.c":5786:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 185)
        (nil)))
(insn 135 134 136 26 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 187)
            (const_int 0 [0]))) "../System/ugui.c":5786:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 187)
        (nil)))
(jump_insn 136 135 137 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 238)
            (pc))) "../System/ugui.c":5786:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 238)
(note 137 136 138 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 138 137 139 28 (debug_marker) "../System/ugui.c":5788:10 -1
     (nil))
(insn 139 138 140 28 (set (reg:SI 0 r0)
        (reg/f:SI 116 [ _4 ])) "../System/ugui.c":5788:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 140 139 141 28 (parallel [
            (call (mem:SI (symbol_ref:SI ("_UG_ProcessTouchData") [flags 0x3]  <function_decl 00000000062f7100 _UG_ProcessTouchData>) [0 _UG_ProcessTouchData S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":5788:10 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("_UG_ProcessTouchData") [flags 0x3]  <function_decl 00000000062f7100 _UG_ProcessTouchData>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 141 140 142 28 (debug_marker) "../System/ugui.c":5789:10 -1
     (nil))
(insn 142 141 143 28 (set (reg:SI 0 r0)
        (reg/f:SI 116 [ _4 ])) "../System/ugui.c":5789:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 143 142 144 28 (parallel [
            (call (mem:SI (symbol_ref:SI ("_UG_UpdateObjects") [flags 0x3]  <function_decl 00000000062f7300 _UG_UpdateObjects>) [0 _UG_UpdateObjects S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":5789:10 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("_UG_UpdateObjects") [flags 0x3]  <function_decl 00000000062f7300 _UG_UpdateObjects>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 144 143 145 28 (debug_marker) "../System/ugui.c":5790:10 -1
     (nil))
(debug_insn 145 144 146 28 (var_location:SI wnd (reg/f:SI 116 [ _4 ])) "../System/ugui.c":5790:10 -1
     (nil))
(debug_insn 146 145 147 28 (debug_marker:BLK) "../System/ugui.c":5628:6 -1
     (nil))
(debug_insn 147 146 148 28 (debug_marker) "../System/ugui.c":5630:4 -1
     (nil))
(debug_insn 148 147 149 28 (debug_marker) "../System/ugui.c":5631:4 -1
     (nil))
(debug_insn 149 148 150 28 (debug_marker) "../System/ugui.c":5632:4 -1
     (nil))
(debug_insn 150 149 151 28 (debug_marker) "../System/ugui.c":5633:4 -1
     (nil))
(debug_insn 151 150 152 28 (debug_marker) "../System/ugui.c":5634:4 -1
     (nil))
(insn 152 151 153 28 (set (reg/f:SI 212)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/ugui.c":5634:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 153 152 154 28 (set (reg:SI 189)
        (const_int 0 [0])) "../System/ugui.c":5634:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 154 153 155 28 (set (mem/f/c:SI (plus:SI (reg/f:SI 212)
                (const_int 4 [0x4])) [10 msg.src+0 S4 A32])
        (reg:SI 189)) "../System/ugui.c":5634:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 189)
        (nil)))
(debug_insn 155 154 157 28 (debug_marker) "../System/ugui.c":5641:4 -1
     (nil))
(insn 157 155 159 28 (set (reg:SI 191)
        (const_int 2 [0x2])) "../System/ugui.c":5641:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 159 157 160 28 (set (mem/c:QI (reg/f:SI 212) [0 msg.type+0 S1 A32])
        (subreg:QI (reg:SI 191) 0)) "../System/ugui.c":5641:13 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 191)
        (nil)))
(debug_insn 160 159 161 28 (debug_marker) "../System/ugui.c":5642:4 -1
     (nil))
(insn 161 160 162 28 (set (reg/v:SI 136 [ objcnt ])
        (zero_extend:SI (mem:QI (reg/f:SI 116 [ _4 ]) [0 _82->objcnt+0 S1 A32]))) "../System/ugui.c":5642:11 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 162 161 163 28 (var_location:SI objcnt (reg/v:SI 136 [ objcnt ])) "../System/ugui.c":5642:11 -1
     (nil))
(debug_insn 163 162 164 28 (debug_marker) "../System/ugui.c":5643:4 -1
     (nil))
(debug_insn 164 163 165 28 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 165 164 166 28 (debug_marker) "../System/ugui.c":5643:13 -1
     (nil))
(insn 166 165 167 28 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 136 [ objcnt ])
            (const_int 0 [0]))) "../System/ugui.c":5643:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 167 166 241 28 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 241)
            (pc))) "../System/ugui.c":5643:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 241)
      ; pc falls through to BB 36
(code_label 241 167 240 30 1674 (nil) [1 uses])
(note 240 241 4 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 4 240 5 30 (set (reg:SI 145 [ ivtmp.1321 ])
        (const_int 0 [0])) "../System/ugui.c":5643:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 4 171 30 (set (reg/v:SI 144 [ i ])
        (reg:SI 145 [ ivtmp.1321 ])) "../System/ugui.c":5643:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(code_label 171 5 172 31 1671 (nil) [1 uses])
(note 172 171 173 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 173 172 174 31 (var_location:SI i (reg/v:SI 144 [ i ])) -1
     (nil))
(debug_insn 174 173 175 31 (debug_marker) "../System/ugui.c":5645:7 -1
     (nil))
(insn 175 174 176 31 (set (reg/f:SI 193 [ _82->objlst ])
        (mem/f:SI (plus:SI (reg/f:SI 116 [ _4 ])
                (const_int 4 [0x4])) [12 _82->objlst+0 S4 A32])) "../System/ugui.c":5645:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 176 175 177 31 (set (reg/f:SI 138 [ _50 ])
        (plus:SI (reg/f:SI 193 [ _82->objlst ])
            (reg:SI 145 [ ivtmp.1321 ]))) "../System/ugui.c":5645:13 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 193 [ _82->objlst ])
        (nil)))
(insn 177 176 178 31 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [12 obj+0 S4 A32])
        (reg/f:SI 138 [ _50 ])) "../System/ugui.c":5645:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 178 177 179 31 (debug_marker) "../System/ugui.c":5646:7 -1
     (nil))
(debug_insn 179 178 180 31 (var_location:QI objstate (mem:QI (reg/f:SI 138 [ _50 ]) [0 _50->state+0 S1 A32])) "../System/ugui.c":5646:16 -1
     (nil))
(debug_insn 180 179 181 31 (debug_marker) "../System/ugui.c":5647:7 -1
     (nil))
(insn 181 180 183 31 (set (reg:SI 195 [ _50->state ])
        (zero_extend:SI (mem:QI (reg/f:SI 138 [ _50 ]) [0 _50->state+0 S1 A32]))) "../System/ugui.c":5647:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 183 181 184 31 (set (reg:SI 196)
        (and:SI (reg:SI 195 [ _50->state ])
            (const_int 3 [0x3]))) "../System/ugui.c":5647:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 195 [ _50->state ])
        (nil)))
(insn 184 183 185 31 (set (reg:SI 197)
        (zero_extend:SI (subreg:QI (reg:SI 196) 0))) "../System/ugui.c":5647:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 196)
        (nil)))
(insn 185 184 186 31 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 197)
            (const_int 2 [0x2]))) "../System/ugui.c":5647:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 197)
        (nil)))
(jump_insn 186 185 187 31 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 218)
            (pc))) "../System/ugui.c":5647:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 218)
(note 187 186 188 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 188 187 189 32 (debug_marker) "../System/ugui.c":5649:10 -1
     (nil))
(insn 189 188 190 32 (set (reg:SI 141 [ _53 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 138 [ _50 ])
                    (const_int 42 [0x2a])) [0 _50->event+0 S1 A16]))) "../System/ugui.c":5649:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 190 189 191 32 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ _53 ])
            (const_int 0 [0]))) "../System/ugui.c":5649:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 191 190 192 32 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 218)
            (pc))) "../System/ugui.c":5649:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 218)
(note 192 191 193 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 193 192 195 34 (debug_marker) "../System/ugui.c":5651:13 -1
     (nil))
(insn 195 193 196 34 (set (reg/f:SI 199)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -4 [0xfffffffffffffffc]))) "../System/ugui.c":5651:21 7 {*arm_addsi3}
     (nil))
(insn 196 195 197 34 (set (mem/f/c:SI (plus:SI (reg/f:SI 212)
                (const_int 4 [0x4])) [10 msg.src+0 S4 A32])
        (reg/f:SI 199)) "../System/ugui.c":5651:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 199)
        (nil)))
(debug_insn 197 196 198 34 (debug_marker) "../System/ugui.c":5652:13 -1
     (nil))
(debug_insn 198 197 199 34 (debug_marker) "../System/ugui.c":5653:13 -1
     (nil))
(insn 199 198 201 34 (set (reg:HI 200 [ MEM <vector(2) unsigned char> [(unsigned char *)_50 + 40B] ])
        (mem:HI (plus:SI (reg/f:SI 138 [ _50 ])
                (const_int 40 [0x28])) [0 MEM <vector(2) unsigned char> [(unsigned char *)_50 + 40B]+0 S2 A16])) "../System/ugui.c":5652:20 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 138 [ _50 ])
        (nil)))
(insn 201 199 202 34 (set (mem/c:HI (plus:SI (reg/f:SI 212)
                (const_int 1 [0x1])) [0 MEM <vector(2) unsigned char> [(unsigned char *)&msg + 1B]+0 S2 A8])
        (unspec:HI [
                (reg:HI 200 [ MEM <vector(2) unsigned char> [(unsigned char *)_50 + 40B] ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/ugui.c":5652:20 159 {unaligned_storehi}
     (expr_list:REG_DEAD (reg:HI 200 [ MEM <vector(2) unsigned char> [(unsigned char *)_50 + 40B] ])
        (nil)))
(debug_insn 202 201 207 34 (debug_marker) "../System/ugui.c":5654:13 -1
     (nil))
(insn 207 202 208 34 (set (mem/c:QI (plus:SI (reg/f:SI 212)
                (const_int 3 [0x3])) [0 MEM[(unsigned char *)&msg + 3B]+0 S1 A8])
        (subreg/s/v:QI (reg:SI 141 [ _53 ]) 0)) "../System/ugui.c":5654:23 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _53 ])
        (nil)))
(debug_insn 208 207 210 34 (debug_marker) "../System/ugui.c":5656:13 -1
     (nil))
(insn 210 208 211 34 (set (reg/f:SI 207 [ _82->cb ])
        (mem/f:SI (plus:SI (reg/f:SI 116 [ _4 ])
                (const_int 72 [0x48])) [20 _82->cb+0 S4 A32])) "../System/ugui.c":5656:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 211 210 212 34 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/ugui.c":5656:13 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 212 211 213 34 (parallel [
            (call (mem:SI (reg/f:SI 207 [ _82->cb ]) [0 *_56 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":5656:13 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 207 [ _82->cb ])
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (nil)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 213 212 214 34 (debug_marker) "../System/ugui.c":5658:13 -1
     (nil))
(insn 214 213 215 34 (set (reg/f:SI 208 [ obj ])
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [12 obj+0 S4 A32])) "../System/ugui.c":5658:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 215 214 217 34 (set (reg:SI 209)
        (const_int 0 [0])) "../System/ugui.c":5658:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 217 215 218 34 (set (mem:QI (plus:SI (reg/f:SI 208 [ obj ])
                (const_int 42 [0x2a])) [0 obj.132_57->event+0 S1 A16])
        (subreg:QI (reg:SI 209) 0)) "../System/ugui.c":5658:24 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 209)
        (expr_list:REG_DEAD (reg/f:SI 208 [ obj ])
            (nil))))
(code_label 218 217 219 35 1672 (nil) [2 uses])
(note 219 218 220 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 220 219 221 35 (debug_marker) "../System/ugui.c":5643:23 -1
     (nil))
(insn 221 220 222 35 (set (reg/v:SI 144 [ i ])
        (plus:SI (reg/v:SI 144 [ i ])
            (const_int 1 [0x1]))) "../System/ugui.c":5643:24 7 {*arm_addsi3}
     (nil))
(debug_insn 222 221 223 35 (var_location:SI i (reg/v:SI 144 [ i ])) -1
     (nil))
(debug_insn 223 222 224 35 (debug_marker) "../System/ugui.c":5643:13 -1
     (nil))
(insn 224 223 225 35 (set (reg:SI 145 [ ivtmp.1321 ])
        (plus:SI (reg:SI 145 [ ivtmp.1321 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5643:4 7 {*arm_addsi3}
     (nil))
(insn 225 224 226 35 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 136 [ objcnt ])
            (reg/v:SI 144 [ i ]))) "../System/ugui.c":5643:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 226 225 238 35 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 171)
            (pc))) "../System/ugui.c":5643:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 171)
(code_label 238 226 239 36 1661 (nil) [1 uses])
(note 239 238 0 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

;; Function _UG_WindowClear (_UG_WindowClear, funcdef_no=91, decl_uid=6321, cgraph_uid=92, symbol_order=103)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 37 count 31 (  1.2)


_UG_WindowClear

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 222
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,6u} r1={5d,2u} r2={5d,2u} r3={4d,1u} r7={1d,25u} r12={4d} r13={1d,29u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={14d,12u} r101={2d} r102={1d,25u} r103={1d,24u} r104={2d} r105={2d} r106={2d} r113={1d,2u} r115={2d,8u} r116={3d,12u} r117={2d,7u} r118={2d,7u} r119={1d,3u} r120={1d,3u} r121={1d,2u} r126={5d,5u} r132={2d,5u} r134={3d,1u} r135={1d,8u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r151={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r164={1d,5u} 
;;    total ref usage 456{247d,209u,0e} in 124{122 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 25 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 135
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135

( 2 )->[3]->( 6 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ }u8(13){ }u9(102){ }u10(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc] 113 138 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  gen 	 100 [cc] 113 138 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 135

( 3 21 22 )->[5]->( 29 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u17(7){ }u18(13){ }u19(102){ }u20(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134

( 3 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 135
;; lr  def 	 100 [cc] 115 116 117 118 119 126 141 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 135
;; live  gen 	 100 [cc] 115 116 117 118 119 126 141 164
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u43(7){ }u44(13){ }u45(102){ }u46(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; lr  def 	 115 117 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; live  gen 	 115 117 136
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164

( 6 7 )->[8]->( 26 27 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u50(7){ }u51(13){ }u52(102){ }u53(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164

( 10 )->[9]->( 18 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u59(7){ }u60(13){ }u61(102){ }u62(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 135 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 135 164
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 135 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 135 164

( 27 )->[10]->( 12 9 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u67(7){ }u68(13){ }u69(102){ }u70(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 144 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 144 145
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 135 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 135 164

( 10 9 )->[12]->( 21 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u89(7){ }u90(13){ }u91(102){ }u92(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 164
;; live  gen 	 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 135

( 20 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u94(7){ }u95(13){ }u96(102){ }u97(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; live  gen 	 132
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 132 135 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 132 135 164

( 15 13 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u99(7){ }u100(13){ }u101(102){ }u102(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 132 135 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 119 126 132
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 132 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 132 135 164
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 132 147
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 132 135 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 132 135 164

( 14 )->[15]->( 14 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u118(7){ }u119(13){ }u120(102){ }u121(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 132 135 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 132 135 164
;; live  gen 	 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 132 135 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 132 135 164

( 14 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u123(7){ }u124(13){ }u125(102){ }u126(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 135 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 135 164
;; live  gen 	 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164

( 16 20 )->[17]->( 20 21 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u128(7){ }u129(13){ }u130(102){ }u131(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118
;; lr  def 	 100 [cc] 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; live  gen 	 100 [cc] 116
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164

( 9 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u137(7){ }u138(13){ }u139(102){ }u140(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 135 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 135 164
;; live  gen 	 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164

( 18 27 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u142(7){ }u143(13){ }u144(102){ }u145(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164

( 19 17 )->[20]->( 13 17 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u146(7){ }u147(13){ }u148(102){ }u149(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164

( 12 17 )->[21]->( 22 5 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u155(7){ }u156(13){ }u157(102){ }u158(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 135
;; lr  def 	 100 [cc] 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 135
;; live  gen 	 100 [cc] 120
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120

( 21 )->[22]->( 24 5 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u163(7){ }u164(13){ }u165(102){ }u166(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 121 151 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  gen 	 100 [cc] 121 151 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121

( 22 )->[24]->( 29 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u173(7){ }u174(13){ }u175(102){ }u176(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121
;; lr  def 	 134 154 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121
;; live  gen 	 134 154 156
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134

( 2 )->[25]->( 29 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u183(7){ }u184(13){ }u185(102){ }u186(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134

( 8 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u187(7){ }u188(13){ }u189(102){ }u190(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 118
;; lr  def 	 116 118 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; live  gen 	 116 118 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164

( 26 8 )->[27]->( 10 19 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u194(7){ }u195(13){ }u196(102){ }u197(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc] 160 161 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; live  gen 	 100 [cc] 160 161 163
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164

( 25 5 24 )->[29]->( 1 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u207(7){ }u208(13){ }u209(102){ }u210(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 29 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u213(0){ }u214(7){ }u215(13){ }u216(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 26 to worklist
  Adding insn 53 to worklist
  Adding insn 35 to worklist
  Adding insn 62 to worklist
  Adding insn 70 to worklist
  Adding insn 87 to worklist
  Adding insn 82 to worklist
  Adding insn 76 to worklist
  Adding insn 107 to worklist
  Adding insn 101 to worklist
  Adding insn 124 to worklist
  Adding insn 140 to worklist
  Adding insn 158 to worklist
  Adding insn 166 to worklist
  Adding insn 174 to worklist
  Adding insn 195 to worklist
  Adding insn 202 to worklist
Finished finding needed instructions:
processing block 29 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 201 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
  Adding insn 8 to worklist
  Adding insn 172 to worklist
  Adding insn 170 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
  Adding insn 9 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121
  Adding insn 165 to worklist
  Adding insn 164 to worklist
  Adding insn 162 to worklist
  Adding insn 161 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
  Adding insn 157 to worklist
  Adding insn 155 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 135
  Adding insn 91 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 132 135 164
  Adding insn 110 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
  Adding insn 123 to worklist
  Adding insn 120 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
  Adding insn 117 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 132 135 164
  Adding insn 106 to worklist
  Adding insn 103 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
  Adding insn 98 to worklist
  Adding insn 97 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 132 135 164
  Adding insn 7 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
  Adding insn 139 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
  Adding insn 131 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 135 164
  Adding insn 69 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 135 164
  Adding insn 86 to worklist
  Adding insn 83 to worklist
  Adding insn 81 to worklist
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
  Adding insn 194 to worklist
  Adding insn 193 to worklist
  Adding insn 191 to worklist
  Adding insn 189 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
  Adding insn 61 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117 118 119 126 135 164
  Adding insn 52 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 33 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 135
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
  Adding insn 10 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
  Adding insn 17 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 37 count 29 (  1.1)
;; Following path with 4 sets: 2 
;; Following path with 1 sets: 25 
;; Following path with 6 sets: 3 
;; Following path with 21 sets: 6 
;; Following path with 3 sets: 7 
;; Following path with 6 sets: 8 
;; Following path with 3 sets: 26 
;; Following path with 9 sets: 27 
;; Following path with 13 sets: 10 
;; Following path with 4 sets: 9 
;; Following path with 1 sets: 18 
;; Following path with 1 sets: 19 
;; Following path with 5 sets: 20 
;; Following path with 1 sets: 13 
;; Following path with 15 sets: 14 
;; Following path with 1 sets: 16 
;; Following path with 6 sets: 17 
;; Following path with 1 sets: 15 
;; Following path with 1 sets: 12 
;; Following path with 11 sets: 21 
;; Following path with 6 sets: 22 
;; Following path with 1 sets: 5 
;; Following path with 6 sets: 24 
;; Following path with 2 sets: 29 
starting the processing of deferred insns
ending the processing of deferred insns


_UG_WindowClear

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,6u} r1={5d,2u} r2={5d,2u} r3={4d,1u} r7={1d,25u} r12={4d} r13={1d,29u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={14d,12u} r101={2d} r102={1d,25u} r103={1d,24u} r104={2d} r105={2d} r106={2d} r113={1d,2u} r115={2d,8u} r116={3d,12u} r117={2d,7u} r118={2d,7u} r119={1d,3u} r120={1d,3u} r121={1d,2u} r126={5d,5u} r132={2d,5u} r134={3d,1u} r135={1d,8u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r151={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r164={1d,5u} 
;;    total ref usage 456{247d,209u,0e} in 124{122 regular + 2 call} insns.
(note 14 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 14 3 2 (set (reg/v/f:SI 135 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6591:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(note 3 2 16 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 16 3 17 2 (debug_marker) "../System/ugui.c":6592:4 -1
     (nil))
(insn 17 16 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 135 [ wnd ])
            (const_int 0 [0]))) "../System/ugui.c":6592:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 207)
            (pc))) "../System/ugui.c":6592:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 17931492 (nil)))
 -> 207)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../System/ugui.c":6594:7 -1
     (nil))
(insn 21 20 22 3 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 135 [ wnd ])
                    (const_int 8 [0x8])) [0 wnd_17(D)->state+0 S1 A32]))) "../System/ugui.c":6594:14 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 21 24 3 (set (reg:SI 138)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 8 [0x8]))) "../System/ugui.c":6594:10 90 {*arm_andsi3_insn}
     (nil))
(insn 24 22 25 3 (set (reg:SI 140)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":6594:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 25 24 26 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140)
            (const_int 0 [0]))) "../System/ugui.c":6594:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(jump_insn 26 25 156 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 30)
            (pc))) "../System/ugui.c":6594:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 30)
(code_label 156 26 27 5 1719 (nil) [2 uses])
(note 27 156 9 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 9 27 30 5 (set (reg:SI 134 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6609:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 29
(code_label 30 9 31 6 1707 (nil) [1 uses])
(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 6 (debug_marker) "../System/ugui.c":6596:10 -1
     (nil))
(insn 33 32 35 6 (set (reg:SI 141)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -9 [0xfffffffffffffff7]))) "../System/ugui.c":6596:21 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 35 33 36 6 (set (mem:QI (plus:SI (reg/v/f:SI 135 [ wnd ])
                (const_int 8 [0x8])) [0 wnd_17(D)->state+0 S1 A32])
        (subreg:QI (reg:SI 141) 0)) "../System/ugui.c":6596:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(debug_insn 36 35 37 6 (debug_marker) "../System/ugui.c":6597:10 -1
     (nil))
(insn 37 36 38 6 (set (reg/v:SI 115 [ x1 ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ wnd ])
                (const_int 20 [0x14])) [1 wnd_17(D)->xs+0 S4 A32])) "../System/ugui.c":6597:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 37 39 6 (set (reg/v:SI 116 [ y1 ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ wnd ])
                (const_int 24 [0x18])) [1 wnd_17(D)->ys+0 S4 A32])) "../System/ugui.c":6597:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 6 (set (reg/v:SI 117 [ x2 ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ wnd ])
                (const_int 28 [0x1c])) [1 wnd_17(D)->xe+0 S4 A32])) "../System/ugui.c":6597:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 6 (set (reg/v:SI 118 [ y2 ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ wnd ])
                (const_int 32 [0x20])) [1 wnd_17(D)->ye+0 S4 A32])) "../System/ugui.c":6597:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 6 (set (reg/f:SI 164)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":6597:63 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 6 (set (reg/f:SI 126 [ prephitmp_26 ])
        (mem/f/c:SI (reg/f:SI 164) [11 gui+0 S4 A32])) "../System/ugui.c":6597:63 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(insn 43 42 44 6 (set (reg:SI 119 [ _8 ])
        (mem:SI (plus:SI (reg/f:SI 126 [ prephitmp_26 ])
                (const_int 108 [0x6c])) [1 gui.215_7->desktop_color+0 S4 A32])) "../System/ugui.c":6597:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 44 43 45 6 (var_location:SI x1 (reg/v:SI 115 [ x1 ])) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 45 44 46 6 (var_location:SI y1 (reg/v:SI 116 [ y1 ])) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 46 45 47 6 (var_location:SI x2 (reg/v:SI 117 [ x2 ])) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 47 46 48 6 (var_location:SI y2 (reg/v:SI 118 [ y2 ])) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 48 47 49 6 (var_location:SI c (reg:SI 119 [ _8 ])) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 49 48 50 6 (debug_marker:BLK) "../System/ugui.c":4618:6 -1
     (nil))
(debug_insn 50 49 51 6 (debug_marker) "../System/ugui.c":4620:4 -1
     (nil))
(debug_insn 51 50 52 6 (debug_marker) "../System/ugui.c":4622:4 -1
     (nil))
(insn 52 51 53 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ x1 ])
            (reg/v:SI 117 [ x2 ]))) "../System/ugui.c":4622:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 53 52 54 6 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) "../System/ugui.c":4622:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 55)
(note 54 53 4 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 4 54 5 7 (set (reg:SI 136 [ x1 ])
        (reg/v:SI 115 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 115 [ x1 ])
        (nil)))
(insn 5 4 6 7 (set (reg/v:SI 115 [ x1 ])
        (reg/v:SI 117 [ x2 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 117 [ x2 ])
        (nil)))
(insn 6 5 55 7 (set (reg/v:SI 117 [ x2 ])
        (reg:SI 136 [ x1 ])) "../System/ugui.c":4622:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ x1 ])
        (nil)))
(code_label 55 6 56 8 1708 (nil) [1 uses])
(note 56 55 57 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 8 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4624:9 -1
     (nil))
(debug_insn 58 57 59 8 (var_location:SI x2 (reg/v:SI 117 [ x2 ])) -1
     (nil))
(debug_insn 59 58 60 8 (var_location:SI x1 (reg/v:SI 115 [ x1 ])) -1
     (nil))
(debug_insn 60 59 61 8 (debug_marker) "../System/ugui.c":4628:4 -1
     (nil))
(insn 61 60 62 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ y1 ])
            (reg/v:SI 118 [ y2 ]))) "../System/ugui.c":4628:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 62 61 85 8 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 180)
            (pc))) "../System/ugui.c":4628:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 180)
      ; pc falls through to BB 27
(code_label 85 62 66 9 1713 (nil) [1 uses])
(note 66 85 67 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 68 9 (var_location:SI m (reg/v:SI 116 [ y1 ])) -1
     (nil))
(debug_insn 68 67 69 9 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 69 68 70 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ y1 ])
            (reg/v:SI 118 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 70 69 188 9 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 776673260 (nil)))
 -> 128)
      ; pc falls through to BB 12
(code_label 188 70 74 10 1720 (nil) [1 uses])
(note 74 188 75 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 75 74 76 10 (debug_marker) "../System/ugui.c":4638:7 -1
     (nil))
(insn 76 75 77 10 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 119 [ _8 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 10 (set (reg/f:SI 144 [ gui.215_7->driver[1].driver ])
        (mem/f:SI (plus:SI (reg/f:SI 126 [ prephitmp_26 ])
                (const_int 124 [0x7c])) [10 gui.215_7->driver[1].driver+0 S4 A32])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 126 [ prephitmp_26 ])
        (nil)))
(insn 78 77 79 10 (set (reg:SI 3 r3)
        (reg/v:SI 118 [ y2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 78 80 10 (set (reg:SI 2 r2)
        (reg/v:SI 117 [ x2 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 81 10 (set (reg:SI 1 r1)
        (reg/v:SI 116 [ y1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 10 (set (reg:SI 0 r0)
        (reg/v:SI 115 [ x1 ])) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 82 81 83 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 144 [ gui.215_7->driver[1].driver ]) [0 *_28 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4638:12 991 {*call_value_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 144 [ gui.215_7->driver[1].driver ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(insn 83 82 86 10 (set (reg:SI 145)
        (reg:SI 0 r0)) "../System/ugui.c":4638:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 86 83 87 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 145)
            (const_int 0 [0]))) "../System/ugui.c":4638:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(jump_insn 87 86 88 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) "../System/ugui.c":4638:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 85)
(code_label 88 87 89 12 1712 (nil) [0 uses])
(note 89 88 91 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 91 89 209 12 (set (reg/f:SI 126 [ prephitmp_26 ])
        (mem/f/c:SI (reg/f:SI 164) [11 gui+0 S4 A32])) "../System/ugui.c":6599:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 164)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
            (nil))))
      ; pc falls through to BB 21
(code_label 209 91 208 13 1723 (nil) [1 uses])
(note 208 209 7 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 7 208 111 13 (set (reg/v:SI 132 [ n ])
        (reg/v:SI 115 [ x1 ])) "../System/ugui.c":4643:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 111 7 94 14 1716 (nil) [0 uses])
(note 94 111 95 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 95 94 96 14 (var_location:SI n (reg/v:SI 132 [ n ])) -1
     (nil))
(debug_insn 96 95 97 14 (debug_marker) "../System/ugui.c":4645:10 -1
     (nil))
(insn 97 96 98 14 (set (reg/f:SI 147 [ prephitmp_49->pset ])
        (mem/f:SI (reg/f:SI 126 [ prephitmp_26 ]) [3 prephitmp_49->pset+0 S4 A32])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 126 [ prephitmp_26 ])
        (nil)))
(insn 98 97 99 14 (set (reg:SI 2 r2)
        (reg:SI 119 [ _8 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 99 98 100 14 (set (reg:SI 1 r1)
        (reg/v:SI 116 [ y1 ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 100 99 101 14 (set (reg:SI 0 r0)
        (reg/v:SI 132 [ n ])) "../System/ugui.c":4645:10 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 101 100 102 14 (parallel [
            (call (mem:SI (reg/f:SI 147 [ prephitmp_49->pset ]) [0 *_35 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/ugui.c":4645:10 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 147 [ prephitmp_49->pset ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 102 101 103 14 (debug_marker) "../System/ugui.c":4643:25 -1
     (nil))
(insn 103 102 104 14 (set (reg/v:SI 132 [ n ])
        (plus:SI (reg/v:SI 132 [ n ])
            (const_int 1 [0x1]))) "../System/ugui.c":4643:26 7 {*arm_addsi3}
     (nil))
(debug_insn 104 103 105 14 (var_location:SI n (reg/v:SI 132 [ n ])) -1
     (nil))
(debug_insn 105 104 106 14 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 106 105 107 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 117 [ x2 ])
            (reg/v:SI 132 [ n ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 107 106 108 14 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 114)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 114)
(note 108 107 110 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 110 108 114 15 (set (reg/f:SI 126 [ prephitmp_26 ])
        (mem/f/c:SI (reg/f:SI 164) [11 gui+0 S4 A32])) "../System/ugui.c":4645:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
      ; pc falls through to BB 14
(code_label 114 110 115 16 1715 (nil) [1 uses])
(note 115 114 117 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 117 115 141 16 (set (reg/f:SI 126 [ prephitmp_26 ])
        (mem/f/c:SI (reg/f:SI 164) [11 gui+0 S4 A32])) "../System/ugui.c":6599:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 141 117 118 17 1718 (nil) [0 uses])
(note 118 141 119 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 119 118 120 17 (debug_marker) "../System/ugui.c":4641:22 -1
     (nil))
(insn 120 119 121 17 (set (reg/v:SI 116 [ y1 ])
        (plus:SI (reg/v:SI 116 [ y1 ])
            (const_int 1 [0x1]))) "../System/ugui.c":4641:23 7 {*arm_addsi3}
     (nil))
(debug_insn 121 120 122 17 (var_location:SI m (reg/v:SI 116 [ y1 ])) -1
     (nil))
(debug_insn 122 121 123 17 (debug_marker) "../System/ugui.c":4641:15 -1
     (nil))
(insn 123 122 124 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ y1 ])
            (reg/v:SI 118 [ y2 ]))) "../System/ugui.c":4641:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 124 123 128 17 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 134)
            (pc))) "../System/ugui.c":4641:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 134)
      ; pc falls through to BB 21
(code_label 128 124 129 18 1711 (nil) [1 uses])
(note 129 128 131 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 131 129 196 18 (set (reg/f:SI 126 [ prephitmp_26 ])
        (mem/f/c:SI (reg/f:SI 164) [11 gui+0 S4 A32])) "../System/ugui.c":6599:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
        (nil)))
(code_label 196 131 132 19 1721 (nil) [0 uses])
(note 132 196 133 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 133 132 134 19 (var_location:SI m (clobber (const_int 0 [0]))) -1
     (nil))
(code_label 134 133 135 20 1717 (nil) [1 uses])
(note 135 134 136 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 136 135 137 20 (var_location:SI m (reg/v:SI 116 [ y1 ])) -1
     (nil))
(debug_insn 137 136 138 20 (var_location:SI n (reg/v:SI 115 [ x1 ])) -1
     (nil))
(debug_insn 138 137 139 20 (debug_marker) "../System/ugui.c":4643:18 -1
     (nil))
(insn 139 138 140 20 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ x1 ])
            (reg/v:SI 117 [ x2 ]))) "../System/ugui.c":4643:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 140 139 145 20 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 209)
            (pc))) "../System/ugui.c":4643:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 209)
      ; pc falls through to BB 17
(code_label 145 140 146 21 1714 (nil) [0 uses])
(note 146 145 147 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 147 146 148 21 (var_location:SI x1 (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 148 147 149 21 (var_location:SI y1 (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 149 148 150 21 (var_location:SI x2 (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 150 149 151 21 (var_location:SI y2 (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 151 150 152 21 (var_location:SI c (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 152 151 153 21 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 153 152 154 21 (var_location:SI m (clobber (const_int 0 [0]))) "../System/ugui.c":6597:10 -1
     (nil))
(debug_insn 154 153 155 21 (debug_marker) "../System/ugui.c":6599:10 -1
     (nil))
(insn 155 154 157 21 (set (reg/f:SI 120 [ _10 ])
        (mem/f:SI (plus:SI (reg/f:SI 126 [ prephitmp_26 ])
                (const_int 28 [0x1c])) [5 prephitmp_40->active_window+0 S4 A32])) "../System/ugui.c":6599:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 126 [ prephitmp_26 ])
        (nil)))
(insn 157 155 158 21 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _10 ])
            (reg/v/f:SI 135 [ wnd ]))) "../System/ugui.c":6599:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 135 [ wnd ])
        (nil)))
(jump_insn 158 157 159 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 156)
            (pc))) "../System/ugui.c":6599:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 156)
(note 159 158 160 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 160 159 161 22 (debug_marker) "../System/ugui.c":6602:13 -1
     (nil))
(insn 161 160 162 22 (set (reg:SI 121 [ _11 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 120 [ _10 ])
                    (const_int 8 [0x8])) [0 _10->state+0 S1 A32]))) "../System/ugui.c":6602:36 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 162 161 164 22 (set (reg:SI 151)
        (and:SI (reg:SI 121 [ _11 ])
            (const_int 8 [0x8]))) "../System/ugui.c":6602:16 90 {*arm_andsi3_insn}
     (nil))
(insn 164 162 165 22 (set (reg:SI 153)
        (zero_extend:SI (subreg:QI (reg:SI 151) 0))) "../System/ugui.c":6602:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(insn 165 164 166 22 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 153)
            (const_int 0 [0]))) "../System/ugui.c":6602:16 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))
(jump_insn 166 165 167 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 156)
            (pc))) "../System/ugui.c":6602:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 156)
(note 167 166 168 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 168 167 169 24 (debug_marker) "../System/ugui.c":6604:16 -1
     (nil))
(debug_insn 169 168 170 24 (debug_marker) "../System/ugui.c":6605:16 -1
     (nil))
(insn 170 169 172 24 (set (reg:SI 154)
        (and:SI (reg:SI 121 [ _11 ])
            (const_int -65 [0xffffffffffffffbf]))) "../System/ugui.c":6604:42 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _11 ])
        (nil)))
(insn 172 170 174 24 (set (reg:SI 156)
        (ior:SI (reg:SI 154)
            (const_int 32 [0x20]))) "../System/ugui.c":6605:42 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 174 172 8 24 (set (mem:QI (plus:SI (reg/f:SI 120 [ _10 ])
                (const_int 8 [0x8])) [0 _10->state+0 S1 A32])
        (subreg:QI (reg:SI 156) 0)) "../System/ugui.c":6605:42 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg/f:SI 120 [ _10 ])
            (nil))))
(insn 8 174 207 24 (set (reg:SI 134 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6609:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 29
(code_label 207 8 206 25 1722 (nil) [1 uses])
(note 206 207 10 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 10 206 180 25 (set (reg:SI 134 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6611:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 29
(code_label 180 10 181 26 1709 (nil) [1 uses])
(note 181 180 11 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 11 181 12 26 (set (reg:SI 137 [ y1 ])
        (reg/v:SI 116 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 116 [ y1 ])
        (nil)))
(insn 12 11 13 26 (set (reg/v:SI 116 [ y1 ])
        (reg/v:SI 118 [ y2 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 118 [ y2 ])
        (nil)))
(insn 13 12 182 26 (set (reg/v:SI 118 [ y2 ])
        (reg:SI 137 [ y1 ])) "../System/ugui.c":4628:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ y1 ])
        (nil)))
(code_label 182 13 183 27 1710 (nil) [0 uses])
(note 183 182 184 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 184 183 185 27 (var_location:SI n (clobber (const_int 0 [0]))) "../System/ugui.c":4630:9 -1
     (nil))
(debug_insn 185 184 186 27 (var_location:SI y2 (reg/v:SI 118 [ y2 ])) -1
     (nil))
(debug_insn 186 185 187 27 (var_location:SI y1 (reg/v:SI 116 [ y1 ])) -1
     (nil))
(debug_insn 187 186 189 27 (debug_marker) "../System/ugui.c":4636:4 -1
     (nil))
(insn 189 187 191 27 (set (reg:SI 160 [ gui.215_7->driver[1].state ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 126 [ prephitmp_26 ])
                    (const_int 128 [0x80])) [0 gui.215_7->driver[1].state+0 S1 A32]))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 191 189 193 27 (set (reg:SI 161)
        (and:SI (reg:SI 160 [ gui.215_7->driver[1].state ])
            (const_int 2 [0x2]))) "../System/ugui.c":4636:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160 [ gui.215_7->driver[1].state ])
        (nil)))
(insn 193 191 194 27 (set (reg:SI 163)
        (zero_extend:SI (subreg:QI (reg:SI 161) 0))) "../System/ugui.c":4636:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(insn 194 193 195 27 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 163)
            (const_int 0 [0]))) "../System/ugui.c":4636:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(jump_insn 195 194 203 27 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 188)
            (pc))) "../System/ugui.c":4636:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 188)
      ; pc falls through to BB 19
(note 203 195 201 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 201 203 202 29 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <retval> ])) "../System/ugui.c":6612:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134 [ <retval> ])
        (nil)))
(insn 202 201 0 29 (use (reg/i:SI 0 r0)) "../System/ugui.c":6612:1 -1
     (nil))

;; Function UG_ButtonCreate (UG_ButtonCreate, funcdef_no=92, decl_uid=6055, cgraph_uid=93, symbol_order=104)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 15 count 14 (  1.2)


UG_ButtonCreate

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 162
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,11u} r103={1d,13u,3e} r114={2d,3u} r115={1d,2u} r118={1d,2u} r119={2d,22u} r121={1d,2u} r123={1d,2u} r125={1d,2u} r129={1d,1u} r130={3d,1u} r131={1d,6u} r132={1d,9u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u,1e} r141={1d,1u,1e} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,2u} r150={1d,1u} r154={1d,4u} r159={1d,1u} r161={1d,1u} r165={1d,1u} r166={1d,1u} r168={1d,1u} 
;;    total ref usage 204{66d,133u,5e} in 127{127 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 9 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 118 121 131 132 133 134 135 136 137
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 118 121 131 132 133 134 135 136 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 121 131 132 133 134 135 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 121 131 132 133 134 135 136 137

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 121 131 132 133 134 135 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 121
;; lr  def 	 119 129 138 140 141 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 121 131 132 133 134 135 136 137
;; live  gen 	 119 129 138 140 141 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 131 132 133 134 135 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 131 132 133 134 135 136 137

( 3 5 )->[4]->( 10 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 131 132 133 134 135 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 100 [cc] 125 144 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 131 132 133 134 135 136 137
;; live  gen 	 100 [cc] 125 144 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 129 131 132 133 134 135 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 129 131 132 133 134 135 136 137

( 4 )->[5]->( 4 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u45(7){ }u46(13){ }u47(102){ }u48(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 131 132 133 134 135 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129
;; lr  def 	 100 [cc] 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 131 132 133 134 135 136 137
;; live  gen 	 100 [cc] 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 131 132 133 134 135 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 131 132 133 134 135 136 137

( 5 )->[6]->( 12 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u53(7){ }u54(13){ }u55(102){ }u56(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130

( 10 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u57(7){ }u58(13){ }u59(102){ }u60(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 125 132 133 134 135 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 125 132 133 134 135 136 137
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 125 132 133 134 135 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 125 132 133 134 135 136 137

( 7 10 )->[8]->( 12 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u62(7){ }u63(13){ }u64(102){ }u65(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 125 132 133 134 135 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 125 132 133 134 135 136 137
;; lr  def 	 130 146 147 148 150 154 159 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 125 132 133 134 135 136 137
;; live  gen 	 130 146 147 148 150 154 159 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130

( 2 )->[9]->( 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u113(7){ }u114(13){ }u115(102){ }u116(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130

( 4 )->[10]->( 7 8 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u117(7){ }u118(13){ }u119(102){ }u120(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 131 132 133 134 135 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132
;; lr  def 	 100 [cc] 114 115 123 165 166 168
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 131 132 133 134 135 136 137
;; live  gen 	 100 [cc] 114 115 123 165 166 168
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 125 132 133 134 135 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 125 132 133 134 135 136 137

( 9 6 8 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u142(7){ }u143(13){ }u144(102){ }u145(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u148(0){ }u149(7){ }u150(13){ }u151(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 48 to worklist
  Adding insn 56 to worklist
  Adding insn 114 to worklist
  Adding insn 108 to worklist
  Adding insn 105 to worklist
  Adding insn 102 to worklist
  Adding insn 99 to worklist
  Adding insn 96 to worklist
  Adding insn 93 to worklist
  Adding insn 90 to worklist
  Adding insn 88 to worklist
  Adding insn 86 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
  Adding insn 78 to worklist
  Adding insn 74 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 64 to worklist
  Adding insn 160 to worklist
  Adding insn 154 to worklist
  Adding insn 150 to worklist
  Adding insn 146 to worklist
  Adding insn 145 to worklist
  Adding insn 144 to worklist
  Adding insn 143 to worklist
  Adding insn 167 to worklist
Finished finding needed instructions:
processing block 12 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 166 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
  Adding insn 11 to worklist
  Adding insn 112 to worklist
  Adding insn 110 to worklist
  Adding insn 92 to worklist
  Adding insn 76 to worklist
  Adding insn 72 to worklist
  Adding insn 69 to worklist
  Adding insn 66 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 125 132 133 134 135 136 137
  Adding insn 62 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 125 132 133 134 135 136 137
  Adding insn 159 to worklist
  Adding insn 157 to worklist
  Adding insn 156 to worklist
  Adding insn 152 to worklist
  Adding insn 148 to worklist
  Adding insn 140 to worklist
  Adding insn 139 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
  Adding insn 12 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 131 132 133 134 135 136 137
  Adding insn 55 to worklist
  Adding insn 53 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 129 131 132 133 134 135 136 137
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 131 132 133 134 135 136 137
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
  Adding insn 10 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 121 131 132 133 134 135 136 137
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 15 count 13 (  1.1)
;; Following path with 22 sets: 2 
;; Following path with 5 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 34.
;; Following path with 9 sets: 4 
;; Following path with 6 sets: 5 
;; Following path with 1 sets: 6 
;; Following path with 31 sets: 10 
;; Following path with 2 sets: 7 
;; Following path with 43 sets: 8 
deferring rescan insn with uid = 11.
;; Following path with 2 sets: 12 
starting the processing of deferred insns
rescanning insn with uid = 11.
rescanning insn with uid = 34.
ending the processing of deferred insns


UG_ButtonCreate

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,11u} r103={1d,13u,3e} r114={2d,3u} r115={1d,2u} r118={1d,1u} r119={2d,23u} r121={1d,2u} r123={1d,2u} r125={1d,2u} r129={1d,1u} r130={3d,1u} r131={1d,6u} r132={1d,9u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u,1e} r141={1d,1u,1e} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,3u} r150={1d,1u} r154={1d,4u} r159={1d,1u} r161={1d,1u} r165={1d,1u} r166={1d,1u} r168={1d,1u} 
;;    total ref usage 205{66d,134u,5e} in 127{127 regular + 0 call} insns.
(note 13 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 13 3 2 (set (reg/v/f:SI 131 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6618:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 132 [ btn ])
        (reg:SI 1 r1 [ btn ])) "../System/ugui.c":6618:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ btn ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 133 [ id ])
        (reg:SI 2 r2 [ id ])) "../System/ugui.c":6618:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ id ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 134 [ xs ])
        (reg:SI 3 r3 [ xs ])) "../System/ugui.c":6618:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ xs ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 135 [ ys ])
        (mem/c:SI (reg/f:SI 103 afp) [1 ys+0 S4 A64])) "../System/ugui.c":6618:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 103 afp) [1 ys+0 S4 A64])
        (nil)))
(insn 7 6 8 2 (set (reg/v:SI 136 [ xe ])
        (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                (const_int 4 [0x4])) [1 xe+0 S4 A32])) "../System/ugui.c":6618:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                (const_int 4 [0x4])) [1 xe+0 S4 A32])
        (nil)))
(insn 8 7 9 2 (set (reg/v:SI 137 [ ye ])
        (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                (const_int 8 [0x8])) [1 ye+0 S4 A64])) "../System/ugui.c":6618:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                (const_int 8 [0x8])) [1 ye+0 S4 A64])
        (nil)))
(note 9 8 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 9 16 2 (debug_marker) "../System/ugui.c":6619:4 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/ugui.c":6621:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI wnd (reg/v/f:SI 131 [ wnd ])) "../System/ugui.c":6621:4 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/ugui.c":5465:12 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../System/ugui.c":5467:4 -1
     (nil))
(debug_insn 20 19 173 2 (debug_marker) "../System/ugui.c":5468:4 -1
     (nil))
(debug_insn 173 20 21 2 (var_location:SI D#111 (mem/f:SI (plus:SI (reg/v/f:SI 131 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_12(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 21 173 22 2 (set (reg/v/f:SI 118 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 131 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_12(D)->objlst+0 S4 A32])) "../System/ugui.c":5468:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 22 21 23 2 (var_location:SI obj (debug_expr:SI D#111)) "../System/ugui.c":5468:15 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/ugui.c":5470:4 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../System/ugui.c":5470:12 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 121 [ _22 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 131 [ wnd ]) [0 wnd_12(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5470:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 27 26 28 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121 [ _22 ])
            (const_int 0 [0]))) "../System/ugui.c":5470:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 172)
            (pc))) "../System/ugui.c":5470:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 172)
(note 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 3 (set (reg:SI 119 [ ivtmp.1351 ])
        (reg/v/f:SI 118 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 3 (set (reg:SI 138)
        (plus:SI (reg:SI 121 [ _22 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 121 [ _22 ])
        (nil)))
(insn 32 31 34 3 (set (reg:SI 140)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 34 32 35 3 (set (reg/f:SI 141)
        (plus:SI (reg:SI 119 [ ivtmp.1351 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 118 [ obj ])
        (nil)))
(insn 35 34 37 3 (set (reg:SI 143)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 54 3 (set (reg:SI 129 [ _71 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 143) 0))
                (sign_extend:SI (subreg:HI (reg:SI 140) 0)))
            (reg/f:SI 141))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg/f:SI 141)
            (expr_list:REG_DEAD (reg:SI 140)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 140) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 141))
                    (nil))))))
(code_label 54 37 38 4 1739 (nil) [1 uses])
(note 38 54 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 119 [ ivtmp.1351 ])
                (debug_expr:SI D#111))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 40 39 42 4 (debug_marker) "../System/ugui.c":5472:7 -1
     (nil))
(debug_insn 42 40 43 4 (var_location:SI obj (reg:SI 119 [ ivtmp.1351 ])) "../System/ugui.c":5472:11 -1
     (nil))
(debug_insn 43 42 44 4 (debug_marker) "../System/ugui.c":5473:7 -1
     (nil))
(insn 44 43 45 4 (set (reg:SI 125 [ _49 ])
        (zero_extend:SI (mem:QI (reg:SI 119 [ ivtmp.1351 ]) [0 MEM[base: obj_48, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5473:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 45 44 46 4 (set (reg:SI 144)
        (and:SI (reg:SI 125 [ _49 ])
            (const_int 3 [0x3]))) "../System/ugui.c":5473:10 90 {*arm_andsi3_insn}
     (nil))
(insn 46 45 47 4 (set (reg:SI 145)
        (zero_extend:SI (subreg:QI (reg:SI 144) 0))) "../System/ugui.c":5473:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(insn 47 46 48 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 145)
            (const_int 3 [0x3]))) "../System/ugui.c":5473:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(jump_insn 48 47 49 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 125)
            (pc))) "../System/ugui.c":5473:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 125)
(note 49 48 50 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 5 (debug_marker) "../System/ugui.c":5470:26 -1
     (nil))
(debug_insn 51 50 52 5 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5470:12 -1
     (nil))
(insn 53 52 55 5 (set (reg:SI 119 [ ivtmp.1351 ])
        (plus:SI (reg:SI 119 [ ivtmp.1351 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5470:4 7 {*arm_addsi3}
     (nil))
(insn 55 53 56 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ ivtmp.1351 ])
            (reg:SI 129 [ _71 ]))) "../System/ugui.c":5470:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 56 55 59 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 54)
            (pc))) "../System/ugui.c":5470:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 54)
(note 59 56 12 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 12 59 158 6 (set (reg:SI 130 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6622:30 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 12
(code_label 158 12 60 7 1740 (nil) [1 uses])
(note 60 158 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 7 (debug_marker) "../System/ugui.c":6632:21 -1
     (nil))
(insn 62 61 161 7 (set (reg/f:SI 114 [ _4 ])
        (plus:SI (reg/f:SI 114 [ _4 ])
            (const_int 68 [0x44]))) "../System/ugui.c":6632:33 7 {*arm_addsi3}
     (nil))
(code_label 161 62 63 8 1741 (nil) [0 uses])
(note 63 161 64 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 64 63 65 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 132 [ btn ])
                (const_int 20 [0x14])) [19 btn_14(D)->font+0 S4 A32])
        (reg/f:SI 114 [ _4 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 114 [ _4 ])
        (nil)))
(debug_insn 65 64 66 8 (debug_marker) "../System/ugui.c":6634:4 -1
     (nil))
(insn 66 65 67 8 (set (reg/f:SI 146)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 0000000003322090 *.LC0>)) "../System/ugui.c":6634:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 132 [ btn ])
                (const_int 28 [0x1c])) [18 btn_14(D)->str+0 S4 A32])
        (reg/f:SI 146)) "../System/ugui.c":6634:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 146)
        (nil)))
(debug_insn 68 67 69 8 (debug_marker) "../System/ugui.c":6637:4 -1
     (nil))
(insn 69 68 70 8 (set (reg/f:SI 147)
        (symbol_ref:SI ("_UG_ButtonUpdate") [flags 0x3]  <function_decl 0000000005f9b900 _UG_ButtonUpdate>)) "../System/ugui.c":6637:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 8 (set (mem/f:SI (plus:SI (reg:SI 119 [ ivtmp.1351 ])
                (const_int 4 [0x4])) [14 obj_48->update+0 S4 A32])
        (reg/f:SI 147)) "../System/ugui.c":6637:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 147)
        (nil)))
(debug_insn 71 70 72 8 (debug_marker) "../System/ugui.c":6638:4 -1
     (nil))
(insn 72 71 74 8 (set (reg:SI 148)
        (const_int 0 [0])) "../System/ugui.c":6638:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 72 75 8 (set (mem:QI (plus:SI (reg:SI 119 [ ivtmp.1351 ])
                (const_int 1 [0x1])) [0 obj_48->touch_state+0 S1 A8])
        (subreg:QI (reg:SI 148) 0)) "../System/ugui.c":6638:21 263 {*arm_movqi_insn}
     (nil))
(debug_insn 75 74 76 8 (debug_marker) "../System/ugui.c":6639:4 -1
     (nil))
(insn 76 75 78 8 (set (reg:SI 150)
        (const_int 1 [0x1])) "../System/ugui.c":6639:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 78 76 79 8 (set (mem:QI (plus:SI (reg:SI 119 [ ivtmp.1351 ])
                (const_int 40 [0x28])) [0 obj_48->type+0 S1 A32])
        (subreg:QI (reg:SI 150) 0)) "../System/ugui.c":6639:14 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(debug_insn 79 78 82 8 (debug_marker) "../System/ugui.c":6640:4 -1
     (nil))
(insn 82 79 83 8 (set (mem:QI (plus:SI (reg:SI 119 [ ivtmp.1351 ])
                (const_int 42 [0x2a])) [0 obj_48->event+0 S1 A16])
        (subreg:QI (reg:SI 148) 0)) "../System/ugui.c":6640:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(debug_insn 83 82 84 8 (debug_marker) "../System/ugui.c":6641:4 -1
     (nil))
(insn 84 83 85 8 (set (mem:SI (plus:SI (reg:SI 119 [ ivtmp.1351 ])
                (const_int 24 [0x18])) [1 obj_48->a_rel.xs+0 S4 A32])
        (reg/v:SI 134 [ xs ])) "../System/ugui.c":6641:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 134 [ xs ])
        (nil)))
(debug_insn 85 84 86 8 (debug_marker) "../System/ugui.c":6642:4 -1
     (nil))
(insn 86 85 87 8 (set (mem:SI (plus:SI (reg:SI 119 [ ivtmp.1351 ])
                (const_int 28 [0x1c])) [1 obj_48->a_rel.ys+0 S4 A32])
        (reg/v:SI 135 [ ys ])) "../System/ugui.c":6642:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 135 [ ys ])
        (nil)))
(debug_insn 87 86 88 8 (debug_marker) "../System/ugui.c":6643:4 -1
     (nil))
(insn 88 87 89 8 (set (mem:SI (plus:SI (reg:SI 119 [ ivtmp.1351 ])
                (const_int 32 [0x20])) [1 obj_48->a_rel.xe+0 S4 A32])
        (reg/v:SI 136 [ xe ])) "../System/ugui.c":6643:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 136 [ xe ])
        (nil)))
(debug_insn 89 88 90 8 (debug_marker) "../System/ugui.c":6644:4 -1
     (nil))
(insn 90 89 91 8 (set (mem:SI (plus:SI (reg:SI 119 [ ivtmp.1351 ])
                (const_int 36 [0x24])) [1 obj_48->a_rel.ye+0 S4 A32])
        (reg/v:SI 137 [ ye ])) "../System/ugui.c":6644:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 137 [ ye ])
        (nil)))
(debug_insn 91 90 92 8 (debug_marker) "../System/ugui.c":6645:4 -1
     (nil))
(insn 92 91 93 8 (set (reg:SI 154)
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6645:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 93 92 94 8 (set (mem:SI (plus:SI (reg:SI 119 [ ivtmp.1351 ])
                (const_int 8 [0x8])) [1 obj_48->a_abs.xs+0 S4 A32])
        (reg:SI 154)) "../System/ugui.c":6645:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 94 93 96 8 (debug_marker) "../System/ugui.c":6646:4 -1
     (nil))
(insn 96 94 97 8 (set (mem:SI (plus:SI (reg:SI 119 [ ivtmp.1351 ])
                (const_int 12 [0xc])) [1 obj_48->a_abs.ys+0 S4 A32])
        (reg:SI 154)) "../System/ugui.c":6646:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 97 96 99 8 (debug_marker) "../System/ugui.c":6647:4 -1
     (nil))
(insn 99 97 100 8 (set (mem:SI (plus:SI (reg:SI 119 [ ivtmp.1351 ])
                (const_int 16 [0x10])) [1 obj_48->a_abs.xe+0 S4 A32])
        (reg:SI 154)) "../System/ugui.c":6647:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 100 99 102 8 (debug_marker) "../System/ugui.c":6648:4 -1
     (nil))
(insn 102 100 103 8 (set (mem:SI (plus:SI (reg:SI 119 [ ivtmp.1351 ])
                (const_int 20 [0x14])) [1 obj_48->a_abs.ye+0 S4 A32])
        (reg:SI 154)) "../System/ugui.c":6648:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(debug_insn 103 102 105 8 (debug_marker) "../System/ugui.c":6649:4 -1
     (nil))
(insn 105 103 106 8 (set (mem:QI (plus:SI (reg:SI 119 [ ivtmp.1351 ])
                (const_int 41 [0x29])) [0 obj_48->id+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 133 [ id ]) 0)) "../System/ugui.c":6649:12 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v:SI 133 [ id ])
        (nil)))
(debug_insn 106 105 107 8 (debug_marker) "../System/ugui.c":6650:4 -1
     (nil))
(debug_insn 107 106 108 8 (debug_marker) "../System/ugui.c":6651:4 -1
     (nil))
(insn 108 107 109 8 (set (mem/f:SI (plus:SI (reg:SI 119 [ ivtmp.1351 ])
                (const_int 44 [0x2c])) [10 obj_48->data+0 S4 A32])
        (reg/v/f:SI 132 [ btn ])) "../System/ugui.c":6651:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 132 [ btn ])
        (nil)))
(debug_insn 109 108 110 8 (debug_marker) "../System/ugui.c":6654:4 -1
     (nil))
(insn 110 109 112 8 (set (reg:SI 159)
        (and:SI (reg:SI 125 [ _49 ])
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":6654:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _49 ])
        (nil)))
(insn 112 110 114 8 (set (reg:SI 161)
        (ior:SI (reg:SI 159)
            (const_int -54 [0xffffffffffffffca]))) "../System/ugui.c":6654:15 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(insn 114 112 115 8 (set (mem:QI (reg:SI 119 [ ivtmp.1351 ]) [0 obj_48->state+0 S1 A32])
        (subreg:QI (reg:SI 161) 0)) "../System/ugui.c":6654:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg:SI 119 [ ivtmp.1351 ])
            (nil))))
(debug_insn 115 114 11 8 (debug_marker) "../System/ugui.c":6656:4 -1
     (nil))
(insn 11 115 172 8 (set (reg:SI 130 [ <retval> ])
        (reg:SI 148)) "../System/ugui.c":6656:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
      ; pc falls through to BB 12
(code_label 172 11 171 9 1742 (nil) [1 uses])
(note 171 172 10 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 10 171 118 9 (set (reg:SI 130 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6622:30 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 118 10 119 9 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6621:10 -1
     (nil))
(debug_insn 119 118 120 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6621:10 -1
     (nil))
(debug_insn 120 119 121 9 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6621:10 -1
     (nil))
(debug_insn 121 120 125 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6621:10 -1
     (nil))
      ; pc falls through to BB 12
(code_label 125 121 126 10 1738 (nil) [1 uses])
(note 126 125 127 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 127 126 128 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6621:10 -1
     (nil))
(debug_insn 128 127 129 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6621:10 -1
     (nil))
(debug_insn 129 128 130 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6621:10 -1
     (nil))
(debug_insn 130 129 131 10 (var_location:SI obj (reg:SI 119 [ ivtmp.1351 ])) "../System/ugui.c":6621:10 -1
     (nil))
(debug_insn 131 130 132 10 (debug_marker) "../System/ugui.c":6622:4 -1
     (nil))
(debug_insn 132 131 133 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6621:10 -1
     (nil))
(debug_insn 133 132 134 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6621:10 -1
     (nil))
(debug_insn 134 133 135 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6621:10 -1
     (nil))
(debug_insn 135 134 136 10 (var_location:SI obj (reg:SI 119 [ ivtmp.1351 ])) "../System/ugui.c":6621:10 -1
     (nil))
(debug_insn 136 135 137 10 (debug_marker) "../System/ugui.c":6625:4 -1
     (nil))
(debug_insn 137 136 138 10 (debug_marker) "../System/ugui.c":6626:4 -1
     (nil))
(debug_insn 138 137 139 10 (debug_marker) "../System/ugui.c":6627:4 -1
     (nil))
(insn 139 138 140 10 (set (reg:SI 115 [ vect__2.1344 ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ wnd ])
                (const_int 12 [0xc])) [1 MEM[(unsigned int *)wnd_12(D) + 12B]+0 S4 A32])) "../System/ugui.c":6627:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 139 141 10 (set (reg:SI 123 [ _46 ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ wnd ])
                (const_int 16 [0x10])) [1 wnd_12(D)->bc+0 S4 A32])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 131 [ wnd ])
        (nil)))
(debug_insn 141 140 142 10 (debug_marker) "../System/ugui.c":6628:4 -1
     (nil))
(debug_insn 142 141 143 10 (debug_marker) "../System/ugui.c":6629:4 -1
     (nil))
(insn 143 142 144 10 (set (mem:SI (plus:SI (reg/v/f:SI 132 [ btn ])
                (const_int 4 [0x4])) [1 MEM[(unsigned int *)btn_14(D) + 4B]+0 S4 A32])
        (reg:SI 115 [ vect__2.1344 ])) "../System/ugui.c":6627:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 144 143 145 10 (set (mem:SI (plus:SI (reg/v/f:SI 132 [ btn ])
                (const_int 8 [0x8])) [1 MEM[(unsigned int *)btn_14(D) + 8B]+0 S4 A32])
        (reg:SI 123 [ _46 ])) "../System/ugui.c":6627:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 145 144 146 10 (set (mem:SI (plus:SI (reg/v/f:SI 132 [ btn ])
                (const_int 12 [0xc])) [1 MEM[(unsigned int *)btn_14(D) + 12B]+0 S4 A32])
        (reg:SI 115 [ vect__2.1344 ])) "../System/ugui.c":6627:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ vect__2.1344 ])
        (nil)))
(insn 146 145 147 10 (set (mem:SI (plus:SI (reg/v/f:SI 132 [ btn ])
                (const_int 16 [0x10])) [1 MEM[(unsigned int *)btn_14(D) + 16B]+0 S4 A32])
        (reg:SI 123 [ _46 ])) "../System/ugui.c":6627:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _46 ])
        (nil)))
(debug_insn 147 146 148 10 (debug_marker) "../System/ugui.c":6630:4 -1
     (nil))
(insn 148 147 150 10 (set (reg:SI 165)
        (const_int 256 [0x100])) "../System/ugui.c":6625:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 150 148 151 10 (set (mem:HI (reg/v/f:SI 132 [ btn ]) [0 MEM <vector(2) unsigned char> [(unsigned char *)btn_14(D)]+0 S2 A16])
        (subreg:HI (reg:SI 165) 0)) "../System/ugui.c":6625:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(debug_insn 151 150 152 10 (debug_marker) "../System/ugui.c":6631:4 -1
     (nil))
(insn 152 151 154 10 (set (reg:SI 166)
        (const_int 18 [0x12])) "../System/ugui.c":6631:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 154 152 155 10 (set (mem:QI (plus:SI (reg/v/f:SI 132 [ btn ])
                (const_int 24 [0x18])) [0 btn_14(D)->align+0 S1 A32])
        (subreg:QI (reg:SI 166) 0)) "../System/ugui.c":6631:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(debug_insn 155 154 156 10 (debug_marker) "../System/ugui.c":6632:4 -1
     (nil))
(insn 156 155 157 10 (set (reg/f:SI 168)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":6632:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 157 156 159 10 (set (reg/f:SI 114 [ _4 ])
        (mem/f/c:SI (reg/f:SI 168) [11 gui+0 S4 A32])) "../System/ugui.c":6632:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 168)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
            (nil))))
(insn 159 157 160 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _4 ])
            (const_int 0 [0]))) "../System/ugui.c":6632:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 160 159 168 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 158)
            (pc))) "../System/ugui.c":6632:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 158)
      ; pc falls through to BB 8
(note 168 160 166 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 166 168 167 12 (set (reg/i:SI 0 r0)
        (reg:SI 130 [ <retval> ])) "../System/ugui.c":6657:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ <retval> ])
        (nil)))
(insn 167 166 0 12 (use (reg/i:SI 0 r0)) "../System/ugui.c":6657:1 -1
     (nil))

;; Function UG_ButtonDelete (UG_ButtonDelete, funcdef_no=93, decl_uid=6058, cgraph_uid=94, symbol_order=105)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 25 sets: 2 
;; Following path with 1 sets: 10 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 38.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 18 sets: 12 
;; Following path with 15 sets: 9 
;; Following path with 10 sets: 11 
;; Following path with 2 sets: 13 
starting the processing of deferred insns
rescanning insn with uid = 38.
ending the processing of deferred insns


UG_ButtonDelete

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,6u} r102={1d,13u} r103={1d,12u} r114={1d,1u} r116={1d,2u} r122={2d,15u} r123={1d,2u} r126={1d,1u} r127={4d,1u} r128={1d,5u} r129={1d,3u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r144={1d,1u} r149={1d,2u} r151={1d,4u} 
;;    total ref usage 163{55d,106u,2e} in 100{100 regular + 0 call} insns.
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6660:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":6660:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 4 12 2 (debug_marker) "../System/ugui.c":6661:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":6661:4 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI type (const_int 1 [0x1])) "../System/ugui.c":6661:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":6661:4 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker:BLK) "../System/ugui.c":5502:11 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/ugui.c":5504:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":5504:15 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/ugui.c":5506:4 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":5506:4 -1
     (nil))
(debug_insn 20 19 21 2 (var_location:QI type (const_int 1 [0x1])) "../System/ugui.c":5506:4 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":5506:4 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 24 23 147 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 147 24 25 2 (var_location:SI D#112 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_2(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 25 147 26 2 (set (reg/v/f:SI 114 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_2(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 26 25 27 2 (var_location:SI obj (debug_expr:SI D#112)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 27 26 28 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 28 27 29 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 29 28 30 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 30 29 31 2 (set (reg:SI 123 [ _32 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_2(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 31 30 32 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ _32 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 32 31 33 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 142)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 142)
(note 33 32 34 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 3 (set (reg:SI 122 [ ivtmp.1364 ])
        (reg/v/f:SI 114 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 3 (set (reg:SI 130)
        (plus:SI (reg:SI 123 [ _32 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 123 [ _32 ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 38 36 39 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 122 [ ivtmp.1364 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ obj ])
        (nil)))
(insn 39 38 41 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 39 68 3 (set (reg:SI 126 [ _40 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 68 41 42 4 1753 (nil) [1 uses])
(note 42 68 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 122 [ ivtmp.1364 ])
                (debug_expr:SI D#112))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 44 43 46 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 46 44 47 4 (var_location:SI obj (reg:SI 122 [ ivtmp.1364 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 47 46 48 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 48 47 49 4 (set (reg:SI 116 [ _11 ])
        (zero_extend:SI (mem:QI (reg:SI 122 [ ivtmp.1364 ]) [0 MEM[base: obj_10, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 49 48 50 4 (set (reg:SI 136)
        (and:SI (reg:SI 116 [ _11 ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (nil))
(insn 50 49 51 4 (set (reg:SI 137)
        (zero_extend:SI (subreg:QI (reg:SI 136) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(insn 51 50 52 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(jump_insn 52 51 53 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 62)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 62)
(note 53 52 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 55 54 56 5 (set (reg:SI 138 [ MEM[base: obj_10, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 122 [ ivtmp.1364 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_10, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 56 55 57 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138 [ MEM[base: obj_10, offset: 40B] ])
            (const_int 1 [0x1]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ MEM[base: obj_10, offset: 40B] ])
        (nil)))
(jump_insn 57 56 58 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 62)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 62)
(note 58 57 59 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 6 (set (reg:SI 139 [ MEM[base: obj_10, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 122 [ ivtmp.1364 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_10, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 60 59 61 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139 [ MEM[base: obj_10, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ MEM[base: obj_10, offset: 41B] ])
        (nil)))
(jump_insn 61 60 62 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 110)
(code_label 62 61 63 7 1751 (nil) [2 uses])
(note 63 62 64 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 65 64 66 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 66 65 67 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 67 66 69 7 (set (reg:SI 122 [ ivtmp.1364 ])
        (plus:SI (reg:SI 122 [ ivtmp.1364 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 69 67 70 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ ivtmp.1364 ])
            (reg:SI 126 [ _40 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 70 69 73 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 68)
(note 73 70 5 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 5 73 74 8 (set (reg:SI 127 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":5522:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(note 74 5 75 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 75 74 76 9 (debug_marker) "../System/ugui.c":5513:7 -1
     (nil))
(debug_insn 76 75 78 9 (debug_marker) "../System/ugui.c":5514:7 -1
     (nil))
(insn 78 76 79 9 (set (mem/f:SI (plus:SI (reg:SI 122 [ ivtmp.1364 ])
                (const_int 44 [0x2c])) [10 obj_10->data+0 S4 A32])
        (reg:SI 151)) "../System/ugui.c":5514:17 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 79 78 82 9 (debug_marker) "../System/ugui.c":5515:7 -1
     (nil))
(insn 82 79 83 9 (set (mem:QI (plus:SI (reg:SI 122 [ ivtmp.1364 ])
                (const_int 42 [0x2a])) [0 obj_10->event+0 S1 A16])
        (subreg:QI (reg:SI 149) 0)) "../System/ugui.c":5515:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(debug_insn 83 82 84 9 (debug_marker) "../System/ugui.c":5516:7 -1
     (nil))
(debug_insn 84 83 85 9 (debug_marker) "../System/ugui.c":5517:7 -1
     (nil))
(insn 85 84 87 9 (set (reg:SI 144)
        (const_int 3 [0x3])) "../System/ugui.c":5513:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 85 88 9 (set (mem:HI (reg:SI 122 [ ivtmp.1364 ]) [0 MEM <vector(2) unsigned char> [(unsigned char *)obj_10]+0 S2 A16])
        (subreg:HI (reg:SI 144) 0)) "../System/ugui.c":5513:18 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(debug_insn 88 87 91 9 (debug_marker) "../System/ugui.c":5518:7 -1
     (nil))
(insn 91 88 92 9 (set (mem:HI (plus:SI (reg:SI 122 [ ivtmp.1364 ])
                (const_int 40 [0x28])) [0 MEM <vector(2) unsigned char> [(unsigned char *)obj_10 + 40B]+0 S2 A16])
        (subreg:HI (reg:SI 151) 0)) "../System/ugui.c":5518:17 724 {*thumb2_movhi_vfp}
     (nil))
(debug_insn 92 91 94 9 (debug_marker) "../System/ugui.c":5519:7 -1
     (nil))
(insn 94 92 95 9 (set (mem/f:SI (plus:SI (reg:SI 122 [ ivtmp.1364 ])
                (const_int 4 [0x4])) [14 obj_10->update+0 S4 A32])
        (reg:SI 151)) "../System/ugui.c":5519:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg:SI 122 [ ivtmp.1364 ])
            (nil))))
(debug_insn 95 94 6 9 (debug_marker) "../System/ugui.c":5520:7 -1
     (nil))
(insn 6 95 142 9 (set (reg:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":5520:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(code_label 142 6 141 10 1755 (nil) [1 uses])
(note 141 142 7 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 7 141 146 10 (set (reg:SI 127 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":5522:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(code_label 146 7 145 11 1756 (nil) [1 uses])
(note 145 146 8 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 8 145 98 11 (set (reg:SI 127 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":5522:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 98 8 99 11 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 99 98 100 11 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 100 99 101 11 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 101 100 102 11 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 102 101 103 11 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6661:11 -1
     (nil))
(debug_insn 103 102 104 11 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6661:11 -1
     (nil))
(debug_insn 104 103 105 11 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6661:11 -1
     (nil))
(debug_insn 105 104 106 11 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6661:11 -1
     (nil))
(debug_insn 106 105 110 11 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6661:11 -1
     (nil))
      ; pc falls through to BB 13
(code_label 110 106 111 12 1752 (nil) [1 uses])
(note 111 110 112 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 112 111 113 12 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 113 112 114 12 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 114 113 115 12 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 115 114 116 12 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 116 115 117 12 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 117 116 118 12 (var_location:SI obj (reg:SI 122 [ ivtmp.1364 ])) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 118 117 119 12 (debug_marker) "../System/ugui.c":5509:4 -1
     (nil))
(debug_insn 119 118 120 12 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 120 119 121 12 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 121 120 122 12 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 122 121 123 12 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 123 122 124 12 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 124 123 125 12 (var_location:SI obj (reg:SI 122 [ ivtmp.1364 ])) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 125 124 126 12 (debug_marker) "../System/ugui.c":5512:7 -1
     (nil))
(insn 126 125 128 12 (set (reg:SI 149)
        (and:SI (reg:SI 116 [ _11 ])
            (const_int 40 [0x28]))) "../System/ugui.c":5512:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _11 ])
        (nil)))
(insn 128 126 129 12 (set (reg:SI 151)
        (zero_extend:SI (subreg:QI (reg:SI 149) 0))) "../System/ugui.c":5512:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 129 128 130 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 151)
            (const_int 0 [0]))) "../System/ugui.c":5512:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 130 129 138 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 146)
            (pc))) "../System/ugui.c":5512:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 21474844 (nil)))
 -> 146)
      ; pc falls through to BB 9
(note 138 130 136 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 136 138 137 13 (set (reg/i:SI 0 r0)
        (reg:SI 127 [ <retval> ])) "../System/ugui.c":6662:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ <retval> ])
        (nil)))
(insn 137 136 0 13 (use (reg/i:SI 0 r0)) "../System/ugui.c":6662:1 -1
     (nil))

;; Function UG_ButtonHide (UG_ButtonHide, funcdef_no=95, decl_uid=6064, cgraph_uid=96, symbol_order=107)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 22 sets: 2 
;; Following path with 1 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 34.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 38 sets: 10 
deferring rescan insn with uid = 6.
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 6.
rescanning insn with uid = 34.
ending the processing of deferred insns


UG_ButtonHide

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r117={1d,1u} r118={1d,3u} r120={1d,2u} r128={2d,14u} r129={1d,2u} r130={1d,1u} r131={3d,1u} r132={1d,4u} r133={1d,2u} r134={1d,1u} r136={1d,1u,1e} r137={1d,1u,1e} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,3u} r153={1d,1u} r155={1d,1u} 
;;    total ref usage 155{56d,97u,2e} in 92{92 regular + 0 call} insns.
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:SI 132 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6678:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 133 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":6678:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 4 11 2 (debug_marker) "../System/ugui.c":6679:4 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":6679:15 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/ugui.c":6680:4 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":6680:15 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/ugui.c":6682:4 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SI wnd (reg/v/f:SI 132 [ wnd ])) "../System/ugui.c":6682:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:QI type (const_int 1 [0x1])) "../System/ugui.c":6682:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI id (subreg:QI (reg/v:SI 133 [ id ]) 0)) "../System/ugui.c":6682:4 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 20 19 129 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 129 20 21 2 (var_location:SI D#116 (mem/f:SI (plus:SI (reg/v/f:SI 132 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_9(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 21 129 22 2 (set (reg/v/f:SI 117 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 132 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_9(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 22 21 23 2 (var_location:SI obj (debug_expr:SI D#116)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 129 [ _34 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 132 [ wnd ]) [0 wnd_9(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 132 [ wnd ])
        (nil)))
(insn 27 26 28 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _34 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 128)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 128)
(note 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 3 (set (reg:SI 128 [ ivtmp.1382 ])
        (reg/v/f:SI 117 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 3 (set (reg:SI 134)
        (plus:SI (reg:SI 129 [ _34 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 129 [ _34 ])
        (nil)))
(insn 32 31 34 3 (set (reg:SI 136)
        (zero_extend:SI (subreg:QI (reg:SI 134) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(insn 34 32 35 3 (set (reg/f:SI 137)
        (plus:SI (reg:SI 128 [ ivtmp.1382 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ obj ])
        (nil)))
(insn 35 34 37 3 (set (reg:SI 139)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 64 3 (set (reg:SI 130 [ _39 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 139) 0))
                (sign_extend:SI (subreg:HI (reg:SI 136) 0)))
            (reg/f:SI 137))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_DEAD (reg/f:SI 137)
            (expr_list:REG_DEAD (reg:SI 136)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 136) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 137))
                    (nil))))))
(code_label 64 37 38 4 1772 (nil) [1 uses])
(note 38 64 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 128 [ ivtmp.1382 ])
                (debug_expr:SI D#116))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 40 39 42 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 42 40 43 4 (var_location:SI obj (reg:SI 128 [ ivtmp.1382 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 43 42 44 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 44 43 45 4 (set (reg:SI 120 [ _21 ])
        (zero_extend:SI (mem:QI (reg:SI 128 [ ivtmp.1382 ]) [0 MEM[base: obj_20, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 45 44 46 4 (set (reg:SI 140)
        (and:SI (reg:SI 120 [ _21 ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (nil))
(insn 46 45 47 4 (set (reg:SI 141)
        (zero_extend:SI (subreg:QI (reg:SI 140) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(insn 47 46 48 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(jump_insn 48 47 49 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 58)
(note 49 48 50 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 51 50 52 5 (set (reg:SI 142 [ MEM[base: obj_20, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 128 [ ivtmp.1382 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_20, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 52 51 53 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 142 [ MEM[base: obj_20, offset: 40B] ])
            (const_int 1 [0x1]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ MEM[base: obj_20, offset: 40B] ])
        (nil)))
(jump_insn 53 52 54 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 58)
(note 54 53 55 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 6 (set (reg:SI 143 [ MEM[base: obj_20, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 128 [ ivtmp.1382 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_20, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 56 55 57 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 143 [ MEM[base: obj_20, offset: 41B] ])
            (reg/v:SI 133 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ MEM[base: obj_20, offset: 41B] ])
        (nil)))
(jump_insn 57 56 58 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 78)
(code_label 58 57 59 7 1770 (nil) [2 uses])
(note 59 58 60 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 60 59 61 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 61 60 62 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 63 62 65 7 (set (reg:SI 128 [ ivtmp.1382 ])
        (plus:SI (reg:SI 128 [ ivtmp.1382 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 65 63 66 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 128 [ ivtmp.1382 ])
            (reg:SI 130 [ _39 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 66 65 124 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 64)
(note 124 66 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 124 128 8 (set (reg:SI 131 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6683:30 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 128 7 127 9 1773 (nil) [1 uses])
(note 127 128 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 127 78 9 (set (reg:SI 131 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6683:30 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 78 5 79 10 1771 (nil) [1 uses])
(note 79 78 80 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 80 79 81 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6682:10 -1
     (nil))
(debug_insn 81 80 82 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6682:10 -1
     (nil))
(debug_insn 82 81 83 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6682:10 -1
     (nil))
(debug_insn 83 82 84 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6682:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6682:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:SI obj (reg:SI 128 [ ivtmp.1382 ])) "../System/ugui.c":6682:10 -1
     (nil))
(debug_insn 86 85 87 10 (debug_marker) "../System/ugui.c":6683:4 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6682:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6682:10 -1
     (nil))
(debug_insn 89 88 90 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6682:10 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6682:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6682:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:SI obj (reg:SI 128 [ ivtmp.1382 ])) "../System/ugui.c":6682:10 -1
     (nil))
(debug_insn 93 92 94 10 (debug_marker) "../System/ugui.c":6685:4 -1
     (nil))
(insn 94 93 95 10 (set (reg/v/f:SI 118 [ btn ])
        (mem/f:SI (plus:SI (reg:SI 128 [ ivtmp.1382 ])
                (const_int 44 [0x2c])) [10 obj_20->data+0 S4 A32])) "../System/ugui.c":6685:8 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 95 94 96 10 (var_location:SI btn (reg/v/f:SI 118 [ btn ])) "../System/ugui.c":6685:8 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":6687:4 -1
     (nil))
(insn 97 96 99 10 (set (reg:SI 146 [ btn_12->state ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 118 [ btn ]) [0 btn_12->state+0 S1 A32]))) "../System/ugui.c":6687:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 99 97 101 10 (set (reg:SI 147)
        (and:SI (reg:SI 146 [ btn_12->state ])
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":6687:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ btn_12->state ])
        (nil)))
(insn 101 99 102 10 (set (mem:QI (reg/v/f:SI 118 [ btn ]) [0 btn_12->state+0 S1 A32])
        (subreg:QI (reg:SI 147) 0)) "../System/ugui.c":6687:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg/v/f:SI 118 [ btn ])
            (nil))))
(debug_insn 102 101 103 10 (debug_marker) "../System/ugui.c":6688:4 -1
     (nil))
(insn 103 102 105 10 (set (reg:SI 149)
        (const_int 0 [0])) "../System/ugui.c":6688:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 103 106 10 (set (mem:QI (plus:SI (reg:SI 128 [ ivtmp.1382 ])
                (const_int 1 [0x1])) [0 obj_20->touch_state+0 S1 A8])
        (subreg:QI (reg:SI 149) 0)) "../System/ugui.c":6688:21 263 {*arm_movqi_insn}
     (nil))
(debug_insn 106 105 109 10 (debug_marker) "../System/ugui.c":6689:4 -1
     (nil))
(insn 109 106 110 10 (set (mem:QI (plus:SI (reg:SI 128 [ ivtmp.1382 ])
                (const_int 42 [0x2a])) [0 obj_20->event+0 S1 A16])
        (subreg:QI (reg:SI 149) 0)) "../System/ugui.c":6689:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(debug_insn 110 109 111 10 (debug_marker) "../System/ugui.c":6690:4 -1
     (nil))
(debug_insn 111 110 112 10 (debug_marker) "../System/ugui.c":6691:4 -1
     (nil))
(insn 112 111 114 10 (set (reg:SI 153)
        (and:SI (reg:SI 120 [ _21 ])
            (const_int -9 [0xfffffffffffffff7]))) "../System/ugui.c":6690:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _21 ])
        (nil)))
(insn 114 112 116 10 (set (reg:SI 155)
        (ior:SI (reg:SI 153)
            (const_int 32 [0x20]))) "../System/ugui.c":6691:15 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))
(insn 116 114 117 10 (set (mem:QI (reg:SI 128 [ ivtmp.1382 ]) [0 obj_20->state+0 S1 A32])
        (subreg:QI (reg:SI 155) 0)) "../System/ugui.c":6691:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg:SI 128 [ ivtmp.1382 ])
            (nil))))
(debug_insn 117 116 6 10 (debug_marker) "../System/ugui.c":6693:4 -1
     (nil))
(insn 6 117 69 10 (set (reg:SI 131 [ <retval> ])
        (reg:SI 149)) "../System/ugui.c":6693:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(debug_insn 69 6 70 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6682:10 -1
     (nil))
(debug_insn 70 69 71 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6682:10 -1
     (nil))
(debug_insn 71 70 72 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6682:10 -1
     (nil))
(debug_insn 72 71 73 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6682:10 -1
     (nil))
(debug_insn 73 72 74 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6682:10 -1
     (nil))
(debug_insn 74 73 123 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6682:10 -1
     (nil))
(note 123 74 121 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 121 123 122 11 (set (reg/i:SI 0 r0)
        (reg:SI 131 [ <retval> ])) "../System/ugui.c":6694:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ <retval> ])
        (nil)))
(insn 122 121 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":6694:1 -1
     (nil))

;; Function UG_ButtonSetStyle (UG_ButtonSetStyle, funcdef_no=102, decl_uid=6092, cgraph_uid=103, symbol_order=114)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 33 count 28 (  1.2)


UG_ButtonSetStyle

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 209
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,23u} r13={1d,23u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={10d,10u} r102={1d,23u} r103={1d,22u} r114={5d,6u} r115={1d,2u} r117={2d,1u} r122={1d,2u} r124={1d,6u} r126={1d,2u} r130={1d,2u} r137={1d,1u} r138={2d,11u} r139={3d,1u} r140={1d,4u} r141={1d,2u} r142={1d,5u} r143={1d,1u} r145={1d,1u,1e} r146={1d,1u,1e} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r168={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r174={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r182={1d,1u} r184={1d,1u} 
;;    total ref usage 268{86d,180u,2e} in 137{137 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 22 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 122 126 140 141 142
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 122 126 140 141 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 126 141 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 126 141 142

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 126 141 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 126
;; lr  def 	 137 138 143 145 146 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 126 141 142
;; live  gen 	 137 138 143 145 146 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138 141 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138 141 142

( 3 7 )->[4]->( 5 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(7){ }u28(13){ }u29(102){ }u30(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138 141 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  def 	 100 [cc] 130 149 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138 141 142
;; live  gen 	 100 [cc] 130 149 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u39(7){ }u40(13){ }u41(102){ }u42(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  def 	 100 [cc] 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142
;; live  gen 	 100 [cc] 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142

( 5 )->[6]->( 23 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 141
;; lr  def 	 100 [cc] 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142
;; live  gen 	 100 [cc] 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142

( 5 4 6 )->[7]->( 4 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u54(7){ }u55(13){ }u56(102){ }u57(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138 141 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138
;; lr  def 	 100 [cc] 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138 141 142
;; live  gen 	 100 [cc] 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138 141 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138 141 142

( 7 )->[8]->( 25 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u62(7){ }u63(13){ }u64(102){ }u65(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139

( 23 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 114 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  gen 	 114 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142

( 9 23 )->[10]->( 12 13 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u72(7){ }u73(13){ }u74(102){ }u75(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 100 [cc] 154 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  gen 	 100 [cc] 154 156
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142

( 10 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u81(7){ }u82(13){ }u83(102){ }u84(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 114 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  gen 	 114 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142

( 12 10 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u87(7){ }u88(13){ }u89(102){ }u90(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 100 [cc] 158 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  gen 	 100 [cc] 158 160
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142

( 13 )->[14]->( 18 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u96(7){ }u97(13){ }u98(102){ }u99(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 114 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
;; live  gen 	 114 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142

( 13 )->[15]->( 16 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u102(7){ }u103(13){ }u104(102){ }u105(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 100 [cc] 162 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  gen 	 100 [cc] 162 164
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142

( 15 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u111(7){ }u112(13){ }u113(102){ }u114(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 114 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
;; live  gen 	 114 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142

( 15 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u117(7){ }u118(13){ }u119(102){ }u120(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 124
;; lr  def 	 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  gen 	 166
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142

( 14 16 17 )->[18]->( 19 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u125(7){ }u126(13){ }u127(102){ }u128(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 100 [cc] 168 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
;; live  gen 	 100 [cc] 168 170
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138

( 18 )->[19]->( 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u134(7){ }u135(13){ }u136(102){ }u137(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 117 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138
;; live  gen 	 117 171
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 130 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 130 138

( 18 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u140(7){ }u141(13){ }u142(102){ }u143(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 117 172
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138
;; live  gen 	 117 172
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 130 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 130 138

( 19 20 )->[21]->( 25 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u146(7){ }u147(13){ }u148(102){ }u149(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 130 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 130 138
;; lr  def 	 139 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 130 138
;; live  gen 	 139 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139

( 2 )->[22]->( 25 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u157(7){ }u158(13){ }u159(102){ }u160(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139

( 6 )->[23]->( 9 10 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u161(7){ }u162(13){ }u163(102){ }u164(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 138 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 142
;; lr  def 	 100 [cc] 114 115 124 178 179 180 182 184
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 138 142
;; live  gen 	 100 [cc] 114 115 124 178 179 180 182 184
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142

( 22 8 21 )->[25]->( 1 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u183(7){ }u184(13){ }u185(102){ }u186(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 25 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u189(0){ }u190(7){ }u191(13){ }u192(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 29 to worklist
  Adding insn 49 to worklist
  Adding insn 54 to worklist
  Adding insn 58 to worklist
  Adding insn 67 to worklist
  Adding insn 81 to worklist
  Adding insn 93 to worklist
  Adding insn 107 to worklist
  Adding insn 119 to worklist
  Adding insn 127 to worklist
  Adding insn 146 to worklist
  Adding insn 142 to worklist
  Adding insn 193 to worklist
  Adding insn 186 to worklist
  Adding insn 200 to worklist
Finished finding needed instructions:
processing block 25 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 199 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
  Adding insn 7 to worklist
  Adding insn 144 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 130 138
  Adding insn 131 to worklist
  Adding insn 130 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 130 138
  Adding insn 138 to worklist
  Adding insn 137 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 123 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
  Adding insn 97 to worklist
  Adding insn 96 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
  Adding insn 111 to worklist
  Adding insn 110 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
  Adding insn 117 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
  Adding insn 106 to worklist
  Adding insn 105 to worklist
  Adding insn 103 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 89 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
  Adding insn 85 to worklist
  Adding insn 84 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 77 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
  Adding insn 74 to worklist
  Adding insn 73 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
  Adding insn 192 to worklist
  Adding insn 191 to worklist
  Adding insn 189 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
  Adding insn 181 to worklist
  Adding insn 180 to worklist
  Adding insn 178 to worklist
  Adding insn 175 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
  Adding insn 8 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138 141 142
  Adding insn 66 to worklist
  Adding insn 64 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142
  Adding insn 57 to worklist
  Adding insn 56 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142
  Adding insn 53 to worklist
  Adding insn 52 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138 141 142
  Adding insn 38 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
  Adding insn 6 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 126 141 142
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 22 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 33 count 25 (    1)
;; Following path with 23 sets: 2 
;; Following path with 7 sets: 22 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 29 sets: 23 
;; Following path with 3 sets: 9 
;; Following path with 5 sets: 10 
;; Following path with 3 sets: 12 
;; Following path with 5 sets: 13 
;; Following path with 5 sets: 15 
;; Following path with 3 sets: 17 
;; Following path with 3 sets: 16 
;; Following path with 3 sets: 14 
;; Following path with 5 sets: 18 
;; Following path with 3 sets: 20 
;; Following path with 3 sets: 19 
;; Following path with 6 sets: 21 
;; Following path with 2 sets: 25 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_ButtonSetStyle

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,23u} r13={1d,23u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={10d,10u} r102={1d,23u} r103={1d,22u} r114={5d,6u} r115={1d,2u} r117={2d,1u} r122={1d,1u} r124={1d,6u} r126={1d,2u} r130={1d,2u} r137={1d,1u} r138={2d,12u} r139={3d,1u} r140={1d,4u} r141={1d,2u} r142={1d,5u} r143={1d,1u} r145={1d,1u,1e} r146={1d,1u,1e} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r168={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r174={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r182={1d,1u} r184={1d,1u} 
;;    total ref usage 268{86d,180u,2e} in 137{137 regular + 0 call} insns.
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:SI 140 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6787:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 141 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":6787:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 142 [ style ])
        (reg:SI 2 r2 [ style ])) "../System/ugui.c":6787:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ style ])
        (nil)))
(note 5 4 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 5 12 2 (debug_marker) "../System/ugui.c":6788:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":6788:15 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":6789:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":6789:15 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":6791:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 140 [ wnd ])) "../System/ugui.c":6791:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 1 [0x1])) "../System/ugui.c":6791:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 141 [ id ]) 0)) "../System/ugui.c":6791:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 206 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 206 21 22 2 (var_location:SI D#130 (mem/f:SI (plus:SI (reg/v/f:SI 140 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_28(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 206 23 2 (set (reg/v/f:SI 122 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 140 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_28(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#130)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 126 [ _41 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 140 [ wnd ]) [0 wnd_28(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 140 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 126 [ _41 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 205)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 205)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 138 [ ivtmp.1445 ])
        (reg/v/f:SI 122 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 143)
        (plus:SI (reg:SI 126 [ _41 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 126 [ _41 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 145)
        (zero_extend:SI (subreg:QI (reg:SI 143) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 146)
        (plus:SI (reg:SI 138 [ ivtmp.1445 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 122 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 148)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 65 3 (set (reg:SI 137 [ _72 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 148) 0))
                (sign_extend:SI (subreg:HI (reg:SI 145) 0)))
            (reg/f:SI 146))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg/f:SI 146)
            (expr_list:REG_DEAD (reg:SI 145)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 145) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 146))
                    (nil))))))
(code_label 65 38 39 4 1837 (nil) [1 uses])
(note 39 65 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 138 [ ivtmp.1445 ])
                (debug_expr:SI D#130))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 138 [ ivtmp.1445 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 46 4 (set (reg:SI 130 [ _49 ])
        (zero_extend:SI (mem:QI (reg:SI 138 [ ivtmp.1445 ]) [0 MEM[base: obj_48, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 46 45 47 4 (set (reg:SI 149)
        (and:SI (reg:SI 130 [ _49 ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (nil))
(insn 47 46 48 4 (set (reg:SI 150)
        (zero_extend:SI (subreg:QI (reg:SI 149) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(insn 48 47 49 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 150)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(jump_insn 49 48 50 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 59)
(note 50 49 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 52 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 52 51 53 5 (set (reg:SI 151 [ MEM[base: obj_48, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 138 [ ivtmp.1445 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_48, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 53 52 54 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 151 [ MEM[base: obj_48, offset: 40B] ])
            (const_int 1 [0x1]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151 [ MEM[base: obj_48, offset: 40B] ])
        (nil)))
(jump_insn 54 53 55 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 59)
(note 55 54 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 56 55 57 6 (set (reg:SI 152 [ MEM[base: obj_48, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 138 [ ivtmp.1445 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_48, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 57 56 58 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 152 [ MEM[base: obj_48, offset: 41B] ])
            (reg/v:SI 141 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 152 [ MEM[base: obj_48, offset: 41B] ])
        (nil)))
(jump_insn 58 57 59 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 159)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 159)
(code_label 59 58 60 7 1835 (nil) [2 uses])
(note 60 59 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 62 61 63 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 63 62 64 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 64 63 66 7 (set (reg:SI 138 [ ivtmp.1445 ])
        (plus:SI (reg:SI 138 [ ivtmp.1445 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 66 64 67 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137 [ _72 ])
            (reg:SI 138 [ ivtmp.1445 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 67 66 70 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 65)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 65)
(note 70 67 8 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 8 70 188 8 (set (reg:SI 139 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6792:30 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 25
(code_label 188 8 71 9 1844 (nil) [1 uses])
(note 71 188 72 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 72 71 73 9 (debug_marker) "../System/ugui.c":6801:7 -1
     (nil))
(insn 73 72 74 9 (set (reg:SI 153)
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 8 [0x8]))) "../System/ugui.c":6801:18 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 74 73 194 9 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 153) 0))) "../System/ugui.c":6801:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))
(code_label 194 74 75 10 1845 (nil) [0 uses])
(note 75 194 76 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 77 10 (debug_marker) "../System/ugui.c":6803:4 -1
     (nil))
(insn 77 76 79 10 (set (reg:SI 154)
        (and:SI (reg/v:SI 142 [ style ])
            (const_int 16 [0x10]))) "../System/ugui.c":6803:7 90 {*arm_andsi3_insn}
     (nil))
(insn 79 77 80 10 (set (reg:SI 156)
        (zero_extend:SI (subreg:QI (reg:SI 154) 0))) "../System/ugui.c":6803:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 80 79 81 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 156)
            (const_int 0 [0]))) "../System/ugui.c":6803:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(jump_insn 81 80 82 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 86)
            (pc))) "../System/ugui.c":6803:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 86)
(note 82 81 83 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 12 (debug_marker) "../System/ugui.c":6805:7 -1
     (nil))
(insn 84 83 85 12 (set (reg:SI 157)
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 16 [0x10]))) "../System/ugui.c":6805:18 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 85 84 86 12 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 157) 0))) "../System/ugui.c":6805:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(code_label 86 85 87 13 1838 (nil) [1 uses])
(note 87 86 88 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 87 89 13 (debug_marker) "../System/ugui.c":6807:4 -1
     (nil))
(insn 89 88 91 13 (set (reg:SI 158)
        (and:SI (reg/v:SI 142 [ style ])
            (const_int 2 [0x2]))) "../System/ugui.c":6807:7 90 {*arm_andsi3_insn}
     (nil))
(insn 91 89 92 13 (set (reg:SI 160)
        (zero_extend:SI (subreg:QI (reg:SI 158) 0))) "../System/ugui.c":6807:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(insn 92 91 93 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0]))) "../System/ugui.c":6807:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(jump_insn 93 92 94 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 100)
            (pc))) "../System/ugui.c":6807:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 100)
(note 94 93 95 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 95 94 96 14 (debug_marker) "../System/ugui.c":6809:7 -1
     (nil))
(insn 96 95 97 14 (set (reg:SI 161)
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 2 [0x2]))) "../System/ugui.c":6809:18 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 97 96 100 14 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 161) 0))) "../System/ugui.c":6809:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
      ; pc falls through to BB 18
(code_label 100 97 101 15 1839 (nil) [1 uses])
(note 101 100 102 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 102 101 103 15 (debug_marker) "../System/ugui.c":6811:9 -1
     (nil))
(insn 103 102 105 15 (set (reg:SI 162)
        (and:SI (reg/v:SI 142 [ style ])
            (const_int 4 [0x4]))) "../System/ugui.c":6811:12 90 {*arm_andsi3_insn}
     (nil))
(insn 105 103 106 15 (set (reg:SI 164)
        (zero_extend:SI (subreg:QI (reg:SI 162) 0))) "../System/ugui.c":6811:12 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(insn 106 105 107 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0]))) "../System/ugui.c":6811:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(jump_insn 107 106 108 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 114)
            (pc))) "../System/ugui.c":6811:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 114)
(note 108 107 109 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 109 108 110 16 (debug_marker) "../System/ugui.c":6813:7 -1
     (nil))
(insn 110 109 111 16 (set (reg:SI 165)
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 4 [0x4]))) "../System/ugui.c":6813:18 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 111 110 114 16 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 165) 0))) "../System/ugui.c":6813:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
      ; pc falls through to BB 18
(code_label 114 111 115 17 1841 (nil) [1 uses])
(note 115 114 116 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 116 115 117 17 (debug_marker) "../System/ugui.c":6817:7 -1
     (nil))
(insn 117 116 119 17 (set (reg:SI 166)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -3 [0xfffffffffffffffd]))) "../System/ugui.c":6817:18 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 119 117 120 17 (set (mem:QI (reg/v/f:SI 124 [ btn ]) [0 btn_32->state+0 S1 A32])
        (subreg:QI (reg:SI 166) 0)) "../System/ugui.c":6817:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(code_label 120 119 121 18 1840 (nil) [0 uses])
(note 121 120 122 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 122 121 123 18 (debug_marker) "../System/ugui.c":6821:4 -1
     (nil))
(insn 123 122 125 18 (set (reg:SI 168)
        (and:SI (reg/v:SI 142 [ style ])
            (const_int 1 [0x1]))) "../System/ugui.c":6821:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 142 [ style ])
        (nil)))
(insn 125 123 126 18 (set (reg:SI 170)
        (zero_extend:SI (subreg:QI (reg:SI 168) 0))) "../System/ugui.c":6821:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(insn 126 125 127 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0]))) "../System/ugui.c":6821:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))
(jump_insn 127 126 128 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 134)
            (pc))) "../System/ugui.c":6821:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 134)
(note 128 127 129 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 19 (debug_marker) "../System/ugui.c":6823:7 -1
     (nil))
(insn 130 129 131 19 (set (reg:SI 171)
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 1 [0x1]))) "../System/ugui.c":6823:18 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 131 130 134 19 (set (reg:SI 117 [ _14 ])
        (zero_extend:SI (subreg:QI (reg:SI 171) 0))) "../System/ugui.c":6823:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
      ; pc falls through to BB 21
(code_label 134 131 135 20 1842 (nil) [1 uses])
(note 135 134 136 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 136 135 137 20 (debug_marker) "../System/ugui.c":6827:7 -1
     (nil))
(insn 137 136 138 20 (set (reg:SI 172)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":6827:18 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 138 137 139 20 (set (reg:SI 117 [ _14 ])
        (zero_extend:SI (subreg:QI (reg:SI 172) 0))) "../System/ugui.c":6827:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 172)
        (nil)))
(code_label 139 138 140 21 1843 (nil) [0 uses])
(note 140 139 142 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 142 140 143 21 (set (mem:QI (plus:SI (reg/v/f:SI 124 [ btn ])
                (const_int 1 [0x1])) [0 btn_32->style+0 S1 A8])
        (subreg/s/v:QI (reg:SI 117 [ _14 ]) 0)) 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 124 [ btn ])
        (expr_list:REG_DEAD (reg:SI 117 [ _14 ])
            (nil))))
(debug_insn 143 142 144 21 (debug_marker) "../System/ugui.c":6829:4 -1
     (nil))
(insn 144 143 146 21 (set (reg:SI 174)
        (ior:SI (reg:SI 130 [ _49 ])
            (const_int 96 [0x60]))) "../System/ugui.c":6829:15 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _49 ])
        (nil)))
(insn 146 144 147 21 (set (mem:QI (reg:SI 138 [ ivtmp.1445 ]) [0 obj_48->state+0 S1 A32])
        (subreg:QI (reg:SI 174) 0)) "../System/ugui.c":6829:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_DEAD (reg:SI 138 [ ivtmp.1445 ])
            (nil))))
(debug_insn 147 146 7 21 (debug_marker) "../System/ugui.c":6831:4 -1
     (nil))
(insn 7 147 205 21 (set (reg:SI 139 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6831:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 25
(code_label 205 7 204 22 1846 (nil) [1 uses])
(note 204 205 6 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 6 204 150 22 (set (reg:SI 139 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":6792:30 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 150 6 151 22 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6791:10 -1
     (nil))
(debug_insn 151 150 152 22 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6791:10 -1
     (nil))
(debug_insn 152 151 153 22 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6791:10 -1
     (nil))
(debug_insn 153 152 154 22 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6791:10 -1
     (nil))
(debug_insn 154 153 155 22 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6791:10 -1
     (nil))
(debug_insn 155 154 159 22 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6791:10 -1
     (nil))
      ; pc falls through to BB 25
(code_label 159 155 160 23 1836 (nil) [1 uses])
(note 160 159 161 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 161 160 162 23 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6791:10 -1
     (nil))
(debug_insn 162 161 163 23 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6791:10 -1
     (nil))
(debug_insn 163 162 164 23 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6791:10 -1
     (nil))
(debug_insn 164 163 165 23 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6791:10 -1
     (nil))
(debug_insn 165 164 166 23 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6791:10 -1
     (nil))
(debug_insn 166 165 167 23 (var_location:SI obj (reg:SI 138 [ ivtmp.1445 ])) "../System/ugui.c":6791:10 -1
     (nil))
(debug_insn 167 166 168 23 (debug_marker) "../System/ugui.c":6792:4 -1
     (nil))
(debug_insn 168 167 169 23 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6791:10 -1
     (nil))
(debug_insn 169 168 170 23 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6791:10 -1
     (nil))
(debug_insn 170 169 171 23 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6791:10 -1
     (nil))
(debug_insn 171 170 172 23 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6791:10 -1
     (nil))
(debug_insn 172 171 173 23 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6791:10 -1
     (nil))
(debug_insn 173 172 174 23 (var_location:SI obj (reg:SI 138 [ ivtmp.1445 ])) "../System/ugui.c":6791:10 -1
     (nil))
(debug_insn 174 173 175 23 (debug_marker) "../System/ugui.c":6794:4 -1
     (nil))
(insn 175 174 176 23 (set (reg/v/f:SI 124 [ btn ])
        (mem/f:SI (plus:SI (reg:SI 138 [ ivtmp.1445 ])
                (const_int 44 [0x2c])) [10 obj_48->data+0 S4 A32])) "../System/ugui.c":6794:8 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 176 175 177 23 (var_location:SI btn (reg/v/f:SI 124 [ btn ])) "../System/ugui.c":6794:8 -1
     (nil))
(debug_insn 177 176 178 23 (debug_marker) "../System/ugui.c":6797:4 -1
     (nil))
(insn 178 177 180 23 (set (reg:SI 178 [ btn_32->style ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 124 [ btn ])
                    (const_int 1 [0x1])) [0 btn_32->style+0 S1 A8]))) "../System/ugui.c":6797:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 180 178 181 23 (set (reg:SI 179)
        (and:SI (reg:SI 178 [ btn_32->style ])
            (const_int -31 [0xffffffffffffffe1]))) "../System/ugui.c":6797:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 178 [ btn_32->style ])
        (nil)))
(insn 181 180 182 23 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 179) 0))) "../System/ugui.c":6797:15 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(debug_insn 182 181 183 23 (debug_marker) "../System/ugui.c":6798:4 -1
     (nil))
(insn 183 182 184 23 (set (reg:SI 115 [ _3 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 124 [ btn ]) [0 btn_32->state+0 S1 A32]))) "../System/ugui.c":6798:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 184 183 186 23 (set (reg:SI 180)
        (ior:SI (reg:SI 115 [ _3 ])
            (const_int 2 [0x2]))) "../System/ugui.c":6798:15 106 {*iorsi3_insn}
     (nil))
(insn 186 184 187 23 (set (mem:QI (reg/v/f:SI 124 [ btn ]) [0 btn_32->state+0 S1 A32])
        (subreg:QI (reg:SI 180) 0)) "../System/ugui.c":6798:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))
(debug_insn 187 186 189 23 (debug_marker) "../System/ugui.c":6799:4 -1
     (nil))
(insn 189 187 191 23 (set (reg:SI 182)
        (and:SI (reg/v:SI 142 [ style ])
            (const_int 8 [0x8]))) "../System/ugui.c":6799:7 90 {*arm_andsi3_insn}
     (nil))
(insn 191 189 192 23 (set (reg:SI 184)
        (zero_extend:SI (subreg:QI (reg:SI 182) 0))) "../System/ugui.c":6799:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 182)
        (nil)))
(insn 192 191 193 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 184)
            (const_int 0 [0]))) "../System/ugui.c":6799:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 184)
        (nil)))
(jump_insn 193 192 201 23 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 188)
            (pc))) "../System/ugui.c":6799:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 188)
      ; pc falls through to BB 10
(note 201 193 199 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 199 201 200 25 (set (reg/i:SI 0 r0)
        (reg:SI 139 [ <retval> ])) "../System/ugui.c":6832:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139 [ <retval> ])
        (nil)))
(insn 200 199 0 25 (use (reg/i:SI 0 r0)) "../System/ugui.c":6832:1 -1
     (nil))

;; Function UG_ButtonGetForeColor (UG_ButtonGetForeColor, funcdef_no=106, decl_uid=6107, cgraph_uid=107, symbol_order=118)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 25 sets: 2 
;; Following path with 9 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 19 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_ButtonGetForeColor

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r113={1d,1u} r123={2d,12u} r124={1d,2u} r126={1d,1u} r127={3d,2u} r128={1d,5u} r129={1d,2u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} 
;;    total ref usage 140{51d,87u,2e} in 84{84 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6880:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":6880:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../System/ugui.c":6881:4 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":6881:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":6882:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":6882:15 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":6883:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI c (const_int 0 [0])) "../System/ugui.c":6883:13 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":6885:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":6885:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 1 [0x1])) "../System/ugui.c":6885:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":6885:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 113 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 113 21 22 2 (var_location:SI D#138 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 113 23 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#138)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 114 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(debug_insn 114 26 27 2 (var_location:SI D#139 (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) -1
     (nil))
(insn 27 114 28 2 (set (reg:SI 124 [ _24 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _24 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 112)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 112)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 123 [ ivtmp.1481 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 130)
        (plus:SI (reg:SI 124 [ _24 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _24 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 123 [ ivtmp.1481 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 66 3 (set (reg:SI 126 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 66 38 39 4 1885 (nil) [1 uses])
(note 39 66 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1481 ])
                (debug_expr:SI D#138))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 123 [ ivtmp.1481 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 47 4 (set (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1481 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 45 48 4 (set (reg:SI 138)
        (and:SI (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1481 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 53 55 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 1 [0x1]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1481 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 81)
(code_label 60 59 61 7 1883 (nil) [2 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 65 64 67 7 (set (reg:SI 123 [ ivtmp.1481 ])
        (plus:SI (reg:SI 123 [ ivtmp.1481 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1481 ])
            (reg:SI 126 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 108 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 66)
(note 108 68 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 108 112 8 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6883:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 112 6 111 9 1886 (nil) [1 uses])
(note 111 112 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 111 71 9 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6883:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 71 5 72 9 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6885:10 -1
     (nil))
(debug_insn 72 71 73 9 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6885:10 -1
     (nil))
(debug_insn 73 72 74 9 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6885:10 -1
     (nil))
(debug_insn 74 73 75 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6885:10 -1
     (nil))
(debug_insn 75 74 76 9 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6885:10 -1
     (nil))
(debug_insn 76 75 77 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6885:10 -1
     (nil))
(debug_insn 77 76 78 9 (var_location:SI c (debug_expr:SI D#139)) -1
     (nil))
(debug_insn 78 77 81 9 (debug_marker) "../System/ugui.c":6891:4 -1
     (nil))
      ; pc falls through to BB 11
(code_label 81 78 82 10 1884 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6885:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6885:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6885:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6885:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6885:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1481 ])) "../System/ugui.c":6885:10 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../System/ugui.c":6886:4 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6885:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6885:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6885:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6885:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6885:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1481 ])) "../System/ugui.c":6885:10 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":6888:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI btn (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1481 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":6888:11 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../System/ugui.c":6889:7 -1
     (nil))
(insn 99 98 100 10 (set (reg/f:SI 143 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1481 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":6889:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1481 ])
        (nil)))
(insn 100 99 101 10 (set (reg/v:SI 127 [ <retval> ])
        (mem:SI (plus:SI (reg/f:SI 143 [ obj_11->data ])
                (const_int 4 [0x4])) [1 btn_6->fc+0 S4 A32])) "../System/ugui.c":6889:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ obj_11->data ])
        (nil)))
(debug_insn 101 100 104 10 (var_location:SI c (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":6889:9 -1
     (nil))
(code_label 104 101 107 11 1881 (nil) [0 uses])
(note 107 104 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 107 106 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":6892:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ <retval> ])
        (nil)))
(insn 106 105 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":6892:1 -1
     (nil))

;; Function UG_ButtonGetBackColor (UG_ButtonGetBackColor, funcdef_no=107, decl_uid=6110, cgraph_uid=108, symbol_order=119)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 25 sets: 2 
;; Following path with 9 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 19 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_ButtonGetBackColor

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r113={1d,1u} r123={2d,12u} r124={1d,2u} r126={1d,1u} r127={3d,2u} r128={1d,5u} r129={1d,2u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} 
;;    total ref usage 140{51d,87u,2e} in 84{84 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6895:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":6895:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../System/ugui.c":6896:4 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":6896:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":6897:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":6897:15 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":6898:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI c (const_int 0 [0])) "../System/ugui.c":6898:13 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":6900:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":6900:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 1 [0x1])) "../System/ugui.c":6900:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":6900:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 113 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 113 21 22 2 (var_location:SI D#141 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 113 23 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#141)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 114 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(debug_insn 114 26 27 2 (var_location:SI D#142 (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) -1
     (nil))
(insn 27 114 28 2 (set (reg:SI 124 [ _24 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _24 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 112)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 112)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 123 [ ivtmp.1490 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 130)
        (plus:SI (reg:SI 124 [ _24 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _24 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 123 [ ivtmp.1490 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 66 3 (set (reg:SI 126 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 66 38 39 4 1893 (nil) [1 uses])
(note 39 66 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1490 ])
                (debug_expr:SI D#141))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 123 [ ivtmp.1490 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 47 4 (set (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1490 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 45 48 4 (set (reg:SI 138)
        (and:SI (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1490 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 53 55 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 1 [0x1]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1490 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 81)
(code_label 60 59 61 7 1891 (nil) [2 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 65 64 67 7 (set (reg:SI 123 [ ivtmp.1490 ])
        (plus:SI (reg:SI 123 [ ivtmp.1490 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1490 ])
            (reg:SI 126 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 108 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 66)
(note 108 68 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 108 112 8 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6898:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 112 6 111 9 1894 (nil) [1 uses])
(note 111 112 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 111 71 9 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6898:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 71 5 72 9 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6900:10 -1
     (nil))
(debug_insn 72 71 73 9 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6900:10 -1
     (nil))
(debug_insn 73 72 74 9 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6900:10 -1
     (nil))
(debug_insn 74 73 75 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6900:10 -1
     (nil))
(debug_insn 75 74 76 9 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6900:10 -1
     (nil))
(debug_insn 76 75 77 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6900:10 -1
     (nil))
(debug_insn 77 76 78 9 (var_location:SI c (debug_expr:SI D#142)) -1
     (nil))
(debug_insn 78 77 81 9 (debug_marker) "../System/ugui.c":6906:4 -1
     (nil))
      ; pc falls through to BB 11
(code_label 81 78 82 10 1892 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6900:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6900:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6900:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6900:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6900:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1490 ])) "../System/ugui.c":6900:10 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../System/ugui.c":6901:4 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6900:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6900:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6900:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6900:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6900:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1490 ])) "../System/ugui.c":6900:10 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":6903:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI btn (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1490 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":6903:11 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../System/ugui.c":6904:7 -1
     (nil))
(insn 99 98 100 10 (set (reg/f:SI 143 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1490 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":6904:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1490 ])
        (nil)))
(insn 100 99 101 10 (set (reg/v:SI 127 [ <retval> ])
        (mem:SI (plus:SI (reg/f:SI 143 [ obj_11->data ])
                (const_int 8 [0x8])) [1 btn_6->bc+0 S4 A32])) "../System/ugui.c":6904:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ obj_11->data ])
        (nil)))
(debug_insn 101 100 104 10 (var_location:SI c (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":6904:9 -1
     (nil))
(code_label 104 101 107 11 1889 (nil) [0 uses])
(note 107 104 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 107 106 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":6907:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ <retval> ])
        (nil)))
(insn 106 105 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":6907:1 -1
     (nil))

;; Function UG_ButtonGetAlternateForeColor (UG_ButtonGetAlternateForeColor, funcdef_no=108, decl_uid=6113, cgraph_uid=109, symbol_order=120)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 25 sets: 2 
;; Following path with 9 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 19 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_ButtonGetAlternateForeColor

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r113={1d,1u} r123={2d,12u} r124={1d,2u} r126={1d,1u} r127={3d,2u} r128={1d,5u} r129={1d,2u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} 
;;    total ref usage 140{51d,87u,2e} in 84{84 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6910:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":6910:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../System/ugui.c":6911:4 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":6911:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":6912:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":6912:15 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":6913:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI c (const_int 0 [0])) "../System/ugui.c":6913:13 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":6915:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":6915:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 1 [0x1])) "../System/ugui.c":6915:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":6915:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 113 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 113 21 22 2 (var_location:SI D#144 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 113 23 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#144)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 114 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(debug_insn 114 26 27 2 (var_location:SI D#145 (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) -1
     (nil))
(insn 27 114 28 2 (set (reg:SI 124 [ _24 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _24 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 112)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 112)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 123 [ ivtmp.1499 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 130)
        (plus:SI (reg:SI 124 [ _24 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _24 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 123 [ ivtmp.1499 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 66 3 (set (reg:SI 126 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 66 38 39 4 1901 (nil) [1 uses])
(note 39 66 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1499 ])
                (debug_expr:SI D#144))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 123 [ ivtmp.1499 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 47 4 (set (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1499 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 45 48 4 (set (reg:SI 138)
        (and:SI (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1499 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 53 55 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 1 [0x1]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1499 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 81)
(code_label 60 59 61 7 1899 (nil) [2 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 65 64 67 7 (set (reg:SI 123 [ ivtmp.1499 ])
        (plus:SI (reg:SI 123 [ ivtmp.1499 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1499 ])
            (reg:SI 126 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 108 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 66)
(note 108 68 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 108 112 8 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6913:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 112 6 111 9 1902 (nil) [1 uses])
(note 111 112 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 111 71 9 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6913:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 71 5 72 9 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6915:10 -1
     (nil))
(debug_insn 72 71 73 9 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6915:10 -1
     (nil))
(debug_insn 73 72 74 9 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6915:10 -1
     (nil))
(debug_insn 74 73 75 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6915:10 -1
     (nil))
(debug_insn 75 74 76 9 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6915:10 -1
     (nil))
(debug_insn 76 75 77 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6915:10 -1
     (nil))
(debug_insn 77 76 78 9 (var_location:SI c (debug_expr:SI D#145)) -1
     (nil))
(debug_insn 78 77 81 9 (debug_marker) "../System/ugui.c":6921:4 -1
     (nil))
      ; pc falls through to BB 11
(code_label 81 78 82 10 1900 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6915:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6915:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6915:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6915:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6915:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1499 ])) "../System/ugui.c":6915:10 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../System/ugui.c":6916:4 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6915:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6915:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6915:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6915:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6915:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1499 ])) "../System/ugui.c":6915:10 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":6918:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI btn (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1499 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":6918:11 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../System/ugui.c":6919:7 -1
     (nil))
(insn 99 98 100 10 (set (reg/f:SI 143 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1499 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":6919:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1499 ])
        (nil)))
(insn 100 99 101 10 (set (reg/v:SI 127 [ <retval> ])
        (mem:SI (plus:SI (reg/f:SI 143 [ obj_11->data ])
                (const_int 12 [0xc])) [1 btn_6->afc+0 S4 A32])) "../System/ugui.c":6919:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ obj_11->data ])
        (nil)))
(debug_insn 101 100 104 10 (var_location:SI c (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":6919:9 -1
     (nil))
(code_label 104 101 107 11 1897 (nil) [0 uses])
(note 107 104 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 107 106 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":6922:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ <retval> ])
        (nil)))
(insn 106 105 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":6922:1 -1
     (nil))

;; Function UG_ButtonGetAlternateBackColor (UG_ButtonGetAlternateBackColor, funcdef_no=109, decl_uid=6116, cgraph_uid=110, symbol_order=121)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 25 sets: 2 
;; Following path with 9 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 19 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_ButtonGetAlternateBackColor

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r113={1d,1u} r123={2d,12u} r124={1d,2u} r126={1d,1u} r127={3d,2u} r128={1d,5u} r129={1d,2u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} 
;;    total ref usage 140{51d,87u,2e} in 84{84 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6925:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":6925:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../System/ugui.c":6926:4 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":6926:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":6927:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":6927:15 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":6928:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI c (const_int 0 [0])) "../System/ugui.c":6928:13 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":6930:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":6930:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 1 [0x1])) "../System/ugui.c":6930:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":6930:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 113 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 113 21 22 2 (var_location:SI D#147 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 113 23 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#147)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 114 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(debug_insn 114 26 27 2 (var_location:SI D#148 (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) -1
     (nil))
(insn 27 114 28 2 (set (reg:SI 124 [ _24 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _24 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 112)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 112)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 123 [ ivtmp.1508 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 130)
        (plus:SI (reg:SI 124 [ _24 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _24 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 123 [ ivtmp.1508 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 66 3 (set (reg:SI 126 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 66 38 39 4 1909 (nil) [1 uses])
(note 39 66 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1508 ])
                (debug_expr:SI D#147))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 123 [ ivtmp.1508 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 47 4 (set (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1508 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 45 48 4 (set (reg:SI 138)
        (and:SI (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1508 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 53 55 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 1 [0x1]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1508 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 81)
(code_label 60 59 61 7 1907 (nil) [2 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 65 64 67 7 (set (reg:SI 123 [ ivtmp.1508 ])
        (plus:SI (reg:SI 123 [ ivtmp.1508 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1508 ])
            (reg:SI 126 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 108 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 66)
(note 108 68 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 108 112 8 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6928:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 112 6 111 9 1910 (nil) [1 uses])
(note 111 112 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 111 71 9 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6928:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 71 5 72 9 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6930:10 -1
     (nil))
(debug_insn 72 71 73 9 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6930:10 -1
     (nil))
(debug_insn 73 72 74 9 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6930:10 -1
     (nil))
(debug_insn 74 73 75 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6930:10 -1
     (nil))
(debug_insn 75 74 76 9 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6930:10 -1
     (nil))
(debug_insn 76 75 77 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6930:10 -1
     (nil))
(debug_insn 77 76 78 9 (var_location:SI c (debug_expr:SI D#148)) -1
     (nil))
(debug_insn 78 77 81 9 (debug_marker) "../System/ugui.c":6936:4 -1
     (nil))
      ; pc falls through to BB 11
(code_label 81 78 82 10 1908 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6930:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6930:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6930:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6930:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6930:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1508 ])) "../System/ugui.c":6930:10 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../System/ugui.c":6931:4 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6930:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6930:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6930:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6930:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6930:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1508 ])) "../System/ugui.c":6930:10 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":6933:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI btn (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1508 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":6933:11 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../System/ugui.c":6934:7 -1
     (nil))
(insn 99 98 100 10 (set (reg/f:SI 143 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1508 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":6934:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1508 ])
        (nil)))
(insn 100 99 101 10 (set (reg/v:SI 127 [ <retval> ])
        (mem:SI (plus:SI (reg/f:SI 143 [ obj_11->data ])
                (const_int 16 [0x10])) [1 btn_6->abc+0 S4 A32])) "../System/ugui.c":6934:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ obj_11->data ])
        (nil)))
(debug_insn 101 100 104 10 (var_location:SI c (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":6934:9 -1
     (nil))
(code_label 104 101 107 11 1905 (nil) [0 uses])
(note 107 104 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 107 106 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":6937:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ <retval> ])
        (nil)))
(insn 106 105 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":6937:1 -1
     (nil))

;; Function UG_ButtonGetText (UG_ButtonGetText, funcdef_no=110, decl_uid=6119, cgraph_uid=111, symbol_order=122)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 25 sets: 2 
;; Following path with 9 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 19 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_ButtonGetText

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r113={1d,1u} r123={2d,12u} r124={1d,2u} r126={1d,1u} r127={3d,2u} r128={1d,5u} r129={1d,2u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} 
;;    total ref usage 140{51d,87u,2e} in 84{84 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6940:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":6940:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../System/ugui.c":6941:4 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":6941:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":6942:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":6942:15 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":6943:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI str (const_int 0 [0])) "../System/ugui.c":6943:10 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":6945:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":6945:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 1 [0x1])) "../System/ugui.c":6945:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":6945:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 113 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 113 21 22 2 (var_location:SI D#150 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 113 23 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#150)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 114 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(debug_insn 114 26 27 2 (var_location:SI D#151 (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) -1
     (nil))
(insn 27 114 28 2 (set (reg:SI 124 [ _24 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _24 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 112)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 112)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 123 [ ivtmp.1517 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 130)
        (plus:SI (reg:SI 124 [ _24 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _24 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 123 [ ivtmp.1517 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 66 3 (set (reg:SI 126 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 66 38 39 4 1917 (nil) [1 uses])
(note 39 66 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1517 ])
                (debug_expr:SI D#150))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 123 [ ivtmp.1517 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 47 4 (set (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1517 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 45 48 4 (set (reg:SI 138)
        (and:SI (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1517 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 53 55 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 1 [0x1]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1517 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 81)
(code_label 60 59 61 7 1915 (nil) [2 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 65 64 67 7 (set (reg:SI 123 [ ivtmp.1517 ])
        (plus:SI (reg:SI 123 [ ivtmp.1517 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1517 ])
            (reg:SI 126 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 108 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 66)
(note 108 68 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 108 112 8 (set (reg/v/f:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6943:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 112 6 111 9 1918 (nil) [1 uses])
(note 111 112 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 111 71 9 (set (reg/v/f:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6943:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 71 5 72 9 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6945:10 -1
     (nil))
(debug_insn 72 71 73 9 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6945:10 -1
     (nil))
(debug_insn 73 72 74 9 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6945:10 -1
     (nil))
(debug_insn 74 73 75 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6945:10 -1
     (nil))
(debug_insn 75 74 76 9 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6945:10 -1
     (nil))
(debug_insn 76 75 77 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6945:10 -1
     (nil))
(debug_insn 77 76 78 9 (var_location:SI str (debug_expr:SI D#151)) -1
     (nil))
(debug_insn 78 77 81 9 (debug_marker) "../System/ugui.c":6951:4 -1
     (nil))
      ; pc falls through to BB 11
(code_label 81 78 82 10 1916 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6945:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6945:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6945:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6945:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6945:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1517 ])) "../System/ugui.c":6945:10 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../System/ugui.c":6946:4 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6945:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6945:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6945:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6945:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6945:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1517 ])) "../System/ugui.c":6945:10 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":6948:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI btn (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1517 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":6948:11 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../System/ugui.c":6949:7 -1
     (nil))
(insn 99 98 100 10 (set (reg/f:SI 143 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1517 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":6949:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1517 ])
        (nil)))
(insn 100 99 101 10 (set (reg/v/f:SI 127 [ <retval> ])
        (mem/f:SI (plus:SI (reg/f:SI 143 [ obj_11->data ])
                (const_int 28 [0x1c])) [18 btn_6->str+0 S4 A32])) "../System/ugui.c":6949:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ obj_11->data ])
        (nil)))
(debug_insn 101 100 104 10 (var_location:SI str (reg/v/f:SI 127 [ <retval> ])) "../System/ugui.c":6949:11 -1
     (nil))
(code_label 104 101 107 11 1913 (nil) [0 uses])
(note 107 104 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 107 106 11 (set (reg/i:SI 0 r0)
        (reg/v/f:SI 127 [ <retval> ])) "../System/ugui.c":6952:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ <retval> ])
        (nil)))
(insn 106 105 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":6952:1 -1
     (nil))

;; Function UG_ButtonGetFont (UG_ButtonGetFont, funcdef_no=111, decl_uid=6122, cgraph_uid=112, symbol_order=123)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 25 sets: 2 
;; Following path with 9 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 19 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_ButtonGetFont

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r113={1d,1u} r123={2d,12u} r124={1d,2u} r126={1d,1u} r127={3d,2u} r128={1d,5u} r129={1d,2u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} 
;;    total ref usage 140{51d,87u,2e} in 84{84 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6955:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":6955:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../System/ugui.c":6956:4 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":6956:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":6957:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":6957:15 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":6958:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI font (const_int 0 [0])) "../System/ugui.c":6958:13 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":6960:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":6960:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 1 [0x1])) "../System/ugui.c":6960:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":6960:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 113 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 113 21 22 2 (var_location:SI D#153 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 113 23 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#153)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 114 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(debug_insn 114 26 27 2 (var_location:SI D#154 (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) -1
     (nil))
(insn 27 114 28 2 (set (reg:SI 124 [ _24 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _24 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 112)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 112)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 123 [ ivtmp.1526 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 130)
        (plus:SI (reg:SI 124 [ _24 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _24 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 123 [ ivtmp.1526 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 66 3 (set (reg:SI 126 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 66 38 39 4 1925 (nil) [1 uses])
(note 39 66 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1526 ])
                (debug_expr:SI D#153))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 123 [ ivtmp.1526 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 47 4 (set (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1526 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 45 48 4 (set (reg:SI 138)
        (and:SI (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1526 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 53 55 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 1 [0x1]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1526 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 81)
(code_label 60 59 61 7 1923 (nil) [2 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 65 64 67 7 (set (reg:SI 123 [ ivtmp.1526 ])
        (plus:SI (reg:SI 123 [ ivtmp.1526 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1526 ])
            (reg:SI 126 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 108 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 66)
(note 108 68 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 108 112 8 (set (reg/v/f:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6958:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 112 6 111 9 1926 (nil) [1 uses])
(note 111 112 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 111 71 9 (set (reg/v/f:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6958:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 71 5 72 9 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6960:10 -1
     (nil))
(debug_insn 72 71 73 9 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6960:10 -1
     (nil))
(debug_insn 73 72 74 9 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6960:10 -1
     (nil))
(debug_insn 74 73 75 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6960:10 -1
     (nil))
(debug_insn 75 74 76 9 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6960:10 -1
     (nil))
(debug_insn 76 75 77 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6960:10 -1
     (nil))
(debug_insn 77 76 78 9 (var_location:SI font (debug_expr:SI D#154)) -1
     (nil))
(debug_insn 78 77 81 9 (debug_marker) "../System/ugui.c":6966:4 -1
     (nil))
      ; pc falls through to BB 11
(code_label 81 78 82 10 1924 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6960:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6960:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6960:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6960:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6960:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1526 ])) "../System/ugui.c":6960:10 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../System/ugui.c":6961:4 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6960:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6960:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6960:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6960:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6960:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1526 ])) "../System/ugui.c":6960:10 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":6963:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI btn (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1526 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":6963:11 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../System/ugui.c":6964:7 -1
     (nil))
(insn 99 98 100 10 (set (reg/f:SI 143 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1526 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":6964:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1526 ])
        (nil)))
(insn 100 99 101 10 (set (reg/v/f:SI 127 [ <retval> ])
        (mem/f:SI (plus:SI (reg/f:SI 143 [ obj_11->data ])
                (const_int 20 [0x14])) [19 btn_6->font+0 S4 A32])) "../System/ugui.c":6964:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ obj_11->data ])
        (nil)))
(debug_insn 101 100 104 10 (var_location:SI font (reg/v/f:SI 127 [ <retval> ])) "../System/ugui.c":6964:12 -1
     (nil))
(code_label 104 101 107 11 1921 (nil) [0 uses])
(note 107 104 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 107 106 11 (set (reg/i:SI 0 r0)
        (reg/v/f:SI 127 [ <retval> ])) "../System/ugui.c":6967:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ <retval> ])
        (nil)))
(insn 106 105 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":6967:1 -1
     (nil))

;; Function UG_ButtonGetStyle (UG_ButtonGetStyle, funcdef_no=112, decl_uid=6125, cgraph_uid=113, symbol_order=124)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 15 count 15 (  1.4)


UG_ButtonGetStyle

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 96
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,10u} r103={1d,9u} r113={1d,2u} r123={2d,11u} r125={1d,1u} r126={3d,4u} r127={1d,4u} r128={1d,2u} r129={1d,1u} r131={1d,1u,1e} r132={1d,1u,1e} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u} 
;;    total ref usage 134{50d,82u,2e} in 81{81 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 11 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 126 127 128
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 126 127 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(7){ }u14(13){ }u15(102){ }u16(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126
;; lr  def 	 123 125 129 131 132 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
;; live  gen 	 123 125 129 131 132 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 4 8 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }u29(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc] 136 137 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 136 137 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(7){ }u40(13){ }u41(102){ }u42(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc] 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 6 )->[7]->( 10 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128
;; lr  def 	 100 [cc] 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 6 5 7 )->[8]->( 5 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u54(7){ }u55(13){ }u56(102){ }u57(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125
;; lr  def 	 100 [cc] 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 8 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u62(7){ }u63(13){ }u64(102){ }u65(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126

( 7 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 126 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	 126 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126

( 10 2 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u76(7){ }u77(13){ }u78(102){ }u79(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u82(0){ }u83(7){ }u84(13){ }u85(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 49 to worklist
  Adding insn 54 to worklist
  Adding insn 58 to worklist
  Adding insn 67 to worklist
  Adding insn 106 to worklist
Finished finding needed instructions:
processing block 11 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 105 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
  Adding insn 100 to worklist
  Adding insn 99 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
  Adding insn 5 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 66 to worklist
  Adding insn 64 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 57 to worklist
  Adding insn 56 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 53 to worklist
  Adding insn 52 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 44 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 15 count 15 (  1.4)
;; Following path with 24 sets: 2 
;; Following path with 6 sets: 4 
deferring rescan insn with uid = 34.
;; Following path with 9 sets: 5 
;; Following path with 4 sets: 6 
;; Following path with 3 sets: 7 
;; Following path with 6 sets: 8 
;; Following path with 1 sets: 9 
;; Following path with 26 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 34.
ending the processing of deferred insns


UG_ButtonGetStyle

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,10u} r103={1d,9u} r113={1d,1u} r123={2d,12u} r125={1d,1u} r126={3d,4u} r127={1d,4u} r128={1d,2u} r129={1d,1u} r131={1d,1u,1e} r132={1d,1u,1e} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u} 
;;    total ref usage 134{50d,82u,2e} in 81{81 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 127 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6970:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 128 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":6970:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "../System/ugui.c":6971:4 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":6971:15 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":6972:4 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":6972:15 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/ugui.c":6973:4 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI style (const_int 0 [0])) "../System/ugui.c":6973:10 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/ugui.c":6975:4 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SI wnd (reg/v/f:SI 127 [ wnd ])) "../System/ugui.c":6975:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:QI type (const_int 1 [0x1])) "../System/ugui.c":6975:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI id (subreg:QI (reg/v:SI 128 [ id ]) 0)) "../System/ugui.c":6975:4 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 20 19 110 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 110 20 21 2 (var_location:SI D#156 (mem/f:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 21 110 22 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 22 21 23 2 (var_location:SI obj (debug_expr:SI D#156)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 26 25 27 2 (set (reg/v:SI 126 [ <retval> ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 127 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ wnd ])
        (nil)))
(insn 27 26 28 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 126 [ <retval> ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 109)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 109)
(note 29 28 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 4 (set (reg:SI 123 [ ivtmp.1535 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 4 (set (reg:SI 129)
        (plus:SI (reg/v:SI 126 [ <retval> ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 126 [ <retval> ])
        (nil)))
(insn 32 31 34 4 (set (reg:SI 131)
        (zero_extend:SI (subreg:QI (reg:SI 129) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(insn 34 32 35 4 (set (reg/f:SI 132)
        (plus:SI (reg:SI 123 [ ivtmp.1535 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 35 34 37 4 (set (reg:SI 134)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 65 4 (set (reg:SI 125 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 134) 0))
                (sign_extend:SI (subreg:HI (reg:SI 131) 0)))
            (reg/f:SI 132))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_DEAD (reg/f:SI 132)
            (expr_list:REG_DEAD (reg:SI 131)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 131) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 132))
                    (nil))))))
(code_label 65 37 38 5 1933 (nil) [1 uses])
(note 38 65 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 5 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1535 ])
                (debug_expr:SI D#156))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 40 39 42 5 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 42 40 43 5 (var_location:SI obj (reg:SI 123 [ ivtmp.1535 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 43 42 44 5 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 44 43 46 5 (set (reg:SI 136 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1535 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 46 44 47 5 (set (reg:SI 137)
        (and:SI (reg:SI 136 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 47 46 48 5 (set (reg:SI 138)
        (zero_extend:SI (subreg:QI (reg:SI 137) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 48 47 49 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(jump_insn 49 48 50 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 59)
(note 50 49 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 52 6 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 52 51 53 6 (set (reg:SI 139 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1535 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 53 52 54 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 1 [0x1]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 54 53 55 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 59)
(note 55 54 56 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 56 55 57 7 (set (reg:SI 140 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1535 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 57 56 58 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 128 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 58 57 59 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 81)
(code_label 59 58 60 8 1931 (nil) [2 uses])
(note 60 59 61 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 8 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 62 61 63 8 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 63 62 64 8 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 64 63 66 8 (set (reg:SI 123 [ ivtmp.1535 ])
        (plus:SI (reg:SI 123 [ ivtmp.1535 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 66 64 67 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1535 ])
            (reg:SI 125 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 67 66 108 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 65)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 65)
(note 108 67 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 108 81 9 (set (reg/v:SI 126 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6973:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 81 5 82 10 1932 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6975:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6975:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6975:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6975:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6975:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1535 ])) "../System/ugui.c":6975:10 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../System/ugui.c":6976:4 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6975:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6975:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6975:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6975:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6975:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1535 ])) "../System/ugui.c":6975:10 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":6978:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI btn (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1535 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":6978:11 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../System/ugui.c":6979:7 -1
     (nil))
(insn 99 98 100 10 (set (reg/f:SI 142 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1535 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":6979:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1535 ])
        (nil)))
(insn 100 99 70 10 (set (reg/v:SI 126 [ <retval> ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 142 [ obj_11->data ])
                    (const_int 1 [0x1])) [0 btn_6->style+0 S1 A8]))) "../System/ugui.c":6979:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 142 [ obj_11->data ])
        (nil)))
(debug_insn 70 100 71 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6975:10 -1
     (nil))
(debug_insn 71 70 72 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6975:10 -1
     (nil))
(debug_insn 72 71 73 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6975:10 -1
     (nil))
(debug_insn 73 72 74 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6975:10 -1
     (nil))
(debug_insn 74 73 75 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6975:10 -1
     (nil))
(debug_insn 75 74 76 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6975:10 -1
     (nil))
(debug_insn 76 75 77 10 (var_location:QI style (subreg:QI (reg/v:SI 126 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 77 76 109 10 (debug_marker) "../System/ugui.c":6981:4 -1
     (nil))
(code_label 109 77 107 11 1934 (nil) [1 uses])
(note 107 109 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 107 106 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 126 [ <retval> ])) "../System/ugui.c":6982:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 126 [ <retval> ])
        (nil)))
(insn 106 105 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":6982:1 -1
     (nil))

;; Function UG_ButtonGetHSpace (UG_ButtonGetHSpace, funcdef_no=113, decl_uid=6128, cgraph_uid=114, symbol_order=125)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 24 sets: 2 
;; Following path with 1 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 26 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_ButtonGetHSpace

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r113={1d,1u} r123={2d,12u} r124={1d,2u} r126={1d,1u} r127={3d,2u} r128={1d,4u} r129={1d,2u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} 
;;    total ref usage 139{51d,86u,2e} in 82{82 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":6985:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":6985:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../System/ugui.c":6986:4 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":6986:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":6987:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":6987:15 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":6988:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:QI hs (const_int 0 [0])) "../System/ugui.c":6988:10 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":6990:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":6990:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 1 [0x1])) "../System/ugui.c":6990:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":6990:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 114 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 114 21 22 2 (var_location:SI D#158 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 114 23 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#158)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 124 [ _24 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _24 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 113)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 113)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 123 [ ivtmp.1544 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 130)
        (plus:SI (reg:SI 124 [ _24 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _24 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 123 [ ivtmp.1544 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 66 3 (set (reg:SI 126 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 66 38 39 4 1944 (nil) [1 uses])
(note 39 66 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1544 ])
                (debug_expr:SI D#158))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 123 [ ivtmp.1544 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 47 4 (set (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1544 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 45 48 4 (set (reg:SI 138)
        (and:SI (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1544 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 53 55 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 1 [0x1]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1544 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 82)
(code_label 60 59 61 7 1942 (nil) [2 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 65 64 67 7 (set (reg:SI 123 [ ivtmp.1544 ])
        (plus:SI (reg:SI 123 [ ivtmp.1544 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1544 ])
            (reg:SI 126 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 109 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 66)
(note 109 68 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 109 113 8 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6988:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 113 6 112 9 1945 (nil) [1 uses])
(note 112 113 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 112 82 9 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":6988:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 82 5 83 10 1943 (nil) [1 uses])
(note 83 82 84 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 85 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6990:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6990:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6990:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6990:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6990:10 -1
     (nil))
(debug_insn 89 88 90 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1544 ])) "../System/ugui.c":6990:10 -1
     (nil))
(debug_insn 90 89 91 10 (debug_marker) "../System/ugui.c":6991:4 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6990:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6990:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6990:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6990:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6990:10 -1
     (nil))
(debug_insn 96 95 97 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1544 ])) "../System/ugui.c":6990:10 -1
     (nil))
(debug_insn 97 96 98 10 (debug_marker) "../System/ugui.c":6993:7 -1
     (nil))
(debug_insn 98 97 99 10 (var_location:SI btn (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1544 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":6993:11 -1
     (nil))
(debug_insn 99 98 100 10 (debug_marker) "../System/ugui.c":6994:7 -1
     (nil))
(insn 100 99 101 10 (set (reg/f:SI 143 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1544 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":6994:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1544 ])
        (nil)))
(insn 101 100 71 10 (set (reg/v:SI 127 [ <retval> ])
        (sign_extend:SI (mem:QI (plus:SI (reg/f:SI 143 [ obj_11->data ])
                    (const_int 25 [0x19])) [0 btn_6->h_space+0 S1 A8]))) "../System/ugui.c":6994:10 1004 {*thumb2_extendqisi_v6}
     (expr_list:REG_DEAD (reg/f:SI 143 [ obj_11->data ])
        (nil)))
(debug_insn 71 101 72 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":6990:10 -1
     (nil))
(debug_insn 72 71 73 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":6990:10 -1
     (nil))
(debug_insn 73 72 74 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":6990:10 -1
     (nil))
(debug_insn 74 73 75 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6990:10 -1
     (nil))
(debug_insn 75 74 76 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":6990:10 -1
     (nil))
(debug_insn 76 75 77 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":6990:10 -1
     (nil))
(debug_insn 77 76 78 10 (var_location:QI hs (subreg:QI (reg/v:SI 127 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 78 77 108 10 (debug_marker) "../System/ugui.c":6996:4 -1
     (nil))
(note 108 78 106 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 106 108 107 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":6997:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ <retval> ])
        (nil)))
(insn 107 106 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":6997:1 -1
     (nil))

;; Function UG_ButtonGetVSpace (UG_ButtonGetVSpace, funcdef_no=114, decl_uid=6131, cgraph_uid=115, symbol_order=126)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 24 sets: 2 
;; Following path with 1 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 26 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_ButtonGetVSpace

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r113={1d,1u} r123={2d,12u} r124={1d,2u} r126={1d,1u} r127={3d,2u} r128={1d,4u} r129={1d,2u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} 
;;    total ref usage 139{51d,86u,2e} in 82{82 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7000:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":7000:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../System/ugui.c":7001:4 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":7001:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":7002:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":7002:15 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":7003:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:QI vs (const_int 0 [0])) "../System/ugui.c":7003:10 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":7005:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":7005:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 1 [0x1])) "../System/ugui.c":7005:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":7005:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 114 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 114 21 22 2 (var_location:SI D#160 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 114 23 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#160)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 124 [ _24 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _24 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 113)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 113)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 123 [ ivtmp.1553 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 130)
        (plus:SI (reg:SI 124 [ _24 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _24 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 123 [ ivtmp.1553 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 66 3 (set (reg:SI 126 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 66 38 39 4 1953 (nil) [1 uses])
(note 39 66 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1553 ])
                (debug_expr:SI D#160))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 123 [ ivtmp.1553 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 47 4 (set (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1553 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 45 48 4 (set (reg:SI 138)
        (and:SI (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1553 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 53 55 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 1 [0x1]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1553 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 82)
(code_label 60 59 61 7 1951 (nil) [2 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 65 64 67 7 (set (reg:SI 123 [ ivtmp.1553 ])
        (plus:SI (reg:SI 123 [ ivtmp.1553 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1553 ])
            (reg:SI 126 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 109 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 66)
(note 109 68 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 109 113 8 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7003:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 113 6 112 9 1954 (nil) [1 uses])
(note 112 113 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 112 82 9 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7003:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 82 5 83 10 1952 (nil) [1 uses])
(note 83 82 84 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 85 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7005:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7005:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7005:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7005:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7005:10 -1
     (nil))
(debug_insn 89 88 90 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1553 ])) "../System/ugui.c":7005:10 -1
     (nil))
(debug_insn 90 89 91 10 (debug_marker) "../System/ugui.c":7006:4 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7005:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7005:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7005:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7005:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7005:10 -1
     (nil))
(debug_insn 96 95 97 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1553 ])) "../System/ugui.c":7005:10 -1
     (nil))
(debug_insn 97 96 98 10 (debug_marker) "../System/ugui.c":7008:7 -1
     (nil))
(debug_insn 98 97 99 10 (var_location:SI btn (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1553 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7008:11 -1
     (nil))
(debug_insn 99 98 100 10 (debug_marker) "../System/ugui.c":7009:7 -1
     (nil))
(insn 100 99 101 10 (set (reg/f:SI 143 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1553 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7009:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1553 ])
        (nil)))
(insn 101 100 71 10 (set (reg/v:SI 127 [ <retval> ])
        (sign_extend:SI (mem:QI (plus:SI (reg/f:SI 143 [ obj_11->data ])
                    (const_int 26 [0x1a])) [0 btn_6->v_space+0 S1 A16]))) "../System/ugui.c":7009:10 1004 {*thumb2_extendqisi_v6}
     (expr_list:REG_DEAD (reg/f:SI 143 [ obj_11->data ])
        (nil)))
(debug_insn 71 101 72 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7005:10 -1
     (nil))
(debug_insn 72 71 73 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7005:10 -1
     (nil))
(debug_insn 73 72 74 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7005:10 -1
     (nil))
(debug_insn 74 73 75 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7005:10 -1
     (nil))
(debug_insn 75 74 76 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7005:10 -1
     (nil))
(debug_insn 76 75 77 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7005:10 -1
     (nil))
(debug_insn 77 76 78 10 (var_location:QI vs (subreg:QI (reg/v:SI 127 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 78 77 108 10 (debug_marker) "../System/ugui.c":7011:4 -1
     (nil))
(note 108 78 106 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 106 108 107 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":7012:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ <retval> ])
        (nil)))
(insn 107 106 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":7012:1 -1
     (nil))

;; Function UG_ButtonGetAlignment (UG_ButtonGetAlignment, funcdef_no=115, decl_uid=6134, cgraph_uid=116, symbol_order=127)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 15 count 15 (  1.4)


UG_ButtonGetAlignment

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 96
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,10u} r103={1d,9u} r113={1d,2u} r123={2d,11u} r125={1d,1u} r126={3d,4u} r127={1d,4u} r128={1d,2u} r129={1d,1u} r131={1d,1u,1e} r132={1d,1u,1e} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u} 
;;    total ref usage 134{50d,82u,2e} in 81{81 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 11 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 126 127 128
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 126 127 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(7){ }u14(13){ }u15(102){ }u16(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126
;; lr  def 	 123 125 129 131 132 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
;; live  gen 	 123 125 129 131 132 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 4 8 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }u29(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc] 136 137 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 136 137 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(7){ }u40(13){ }u41(102){ }u42(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc] 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 6 )->[7]->( 10 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128
;; lr  def 	 100 [cc] 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 6 5 7 )->[8]->( 5 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u54(7){ }u55(13){ }u56(102){ }u57(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125
;; lr  def 	 100 [cc] 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 8 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u62(7){ }u63(13){ }u64(102){ }u65(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126

( 7 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 126 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	 126 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126

( 10 2 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u76(7){ }u77(13){ }u78(102){ }u79(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u82(0){ }u83(7){ }u84(13){ }u85(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 49 to worklist
  Adding insn 54 to worklist
  Adding insn 58 to worklist
  Adding insn 67 to worklist
  Adding insn 106 to worklist
Finished finding needed instructions:
processing block 11 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 105 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
  Adding insn 100 to worklist
  Adding insn 99 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
  Adding insn 5 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 66 to worklist
  Adding insn 64 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 57 to worklist
  Adding insn 56 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 53 to worklist
  Adding insn 52 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 44 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 15 count 15 (  1.4)
;; Following path with 24 sets: 2 
;; Following path with 6 sets: 4 
deferring rescan insn with uid = 34.
;; Following path with 9 sets: 5 
;; Following path with 4 sets: 6 
;; Following path with 3 sets: 7 
;; Following path with 6 sets: 8 
;; Following path with 1 sets: 9 
;; Following path with 26 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 34.
ending the processing of deferred insns


UG_ButtonGetAlignment

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,10u} r103={1d,9u} r113={1d,1u} r123={2d,12u} r125={1d,1u} r126={3d,4u} r127={1d,4u} r128={1d,2u} r129={1d,1u} r131={1d,1u,1e} r132={1d,1u,1e} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u} 
;;    total ref usage 134{50d,82u,2e} in 81{81 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 127 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7015:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 128 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":7015:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "../System/ugui.c":7016:4 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":7016:15 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":7017:4 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":7017:15 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/ugui.c":7018:4 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI align (const_int 0 [0])) "../System/ugui.c":7018:10 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/ugui.c":7020:4 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SI wnd (reg/v/f:SI 127 [ wnd ])) "../System/ugui.c":7020:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:QI type (const_int 1 [0x1])) "../System/ugui.c":7020:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI id (subreg:QI (reg/v:SI 128 [ id ]) 0)) "../System/ugui.c":7020:4 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 20 19 110 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 110 20 21 2 (var_location:SI D#162 (mem/f:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 21 110 22 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 22 21 23 2 (var_location:SI obj (debug_expr:SI D#162)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 26 25 27 2 (set (reg/v:SI 126 [ <retval> ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 127 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ wnd ])
        (nil)))
(insn 27 26 28 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 126 [ <retval> ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 109)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 109)
(note 29 28 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 4 (set (reg:SI 123 [ ivtmp.1562 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 4 (set (reg:SI 129)
        (plus:SI (reg/v:SI 126 [ <retval> ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 126 [ <retval> ])
        (nil)))
(insn 32 31 34 4 (set (reg:SI 131)
        (zero_extend:SI (subreg:QI (reg:SI 129) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(insn 34 32 35 4 (set (reg/f:SI 132)
        (plus:SI (reg:SI 123 [ ivtmp.1562 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 35 34 37 4 (set (reg:SI 134)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 65 4 (set (reg:SI 125 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 134) 0))
                (sign_extend:SI (subreg:HI (reg:SI 131) 0)))
            (reg/f:SI 132))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_DEAD (reg/f:SI 132)
            (expr_list:REG_DEAD (reg:SI 131)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 131) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 132))
                    (nil))))))
(code_label 65 37 38 5 1962 (nil) [1 uses])
(note 38 65 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 5 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1562 ])
                (debug_expr:SI D#162))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 40 39 42 5 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 42 40 43 5 (var_location:SI obj (reg:SI 123 [ ivtmp.1562 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 43 42 44 5 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 44 43 46 5 (set (reg:SI 136 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1562 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 46 44 47 5 (set (reg:SI 137)
        (and:SI (reg:SI 136 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 47 46 48 5 (set (reg:SI 138)
        (zero_extend:SI (subreg:QI (reg:SI 137) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 48 47 49 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(jump_insn 49 48 50 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 59)
(note 50 49 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 52 6 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 52 51 53 6 (set (reg:SI 139 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1562 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 53 52 54 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 1 [0x1]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 54 53 55 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 59)
(note 55 54 56 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 56 55 57 7 (set (reg:SI 140 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1562 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 57 56 58 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 128 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 58 57 59 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 81)
(code_label 59 58 60 8 1960 (nil) [2 uses])
(note 60 59 61 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 8 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 62 61 63 8 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 63 62 64 8 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 64 63 66 8 (set (reg:SI 123 [ ivtmp.1562 ])
        (plus:SI (reg:SI 123 [ ivtmp.1562 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 66 64 67 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1562 ])
            (reg:SI 125 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 67 66 108 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 65)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 65)
(note 108 67 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 108 81 9 (set (reg/v:SI 126 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7018:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 81 5 82 10 1961 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7020:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7020:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7020:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7020:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7020:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1562 ])) "../System/ugui.c":7020:10 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../System/ugui.c":7021:4 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7020:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7020:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7020:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7020:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7020:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1562 ])) "../System/ugui.c":7020:10 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":7023:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI btn (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1562 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7023:11 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../System/ugui.c":7024:7 -1
     (nil))
(insn 99 98 100 10 (set (reg/f:SI 142 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1562 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7024:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1562 ])
        (nil)))
(insn 100 99 70 10 (set (reg/v:SI 126 [ <retval> ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 142 [ obj_11->data ])
                    (const_int 24 [0x18])) [0 btn_6->align+0 S1 A32]))) "../System/ugui.c":7024:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 142 [ obj_11->data ])
        (nil)))
(debug_insn 70 100 71 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7020:10 -1
     (nil))
(debug_insn 71 70 72 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7020:10 -1
     (nil))
(debug_insn 72 71 73 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7020:10 -1
     (nil))
(debug_insn 73 72 74 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7020:10 -1
     (nil))
(debug_insn 74 73 75 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7020:10 -1
     (nil))
(debug_insn 75 74 76 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7020:10 -1
     (nil))
(debug_insn 76 75 77 10 (var_location:QI align (subreg:QI (reg/v:SI 126 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 77 76 109 10 (debug_marker) "../System/ugui.c":7026:4 -1
     (nil))
(code_label 109 77 107 11 1963 (nil) [1 uses])
(note 107 109 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 107 106 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 126 [ <retval> ])) "../System/ugui.c":7027:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 126 [ <retval> ])
        (nil)))
(insn 106 105 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":7027:1 -1
     (nil))

;; Function UG_CheckboxCreate (UG_CheckboxCreate, funcdef_no=117, decl_uid=6142, cgraph_uid=118, symbol_order=129)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 15 count 14 (  1.2)


UG_CheckboxCreate

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 166
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,11u} r103={1d,13u,3e} r114={2d,3u} r115={1d,2u} r118={1d,2u} r119={2d,22u} r121={1d,2u} r123={1d,2u} r125={1d,2u} r129={1d,1u} r130={3d,1u} r131={1d,6u} r132={1d,10u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u,1e} r141={1d,1u,1e} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,3u} r149={1d,1u} r152={1d,1u} r156={1d,4u} r161={1d,1u} r163={1d,1u} r167={1d,1u} r168={1d,1u} r170={1d,1u} 
;;    total ref usage 206{66d,135u,5e} in 129{129 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 9 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 118 121 131 132 133 134 135 136 137
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 118 121 131 132 133 134 135 136 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 121 131 132 133 134 135 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 121 131 132 133 134 135 136 137

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 121 131 132 133 134 135 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 121
;; lr  def 	 119 129 138 140 141 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 121 131 132 133 134 135 136 137
;; live  gen 	 119 129 138 140 141 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 131 132 133 134 135 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 131 132 133 134 135 136 137

( 3 5 )->[4]->( 10 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 131 132 133 134 135 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 100 [cc] 125 144 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 131 132 133 134 135 136 137
;; live  gen 	 100 [cc] 125 144 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 129 131 132 133 134 135 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 129 131 132 133 134 135 136 137

( 4 )->[5]->( 4 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u45(7){ }u46(13){ }u47(102){ }u48(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 131 132 133 134 135 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129
;; lr  def 	 100 [cc] 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 131 132 133 134 135 136 137
;; live  gen 	 100 [cc] 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 131 132 133 134 135 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 131 132 133 134 135 136 137

( 5 )->[6]->( 12 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u53(7){ }u54(13){ }u55(102){ }u56(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130

( 10 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u57(7){ }u58(13){ }u59(102){ }u60(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 125 132 133 134 135 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 125 132 133 134 135 136 137
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 125 132 133 134 135 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 125 132 133 134 135 136 137

( 7 10 )->[8]->( 12 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u62(7){ }u63(13){ }u64(102){ }u65(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 125 132 133 134 135 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 125 132 133 134 135 136 137
;; lr  def 	 130 146 147 149 152 156 161 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 125 132 133 134 135 136 137
;; live  gen 	 130 146 147 149 152 156 161 163
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130

( 2 )->[9]->( 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u117(7){ }u118(13){ }u119(102){ }u120(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130

( 4 )->[10]->( 7 8 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u121(7){ }u122(13){ }u123(102){ }u124(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 131 132 133 134 135 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132
;; lr  def 	 100 [cc] 114 115 123 167 168 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 131 132 133 134 135 136 137
;; live  gen 	 100 [cc] 114 115 123 167 168 170
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 125 132 133 134 135 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 125 132 133 134 135 136 137

( 9 6 8 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u146(7){ }u147(13){ }u148(102){ }u149(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u152(0){ }u153(7){ }u154(13){ }u155(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 48 to worklist
  Adding insn 56 to worklist
  Adding insn 118 to worklist
  Adding insn 112 to worklist
  Adding insn 109 to worklist
  Adding insn 106 to worklist
  Adding insn 103 to worklist
  Adding insn 100 to worklist
  Adding insn 97 to worklist
  Adding insn 94 to worklist
  Adding insn 92 to worklist
  Adding insn 90 to worklist
  Adding insn 88 to worklist
  Adding insn 86 to worklist
  Adding insn 82 to worklist
  Adding insn 78 to worklist
  Adding insn 74 to worklist
  Adding insn 71 to worklist
  Adding insn 67 to worklist
  Adding insn 64 to worklist
  Adding insn 164 to worklist
  Adding insn 158 to worklist
  Adding insn 154 to worklist
  Adding insn 150 to worklist
  Adding insn 149 to worklist
  Adding insn 148 to worklist
  Adding insn 147 to worklist
  Adding insn 171 to worklist
Finished finding needed instructions:
processing block 12 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 170 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
  Adding insn 11 to worklist
  Adding insn 116 to worklist
  Adding insn 114 to worklist
  Adding insn 96 to worklist
  Adding insn 80 to worklist
  Adding insn 73 to worklist
  Adding insn 69 to worklist
  Adding insn 66 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 125 132 133 134 135 136 137
  Adding insn 62 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 119 125 132 133 134 135 136 137
  Adding insn 163 to worklist
  Adding insn 161 to worklist
  Adding insn 160 to worklist
  Adding insn 156 to worklist
  Adding insn 152 to worklist
  Adding insn 144 to worklist
  Adding insn 143 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
  Adding insn 12 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 131 132 133 134 135 136 137
  Adding insn 55 to worklist
  Adding insn 53 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 129 131 132 133 134 135 136 137
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 129 131 132 133 134 135 136 137
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
  Adding insn 10 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 121 131 132 133 134 135 136 137
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 15 count 13 (  1.1)
;; Following path with 22 sets: 2 
;; Following path with 5 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 34.
;; Following path with 9 sets: 4 
;; Following path with 6 sets: 5 
;; Following path with 1 sets: 6 
;; Following path with 31 sets: 10 
;; Following path with 2 sets: 7 
;; Following path with 45 sets: 8 
deferring rescan insn with uid = 11.
;; Following path with 2 sets: 12 
starting the processing of deferred insns
rescanning insn with uid = 11.
rescanning insn with uid = 34.
ending the processing of deferred insns


UG_CheckboxCreate

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,11u} r103={1d,13u,3e} r114={2d,3u} r115={1d,2u} r118={1d,1u} r119={2d,23u} r121={1d,2u} r123={1d,2u} r125={1d,2u} r129={1d,1u} r130={3d,1u} r131={1d,6u} r132={1d,10u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u,1e} r141={1d,1u,1e} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,4u} r149={1d,1u} r152={1d,1u} r156={1d,4u} r161={1d,1u} r163={1d,1u} r167={1d,1u} r168={1d,1u} r170={1d,1u} 
;;    total ref usage 207{66d,136u,5e} in 129{129 regular + 0 call} insns.
(note 13 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 13 3 2 (set (reg/v/f:SI 131 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7156:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 132 [ chb ])
        (reg:SI 1 r1 [ chb ])) "../System/ugui.c":7156:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ chb ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 133 [ id ])
        (reg:SI 2 r2 [ id ])) "../System/ugui.c":7156:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ id ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 134 [ xs ])
        (reg:SI 3 r3 [ xs ])) "../System/ugui.c":7156:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ xs ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 135 [ ys ])
        (mem/c:SI (reg/f:SI 103 afp) [1 ys+0 S4 A64])) "../System/ugui.c":7156:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 103 afp) [1 ys+0 S4 A64])
        (nil)))
(insn 7 6 8 2 (set (reg/v:SI 136 [ xe ])
        (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                (const_int 4 [0x4])) [1 xe+0 S4 A32])) "../System/ugui.c":7156:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                (const_int 4 [0x4])) [1 xe+0 S4 A32])
        (nil)))
(insn 8 7 9 2 (set (reg/v:SI 137 [ ye ])
        (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                (const_int 8 [0x8])) [1 ye+0 S4 A64])) "../System/ugui.c":7156:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                (const_int 8 [0x8])) [1 ye+0 S4 A64])
        (nil)))
(note 9 8 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 9 16 2 (debug_marker) "../System/ugui.c":7157:4 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/ugui.c":7159:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI wnd (reg/v/f:SI 131 [ wnd ])) "../System/ugui.c":7159:4 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/ugui.c":5465:12 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../System/ugui.c":5467:4 -1
     (nil))
(debug_insn 20 19 177 2 (debug_marker) "../System/ugui.c":5468:4 -1
     (nil))
(debug_insn 177 20 21 2 (var_location:SI D#164 (mem/f:SI (plus:SI (reg/v/f:SI 131 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_12(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 21 177 22 2 (set (reg/v/f:SI 118 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 131 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_12(D)->objlst+0 S4 A32])) "../System/ugui.c":5468:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 22 21 23 2 (var_location:SI obj (debug_expr:SI D#164)) "../System/ugui.c":5468:15 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/ugui.c":5470:4 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../System/ugui.c":5470:12 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 121 [ _22 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 131 [ wnd ]) [0 wnd_12(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5470:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 27 26 28 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121 [ _22 ])
            (const_int 0 [0]))) "../System/ugui.c":5470:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 176)
            (pc))) "../System/ugui.c":5470:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 176)
(note 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 3 (set (reg:SI 119 [ ivtmp.1579 ])
        (reg/v/f:SI 118 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 3 (set (reg:SI 138)
        (plus:SI (reg:SI 121 [ _22 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 121 [ _22 ])
        (nil)))
(insn 32 31 34 3 (set (reg:SI 140)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 34 32 35 3 (set (reg/f:SI 141)
        (plus:SI (reg:SI 119 [ ivtmp.1579 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 118 [ obj ])
        (nil)))
(insn 35 34 37 3 (set (reg:SI 143)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 54 3 (set (reg:SI 129 [ _72 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 143) 0))
                (sign_extend:SI (subreg:HI (reg:SI 140) 0)))
            (reg/f:SI 141))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg/f:SI 141)
            (expr_list:REG_DEAD (reg:SI 140)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 140) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 141))
                    (nil))))))
(code_label 54 37 38 4 1972 (nil) [1 uses])
(note 38 54 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 119 [ ivtmp.1579 ])
                (debug_expr:SI D#164))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 40 39 42 4 (debug_marker) "../System/ugui.c":5472:7 -1
     (nil))
(debug_insn 42 40 43 4 (var_location:SI obj (reg:SI 119 [ ivtmp.1579 ])) "../System/ugui.c":5472:11 -1
     (nil))
(debug_insn 43 42 44 4 (debug_marker) "../System/ugui.c":5473:7 -1
     (nil))
(insn 44 43 45 4 (set (reg:SI 125 [ _50 ])
        (zero_extend:SI (mem:QI (reg:SI 119 [ ivtmp.1579 ]) [0 MEM[base: obj_49, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5473:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 45 44 46 4 (set (reg:SI 144)
        (and:SI (reg:SI 125 [ _50 ])
            (const_int 3 [0x3]))) "../System/ugui.c":5473:10 90 {*arm_andsi3_insn}
     (nil))
(insn 46 45 47 4 (set (reg:SI 145)
        (zero_extend:SI (subreg:QI (reg:SI 144) 0))) "../System/ugui.c":5473:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(insn 47 46 48 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 145)
            (const_int 3 [0x3]))) "../System/ugui.c":5473:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(jump_insn 48 47 49 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 129)
            (pc))) "../System/ugui.c":5473:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 129)
(note 49 48 50 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 5 (debug_marker) "../System/ugui.c":5470:26 -1
     (nil))
(debug_insn 51 50 52 5 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5470:12 -1
     (nil))
(insn 53 52 55 5 (set (reg:SI 119 [ ivtmp.1579 ])
        (plus:SI (reg:SI 119 [ ivtmp.1579 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5470:4 7 {*arm_addsi3}
     (nil))
(insn 55 53 56 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ ivtmp.1579 ])
            (reg:SI 129 [ _72 ]))) "../System/ugui.c":5470:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 56 55 59 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 54)
            (pc))) "../System/ugui.c":5470:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 54)
(note 59 56 12 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 12 59 162 6 (set (reg:SI 130 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":7160:30 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 12
(code_label 162 12 60 7 1973 (nil) [1 uses])
(note 60 162 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 7 (debug_marker) "../System/ugui.c":7170:21 -1
     (nil))
(insn 62 61 165 7 (set (reg/f:SI 114 [ _4 ])
        (plus:SI (reg/f:SI 114 [ _4 ])
            (const_int 68 [0x44]))) "../System/ugui.c":7170:33 7 {*arm_addsi3}
     (nil))
(code_label 165 62 63 8 1974 (nil) [0 uses])
(note 63 165 64 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 64 63 65 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 132 [ chb ])
                (const_int 20 [0x14])) [19 chb_14(D)->font+0 S4 A32])
        (reg/f:SI 114 [ _4 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 114 [ _4 ])
        (nil)))
(debug_insn 65 64 66 8 (debug_marker) "../System/ugui.c":7172:4 -1
     (nil))
(insn 66 65 67 8 (set (reg/f:SI 146)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 0000000003322090 *.LC0>)) "../System/ugui.c":7172:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 132 [ chb ])
                (const_int 28 [0x1c])) [18 chb_14(D)->str+0 S4 A32])
        (reg/f:SI 146)) "../System/ugui.c":7172:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 146)
        (nil)))
(debug_insn 68 67 69 8 (debug_marker) "../System/ugui.c":7173:4 -1
     (nil))
(insn 69 68 71 8 (set (reg:SI 147)
        (const_int 0 [0])) "../System/ugui.c":7173:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 69 72 8 (set (mem:QI (plus:SI (reg/v/f:SI 132 [ chb ])
                (const_int 32 [0x20])) [0 chb_14(D)->checked+0 S1 A32])
        (subreg:QI (reg:SI 147) 0)) "../System/ugui.c":7173:17 263 {*arm_movqi_insn}
     (nil))
(debug_insn 72 71 73 8 (debug_marker) "../System/ugui.c":7176:4 -1
     (nil))
(insn 73 72 74 8 (set (reg/f:SI 149)
        (symbol_ref:SI ("_UG_CheckboxUpdate") [flags 0x3]  <function_decl 0000000005f9ba00 _UG_CheckboxUpdate>)) "../System/ugui.c":7176:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 73 75 8 (set (mem/f:SI (plus:SI (reg:SI 119 [ ivtmp.1579 ])
                (const_int 4 [0x4])) [14 obj_49->update+0 S4 A32])
        (reg/f:SI 149)) "../System/ugui.c":7176:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 149)
        (nil)))
(debug_insn 75 74 78 8 (debug_marker) "../System/ugui.c":7177:4 -1
     (nil))
(insn 78 75 79 8 (set (mem:QI (plus:SI (reg:SI 119 [ ivtmp.1579 ])
                (const_int 1 [0x1])) [0 obj_49->touch_state+0 S1 A8])
        (subreg:QI (reg:SI 147) 0)) "../System/ugui.c":7177:21 263 {*arm_movqi_insn}
     (nil))
(debug_insn 79 78 80 8 (debug_marker) "../System/ugui.c":7178:4 -1
     (nil))
(insn 80 79 82 8 (set (reg:SI 152)
        (const_int 4 [0x4])) "../System/ugui.c":7178:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 80 83 8 (set (mem:QI (plus:SI (reg:SI 119 [ ivtmp.1579 ])
                (const_int 40 [0x28])) [0 obj_49->type+0 S1 A32])
        (subreg:QI (reg:SI 152) 0)) "../System/ugui.c":7178:14 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(debug_insn 83 82 86 8 (debug_marker) "../System/ugui.c":7179:4 -1
     (nil))
(insn 86 83 87 8 (set (mem:QI (plus:SI (reg:SI 119 [ ivtmp.1579 ])
                (const_int 42 [0x2a])) [0 obj_49->event+0 S1 A16])
        (subreg:QI (reg:SI 147) 0)) "../System/ugui.c":7179:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(debug_insn 87 86 88 8 (debug_marker) "../System/ugui.c":7180:4 -1
     (nil))
(insn 88 87 89 8 (set (mem:SI (plus:SI (reg:SI 119 [ ivtmp.1579 ])
                (const_int 24 [0x18])) [1 obj_49->a_rel.xs+0 S4 A32])
        (reg/v:SI 134 [ xs ])) "../System/ugui.c":7180:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 134 [ xs ])
        (nil)))
(debug_insn 89 88 90 8 (debug_marker) "../System/ugui.c":7181:4 -1
     (nil))
(insn 90 89 91 8 (set (mem:SI (plus:SI (reg:SI 119 [ ivtmp.1579 ])
                (const_int 28 [0x1c])) [1 obj_49->a_rel.ys+0 S4 A32])
        (reg/v:SI 135 [ ys ])) "../System/ugui.c":7181:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 135 [ ys ])
        (nil)))
(debug_insn 91 90 92 8 (debug_marker) "../System/ugui.c":7182:4 -1
     (nil))
(insn 92 91 93 8 (set (mem:SI (plus:SI (reg:SI 119 [ ivtmp.1579 ])
                (const_int 32 [0x20])) [1 obj_49->a_rel.xe+0 S4 A32])
        (reg/v:SI 136 [ xe ])) "../System/ugui.c":7182:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 136 [ xe ])
        (nil)))
(debug_insn 93 92 94 8 (debug_marker) "../System/ugui.c":7183:4 -1
     (nil))
(insn 94 93 95 8 (set (mem:SI (plus:SI (reg:SI 119 [ ivtmp.1579 ])
                (const_int 36 [0x24])) [1 obj_49->a_rel.ye+0 S4 A32])
        (reg/v:SI 137 [ ye ])) "../System/ugui.c":7183:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 137 [ ye ])
        (nil)))
(debug_insn 95 94 96 8 (debug_marker) "../System/ugui.c":7184:4 -1
     (nil))
(insn 96 95 97 8 (set (reg:SI 156)
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":7184:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 96 98 8 (set (mem:SI (plus:SI (reg:SI 119 [ ivtmp.1579 ])
                (const_int 8 [0x8])) [1 obj_49->a_abs.xs+0 S4 A32])
        (reg:SI 156)) "../System/ugui.c":7184:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 98 97 100 8 (debug_marker) "../System/ugui.c":7185:4 -1
     (nil))
(insn 100 98 101 8 (set (mem:SI (plus:SI (reg:SI 119 [ ivtmp.1579 ])
                (const_int 12 [0xc])) [1 obj_49->a_abs.ys+0 S4 A32])
        (reg:SI 156)) "../System/ugui.c":7185:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 101 100 103 8 (debug_marker) "../System/ugui.c":7186:4 -1
     (nil))
(insn 103 101 104 8 (set (mem:SI (plus:SI (reg:SI 119 [ ivtmp.1579 ])
                (const_int 16 [0x10])) [1 obj_49->a_abs.xe+0 S4 A32])
        (reg:SI 156)) "../System/ugui.c":7186:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 104 103 106 8 (debug_marker) "../System/ugui.c":7187:4 -1
     (nil))
(insn 106 104 107 8 (set (mem:SI (plus:SI (reg:SI 119 [ ivtmp.1579 ])
                (const_int 20 [0x14])) [1 obj_49->a_abs.ye+0 S4 A32])
        (reg:SI 156)) "../System/ugui.c":7187:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(debug_insn 107 106 109 8 (debug_marker) "../System/ugui.c":7188:4 -1
     (nil))
(insn 109 107 110 8 (set (mem:QI (plus:SI (reg:SI 119 [ ivtmp.1579 ])
                (const_int 41 [0x29])) [0 obj_49->id+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 133 [ id ]) 0)) "../System/ugui.c":7188:12 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v:SI 133 [ id ])
        (nil)))
(debug_insn 110 109 111 8 (debug_marker) "../System/ugui.c":7189:4 -1
     (nil))
(debug_insn 111 110 112 8 (debug_marker) "../System/ugui.c":7190:4 -1
     (nil))
(insn 112 111 113 8 (set (mem/f:SI (plus:SI (reg:SI 119 [ ivtmp.1579 ])
                (const_int 44 [0x2c])) [10 obj_49->data+0 S4 A32])
        (reg/v/f:SI 132 [ chb ])) "../System/ugui.c":7190:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 132 [ chb ])
        (nil)))
(debug_insn 113 112 114 8 (debug_marker) "../System/ugui.c":7193:4 -1
     (nil))
(insn 114 113 116 8 (set (reg:SI 161)
        (and:SI (reg:SI 125 [ _50 ])
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":7193:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _50 ])
        (nil)))
(insn 116 114 118 8 (set (reg:SI 163)
        (ior:SI (reg:SI 161)
            (const_int -54 [0xffffffffffffffca]))) "../System/ugui.c":7193:15 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(insn 118 116 119 8 (set (mem:QI (reg:SI 119 [ ivtmp.1579 ]) [0 obj_49->state+0 S1 A32])
        (subreg:QI (reg:SI 163) 0)) "../System/ugui.c":7193:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg:SI 119 [ ivtmp.1579 ])
            (nil))))
(debug_insn 119 118 11 8 (debug_marker) "../System/ugui.c":7195:4 -1
     (nil))
(insn 11 119 176 8 (set (reg:SI 130 [ <retval> ])
        (reg:SI 147)) "../System/ugui.c":7195:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
      ; pc falls through to BB 12
(code_label 176 11 175 9 1975 (nil) [1 uses])
(note 175 176 10 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 10 175 122 9 (set (reg:SI 130 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":7160:30 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 122 10 123 9 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7159:10 -1
     (nil))
(debug_insn 123 122 124 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7159:10 -1
     (nil))
(debug_insn 124 123 125 9 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7159:10 -1
     (nil))
(debug_insn 125 124 129 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7159:10 -1
     (nil))
      ; pc falls through to BB 12
(code_label 129 125 130 10 1971 (nil) [1 uses])
(note 130 129 131 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 131 130 132 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7159:10 -1
     (nil))
(debug_insn 132 131 133 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7159:10 -1
     (nil))
(debug_insn 133 132 134 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7159:10 -1
     (nil))
(debug_insn 134 133 135 10 (var_location:SI obj (reg:SI 119 [ ivtmp.1579 ])) "../System/ugui.c":7159:10 -1
     (nil))
(debug_insn 135 134 136 10 (debug_marker) "../System/ugui.c":7160:4 -1
     (nil))
(debug_insn 136 135 137 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7159:10 -1
     (nil))
(debug_insn 137 136 138 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7159:10 -1
     (nil))
(debug_insn 138 137 139 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7159:10 -1
     (nil))
(debug_insn 139 138 140 10 (var_location:SI obj (reg:SI 119 [ ivtmp.1579 ])) "../System/ugui.c":7159:10 -1
     (nil))
(debug_insn 140 139 141 10 (debug_marker) "../System/ugui.c":7163:4 -1
     (nil))
(debug_insn 141 140 142 10 (debug_marker) "../System/ugui.c":7164:4 -1
     (nil))
(debug_insn 142 141 143 10 (debug_marker) "../System/ugui.c":7165:4 -1
     (nil))
(insn 143 142 144 10 (set (reg:SI 115 [ vect__2.1572 ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ wnd ])
                (const_int 12 [0xc])) [1 MEM[(unsigned int *)wnd_12(D) + 12B]+0 S4 A32])) "../System/ugui.c":7165:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 144 143 145 10 (set (reg:SI 123 [ _47 ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ wnd ])
                (const_int 16 [0x10])) [1 wnd_12(D)->bc+0 S4 A32])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 131 [ wnd ])
        (nil)))
(debug_insn 145 144 146 10 (debug_marker) "../System/ugui.c":7166:4 -1
     (nil))
(debug_insn 146 145 147 10 (debug_marker) "../System/ugui.c":7167:4 -1
     (nil))
(insn 147 146 148 10 (set (mem:SI (plus:SI (reg/v/f:SI 132 [ chb ])
                (const_int 4 [0x4])) [1 MEM[(unsigned int *)chb_14(D) + 4B]+0 S4 A32])
        (reg:SI 115 [ vect__2.1572 ])) "../System/ugui.c":7165:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 147 149 10 (set (mem:SI (plus:SI (reg/v/f:SI 132 [ chb ])
                (const_int 8 [0x8])) [1 MEM[(unsigned int *)chb_14(D) + 8B]+0 S4 A32])
        (reg:SI 123 [ _47 ])) "../System/ugui.c":7165:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 149 148 150 10 (set (mem:SI (plus:SI (reg/v/f:SI 132 [ chb ])
                (const_int 12 [0xc])) [1 MEM[(unsigned int *)chb_14(D) + 12B]+0 S4 A32])
        (reg:SI 115 [ vect__2.1572 ])) "../System/ugui.c":7165:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ vect__2.1572 ])
        (nil)))
(insn 150 149 151 10 (set (mem:SI (plus:SI (reg/v/f:SI 132 [ chb ])
                (const_int 16 [0x10])) [1 MEM[(unsigned int *)chb_14(D) + 16B]+0 S4 A32])
        (reg:SI 123 [ _47 ])) "../System/ugui.c":7165:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _47 ])
        (nil)))
(debug_insn 151 150 152 10 (debug_marker) "../System/ugui.c":7168:4 -1
     (nil))
(insn 152 151 154 10 (set (reg:SI 167)
        (const_int 256 [0x100])) "../System/ugui.c":7163:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 154 152 155 10 (set (mem:HI (reg/v/f:SI 132 [ chb ]) [0 MEM <vector(2) unsigned char> [(unsigned char *)chb_14(D)]+0 S2 A16])
        (subreg:HI (reg:SI 167) 0)) "../System/ugui.c":7163:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(debug_insn 155 154 156 10 (debug_marker) "../System/ugui.c":7169:4 -1
     (nil))
(insn 156 155 158 10 (set (reg:SI 168)
        (const_int 9 [0x9])) "../System/ugui.c":7169:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 158 156 159 10 (set (mem:QI (plus:SI (reg/v/f:SI 132 [ chb ])
                (const_int 24 [0x18])) [0 chb_14(D)->align+0 S1 A32])
        (subreg:QI (reg:SI 168) 0)) "../System/ugui.c":7169:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 159 158 160 10 (debug_marker) "../System/ugui.c":7170:4 -1
     (nil))
(insn 160 159 161 10 (set (reg/f:SI 170)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":7170:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 161 160 163 10 (set (reg/f:SI 114 [ _4 ])
        (mem/f/c:SI (reg/f:SI 170) [11 gui+0 S4 A32])) "../System/ugui.c":7170:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 170)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
            (nil))))
(insn 163 161 164 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _4 ])
            (const_int 0 [0]))) "../System/ugui.c":7170:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 164 163 172 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../System/ugui.c":7170:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 162)
      ; pc falls through to BB 8
(note 172 164 170 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 170 172 171 12 (set (reg/i:SI 0 r0)
        (reg:SI 130 [ <retval> ])) "../System/ugui.c":7196:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ <retval> ])
        (nil)))
(insn 171 170 0 12 (use (reg/i:SI 0 r0)) "../System/ugui.c":7196:1 -1
     (nil))

;; Function UG_CheckboxDelete (UG_CheckboxDelete, funcdef_no=118, decl_uid=6145, cgraph_uid=119, symbol_order=130)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 25 sets: 2 
;; Following path with 1 sets: 10 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 38.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 18 sets: 12 
;; Following path with 15 sets: 9 
;; Following path with 10 sets: 11 
;; Following path with 2 sets: 13 
starting the processing of deferred insns
rescanning insn with uid = 38.
ending the processing of deferred insns


UG_CheckboxDelete

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,6u} r102={1d,13u} r103={1d,12u} r114={1d,1u} r116={1d,2u} r122={2d,15u} r123={1d,2u} r126={1d,1u} r127={4d,1u} r128={1d,5u} r129={1d,3u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r144={1d,1u} r149={1d,2u} r151={1d,4u} 
;;    total ref usage 163{55d,106u,2e} in 100{100 regular + 0 call} insns.
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7199:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":7199:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 4 12 2 (debug_marker) "../System/ugui.c":7200:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":7200:4 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI type (const_int 4 [0x4])) "../System/ugui.c":7200:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":7200:4 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker:BLK) "../System/ugui.c":5502:11 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/ugui.c":5504:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":5504:15 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/ugui.c":5506:4 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":5506:4 -1
     (nil))
(debug_insn 20 19 21 2 (var_location:QI type (const_int 4 [0x4])) "../System/ugui.c":5506:4 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":5506:4 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 24 23 147 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 147 24 25 2 (var_location:SI D#165 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_2(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 25 147 26 2 (set (reg/v/f:SI 114 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_2(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 26 25 27 2 (var_location:SI obj (debug_expr:SI D#165)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 27 26 28 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 28 27 29 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 29 28 30 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 30 29 31 2 (set (reg:SI 123 [ _32 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_2(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 31 30 32 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ _32 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 32 31 33 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 142)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 142)
(note 33 32 34 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 3 (set (reg:SI 122 [ ivtmp.1592 ])
        (reg/v/f:SI 114 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 3 (set (reg:SI 130)
        (plus:SI (reg:SI 123 [ _32 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 123 [ _32 ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 38 36 39 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 122 [ ivtmp.1592 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ obj ])
        (nil)))
(insn 39 38 41 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 39 68 3 (set (reg:SI 126 [ _40 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 68 41 42 4 1986 (nil) [1 uses])
(note 42 68 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 122 [ ivtmp.1592 ])
                (debug_expr:SI D#165))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 44 43 46 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 46 44 47 4 (var_location:SI obj (reg:SI 122 [ ivtmp.1592 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 47 46 48 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 48 47 49 4 (set (reg:SI 116 [ _11 ])
        (zero_extend:SI (mem:QI (reg:SI 122 [ ivtmp.1592 ]) [0 MEM[base: obj_10, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 49 48 50 4 (set (reg:SI 136)
        (and:SI (reg:SI 116 [ _11 ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (nil))
(insn 50 49 51 4 (set (reg:SI 137)
        (zero_extend:SI (subreg:QI (reg:SI 136) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(insn 51 50 52 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(jump_insn 52 51 53 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 62)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 62)
(note 53 52 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 55 54 56 5 (set (reg:SI 138 [ MEM[base: obj_10, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 122 [ ivtmp.1592 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_10, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 56 55 57 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138 [ MEM[base: obj_10, offset: 40B] ])
            (const_int 4 [0x4]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ MEM[base: obj_10, offset: 40B] ])
        (nil)))
(jump_insn 57 56 58 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 62)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 62)
(note 58 57 59 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 6 (set (reg:SI 139 [ MEM[base: obj_10, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 122 [ ivtmp.1592 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_10, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 60 59 61 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139 [ MEM[base: obj_10, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ MEM[base: obj_10, offset: 41B] ])
        (nil)))
(jump_insn 61 60 62 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 110)
(code_label 62 61 63 7 1984 (nil) [2 uses])
(note 63 62 64 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 65 64 66 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 66 65 67 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 67 66 69 7 (set (reg:SI 122 [ ivtmp.1592 ])
        (plus:SI (reg:SI 122 [ ivtmp.1592 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 69 67 70 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ ivtmp.1592 ])
            (reg:SI 126 [ _40 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 70 69 73 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 68)
(note 73 70 5 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 5 73 74 8 (set (reg:SI 127 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":5522:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(note 74 5 75 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 75 74 76 9 (debug_marker) "../System/ugui.c":5513:7 -1
     (nil))
(debug_insn 76 75 78 9 (debug_marker) "../System/ugui.c":5514:7 -1
     (nil))
(insn 78 76 79 9 (set (mem/f:SI (plus:SI (reg:SI 122 [ ivtmp.1592 ])
                (const_int 44 [0x2c])) [10 obj_10->data+0 S4 A32])
        (reg:SI 151)) "../System/ugui.c":5514:17 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 79 78 82 9 (debug_marker) "../System/ugui.c":5515:7 -1
     (nil))
(insn 82 79 83 9 (set (mem:QI (plus:SI (reg:SI 122 [ ivtmp.1592 ])
                (const_int 42 [0x2a])) [0 obj_10->event+0 S1 A16])
        (subreg:QI (reg:SI 149) 0)) "../System/ugui.c":5515:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(debug_insn 83 82 84 9 (debug_marker) "../System/ugui.c":5516:7 -1
     (nil))
(debug_insn 84 83 85 9 (debug_marker) "../System/ugui.c":5517:7 -1
     (nil))
(insn 85 84 87 9 (set (reg:SI 144)
        (const_int 3 [0x3])) "../System/ugui.c":5513:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 85 88 9 (set (mem:HI (reg:SI 122 [ ivtmp.1592 ]) [0 MEM <vector(2) unsigned char> [(unsigned char *)obj_10]+0 S2 A16])
        (subreg:HI (reg:SI 144) 0)) "../System/ugui.c":5513:18 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(debug_insn 88 87 91 9 (debug_marker) "../System/ugui.c":5518:7 -1
     (nil))
(insn 91 88 92 9 (set (mem:HI (plus:SI (reg:SI 122 [ ivtmp.1592 ])
                (const_int 40 [0x28])) [0 MEM <vector(2) unsigned char> [(unsigned char *)obj_10 + 40B]+0 S2 A16])
        (subreg:HI (reg:SI 151) 0)) "../System/ugui.c":5518:17 724 {*thumb2_movhi_vfp}
     (nil))
(debug_insn 92 91 94 9 (debug_marker) "../System/ugui.c":5519:7 -1
     (nil))
(insn 94 92 95 9 (set (mem/f:SI (plus:SI (reg:SI 122 [ ivtmp.1592 ])
                (const_int 4 [0x4])) [14 obj_10->update+0 S4 A32])
        (reg:SI 151)) "../System/ugui.c":5519:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg:SI 122 [ ivtmp.1592 ])
            (nil))))
(debug_insn 95 94 6 9 (debug_marker) "../System/ugui.c":5520:7 -1
     (nil))
(insn 6 95 142 9 (set (reg:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":5520:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(code_label 142 6 141 10 1988 (nil) [1 uses])
(note 141 142 7 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 7 141 146 10 (set (reg:SI 127 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":5522:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(code_label 146 7 145 11 1989 (nil) [1 uses])
(note 145 146 8 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 8 145 98 11 (set (reg:SI 127 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":5522:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 98 8 99 11 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 99 98 100 11 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 100 99 101 11 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 101 100 102 11 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 102 101 103 11 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7200:11 -1
     (nil))
(debug_insn 103 102 104 11 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7200:11 -1
     (nil))
(debug_insn 104 103 105 11 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7200:11 -1
     (nil))
(debug_insn 105 104 106 11 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7200:11 -1
     (nil))
(debug_insn 106 105 110 11 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7200:11 -1
     (nil))
      ; pc falls through to BB 13
(code_label 110 106 111 12 1985 (nil) [1 uses])
(note 111 110 112 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 112 111 113 12 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 113 112 114 12 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 114 113 115 12 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 115 114 116 12 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 116 115 117 12 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 117 116 118 12 (var_location:SI obj (reg:SI 122 [ ivtmp.1592 ])) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 118 117 119 12 (debug_marker) "../System/ugui.c":5509:4 -1
     (nil))
(debug_insn 119 118 120 12 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 120 119 121 12 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 121 120 122 12 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 122 121 123 12 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 123 122 124 12 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 124 123 125 12 (var_location:SI obj (reg:SI 122 [ ivtmp.1592 ])) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 125 124 126 12 (debug_marker) "../System/ugui.c":5512:7 -1
     (nil))
(insn 126 125 128 12 (set (reg:SI 149)
        (and:SI (reg:SI 116 [ _11 ])
            (const_int 40 [0x28]))) "../System/ugui.c":5512:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _11 ])
        (nil)))
(insn 128 126 129 12 (set (reg:SI 151)
        (zero_extend:SI (subreg:QI (reg:SI 149) 0))) "../System/ugui.c":5512:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 129 128 130 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 151)
            (const_int 0 [0]))) "../System/ugui.c":5512:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 130 129 138 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 146)
            (pc))) "../System/ugui.c":5512:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 21474844 (nil)))
 -> 146)
      ; pc falls through to BB 9
(note 138 130 136 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 136 138 137 13 (set (reg/i:SI 0 r0)
        (reg:SI 127 [ <retval> ])) "../System/ugui.c":7201:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ <retval> ])
        (nil)))
(insn 137 136 0 13 (use (reg/i:SI 0 r0)) "../System/ugui.c":7201:1 -1
     (nil))

;; Function UG_CheckboxHide (UG_CheckboxHide, funcdef_no=120, decl_uid=6151, cgraph_uid=121, symbol_order=132)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 22 sets: 2 
;; Following path with 1 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 34.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 38 sets: 10 
deferring rescan insn with uid = 6.
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 6.
rescanning insn with uid = 34.
ending the processing of deferred insns


UG_CheckboxHide

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r117={1d,1u} r118={1d,3u} r120={1d,2u} r128={2d,14u} r129={1d,2u} r130={1d,1u} r131={3d,1u} r132={1d,4u} r133={1d,2u} r134={1d,1u} r136={1d,1u,1e} r137={1d,1u,1e} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,3u} r153={1d,1u} r155={1d,1u} 
;;    total ref usage 155{56d,97u,2e} in 92{92 regular + 0 call} insns.
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:SI 132 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7217:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 133 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":7217:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 4 11 2 (debug_marker) "../System/ugui.c":7218:4 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":7218:15 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/ugui.c":7219:4 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":7219:17 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/ugui.c":7221:4 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SI wnd (reg/v/f:SI 132 [ wnd ])) "../System/ugui.c":7221:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:QI type (const_int 4 [0x4])) "../System/ugui.c":7221:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI id (subreg:QI (reg/v:SI 133 [ id ]) 0)) "../System/ugui.c":7221:4 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 20 19 129 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 129 20 21 2 (var_location:SI D#169 (mem/f:SI (plus:SI (reg/v/f:SI 132 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_9(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 21 129 22 2 (set (reg/v/f:SI 117 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 132 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_9(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 22 21 23 2 (var_location:SI obj (debug_expr:SI D#169)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 129 [ _34 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 132 [ wnd ]) [0 wnd_9(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 132 [ wnd ])
        (nil)))
(insn 27 26 28 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _34 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 128)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 128)
(note 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 3 (set (reg:SI 128 [ ivtmp.1610 ])
        (reg/v/f:SI 117 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 3 (set (reg:SI 134)
        (plus:SI (reg:SI 129 [ _34 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 129 [ _34 ])
        (nil)))
(insn 32 31 34 3 (set (reg:SI 136)
        (zero_extend:SI (subreg:QI (reg:SI 134) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(insn 34 32 35 3 (set (reg/f:SI 137)
        (plus:SI (reg:SI 128 [ ivtmp.1610 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ obj ])
        (nil)))
(insn 35 34 37 3 (set (reg:SI 139)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 64 3 (set (reg:SI 130 [ _39 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 139) 0))
                (sign_extend:SI (subreg:HI (reg:SI 136) 0)))
            (reg/f:SI 137))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_DEAD (reg/f:SI 137)
            (expr_list:REG_DEAD (reg:SI 136)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 136) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 137))
                    (nil))))))
(code_label 64 37 38 4 2005 (nil) [1 uses])
(note 38 64 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 128 [ ivtmp.1610 ])
                (debug_expr:SI D#169))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 40 39 42 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 42 40 43 4 (var_location:SI obj (reg:SI 128 [ ivtmp.1610 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 43 42 44 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 44 43 45 4 (set (reg:SI 120 [ _21 ])
        (zero_extend:SI (mem:QI (reg:SI 128 [ ivtmp.1610 ]) [0 MEM[base: obj_20, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 45 44 46 4 (set (reg:SI 140)
        (and:SI (reg:SI 120 [ _21 ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (nil))
(insn 46 45 47 4 (set (reg:SI 141)
        (zero_extend:SI (subreg:QI (reg:SI 140) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(insn 47 46 48 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(jump_insn 48 47 49 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 58)
(note 49 48 50 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 51 50 52 5 (set (reg:SI 142 [ MEM[base: obj_20, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 128 [ ivtmp.1610 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_20, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 52 51 53 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 142 [ MEM[base: obj_20, offset: 40B] ])
            (const_int 4 [0x4]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ MEM[base: obj_20, offset: 40B] ])
        (nil)))
(jump_insn 53 52 54 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 58)
(note 54 53 55 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 6 (set (reg:SI 143 [ MEM[base: obj_20, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 128 [ ivtmp.1610 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_20, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 56 55 57 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 143 [ MEM[base: obj_20, offset: 41B] ])
            (reg/v:SI 133 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ MEM[base: obj_20, offset: 41B] ])
        (nil)))
(jump_insn 57 56 58 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 78)
(code_label 58 57 59 7 2003 (nil) [2 uses])
(note 59 58 60 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 60 59 61 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 61 60 62 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 63 62 65 7 (set (reg:SI 128 [ ivtmp.1610 ])
        (plus:SI (reg:SI 128 [ ivtmp.1610 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 65 63 66 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 128 [ ivtmp.1610 ])
            (reg:SI 130 [ _39 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 66 65 124 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 64)
(note 124 66 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 124 128 8 (set (reg:SI 131 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":7222:30 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 128 7 127 9 2006 (nil) [1 uses])
(note 127 128 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 127 78 9 (set (reg:SI 131 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":7222:30 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 78 5 79 10 2004 (nil) [1 uses])
(note 79 78 80 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 80 79 81 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7221:10 -1
     (nil))
(debug_insn 81 80 82 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7221:10 -1
     (nil))
(debug_insn 82 81 83 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7221:10 -1
     (nil))
(debug_insn 83 82 84 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7221:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7221:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:SI obj (reg:SI 128 [ ivtmp.1610 ])) "../System/ugui.c":7221:10 -1
     (nil))
(debug_insn 86 85 87 10 (debug_marker) "../System/ugui.c":7222:4 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7221:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7221:10 -1
     (nil))
(debug_insn 89 88 90 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7221:10 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7221:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7221:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:SI obj (reg:SI 128 [ ivtmp.1610 ])) "../System/ugui.c":7221:10 -1
     (nil))
(debug_insn 93 92 94 10 (debug_marker) "../System/ugui.c":7224:4 -1
     (nil))
(insn 94 93 95 10 (set (reg/v/f:SI 118 [ btn ])
        (mem/f:SI (plus:SI (reg:SI 128 [ ivtmp.1610 ])
                (const_int 44 [0x2c])) [10 obj_20->data+0 S4 A32])) "../System/ugui.c":7224:8 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 95 94 96 10 (var_location:SI btn (reg/v/f:SI 118 [ btn ])) "../System/ugui.c":7224:8 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":7226:4 -1
     (nil))
(insn 97 96 99 10 (set (reg:SI 146 [ btn_12->state ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 118 [ btn ]) [0 btn_12->state+0 S1 A32]))) "../System/ugui.c":7226:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 99 97 101 10 (set (reg:SI 147)
        (and:SI (reg:SI 146 [ btn_12->state ])
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":7226:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ btn_12->state ])
        (nil)))
(insn 101 99 102 10 (set (mem:QI (reg/v/f:SI 118 [ btn ]) [0 btn_12->state+0 S1 A32])
        (subreg:QI (reg:SI 147) 0)) "../System/ugui.c":7226:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg/v/f:SI 118 [ btn ])
            (nil))))
(debug_insn 102 101 103 10 (debug_marker) "../System/ugui.c":7227:4 -1
     (nil))
(insn 103 102 105 10 (set (reg:SI 149)
        (const_int 0 [0])) "../System/ugui.c":7227:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 103 106 10 (set (mem:QI (plus:SI (reg:SI 128 [ ivtmp.1610 ])
                (const_int 1 [0x1])) [0 obj_20->touch_state+0 S1 A8])
        (subreg:QI (reg:SI 149) 0)) "../System/ugui.c":7227:21 263 {*arm_movqi_insn}
     (nil))
(debug_insn 106 105 109 10 (debug_marker) "../System/ugui.c":7228:4 -1
     (nil))
(insn 109 106 110 10 (set (mem:QI (plus:SI (reg:SI 128 [ ivtmp.1610 ])
                (const_int 42 [0x2a])) [0 obj_20->event+0 S1 A16])
        (subreg:QI (reg:SI 149) 0)) "../System/ugui.c":7228:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(debug_insn 110 109 111 10 (debug_marker) "../System/ugui.c":7229:4 -1
     (nil))
(debug_insn 111 110 112 10 (debug_marker) "../System/ugui.c":7230:4 -1
     (nil))
(insn 112 111 114 10 (set (reg:SI 153)
        (and:SI (reg:SI 120 [ _21 ])
            (const_int -9 [0xfffffffffffffff7]))) "../System/ugui.c":7229:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _21 ])
        (nil)))
(insn 114 112 116 10 (set (reg:SI 155)
        (ior:SI (reg:SI 153)
            (const_int 32 [0x20]))) "../System/ugui.c":7230:15 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))
(insn 116 114 117 10 (set (mem:QI (reg:SI 128 [ ivtmp.1610 ]) [0 obj_20->state+0 S1 A32])
        (subreg:QI (reg:SI 155) 0)) "../System/ugui.c":7230:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg:SI 128 [ ivtmp.1610 ])
            (nil))))
(debug_insn 117 116 6 10 (debug_marker) "../System/ugui.c":7232:4 -1
     (nil))
(insn 6 117 69 10 (set (reg:SI 131 [ <retval> ])
        (reg:SI 149)) "../System/ugui.c":7232:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(debug_insn 69 6 70 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7221:10 -1
     (nil))
(debug_insn 70 69 71 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7221:10 -1
     (nil))
(debug_insn 71 70 72 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7221:10 -1
     (nil))
(debug_insn 72 71 73 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7221:10 -1
     (nil))
(debug_insn 73 72 74 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7221:10 -1
     (nil))
(debug_insn 74 73 123 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7221:10 -1
     (nil))
(note 123 74 121 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 121 123 122 11 (set (reg/i:SI 0 r0)
        (reg:SI 131 [ <retval> ])) "../System/ugui.c":7233:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ <retval> ])
        (nil)))
(insn 122 121 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":7233:1 -1
     (nil))

;; Function UG_CheckboxSetStyle (UG_CheckboxSetStyle, funcdef_no=128, decl_uid=6183, cgraph_uid=129, symbol_order=140)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 33 count 28 (  1.2)


UG_CheckboxSetStyle

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 209
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,23u} r13={1d,23u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={10d,10u} r102={1d,23u} r103={1d,22u} r114={5d,6u} r115={1d,2u} r117={2d,1u} r122={1d,2u} r124={1d,6u} r126={1d,2u} r130={1d,2u} r137={1d,1u} r138={2d,11u} r139={3d,1u} r140={1d,4u} r141={1d,2u} r142={1d,5u} r143={1d,1u} r145={1d,1u,1e} r146={1d,1u,1e} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r168={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r174={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r182={1d,1u} r184={1d,1u} 
;;    total ref usage 268{86d,180u,2e} in 137{137 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 22 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 122 126 140 141 142
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 122 126 140 141 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 126 141 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 126 141 142

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 126 141 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 126
;; lr  def 	 137 138 143 145 146 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 126 141 142
;; live  gen 	 137 138 143 145 146 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138 141 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138 141 142

( 3 7 )->[4]->( 5 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(7){ }u28(13){ }u29(102){ }u30(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138 141 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  def 	 100 [cc] 130 149 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138 141 142
;; live  gen 	 100 [cc] 130 149 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u39(7){ }u40(13){ }u41(102){ }u42(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  def 	 100 [cc] 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142
;; live  gen 	 100 [cc] 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142

( 5 )->[6]->( 23 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 141
;; lr  def 	 100 [cc] 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142
;; live  gen 	 100 [cc] 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142

( 5 4 6 )->[7]->( 4 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u54(7){ }u55(13){ }u56(102){ }u57(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138 141 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138
;; lr  def 	 100 [cc] 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138 141 142
;; live  gen 	 100 [cc] 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138 141 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138 141 142

( 7 )->[8]->( 25 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u62(7){ }u63(13){ }u64(102){ }u65(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139

( 23 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 114 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  gen 	 114 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142

( 9 23 )->[10]->( 12 13 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u72(7){ }u73(13){ }u74(102){ }u75(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 100 [cc] 154 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  gen 	 100 [cc] 154 156
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142

( 10 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u81(7){ }u82(13){ }u83(102){ }u84(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 114 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  gen 	 114 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142

( 12 10 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u87(7){ }u88(13){ }u89(102){ }u90(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 100 [cc] 158 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  gen 	 100 [cc] 158 160
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142

( 13 )->[14]->( 18 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u96(7){ }u97(13){ }u98(102){ }u99(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 114 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
;; live  gen 	 114 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142

( 13 )->[15]->( 16 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u102(7){ }u103(13){ }u104(102){ }u105(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 100 [cc] 162 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  gen 	 100 [cc] 162 164
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142

( 15 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u111(7){ }u112(13){ }u113(102){ }u114(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 114 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
;; live  gen 	 114 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142

( 15 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u117(7){ }u118(13){ }u119(102){ }u120(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 124
;; lr  def 	 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  gen 	 166
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142

( 14 16 17 )->[18]->( 19 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u125(7){ }u126(13){ }u127(102){ }u128(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 100 [cc] 168 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
;; live  gen 	 100 [cc] 168 170
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138

( 18 )->[19]->( 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u134(7){ }u135(13){ }u136(102){ }u137(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 117 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138
;; live  gen 	 117 171
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 130 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 130 138

( 18 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u140(7){ }u141(13){ }u142(102){ }u143(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 117 172
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138
;; live  gen 	 117 172
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 130 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 130 138

( 19 20 )->[21]->( 25 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u146(7){ }u147(13){ }u148(102){ }u149(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 130 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 130 138
;; lr  def 	 139 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 130 138
;; live  gen 	 139 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139

( 2 )->[22]->( 25 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u157(7){ }u158(13){ }u159(102){ }u160(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139

( 6 )->[23]->( 9 10 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u161(7){ }u162(13){ }u163(102){ }u164(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 138 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 142
;; lr  def 	 100 [cc] 114 115 124 178 179 180 182 184
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 138 142
;; live  gen 	 100 [cc] 114 115 124 178 179 180 182 184
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142

( 22 8 21 )->[25]->( 1 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u183(7){ }u184(13){ }u185(102){ }u186(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 25 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u189(0){ }u190(7){ }u191(13){ }u192(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 29 to worklist
  Adding insn 49 to worklist
  Adding insn 54 to worklist
  Adding insn 58 to worklist
  Adding insn 67 to worklist
  Adding insn 81 to worklist
  Adding insn 93 to worklist
  Adding insn 107 to worklist
  Adding insn 119 to worklist
  Adding insn 127 to worklist
  Adding insn 146 to worklist
  Adding insn 142 to worklist
  Adding insn 193 to worklist
  Adding insn 186 to worklist
  Adding insn 200 to worklist
Finished finding needed instructions:
processing block 25 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 199 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
  Adding insn 7 to worklist
  Adding insn 144 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 130 138
  Adding insn 131 to worklist
  Adding insn 130 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 130 138
  Adding insn 138 to worklist
  Adding insn 137 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 123 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
  Adding insn 97 to worklist
  Adding insn 96 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
  Adding insn 111 to worklist
  Adding insn 110 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 130 138 142
  Adding insn 117 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
  Adding insn 106 to worklist
  Adding insn 105 to worklist
  Adding insn 103 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 89 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
  Adding insn 85 to worklist
  Adding insn 84 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 77 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
  Adding insn 74 to worklist
  Adding insn 73 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 124 130 138 142
  Adding insn 192 to worklist
  Adding insn 191 to worklist
  Adding insn 189 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
  Adding insn 181 to worklist
  Adding insn 180 to worklist
  Adding insn 178 to worklist
  Adding insn 175 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
  Adding insn 8 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138 141 142
  Adding insn 66 to worklist
  Adding insn 64 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142
  Adding insn 57 to worklist
  Adding insn 56 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142
  Adding insn 53 to worklist
  Adding insn 52 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 138 141 142
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137 138 141 142
  Adding insn 38 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
  Adding insn 6 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 126 141 142
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 22 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 33 count 25 (    1)
;; Following path with 23 sets: 2 
;; Following path with 7 sets: 22 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 29 sets: 23 
;; Following path with 3 sets: 9 
;; Following path with 5 sets: 10 
;; Following path with 3 sets: 12 
;; Following path with 5 sets: 13 
;; Following path with 5 sets: 15 
;; Following path with 3 sets: 17 
;; Following path with 3 sets: 16 
;; Following path with 3 sets: 14 
;; Following path with 5 sets: 18 
;; Following path with 3 sets: 20 
;; Following path with 3 sets: 19 
;; Following path with 6 sets: 21 
;; Following path with 2 sets: 25 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_CheckboxSetStyle

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,23u} r13={1d,23u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={10d,10u} r102={1d,23u} r103={1d,22u} r114={5d,6u} r115={1d,2u} r117={2d,1u} r122={1d,1u} r124={1d,6u} r126={1d,2u} r130={1d,2u} r137={1d,1u} r138={2d,12u} r139={3d,1u} r140={1d,4u} r141={1d,2u} r142={1d,5u} r143={1d,1u} r145={1d,1u,1e} r146={1d,1u,1e} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r168={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r174={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r182={1d,1u} r184={1d,1u} 
;;    total ref usage 268{86d,180u,2e} in 137{137 regular + 0 call} insns.
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:SI 140 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7342:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 141 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":7342:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 142 [ style ])
        (reg:SI 2 r2 [ style ])) "../System/ugui.c":7342:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ style ])
        (nil)))
(note 5 4 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 5 12 2 (debug_marker) "../System/ugui.c":7343:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":7343:15 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":7344:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI chk (const_int 0 [0])) "../System/ugui.c":7344:17 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":7346:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 140 [ wnd ])) "../System/ugui.c":7346:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 4 [0x4])) "../System/ugui.c":7346:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 141 [ id ]) 0)) "../System/ugui.c":7346:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 206 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 206 21 22 2 (var_location:SI D#185 (mem/f:SI (plus:SI (reg/v/f:SI 140 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_28(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 206 23 2 (set (reg/v/f:SI 122 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 140 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_28(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#185)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 126 [ _41 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 140 [ wnd ]) [0 wnd_28(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 140 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 126 [ _41 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 205)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 205)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 138 [ ivtmp.1682 ])
        (reg/v/f:SI 122 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 143)
        (plus:SI (reg:SI 126 [ _41 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 126 [ _41 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 145)
        (zero_extend:SI (subreg:QI (reg:SI 143) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 146)
        (plus:SI (reg:SI 138 [ ivtmp.1682 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 122 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 148)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 65 3 (set (reg:SI 137 [ _72 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 148) 0))
                (sign_extend:SI (subreg:HI (reg:SI 145) 0)))
            (reg/f:SI 146))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg/f:SI 146)
            (expr_list:REG_DEAD (reg:SI 145)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 145) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 146))
                    (nil))))))
(code_label 65 38 39 4 2079 (nil) [1 uses])
(note 39 65 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 138 [ ivtmp.1682 ])
                (debug_expr:SI D#185))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 138 [ ivtmp.1682 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 46 4 (set (reg:SI 130 [ _49 ])
        (zero_extend:SI (mem:QI (reg:SI 138 [ ivtmp.1682 ]) [0 MEM[base: obj_48, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 46 45 47 4 (set (reg:SI 149)
        (and:SI (reg:SI 130 [ _49 ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (nil))
(insn 47 46 48 4 (set (reg:SI 150)
        (zero_extend:SI (subreg:QI (reg:SI 149) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(insn 48 47 49 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 150)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(jump_insn 49 48 50 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 59)
(note 50 49 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 52 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 52 51 53 5 (set (reg:SI 151 [ MEM[base: obj_48, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 138 [ ivtmp.1682 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_48, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 53 52 54 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 151 [ MEM[base: obj_48, offset: 40B] ])
            (const_int 4 [0x4]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151 [ MEM[base: obj_48, offset: 40B] ])
        (nil)))
(jump_insn 54 53 55 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 59)
(note 55 54 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 56 55 57 6 (set (reg:SI 152 [ MEM[base: obj_48, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 138 [ ivtmp.1682 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_48, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 57 56 58 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 152 [ MEM[base: obj_48, offset: 41B] ])
            (reg/v:SI 141 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 152 [ MEM[base: obj_48, offset: 41B] ])
        (nil)))
(jump_insn 58 57 59 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 159)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 159)
(code_label 59 58 60 7 2077 (nil) [2 uses])
(note 60 59 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 62 61 63 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 63 62 64 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 64 63 66 7 (set (reg:SI 138 [ ivtmp.1682 ])
        (plus:SI (reg:SI 138 [ ivtmp.1682 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 66 64 67 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137 [ _72 ])
            (reg:SI 138 [ ivtmp.1682 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 67 66 70 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 65)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 65)
(note 70 67 8 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 8 70 188 8 (set (reg:SI 139 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":7347:30 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 25
(code_label 188 8 71 9 2086 (nil) [1 uses])
(note 71 188 72 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 72 71 73 9 (debug_marker) "../System/ugui.c":7356:7 -1
     (nil))
(insn 73 72 74 9 (set (reg:SI 153)
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 8 [0x8]))) "../System/ugui.c":7356:18 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 74 73 194 9 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 153) 0))) "../System/ugui.c":7356:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))
(code_label 194 74 75 10 2087 (nil) [0 uses])
(note 75 194 76 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 77 10 (debug_marker) "../System/ugui.c":7358:4 -1
     (nil))
(insn 77 76 79 10 (set (reg:SI 154)
        (and:SI (reg/v:SI 142 [ style ])
            (const_int 16 [0x10]))) "../System/ugui.c":7358:7 90 {*arm_andsi3_insn}
     (nil))
(insn 79 77 80 10 (set (reg:SI 156)
        (zero_extend:SI (subreg:QI (reg:SI 154) 0))) "../System/ugui.c":7358:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 80 79 81 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 156)
            (const_int 0 [0]))) "../System/ugui.c":7358:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(jump_insn 81 80 82 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 86)
            (pc))) "../System/ugui.c":7358:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 86)
(note 82 81 83 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 12 (debug_marker) "../System/ugui.c":7360:7 -1
     (nil))
(insn 84 83 85 12 (set (reg:SI 157)
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 16 [0x10]))) "../System/ugui.c":7360:18 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 85 84 86 12 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 157) 0))) "../System/ugui.c":7360:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(code_label 86 85 87 13 2080 (nil) [1 uses])
(note 87 86 88 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 87 89 13 (debug_marker) "../System/ugui.c":7362:4 -1
     (nil))
(insn 89 88 91 13 (set (reg:SI 158)
        (and:SI (reg/v:SI 142 [ style ])
            (const_int 2 [0x2]))) "../System/ugui.c":7362:7 90 {*arm_andsi3_insn}
     (nil))
(insn 91 89 92 13 (set (reg:SI 160)
        (zero_extend:SI (subreg:QI (reg:SI 158) 0))) "../System/ugui.c":7362:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(insn 92 91 93 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0]))) "../System/ugui.c":7362:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(jump_insn 93 92 94 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 100)
            (pc))) "../System/ugui.c":7362:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 100)
(note 94 93 95 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 95 94 96 14 (debug_marker) "../System/ugui.c":7364:7 -1
     (nil))
(insn 96 95 97 14 (set (reg:SI 161)
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 2 [0x2]))) "../System/ugui.c":7364:18 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 97 96 100 14 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 161) 0))) "../System/ugui.c":7364:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
      ; pc falls through to BB 18
(code_label 100 97 101 15 2081 (nil) [1 uses])
(note 101 100 102 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 102 101 103 15 (debug_marker) "../System/ugui.c":7366:9 -1
     (nil))
(insn 103 102 105 15 (set (reg:SI 162)
        (and:SI (reg/v:SI 142 [ style ])
            (const_int 4 [0x4]))) "../System/ugui.c":7366:12 90 {*arm_andsi3_insn}
     (nil))
(insn 105 103 106 15 (set (reg:SI 164)
        (zero_extend:SI (subreg:QI (reg:SI 162) 0))) "../System/ugui.c":7366:12 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(insn 106 105 107 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0]))) "../System/ugui.c":7366:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(jump_insn 107 106 108 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 114)
            (pc))) "../System/ugui.c":7366:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 114)
(note 108 107 109 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 109 108 110 16 (debug_marker) "../System/ugui.c":7368:7 -1
     (nil))
(insn 110 109 111 16 (set (reg:SI 165)
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 4 [0x4]))) "../System/ugui.c":7368:18 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 111 110 114 16 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 165) 0))) "../System/ugui.c":7368:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
      ; pc falls through to BB 18
(code_label 114 111 115 17 2083 (nil) [1 uses])
(note 115 114 116 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 116 115 117 17 (debug_marker) "../System/ugui.c":7372:7 -1
     (nil))
(insn 117 116 119 17 (set (reg:SI 166)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -3 [0xfffffffffffffffd]))) "../System/ugui.c":7372:18 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 119 117 120 17 (set (mem:QI (reg/v/f:SI 124 [ chk ]) [0 chk_32->state+0 S1 A32])
        (subreg:QI (reg:SI 166) 0)) "../System/ugui.c":7372:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(code_label 120 119 121 18 2082 (nil) [0 uses])
(note 121 120 122 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 122 121 123 18 (debug_marker) "../System/ugui.c":7376:4 -1
     (nil))
(insn 123 122 125 18 (set (reg:SI 168)
        (and:SI (reg/v:SI 142 [ style ])
            (const_int 1 [0x1]))) "../System/ugui.c":7376:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 142 [ style ])
        (nil)))
(insn 125 123 126 18 (set (reg:SI 170)
        (zero_extend:SI (subreg:QI (reg:SI 168) 0))) "../System/ugui.c":7376:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(insn 126 125 127 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0]))) "../System/ugui.c":7376:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))
(jump_insn 127 126 128 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 134)
            (pc))) "../System/ugui.c":7376:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 134)
(note 128 127 129 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 19 (debug_marker) "../System/ugui.c":7378:7 -1
     (nil))
(insn 130 129 131 19 (set (reg:SI 171)
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 1 [0x1]))) "../System/ugui.c":7378:18 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 131 130 134 19 (set (reg:SI 117 [ _14 ])
        (zero_extend:SI (subreg:QI (reg:SI 171) 0))) "../System/ugui.c":7378:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
      ; pc falls through to BB 21
(code_label 134 131 135 20 2084 (nil) [1 uses])
(note 135 134 136 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 136 135 137 20 (debug_marker) "../System/ugui.c":7382:7 -1
     (nil))
(insn 137 136 138 20 (set (reg:SI 172)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":7382:18 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 138 137 139 20 (set (reg:SI 117 [ _14 ])
        (zero_extend:SI (subreg:QI (reg:SI 172) 0))) "../System/ugui.c":7382:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 172)
        (nil)))
(code_label 139 138 140 21 2085 (nil) [0 uses])
(note 140 139 142 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 142 140 143 21 (set (mem:QI (plus:SI (reg/v/f:SI 124 [ chk ])
                (const_int 1 [0x1])) [0 chk_32->style+0 S1 A8])
        (subreg/s/v:QI (reg:SI 117 [ _14 ]) 0)) 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 124 [ chk ])
        (expr_list:REG_DEAD (reg:SI 117 [ _14 ])
            (nil))))
(debug_insn 143 142 144 21 (debug_marker) "../System/ugui.c":7384:4 -1
     (nil))
(insn 144 143 146 21 (set (reg:SI 174)
        (ior:SI (reg:SI 130 [ _49 ])
            (const_int 96 [0x60]))) "../System/ugui.c":7384:15 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _49 ])
        (nil)))
(insn 146 144 147 21 (set (mem:QI (reg:SI 138 [ ivtmp.1682 ]) [0 obj_48->state+0 S1 A32])
        (subreg:QI (reg:SI 174) 0)) "../System/ugui.c":7384:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_DEAD (reg:SI 138 [ ivtmp.1682 ])
            (nil))))
(debug_insn 147 146 7 21 (debug_marker) "../System/ugui.c":7386:4 -1
     (nil))
(insn 7 147 205 21 (set (reg:SI 139 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7386:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 25
(code_label 205 7 204 22 2088 (nil) [1 uses])
(note 204 205 6 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 6 204 150 22 (set (reg:SI 139 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":7347:30 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 150 6 151 22 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7346:10 -1
     (nil))
(debug_insn 151 150 152 22 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7346:10 -1
     (nil))
(debug_insn 152 151 153 22 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7346:10 -1
     (nil))
(debug_insn 153 152 154 22 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7346:10 -1
     (nil))
(debug_insn 154 153 155 22 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7346:10 -1
     (nil))
(debug_insn 155 154 159 22 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7346:10 -1
     (nil))
      ; pc falls through to BB 25
(code_label 159 155 160 23 2078 (nil) [1 uses])
(note 160 159 161 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 161 160 162 23 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7346:10 -1
     (nil))
(debug_insn 162 161 163 23 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7346:10 -1
     (nil))
(debug_insn 163 162 164 23 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7346:10 -1
     (nil))
(debug_insn 164 163 165 23 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7346:10 -1
     (nil))
(debug_insn 165 164 166 23 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7346:10 -1
     (nil))
(debug_insn 166 165 167 23 (var_location:SI obj (reg:SI 138 [ ivtmp.1682 ])) "../System/ugui.c":7346:10 -1
     (nil))
(debug_insn 167 166 168 23 (debug_marker) "../System/ugui.c":7347:4 -1
     (nil))
(debug_insn 168 167 169 23 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7346:10 -1
     (nil))
(debug_insn 169 168 170 23 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7346:10 -1
     (nil))
(debug_insn 170 169 171 23 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7346:10 -1
     (nil))
(debug_insn 171 170 172 23 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7346:10 -1
     (nil))
(debug_insn 172 171 173 23 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7346:10 -1
     (nil))
(debug_insn 173 172 174 23 (var_location:SI obj (reg:SI 138 [ ivtmp.1682 ])) "../System/ugui.c":7346:10 -1
     (nil))
(debug_insn 174 173 175 23 (debug_marker) "../System/ugui.c":7349:4 -1
     (nil))
(insn 175 174 176 23 (set (reg/v/f:SI 124 [ chk ])
        (mem/f:SI (plus:SI (reg:SI 138 [ ivtmp.1682 ])
                (const_int 44 [0x2c])) [10 obj_48->data+0 S4 A32])) "../System/ugui.c":7349:8 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 176 175 177 23 (var_location:SI chk (reg/v/f:SI 124 [ chk ])) "../System/ugui.c":7349:8 -1
     (nil))
(debug_insn 177 176 178 23 (debug_marker) "../System/ugui.c":7352:4 -1
     (nil))
(insn 178 177 180 23 (set (reg:SI 178 [ chk_32->style ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 124 [ chk ])
                    (const_int 1 [0x1])) [0 chk_32->style+0 S1 A8]))) "../System/ugui.c":7352:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 180 178 181 23 (set (reg:SI 179)
        (and:SI (reg:SI 178 [ chk_32->style ])
            (const_int -31 [0xffffffffffffffe1]))) "../System/ugui.c":7352:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 178 [ chk_32->style ])
        (nil)))
(insn 181 180 182 23 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 179) 0))) "../System/ugui.c":7352:15 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(debug_insn 182 181 183 23 (debug_marker) "../System/ugui.c":7353:4 -1
     (nil))
(insn 183 182 184 23 (set (reg:SI 115 [ _3 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 124 [ chk ]) [0 chk_32->state+0 S1 A32]))) "../System/ugui.c":7353:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 184 183 186 23 (set (reg:SI 180)
        (ior:SI (reg:SI 115 [ _3 ])
            (const_int 2 [0x2]))) "../System/ugui.c":7353:15 106 {*iorsi3_insn}
     (nil))
(insn 186 184 187 23 (set (mem:QI (reg/v/f:SI 124 [ chk ]) [0 chk_32->state+0 S1 A32])
        (subreg:QI (reg:SI 180) 0)) "../System/ugui.c":7353:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))
(debug_insn 187 186 189 23 (debug_marker) "../System/ugui.c":7354:4 -1
     (nil))
(insn 189 187 191 23 (set (reg:SI 182)
        (and:SI (reg/v:SI 142 [ style ])
            (const_int 8 [0x8]))) "../System/ugui.c":7354:7 90 {*arm_andsi3_insn}
     (nil))
(insn 191 189 192 23 (set (reg:SI 184)
        (zero_extend:SI (subreg:QI (reg:SI 182) 0))) "../System/ugui.c":7354:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 182)
        (nil)))
(insn 192 191 193 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 184)
            (const_int 0 [0]))) "../System/ugui.c":7354:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 184)
        (nil)))
(jump_insn 193 192 201 23 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 188)
            (pc))) "../System/ugui.c":7354:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 188)
      ; pc falls through to BB 10
(note 201 193 199 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 199 201 200 25 (set (reg/i:SI 0 r0)
        (reg:SI 139 [ <retval> ])) "../System/ugui.c":7387:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139 [ <retval> ])
        (nil)))
(insn 200 199 0 25 (use (reg/i:SI 0 r0)) "../System/ugui.c":7387:1 -1
     (nil))

;; Function UG_CheckboxGetChecked (UG_CheckboxGetChecked, funcdef_no=132, decl_uid=6198, cgraph_uid=133, symbol_order=144)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 15 count 15 (  1.4)


UG_CheckboxGetChecked

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 96
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,10u} r103={1d,9u} r113={1d,2u} r123={2d,11u} r125={1d,1u} r126={3d,4u} r127={1d,4u} r128={1d,2u} r129={1d,1u} r131={1d,1u,1e} r132={1d,1u,1e} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u} 
;;    total ref usage 134{50d,82u,2e} in 81{81 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 11 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 126 127 128
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 126 127 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(7){ }u14(13){ }u15(102){ }u16(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126
;; lr  def 	 123 125 129 131 132 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
;; live  gen 	 123 125 129 131 132 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 4 8 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }u29(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc] 136 137 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 136 137 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(7){ }u40(13){ }u41(102){ }u42(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc] 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 6 )->[7]->( 10 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128
;; lr  def 	 100 [cc] 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 6 5 7 )->[8]->( 5 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u54(7){ }u55(13){ }u56(102){ }u57(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125
;; lr  def 	 100 [cc] 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 8 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u62(7){ }u63(13){ }u64(102){ }u65(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126

( 7 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 126 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	 126 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126

( 10 2 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u76(7){ }u77(13){ }u78(102){ }u79(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u82(0){ }u83(7){ }u84(13){ }u85(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 49 to worklist
  Adding insn 54 to worklist
  Adding insn 58 to worklist
  Adding insn 67 to worklist
  Adding insn 106 to worklist
Finished finding needed instructions:
processing block 11 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 105 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
  Adding insn 100 to worklist
  Adding insn 99 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
  Adding insn 5 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 66 to worklist
  Adding insn 64 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 57 to worklist
  Adding insn 56 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 53 to worklist
  Adding insn 52 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 44 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 15 count 15 (  1.4)
;; Following path with 24 sets: 2 
;; Following path with 6 sets: 4 
deferring rescan insn with uid = 34.
;; Following path with 9 sets: 5 
;; Following path with 4 sets: 6 
;; Following path with 3 sets: 7 
;; Following path with 6 sets: 8 
;; Following path with 1 sets: 9 
;; Following path with 26 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 34.
ending the processing of deferred insns


UG_CheckboxGetChecked

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,10u} r103={1d,9u} r113={1d,1u} r123={2d,12u} r125={1d,1u} r126={3d,4u} r127={1d,4u} r128={1d,2u} r129={1d,1u} r131={1d,1u,1e} r132={1d,1u,1e} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u} 
;;    total ref usage 134{50d,82u,2e} in 81{81 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 127 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7435:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 128 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":7435:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "../System/ugui.c":7436:4 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":7436:15 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":7437:4 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":7437:17 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/ugui.c":7438:4 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI c (const_int 0 [0])) "../System/ugui.c":7438:10 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/ugui.c":7440:4 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SI wnd (reg/v/f:SI 127 [ wnd ])) "../System/ugui.c":7440:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:QI type (const_int 4 [0x4])) "../System/ugui.c":7440:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI id (subreg:QI (reg/v:SI 128 [ id ]) 0)) "../System/ugui.c":7440:4 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 20 19 110 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 110 20 21 2 (var_location:SI D#193 (mem/f:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 21 110 22 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 22 21 23 2 (var_location:SI obj (debug_expr:SI D#193)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 26 25 27 2 (set (reg/v:SI 126 [ <retval> ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 127 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ wnd ])
        (nil)))
(insn 27 26 28 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 126 [ <retval> ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 109)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 109)
(note 29 28 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 4 (set (reg:SI 123 [ ivtmp.1718 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 4 (set (reg:SI 129)
        (plus:SI (reg/v:SI 126 [ <retval> ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 126 [ <retval> ])
        (nil)))
(insn 32 31 34 4 (set (reg:SI 131)
        (zero_extend:SI (subreg:QI (reg:SI 129) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(insn 34 32 35 4 (set (reg/f:SI 132)
        (plus:SI (reg:SI 123 [ ivtmp.1718 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 35 34 37 4 (set (reg:SI 134)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 65 4 (set (reg:SI 125 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 134) 0))
                (sign_extend:SI (subreg:HI (reg:SI 131) 0)))
            (reg/f:SI 132))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_DEAD (reg/f:SI 132)
            (expr_list:REG_DEAD (reg:SI 131)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 131) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 132))
                    (nil))))))
(code_label 65 37 38 5 2127 (nil) [1 uses])
(note 38 65 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 5 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1718 ])
                (debug_expr:SI D#193))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 40 39 42 5 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 42 40 43 5 (var_location:SI obj (reg:SI 123 [ ivtmp.1718 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 43 42 44 5 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 44 43 46 5 (set (reg:SI 136 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1718 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 46 44 47 5 (set (reg:SI 137)
        (and:SI (reg:SI 136 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 47 46 48 5 (set (reg:SI 138)
        (zero_extend:SI (subreg:QI (reg:SI 137) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 48 47 49 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(jump_insn 49 48 50 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 59)
(note 50 49 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 52 6 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 52 51 53 6 (set (reg:SI 139 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1718 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 53 52 54 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 4 [0x4]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 54 53 55 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 59)
(note 55 54 56 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 56 55 57 7 (set (reg:SI 140 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1718 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 57 56 58 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 128 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 58 57 59 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 81)
(code_label 59 58 60 8 2125 (nil) [2 uses])
(note 60 59 61 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 8 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 62 61 63 8 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 63 62 64 8 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 64 63 66 8 (set (reg:SI 123 [ ivtmp.1718 ])
        (plus:SI (reg:SI 123 [ ivtmp.1718 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 66 64 67 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1718 ])
            (reg:SI 125 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 67 66 108 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 65)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 65)
(note 108 67 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 108 81 9 (set (reg/v:SI 126 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7438:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 81 5 82 10 2126 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7440:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7440:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7440:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7440:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7440:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1718 ])) "../System/ugui.c":7440:10 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../System/ugui.c":7441:4 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7440:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7440:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7440:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7440:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7440:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1718 ])) "../System/ugui.c":7440:10 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":7443:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI btn (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1718 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7443:11 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../System/ugui.c":7444:7 -1
     (nil))
(insn 99 98 100 10 (set (reg/f:SI 142 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1718 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7444:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1718 ])
        (nil)))
(insn 100 99 70 10 (set (reg/v:SI 126 [ <retval> ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 142 [ obj_11->data ])
                    (const_int 32 [0x20])) [0 btn_6->checked+0 S1 A32]))) "../System/ugui.c":7444:9 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 142 [ obj_11->data ])
        (nil)))
(debug_insn 70 100 71 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7440:10 -1
     (nil))
(debug_insn 71 70 72 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7440:10 -1
     (nil))
(debug_insn 72 71 73 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7440:10 -1
     (nil))
(debug_insn 73 72 74 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7440:10 -1
     (nil))
(debug_insn 74 73 75 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7440:10 -1
     (nil))
(debug_insn 75 74 76 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7440:10 -1
     (nil))
(debug_insn 76 75 77 10 (var_location:QI c (subreg:QI (reg/v:SI 126 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 77 76 109 10 (debug_marker) "../System/ugui.c":7446:4 -1
     (nil))
(code_label 109 77 107 11 2128 (nil) [1 uses])
(note 107 109 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 107 106 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 126 [ <retval> ])) "../System/ugui.c":7447:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 126 [ <retval> ])
        (nil)))
(insn 106 105 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":7447:1 -1
     (nil))

;; Function UG_CheckboxGetForeColor (UG_CheckboxGetForeColor, funcdef_no=133, decl_uid=6201, cgraph_uid=134, symbol_order=145)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 25 sets: 2 
;; Following path with 9 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 19 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_CheckboxGetForeColor

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r113={1d,1u} r123={2d,12u} r124={1d,2u} r126={1d,1u} r127={3d,2u} r128={1d,5u} r129={1d,2u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} 
;;    total ref usage 140{51d,87u,2e} in 84{84 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7450:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":7450:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../System/ugui.c":7451:4 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":7451:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":7452:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":7452:17 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":7453:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI c (const_int 0 [0])) "../System/ugui.c":7453:13 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":7455:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":7455:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 4 [0x4])) "../System/ugui.c":7455:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":7455:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 113 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 113 21 22 2 (var_location:SI D#195 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 113 23 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#195)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 114 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(debug_insn 114 26 27 2 (var_location:SI D#196 (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) -1
     (nil))
(insn 27 114 28 2 (set (reg:SI 124 [ _24 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _24 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 112)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 112)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 123 [ ivtmp.1727 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 130)
        (plus:SI (reg:SI 124 [ _24 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _24 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 123 [ ivtmp.1727 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 66 3 (set (reg:SI 126 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 66 38 39 4 2138 (nil) [1 uses])
(note 39 66 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1727 ])
                (debug_expr:SI D#195))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 123 [ ivtmp.1727 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 47 4 (set (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1727 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 45 48 4 (set (reg:SI 138)
        (and:SI (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1727 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 53 55 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 4 [0x4]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1727 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 81)
(code_label 60 59 61 7 2136 (nil) [2 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 65 64 67 7 (set (reg:SI 123 [ ivtmp.1727 ])
        (plus:SI (reg:SI 123 [ ivtmp.1727 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1727 ])
            (reg:SI 126 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 108 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 66)
(note 108 68 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 108 112 8 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7453:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 112 6 111 9 2139 (nil) [1 uses])
(note 111 112 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 111 71 9 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7453:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 71 5 72 9 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7455:10 -1
     (nil))
(debug_insn 72 71 73 9 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7455:10 -1
     (nil))
(debug_insn 73 72 74 9 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7455:10 -1
     (nil))
(debug_insn 74 73 75 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7455:10 -1
     (nil))
(debug_insn 75 74 76 9 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7455:10 -1
     (nil))
(debug_insn 76 75 77 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7455:10 -1
     (nil))
(debug_insn 77 76 78 9 (var_location:SI c (debug_expr:SI D#196)) -1
     (nil))
(debug_insn 78 77 81 9 (debug_marker) "../System/ugui.c":7461:4 -1
     (nil))
      ; pc falls through to BB 11
(code_label 81 78 82 10 2137 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7455:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7455:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7455:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7455:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7455:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1727 ])) "../System/ugui.c":7455:10 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../System/ugui.c":7456:4 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7455:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7455:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7455:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7455:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7455:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1727 ])) "../System/ugui.c":7455:10 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":7458:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI btn (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1727 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7458:11 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../System/ugui.c":7459:7 -1
     (nil))
(insn 99 98 100 10 (set (reg/f:SI 143 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1727 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7459:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1727 ])
        (nil)))
(insn 100 99 101 10 (set (reg/v:SI 127 [ <retval> ])
        (mem:SI (plus:SI (reg/f:SI 143 [ obj_11->data ])
                (const_int 4 [0x4])) [1 btn_6->fc+0 S4 A32])) "../System/ugui.c":7459:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ obj_11->data ])
        (nil)))
(debug_insn 101 100 104 10 (var_location:SI c (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":7459:9 -1
     (nil))
(code_label 104 101 107 11 2134 (nil) [0 uses])
(note 107 104 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 107 106 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":7462:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ <retval> ])
        (nil)))
(insn 106 105 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":7462:1 -1
     (nil))

;; Function UG_CheckboxGetBackColor (UG_CheckboxGetBackColor, funcdef_no=134, decl_uid=6204, cgraph_uid=135, symbol_order=146)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 25 sets: 2 
;; Following path with 9 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 19 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_CheckboxGetBackColor

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r113={1d,1u} r123={2d,12u} r124={1d,2u} r126={1d,1u} r127={3d,2u} r128={1d,5u} r129={1d,2u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} 
;;    total ref usage 140{51d,87u,2e} in 84{84 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7465:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":7465:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../System/ugui.c":7466:4 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":7466:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":7467:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":7467:17 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":7468:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI c (const_int 0 [0])) "../System/ugui.c":7468:13 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":7470:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":7470:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 4 [0x4])) "../System/ugui.c":7470:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":7470:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 113 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 113 21 22 2 (var_location:SI D#198 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 113 23 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#198)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 114 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(debug_insn 114 26 27 2 (var_location:SI D#199 (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) -1
     (nil))
(insn 27 114 28 2 (set (reg:SI 124 [ _24 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _24 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 112)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 112)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 123 [ ivtmp.1736 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 130)
        (plus:SI (reg:SI 124 [ _24 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _24 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 123 [ ivtmp.1736 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 66 3 (set (reg:SI 126 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 66 38 39 4 2146 (nil) [1 uses])
(note 39 66 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1736 ])
                (debug_expr:SI D#198))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 123 [ ivtmp.1736 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 47 4 (set (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1736 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 45 48 4 (set (reg:SI 138)
        (and:SI (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1736 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 53 55 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 4 [0x4]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1736 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 81)
(code_label 60 59 61 7 2144 (nil) [2 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 65 64 67 7 (set (reg:SI 123 [ ivtmp.1736 ])
        (plus:SI (reg:SI 123 [ ivtmp.1736 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1736 ])
            (reg:SI 126 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 108 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 66)
(note 108 68 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 108 112 8 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7468:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 112 6 111 9 2147 (nil) [1 uses])
(note 111 112 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 111 71 9 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7468:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 71 5 72 9 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7470:10 -1
     (nil))
(debug_insn 72 71 73 9 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7470:10 -1
     (nil))
(debug_insn 73 72 74 9 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7470:10 -1
     (nil))
(debug_insn 74 73 75 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7470:10 -1
     (nil))
(debug_insn 75 74 76 9 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7470:10 -1
     (nil))
(debug_insn 76 75 77 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7470:10 -1
     (nil))
(debug_insn 77 76 78 9 (var_location:SI c (debug_expr:SI D#199)) -1
     (nil))
(debug_insn 78 77 81 9 (debug_marker) "../System/ugui.c":7476:4 -1
     (nil))
      ; pc falls through to BB 11
(code_label 81 78 82 10 2145 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7470:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7470:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7470:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7470:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7470:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1736 ])) "../System/ugui.c":7470:10 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../System/ugui.c":7471:4 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7470:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7470:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7470:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7470:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7470:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1736 ])) "../System/ugui.c":7470:10 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":7473:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI btn (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1736 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7473:11 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../System/ugui.c":7474:7 -1
     (nil))
(insn 99 98 100 10 (set (reg/f:SI 143 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1736 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7474:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1736 ])
        (nil)))
(insn 100 99 101 10 (set (reg/v:SI 127 [ <retval> ])
        (mem:SI (plus:SI (reg/f:SI 143 [ obj_11->data ])
                (const_int 8 [0x8])) [1 btn_6->bc+0 S4 A32])) "../System/ugui.c":7474:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ obj_11->data ])
        (nil)))
(debug_insn 101 100 104 10 (var_location:SI c (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":7474:9 -1
     (nil))
(code_label 104 101 107 11 2142 (nil) [0 uses])
(note 107 104 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 107 106 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":7477:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ <retval> ])
        (nil)))
(insn 106 105 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":7477:1 -1
     (nil))

;; Function UG_CheckboxGetAlternateForeColor (UG_CheckboxGetAlternateForeColor, funcdef_no=135, decl_uid=6207, cgraph_uid=136, symbol_order=147)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 25 sets: 2 
;; Following path with 9 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 19 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_CheckboxGetAlternateForeColor

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r113={1d,1u} r123={2d,12u} r124={1d,2u} r126={1d,1u} r127={3d,2u} r128={1d,5u} r129={1d,2u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} 
;;    total ref usage 140{51d,87u,2e} in 84{84 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7480:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":7480:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../System/ugui.c":7481:4 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":7481:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":7482:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":7482:17 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":7483:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI c (const_int 0 [0])) "../System/ugui.c":7483:13 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":7485:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":7485:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 4 [0x4])) "../System/ugui.c":7485:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":7485:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 113 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 113 21 22 2 (var_location:SI D#201 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 113 23 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#201)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 114 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(debug_insn 114 26 27 2 (var_location:SI D#202 (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) -1
     (nil))
(insn 27 114 28 2 (set (reg:SI 124 [ _24 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _24 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 112)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 112)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 123 [ ivtmp.1745 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 130)
        (plus:SI (reg:SI 124 [ _24 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _24 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 123 [ ivtmp.1745 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 66 3 (set (reg:SI 126 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 66 38 39 4 2154 (nil) [1 uses])
(note 39 66 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1745 ])
                (debug_expr:SI D#201))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 123 [ ivtmp.1745 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 47 4 (set (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1745 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 45 48 4 (set (reg:SI 138)
        (and:SI (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1745 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 53 55 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 4 [0x4]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1745 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 81)
(code_label 60 59 61 7 2152 (nil) [2 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 65 64 67 7 (set (reg:SI 123 [ ivtmp.1745 ])
        (plus:SI (reg:SI 123 [ ivtmp.1745 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1745 ])
            (reg:SI 126 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 108 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 66)
(note 108 68 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 108 112 8 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7483:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 112 6 111 9 2155 (nil) [1 uses])
(note 111 112 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 111 71 9 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7483:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 71 5 72 9 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7485:10 -1
     (nil))
(debug_insn 72 71 73 9 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7485:10 -1
     (nil))
(debug_insn 73 72 74 9 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7485:10 -1
     (nil))
(debug_insn 74 73 75 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7485:10 -1
     (nil))
(debug_insn 75 74 76 9 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7485:10 -1
     (nil))
(debug_insn 76 75 77 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7485:10 -1
     (nil))
(debug_insn 77 76 78 9 (var_location:SI c (debug_expr:SI D#202)) -1
     (nil))
(debug_insn 78 77 81 9 (debug_marker) "../System/ugui.c":7491:4 -1
     (nil))
      ; pc falls through to BB 11
(code_label 81 78 82 10 2153 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7485:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7485:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7485:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7485:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7485:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1745 ])) "../System/ugui.c":7485:10 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../System/ugui.c":7486:4 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7485:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7485:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7485:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7485:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7485:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1745 ])) "../System/ugui.c":7485:10 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":7488:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI btn (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1745 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7488:11 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../System/ugui.c":7489:7 -1
     (nil))
(insn 99 98 100 10 (set (reg/f:SI 143 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1745 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7489:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1745 ])
        (nil)))
(insn 100 99 101 10 (set (reg/v:SI 127 [ <retval> ])
        (mem:SI (plus:SI (reg/f:SI 143 [ obj_11->data ])
                (const_int 12 [0xc])) [1 btn_6->afc+0 S4 A32])) "../System/ugui.c":7489:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ obj_11->data ])
        (nil)))
(debug_insn 101 100 104 10 (var_location:SI c (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":7489:9 -1
     (nil))
(code_label 104 101 107 11 2150 (nil) [0 uses])
(note 107 104 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 107 106 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":7492:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ <retval> ])
        (nil)))
(insn 106 105 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":7492:1 -1
     (nil))

;; Function UG_CheckboxGetAlternateBackColor (UG_CheckboxGetAlternateBackColor, funcdef_no=136, decl_uid=6210, cgraph_uid=137, symbol_order=148)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 25 sets: 2 
;; Following path with 9 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 19 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_CheckboxGetAlternateBackColor

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r113={1d,1u} r123={2d,12u} r124={1d,2u} r126={1d,1u} r127={3d,2u} r128={1d,5u} r129={1d,2u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} 
;;    total ref usage 140{51d,87u,2e} in 84{84 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7495:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":7495:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../System/ugui.c":7496:4 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":7496:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":7497:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":7497:17 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":7498:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI c (const_int 0 [0])) "../System/ugui.c":7498:13 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":7500:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":7500:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 4 [0x4])) "../System/ugui.c":7500:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":7500:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 113 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 113 21 22 2 (var_location:SI D#204 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 113 23 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#204)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 114 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(debug_insn 114 26 27 2 (var_location:SI D#205 (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) -1
     (nil))
(insn 27 114 28 2 (set (reg:SI 124 [ _24 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _24 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 112)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 112)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 123 [ ivtmp.1754 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 130)
        (plus:SI (reg:SI 124 [ _24 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _24 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 123 [ ivtmp.1754 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 66 3 (set (reg:SI 126 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 66 38 39 4 2162 (nil) [1 uses])
(note 39 66 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1754 ])
                (debug_expr:SI D#204))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 123 [ ivtmp.1754 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 47 4 (set (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1754 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 45 48 4 (set (reg:SI 138)
        (and:SI (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1754 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 53 55 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 4 [0x4]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1754 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 81)
(code_label 60 59 61 7 2160 (nil) [2 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 65 64 67 7 (set (reg:SI 123 [ ivtmp.1754 ])
        (plus:SI (reg:SI 123 [ ivtmp.1754 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1754 ])
            (reg:SI 126 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 108 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 66)
(note 108 68 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 108 112 8 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7498:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 112 6 111 9 2163 (nil) [1 uses])
(note 111 112 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 111 71 9 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7498:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 71 5 72 9 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7500:10 -1
     (nil))
(debug_insn 72 71 73 9 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7500:10 -1
     (nil))
(debug_insn 73 72 74 9 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7500:10 -1
     (nil))
(debug_insn 74 73 75 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7500:10 -1
     (nil))
(debug_insn 75 74 76 9 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7500:10 -1
     (nil))
(debug_insn 76 75 77 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7500:10 -1
     (nil))
(debug_insn 77 76 78 9 (var_location:SI c (debug_expr:SI D#205)) -1
     (nil))
(debug_insn 78 77 81 9 (debug_marker) "../System/ugui.c":7506:4 -1
     (nil))
      ; pc falls through to BB 11
(code_label 81 78 82 10 2161 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7500:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7500:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7500:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7500:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7500:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1754 ])) "../System/ugui.c":7500:10 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../System/ugui.c":7501:4 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7500:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7500:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7500:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7500:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7500:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1754 ])) "../System/ugui.c":7500:10 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":7503:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI btn (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1754 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7503:11 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../System/ugui.c":7504:7 -1
     (nil))
(insn 99 98 100 10 (set (reg/f:SI 143 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1754 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7504:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1754 ])
        (nil)))
(insn 100 99 101 10 (set (reg/v:SI 127 [ <retval> ])
        (mem:SI (plus:SI (reg/f:SI 143 [ obj_11->data ])
                (const_int 16 [0x10])) [1 btn_6->abc+0 S4 A32])) "../System/ugui.c":7504:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ obj_11->data ])
        (nil)))
(debug_insn 101 100 104 10 (var_location:SI c (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":7504:9 -1
     (nil))
(code_label 104 101 107 11 2158 (nil) [0 uses])
(note 107 104 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 107 106 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":7507:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ <retval> ])
        (nil)))
(insn 106 105 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":7507:1 -1
     (nil))

;; Function UG_CheckboxGetText (UG_CheckboxGetText, funcdef_no=137, decl_uid=6213, cgraph_uid=138, symbol_order=149)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 25 sets: 2 
;; Following path with 9 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 19 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_CheckboxGetText

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r113={1d,1u} r123={2d,12u} r124={1d,2u} r126={1d,1u} r127={3d,2u} r128={1d,5u} r129={1d,2u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} 
;;    total ref usage 140{51d,87u,2e} in 84{84 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7510:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":7510:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../System/ugui.c":7511:4 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":7511:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":7512:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":7512:17 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":7513:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI str (const_int 0 [0])) "../System/ugui.c":7513:10 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":7515:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":7515:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 4 [0x4])) "../System/ugui.c":7515:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":7515:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 113 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 113 21 22 2 (var_location:SI D#207 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 113 23 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#207)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 114 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(debug_insn 114 26 27 2 (var_location:SI D#208 (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) -1
     (nil))
(insn 27 114 28 2 (set (reg:SI 124 [ _24 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _24 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 112)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 112)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 123 [ ivtmp.1763 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 130)
        (plus:SI (reg:SI 124 [ _24 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _24 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 123 [ ivtmp.1763 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 66 3 (set (reg:SI 126 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 66 38 39 4 2170 (nil) [1 uses])
(note 39 66 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1763 ])
                (debug_expr:SI D#207))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 123 [ ivtmp.1763 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 47 4 (set (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1763 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 45 48 4 (set (reg:SI 138)
        (and:SI (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1763 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 53 55 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 4 [0x4]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1763 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 81)
(code_label 60 59 61 7 2168 (nil) [2 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 65 64 67 7 (set (reg:SI 123 [ ivtmp.1763 ])
        (plus:SI (reg:SI 123 [ ivtmp.1763 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1763 ])
            (reg:SI 126 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 108 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 66)
(note 108 68 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 108 112 8 (set (reg/v/f:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7513:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 112 6 111 9 2171 (nil) [1 uses])
(note 111 112 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 111 71 9 (set (reg/v/f:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7513:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 71 5 72 9 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7515:10 -1
     (nil))
(debug_insn 72 71 73 9 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7515:10 -1
     (nil))
(debug_insn 73 72 74 9 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7515:10 -1
     (nil))
(debug_insn 74 73 75 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7515:10 -1
     (nil))
(debug_insn 75 74 76 9 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7515:10 -1
     (nil))
(debug_insn 76 75 77 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7515:10 -1
     (nil))
(debug_insn 77 76 78 9 (var_location:SI str (debug_expr:SI D#208)) -1
     (nil))
(debug_insn 78 77 81 9 (debug_marker) "../System/ugui.c":7521:4 -1
     (nil))
      ; pc falls through to BB 11
(code_label 81 78 82 10 2169 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7515:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7515:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7515:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7515:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7515:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1763 ])) "../System/ugui.c":7515:10 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../System/ugui.c":7516:4 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7515:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7515:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7515:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7515:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7515:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1763 ])) "../System/ugui.c":7515:10 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":7518:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI btn (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1763 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7518:11 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../System/ugui.c":7519:7 -1
     (nil))
(insn 99 98 100 10 (set (reg/f:SI 143 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1763 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7519:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1763 ])
        (nil)))
(insn 100 99 101 10 (set (reg/v/f:SI 127 [ <retval> ])
        (mem/f:SI (plus:SI (reg/f:SI 143 [ obj_11->data ])
                (const_int 28 [0x1c])) [18 btn_6->str+0 S4 A32])) "../System/ugui.c":7519:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ obj_11->data ])
        (nil)))
(debug_insn 101 100 104 10 (var_location:SI str (reg/v/f:SI 127 [ <retval> ])) "../System/ugui.c":7519:11 -1
     (nil))
(code_label 104 101 107 11 2166 (nil) [0 uses])
(note 107 104 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 107 106 11 (set (reg/i:SI 0 r0)
        (reg/v/f:SI 127 [ <retval> ])) "../System/ugui.c":7522:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ <retval> ])
        (nil)))
(insn 106 105 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":7522:1 -1
     (nil))

;; Function UG_CheckboxGetFont (UG_CheckboxGetFont, funcdef_no=138, decl_uid=6216, cgraph_uid=139, symbol_order=150)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 25 sets: 2 
;; Following path with 9 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 19 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_CheckboxGetFont

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r113={1d,1u} r123={2d,12u} r124={1d,2u} r126={1d,1u} r127={3d,2u} r128={1d,5u} r129={1d,2u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} 
;;    total ref usage 140{51d,87u,2e} in 84{84 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7525:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":7525:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../System/ugui.c":7526:4 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":7526:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":7527:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":7527:17 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":7528:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI font (const_int 0 [0])) "../System/ugui.c":7528:13 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":7530:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":7530:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 4 [0x4])) "../System/ugui.c":7530:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":7530:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 113 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 113 21 22 2 (var_location:SI D#210 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 113 23 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#210)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 114 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(debug_insn 114 26 27 2 (var_location:SI D#211 (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) -1
     (nil))
(insn 27 114 28 2 (set (reg:SI 124 [ _24 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _24 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 112)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 112)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 123 [ ivtmp.1772 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 130)
        (plus:SI (reg:SI 124 [ _24 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _24 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 123 [ ivtmp.1772 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 66 3 (set (reg:SI 126 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 66 38 39 4 2178 (nil) [1 uses])
(note 39 66 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1772 ])
                (debug_expr:SI D#210))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 123 [ ivtmp.1772 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 47 4 (set (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1772 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 45 48 4 (set (reg:SI 138)
        (and:SI (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1772 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 53 55 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 4 [0x4]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1772 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 81)
(code_label 60 59 61 7 2176 (nil) [2 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 65 64 67 7 (set (reg:SI 123 [ ivtmp.1772 ])
        (plus:SI (reg:SI 123 [ ivtmp.1772 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1772 ])
            (reg:SI 126 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 108 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 66)
(note 108 68 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 108 112 8 (set (reg/v/f:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7528:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 112 6 111 9 2179 (nil) [1 uses])
(note 111 112 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 111 71 9 (set (reg/v/f:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7528:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 71 5 72 9 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7530:10 -1
     (nil))
(debug_insn 72 71 73 9 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7530:10 -1
     (nil))
(debug_insn 73 72 74 9 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7530:10 -1
     (nil))
(debug_insn 74 73 75 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7530:10 -1
     (nil))
(debug_insn 75 74 76 9 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7530:10 -1
     (nil))
(debug_insn 76 75 77 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7530:10 -1
     (nil))
(debug_insn 77 76 78 9 (var_location:SI font (debug_expr:SI D#211)) -1
     (nil))
(debug_insn 78 77 81 9 (debug_marker) "../System/ugui.c":7536:4 -1
     (nil))
      ; pc falls through to BB 11
(code_label 81 78 82 10 2177 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7530:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7530:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7530:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7530:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7530:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1772 ])) "../System/ugui.c":7530:10 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../System/ugui.c":7531:4 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7530:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7530:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7530:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7530:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7530:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1772 ])) "../System/ugui.c":7530:10 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":7533:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI btn (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1772 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7533:11 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../System/ugui.c":7534:7 -1
     (nil))
(insn 99 98 100 10 (set (reg/f:SI 143 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1772 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7534:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1772 ])
        (nil)))
(insn 100 99 101 10 (set (reg/v/f:SI 127 [ <retval> ])
        (mem/f:SI (plus:SI (reg/f:SI 143 [ obj_11->data ])
                (const_int 20 [0x14])) [19 btn_6->font+0 S4 A32])) "../System/ugui.c":7534:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ obj_11->data ])
        (nil)))
(debug_insn 101 100 104 10 (var_location:SI font (reg/v/f:SI 127 [ <retval> ])) "../System/ugui.c":7534:12 -1
     (nil))
(code_label 104 101 107 11 2174 (nil) [0 uses])
(note 107 104 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 107 106 11 (set (reg/i:SI 0 r0)
        (reg/v/f:SI 127 [ <retval> ])) "../System/ugui.c":7537:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ <retval> ])
        (nil)))
(insn 106 105 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":7537:1 -1
     (nil))

;; Function UG_CheckboxGetStyle (UG_CheckboxGetStyle, funcdef_no=139, decl_uid=6219, cgraph_uid=140, symbol_order=151)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 15 count 15 (  1.4)


UG_CheckboxGetStyle

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 96
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,10u} r103={1d,9u} r113={1d,2u} r123={2d,11u} r125={1d,1u} r126={3d,4u} r127={1d,4u} r128={1d,2u} r129={1d,1u} r131={1d,1u,1e} r132={1d,1u,1e} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u} 
;;    total ref usage 134{50d,82u,2e} in 81{81 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 11 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 126 127 128
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 126 127 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(7){ }u14(13){ }u15(102){ }u16(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126
;; lr  def 	 123 125 129 131 132 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
;; live  gen 	 123 125 129 131 132 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 4 8 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }u29(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc] 136 137 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 136 137 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(7){ }u40(13){ }u41(102){ }u42(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc] 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 6 )->[7]->( 10 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128
;; lr  def 	 100 [cc] 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 6 5 7 )->[8]->( 5 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u54(7){ }u55(13){ }u56(102){ }u57(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125
;; lr  def 	 100 [cc] 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 8 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u62(7){ }u63(13){ }u64(102){ }u65(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126

( 7 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 126 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	 126 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126

( 10 2 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u76(7){ }u77(13){ }u78(102){ }u79(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u82(0){ }u83(7){ }u84(13){ }u85(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 49 to worklist
  Adding insn 54 to worklist
  Adding insn 58 to worklist
  Adding insn 67 to worklist
  Adding insn 106 to worklist
Finished finding needed instructions:
processing block 11 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 105 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
  Adding insn 100 to worklist
  Adding insn 99 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
  Adding insn 5 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 66 to worklist
  Adding insn 64 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 57 to worklist
  Adding insn 56 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 53 to worklist
  Adding insn 52 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 44 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 15 count 15 (  1.4)
;; Following path with 24 sets: 2 
;; Following path with 6 sets: 4 
deferring rescan insn with uid = 34.
;; Following path with 9 sets: 5 
;; Following path with 4 sets: 6 
;; Following path with 3 sets: 7 
;; Following path with 6 sets: 8 
;; Following path with 1 sets: 9 
;; Following path with 26 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 34.
ending the processing of deferred insns


UG_CheckboxGetStyle

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,10u} r103={1d,9u} r113={1d,1u} r123={2d,12u} r125={1d,1u} r126={3d,4u} r127={1d,4u} r128={1d,2u} r129={1d,1u} r131={1d,1u,1e} r132={1d,1u,1e} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u} 
;;    total ref usage 134{50d,82u,2e} in 81{81 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 127 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7540:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 128 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":7540:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "../System/ugui.c":7541:4 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":7541:15 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":7542:4 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":7542:17 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/ugui.c":7543:4 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI style (const_int 0 [0])) "../System/ugui.c":7543:10 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/ugui.c":7545:4 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SI wnd (reg/v/f:SI 127 [ wnd ])) "../System/ugui.c":7545:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:QI type (const_int 4 [0x4])) "../System/ugui.c":7545:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI id (subreg:QI (reg/v:SI 128 [ id ]) 0)) "../System/ugui.c":7545:4 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 20 19 110 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 110 20 21 2 (var_location:SI D#213 (mem/f:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 21 110 22 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 22 21 23 2 (var_location:SI obj (debug_expr:SI D#213)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 26 25 27 2 (set (reg/v:SI 126 [ <retval> ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 127 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ wnd ])
        (nil)))
(insn 27 26 28 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 126 [ <retval> ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 109)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 109)
(note 29 28 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 4 (set (reg:SI 123 [ ivtmp.1781 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 4 (set (reg:SI 129)
        (plus:SI (reg/v:SI 126 [ <retval> ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 126 [ <retval> ])
        (nil)))
(insn 32 31 34 4 (set (reg:SI 131)
        (zero_extend:SI (subreg:QI (reg:SI 129) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(insn 34 32 35 4 (set (reg/f:SI 132)
        (plus:SI (reg:SI 123 [ ivtmp.1781 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 35 34 37 4 (set (reg:SI 134)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 65 4 (set (reg:SI 125 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 134) 0))
                (sign_extend:SI (subreg:HI (reg:SI 131) 0)))
            (reg/f:SI 132))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_DEAD (reg/f:SI 132)
            (expr_list:REG_DEAD (reg:SI 131)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 131) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 132))
                    (nil))))))
(code_label 65 37 38 5 2186 (nil) [1 uses])
(note 38 65 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 5 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1781 ])
                (debug_expr:SI D#213))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 40 39 42 5 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 42 40 43 5 (var_location:SI obj (reg:SI 123 [ ivtmp.1781 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 43 42 44 5 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 44 43 46 5 (set (reg:SI 136 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1781 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 46 44 47 5 (set (reg:SI 137)
        (and:SI (reg:SI 136 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 47 46 48 5 (set (reg:SI 138)
        (zero_extend:SI (subreg:QI (reg:SI 137) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 48 47 49 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(jump_insn 49 48 50 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 59)
(note 50 49 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 52 6 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 52 51 53 6 (set (reg:SI 139 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1781 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 53 52 54 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 4 [0x4]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 54 53 55 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 59)
(note 55 54 56 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 56 55 57 7 (set (reg:SI 140 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1781 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 57 56 58 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 128 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 58 57 59 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 81)
(code_label 59 58 60 8 2184 (nil) [2 uses])
(note 60 59 61 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 8 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 62 61 63 8 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 63 62 64 8 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 64 63 66 8 (set (reg:SI 123 [ ivtmp.1781 ])
        (plus:SI (reg:SI 123 [ ivtmp.1781 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 66 64 67 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1781 ])
            (reg:SI 125 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 67 66 108 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 65)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 65)
(note 108 67 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 108 81 9 (set (reg/v:SI 126 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7543:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 81 5 82 10 2185 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7545:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7545:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7545:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7545:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7545:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1781 ])) "../System/ugui.c":7545:10 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../System/ugui.c":7546:4 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7545:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7545:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7545:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7545:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7545:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1781 ])) "../System/ugui.c":7545:10 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":7548:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI btn (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1781 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7548:11 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../System/ugui.c":7549:7 -1
     (nil))
(insn 99 98 100 10 (set (reg/f:SI 142 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1781 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7549:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1781 ])
        (nil)))
(insn 100 99 70 10 (set (reg/v:SI 126 [ <retval> ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 142 [ obj_11->data ])
                    (const_int 1 [0x1])) [0 btn_6->style+0 S1 A8]))) "../System/ugui.c":7549:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 142 [ obj_11->data ])
        (nil)))
(debug_insn 70 100 71 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7545:10 -1
     (nil))
(debug_insn 71 70 72 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7545:10 -1
     (nil))
(debug_insn 72 71 73 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7545:10 -1
     (nil))
(debug_insn 73 72 74 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7545:10 -1
     (nil))
(debug_insn 74 73 75 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7545:10 -1
     (nil))
(debug_insn 75 74 76 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7545:10 -1
     (nil))
(debug_insn 76 75 77 10 (var_location:QI style (subreg:QI (reg/v:SI 126 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 77 76 109 10 (debug_marker) "../System/ugui.c":7551:4 -1
     (nil))
(code_label 109 77 107 11 2187 (nil) [1 uses])
(note 107 109 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 107 106 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 126 [ <retval> ])) "../System/ugui.c":7552:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 126 [ <retval> ])
        (nil)))
(insn 106 105 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":7552:1 -1
     (nil))

;; Function UG_CheckboxGetHSpace (UG_CheckboxGetHSpace, funcdef_no=140, decl_uid=6222, cgraph_uid=141, symbol_order=152)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 24 sets: 2 
;; Following path with 1 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 26 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_CheckboxGetHSpace

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r113={1d,1u} r123={2d,12u} r124={1d,2u} r126={1d,1u} r127={3d,2u} r128={1d,4u} r129={1d,2u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} 
;;    total ref usage 139{51d,86u,2e} in 82{82 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7555:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":7555:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../System/ugui.c":7556:4 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":7556:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":7557:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":7557:17 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":7558:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:QI hs (const_int 0 [0])) "../System/ugui.c":7558:10 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":7560:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":7560:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 4 [0x4])) "../System/ugui.c":7560:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":7560:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 114 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 114 21 22 2 (var_location:SI D#215 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 114 23 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#215)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 124 [ _24 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _24 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 113)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 113)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 123 [ ivtmp.1790 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 130)
        (plus:SI (reg:SI 124 [ _24 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _24 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 123 [ ivtmp.1790 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 66 3 (set (reg:SI 126 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 66 38 39 4 2197 (nil) [1 uses])
(note 39 66 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1790 ])
                (debug_expr:SI D#215))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 123 [ ivtmp.1790 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 47 4 (set (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1790 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 45 48 4 (set (reg:SI 138)
        (and:SI (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1790 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 53 55 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 4 [0x4]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1790 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 82)
(code_label 60 59 61 7 2195 (nil) [2 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 65 64 67 7 (set (reg:SI 123 [ ivtmp.1790 ])
        (plus:SI (reg:SI 123 [ ivtmp.1790 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1790 ])
            (reg:SI 126 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 109 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 66)
(note 109 68 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 109 113 8 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7558:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 113 6 112 9 2198 (nil) [1 uses])
(note 112 113 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 112 82 9 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7558:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 82 5 83 10 2196 (nil) [1 uses])
(note 83 82 84 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 85 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7560:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7560:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7560:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7560:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7560:10 -1
     (nil))
(debug_insn 89 88 90 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1790 ])) "../System/ugui.c":7560:10 -1
     (nil))
(debug_insn 90 89 91 10 (debug_marker) "../System/ugui.c":7561:4 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7560:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7560:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7560:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7560:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7560:10 -1
     (nil))
(debug_insn 96 95 97 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1790 ])) "../System/ugui.c":7560:10 -1
     (nil))
(debug_insn 97 96 98 10 (debug_marker) "../System/ugui.c":7563:7 -1
     (nil))
(debug_insn 98 97 99 10 (var_location:SI btn (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1790 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7563:11 -1
     (nil))
(debug_insn 99 98 100 10 (debug_marker) "../System/ugui.c":7564:7 -1
     (nil))
(insn 100 99 101 10 (set (reg/f:SI 143 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1790 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7564:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1790 ])
        (nil)))
(insn 101 100 71 10 (set (reg/v:SI 127 [ <retval> ])
        (sign_extend:SI (mem:QI (plus:SI (reg/f:SI 143 [ obj_11->data ])
                    (const_int 25 [0x19])) [0 btn_6->h_space+0 S1 A8]))) "../System/ugui.c":7564:10 1004 {*thumb2_extendqisi_v6}
     (expr_list:REG_DEAD (reg/f:SI 143 [ obj_11->data ])
        (nil)))
(debug_insn 71 101 72 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7560:10 -1
     (nil))
(debug_insn 72 71 73 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7560:10 -1
     (nil))
(debug_insn 73 72 74 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7560:10 -1
     (nil))
(debug_insn 74 73 75 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7560:10 -1
     (nil))
(debug_insn 75 74 76 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7560:10 -1
     (nil))
(debug_insn 76 75 77 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7560:10 -1
     (nil))
(debug_insn 77 76 78 10 (var_location:QI hs (subreg:QI (reg/v:SI 127 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 78 77 108 10 (debug_marker) "../System/ugui.c":7566:4 -1
     (nil))
(note 108 78 106 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 106 108 107 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":7567:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ <retval> ])
        (nil)))
(insn 107 106 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":7567:1 -1
     (nil))

;; Function UG_CheckboxGetVSpace (UG_CheckboxGetVSpace, funcdef_no=141, decl_uid=6225, cgraph_uid=142, symbol_order=153)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 24 sets: 2 
;; Following path with 1 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 26 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_CheckboxGetVSpace

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r113={1d,1u} r123={2d,12u} r124={1d,2u} r126={1d,1u} r127={3d,2u} r128={1d,4u} r129={1d,2u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} 
;;    total ref usage 139{51d,86u,2e} in 82{82 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7570:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":7570:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../System/ugui.c":7571:4 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":7571:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":7572:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":7572:17 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":7573:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:QI vs (const_int 0 [0])) "../System/ugui.c":7573:10 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":7575:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":7575:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 4 [0x4])) "../System/ugui.c":7575:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":7575:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 114 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 114 21 22 2 (var_location:SI D#217 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 114 23 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#217)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 124 [ _24 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _24 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 113)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 113)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 123 [ ivtmp.1799 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 130)
        (plus:SI (reg:SI 124 [ _24 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _24 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 123 [ ivtmp.1799 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 66 3 (set (reg:SI 126 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 66 38 39 4 2206 (nil) [1 uses])
(note 39 66 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1799 ])
                (debug_expr:SI D#217))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 123 [ ivtmp.1799 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 47 4 (set (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1799 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 45 48 4 (set (reg:SI 138)
        (and:SI (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1799 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 53 55 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 4 [0x4]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1799 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 82)
(code_label 60 59 61 7 2204 (nil) [2 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 65 64 67 7 (set (reg:SI 123 [ ivtmp.1799 ])
        (plus:SI (reg:SI 123 [ ivtmp.1799 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1799 ])
            (reg:SI 126 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 109 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 66)
(note 109 68 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 109 113 8 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7573:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 113 6 112 9 2207 (nil) [1 uses])
(note 112 113 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 112 82 9 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7573:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 82 5 83 10 2205 (nil) [1 uses])
(note 83 82 84 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 85 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7575:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7575:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7575:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7575:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7575:10 -1
     (nil))
(debug_insn 89 88 90 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1799 ])) "../System/ugui.c":7575:10 -1
     (nil))
(debug_insn 90 89 91 10 (debug_marker) "../System/ugui.c":7576:4 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7575:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7575:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7575:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7575:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7575:10 -1
     (nil))
(debug_insn 96 95 97 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1799 ])) "../System/ugui.c":7575:10 -1
     (nil))
(debug_insn 97 96 98 10 (debug_marker) "../System/ugui.c":7578:7 -1
     (nil))
(debug_insn 98 97 99 10 (var_location:SI btn (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1799 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7578:11 -1
     (nil))
(debug_insn 99 98 100 10 (debug_marker) "../System/ugui.c":7579:7 -1
     (nil))
(insn 100 99 101 10 (set (reg/f:SI 143 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1799 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7579:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1799 ])
        (nil)))
(insn 101 100 71 10 (set (reg/v:SI 127 [ <retval> ])
        (sign_extend:SI (mem:QI (plus:SI (reg/f:SI 143 [ obj_11->data ])
                    (const_int 26 [0x1a])) [0 btn_6->v_space+0 S1 A16]))) "../System/ugui.c":7579:10 1004 {*thumb2_extendqisi_v6}
     (expr_list:REG_DEAD (reg/f:SI 143 [ obj_11->data ])
        (nil)))
(debug_insn 71 101 72 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7575:10 -1
     (nil))
(debug_insn 72 71 73 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7575:10 -1
     (nil))
(debug_insn 73 72 74 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7575:10 -1
     (nil))
(debug_insn 74 73 75 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7575:10 -1
     (nil))
(debug_insn 75 74 76 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7575:10 -1
     (nil))
(debug_insn 76 75 77 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7575:10 -1
     (nil))
(debug_insn 77 76 78 10 (var_location:QI vs (subreg:QI (reg/v:SI 127 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 78 77 108 10 (debug_marker) "../System/ugui.c":7581:4 -1
     (nil))
(note 108 78 106 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 106 108 107 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":7582:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ <retval> ])
        (nil)))
(insn 107 106 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":7582:1 -1
     (nil))

;; Function UG_CheckboxGetAlignment (UG_CheckboxGetAlignment, funcdef_no=142, decl_uid=6228, cgraph_uid=143, symbol_order=154)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 15 count 15 (  1.4)


UG_CheckboxGetAlignment

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 96
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,10u} r103={1d,9u} r113={1d,2u} r123={2d,11u} r125={1d,1u} r126={3d,4u} r127={1d,4u} r128={1d,2u} r129={1d,1u} r131={1d,1u,1e} r132={1d,1u,1e} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u} 
;;    total ref usage 134{50d,82u,2e} in 81{81 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 11 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 126 127 128
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 126 127 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(7){ }u14(13){ }u15(102){ }u16(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126
;; lr  def 	 123 125 129 131 132 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
;; live  gen 	 123 125 129 131 132 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 4 8 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }u29(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc] 136 137 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 136 137 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(7){ }u40(13){ }u41(102){ }u42(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc] 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 6 )->[7]->( 10 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128
;; lr  def 	 100 [cc] 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 6 5 7 )->[8]->( 5 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u54(7){ }u55(13){ }u56(102){ }u57(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125
;; lr  def 	 100 [cc] 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 8 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u62(7){ }u63(13){ }u64(102){ }u65(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126

( 7 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 126 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	 126 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126

( 10 2 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u76(7){ }u77(13){ }u78(102){ }u79(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u82(0){ }u83(7){ }u84(13){ }u85(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 49 to worklist
  Adding insn 54 to worklist
  Adding insn 58 to worklist
  Adding insn 67 to worklist
  Adding insn 106 to worklist
Finished finding needed instructions:
processing block 11 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 105 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
  Adding insn 100 to worklist
  Adding insn 99 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
  Adding insn 5 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 66 to worklist
  Adding insn 64 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 57 to worklist
  Adding insn 56 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 53 to worklist
  Adding insn 52 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 44 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 15 count 15 (  1.4)
;; Following path with 24 sets: 2 
;; Following path with 6 sets: 4 
deferring rescan insn with uid = 34.
;; Following path with 9 sets: 5 
;; Following path with 4 sets: 6 
;; Following path with 3 sets: 7 
;; Following path with 6 sets: 8 
;; Following path with 1 sets: 9 
;; Following path with 26 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 34.
ending the processing of deferred insns


UG_CheckboxGetAlignment

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,10u} r103={1d,9u} r113={1d,1u} r123={2d,12u} r125={1d,1u} r126={3d,4u} r127={1d,4u} r128={1d,2u} r129={1d,1u} r131={1d,1u,1e} r132={1d,1u,1e} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u} 
;;    total ref usage 134{50d,82u,2e} in 81{81 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 127 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7585:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 128 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":7585:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "../System/ugui.c":7586:4 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":7586:15 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":7587:4 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI btn (const_int 0 [0])) "../System/ugui.c":7587:17 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/ugui.c":7588:4 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI align (const_int 0 [0])) "../System/ugui.c":7588:10 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/ugui.c":7590:4 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SI wnd (reg/v/f:SI 127 [ wnd ])) "../System/ugui.c":7590:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:QI type (const_int 4 [0x4])) "../System/ugui.c":7590:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI id (subreg:QI (reg/v:SI 128 [ id ]) 0)) "../System/ugui.c":7590:4 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 20 19 110 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 110 20 21 2 (var_location:SI D#219 (mem/f:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 21 110 22 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 22 21 23 2 (var_location:SI obj (debug_expr:SI D#219)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 26 25 27 2 (set (reg/v:SI 126 [ <retval> ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 127 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ wnd ])
        (nil)))
(insn 27 26 28 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 126 [ <retval> ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 109)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 109)
(note 29 28 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 4 (set (reg:SI 123 [ ivtmp.1808 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 4 (set (reg:SI 129)
        (plus:SI (reg/v:SI 126 [ <retval> ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 126 [ <retval> ])
        (nil)))
(insn 32 31 34 4 (set (reg:SI 131)
        (zero_extend:SI (subreg:QI (reg:SI 129) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(insn 34 32 35 4 (set (reg/f:SI 132)
        (plus:SI (reg:SI 123 [ ivtmp.1808 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 35 34 37 4 (set (reg:SI 134)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 65 4 (set (reg:SI 125 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 134) 0))
                (sign_extend:SI (subreg:HI (reg:SI 131) 0)))
            (reg/f:SI 132))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_DEAD (reg/f:SI 132)
            (expr_list:REG_DEAD (reg:SI 131)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 131) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 132))
                    (nil))))))
(code_label 65 37 38 5 2215 (nil) [1 uses])
(note 38 65 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 5 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1808 ])
                (debug_expr:SI D#219))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 40 39 42 5 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 42 40 43 5 (var_location:SI obj (reg:SI 123 [ ivtmp.1808 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 43 42 44 5 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 44 43 46 5 (set (reg:SI 136 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1808 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 46 44 47 5 (set (reg:SI 137)
        (and:SI (reg:SI 136 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 47 46 48 5 (set (reg:SI 138)
        (zero_extend:SI (subreg:QI (reg:SI 137) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 48 47 49 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(jump_insn 49 48 50 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 59)
(note 50 49 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 52 6 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 52 51 53 6 (set (reg:SI 139 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1808 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 53 52 54 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 4 [0x4]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 54 53 55 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 59)
(note 55 54 56 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 56 55 57 7 (set (reg:SI 140 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1808 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 57 56 58 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 128 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 58 57 59 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 81)
(code_label 59 58 60 8 2213 (nil) [2 uses])
(note 60 59 61 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 8 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 62 61 63 8 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 63 62 64 8 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 64 63 66 8 (set (reg:SI 123 [ ivtmp.1808 ])
        (plus:SI (reg:SI 123 [ ivtmp.1808 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 66 64 67 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1808 ])
            (reg:SI 125 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 67 66 108 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 65)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 65)
(note 108 67 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 108 81 9 (set (reg/v:SI 126 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7588:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 81 5 82 10 2214 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7590:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7590:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7590:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7590:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7590:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1808 ])) "../System/ugui.c":7590:10 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../System/ugui.c":7591:4 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7590:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7590:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7590:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7590:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7590:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1808 ])) "../System/ugui.c":7590:10 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":7593:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI btn (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1808 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7593:11 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../System/ugui.c":7594:7 -1
     (nil))
(insn 99 98 100 10 (set (reg/f:SI 142 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1808 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7594:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1808 ])
        (nil)))
(insn 100 99 70 10 (set (reg/v:SI 126 [ <retval> ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 142 [ obj_11->data ])
                    (const_int 24 [0x18])) [0 btn_6->align+0 S1 A32]))) "../System/ugui.c":7594:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 142 [ obj_11->data ])
        (nil)))
(debug_insn 70 100 71 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7590:10 -1
     (nil))
(debug_insn 71 70 72 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7590:10 -1
     (nil))
(debug_insn 72 71 73 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7590:10 -1
     (nil))
(debug_insn 73 72 74 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7590:10 -1
     (nil))
(debug_insn 74 73 75 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7590:10 -1
     (nil))
(debug_insn 75 74 76 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7590:10 -1
     (nil))
(debug_insn 76 75 77 10 (var_location:QI align (subreg:QI (reg/v:SI 126 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 77 76 109 10 (debug_marker) "../System/ugui.c":7596:4 -1
     (nil))
(code_label 109 77 107 11 2216 (nil) [1 uses])
(note 107 109 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 107 106 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 126 [ <retval> ])) "../System/ugui.c":7597:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 126 [ <retval> ])
        (nil)))
(insn 106 105 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":7597:1 -1
     (nil))

;; Function UG_TextboxCreate (UG_TextboxCreate, funcdef_no=144, decl_uid=6236, cgraph_uid=145, symbol_order=156)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 15 count 14 (  1.2)


UG_TextboxCreate

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 166
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,11u} r103={1d,13u,3e} r113={2d,3u} r118={1d,2u} r119={1d,2u} r121={2d,22u} r123={1d,2u} r127={1d,1u} r129={3d,1u} r130={1d,6u} r131={1d,8u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,1u,1e} r140={1d,1u,1e} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,4u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r154={1d,1u} r157={1d,1u} r161={1d,4u} r166={1d,1u} r168={1d,1u} r171={1d,1u} r172={1d,1u} 
;;    total ref usage 201{65d,131u,5e} in 124{124 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 9 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 118 119 130 131 132 133 134 135 136
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 118 119 130 131 132 133 134 135 136
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 130 131 132 133 134 135 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 130 131 132 133 134 135 136

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 130 131 132 133 134 135 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119
;; lr  def 	 121 127 137 139 140 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 130 131 132 133 134 135 136
;; live  gen 	 121 127 137 139 140 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127 130 131 132 133 134 135 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127 130 131 132 133 134 135 136

( 3 5 )->[4]->( 10 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127 130 131 132 133 134 135 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 123 143 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127 130 131 132 133 134 135 136
;; live  gen 	 100 [cc] 123 143 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 127 130 131 132 133 134 135 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 127 130 131 132 133 134 135 136

( 4 )->[5]->( 4 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u45(7){ }u46(13){ }u47(102){ }u48(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127 130 131 132 133 134 135 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127
;; lr  def 	 100 [cc] 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127 130 131 132 133 134 135 136
;; live  gen 	 100 [cc] 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127 130 131 132 133 134 135 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127 130 131 132 133 134 135 136

( 5 )->[6]->( 12 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u53(7){ }u54(13){ }u55(102){ }u56(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129

( 10 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u57(7){ }u58(13){ }u59(102){ }u60(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 123 130 131 132 133 134 135 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 123 130 131 132 133 134 135 136
;; live  gen 	 113
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 123 130 131 132 133 134 135 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 123 130 131 132 133 134 135 136

( 7 10 )->[8]->( 12 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u62(7){ }u63(13){ }u64(102){ }u65(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 123 130 131 132 133 134 135 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 123 130 131 132 133 134 135 136
;; lr  def 	 129 145 147 148 149 154 157 161 166 168
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 123 130 131 132 133 134 135 136
;; live  gen 	 129 145 147 148 149 154 157 161 166 168
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129

( 2 )->[9]->( 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u128(7){ }u129(13){ }u130(102){ }u131(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129

( 4 )->[10]->( 7 8 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u132(7){ }u133(13){ }u134(102){ }u135(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 130 131 132 133 134 135 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 100 [cc] 113 171 172
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 130 131 132 133 134 135 136
;; live  gen 	 100 [cc] 113 171 172
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 123 130 131 132 133 134 135 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 123 130 131 132 133 134 135 136

( 9 6 8 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u143(7){ }u144(13){ }u145(102){ }u146(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u149(0){ }u150(7){ }u151(13){ }u152(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 48 to worklist
  Adding insn 56 to worklist
  Adding insn 130 to worklist
  Adding insn 124 to worklist
  Adding insn 121 to worklist
  Adding insn 118 to worklist
  Adding insn 115 to worklist
  Adding insn 112 to worklist
  Adding insn 109 to worklist
  Adding insn 106 to worklist
  Adding insn 104 to worklist
  Adding insn 102 to worklist
  Adding insn 100 to worklist
  Adding insn 98 to worklist
  Adding insn 94 to worklist
  Adding insn 90 to worklist
  Adding insn 86 to worklist
  Adding insn 83 to worklist
  Adding insn 78 to worklist
  Adding insn 74 to worklist
  Adding insn 71 to worklist
  Adding insn 68 to worklist
  Adding insn 64 to worklist
  Adding insn 160 to worklist
  Adding insn 154 to worklist
  Adding insn 167 to worklist
Finished finding needed instructions:
processing block 12 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 166 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
  Adding insn 11 to worklist
  Adding insn 128 to worklist
  Adding insn 126 to worklist
  Adding insn 108 to worklist
  Adding insn 92 to worklist
  Adding insn 85 to worklist
  Adding insn 76 to worklist
  Adding insn 73 to worklist
  Adding insn 70 to worklist
  Adding insn 66 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 123 130 131 132 133 134 135 136
  Adding insn 62 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 123 130 131 132 133 134 135 136
  Adding insn 159 to worklist
  Adding insn 157 to worklist
  Adding insn 156 to worklist
  Adding insn 153 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
  Adding insn 12 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127 130 131 132 133 134 135 136
  Adding insn 55 to worklist
  Adding insn 53 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 127 130 131 132 133 134 135 136
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127 130 131 132 133 134 135 136
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
  Adding insn 10 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 130 131 132 133 134 135 136
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 15 count 13 (  1.1)
;; Following path with 22 sets: 2 
;; Following path with 5 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 34.
;; Following path with 9 sets: 4 
;; Following path with 6 sets: 5 
;; Following path with 1 sets: 6 
;; Following path with 17 sets: 10 
;; Following path with 2 sets: 7 
;; Following path with 54 sets: 8 
deferring rescan insn with uid = 11.
;; Following path with 2 sets: 12 
starting the processing of deferred insns
rescanning insn with uid = 11.
rescanning insn with uid = 34.
ending the processing of deferred insns


UG_TextboxCreate

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,11u} r103={1d,13u,3e} r113={2d,3u} r118={1d,1u} r119={1d,2u} r121={2d,23u} r123={1d,2u} r127={1d,1u} r129={3d,1u} r130={1d,6u} r131={1d,8u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,1u,1e} r140={1d,1u,1e} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,5u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r154={1d,1u} r157={1d,1u} r161={1d,4u} r166={1d,1u} r168={1d,1u} r171={1d,1u} r172={1d,1u} 
;;    total ref usage 202{65d,132u,5e} in 124{124 regular + 0 call} insns.
(note 13 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 13 3 2 (set (reg/v/f:SI 130 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7757:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 131 [ txb ])
        (reg:SI 1 r1 [ txb ])) "../System/ugui.c":7757:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ txb ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 132 [ id ])
        (reg:SI 2 r2 [ id ])) "../System/ugui.c":7757:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ id ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 133 [ xs ])
        (reg:SI 3 r3 [ xs ])) "../System/ugui.c":7757:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ xs ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 134 [ ys ])
        (mem/c:SI (reg/f:SI 103 afp) [1 ys+0 S4 A64])) "../System/ugui.c":7757:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 103 afp) [1 ys+0 S4 A64])
        (nil)))
(insn 7 6 8 2 (set (reg/v:SI 135 [ xe ])
        (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                (const_int 4 [0x4])) [1 xe+0 S4 A32])) "../System/ugui.c":7757:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                (const_int 4 [0x4])) [1 xe+0 S4 A32])
        (nil)))
(insn 8 7 9 2 (set (reg/v:SI 136 [ ye ])
        (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                (const_int 8 [0x8])) [1 ye+0 S4 A64])) "../System/ugui.c":7757:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                (const_int 8 [0x8])) [1 ye+0 S4 A64])
        (nil)))
(note 9 8 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 9 16 2 (debug_marker) "../System/ugui.c":7758:4 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/ugui.c":7760:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI wnd (reg/v/f:SI 130 [ wnd ])) "../System/ugui.c":7760:4 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/ugui.c":5465:12 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../System/ugui.c":5467:4 -1
     (nil))
(debug_insn 20 19 173 2 (debug_marker) "../System/ugui.c":5468:4 -1
     (nil))
(debug_insn 173 20 21 2 (var_location:SI D#221 (mem/f:SI (plus:SI (reg/v/f:SI 130 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_12(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 21 173 22 2 (set (reg/v/f:SI 118 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 130 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_12(D)->objlst+0 S4 A32])) "../System/ugui.c":5468:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 22 21 23 2 (var_location:SI obj (debug_expr:SI D#221)) "../System/ugui.c":5468:15 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/ugui.c":5470:4 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../System/ugui.c":5470:12 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 119 [ _16 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 130 [ wnd ]) [0 wnd_12(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5470:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 27 26 28 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _16 ])
            (const_int 0 [0]))) "../System/ugui.c":5470:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 172)
            (pc))) "../System/ugui.c":5470:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 172)
(note 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 3 (set (reg:SI 121 [ ivtmp.1819 ])
        (reg/v/f:SI 118 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 3 (set (reg:SI 137)
        (plus:SI (reg:SI 119 [ _16 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 119 [ _16 ])
        (nil)))
(insn 32 31 34 3 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 137) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 34 32 35 3 (set (reg/f:SI 140)
        (plus:SI (reg:SI 121 [ ivtmp.1819 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 118 [ obj ])
        (nil)))
(insn 35 34 37 3 (set (reg:SI 142)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 54 3 (set (reg:SI 127 [ _59 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 142) 0))
                (sign_extend:SI (subreg:HI (reg:SI 139) 0)))
            (reg/f:SI 140))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg/f:SI 140)
            (expr_list:REG_DEAD (reg:SI 139)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 139) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 140))
                    (nil))))))
(code_label 54 37 38 4 2225 (nil) [1 uses])
(note 38 54 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 121 [ ivtmp.1819 ])
                (debug_expr:SI D#221))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 40 39 42 4 (debug_marker) "../System/ugui.c":5472:7 -1
     (nil))
(debug_insn 42 40 43 4 (var_location:SI obj (reg:SI 121 [ ivtmp.1819 ])) "../System/ugui.c":5472:11 -1
     (nil))
(debug_insn 43 42 44 4 (debug_marker) "../System/ugui.c":5473:7 -1
     (nil))
(insn 44 43 45 4 (set (reg:SI 123 [ _48 ])
        (zero_extend:SI (mem:QI (reg:SI 121 [ ivtmp.1819 ]) [0 MEM[base: obj_47, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5473:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 45 44 46 4 (set (reg:SI 143)
        (and:SI (reg:SI 123 [ _48 ])
            (const_int 3 [0x3]))) "../System/ugui.c":5473:10 90 {*arm_andsi3_insn}
     (nil))
(insn 46 45 47 4 (set (reg:SI 144)
        (zero_extend:SI (subreg:QI (reg:SI 143) 0))) "../System/ugui.c":5473:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 47 46 48 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 144)
            (const_int 3 [0x3]))) "../System/ugui.c":5473:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(jump_insn 48 47 49 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 141)
            (pc))) "../System/ugui.c":5473:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 141)
(note 49 48 50 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 5 (debug_marker) "../System/ugui.c":5470:26 -1
     (nil))
(debug_insn 51 50 52 5 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5470:12 -1
     (nil))
(insn 53 52 55 5 (set (reg:SI 121 [ ivtmp.1819 ])
        (plus:SI (reg:SI 121 [ ivtmp.1819 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5470:4 7 {*arm_addsi3}
     (nil))
(insn 55 53 56 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121 [ ivtmp.1819 ])
            (reg:SI 127 [ _59 ]))) "../System/ugui.c":5470:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 56 55 59 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 54)
            (pc))) "../System/ugui.c":5470:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 54)
(note 59 56 12 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 12 59 158 6 (set (reg:SI 129 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":7761:30 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 12
(code_label 158 12 60 7 2226 (nil) [1 uses])
(note 60 158 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 7 (debug_marker) "../System/ugui.c":7765:21 -1
     (nil))
(insn 62 61 161 7 (set (reg/f:SI 113 [ _2 ])
        (plus:SI (reg/f:SI 113 [ _2 ])
            (const_int 68 [0x44]))) "../System/ugui.c":7765:33 7 {*arm_addsi3}
     (nil))
(code_label 161 62 63 8 2227 (nil) [0 uses])
(note 63 161 64 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 64 63 65 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 131 [ txb ])
                (const_int 4 [0x4])) [19 txb_14(D)->font+0 S4 A32])
        (reg/f:SI 113 [ _2 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _2 ])
        (nil)))
(debug_insn 65 64 66 8 (debug_marker) "../System/ugui.c":7767:4 -1
     (nil))
(insn 66 65 68 8 (set (reg:SI 145)
        (const_int 0 [0])) "../System/ugui.c":7767:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 66 69 8 (set (mem:QI (plus:SI (reg/v/f:SI 131 [ txb ])
                (const_int 8 [0x8])) [0 txb_14(D)->style+0 S1 A32])
        (subreg:QI (reg:SI 145) 0)) "../System/ugui.c":7767:15 263 {*arm_movqi_insn}
     (nil))
(debug_insn 69 68 70 8 (debug_marker) "../System/ugui.c":7768:4 -1
     (nil))
(insn 70 69 71 8 (set (reg:SI 147 [ wnd_12(D)->fc ])
        (mem:SI (plus:SI (reg/v/f:SI 130 [ wnd ])
                (const_int 12 [0xc])) [1 wnd_12(D)->fc+0 S4 A32])) "../System/ugui.c":7768:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 70 72 8 (set (mem:SI (plus:SI (reg/v/f:SI 131 [ txb ])
                (const_int 12 [0xc])) [1 txb_14(D)->fc+0 S4 A32])
        (reg:SI 147 [ wnd_12(D)->fc ])) "../System/ugui.c":7768:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147 [ wnd_12(D)->fc ])
        (nil)))
(debug_insn 72 71 73 8 (debug_marker) "../System/ugui.c":7769:4 -1
     (nil))
(insn 73 72 74 8 (set (reg:SI 148 [ wnd_12(D)->bc ])
        (mem:SI (plus:SI (reg/v/f:SI 130 [ wnd ])
                (const_int 16 [0x10])) [1 wnd_12(D)->bc+0 S4 A32])) "../System/ugui.c":7769:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 130 [ wnd ])
        (nil)))
(insn 74 73 75 8 (set (mem:SI (plus:SI (reg/v/f:SI 131 [ txb ])
                (const_int 16 [0x10])) [1 txb_14(D)->bc+0 S4 A32])
        (reg:SI 148 [ wnd_12(D)->bc ])) "../System/ugui.c":7769:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148 [ wnd_12(D)->bc ])
        (nil)))
(debug_insn 75 74 76 8 (debug_marker) "../System/ugui.c":7770:4 -1
     (nil))
(insn 76 75 78 8 (set (reg:SI 149)
        (const_int 18 [0x12])) "../System/ugui.c":7770:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 78 76 79 8 (set (mem:QI (plus:SI (reg/v/f:SI 131 [ txb ])
                (const_int 20 [0x14])) [0 txb_14(D)->align+0 S1 A32])
        (subreg:QI (reg:SI 149) 0)) "../System/ugui.c":7770:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(debug_insn 79 78 80 8 (debug_marker) "../System/ugui.c":7771:4 -1
     (nil))
(debug_insn 80 79 83 8 (debug_marker) "../System/ugui.c":7772:4 -1
     (nil))
(insn 83 80 84 8 (set (mem:HI (plus:SI (reg/v/f:SI 131 [ txb ])
                (const_int 21 [0x15])) [0 MEM <vector(2) signed char> [(signed char *)txb_14(D) + 21B]+0 S2 A8])
        (unspec:HI [
                (subreg:HI (reg:SI 145) 0)
            ] UNSPEC_UNALIGNED_STORE)) "../System/ugui.c":7771:17 159 {unaligned_storehi}
     (nil))
(debug_insn 84 83 85 8 (debug_marker) "../System/ugui.c":7775:4 -1
     (nil))
(insn 85 84 86 8 (set (reg/f:SI 154)
        (symbol_ref:SI ("_UG_TextboxUpdate") [flags 0x3]  <function_decl 0000000005f9b800 _UG_TextboxUpdate>)) "../System/ugui.c":7775:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 86 85 87 8 (set (mem/f:SI (plus:SI (reg:SI 121 [ ivtmp.1819 ])
                (const_int 4 [0x4])) [14 obj_47->update+0 S4 A32])
        (reg/f:SI 154)) "../System/ugui.c":7775:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 154)
        (nil)))
(debug_insn 87 86 90 8 (debug_marker) "../System/ugui.c":7776:4 -1
     (nil))
(insn 90 87 91 8 (set (mem:QI (plus:SI (reg:SI 121 [ ivtmp.1819 ])
                (const_int 1 [0x1])) [0 obj_47->touch_state+0 S1 A8])
        (subreg:QI (reg:SI 145) 0)) "../System/ugui.c":7776:21 263 {*arm_movqi_insn}
     (nil))
(debug_insn 91 90 92 8 (debug_marker) "../System/ugui.c":7777:4 -1
     (nil))
(insn 92 91 94 8 (set (reg:SI 157)
        (const_int 2 [0x2])) "../System/ugui.c":7777:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 92 95 8 (set (mem:QI (plus:SI (reg:SI 121 [ ivtmp.1819 ])
                (const_int 40 [0x28])) [0 obj_47->type+0 S1 A32])
        (subreg:QI (reg:SI 157) 0)) "../System/ugui.c":7777:14 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(debug_insn 95 94 98 8 (debug_marker) "../System/ugui.c":7778:4 -1
     (nil))
(insn 98 95 99 8 (set (mem:QI (plus:SI (reg:SI 121 [ ivtmp.1819 ])
                (const_int 42 [0x2a])) [0 obj_47->event+0 S1 A16])
        (subreg:QI (reg:SI 145) 0)) "../System/ugui.c":7778:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(debug_insn 99 98 100 8 (debug_marker) "../System/ugui.c":7779:4 -1
     (nil))
(insn 100 99 101 8 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.1819 ])
                (const_int 24 [0x18])) [1 obj_47->a_rel.xs+0 S4 A32])
        (reg/v:SI 133 [ xs ])) "../System/ugui.c":7779:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ xs ])
        (nil)))
(debug_insn 101 100 102 8 (debug_marker) "../System/ugui.c":7780:4 -1
     (nil))
(insn 102 101 103 8 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.1819 ])
                (const_int 28 [0x1c])) [1 obj_47->a_rel.ys+0 S4 A32])
        (reg/v:SI 134 [ ys ])) "../System/ugui.c":7780:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 134 [ ys ])
        (nil)))
(debug_insn 103 102 104 8 (debug_marker) "../System/ugui.c":7781:4 -1
     (nil))
(insn 104 103 105 8 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.1819 ])
                (const_int 32 [0x20])) [1 obj_47->a_rel.xe+0 S4 A32])
        (reg/v:SI 135 [ xe ])) "../System/ugui.c":7781:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 135 [ xe ])
        (nil)))
(debug_insn 105 104 106 8 (debug_marker) "../System/ugui.c":7782:4 -1
     (nil))
(insn 106 105 107 8 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.1819 ])
                (const_int 36 [0x24])) [1 obj_47->a_rel.ye+0 S4 A32])
        (reg/v:SI 136 [ ye ])) "../System/ugui.c":7782:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 136 [ ye ])
        (nil)))
(debug_insn 107 106 108 8 (debug_marker) "../System/ugui.c":7783:4 -1
     (nil))
(insn 108 107 109 8 (set (reg:SI 161)
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":7783:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 109 108 110 8 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.1819 ])
                (const_int 8 [0x8])) [1 obj_47->a_abs.xs+0 S4 A32])
        (reg:SI 161)) "../System/ugui.c":7783:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 110 109 112 8 (debug_marker) "../System/ugui.c":7784:4 -1
     (nil))
(insn 112 110 113 8 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.1819 ])
                (const_int 12 [0xc])) [1 obj_47->a_abs.ys+0 S4 A32])
        (reg:SI 161)) "../System/ugui.c":7784:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 113 112 115 8 (debug_marker) "../System/ugui.c":7785:4 -1
     (nil))
(insn 115 113 116 8 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.1819 ])
                (const_int 16 [0x10])) [1 obj_47->a_abs.xe+0 S4 A32])
        (reg:SI 161)) "../System/ugui.c":7785:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 116 115 118 8 (debug_marker) "../System/ugui.c":7786:4 -1
     (nil))
(insn 118 116 119 8 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.1819 ])
                (const_int 20 [0x14])) [1 obj_47->a_abs.ye+0 S4 A32])
        (reg:SI 161)) "../System/ugui.c":7786:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(debug_insn 119 118 121 8 (debug_marker) "../System/ugui.c":7787:4 -1
     (nil))
(insn 121 119 122 8 (set (mem:QI (plus:SI (reg:SI 121 [ ivtmp.1819 ])
                (const_int 41 [0x29])) [0 obj_47->id+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 132 [ id ]) 0)) "../System/ugui.c":7787:12 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v:SI 132 [ id ])
        (nil)))
(debug_insn 122 121 123 8 (debug_marker) "../System/ugui.c":7788:4 -1
     (nil))
(debug_insn 123 122 124 8 (debug_marker) "../System/ugui.c":7789:4 -1
     (nil))
(insn 124 123 125 8 (set (mem/f:SI (plus:SI (reg:SI 121 [ ivtmp.1819 ])
                (const_int 44 [0x2c])) [10 obj_47->data+0 S4 A32])
        (reg/v/f:SI 131 [ txb ])) "../System/ugui.c":7789:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 131 [ txb ])
        (nil)))
(debug_insn 125 124 126 8 (debug_marker) "../System/ugui.c":7792:4 -1
     (nil))
(insn 126 125 128 8 (set (reg:SI 166)
        (and:SI (reg:SI 123 [ _48 ])
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":7792:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _48 ])
        (nil)))
(insn 128 126 130 8 (set (reg:SI 168)
        (ior:SI (reg:SI 166)
            (const_int 74 [0x4a]))) "../System/ugui.c":7792:15 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(insn 130 128 131 8 (set (mem:QI (reg:SI 121 [ ivtmp.1819 ]) [0 obj_47->state+0 S1 A32])
        (subreg:QI (reg:SI 168) 0)) "../System/ugui.c":7792:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg:SI 121 [ ivtmp.1819 ])
            (nil))))
(debug_insn 131 130 11 8 (debug_marker) "../System/ugui.c":7794:4 -1
     (nil))
(insn 11 131 172 8 (set (reg:SI 129 [ <retval> ])
        (reg:SI 145)) "../System/ugui.c":7794:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
      ; pc falls through to BB 12
(code_label 172 11 171 9 2228 (nil) [1 uses])
(note 171 172 10 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 10 171 134 9 (set (reg:SI 129 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":7761:30 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 134 10 135 9 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7760:10 -1
     (nil))
(debug_insn 135 134 136 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7760:10 -1
     (nil))
(debug_insn 136 135 137 9 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7760:10 -1
     (nil))
(debug_insn 137 136 141 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7760:10 -1
     (nil))
      ; pc falls through to BB 12
(code_label 141 137 142 10 2224 (nil) [1 uses])
(note 142 141 143 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 143 142 144 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7760:10 -1
     (nil))
(debug_insn 144 143 145 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7760:10 -1
     (nil))
(debug_insn 145 144 146 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7760:10 -1
     (nil))
(debug_insn 146 145 147 10 (var_location:SI obj (reg:SI 121 [ ivtmp.1819 ])) "../System/ugui.c":7760:10 -1
     (nil))
(debug_insn 147 146 148 10 (debug_marker) "../System/ugui.c":7761:4 -1
     (nil))
(debug_insn 148 147 149 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7760:10 -1
     (nil))
(debug_insn 149 148 150 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7760:10 -1
     (nil))
(debug_insn 150 149 151 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7760:10 -1
     (nil))
(debug_insn 151 150 152 10 (var_location:SI obj (reg:SI 121 [ ivtmp.1819 ])) "../System/ugui.c":7760:10 -1
     (nil))
(debug_insn 152 151 153 10 (debug_marker) "../System/ugui.c":7764:4 -1
     (nil))
(insn 153 152 154 10 (set (reg:SI 171)
        (const_int 0 [0])) "../System/ugui.c":7764:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 154 153 155 10 (set (mem/f:SI (reg/v/f:SI 131 [ txb ]) [18 txb_14(D)->str+0 S4 A32])
        (reg:SI 171)) "../System/ugui.c":7764:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
(debug_insn 155 154 156 10 (debug_marker) "../System/ugui.c":7765:4 -1
     (nil))
(insn 156 155 157 10 (set (reg/f:SI 172)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/ugui.c":7765:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 157 156 159 10 (set (reg/f:SI 113 [ _2 ])
        (mem/f/c:SI (reg/f:SI 172) [11 gui+0 S4 A32])) "../System/ugui.c":7765:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 172)
        (expr_list:REG_EQUAL (mem/f/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [11 gui+0 S4 A32])
            (nil))))
(insn 159 157 160 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _2 ])
            (const_int 0 [0]))) "../System/ugui.c":7765:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 160 159 168 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 158)
            (pc))) "../System/ugui.c":7765:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 158)
      ; pc falls through to BB 8
(note 168 160 166 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 166 168 167 12 (set (reg/i:SI 0 r0)
        (reg:SI 129 [ <retval> ])) "../System/ugui.c":7795:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ <retval> ])
        (nil)))
(insn 167 166 0 12 (use (reg/i:SI 0 r0)) "../System/ugui.c":7795:1 -1
     (nil))

;; Function UG_TextboxDelete (UG_TextboxDelete, funcdef_no=145, decl_uid=6239, cgraph_uid=146, symbol_order=157)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 25 sets: 2 
;; Following path with 1 sets: 10 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 38.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 18 sets: 12 
;; Following path with 15 sets: 9 
;; Following path with 10 sets: 11 
;; Following path with 2 sets: 13 
starting the processing of deferred insns
rescanning insn with uid = 38.
ending the processing of deferred insns


UG_TextboxDelete

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,6u} r102={1d,13u} r103={1d,12u} r114={1d,1u} r116={1d,2u} r122={2d,15u} r123={1d,2u} r126={1d,1u} r127={4d,1u} r128={1d,5u} r129={1d,3u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r144={1d,1u} r149={1d,2u} r151={1d,4u} 
;;    total ref usage 163{55d,106u,2e} in 100{100 regular + 0 call} insns.
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7798:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":7798:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 4 12 2 (debug_marker) "../System/ugui.c":7799:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":7799:4 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI type (const_int 2 [0x2])) "../System/ugui.c":7799:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":7799:4 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker:BLK) "../System/ugui.c":5502:11 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/ugui.c":5504:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":5504:15 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/ugui.c":5506:4 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":5506:4 -1
     (nil))
(debug_insn 20 19 21 2 (var_location:QI type (const_int 2 [0x2])) "../System/ugui.c":5506:4 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":5506:4 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 24 23 147 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 147 24 25 2 (var_location:SI D#222 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_2(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 25 147 26 2 (set (reg/v/f:SI 114 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_2(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 26 25 27 2 (var_location:SI obj (debug_expr:SI D#222)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 27 26 28 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 28 27 29 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 29 28 30 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 30 29 31 2 (set (reg:SI 123 [ _32 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_2(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 31 30 32 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ _32 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 32 31 33 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 142)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 142)
(note 33 32 34 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 3 (set (reg:SI 122 [ ivtmp.1832 ])
        (reg/v/f:SI 114 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 3 (set (reg:SI 130)
        (plus:SI (reg:SI 123 [ _32 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 123 [ _32 ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 38 36 39 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 122 [ ivtmp.1832 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ obj ])
        (nil)))
(insn 39 38 41 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 39 68 3 (set (reg:SI 126 [ _40 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 68 41 42 4 2239 (nil) [1 uses])
(note 42 68 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 122 [ ivtmp.1832 ])
                (debug_expr:SI D#222))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 44 43 46 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 46 44 47 4 (var_location:SI obj (reg:SI 122 [ ivtmp.1832 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 47 46 48 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 48 47 49 4 (set (reg:SI 116 [ _11 ])
        (zero_extend:SI (mem:QI (reg:SI 122 [ ivtmp.1832 ]) [0 MEM[base: obj_10, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 49 48 50 4 (set (reg:SI 136)
        (and:SI (reg:SI 116 [ _11 ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (nil))
(insn 50 49 51 4 (set (reg:SI 137)
        (zero_extend:SI (subreg:QI (reg:SI 136) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(insn 51 50 52 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(jump_insn 52 51 53 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 62)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 62)
(note 53 52 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 55 54 56 5 (set (reg:SI 138 [ MEM[base: obj_10, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 122 [ ivtmp.1832 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_10, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 56 55 57 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138 [ MEM[base: obj_10, offset: 40B] ])
            (const_int 2 [0x2]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ MEM[base: obj_10, offset: 40B] ])
        (nil)))
(jump_insn 57 56 58 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 62)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 62)
(note 58 57 59 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 6 (set (reg:SI 139 [ MEM[base: obj_10, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 122 [ ivtmp.1832 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_10, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 60 59 61 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139 [ MEM[base: obj_10, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ MEM[base: obj_10, offset: 41B] ])
        (nil)))
(jump_insn 61 60 62 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 110)
(code_label 62 61 63 7 2237 (nil) [2 uses])
(note 63 62 64 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 65 64 66 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 66 65 67 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 67 66 69 7 (set (reg:SI 122 [ ivtmp.1832 ])
        (plus:SI (reg:SI 122 [ ivtmp.1832 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 69 67 70 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ ivtmp.1832 ])
            (reg:SI 126 [ _40 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 70 69 73 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 68)
(note 73 70 5 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 5 73 74 8 (set (reg:SI 127 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":5522:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(note 74 5 75 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 75 74 76 9 (debug_marker) "../System/ugui.c":5513:7 -1
     (nil))
(debug_insn 76 75 78 9 (debug_marker) "../System/ugui.c":5514:7 -1
     (nil))
(insn 78 76 79 9 (set (mem/f:SI (plus:SI (reg:SI 122 [ ivtmp.1832 ])
                (const_int 44 [0x2c])) [10 obj_10->data+0 S4 A32])
        (reg:SI 151)) "../System/ugui.c":5514:17 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 79 78 82 9 (debug_marker) "../System/ugui.c":5515:7 -1
     (nil))
(insn 82 79 83 9 (set (mem:QI (plus:SI (reg:SI 122 [ ivtmp.1832 ])
                (const_int 42 [0x2a])) [0 obj_10->event+0 S1 A16])
        (subreg:QI (reg:SI 149) 0)) "../System/ugui.c":5515:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(debug_insn 83 82 84 9 (debug_marker) "../System/ugui.c":5516:7 -1
     (nil))
(debug_insn 84 83 85 9 (debug_marker) "../System/ugui.c":5517:7 -1
     (nil))
(insn 85 84 87 9 (set (reg:SI 144)
        (const_int 3 [0x3])) "../System/ugui.c":5513:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 85 88 9 (set (mem:HI (reg:SI 122 [ ivtmp.1832 ]) [0 MEM <vector(2) unsigned char> [(unsigned char *)obj_10]+0 S2 A16])
        (subreg:HI (reg:SI 144) 0)) "../System/ugui.c":5513:18 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(debug_insn 88 87 91 9 (debug_marker) "../System/ugui.c":5518:7 -1
     (nil))
(insn 91 88 92 9 (set (mem:HI (plus:SI (reg:SI 122 [ ivtmp.1832 ])
                (const_int 40 [0x28])) [0 MEM <vector(2) unsigned char> [(unsigned char *)obj_10 + 40B]+0 S2 A16])
        (subreg:HI (reg:SI 151) 0)) "../System/ugui.c":5518:17 724 {*thumb2_movhi_vfp}
     (nil))
(debug_insn 92 91 94 9 (debug_marker) "../System/ugui.c":5519:7 -1
     (nil))
(insn 94 92 95 9 (set (mem/f:SI (plus:SI (reg:SI 122 [ ivtmp.1832 ])
                (const_int 4 [0x4])) [14 obj_10->update+0 S4 A32])
        (reg:SI 151)) "../System/ugui.c":5519:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg:SI 122 [ ivtmp.1832 ])
            (nil))))
(debug_insn 95 94 6 9 (debug_marker) "../System/ugui.c":5520:7 -1
     (nil))
(insn 6 95 142 9 (set (reg:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":5520:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(code_label 142 6 141 10 2241 (nil) [1 uses])
(note 141 142 7 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 7 141 146 10 (set (reg:SI 127 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":5522:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(code_label 146 7 145 11 2242 (nil) [1 uses])
(note 145 146 8 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 8 145 98 11 (set (reg:SI 127 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":5522:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 98 8 99 11 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 99 98 100 11 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 100 99 101 11 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 101 100 102 11 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 102 101 103 11 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7799:11 -1
     (nil))
(debug_insn 103 102 104 11 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7799:11 -1
     (nil))
(debug_insn 104 103 105 11 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7799:11 -1
     (nil))
(debug_insn 105 104 106 11 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7799:11 -1
     (nil))
(debug_insn 106 105 110 11 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7799:11 -1
     (nil))
      ; pc falls through to BB 13
(code_label 110 106 111 12 2238 (nil) [1 uses])
(note 111 110 112 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 112 111 113 12 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 113 112 114 12 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 114 113 115 12 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 115 114 116 12 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 116 115 117 12 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 117 116 118 12 (var_location:SI obj (reg:SI 122 [ ivtmp.1832 ])) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 118 117 119 12 (debug_marker) "../System/ugui.c":5509:4 -1
     (nil))
(debug_insn 119 118 120 12 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 120 119 121 12 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 121 120 122 12 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 122 121 123 12 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 123 122 124 12 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 124 123 125 12 (var_location:SI obj (reg:SI 122 [ ivtmp.1832 ])) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 125 124 126 12 (debug_marker) "../System/ugui.c":5512:7 -1
     (nil))
(insn 126 125 128 12 (set (reg:SI 149)
        (and:SI (reg:SI 116 [ _11 ])
            (const_int 40 [0x28]))) "../System/ugui.c":5512:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _11 ])
        (nil)))
(insn 128 126 129 12 (set (reg:SI 151)
        (zero_extend:SI (subreg:QI (reg:SI 149) 0))) "../System/ugui.c":5512:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 129 128 130 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 151)
            (const_int 0 [0]))) "../System/ugui.c":5512:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 130 129 138 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 146)
            (pc))) "../System/ugui.c":5512:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 21474844 (nil)))
 -> 146)
      ; pc falls through to BB 9
(note 138 130 136 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 136 138 137 13 (set (reg/i:SI 0 r0)
        (reg:SI 127 [ <retval> ])) "../System/ugui.c":7800:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ <retval> ])
        (nil)))
(insn 137 136 0 13 (use (reg/i:SI 0 r0)) "../System/ugui.c":7800:1 -1
     (nil))

;; Function UG_TextboxGetForeColor (UG_TextboxGetForeColor, funcdef_no=155, decl_uid=6276, cgraph_uid=156, symbol_order=167)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 25 sets: 2 
;; Following path with 9 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 19 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_TextboxGetForeColor

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r113={1d,1u} r123={2d,12u} r124={1d,2u} r126={1d,1u} r127={3d,2u} r128={1d,5u} r129={1d,2u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} 
;;    total ref usage 140{51d,87u,2e} in 84{84 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7934:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":7934:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../System/ugui.c":7935:4 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":7935:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":7936:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI txb (const_int 0 [0])) "../System/ugui.c":7936:16 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":7937:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI c (const_int 0 [0])) "../System/ugui.c":7937:13 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":7939:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":7939:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 2 [0x2])) "../System/ugui.c":7939:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":7939:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 113 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 113 21 22 2 (var_location:SI D#242 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 113 23 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#242)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 114 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(debug_insn 114 26 27 2 (var_location:SI D#243 (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) -1
     (nil))
(insn 27 114 28 2 (set (reg:SI 124 [ _24 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _24 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 112)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 112)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 123 [ ivtmp.1922 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 130)
        (plus:SI (reg:SI 124 [ _24 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _24 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 123 [ ivtmp.1922 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 66 3 (set (reg:SI 126 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 66 38 39 4 2329 (nil) [1 uses])
(note 39 66 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1922 ])
                (debug_expr:SI D#242))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 123 [ ivtmp.1922 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 47 4 (set (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1922 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 45 48 4 (set (reg:SI 138)
        (and:SI (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1922 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 53 55 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 2 [0x2]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1922 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 81)
(code_label 60 59 61 7 2327 (nil) [2 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 65 64 67 7 (set (reg:SI 123 [ ivtmp.1922 ])
        (plus:SI (reg:SI 123 [ ivtmp.1922 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1922 ])
            (reg:SI 126 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 108 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 66)
(note 108 68 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 108 112 8 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7937:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 112 6 111 9 2330 (nil) [1 uses])
(note 111 112 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 111 71 9 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7937:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 71 5 72 9 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7939:10 -1
     (nil))
(debug_insn 72 71 73 9 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7939:10 -1
     (nil))
(debug_insn 73 72 74 9 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7939:10 -1
     (nil))
(debug_insn 74 73 75 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7939:10 -1
     (nil))
(debug_insn 75 74 76 9 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7939:10 -1
     (nil))
(debug_insn 76 75 77 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7939:10 -1
     (nil))
(debug_insn 77 76 78 9 (var_location:SI c (debug_expr:SI D#243)) -1
     (nil))
(debug_insn 78 77 81 9 (debug_marker) "../System/ugui.c":7945:4 -1
     (nil))
      ; pc falls through to BB 11
(code_label 81 78 82 10 2328 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7939:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7939:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7939:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7939:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7939:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1922 ])) "../System/ugui.c":7939:10 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../System/ugui.c":7940:4 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7939:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7939:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7939:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7939:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7939:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1922 ])) "../System/ugui.c":7939:10 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":7942:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI txb (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1922 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7942:11 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../System/ugui.c":7943:7 -1
     (nil))
(insn 99 98 100 10 (set (reg/f:SI 143 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1922 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7943:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1922 ])
        (nil)))
(insn 100 99 101 10 (set (reg/v:SI 127 [ <retval> ])
        (mem:SI (plus:SI (reg/f:SI 143 [ obj_11->data ])
                (const_int 12 [0xc])) [1 txb_6->fc+0 S4 A32])) "../System/ugui.c":7943:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ obj_11->data ])
        (nil)))
(debug_insn 101 100 104 10 (var_location:SI c (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":7943:9 -1
     (nil))
(code_label 104 101 107 11 2325 (nil) [0 uses])
(note 107 104 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 107 106 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":7946:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ <retval> ])
        (nil)))
(insn 106 105 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":7946:1 -1
     (nil))

;; Function UG_TextboxGetBackColor (UG_TextboxGetBackColor, funcdef_no=156, decl_uid=6279, cgraph_uid=157, symbol_order=168)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 25 sets: 2 
;; Following path with 9 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 19 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_TextboxGetBackColor

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r113={1d,1u} r123={2d,12u} r124={1d,2u} r126={1d,1u} r127={3d,2u} r128={1d,5u} r129={1d,2u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} 
;;    total ref usage 140{51d,87u,2e} in 84{84 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7949:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":7949:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../System/ugui.c":7950:4 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":7950:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":7951:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI txb (const_int 0 [0])) "../System/ugui.c":7951:16 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":7952:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI c (const_int 0 [0])) "../System/ugui.c":7952:13 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":7954:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":7954:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 2 [0x2])) "../System/ugui.c":7954:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":7954:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 113 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 113 21 22 2 (var_location:SI D#245 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 113 23 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#245)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 114 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(debug_insn 114 26 27 2 (var_location:SI D#246 (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) -1
     (nil))
(insn 27 114 28 2 (set (reg:SI 124 [ _24 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _24 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 112)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 112)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 123 [ ivtmp.1931 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 130)
        (plus:SI (reg:SI 124 [ _24 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _24 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 123 [ ivtmp.1931 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 66 3 (set (reg:SI 126 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 66 38 39 4 2337 (nil) [1 uses])
(note 39 66 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1931 ])
                (debug_expr:SI D#245))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 123 [ ivtmp.1931 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 47 4 (set (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1931 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 45 48 4 (set (reg:SI 138)
        (and:SI (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1931 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 53 55 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 2 [0x2]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1931 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 81)
(code_label 60 59 61 7 2335 (nil) [2 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 65 64 67 7 (set (reg:SI 123 [ ivtmp.1931 ])
        (plus:SI (reg:SI 123 [ ivtmp.1931 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1931 ])
            (reg:SI 126 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 108 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 66)
(note 108 68 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 108 112 8 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7952:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 112 6 111 9 2338 (nil) [1 uses])
(note 111 112 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 111 71 9 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7952:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 71 5 72 9 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7954:10 -1
     (nil))
(debug_insn 72 71 73 9 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7954:10 -1
     (nil))
(debug_insn 73 72 74 9 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7954:10 -1
     (nil))
(debug_insn 74 73 75 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7954:10 -1
     (nil))
(debug_insn 75 74 76 9 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7954:10 -1
     (nil))
(debug_insn 76 75 77 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7954:10 -1
     (nil))
(debug_insn 77 76 78 9 (var_location:SI c (debug_expr:SI D#246)) -1
     (nil))
(debug_insn 78 77 81 9 (debug_marker) "../System/ugui.c":7960:4 -1
     (nil))
      ; pc falls through to BB 11
(code_label 81 78 82 10 2336 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7954:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7954:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7954:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7954:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7954:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1931 ])) "../System/ugui.c":7954:10 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../System/ugui.c":7955:4 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7954:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7954:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7954:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7954:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7954:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1931 ])) "../System/ugui.c":7954:10 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":7957:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI txb (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1931 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7957:11 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../System/ugui.c":7958:7 -1
     (nil))
(insn 99 98 100 10 (set (reg/f:SI 143 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1931 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7958:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1931 ])
        (nil)))
(insn 100 99 101 10 (set (reg/v:SI 127 [ <retval> ])
        (mem:SI (plus:SI (reg/f:SI 143 [ obj_11->data ])
                (const_int 16 [0x10])) [1 txb_6->bc+0 S4 A32])) "../System/ugui.c":7958:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ obj_11->data ])
        (nil)))
(debug_insn 101 100 104 10 (var_location:SI c (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":7958:9 -1
     (nil))
(code_label 104 101 107 11 2333 (nil) [0 uses])
(note 107 104 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 107 106 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":7961:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ <retval> ])
        (nil)))
(insn 106 105 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":7961:1 -1
     (nil))

;; Function UG_TextboxGetText (UG_TextboxGetText, funcdef_no=157, decl_uid=6282, cgraph_uid=158, symbol_order=169)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 25 sets: 2 
;; Following path with 9 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 19 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_TextboxGetText

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r113={1d,1u} r123={2d,12u} r124={1d,2u} r126={1d,1u} r127={3d,2u} r128={1d,5u} r129={1d,2u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} 
;;    total ref usage 140{51d,87u,2e} in 84{84 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7964:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":7964:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../System/ugui.c":7965:4 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":7965:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":7966:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI txb (const_int 0 [0])) "../System/ugui.c":7966:16 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":7967:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI str (const_int 0 [0])) "../System/ugui.c":7967:10 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":7969:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":7969:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 2 [0x2])) "../System/ugui.c":7969:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":7969:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 113 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 113 21 22 2 (var_location:SI D#248 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 113 23 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#248)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 114 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(debug_insn 114 26 27 2 (var_location:SI D#249 (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) -1
     (nil))
(insn 27 114 28 2 (set (reg:SI 124 [ _24 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _24 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 112)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 112)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 123 [ ivtmp.1940 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 130)
        (plus:SI (reg:SI 124 [ _24 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _24 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 123 [ ivtmp.1940 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 66 3 (set (reg:SI 126 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 66 38 39 4 2345 (nil) [1 uses])
(note 39 66 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1940 ])
                (debug_expr:SI D#248))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 123 [ ivtmp.1940 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 47 4 (set (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1940 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 45 48 4 (set (reg:SI 138)
        (and:SI (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1940 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 53 55 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 2 [0x2]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1940 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 81)
(code_label 60 59 61 7 2343 (nil) [2 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 65 64 67 7 (set (reg:SI 123 [ ivtmp.1940 ])
        (plus:SI (reg:SI 123 [ ivtmp.1940 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1940 ])
            (reg:SI 126 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 108 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 66)
(note 108 68 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 108 112 8 (set (reg/v/f:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7967:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 112 6 111 9 2346 (nil) [1 uses])
(note 111 112 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 111 71 9 (set (reg/v/f:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7967:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 71 5 72 9 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7969:10 -1
     (nil))
(debug_insn 72 71 73 9 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7969:10 -1
     (nil))
(debug_insn 73 72 74 9 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7969:10 -1
     (nil))
(debug_insn 74 73 75 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7969:10 -1
     (nil))
(debug_insn 75 74 76 9 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7969:10 -1
     (nil))
(debug_insn 76 75 77 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7969:10 -1
     (nil))
(debug_insn 77 76 78 9 (var_location:SI str (debug_expr:SI D#249)) -1
     (nil))
(debug_insn 78 77 81 9 (debug_marker) "../System/ugui.c":7975:4 -1
     (nil))
      ; pc falls through to BB 11
(code_label 81 78 82 10 2344 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7969:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7969:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7969:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7969:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7969:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1940 ])) "../System/ugui.c":7969:10 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../System/ugui.c":7970:4 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7969:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7969:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7969:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7969:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7969:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1940 ])) "../System/ugui.c":7969:10 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":7972:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI txb (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1940 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7972:11 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../System/ugui.c":7973:7 -1
     (nil))
(insn 99 98 100 10 (set (reg/f:SI 143 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1940 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7973:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1940 ])
        (nil)))
(insn 100 99 101 10 (set (reg/v/f:SI 127 [ <retval> ])
        (mem/f:SI (reg/f:SI 143 [ obj_11->data ]) [18 txb_6->str+0 S4 A32])) "../System/ugui.c":7973:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ obj_11->data ])
        (nil)))
(debug_insn 101 100 104 10 (var_location:SI str (reg/v/f:SI 127 [ <retval> ])) "../System/ugui.c":7973:11 -1
     (nil))
(code_label 104 101 107 11 2341 (nil) [0 uses])
(note 107 104 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 107 106 11 (set (reg/i:SI 0 r0)
        (reg/v/f:SI 127 [ <retval> ])) "../System/ugui.c":7976:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ <retval> ])
        (nil)))
(insn 106 105 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":7976:1 -1
     (nil))

;; Function UG_TextboxGetFont (UG_TextboxGetFont, funcdef_no=158, decl_uid=6285, cgraph_uid=159, symbol_order=170)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 25 sets: 2 
;; Following path with 9 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 19 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_TextboxGetFont

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r113={1d,1u} r123={2d,12u} r124={1d,2u} r126={1d,1u} r127={3d,2u} r128={1d,5u} r129={1d,2u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} 
;;    total ref usage 140{51d,87u,2e} in 84{84 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7979:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":7979:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../System/ugui.c":7980:4 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":7980:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":7981:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI txb (const_int 0 [0])) "../System/ugui.c":7981:16 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":7982:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI font (const_int 0 [0])) "../System/ugui.c":7982:13 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":7984:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":7984:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 2 [0x2])) "../System/ugui.c":7984:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":7984:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 113 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 113 21 22 2 (var_location:SI D#251 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 113 23 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#251)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 114 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(debug_insn 114 26 27 2 (var_location:SI D#252 (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) -1
     (nil))
(insn 27 114 28 2 (set (reg:SI 124 [ _24 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _24 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 112)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 112)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 123 [ ivtmp.1949 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 130)
        (plus:SI (reg:SI 124 [ _24 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _24 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 123 [ ivtmp.1949 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 66 3 (set (reg:SI 126 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 66 38 39 4 2353 (nil) [1 uses])
(note 39 66 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1949 ])
                (debug_expr:SI D#251))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 123 [ ivtmp.1949 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 47 4 (set (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1949 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 45 48 4 (set (reg:SI 138)
        (and:SI (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1949 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 53 55 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 2 [0x2]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1949 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 81)
(code_label 60 59 61 7 2351 (nil) [2 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 65 64 67 7 (set (reg:SI 123 [ ivtmp.1949 ])
        (plus:SI (reg:SI 123 [ ivtmp.1949 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1949 ])
            (reg:SI 126 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 108 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 66)
(note 108 68 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 108 112 8 (set (reg/v/f:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7982:13 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 112 6 111 9 2354 (nil) [1 uses])
(note 111 112 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 111 71 9 (set (reg/v/f:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7982:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 71 5 72 9 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7984:10 -1
     (nil))
(debug_insn 72 71 73 9 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7984:10 -1
     (nil))
(debug_insn 73 72 74 9 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7984:10 -1
     (nil))
(debug_insn 74 73 75 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7984:10 -1
     (nil))
(debug_insn 75 74 76 9 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7984:10 -1
     (nil))
(debug_insn 76 75 77 9 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7984:10 -1
     (nil))
(debug_insn 77 76 78 9 (var_location:SI font (debug_expr:SI D#252)) -1
     (nil))
(debug_insn 78 77 81 9 (debug_marker) "../System/ugui.c":7990:4 -1
     (nil))
      ; pc falls through to BB 11
(code_label 81 78 82 10 2352 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7984:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7984:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7984:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7984:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7984:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1949 ])) "../System/ugui.c":7984:10 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../System/ugui.c":7985:4 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7984:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7984:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7984:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7984:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7984:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1949 ])) "../System/ugui.c":7984:10 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":7987:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI txb (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1949 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7987:11 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../System/ugui.c":7988:7 -1
     (nil))
(insn 99 98 100 10 (set (reg/f:SI 143 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1949 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":7988:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1949 ])
        (nil)))
(insn 100 99 101 10 (set (reg/v/f:SI 127 [ <retval> ])
        (mem/f:SI (plus:SI (reg/f:SI 143 [ obj_11->data ])
                (const_int 4 [0x4])) [19 txb_6->font+0 S4 A32])) "../System/ugui.c":7988:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ obj_11->data ])
        (nil)))
(debug_insn 101 100 104 10 (var_location:SI font (reg/v/f:SI 127 [ <retval> ])) "../System/ugui.c":7988:12 -1
     (nil))
(code_label 104 101 107 11 2349 (nil) [0 uses])
(note 107 104 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 107 106 11 (set (reg/i:SI 0 r0)
        (reg/v/f:SI 127 [ <retval> ])) "../System/ugui.c":7991:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ <retval> ])
        (nil)))
(insn 106 105 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":7991:1 -1
     (nil))

;; Function UG_TextboxGetHSpace (UG_TextboxGetHSpace, funcdef_no=159, decl_uid=6288, cgraph_uid=160, symbol_order=171)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 24 sets: 2 
;; Following path with 1 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 26 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_TextboxGetHSpace

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r113={1d,1u} r123={2d,12u} r124={1d,2u} r126={1d,1u} r127={3d,2u} r128={1d,4u} r129={1d,2u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} 
;;    total ref usage 139{51d,86u,2e} in 82{82 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":7994:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":7994:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../System/ugui.c":7995:4 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":7995:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":7996:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI txb (const_int 0 [0])) "../System/ugui.c":7996:16 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":7997:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:QI hs (const_int 0 [0])) "../System/ugui.c":7997:10 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":7999:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":7999:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 2 [0x2])) "../System/ugui.c":7999:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":7999:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 114 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 114 21 22 2 (var_location:SI D#254 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 114 23 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#254)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 124 [ _24 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _24 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 113)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 113)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 123 [ ivtmp.1958 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 130)
        (plus:SI (reg:SI 124 [ _24 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _24 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 123 [ ivtmp.1958 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 66 3 (set (reg:SI 126 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 66 38 39 4 2361 (nil) [1 uses])
(note 39 66 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1958 ])
                (debug_expr:SI D#254))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 123 [ ivtmp.1958 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 47 4 (set (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1958 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 45 48 4 (set (reg:SI 138)
        (and:SI (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1958 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 53 55 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 2 [0x2]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1958 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 82)
(code_label 60 59 61 7 2359 (nil) [2 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 65 64 67 7 (set (reg:SI 123 [ ivtmp.1958 ])
        (plus:SI (reg:SI 123 [ ivtmp.1958 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1958 ])
            (reg:SI 126 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 109 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 66)
(note 109 68 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 109 113 8 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7997:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 113 6 112 9 2362 (nil) [1 uses])
(note 112 113 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 112 82 9 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":7997:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 82 5 83 10 2360 (nil) [1 uses])
(note 83 82 84 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 85 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7999:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7999:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7999:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7999:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7999:10 -1
     (nil))
(debug_insn 89 88 90 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1958 ])) "../System/ugui.c":7999:10 -1
     (nil))
(debug_insn 90 89 91 10 (debug_marker) "../System/ugui.c":8000:4 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7999:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7999:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7999:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7999:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7999:10 -1
     (nil))
(debug_insn 96 95 97 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1958 ])) "../System/ugui.c":7999:10 -1
     (nil))
(debug_insn 97 96 98 10 (debug_marker) "../System/ugui.c":8002:7 -1
     (nil))
(debug_insn 98 97 99 10 (var_location:SI txb (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1958 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":8002:11 -1
     (nil))
(debug_insn 99 98 100 10 (debug_marker) "../System/ugui.c":8003:7 -1
     (nil))
(insn 100 99 101 10 (set (reg/f:SI 143 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1958 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":8003:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1958 ])
        (nil)))
(insn 101 100 71 10 (set (reg/v:SI 127 [ <retval> ])
        (sign_extend:SI (mem:QI (plus:SI (reg/f:SI 143 [ obj_11->data ])
                    (const_int 21 [0x15])) [0 txb_6->h_space+0 S1 A8]))) "../System/ugui.c":8003:10 1004 {*thumb2_extendqisi_v6}
     (expr_list:REG_DEAD (reg/f:SI 143 [ obj_11->data ])
        (nil)))
(debug_insn 71 101 72 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":7999:10 -1
     (nil))
(debug_insn 72 71 73 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":7999:10 -1
     (nil))
(debug_insn 73 72 74 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":7999:10 -1
     (nil))
(debug_insn 74 73 75 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7999:10 -1
     (nil))
(debug_insn 75 74 76 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":7999:10 -1
     (nil))
(debug_insn 76 75 77 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":7999:10 -1
     (nil))
(debug_insn 77 76 78 10 (var_location:QI hs (subreg:QI (reg/v:SI 127 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 78 77 108 10 (debug_marker) "../System/ugui.c":8005:4 -1
     (nil))
(note 108 78 106 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 106 108 107 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":8006:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ <retval> ])
        (nil)))
(insn 107 106 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":8006:1 -1
     (nil))

;; Function UG_TextboxGetVSpace (UG_TextboxGetVSpace, funcdef_no=160, decl_uid=6291, cgraph_uid=161, symbol_order=172)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 24 sets: 2 
;; Following path with 1 sets: 9 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 35.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 26 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 35.
ending the processing of deferred insns


UG_TextboxGetVSpace

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,11u} r103={1d,10u} r113={1d,1u} r123={2d,12u} r124={1d,2u} r126={1d,1u} r127={3d,2u} r128={1d,4u} r129={1d,2u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} 
;;    total ref usage 139{51d,86u,2e} in 82{82 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":8009:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":8009:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../System/ugui.c":8010:4 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":8010:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/ugui.c":8011:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI txb (const_int 0 [0])) "../System/ugui.c":8011:16 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/ugui.c":8012:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:QI vs (const_int 0 [0])) "../System/ugui.c":8012:10 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/ugui.c":8014:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":8014:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI type (const_int 2 [0x2])) "../System/ugui.c":8014:4 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":8014:4 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 21 20 114 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 114 21 22 2 (var_location:SI D#256 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 22 114 23 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 24 2 (var_location:SI obj (debug_expr:SI D#256)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 124 [ _24 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _24 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 113)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 113)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 3 (set (reg:SI 123 [ ivtmp.1967 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 130)
        (plus:SI (reg:SI 124 [ _24 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _24 ])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 35 33 36 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 123 [ ivtmp.1967 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 66 3 (set (reg:SI 126 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 66 38 39 4 2370 (nil) [1 uses])
(note 39 66 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1967 ])
                (debug_expr:SI D#256))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 43 41 44 4 (var_location:SI obj (reg:SI 123 [ ivtmp.1967 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 45 44 47 4 (set (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1967 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 45 48 4 (set (reg:SI 138)
        (and:SI (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 48 47 49 4 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1967 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 53 55 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 2 [0x2]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 55 54 56 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1967 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 82)
(code_label 60 59 61 7 2368 (nil) [2 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 65 64 67 7 (set (reg:SI 123 [ ivtmp.1967 ])
        (plus:SI (reg:SI 123 [ ivtmp.1967 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1967 ])
            (reg:SI 126 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 109 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 66)
(note 109 68 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 109 113 8 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":8012:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 113 6 112 9 2371 (nil) [1 uses])
(note 112 113 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 112 82 9 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":8012:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 82 5 83 10 2369 (nil) [1 uses])
(note 83 82 84 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 85 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":8014:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":8014:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":8014:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":8014:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":8014:10 -1
     (nil))
(debug_insn 89 88 90 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1967 ])) "../System/ugui.c":8014:10 -1
     (nil))
(debug_insn 90 89 91 10 (debug_marker) "../System/ugui.c":8015:4 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":8014:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":8014:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":8014:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":8014:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":8014:10 -1
     (nil))
(debug_insn 96 95 97 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1967 ])) "../System/ugui.c":8014:10 -1
     (nil))
(debug_insn 97 96 98 10 (debug_marker) "../System/ugui.c":8017:7 -1
     (nil))
(debug_insn 98 97 99 10 (var_location:SI txb (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1967 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":8017:11 -1
     (nil))
(debug_insn 99 98 100 10 (debug_marker) "../System/ugui.c":8018:7 -1
     (nil))
(insn 100 99 101 10 (set (reg/f:SI 143 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1967 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":8018:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1967 ])
        (nil)))
(insn 101 100 71 10 (set (reg/v:SI 127 [ <retval> ])
        (sign_extend:SI (mem:QI (plus:SI (reg/f:SI 143 [ obj_11->data ])
                    (const_int 22 [0x16])) [0 txb_6->v_space+0 S1 A16]))) "../System/ugui.c":8018:10 1004 {*thumb2_extendqisi_v6}
     (expr_list:REG_DEAD (reg/f:SI 143 [ obj_11->data ])
        (nil)))
(debug_insn 71 101 72 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":8014:10 -1
     (nil))
(debug_insn 72 71 73 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":8014:10 -1
     (nil))
(debug_insn 73 72 74 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":8014:10 -1
     (nil))
(debug_insn 74 73 75 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":8014:10 -1
     (nil))
(debug_insn 75 74 76 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":8014:10 -1
     (nil))
(debug_insn 76 75 77 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":8014:10 -1
     (nil))
(debug_insn 77 76 78 10 (var_location:QI vs (subreg:QI (reg/v:SI 127 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 78 77 108 10 (debug_marker) "../System/ugui.c":8020:4 -1
     (nil))
(note 108 78 106 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 106 108 107 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 127 [ <retval> ])) "../System/ugui.c":8021:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ <retval> ])
        (nil)))
(insn 107 106 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":8021:1 -1
     (nil))

;; Function UG_TextboxGetAlignment (UG_TextboxGetAlignment, funcdef_no=161, decl_uid=6294, cgraph_uid=162, symbol_order=173)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 15 count 15 (  1.4)


UG_TextboxGetAlignment

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 96
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,10u} r103={1d,9u} r113={1d,2u} r123={2d,11u} r125={1d,1u} r126={3d,4u} r127={1d,4u} r128={1d,2u} r129={1d,1u} r131={1d,1u,1e} r132={1d,1u,1e} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u} 
;;    total ref usage 134{50d,82u,2e} in 81{81 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }d-1(102){ }d-1(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 11 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 126 127 128
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 126 127 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(7){ }u14(13){ }u15(102){ }u16(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126
;; lr  def 	 123 125 129 131 132 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
;; live  gen 	 123 125 129 131 132 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 4 8 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }u29(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc] 136 137 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 136 137 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(7){ }u40(13){ }u41(102){ }u42(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc] 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 6 )->[7]->( 10 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 128
;; lr  def 	 100 [cc] 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 6 5 7 )->[8]->( 5 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u54(7){ }u55(13){ }u56(102){ }u57(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125
;; lr  def 	 100 [cc] 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  gen 	 100 [cc] 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128

( 8 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u62(7){ }u63(13){ }u64(102){ }u65(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126

( 7 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 126 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	 126 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126

( 10 2 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u76(7){ }u77(13){ }u78(102){ }u79(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u82(0){ }u83(7){ }u84(13){ }u85(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 49 to worklist
  Adding insn 54 to worklist
  Adding insn 58 to worklist
  Adding insn 67 to worklist
  Adding insn 106 to worklist
Finished finding needed instructions:
processing block 11 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 105 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
  Adding insn 100 to worklist
  Adding insn 99 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
  Adding insn 5 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 66 to worklist
  Adding insn 64 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 57 to worklist
  Adding insn 56 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 53 to worklist
  Adding insn 52 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 44 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 128
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 126 128
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 15 count 15 (  1.4)
;; Following path with 24 sets: 2 
;; Following path with 6 sets: 4 
deferring rescan insn with uid = 34.
;; Following path with 9 sets: 5 
;; Following path with 4 sets: 6 
;; Following path with 3 sets: 7 
;; Following path with 6 sets: 8 
;; Following path with 1 sets: 9 
;; Following path with 26 sets: 10 
;; Following path with 2 sets: 11 
starting the processing of deferred insns
rescanning insn with uid = 34.
ending the processing of deferred insns


UG_TextboxGetAlignment

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,10u} r103={1d,9u} r113={1d,1u} r123={2d,12u} r125={1d,1u} r126={3d,4u} r127={1d,4u} r128={1d,2u} r129={1d,1u} r131={1d,1u,1e} r132={1d,1u,1e} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u} 
;;    total ref usage 134{50d,82u,2e} in 81{81 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 127 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":8024:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 128 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":8024:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "../System/ugui.c":8025:4 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":8025:15 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/ugui.c":8026:4 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI txb (const_int 0 [0])) "../System/ugui.c":8026:16 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/ugui.c":8027:4 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI align (const_int 0 [0])) "../System/ugui.c":8027:10 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/ugui.c":8029:4 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SI wnd (reg/v/f:SI 127 [ wnd ])) "../System/ugui.c":8029:4 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:QI type (const_int 2 [0x2])) "../System/ugui.c":8029:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI id (subreg:QI (reg/v:SI 128 [ id ]) 0)) "../System/ugui.c":8029:4 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 20 19 110 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 110 20 21 2 (var_location:SI D#258 (mem/f:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 21 110 22 2 (set (reg/v/f:SI 113 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_3(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 22 21 23 2 (var_location:SI obj (debug_expr:SI D#258)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 26 25 27 2 (set (reg/v:SI 126 [ <retval> ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 127 [ wnd ]) [0 wnd_3(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ wnd ])
        (nil)))
(insn 27 26 28 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 126 [ <retval> ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 109)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 109)
(note 29 28 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 4 (set (reg:SI 123 [ ivtmp.1976 ])
        (reg/v/f:SI 113 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 4 (set (reg:SI 129)
        (plus:SI (reg/v:SI 126 [ <retval> ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 126 [ <retval> ])
        (nil)))
(insn 32 31 34 4 (set (reg:SI 131)
        (zero_extend:SI (subreg:QI (reg:SI 129) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(insn 34 32 35 4 (set (reg/f:SI 132)
        (plus:SI (reg:SI 123 [ ivtmp.1976 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ obj ])
        (nil)))
(insn 35 34 37 4 (set (reg:SI 134)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 65 4 (set (reg:SI 125 [ _30 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 134) 0))
                (sign_extend:SI (subreg:HI (reg:SI 131) 0)))
            (reg/f:SI 132))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_DEAD (reg/f:SI 132)
            (expr_list:REG_DEAD (reg:SI 131)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 131) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 132))
                    (nil))))))
(code_label 65 37 38 5 2379 (nil) [1 uses])
(note 38 65 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 5 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 123 [ ivtmp.1976 ])
                (debug_expr:SI D#258))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 40 39 42 5 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 42 40 43 5 (var_location:SI obj (reg:SI 123 [ ivtmp.1976 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 43 42 44 5 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 44 43 46 5 (set (reg:SI 136 [ MEM[base: obj_11, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 123 [ ivtmp.1976 ]) [0 MEM[base: obj_11, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 46 44 47 5 (set (reg:SI 137)
        (and:SI (reg:SI 136 [ MEM[base: obj_11, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ MEM[base: obj_11, offset: 0B] ])
        (nil)))
(insn 47 46 48 5 (set (reg:SI 138)
        (zero_extend:SI (subreg:QI (reg:SI 137) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 48 47 49 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(jump_insn 49 48 50 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 59)
(note 50 49 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 52 6 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 52 51 53 6 (set (reg:SI 139 [ MEM[base: obj_11, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1976 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_11, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 53 52 54 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139 [ MEM[base: obj_11, offset: 40B] ])
            (const_int 2 [0x2]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ MEM[base: obj_11, offset: 40B] ])
        (nil)))
(jump_insn 54 53 55 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 59)
(note 55 54 56 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 56 55 57 7 (set (reg:SI 140 [ MEM[base: obj_11, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 123 [ ivtmp.1976 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_11, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 57 56 58 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ MEM[base: obj_11, offset: 41B] ])
            (reg/v:SI 128 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: obj_11, offset: 41B] ])
        (nil)))
(jump_insn 58 57 59 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 81)
(code_label 59 58 60 8 2377 (nil) [2 uses])
(note 60 59 61 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 8 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 62 61 63 8 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 63 62 64 8 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 64 63 66 8 (set (reg:SI 123 [ ivtmp.1976 ])
        (plus:SI (reg:SI 123 [ ivtmp.1976 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 66 64 67 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ ivtmp.1976 ])
            (reg:SI 125 [ _30 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 67 66 108 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 65)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 65)
(note 108 67 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 108 81 9 (set (reg/v:SI 126 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":8027:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 81 5 82 10 2378 (nil) [1 uses])
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":8029:10 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":8029:10 -1
     (nil))
(debug_insn 85 84 86 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":8029:10 -1
     (nil))
(debug_insn 86 85 87 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":8029:10 -1
     (nil))
(debug_insn 87 86 88 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":8029:10 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1976 ])) "../System/ugui.c":8029:10 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../System/ugui.c":8030:4 -1
     (nil))
(debug_insn 90 89 91 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":8029:10 -1
     (nil))
(debug_insn 91 90 92 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":8029:10 -1
     (nil))
(debug_insn 92 91 93 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":8029:10 -1
     (nil))
(debug_insn 93 92 94 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":8029:10 -1
     (nil))
(debug_insn 94 93 95 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":8029:10 -1
     (nil))
(debug_insn 95 94 96 10 (var_location:SI obj (reg:SI 123 [ ivtmp.1976 ])) "../System/ugui.c":8029:10 -1
     (nil))
(debug_insn 96 95 97 10 (debug_marker) "../System/ugui.c":8032:7 -1
     (nil))
(debug_insn 97 96 98 10 (var_location:SI txb (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1976 ])
            (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":8032:11 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../System/ugui.c":8033:7 -1
     (nil))
(insn 99 98 100 10 (set (reg/f:SI 142 [ obj_11->data ])
        (mem/f:SI (plus:SI (reg:SI 123 [ ivtmp.1976 ])
                (const_int 44 [0x2c])) [10 obj_11->data+0 S4 A32])) "../System/ugui.c":8033:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ ivtmp.1976 ])
        (nil)))
(insn 100 99 70 10 (set (reg/v:SI 126 [ <retval> ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 142 [ obj_11->data ])
                    (const_int 20 [0x14])) [0 txb_6->align+0 S1 A32]))) "../System/ugui.c":8033:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 142 [ obj_11->data ])
        (nil)))
(debug_insn 70 100 71 10 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":8029:10 -1
     (nil))
(debug_insn 71 70 72 10 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":8029:10 -1
     (nil))
(debug_insn 72 71 73 10 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":8029:10 -1
     (nil))
(debug_insn 73 72 74 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":8029:10 -1
     (nil))
(debug_insn 74 73 75 10 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":8029:10 -1
     (nil))
(debug_insn 75 74 76 10 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":8029:10 -1
     (nil))
(debug_insn 76 75 77 10 (var_location:QI align (subreg:QI (reg/v:SI 126 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 77 76 109 10 (debug_marker) "../System/ugui.c":8035:4 -1
     (nil))
(code_label 109 77 107 11 2380 (nil) [1 uses])
(note 107 109 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 107 106 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 126 [ <retval> ])) "../System/ugui.c":8036:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 126 [ <retval> ])
        (nil)))
(insn 106 105 0 11 (use (reg/i:SI 0 r0)) "../System/ugui.c":8036:1 -1
     (nil))

;; Function UG_ImageCreate (UG_ImageCreate, funcdef_no=163, decl_uid=6302, cgraph_uid=164, symbol_order=175)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 22 sets: 2 
;; Following path with 1 sets: 7 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 34.
;; Following path with 9 sets: 4 
;; Following path with 6 sets: 5 
;; Following path with 1 sets: 6 
;; Following path with 56 sets: 8 
deferring rescan insn with uid = 11.
;; Following path with 2 sets: 9 
starting the processing of deferred insns
rescanning insn with uid = 11.
rescanning insn with uid = 34.
ending the processing of deferred insns


UG_ImageCreate

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,9u} r13={1d,9u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,9u} r103={1d,11u,3e} r116={1d,1u} r119={1d,2u} r122={2d,23u} r124={1d,2u} r125={1d,1u} r126={3d,1u} r127={1d,4u} r128={1d,3u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u,1e} r137={1d,1u,1e} r139={1d,1u} r140={1d,1u} r141={1d,2u} r143={1d,4u} r144={1d,1u} r146={1d,1u} r153={1d,4u} r158={1d,1u} r160={1d,1u} 
;;    total ref usage 170{57d,108u,5e} in 103{103 regular + 0 call} insns.
(note 13 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 13 3 2 (set (reg/v/f:SI 127 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":8108:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 128 [ img ])
        (reg:SI 1 r1 [ img ])) "../System/ugui.c":8108:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ img ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 2 r2 [ id ])) "../System/ugui.c":8108:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ id ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 130 [ xs ])
        (reg:SI 3 r3 [ xs ])) "../System/ugui.c":8108:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ xs ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 131 [ ys ])
        (mem/c:SI (reg/f:SI 103 afp) [1 ys+0 S4 A64])) "../System/ugui.c":8108:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 103 afp) [1 ys+0 S4 A64])
        (nil)))
(insn 7 6 8 2 (set (reg/v:SI 132 [ xe ])
        (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                (const_int 4 [0x4])) [1 xe+0 S4 A32])) "../System/ugui.c":8108:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                (const_int 4 [0x4])) [1 xe+0 S4 A32])
        (nil)))
(insn 8 7 9 2 (set (reg/v:SI 133 [ ye ])
        (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                (const_int 8 [0x8])) [1 ye+0 S4 A64])) "../System/ugui.c":8108:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                (const_int 8 [0x8])) [1 ye+0 S4 A64])
        (nil)))
(note 9 8 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 9 16 2 (debug_marker) "../System/ugui.c":8109:4 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/ugui.c":8111:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI wnd (reg/v/f:SI 127 [ wnd ])) "../System/ugui.c":8111:4 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/ugui.c":5465:12 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../System/ugui.c":5467:4 -1
     (nil))
(debug_insn 20 19 143 2 (debug_marker) "../System/ugui.c":5468:4 -1
     (nil))
(debug_insn 143 20 21 2 (var_location:SI D#260 (mem/f:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_7(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 21 143 22 2 (set (reg/v/f:SI 116 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 127 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_7(D)->objlst+0 S4 A32])) "../System/ugui.c":5468:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 22 21 23 2 (var_location:SI obj (debug_expr:SI D#260)) "../System/ugui.c":5468:15 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/ugui.c":5470:4 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../System/ugui.c":5470:12 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 124 [ _48 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 127 [ wnd ]) [0 wnd_7(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5470:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ wnd ])
        (nil)))
(insn 27 26 28 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ _48 ])
            (const_int 0 [0]))) "../System/ugui.c":5470:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 142)
            (pc))) "../System/ugui.c":5470:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 142)
(note 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 3 (set (reg:SI 122 [ ivtmp.1985 ])
        (reg/v/f:SI 116 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 3 (set (reg:SI 134)
        (plus:SI (reg:SI 124 [ _48 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ _48 ])
        (nil)))
(insn 32 31 34 3 (set (reg:SI 136)
        (zero_extend:SI (subreg:QI (reg:SI 134) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(insn 34 32 35 3 (set (reg/f:SI 137)
        (plus:SI (reg:SI 122 [ ivtmp.1985 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ obj ])
        (nil)))
(insn 35 34 37 3 (set (reg:SI 139)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 54 3 (set (reg:SI 125 [ _50 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 139) 0))
                (sign_extend:SI (subreg:HI (reg:SI 136) 0)))
            (reg/f:SI 137))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_DEAD (reg/f:SI 137)
            (expr_list:REG_DEAD (reg:SI 136)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 136) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 137))
                    (nil))))))
(code_label 54 37 38 4 2389 (nil) [1 uses])
(note 38 54 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 122 [ ivtmp.1985 ])
                (debug_expr:SI D#260))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 40 39 42 4 (debug_marker) "../System/ugui.c":5472:7 -1
     (nil))
(debug_insn 42 40 43 4 (var_location:SI obj (reg:SI 122 [ ivtmp.1985 ])) "../System/ugui.c":5472:11 -1
     (nil))
(debug_insn 43 42 44 4 (debug_marker) "../System/ugui.c":5473:7 -1
     (nil))
(insn 44 43 45 4 (set (reg:SI 119 [ _36 ])
        (zero_extend:SI (mem:QI (reg:SI 122 [ ivtmp.1985 ]) [0 MEM[base: obj_35, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5473:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 45 44 46 4 (set (reg:SI 140)
        (and:SI (reg:SI 119 [ _36 ])
            (const_int 3 [0x3]))) "../System/ugui.c":5473:10 90 {*arm_andsi3_insn}
     (nil))
(insn 46 45 47 4 (set (reg:SI 141)
        (zero_extend:SI (subreg:QI (reg:SI 140) 0))) "../System/ugui.c":5473:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(insn 47 46 48 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141)
            (const_int 3 [0x3]))) "../System/ugui.c":5473:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 48 47 49 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../System/ugui.c":5473:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 66)
(note 49 48 50 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 5 (debug_marker) "../System/ugui.c":5470:26 -1
     (nil))
(debug_insn 51 50 52 5 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 52 51 53 5 (debug_marker) "../System/ugui.c":5470:12 -1
     (nil))
(insn 53 52 55 5 (set (reg:SI 122 [ ivtmp.1985 ])
        (plus:SI (reg:SI 122 [ ivtmp.1985 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5470:4 7 {*arm_addsi3}
     (nil))
(insn 55 53 56 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ ivtmp.1985 ])
            (reg:SI 125 [ _50 ]))) "../System/ugui.c":5470:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 56 55 138 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 54)
            (pc))) "../System/ugui.c":5470:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 54)
(note 138 56 12 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 12 138 142 6 (set (reg:SI 126 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":8112:30 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 9
(code_label 142 12 141 7 2390 (nil) [1 uses])
(note 141 142 10 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 10 141 66 7 (set (reg:SI 126 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":8112:30 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 9
(code_label 66 10 67 8 2388 (nil) [1 uses])
(note 67 66 68 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 69 8 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":8111:10 -1
     (nil))
(debug_insn 69 68 70 8 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":8111:10 -1
     (nil))
(debug_insn 70 69 71 8 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":8111:10 -1
     (nil))
(debug_insn 71 70 72 8 (var_location:SI obj (reg:SI 122 [ ivtmp.1985 ])) "../System/ugui.c":8111:10 -1
     (nil))
(debug_insn 72 71 73 8 (debug_marker) "../System/ugui.c":8112:4 -1
     (nil))
(debug_insn 73 72 74 8 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":8111:10 -1
     (nil))
(debug_insn 74 73 75 8 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":8111:10 -1
     (nil))
(debug_insn 75 74 76 8 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":8111:10 -1
     (nil))
(debug_insn 76 75 77 8 (var_location:SI obj (reg:SI 122 [ ivtmp.1985 ])) "../System/ugui.c":8111:10 -1
     (nil))
(debug_insn 77 76 78 8 (debug_marker) "../System/ugui.c":8115:4 -1
     (nil))
(insn 78 77 79 8 (set (reg:SI 143)
        (const_int 0 [0])) "../System/ugui.c":8115:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 78 80 8 (set (mem/f:SI (reg/v/f:SI 128 [ img ]) [10 img_9(D)->img+0 S4 A32])
        (reg:SI 143)) "../System/ugui.c":8115:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 80 79 81 8 (debug_marker) "../System/ugui.c":8116:4 -1
     (nil))
(insn 81 80 83 8 (set (reg:SI 144)
        (const_int 1 [0x1])) "../System/ugui.c":8116:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 81 84 8 (set (mem:QI (plus:SI (reg/v/f:SI 128 [ img ])
                (const_int 4 [0x4])) [0 img_9(D)->type+0 S1 A32])
        (subreg:QI (reg:SI 144) 0)) "../System/ugui.c":8116:14 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(debug_insn 84 83 85 8 (debug_marker) "../System/ugui.c":8119:4 -1
     (nil))
(insn 85 84 86 8 (set (reg/f:SI 146)
        (symbol_ref:SI ("_UG_ImageUpdate") [flags 0x3]  <function_decl 0000000005f9bb00 _UG_ImageUpdate>)) "../System/ugui.c":8119:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 86 85 87 8 (set (mem/f:SI (plus:SI (reg:SI 122 [ ivtmp.1985 ])
                (const_int 4 [0x4])) [14 obj_35->update+0 S4 A32])
        (reg/f:SI 146)) "../System/ugui.c":8119:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 146)
        (nil)))
(debug_insn 87 86 90 8 (debug_marker) "../System/ugui.c":8120:4 -1
     (nil))
(insn 90 87 91 8 (set (mem:QI (plus:SI (reg:SI 122 [ ivtmp.1985 ])
                (const_int 1 [0x1])) [0 obj_35->touch_state+0 S1 A8])
        (subreg:QI (reg:SI 143) 0)) "../System/ugui.c":8120:21 263 {*arm_movqi_insn}
     (nil))
(debug_insn 91 90 94 8 (debug_marker) "../System/ugui.c":8121:4 -1
     (nil))
(insn 94 91 95 8 (set (mem:QI (plus:SI (reg:SI 122 [ ivtmp.1985 ])
                (const_int 40 [0x28])) [0 obj_35->type+0 S1 A32])
        (subreg:QI (reg:SI 141) 0)) "../System/ugui.c":8121:14 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(debug_insn 95 94 98 8 (debug_marker) "../System/ugui.c":8122:4 -1
     (nil))
(insn 98 95 99 8 (set (mem:QI (plus:SI (reg:SI 122 [ ivtmp.1985 ])
                (const_int 42 [0x2a])) [0 obj_35->event+0 S1 A16])
        (subreg:QI (reg:SI 143) 0)) "../System/ugui.c":8122:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(debug_insn 99 98 100 8 (debug_marker) "../System/ugui.c":8123:4 -1
     (nil))
(insn 100 99 101 8 (set (mem:SI (plus:SI (reg:SI 122 [ ivtmp.1985 ])
                (const_int 24 [0x18])) [1 obj_35->a_rel.xs+0 S4 A32])
        (reg/v:SI 130 [ xs ])) "../System/ugui.c":8123:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 130 [ xs ])
        (nil)))
(debug_insn 101 100 102 8 (debug_marker) "../System/ugui.c":8124:4 -1
     (nil))
(insn 102 101 103 8 (set (mem:SI (plus:SI (reg:SI 122 [ ivtmp.1985 ])
                (const_int 28 [0x1c])) [1 obj_35->a_rel.ys+0 S4 A32])
        (reg/v:SI 131 [ ys ])) "../System/ugui.c":8124:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 131 [ ys ])
        (nil)))
(debug_insn 103 102 104 8 (debug_marker) "../System/ugui.c":8125:4 -1
     (nil))
(insn 104 103 105 8 (set (mem:SI (plus:SI (reg:SI 122 [ ivtmp.1985 ])
                (const_int 32 [0x20])) [1 obj_35->a_rel.xe+0 S4 A32])
        (reg/v:SI 132 [ xe ])) "../System/ugui.c":8125:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 132 [ xe ])
        (nil)))
(debug_insn 105 104 106 8 (debug_marker) "../System/ugui.c":8126:4 -1
     (nil))
(insn 106 105 107 8 (set (mem:SI (plus:SI (reg:SI 122 [ ivtmp.1985 ])
                (const_int 36 [0x24])) [1 obj_35->a_rel.ye+0 S4 A32])
        (reg/v:SI 133 [ ye ])) "../System/ugui.c":8126:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ ye ])
        (nil)))
(debug_insn 107 106 108 8 (debug_marker) "../System/ugui.c":8127:4 -1
     (nil))
(insn 108 107 109 8 (set (reg:SI 153)
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":8127:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 109 108 110 8 (set (mem:SI (plus:SI (reg:SI 122 [ ivtmp.1985 ])
                (const_int 8 [0x8])) [1 obj_35->a_abs.xs+0 S4 A32])
        (reg:SI 153)) "../System/ugui.c":8127:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 110 109 112 8 (debug_marker) "../System/ugui.c":8128:4 -1
     (nil))
(insn 112 110 113 8 (set (mem:SI (plus:SI (reg:SI 122 [ ivtmp.1985 ])
                (const_int 12 [0xc])) [1 obj_35->a_abs.ys+0 S4 A32])
        (reg:SI 153)) "../System/ugui.c":8128:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 113 112 115 8 (debug_marker) "../System/ugui.c":8129:4 -1
     (nil))
(insn 115 113 116 8 (set (mem:SI (plus:SI (reg:SI 122 [ ivtmp.1985 ])
                (const_int 16 [0x10])) [1 obj_35->a_abs.xe+0 S4 A32])
        (reg:SI 153)) "../System/ugui.c":8129:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 116 115 118 8 (debug_marker) "../System/ugui.c":8130:4 -1
     (nil))
(insn 118 116 119 8 (set (mem:SI (plus:SI (reg:SI 122 [ ivtmp.1985 ])
                (const_int 20 [0x14])) [1 obj_35->a_abs.ye+0 S4 A32])
        (reg:SI 153)) "../System/ugui.c":8130:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))
(debug_insn 119 118 121 8 (debug_marker) "../System/ugui.c":8131:4 -1
     (nil))
(insn 121 119 122 8 (set (mem:QI (plus:SI (reg:SI 122 [ ivtmp.1985 ])
                (const_int 41 [0x29])) [0 obj_35->id+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":8131:12 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v:SI 129 [ id ])
        (nil)))
(debug_insn 122 121 123 8 (debug_marker) "../System/ugui.c":8132:4 -1
     (nil))
(debug_insn 123 122 124 8 (debug_marker) "../System/ugui.c":8133:4 -1
     (nil))
(insn 124 123 125 8 (set (mem/f:SI (plus:SI (reg:SI 122 [ ivtmp.1985 ])
                (const_int 44 [0x2c])) [10 obj_35->data+0 S4 A32])
        (reg/v/f:SI 128 [ img ])) "../System/ugui.c":8133:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ img ])
        (nil)))
(debug_insn 125 124 126 8 (debug_marker) "../System/ugui.c":8136:4 -1
     (nil))
(insn 126 125 128 8 (set (reg:SI 158)
        (and:SI (reg:SI 119 [ _36 ])
            (const_int -2 [0xfffffffffffffffe]))) "../System/ugui.c":8136:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _36 ])
        (nil)))
(insn 128 126 130 8 (set (reg:SI 160)
        (ior:SI (reg:SI 158)
            (const_int 74 [0x4a]))) "../System/ugui.c":8136:15 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(insn 130 128 131 8 (set (mem:QI (reg:SI 122 [ ivtmp.1985 ]) [0 obj_35->state+0 S1 A32])
        (subreg:QI (reg:SI 160) 0)) "../System/ugui.c":8136:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg:SI 122 [ ivtmp.1985 ])
            (nil))))
(debug_insn 131 130 11 8 (debug_marker) "../System/ugui.c":8138:4 -1
     (nil))
(insn 11 131 59 8 (set (reg:SI 126 [ <retval> ])
        (reg:SI 143)) "../System/ugui.c":8138:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(debug_insn 59 11 60 8 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":8111:10 -1
     (nil))
(debug_insn 60 59 61 8 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":8111:10 -1
     (nil))
(debug_insn 61 60 62 8 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":8111:10 -1
     (nil))
(debug_insn 62 61 137 8 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":8111:10 -1
     (nil))
(note 137 62 135 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 135 137 136 9 (set (reg/i:SI 0 r0)
        (reg:SI 126 [ <retval> ])) "../System/ugui.c":8139:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ <retval> ])
        (nil)))
(insn 136 135 0 9 (use (reg/i:SI 0 r0)) "../System/ugui.c":8139:1 -1
     (nil))

;; Function UG_ImageDelete (UG_ImageDelete, funcdef_no=164, decl_uid=6305, cgraph_uid=165, symbol_order=176)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; Following path with 25 sets: 2 
;; Following path with 1 sets: 10 
;; Following path with 6 sets: 3 
deferring rescan insn with uid = 38.
;; Following path with 9 sets: 4 
;; Following path with 4 sets: 5 
;; Following path with 3 sets: 6 
;; Following path with 6 sets: 7 
;; Following path with 1 sets: 8 
;; Following path with 18 sets: 12 
;; Following path with 14 sets: 9 
;; Following path with 10 sets: 11 
;; Following path with 2 sets: 13 
starting the processing of deferred insns
rescanning insn with uid = 38.
ending the processing of deferred insns


UG_ImageDelete

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,6u} r102={1d,13u} r103={1d,12u} r114={1d,1u} r116={1d,2u} r122={2d,15u} r123={1d,2u} r126={1d,1u} r127={4d,1u} r128={1d,5u} r129={1d,3u} r130={1d,1u} r132={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,2u} r139={1d,1u} r149={1d,2u} r151={1d,4u} 
;;    total ref usage 162{54d,106u,2e} in 99{99 regular + 0 call} insns.
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:SI 128 [ wnd ])
        (reg:SI 0 r0 [ wnd ])) "../System/ugui.c":8142:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ wnd ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 129 [ id ])
        (reg:SI 1 r1 [ id ])) "../System/ugui.c":8142:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ id ])
        (nil)))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 4 12 2 (debug_marker) "../System/ugui.c":8143:4 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":8143:4 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI type (const_int 3 [0x3])) "../System/ugui.c":8143:4 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":8143:4 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker:BLK) "../System/ugui.c":5502:11 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/ugui.c":5504:4 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI obj (const_int 0 [0])) "../System/ugui.c":5504:15 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/ugui.c":5506:4 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:SI wnd (reg/v/f:SI 128 [ wnd ])) "../System/ugui.c":5506:4 -1
     (nil))
(debug_insn 20 19 21 2 (var_location:QI type (const_int 3 [0x3])) "../System/ugui.c":5506:4 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:QI id (subreg:QI (reg/v:SI 129 [ id ]) 0)) "../System/ugui.c":5506:4 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker:BLK) "../System/ugui.c":5482:12 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/ugui.c":5484:4 -1
     (nil))
(debug_insn 24 23 147 2 (debug_marker) "../System/ugui.c":5485:4 -1
     (nil))
(debug_insn 147 24 25 2 (var_location:SI D#261 (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
            (const_int 4 [0x4])) [12 wnd_2(D)->objlst+0 S4 A32])) -1
     (nil))
(insn 25 147 26 2 (set (reg/v/f:SI 114 [ obj ])
        (mem/f:SI (plus:SI (reg/v/f:SI 128 [ wnd ])
                (const_int 4 [0x4])) [12 wnd_2(D)->objlst+0 S4 A32])) "../System/ugui.c":5485:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 26 25 27 2 (var_location:SI obj (debug_expr:SI D#261)) "../System/ugui.c":5485:15 -1
     (nil))
(debug_insn 27 26 28 2 (debug_marker) "../System/ugui.c":5487:4 -1
     (nil))
(debug_insn 28 27 29 2 (var_location:QI i (const_int 0 [0])) -1
     (nil))
(debug_insn 29 28 30 2 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 30 29 31 2 (set (reg:SI 123 [ _32 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 128 [ wnd ]) [0 wnd_2(D)->objcnt+0 S1 A32]))) "../System/ugui.c":5487:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ wnd ])
        (nil)))
(insn 31 30 32 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ _32 ])
            (const_int 0 [0]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 32 31 33 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 142)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 142)
(note 33 32 34 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 3 (set (reg:SI 122 [ ivtmp.1998 ])
        (reg/v/f:SI 114 [ obj ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 3 (set (reg:SI 130)
        (plus:SI (reg:SI 123 [ _32 ])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 123 [ _32 ])
        (nil)))
(insn 36 35 38 3 (set (reg:SI 132)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 38 36 39 3 (set (reg/f:SI 133)
        (plus:SI (reg:SI 122 [ ivtmp.1998 ])
            (const_int 48 [0x30]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ obj ])
        (nil)))
(insn 39 38 41 3 (set (reg:SI 135)
        (const_int 48 [0x30])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 39 68 3 (set (reg:SI 126 [ _40 ])
        (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 135) 0))
                (sign_extend:SI (subreg:HI (reg:SI 132) 0)))
            (reg/f:SI 133))) 77 {*arm_maddhisi4}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (expr_list:REG_DEAD (reg:SI 132)
                (expr_list:REG_EQUAL (plus:SI (mult:SI (sign_extend:SI (subreg:HI (reg:SI 132) 0))
                            (const_int 48 [0x30]))
                        (reg/f:SI 133))
                    (nil))))))
(code_label 68 41 42 4 2401 (nil) [1 uses])
(note 42 68 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 4 (var_location:QI i (subreg:QI (udiv:SI (minus:SI (reg:SI 122 [ ivtmp.1998 ])
                (debug_expr:SI D#261))
            (const_int 48 [0x30])) 0)) -1
     (nil))
(debug_insn 44 43 46 4 (debug_marker) "../System/ugui.c":5489:7 -1
     (nil))
(debug_insn 46 44 47 4 (var_location:SI obj (reg:SI 122 [ ivtmp.1998 ])) "../System/ugui.c":5489:11 -1
     (nil))
(debug_insn 47 46 48 4 (debug_marker) "../System/ugui.c":5490:7 -1
     (nil))
(insn 48 47 49 4 (set (reg:SI 116 [ _11 ])
        (zero_extend:SI (mem:QI (reg:SI 122 [ ivtmp.1998 ]) [0 MEM[base: obj_10, offset: 0B]+0 S1 A32]))) "../System/ugui.c":5490:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 49 48 50 4 (set (reg:SI 136)
        (and:SI (reg:SI 116 [ _11 ])
            (const_int 3 [0x3]))) "../System/ugui.c":5490:10 90 {*arm_andsi3_insn}
     (nil))
(insn 50 49 51 4 (set (reg:SI 137)
        (zero_extend:SI (subreg:QI (reg:SI 136) 0))) "../System/ugui.c":5490:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(insn 51 50 52 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137)
            (const_int 2 [0x2]))) "../System/ugui.c":5490:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(jump_insn 52 51 53 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 62)
            (pc))) "../System/ugui.c":5490:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 62)
(note 53 52 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 5 (debug_marker) "../System/ugui.c":5492:10 -1
     (nil))
(insn 55 54 56 5 (set (reg:SI 138 [ MEM[base: obj_10, offset: 40B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 122 [ ivtmp.1998 ])
                    (const_int 40 [0x28])) [0 MEM[base: obj_10, offset: 40B]+0 S1 A32]))) "../System/ugui.c":5492:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 56 55 57 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138 [ MEM[base: obj_10, offset: 40B] ])
            (const_int 3 [0x3]))) "../System/ugui.c":5492:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 57 56 58 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 62)
            (pc))) "../System/ugui.c":5492:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 62)
(note 58 57 59 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 6 (set (reg:SI 139 [ MEM[base: obj_10, offset: 41B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 122 [ ivtmp.1998 ])
                    (const_int 41 [0x29])) [0 MEM[base: obj_10, offset: 41B]+0 S1 A8]))) "../System/ugui.c":5492:35 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 60 59 61 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139 [ MEM[base: obj_10, offset: 41B] ])
            (reg/v:SI 129 [ id ]))) "../System/ugui.c":5492:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ MEM[base: obj_10, offset: 41B] ])
        (nil)))
(jump_insn 61 60 62 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../System/ugui.c":5492:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 110)
(code_label 62 61 63 7 2399 (nil) [2 uses])
(note 63 62 64 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 64 63 65 7 (debug_marker) "../System/ugui.c":5487:26 -1
     (nil))
(debug_insn 65 64 66 7 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 66 65 67 7 (debug_marker) "../System/ugui.c":5487:12 -1
     (nil))
(insn 67 66 69 7 (set (reg:SI 122 [ ivtmp.1998 ])
        (plus:SI (reg:SI 122 [ ivtmp.1998 ])
            (const_int 48 [0x30]))) "../System/ugui.c":5487:4 7 {*arm_addsi3}
     (nil))
(insn 69 67 70 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ ivtmp.1998 ])
            (reg:SI 126 [ _40 ]))) "../System/ugui.c":5487:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 70 69 73 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) "../System/ugui.c":5487:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 68)
(note 73 70 5 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 5 73 74 8 (set (reg:SI 127 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":5522:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(note 74 5 75 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 75 74 76 9 (debug_marker) "../System/ugui.c":5513:7 -1
     (nil))
(debug_insn 76 75 78 9 (debug_marker) "../System/ugui.c":5514:7 -1
     (nil))
(insn 78 76 79 9 (set (mem/f:SI (plus:SI (reg:SI 122 [ ivtmp.1998 ])
                (const_int 44 [0x2c])) [10 obj_10->data+0 S4 A32])
        (reg:SI 151)) "../System/ugui.c":5514:17 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 79 78 82 9 (debug_marker) "../System/ugui.c":5515:7 -1
     (nil))
(insn 82 79 83 9 (set (mem:QI (plus:SI (reg:SI 122 [ ivtmp.1998 ])
                (const_int 42 [0x2a])) [0 obj_10->event+0 S1 A16])
        (subreg:QI (reg:SI 149) 0)) "../System/ugui.c":5515:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(debug_insn 83 82 84 9 (debug_marker) "../System/ugui.c":5516:7 -1
     (nil))
(debug_insn 84 83 87 9 (debug_marker) "../System/ugui.c":5517:7 -1
     (nil))
(insn 87 84 88 9 (set (mem:HI (reg:SI 122 [ ivtmp.1998 ]) [0 MEM <vector(2) unsigned char> [(unsigned char *)obj_10]+0 S2 A16])
        (subreg:HI (reg:SI 138 [ MEM[base: obj_10, offset: 40B] ]) 0)) "../System/ugui.c":5513:18 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ MEM[base: obj_10, offset: 40B] ])
        (nil)))
(debug_insn 88 87 91 9 (debug_marker) "../System/ugui.c":5518:7 -1
     (nil))
(insn 91 88 92 9 (set (mem:HI (plus:SI (reg:SI 122 [ ivtmp.1998 ])
                (const_int 40 [0x28])) [0 MEM <vector(2) unsigned char> [(unsigned char *)obj_10 + 40B]+0 S2 A16])
        (subreg:HI (reg:SI 151) 0)) "../System/ugui.c":5518:17 724 {*thumb2_movhi_vfp}
     (nil))
(debug_insn 92 91 94 9 (debug_marker) "../System/ugui.c":5519:7 -1
     (nil))
(insn 94 92 95 9 (set (mem/f:SI (plus:SI (reg:SI 122 [ ivtmp.1998 ])
                (const_int 4 [0x4])) [14 obj_10->update+0 S4 A32])
        (reg:SI 151)) "../System/ugui.c":5519:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg:SI 122 [ ivtmp.1998 ])
            (nil))))
(debug_insn 95 94 6 9 (debug_marker) "../System/ugui.c":5520:7 -1
     (nil))
(insn 6 95 142 9 (set (reg:SI 127 [ <retval> ])
        (const_int 0 [0])) "../System/ugui.c":5520:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(code_label 142 6 141 10 2403 (nil) [1 uses])
(note 141 142 7 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 7 141 146 10 (set (reg:SI 127 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":5522:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(code_label 146 7 145 11 2404 (nil) [1 uses])
(note 145 146 8 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 8 145 98 11 (set (reg:SI 127 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "../System/ugui.c":5522:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 98 8 99 11 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 99 98 100 11 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 100 99 101 11 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 101 100 102 11 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 102 101 103 11 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":8143:11 -1
     (nil))
(debug_insn 103 102 104 11 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":8143:11 -1
     (nil))
(debug_insn 104 103 105 11 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":8143:11 -1
     (nil))
(debug_insn 105 104 106 11 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":8143:11 -1
     (nil))
(debug_insn 106 105 110 11 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":8143:11 -1
     (nil))
      ; pc falls through to BB 13
(code_label 110 106 111 12 2400 (nil) [1 uses])
(note 111 110 112 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 112 111 113 12 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 113 112 114 12 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 114 113 115 12 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 115 114 116 12 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 116 115 117 12 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 117 116 118 12 (var_location:SI obj (reg:SI 122 [ ivtmp.1998 ])) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 118 117 119 12 (debug_marker) "../System/ugui.c":5509:4 -1
     (nil))
(debug_insn 119 118 120 12 (var_location:SI wnd (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 120 119 121 12 (var_location:QI type (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 121 120 122 12 (var_location:QI id (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 122 121 123 12 (var_location:SI obj (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 123 122 124 12 (var_location:QI i (clobber (const_int 0 [0]))) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 124 123 125 12 (var_location:SI obj (reg:SI 122 [ ivtmp.1998 ])) "../System/ugui.c":5506:10 -1
     (nil))
(debug_insn 125 124 126 12 (debug_marker) "../System/ugui.c":5512:7 -1
     (nil))
(insn 126 125 128 12 (set (reg:SI 149)
        (and:SI (reg:SI 116 [ _11 ])
            (const_int 40 [0x28]))) "../System/ugui.c":5512:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _11 ])
        (nil)))
(insn 128 126 129 12 (set (reg:SI 151)
        (zero_extend:SI (subreg:QI (reg:SI 149) 0))) "../System/ugui.c":5512:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 129 128 130 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 151)
            (const_int 0 [0]))) "../System/ugui.c":5512:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 130 129 138 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 146)
            (pc))) "../System/ugui.c":5512:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 21474844 (nil)))
 -> 146)
      ; pc falls through to BB 9
(note 138 130 136 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 136 138 137 13 (set (reg/i:SI 0 r0)
        (reg:SI 127 [ <retval> ])) "../System/ugui.c":8144:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ <retval> ])
        (nil)))
(insn 137 136 0 13 (use (reg/i:SI 0 r0)) "../System/ugui.c":8144:1 -1
     (nil))
