// Seed: 705028054
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    output supply1 id_3
    , id_38,
    input wire id_4,
    output supply1 id_5,
    input tri id_6,
    output supply0 id_7,
    output supply1 id_8,
    input tri1 id_9,
    input tri1 id_10,
    input tri1 id_11,
    output wor id_12,
    input tri0 id_13,
    output uwire id_14,
    input tri0 id_15,
    output tri0 id_16,
    output tri0 id_17,
    output supply0 id_18,
    input supply1 id_19,
    output wand id_20,
    input wor id_21,
    input tri1 id_22,
    input tri id_23,
    input tri0 id_24,
    output supply1 id_25,
    input tri1 id_26,
    input wor id_27,
    input uwire id_28,
    input wor id_29,
    input wor id_30,
    output supply1 id_31,
    input supply1 id_32,
    output tri id_33,
    output supply1 id_34,
    input uwire id_35,
    output wire id_36
);
  wire id_39;
  module_0(
      id_38, id_39, id_39, id_39, id_39, id_39
  );
  assign id_31 = 1;
  id_40(
      id_3
  );
endmodule
