

================================================================
== Vivado HLS Report for 'rasterization2_odd'
================================================================
* Date:           Sun Dec 20 18:52:53 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        rendering
* Solution:       rasterization2_m
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.392|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- RAST2   |    ?|      ?|        22|          1|          1|          ?|    yes   |
        |- Loop 2  |    0|  65536|         3|          1|          1| 0 ~ 65535 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 2
  Pipeline-0 : II = 1, D = 22, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
  Pipeline-1 : II = 1, D = 3, States = { 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	31  / (!tmp_8)
	5  / (tmp_8)
5 --> 
	27  / (exitcond1)
	6  / (!exitcond1)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	5  / true
27 --> 
	28  / true
28 --> 
	31  / (exitcond)
	29  / (!exitcond)
29 --> 
	30  / true
30 --> 
	28  / true
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../c_src/sdsoc/rendering.cpp:502]   --->   Operation 32 'read' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%flag_V = trunc i32 %tmp_V_3 to i2" [../c_src/sdsoc/rendering.cpp:503]   --->   Operation 33 'trunc' 'flag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%triangle_2d_same_x0_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_3, i32 8, i32 15)" [../c_src/sdsoc/rendering.cpp:504]   --->   Operation 34 'partselect' 'triangle_2d_same_x0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%triangle_2d_same_y0_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_3, i32 16, i32 23)" [../c_src/sdsoc/rendering.cpp:505]   --->   Operation 35 'partselect' 'triangle_2d_same_y0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%triangle_2d_same_x1_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_3, i32 24, i32 31)" [../c_src/sdsoc/rendering.cpp:506]   --->   Operation 36 'partselect' 'triangle_2d_same_x1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.95ns)   --->   "%tmp_8 = icmp eq i2 %flag_V, 0" [../c_src/sdsoc/rendering.cpp:528]   --->   Operation 37 'icmp' 'tmp_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_V_4 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../c_src/sdsoc/rendering.cpp:508]   --->   Operation 38 'read' 'tmp_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%triangle_2d_same_y1_s = trunc i32 %tmp_V_4 to i8" [../c_src/sdsoc/rendering.cpp:509]   --->   Operation 39 'trunc' 'triangle_2d_same_y1_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%triangle_2d_same_x2_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 8, i32 15)" [../c_src/sdsoc/rendering.cpp:510]   --->   Operation 40 'partselect' 'triangle_2d_same_x2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%triangle_2d_same_y2_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 16, i32 23)" [../c_src/sdsoc/rendering.cpp:511]   --->   Operation 41 'partselect' 'triangle_2d_same_y2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%triangle_2d_same_z_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 24, i32 31)" [../c_src/sdsoc/rendering.cpp:512]   --->   Operation 42 'partselect' 'triangle_2d_same_z_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_V_5 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../c_src/sdsoc/rendering.cpp:514]   --->   Operation 43 'read' 'tmp_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i32 %tmp_V_5 to i16" [../c_src/sdsoc/rendering.cpp:515]   --->   Operation 44 'trunc' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_5, i32 16, i32 23)" [../c_src/sdsoc/rendering.cpp:516]   --->   Operation 45 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.36>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Input_1_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../c_src/sdsoc/rendering.cpp:486]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output_1_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../c_src/sdsoc/rendering.cpp:487]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output_2_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../c_src/sdsoc/rendering.cpp:488]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_V_6 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../c_src/sdsoc/rendering.cpp:519]   --->   Operation 49 'read' 'tmp_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i32 %tmp_V_6 to i8" [../c_src/sdsoc/rendering.cpp:520]   --->   Operation 50 'trunc' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_6, i32 16, i32 23)" [../c_src/sdsoc/rendering.cpp:522]   --->   Operation 51 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%rasterization2_m_in_2 = load i32* @rasterization2_m_in_1, align 4" [../c_src/sdsoc/rendering.cpp:524]   --->   Operation 52 'load' 'rasterization2_m_in_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.55ns)   --->   "%tmp_7 = add nsw i32 4, %rasterization2_m_in_2" [../c_src/sdsoc/rendering.cpp:524]   --->   Operation 53 'add' 'tmp_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "store i32 %tmp_7, i32* @rasterization2_m_in_1, align 4" [../c_src/sdsoc/rendering.cpp:524]   --->   Operation 54 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%rasterization2_m_out_5 = load i32* @rasterization2_m_out_1, align 4" [../c_src/sdsoc/rendering.cpp:533]   --->   Operation 55 'load' 'rasterization2_m_out_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%rasterization2_m_out_6 = load i32* @rasterization2_m_out_3, align 4" [../c_src/sdsoc/rendering.cpp:534]   --->   Operation 56 'load' 'rasterization2_m_out_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %.preheader.preheader, label %0" [../c_src/sdsoc/rendering.cpp:528]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 0)" [../c_src/sdsoc/rendering.cpp:530]   --->   Operation 58 'write' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_2_V_V, i32 0)" [../c_src/sdsoc/rendering.cpp:531]   --->   Operation 59 'write' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (2.55ns)   --->   "%tmp_2 = add nsw i32 %rasterization2_m_out_5, 1" [../c_src/sdsoc/rendering.cpp:533]   --->   Operation 60 'add' 'tmp_2' <Predicate = (!tmp_8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (1.81ns)   --->   "store i32 %tmp_2, i32* @rasterization2_m_out_1, align 4" [../c_src/sdsoc/rendering.cpp:533]   --->   Operation 61 'store' <Predicate = (!tmp_8)> <Delay = 1.81>
ST_4 : Operation 62 [1/1] (2.55ns)   --->   "%tmp_3 = add nsw i32 %rasterization2_m_out_6, 1" [../c_src/sdsoc/rendering.cpp:534]   --->   Operation 62 'add' 'tmp_3' <Predicate = (!tmp_8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.81ns)   --->   "store i32 %tmp_3, i32* @rasterization2_m_out_3, align 4" [../c_src/sdsoc/rendering.cpp:534]   --->   Operation 63 'store' <Predicate = (!tmp_8)> <Delay = 1.81>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %.loopexit" [../c_src/sdsoc/rendering.cpp:536]   --->   Operation 64 'br' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%t_V_2 = alloca i16"   --->   Operation 65 'alloca' 't_V_2' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%t_V_1 = alloca i16"   --->   Operation 66 'alloca' 't_V_1' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%t_V = alloca i16"   --->   Operation 67 'alloca' 't_V' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i8 %p_Result_1 to i16" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 68 'zext' 'tmp_9_cast' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%rhs_V_12 = zext i8 %triangle_2d_same_x0_s to i9" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 69 'zext' 'rhs_V_12' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%lhs_V_14 = zext i8 %triangle_2d_same_y1_s to i9" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 70 'zext' 'lhs_V_14' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%rhs_V_13 = zext i8 %triangle_2d_same_y0_s to i9" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 71 'zext' 'rhs_V_13' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.91ns)   --->   "%r_V_3 = sub i9 %lhs_V_14, %rhs_V_13" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 72 'sub' 'r_V_3' <Predicate = (tmp_8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i9 %r_V_3 to i18" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 73 'sext' 'rhs_V_2' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%lhs_V_15 = zext i8 %triangle_2d_same_x1_s to i9" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 74 'zext' 'lhs_V_15' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.91ns)   --->   "%r_V_6 = sub i9 %lhs_V_15, %rhs_V_12" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 75 'sub' 'r_V_6' <Predicate = (tmp_8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i9 %r_V_6 to i18" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 76 'sext' 'rhs_V_3' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%lhs_V_16 = zext i8 %triangle_2d_same_y2_s to i9" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 77 'zext' 'lhs_V_16' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.91ns)   --->   "%r_V_18 = sub i9 %lhs_V_16, %lhs_V_14" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 78 'sub' 'r_V_18' <Predicate = (tmp_8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%rhs_V_7 = sext i9 %r_V_18 to i18" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 79 'sext' 'rhs_V_7' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%lhs_V_17 = zext i8 %triangle_2d_same_x2_s to i9" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 80 'zext' 'lhs_V_17' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.91ns)   --->   "%r_V_10 = sub i9 %lhs_V_17, %lhs_V_15" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 81 'sub' 'r_V_10' <Predicate = (tmp_8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%rhs_V_8 = sext i9 %r_V_10 to i18" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 82 'sext' 'rhs_V_8' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.91ns)   --->   "%r_V_13 = sub i9 %rhs_V_13, %lhs_V_16" [../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 83 'sub' 'r_V_13' <Predicate = (tmp_8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i9 %r_V_13 to i18" [../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 84 'sext' 'rhs_V_4' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.91ns)   --->   "%r_V_17 = sub i9 %rhs_V_12, %lhs_V_17" [../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 85 'sub' 'r_V_17' <Predicate = (tmp_8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%rhs_V = sext i9 %r_V_17 to i18" [../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 86 'sext' 'rhs_V' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.76ns)   --->   "store i16 0, i16* %t_V"   --->   Operation 87 'store' <Predicate = (tmp_8)> <Delay = 1.76>
ST_4 : Operation 88 [1/1] (1.76ns)   --->   "store i16 0, i16* %t_V_1"   --->   Operation 88 'store' <Predicate = (tmp_8)> <Delay = 1.76>
ST_4 : Operation 89 [1/1] (1.76ns)   --->   "store i16 0, i16* %t_V_2"   --->   Operation 89 'store' <Predicate = (tmp_8)> <Delay = 1.76>
ST_4 : Operation 90 [1/1] (1.76ns)   --->   "br label %.preheader" [../c_src/sdsoc/rendering.cpp:541]   --->   Operation 90 'br' <Predicate = (tmp_8)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.86>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%t_V_4 = phi i16 [ %k_V, %._crit_edge796 ], [ 0, %.preheader.preheader ]"   --->   Operation 91 'phi' 't_V_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (2.42ns)   --->   "%exitcond1 = icmp eq i16 %t_V_4, %tmp_15" [../c_src/sdsoc/rendering.cpp:541]   --->   Operation 92 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (2.07ns)   --->   "%k_V = add i16 %t_V_4, 1" [../c_src/sdsoc/rendering.cpp:541]   --->   Operation 93 'add' 'k_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %1" [../c_src/sdsoc/rendering.cpp:541]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [20/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 95 'urem' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [20/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 96 'udiv' 'r_V_1' <Predicate = (!exitcond1)> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.86>
ST_6 : Operation 97 [19/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 97 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [19/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 98 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.86>
ST_7 : Operation 99 [18/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 99 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [18/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 100 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.86>
ST_8 : Operation 101 [17/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 101 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [17/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 102 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.86>
ST_9 : Operation 103 [16/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 103 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [16/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 104 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.86>
ST_10 : Operation 105 [15/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 105 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [15/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 106 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.86>
ST_11 : Operation 107 [14/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 107 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [14/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 108 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.86>
ST_12 : Operation 109 [13/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 109 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [13/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 110 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.86>
ST_13 : Operation 111 [12/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 111 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [12/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 112 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.86>
ST_14 : Operation 113 [11/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 113 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [11/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 114 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.86>
ST_15 : Operation 115 [10/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 115 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 116 [10/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 116 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.86>
ST_16 : Operation 117 [9/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 117 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [9/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 118 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.86>
ST_17 : Operation 119 [8/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 119 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [8/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 120 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.86>
ST_18 : Operation 121 [7/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 121 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 122 [7/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 122 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.86>
ST_19 : Operation 123 [6/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 123 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 124 [6/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 124 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.86>
ST_20 : Operation 125 [5/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 125 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 126 [5/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 126 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.86>
ST_21 : Operation 127 [4/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 127 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 128 [4/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 128 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.86>
ST_22 : Operation 129 [3/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 129 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 130 [3/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 130 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.86>
ST_23 : Operation 131 [2/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 131 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 132 [2/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 132 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.78>
ST_24 : Operation 133 [1/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 133 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 134 [1/1] (0.00ns)   --->   "%r_V = trunc i16 %tmp_1 to i8" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 134 'trunc' 'r_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 135 [1/1] (1.91ns)   --->   "%x_V = add i8 %r_V, %p_Result_9" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 135 'add' 'x_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 136 [1/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 136 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i16 %r_V_1 to i8" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 137 'trunc' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 138 [1/1] (1.91ns)   --->   "%y_V = add i8 %tmp_18, %tmp_16" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 138 'add' 'y_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.38>
ST_25 : Operation 139 [1/1] (0.00ns)   --->   "%lhs_V_3 = zext i8 %y_V to i9" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 139 'zext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%r_V_5 = sub i9 %lhs_V_3, %rhs_V_13" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 140 'sub' 'r_V_5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i9 %r_V_5 to i18" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 141 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (6.38ns)   --->   "%r_V_7 = mul i18 %rhs_V_3, %lhs_V_5" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 142 'mul' 'r_V_7' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%r_V_12 = sub i9 %lhs_V_3, %lhs_V_14" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 143 'sub' 'r_V_12' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "%lhs_V_9 = sext i9 %r_V_12 to i18" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 144 'sext' 'lhs_V_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 145 [1/1] (6.38ns)   --->   "%r_V_14 = mul i18 %rhs_V_8, %lhs_V_9" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 145 'mul' 'r_V_14' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%r_V_20 = sub i9 %lhs_V_3, %lhs_V_16" [../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 146 'sub' 'r_V_20' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%lhs_V_13 = sext i9 %r_V_20 to i18" [../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 147 'sext' 'lhs_V_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (6.38ns)   --->   "%r_V_21 = mul i18 %rhs_V, %lhs_V_13" [../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 148 'mul' 'r_V_21' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 7.39>
ST_26 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [../c_src/sdsoc/rendering.cpp:542]   --->   Operation 149 'specloopname' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 150 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2)" [../c_src/sdsoc/rendering.cpp:542]   --->   Operation 150 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../c_src/sdsoc/rendering.cpp:543]   --->   Operation 151 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 152 [1/1] (0.00ns)   --->   "%lhs_V = zext i8 %x_V to i9" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 152 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 153 [1/1] (0.00ns)   --->   "%r_V_2 = sub i9 %lhs_V, %rhs_V_12" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 153 'sub' 'r_V_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i9 %r_V_2 to i18" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 154 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (3.36ns)   --->   "%r_V_4 = mul i18 %rhs_V_2, %lhs_V_2" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 155 'mul' 'r_V_4' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 156 [1/1] (3.02ns)   --->   "%r_V_8 = sub i18 %r_V_4, %r_V_7" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 156 'sub' 'r_V_8' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 157 [1/1] (0.00ns)   --->   "%r_V_9 = sub i9 %lhs_V, %lhs_V_15" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 157 'sub' 'r_V_9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 158 [1/1] (0.00ns)   --->   "%lhs_V_8 = sext i9 %r_V_9 to i18" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 158 'sext' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 159 [1/1] (3.36ns)   --->   "%r_V_11 = mul i18 %rhs_V_7, %lhs_V_8" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 159 'mul' 'r_V_11' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 160 [1/1] (3.02ns)   --->   "%r_V_15 = sub i18 %r_V_11, %r_V_14" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 160 'sub' 'r_V_15' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%r_V_16 = sub i9 %lhs_V, %lhs_V_17" [../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 161 'sub' 'r_V_16' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%lhs_V_11 = sext i9 %r_V_16 to i18" [../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 162 'sext' 'lhs_V_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 163 [1/1] (3.36ns)   --->   "%r_V_19 = mul i18 %lhs_V_11, %rhs_V_4" [../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 163 'mul' 'r_V_19' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 164 [1/1] (3.02ns)   --->   "%r_V_22 = sub i18 %r_V_19, %r_V_21" [../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 164 'sub' 'r_V_22' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp_i)   --->   "%tmp1 = or i18 %r_V_8, %r_V_15" [../c_src/sdsoc/rendering.cpp:84->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 165 'or' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 166 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_i = or i18 %tmp1, %r_V_22" [../c_src/sdsoc/rendering.cpp:84->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 166 'or' 'tmp_i' <Predicate = true> <Delay = 1.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_i, i32 17)" [../c_src/sdsoc/rendering.cpp:84->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 167 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %tmp_19, label %._crit_edge796, label %2" [../c_src/sdsoc/rendering.cpp:547]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%t_V_2_load = load i16* %t_V_2" [../c_src/sdsoc/rendering.cpp:555]   --->   Operation 169 'load' 't_V_2_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%t_V_1_load = load i16* %t_V_1" [../c_src/sdsoc/rendering.cpp:554]   --->   Operation 170 'load' 't_V_1_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%t_V_load = load i16* %t_V" [../c_src/sdsoc/rendering.cpp:553]   --->   Operation 171 'load' 't_V_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_9 = zext i16 %t_V_load to i64" [../c_src/sdsoc/rendering.cpp:549]   --->   Operation 172 'zext' 'tmp_9' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%fragment_x_V_1_addr = getelementptr [500 x i8]* @fragment_x_V_1, i64 0, i64 %tmp_9" [../c_src/sdsoc/rendering.cpp:549]   --->   Operation 173 'getelementptr' 'fragment_x_V_1_addr' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_26 : Operation 174 [1/1] (3.25ns)   --->   "store i8 %x_V, i8* %fragment_x_V_1_addr, align 4" [../c_src/sdsoc/rendering.cpp:549]   --->   Operation 174 'store' <Predicate = (!tmp_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_26 : Operation 175 [1/1] (0.00ns)   --->   "%fragment_y_V_addr = getelementptr [500 x i8]* @fragment_y_V, i64 0, i64 %tmp_9" [../c_src/sdsoc/rendering.cpp:550]   --->   Operation 175 'getelementptr' 'fragment_y_V_addr' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_26 : Operation 176 [1/1] (3.25ns)   --->   "store i8 %y_V, i8* %fragment_y_V_addr, align 1" [../c_src/sdsoc/rendering.cpp:550]   --->   Operation 176 'store' <Predicate = (!tmp_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_26 : Operation 177 [1/1] (0.00ns)   --->   "%fragment_z_V_addr = getelementptr [500 x i8]* @fragment_z_V, i64 0, i64 %tmp_9" [../c_src/sdsoc/rendering.cpp:551]   --->   Operation 177 'getelementptr' 'fragment_z_V_addr' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_26 : Operation 178 [1/1] (3.25ns)   --->   "store i8 %triangle_2d_same_z_V, i8* %fragment_z_V_addr, align 2" [../c_src/sdsoc/rendering.cpp:551]   --->   Operation 178 'store' <Predicate = (!tmp_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_26 : Operation 179 [1/1] (0.00ns)   --->   "%fragment_color_V_add = getelementptr [500 x i8]* @fragment_color_V, i64 0, i64 %tmp_9" [../c_src/sdsoc/rendering.cpp:552]   --->   Operation 179 'getelementptr' 'fragment_color_V_add' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_26 : Operation 180 [1/1] (3.25ns)   --->   "store i8 100, i8* %fragment_color_V_add, align 1" [../c_src/sdsoc/rendering.cpp:552]   --->   Operation 180 'store' <Predicate = (!tmp_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_26 : Operation 181 [1/1] (2.07ns)   --->   "%i_V = add i16 %t_V_load, 1" [../c_src/sdsoc/rendering.cpp:553]   --->   Operation 181 'add' 'i_V' <Predicate = (!tmp_19)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %y_V, i32 7)" [../c_src/sdsoc/rendering.cpp:554]   --->   Operation 182 'bitselect' 'tmp_20' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_26 : Operation 183 [1/1] (2.07ns)   --->   "%i_top_V = add i16 %t_V_1_load, 1" [../c_src/sdsoc/rendering.cpp:554]   --->   Operation 183 'add' 'i_top_V' <Predicate = (!tmp_19)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 184 [1/1] (2.07ns)   --->   "%i_bot_V = add i16 %t_V_2_load, 1" [../c_src/sdsoc/rendering.cpp:555]   --->   Operation 184 'add' 'i_bot_V' <Predicate = (!tmp_19)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 185 [1/1] (0.80ns)   --->   "%i_top_V_1 = select i1 %tmp_20, i16 %i_top_V, i16 %t_V_1_load" [../c_src/sdsoc/rendering.cpp:554]   --->   Operation 185 'select' 'i_top_V_1' <Predicate = (!tmp_19)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 186 [1/1] (0.80ns)   --->   "%t_V_3 = select i1 %tmp_20, i16 %t_V_2_load, i16 %i_bot_V" [../c_src/sdsoc/rendering.cpp:554]   --->   Operation 186 'select' 't_V_3' <Predicate = (!tmp_19)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 187 [1/1] (1.76ns)   --->   "store i16 %i_V, i16* %t_V" [../c_src/sdsoc/rendering.cpp:553]   --->   Operation 187 'store' <Predicate = (!tmp_19)> <Delay = 1.76>
ST_26 : Operation 188 [1/1] (1.76ns)   --->   "store i16 %i_top_V_1, i16* %t_V_1" [../c_src/sdsoc/rendering.cpp:554]   --->   Operation 188 'store' <Predicate = (!tmp_19)> <Delay = 1.76>
ST_26 : Operation 189 [1/1] (1.76ns)   --->   "store i16 %t_V_3, i16* %t_V_2" [../c_src/sdsoc/rendering.cpp:554]   --->   Operation 189 'store' <Predicate = (!tmp_19)> <Delay = 1.76>
ST_26 : Operation 190 [1/1] (0.00ns)   --->   "br label %._crit_edge796" [../c_src/sdsoc/rendering.cpp:556]   --->   Operation 190 'br' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_26 : Operation 191 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp)" [../c_src/sdsoc/rendering.cpp:557]   --->   Operation 191 'specregionend' 'empty' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 192 [1/1] (0.00ns)   --->   "br label %.preheader" [../c_src/sdsoc/rendering.cpp:541]   --->   Operation 192 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 27 <SV = 5> <Delay = 4.36>
ST_27 : Operation 193 [1/1] (0.00ns)   --->   "%rasterization2_m_out_10 = alloca i32"   --->   Operation 193 'alloca' 'rasterization2_m_out_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 194 [1/1] (0.00ns)   --->   "%rasterization2_m_out_9 = alloca i32"   --->   Operation 194 'alloca' 'rasterization2_m_out_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 195 [1/1] (0.00ns)   --->   "%t_V_2_load_1 = load i16* %t_V_2" [../c_src/sdsoc/rendering.cpp:560]   --->   Operation 195 'load' 't_V_2_load_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 196 [1/1] (0.00ns)   --->   "%t_V_1_load_1 = load i16* %t_V_1" [../c_src/sdsoc/rendering.cpp:559]   --->   Operation 196 'load' 't_V_1_load_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_V = zext i16 %t_V_1_load_1 to i32" [../c_src/sdsoc/rendering.cpp:559]   --->   Operation 197 'zext' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 198 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V)" [../c_src/sdsoc/rendering.cpp:559]   --->   Operation 198 'write' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_V_1 = zext i16 %t_V_2_load_1 to i32" [../c_src/sdsoc/rendering.cpp:560]   --->   Operation 199 'zext' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 200 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_2_V_V, i32 %tmp_V_1)" [../c_src/sdsoc/rendering.cpp:560]   --->   Operation 200 'write' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 201 [1/1] (2.55ns)   --->   "%tmp_4 = add nsw i32 %rasterization2_m_out_5, 1" [../c_src/sdsoc/rendering.cpp:562]   --->   Operation 201 'add' 'tmp_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 202 [1/1] (1.81ns)   --->   "store i32 %tmp_4, i32* @rasterization2_m_out_1, align 4" [../c_src/sdsoc/rendering.cpp:562]   --->   Operation 202 'store' <Predicate = true> <Delay = 1.81>
ST_27 : Operation 203 [1/1] (2.55ns)   --->   "%tmp_5 = add nsw i32 %rasterization2_m_out_6, 1" [../c_src/sdsoc/rendering.cpp:563]   --->   Operation 203 'add' 'tmp_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 204 [1/1] (1.81ns)   --->   "store i32 %tmp_5, i32* @rasterization2_m_out_3, align 4" [../c_src/sdsoc/rendering.cpp:563]   --->   Operation 204 'store' <Predicate = true> <Delay = 1.81>
ST_27 : Operation 205 [1/1] (1.76ns)   --->   "store i32 %tmp_4, i32* %rasterization2_m_out_9" [../c_src/sdsoc/rendering.cpp:562]   --->   Operation 205 'store' <Predicate = true> <Delay = 1.76>
ST_27 : Operation 206 [1/1] (1.76ns)   --->   "store i32 %tmp_5, i32* %rasterization2_m_out_10" [../c_src/sdsoc/rendering.cpp:563]   --->   Operation 206 'store' <Predicate = true> <Delay = 1.76>
ST_27 : Operation 207 [1/1] (1.76ns)   --->   "br label %4" [../c_src/sdsoc/rendering.cpp:565]   --->   Operation 207 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 6> <Delay = 3.44>
ST_28 : Operation 208 [1/1] (0.00ns)   --->   "%j = phi i16 [ 0, %3 ], [ %j_1, %8 ]"   --->   Operation 208 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 209 [1/1] (0.00ns)   --->   "%t_V_load_1 = load i16* %t_V" [../c_src/sdsoc/rendering.cpp:565]   --->   Operation 209 'load' 't_V_load_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 210 [1/1] (2.42ns)   --->   "%exitcond = icmp eq i16 %j, %t_V_load_1" [../c_src/sdsoc/rendering.cpp:565]   --->   Operation 210 'icmp' 'exitcond' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 211 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 211 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 212 [1/1] (2.07ns)   --->   "%j_1 = add i16 %j, 1" [../c_src/sdsoc/rendering.cpp:565]   --->   Operation 212 'add' 'j_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %5" [../c_src/sdsoc/rendering.cpp:565]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_6 = zext i16 %j to i64" [../c_src/sdsoc/rendering.cpp:567]   --->   Operation 214 'zext' 'tmp_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_28 : Operation 215 [1/1] (0.00ns)   --->   "%fragment_x_V_1_addr_1 = getelementptr [500 x i8]* @fragment_x_V_1, i64 0, i64 %tmp_6" [../c_src/sdsoc/rendering.cpp:567]   --->   Operation 215 'getelementptr' 'fragment_x_V_1_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_28 : Operation 216 [2/2] (3.25ns)   --->   "%fragment_x_V_1_load = load i8* %fragment_x_V_1_addr_1, align 4" [../c_src/sdsoc/rendering.cpp:567]   --->   Operation 216 'load' 'fragment_x_V_1_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_28 : Operation 217 [1/1] (0.00ns)   --->   "%fragment_y_V_addr_1 = getelementptr [500 x i8]* @fragment_y_V, i64 0, i64 %tmp_6" [../c_src/sdsoc/rendering.cpp:568]   --->   Operation 217 'getelementptr' 'fragment_y_V_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_28 : Operation 218 [2/2] (3.25ns)   --->   "%fragment_y_V_load = load i8* %fragment_y_V_addr_1, align 1" [../c_src/sdsoc/rendering.cpp:568]   --->   Operation 218 'load' 'fragment_y_V_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_28 : Operation 219 [1/1] (0.00ns)   --->   "%fragment_z_V_addr_1 = getelementptr [500 x i8]* @fragment_z_V, i64 0, i64 %tmp_6" [../c_src/sdsoc/rendering.cpp:570]   --->   Operation 219 'getelementptr' 'fragment_z_V_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_28 : Operation 220 [2/2] (3.25ns)   --->   "%fragment_z_V_load = load i8* %fragment_z_V_addr_1, align 2" [../c_src/sdsoc/rendering.cpp:570]   --->   Operation 220 'load' 'fragment_z_V_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_28 : Operation 221 [1/1] (0.00ns)   --->   "%fragment_color_V_add_1 = getelementptr [500 x i8]* @fragment_color_V, i64 0, i64 %tmp_6" [../c_src/sdsoc/rendering.cpp:571]   --->   Operation 221 'getelementptr' 'fragment_color_V_add_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_28 : Operation 222 [2/2] (3.25ns)   --->   "%fragment_color_V_loa = load i8* %fragment_color_V_add_1, align 1" [../c_src/sdsoc/rendering.cpp:571]   --->   Operation 222 'load' 'fragment_color_V_loa' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>

State 29 <SV = 7> <Delay = 3.25>
ST_29 : Operation 223 [1/2] (3.25ns)   --->   "%fragment_x_V_1_load = load i8* %fragment_x_V_1_addr_1, align 4" [../c_src/sdsoc/rendering.cpp:567]   --->   Operation 223 'load' 'fragment_x_V_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_29 : Operation 224 [1/2] (3.25ns)   --->   "%fragment_y_V_load = load i8* %fragment_y_V_addr_1, align 1" [../c_src/sdsoc/rendering.cpp:568]   --->   Operation 224 'load' 'fragment_y_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_29 : Operation 225 [1/2] (3.25ns)   --->   "%fragment_z_V_load = load i8* %fragment_z_V_addr_1, align 2" [../c_src/sdsoc/rendering.cpp:570]   --->   Operation 225 'load' 'fragment_z_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_29 : Operation 226 [1/2] (3.25ns)   --->   "%fragment_color_V_loa = load i8* %fragment_color_V_add_1, align 1" [../c_src/sdsoc/rendering.cpp:571]   --->   Operation 226 'load' 'fragment_color_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_29 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %fragment_y_V_load, i32 7)" [../c_src/sdsoc/rendering.cpp:572]   --->   Operation 227 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 228 [1/1] (0.00ns)   --->   "br i1 %tmp_21, label %6, label %7" [../c_src/sdsoc/rendering.cpp:572]   --->   Operation 228 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 8> <Delay = 4.36>
ST_30 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [../c_src/sdsoc/rendering.cpp:565]   --->   Operation 229 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../c_src/sdsoc/rendering.cpp:566]   --->   Operation 230 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 231 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %fragment_color_V_loa, i8 %fragment_z_V_load, i8 %fragment_y_V_load, i8 %fragment_x_V_1_load)" [../c_src/sdsoc/rendering.cpp:571]   --->   Operation 231 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 232 [1/1] (0.00ns)   --->   "%rasterization2_m_out_8 = load i32* %rasterization2_m_out_10" [../c_src/sdsoc/rendering.cpp:582]   --->   Operation 232 'load' 'rasterization2_m_out_8' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_30 : Operation 233 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_2_V_V, i32 %p_Result_s)" [../c_src/sdsoc/rendering.cpp:580]   --->   Operation 233 'write' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_30 : Operation 234 [1/1] (2.55ns)   --->   "%tmp_11 = add nsw i32 %rasterization2_m_out_8, 1" [../c_src/sdsoc/rendering.cpp:582]   --->   Operation 234 'add' 'tmp_11' <Predicate = (!tmp_21)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 235 [1/1] (1.81ns)   --->   "store i32 %tmp_11, i32* @rasterization2_m_out_3, align 4" [../c_src/sdsoc/rendering.cpp:582]   --->   Operation 235 'store' <Predicate = (!tmp_21)> <Delay = 1.81>
ST_30 : Operation 236 [1/1] (1.76ns)   --->   "store i32 %tmp_11, i32* %rasterization2_m_out_10" [../c_src/sdsoc/rendering.cpp:582]   --->   Operation 236 'store' <Predicate = (!tmp_21)> <Delay = 1.76>
ST_30 : Operation 237 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 237 'br' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_30 : Operation 238 [1/1] (0.00ns)   --->   "%rasterization2_m_out_7 = load i32* %rasterization2_m_out_9" [../c_src/sdsoc/rendering.cpp:575]   --->   Operation 238 'load' 'rasterization2_m_out_7' <Predicate = (tmp_21)> <Delay = 0.00>
ST_30 : Operation 239 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %p_Result_s)" [../c_src/sdsoc/rendering.cpp:573]   --->   Operation 239 'write' <Predicate = (tmp_21)> <Delay = 0.00>
ST_30 : Operation 240 [1/1] (2.55ns)   --->   "%tmp_10 = add nsw i32 %rasterization2_m_out_7, 1" [../c_src/sdsoc/rendering.cpp:575]   --->   Operation 240 'add' 'tmp_10' <Predicate = (tmp_21)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 241 [1/1] (1.81ns)   --->   "store i32 %tmp_10, i32* @rasterization2_m_out_1, align 4" [../c_src/sdsoc/rendering.cpp:575]   --->   Operation 241 'store' <Predicate = (tmp_21)> <Delay = 1.81>
ST_30 : Operation 242 [1/1] (1.76ns)   --->   "store i32 %tmp_10, i32* %rasterization2_m_out_9" [../c_src/sdsoc/rendering.cpp:575]   --->   Operation 242 'store' <Predicate = (tmp_21)> <Delay = 1.76>
ST_30 : Operation 243 [1/1] (0.00ns)   --->   "br label %8" [../c_src/sdsoc/rendering.cpp:577]   --->   Operation 243 'br' <Predicate = (tmp_21)> <Delay = 0.00>
ST_30 : Operation 244 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_s)" [../c_src/sdsoc/rendering.cpp:585]   --->   Operation 244 'specregionend' 'empty_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 245 [1/1] (0.00ns)   --->   "br label %4" [../c_src/sdsoc/rendering.cpp:565]   --->   Operation 245 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 31 <SV = 7> <Delay = 0.00>
ST_31 : Operation 246 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 246 'br' <Predicate = (tmp_8)> <Delay = 0.00>
ST_31 : Operation 247 [1/1] (0.00ns)   --->   "ret void" [../c_src/sdsoc/rendering.cpp:588]   --->   Operation 247 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.959ns
The critical path consists of the following:
	wire read on port 'Input_1_V_V' (../c_src/sdsoc/rendering.cpp:502) [14]  (0 ns)
	'icmp' operation ('tmp_8', ../c_src/sdsoc/rendering.cpp:528) [33]  (0.959 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 4.37ns
The critical path consists of the following:
	'load' operation ('rasterization2_m_out_5', ../c_src/sdsoc/rendering.cpp:533) on static variable 'rasterization2_m_out_1' [34]  (0 ns)
	'add' operation ('tmp_2', ../c_src/sdsoc/rendering.cpp:533) [40]  (2.55 ns)
	'store' operation (../c_src/sdsoc/rendering.cpp:533) of variable 'tmp_2', ../c_src/sdsoc/rendering.cpp:533 on static variable 'rasterization2_m_out_1' [41]  (1.81 ns)

 <State 5>: 3.87ns
The critical path consists of the following:
	'phi' operation ('k.V') with incoming values : ('k.V', ../c_src/sdsoc/rendering.cpp:541) [73]  (0 ns)
	'urem' operation ('tmp_1', ../c_src/sdsoc/rendering.cpp:544) [81]  (3.87 ns)

 <State 6>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_1', ../c_src/sdsoc/rendering.cpp:544) [81]  (3.87 ns)

 <State 7>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_1', ../c_src/sdsoc/rendering.cpp:544) [81]  (3.87 ns)

 <State 8>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_1', ../c_src/sdsoc/rendering.cpp:544) [81]  (3.87 ns)

 <State 9>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_1', ../c_src/sdsoc/rendering.cpp:544) [81]  (3.87 ns)

 <State 10>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_1', ../c_src/sdsoc/rendering.cpp:544) [81]  (3.87 ns)

 <State 11>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_1', ../c_src/sdsoc/rendering.cpp:544) [81]  (3.87 ns)

 <State 12>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_1', ../c_src/sdsoc/rendering.cpp:544) [81]  (3.87 ns)

 <State 13>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_1', ../c_src/sdsoc/rendering.cpp:544) [81]  (3.87 ns)

 <State 14>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_1', ../c_src/sdsoc/rendering.cpp:544) [81]  (3.87 ns)

 <State 15>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_1', ../c_src/sdsoc/rendering.cpp:544) [81]  (3.87 ns)

 <State 16>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_1', ../c_src/sdsoc/rendering.cpp:544) [81]  (3.87 ns)

 <State 17>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_1', ../c_src/sdsoc/rendering.cpp:544) [81]  (3.87 ns)

 <State 18>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_1', ../c_src/sdsoc/rendering.cpp:544) [81]  (3.87 ns)

 <State 19>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_1', ../c_src/sdsoc/rendering.cpp:544) [81]  (3.87 ns)

 <State 20>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_1', ../c_src/sdsoc/rendering.cpp:544) [81]  (3.87 ns)

 <State 21>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_1', ../c_src/sdsoc/rendering.cpp:544) [81]  (3.87 ns)

 <State 22>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_1', ../c_src/sdsoc/rendering.cpp:544) [81]  (3.87 ns)

 <State 23>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_1', ../c_src/sdsoc/rendering.cpp:544) [81]  (3.87 ns)

 <State 24>: 5.78ns
The critical path consists of the following:
	'urem' operation ('tmp_1', ../c_src/sdsoc/rendering.cpp:544) [81]  (3.87 ns)
	'add' operation ('x.V', ../c_src/sdsoc/rendering.cpp:544) [83]  (1.92 ns)

 <State 25>: 6.38ns
The critical path consists of the following:
	'sub' operation ('r.V', ../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547) [92]  (0 ns)
	'mul' operation ('r.V', ../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547) [94]  (6.38 ns)

 <State 26>: 7.39ns
The critical path consists of the following:
	'sub' operation ('r.V', ../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547) [103]  (0 ns)
	'mul' operation ('r.V', ../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547) [105]  (3.36 ns)
	'sub' operation ('r.V', ../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547) [109]  (3.02 ns)
	'or' operation ('tmp_i', ../c_src/sdsoc/rendering.cpp:84->../c_src/sdsoc/rendering.cpp:547) [111]  (1.01 ns)

 <State 27>: 4.37ns
The critical path consists of the following:
	'add' operation ('tmp_4', ../c_src/sdsoc/rendering.cpp:562) [149]  (2.55 ns)
	'store' operation (../c_src/sdsoc/rendering.cpp:562) of variable 'tmp_4', ../c_src/sdsoc/rendering.cpp:562 on static variable 'rasterization2_m_out_1' [150]  (1.81 ns)

 <State 28>: 3.44ns
The critical path consists of the following:
	'icmp' operation ('exitcond', ../c_src/sdsoc/rendering.cpp:565) [159]  (2.43 ns)
	blocking operation 1.01 ns on control path)

 <State 29>: 3.25ns
The critical path consists of the following:
	'load' operation ('fragment_x_V_1_load', ../c_src/sdsoc/rendering.cpp:567) on array 'fragment_x_V_1' [168]  (3.25 ns)

 <State 30>: 4.37ns
The critical path consists of the following:
	'load' operation ('rasterization2_m_out_8', ../c_src/sdsoc/rendering.cpp:582) on local variable 'rasterization2_m_out_10' [179]  (0 ns)
	'add' operation ('tmp_11', ../c_src/sdsoc/rendering.cpp:582) [181]  (2.55 ns)
	'store' operation (../c_src/sdsoc/rendering.cpp:582) of variable 'tmp_11', ../c_src/sdsoc/rendering.cpp:582 on static variable 'rasterization2_m_out_3' [182]  (1.81 ns)

 <State 31>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
