Simulator report for AA2380-MAXV_TSTQ9
Thu Apr 17 15:43:31 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------+
; Simulator Summary                           ;
+-----------------------------+---------------+
; Type                        ; Value         ;
+-----------------------------+---------------+
; Simulation Start Time       ; 0 ps          ;
; Simulation End Time         ; 10.0 us       ;
; Simulation Netlist Size     ; 151 nodes     ;
; Simulation Coverage         ;      71.52 %  ;
; Total Number of Transitions ; 17262         ;
; Simulation Breakpoints      ; 0             ;
; Family                      ; MAX II        ;
; Device                      ; EPM2210F324C3 ;
+-----------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                     ;
+--------------------------------------------------------------------------------------------+---------------------------+---------------+
; Option                                                                                     ; Setting                   ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------------------+---------------+
; Simulation mode                                                                            ; Timing                    ; Timing        ;
; Start time                                                                                 ; 0 ns                      ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                      ;               ;
; Vector input source                                                                        ; TEST_ReadADCfullspeed.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; Off                       ; On            ;
; Check outputs                                                                              ; Off                       ; Off           ;
; Report simulation coverage                                                                 ; On                        ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                        ; On            ;
; Display missing 1-value coverage report                                                    ; On                        ; On            ;
; Display missing 0-value coverage report                                                    ; On                        ; On            ;
; Detect setup and hold time violations                                                      ; Off                       ; Off           ;
; Detect glitches                                                                            ; Off                       ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                       ; Off           ;
; Generate Signal Activity File                                                              ; Off                       ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                       ; Off           ;
; Group bus channels in simulation results                                                   ; Off                       ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                        ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                       ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On                        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                      ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      71.52 % ;
; Total nodes checked                                 ; 151          ;
; Total output ports checked                          ; 165          ;
; Total output ports with complete 1/0-value coverage ; 118          ;
; Total output ports with no 1/0-value coverage       ; 33           ;
; Total output ports with no 1-value coverage         ; 33           ;
; Total output ports with no 0-value coverage         ; 47           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                  ;
+----------------------------------------------------------------+--------------------------------------------------------------------------+------------------+
; Node Name                                                      ; Output Port Name                                                         ; Output Port Type ;
+----------------------------------------------------------------+--------------------------------------------------------------------------+------------------+
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|BUSY_on            ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|BUSY_on                      ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[23]         ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[23]                   ; regout           ;
; |TEST_ReadADCfullspeed|inst4                                   ; |TEST_ReadADCfullspeed|inst5                                             ; combout          ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[23]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[23]               ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[20]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[20]               ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[19]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[19]               ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[18]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[18]               ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[15]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[15]               ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[12]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[12]               ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[11]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[11]               ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[10]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[10]               ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[9]      ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[9]                ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[8]      ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[8]                ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[6]      ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[6]                ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[3]      ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[3]                ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[2]      ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[2]                ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[0]      ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[0]                ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CLKFSd2       ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CLKFS_Pulse             ; combout          ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_end           ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_end                     ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|T_CNVen_SCK   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|SCKL                    ; combout          ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[22]         ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[22]                   ; regout           ;
; |TEST_ReadADCfullspeed|inst3                                   ; |TEST_ReadADCfullspeed|inst3                                             ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[2]      ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[2]~1              ; cout             ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[0]      ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[0]~3              ; cout0            ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[0]      ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[0]~3COUT1_18      ; cout1            ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[1]      ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[1]~5              ; cout0            ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[1]      ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[1]~5COUT1_20      ; cout1            ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_end~0         ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_end~0                   ; combout          ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[5]      ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[5]                ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[3]      ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[3]                ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[3]      ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[3]~9COUT1_22      ; cout1            ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[4]      ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[4]                ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[4]      ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[4]~11COUT1_24     ; cout1            ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVen_SCK     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVen_SCK               ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[21]         ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[21]                   ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|TCLK23[3]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|TCLK23[3]~1             ; cout0            ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|TCLK23[3]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|TCLK23[3]~1COUT1_18     ; cout1            ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|TCLK23[1]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|TCLK23[1]~3             ; cout0            ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|TCLK23[1]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|TCLK23[1]~3COUT1_14     ; cout1            ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|TCLK23[2]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|TCLK23[2]~5             ; cout0            ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|TCLK23[2]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|TCLK23[2]~5COUT1_16     ; cout1            ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|Mux0~0        ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|Mux0~0                  ; combout          ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|TCLK23[0]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|TCLK23[0]               ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|TCLK23[4]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|TCLK23[4]               ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|Mux1~0        ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|Mux1~0                  ; combout          ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|Mux2~0        ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|Mux2~0                  ; combout          ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|Mux3~0        ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|Mux3~0                  ; combout          ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|Mux4~0        ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|Mux4~0                  ; combout          ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|Mux5~0        ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|Mux5~0                  ; combout          ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|Mux6~0        ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|Mux6~0                  ; combout          ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|Mux7~0        ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|Mux7~0                  ; combout          ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[15]~0 ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[15]~0           ; combout          ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[15]~1 ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[15]~1           ; combout          ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[14]~3 ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[14]~3           ; combout          ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[14]~4 ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[14]~4           ; combout          ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[13]~6 ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[13]~6           ; combout          ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[11]~9 ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[11]~9           ; combout          ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[9]~12 ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[9]~12           ; combout          ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[8]~14 ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[8]~14           ; combout          ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[7]~16 ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[7]~16           ; combout          ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[6]~18 ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[6]~18           ; combout          ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[6]~19 ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[6]~19           ; combout          ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[4] ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[4]           ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[4] ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[4]~3         ; cout0            ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[4] ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[4]~3COUT1_23 ; cout1            ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[3] ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[3]           ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[3] ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[3]~5         ; cout0            ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[3] ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[3]~5COUT1_21 ; cout1            ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[1] ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[1]~7         ; cout0            ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[1] ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[1]~7COUT1_17 ; cout1            ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[2] ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[2]~9         ; cout0            ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[2] ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[2]~9COUT1_19 ; cout1            ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|ADC_clocks~0  ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|ADC_clocks~0            ; combout          ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[20]         ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[20]                   ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|LessThan2~0   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|LessThan2~0             ; combout          ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|LessThan0~0   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|LessThan0~0             ; combout          ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[19]         ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[19]                   ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[18]         ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[18]                   ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[17]         ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[17]                   ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[16]         ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[16]                   ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[15]         ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[15]                   ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[14]         ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[14]                   ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[13]         ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[13]                   ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[12]         ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[12]                   ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[11]         ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[11]                   ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[10]         ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[10]                   ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[9]          ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[9]                    ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[8]          ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[8]                    ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[7]          ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[7]                    ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[6]          ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[6]                    ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[5]          ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[5]                    ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[4]          ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[4]                    ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[3]          ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[3]                    ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[2]          ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[2]                    ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[1]          ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[1]                    ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[0]          ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[0]                    ; regout           ;
; |TEST_ReadADCfullspeed|CLKFS                                   ; |TEST_ReadADCfullspeed|CLKFS~corein                                      ; combout          ;
; |TEST_ReadADCfullspeed|MCLK                                    ; |TEST_ReadADCfullspeed|MCLK~corein                                       ; combout          ;
; |TEST_ReadADCfullspeed|CLEAR                                   ; |TEST_ReadADCfullspeed|CLEAR~corein                                      ; combout          ;
; |TEST_ReadADCfullspeed|nCNVL                                   ; |TEST_ReadADCfullspeed|nCNVL                                             ; padio            ;
; |TEST_ReadADCfullspeed|BUSYL                                   ; |TEST_ReadADCfullspeed|BUSYL                                             ; padio            ;
; |TEST_ReadADCfullspeed|SCKL                                    ; |TEST_ReadADCfullspeed|SCKL                                              ; padio            ;
; |TEST_ReadADCfullspeed|SDOL                                    ; |TEST_ReadADCfullspeed|SDOL                                              ; padio            ;
; |TEST_ReadADCfullspeed|data_latch                              ; |TEST_ReadADCfullspeed|data_latch                                        ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[23]                                ; |TEST_ReadADCfullspeed|DOUT[23]                                          ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[20]                                ; |TEST_ReadADCfullspeed|DOUT[20]                                          ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[19]                                ; |TEST_ReadADCfullspeed|DOUT[19]                                          ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[18]                                ; |TEST_ReadADCfullspeed|DOUT[18]                                          ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[15]                                ; |TEST_ReadADCfullspeed|DOUT[15]                                          ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[12]                                ; |TEST_ReadADCfullspeed|DOUT[12]                                          ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[11]                                ; |TEST_ReadADCfullspeed|DOUT[11]                                          ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[10]                                ; |TEST_ReadADCfullspeed|DOUT[10]                                          ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[9]                                 ; |TEST_ReadADCfullspeed|DOUT[9]                                           ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[8]                                 ; |TEST_ReadADCfullspeed|DOUT[8]                                           ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[6]                                 ; |TEST_ReadADCfullspeed|DOUT[6]                                           ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[3]                                 ; |TEST_ReadADCfullspeed|DOUT[3]                                           ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[2]                                 ; |TEST_ReadADCfullspeed|DOUT[2]                                           ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[0]                                 ; |TEST_ReadADCfullspeed|DOUT[0]                                           ; padio            ;
+----------------------------------------------------------------+--------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; Node Name                                                      ; Output Port Name                                               ; Output Port Type ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[22]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[22]     ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[21]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[21]     ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[17]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[17]     ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[16]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[16]     ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[14]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[14]     ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[13]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[13]     ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[7]      ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[7]      ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[5]      ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[5]      ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[4]      ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[4]      ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[1]      ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[1]      ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[22]   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[22]   ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[21]   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[21]   ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[17]   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[17]   ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[16]   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[16]   ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[14]   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[14]   ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[13]   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[13]   ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[7]    ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[7]    ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[5]    ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[5]    ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[4]    ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[4]    ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[1]    ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[1]    ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[3]      ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[3]~9    ; cout0            ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[4]      ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[4]~11   ; cout0            ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[5] ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[5] ; regout           ;
; |TEST_ReadADCfullspeed|DOUT[22]                                ; |TEST_ReadADCfullspeed|DOUT[22]                                ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[21]                                ; |TEST_ReadADCfullspeed|DOUT[21]                                ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[17]                                ; |TEST_ReadADCfullspeed|DOUT[17]                                ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[16]                                ; |TEST_ReadADCfullspeed|DOUT[16]                                ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[14]                                ; |TEST_ReadADCfullspeed|DOUT[14]                                ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[13]                                ; |TEST_ReadADCfullspeed|DOUT[13]                                ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[7]                                 ; |TEST_ReadADCfullspeed|DOUT[7]                                 ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[5]                                 ; |TEST_ReadADCfullspeed|DOUT[5]                                 ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[4]                                 ; |TEST_ReadADCfullspeed|DOUT[4]                                 ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[1]                                 ; |TEST_ReadADCfullspeed|DOUT[1]                                 ; padio            ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; Node Name                                                      ; Output Port Name                                               ; Output Port Type ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[22]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[22]     ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[21]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[21]     ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[17]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[17]     ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[16]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[16]     ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[14]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[14]     ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[13]     ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[13]     ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[7]      ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[7]      ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[5]      ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[5]      ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[4]      ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[4]      ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[1]      ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|DOUTL[1]      ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[23]   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[23]   ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[22]   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[22]   ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[21]   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[21]   ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[20]   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[20]   ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[19]   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[19]   ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[18]   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[18]   ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[17]   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[17]   ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[16]   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[16]   ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[15]   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[15]   ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[14]   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[14]   ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[13]   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[13]   ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[12]   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[12]   ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[11]   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[11]   ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[10]   ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[10]   ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[9]    ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[9]    ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[8]    ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[8]    ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[7]    ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[7]    ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[6]    ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[6]    ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[5]    ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[5]    ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[4]    ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[4]    ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[3]    ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[3]    ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[2]    ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[2]    ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[1]    ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[1]    ; regout           ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[0]    ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|r_DATAL[0]    ; regout           ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[3]      ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[3]~9    ; cout0            ;
; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[4]      ; |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|Busy_count[4]~11   ; cout0            ;
; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[5] ; |TEST_ReadADCfullspeed|F1_ReadADCFullSpeed:inst1|CNVclk_cnt[5] ; regout           ;
; |TEST_ReadADCfullspeed|DOUT[22]                                ; |TEST_ReadADCfullspeed|DOUT[22]                                ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[21]                                ; |TEST_ReadADCfullspeed|DOUT[21]                                ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[17]                                ; |TEST_ReadADCfullspeed|DOUT[17]                                ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[16]                                ; |TEST_ReadADCfullspeed|DOUT[16]                                ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[14]                                ; |TEST_ReadADCfullspeed|DOUT[14]                                ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[13]                                ; |TEST_ReadADCfullspeed|DOUT[13]                                ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[7]                                 ; |TEST_ReadADCfullspeed|DOUT[7]                                 ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[5]                                 ; |TEST_ReadADCfullspeed|DOUT[5]                                 ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[4]                                 ; |TEST_ReadADCfullspeed|DOUT[4]                                 ; padio            ;
; |TEST_ReadADCfullspeed|DOUT[1]                                 ; |TEST_ReadADCfullspeed|DOUT[1]                                 ; padio            ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 17 15:43:31 2025
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9
Info: Using vector source file "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_ReadADCfullspeed.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of TEST_ReadADCfullspeed.vwf called AA2380-MAXV_TSTQ9.sim_ori.vwf has been created in the db folder
Info: Inverted registers were found during simulation
    Info: Register: |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[23]
    Info: Register: |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[20]
    Info: Register: |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[19]
    Info: Register: |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[18]
    Info: Register: |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[15]
    Info: Register: |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[12]
    Info: Register: |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[11]
    Info: Register: |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[10]
    Info: Register: |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[9]
    Info: Register: |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[8]
    Info: Register: |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[6]
    Info: Register: |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[3]
    Info: Register: |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[2]
    Info: Register: |TEST_ReadADCfullspeed|F20_EmulateADC:inst9|SRDATA[0]
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      71.52 %
Info: Number of transitions in simulation is 17262
Info: Vector file TEST_ReadADCfullspeed.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 156 megabytes
    Info: Processing ended: Thu Apr 17 15:43:31 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


