// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module udp_stripIpHeader (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        inputPathInData_V_data_V_dout,
        inputPathInData_V_data_V_empty_n,
        inputPathInData_V_data_V_read,
        inputPathInData_V_keep_V_dout,
        inputPathInData_V_keep_V_empty_n,
        inputPathInData_V_keep_V_read,
        inputPathInData_V_last_V_dout,
        inputPathInData_V_last_V_empty_n,
        inputPathInData_V_last_V_read,
        strip2inputPath_IPheader_V_dat_din,
        strip2inputPath_IPheader_V_dat_full_n,
        strip2inputPath_IPheader_V_dat_write,
        strip2inputPath_IPheader_V_kee_din,
        strip2inputPath_IPheader_V_kee_full_n,
        strip2inputPath_IPheader_V_kee_write,
        strip2inputPath_IPheader_V_las_din,
        strip2inputPath_IPheader_V_las_full_n,
        strip2inputPath_IPheader_V_las_write,
        strip2inputPath_IP_V_sourceIP_s_din,
        strip2inputPath_IP_V_sourceIP_s_full_n,
        strip2inputPath_IP_V_sourceIP_s_write,
        strip2inputPath_IP_V_destinati_din,
        strip2inputPath_IP_V_destinati_full_n,
        strip2inputPath_IP_V_destinati_write,
        strip2rxChecksum_V_data_V_din,
        strip2rxChecksum_V_data_V_full_n,
        strip2rxChecksum_V_data_V_write,
        strip2rxChecksum_V_keep_V_din,
        strip2rxChecksum_V_keep_V_full_n,
        strip2rxChecksum_V_keep_V_write,
        strip2rxChecksum_V_last_V_din,
        strip2rxChecksum_V_last_V_full_n,
        strip2rxChecksum_V_last_V_write,
        strip2inputPath_data_V_data_V_din,
        strip2inputPath_data_V_data_V_full_n,
        strip2inputPath_data_V_data_V_write,
        strip2inputPath_data_V_keep_V_din,
        strip2inputPath_data_V_keep_V_full_n,
        strip2inputPath_data_V_keep_V_write,
        strip2inputPath_data_V_last_V_din,
        strip2inputPath_data_V_last_V_full_n,
        strip2inputPath_data_V_last_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv4_A = 4'b1010;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv4_7 = 4'b111;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv8_F = 8'b1111;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv4_E = 4'b1110;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv64_FFFFFFFFFFFFFFFF = 64'b1111111111111111111111111111111111111111111111111111111111111111;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv16_1100 = 16'b1000100000000;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] inputPathInData_V_data_V_dout;
input   inputPathInData_V_data_V_empty_n;
output   inputPathInData_V_data_V_read;
input  [7:0] inputPathInData_V_keep_V_dout;
input   inputPathInData_V_keep_V_empty_n;
output   inputPathInData_V_keep_V_read;
input  [0:0] inputPathInData_V_last_V_dout;
input   inputPathInData_V_last_V_empty_n;
output   inputPathInData_V_last_V_read;
output  [63:0] strip2inputPath_IPheader_V_dat_din;
input   strip2inputPath_IPheader_V_dat_full_n;
output   strip2inputPath_IPheader_V_dat_write;
output  [7:0] strip2inputPath_IPheader_V_kee_din;
input   strip2inputPath_IPheader_V_kee_full_n;
output   strip2inputPath_IPheader_V_kee_write;
output  [0:0] strip2inputPath_IPheader_V_las_din;
input   strip2inputPath_IPheader_V_las_full_n;
output   strip2inputPath_IPheader_V_las_write;
output  [31:0] strip2inputPath_IP_V_sourceIP_s_din;
input   strip2inputPath_IP_V_sourceIP_s_full_n;
output   strip2inputPath_IP_V_sourceIP_s_write;
output  [31:0] strip2inputPath_IP_V_destinati_din;
input   strip2inputPath_IP_V_destinati_full_n;
output   strip2inputPath_IP_V_destinati_write;
output  [63:0] strip2rxChecksum_V_data_V_din;
input   strip2rxChecksum_V_data_V_full_n;
output   strip2rxChecksum_V_data_V_write;
output  [7:0] strip2rxChecksum_V_keep_V_din;
input   strip2rxChecksum_V_keep_V_full_n;
output   strip2rxChecksum_V_keep_V_write;
output  [0:0] strip2rxChecksum_V_last_V_din;
input   strip2rxChecksum_V_last_V_full_n;
output   strip2rxChecksum_V_last_V_write;
output  [63:0] strip2inputPath_data_V_data_V_din;
input   strip2inputPath_data_V_data_V_full_n;
output   strip2inputPath_data_V_data_V_write;
output  [7:0] strip2inputPath_data_V_keep_V_din;
input   strip2inputPath_data_V_keep_V_full_n;
output   strip2inputPath_data_V_keep_V_write;
output  [0:0] strip2inputPath_data_V_last_V_din;
input   strip2inputPath_data_V_last_V_full_n;
output   strip2inputPath_data_V_last_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[63:0] strip2inputPath_IPheader_V_dat_din;
reg[7:0] strip2inputPath_IPheader_V_kee_din;
reg[0:0] strip2inputPath_IPheader_V_las_din;
reg[31:0] strip2inputPath_IP_V_destinati_din;
reg[63:0] strip2rxChecksum_V_data_V_din;
reg[7:0] strip2rxChecksum_V_keep_V_din;
reg[0:0] strip2rxChecksum_V_last_V_din;
reg[63:0] strip2inputPath_data_V_data_V_din;
reg[7:0] strip2inputPath_data_V_keep_V_din;
reg[0:0] strip2inputPath_data_V_last_V_din;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_20;
reg   [3:0] stripState = 4'b0000;
reg   [3:0] bitCounter_V = 4'b0000;
reg   [2:0] ipHdrWordCount_V = 3'b000;
reg   [63:0] outputWord_data_V = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [7:0] outputWord_keep_V = 8'b00000000;
reg   [0:0] outputWord_last_V = 1'b0;
reg   [3:0] ipHeaderLength_V = 4'b0000;
reg   [15:0] udpLength_V = 16'b0000000000000000;
reg   [31:0] stripIpTuple_sourceIP_V = 32'b00000000000000000000000000000000;
reg   [0:0] tmp_last_V_9_phi_fu_379_p4;
wire    strip2rxChecksum_V_data_V1_status;
wire   [0:0] grp_nbwritereq_fu_252_p5;
wire   [0:0] grp_nbwritereq_fu_278_p5;
wire    strip2inputPath_data_V_data_V1_status;
wire   [0:0] grp_nbreadreq_fu_304_p5;
wire    inputPathInData_V_data_V0_status;
wire   [0:0] grp_nbwritereq_fu_329_p4;
wire    strip2inputPath_IP_V_destinati1_status;
wire   [0:0] grp_fu_541_p2;
wire    strip2inputPath_IPheader_V_dat1_status;
wire   [0:0] grp_nbwritereq_fu_364_p5;
reg    ap_sig_bdd_237;
wire   [0:0] grp_fu_435_p1;
wire   [0:0] grp_fu_525_p2;
reg   [3:0] storemerge7_phi_fu_390_p4;
reg    strip2rxChecksum_V_data_V1_update;
wire   [63:0] p_Result_26_fu_696_p1;
wire   [63:0] p_Result_25_fu_752_p2;
wire   [63:0] p_Result_21_fu_805_p2;
wire   [63:0] p_Result_17_fu_988_p3;
wire   [63:0] p_Result_14_fu_1015_p5;
wire   [63:0] p_Result_13_fu_1190_p5;
wire   [63:0] p_Result_11_fu_1234_p6;
wire   [63:0] p_Result_s_fu_1289_p6;
wire   [7:0] p_Result_27_fu_701_p1;
reg    strip2inputPath_data_V_data_V1_update;
wire   [63:0] p_Result_22_fu_812_p1;
wire   [63:0] p_Result_18_fu_826_p3;
wire   [63:0] p_Result_15_fu_1032_p3;
wire   [7:0] p_Result_23_fu_817_p1;
wire   [7:0] p_Result_19_fu_839_p3;
wire   [7:0] p_Result_16_fu_1045_p3;
reg    inputPathInData_V_data_V0_update;
reg    strip2inputPath_IP_V_destinati1_update;
wire   [31:0] tmp_destinationIP_V_1_fu_1213_p5;
wire   [31:0] tmp_destinationIP_V_fu_1268_p5;
reg    strip2inputPath_IPheader_V_dat1_update;
wire   [63:0] p_Result_12_fu_1253_p1;
wire   [3:0] p_s_fu_970_p3;
wire   [3:0] storemerge8_fu_997_p3;
wire   [0:0] tmp_39_fu_1316_p2;
wire   [0:0] grp_fu_614_p2;
wire   [0:0] grp_fu_630_p2;
wire   [3:0] agg_result_V_0_tmp_2_7_i1_fu_956_p3;
wire   [3:0] agg_result_V_0_tmp_2_7_i_fu_1162_p3;
wire   [2:0] tmp_38_fu_1304_p2;
wire   [3:0] grp_fu_603_p2;
wire   [3:0] tmp_50_fu_1412_p1;
wire   [15:0] tmp_22_fu_1434_p2;
wire   [31:0] tmp_i_fu_1368_p5;
wire   [3:0] grp_fu_515_p4;
wire   [1:0] grp_fu_620_p4;
wire   [31:0] grp_fu_399_p4;
wire   [3:0] grp_fu_408_p4;
wire   [6:0] tmp_s_fu_706_p3;
wire   [6:0] tmp_34_fu_714_p2;
wire   [63:0] tmp_43_fu_720_p1;
wire   [63:0] tmp_44_fu_724_p2;
wire   [6:0] tmp_46_fu_736_p2;
wire   [63:0] tmp_47_fu_742_p1;
wire   [63:0] p_Result_24_fu_730_p2;
wire   [63:0] tmp_48_fu_746_p2;
wire   [6:0] tmp_31_fu_759_p3;
wire   [6:0] tmp_51_fu_767_p2;
wire   [63:0] tmp_52_fu_773_p1;
wire   [63:0] tmp_53_fu_777_p2;
wire   [6:0] tmp_55_fu_789_p2;
wire   [63:0] tmp_56_fu_795_p1;
wire   [63:0] p_Result_20_fu_783_p2;
wire   [63:0] tmp_57_fu_799_p2;
wire   [31:0] tmp_66_fu_822_p1;
wire   [3:0] tmp_67_fu_835_p1;
wire   [0:0] tmp_83_fu_848_p1;
wire   [0:0] grp_fu_459_p3;
wire   [1:0] tmp_2_1_i1_fu_856_p3;
wire   [1:0] agg_result_V_buf_0_tmp_2_i63_c_fu_852_p1;
wire   [1:0] agg_result_V_buf_0_tmp_2_1_i1_fu_864_p3;
wire   [0:0] grp_fu_467_p3;
wire   [1:0] tmp_2_2_i1_fu_872_p2;
wire   [1:0] agg_result_V_buf_0_tmp_2_2_i1_fu_878_p3;
wire   [2:0] agg_result_V_buf_0_tmp_2_2_i2_fu_886_p1;
wire   [0:0] grp_fu_475_p3;
wire   [2:0] tmp_2_3_i1_fu_890_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_3_i1_fu_896_p3;
wire   [0:0] grp_fu_483_p3;
wire   [2:0] tmp_2_4_i1_fu_904_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_4_i1_fu_910_p3;
wire   [0:0] grp_fu_491_p3;
wire   [2:0] tmp_2_5_i1_fu_918_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_5_i1_fu_924_p3;
wire   [0:0] grp_fu_499_p3;
wire   [2:0] tmp_2_6_i1_fu_932_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_6_i1_fu_938_p3;
wire   [3:0] agg_result_V_buf_0_tmp_2_6_i2_fu_946_p1;
wire   [0:0] grp_fu_507_p3;
wire   [3:0] tmp_2_7_i1_fu_950_p2;
wire   [31:0] tmp_65_fu_984_p1;
wire   [7:0] tmp_62_fu_1011_p1;
wire   [7:0] grp_fu_532_p4;
wire   [31:0] tmp_63_fu_1028_p1;
wire   [3:0] tmp_64_fu_1041_p1;
wire   [0:0] tmp_75_fu_1054_p1;
wire   [1:0] tmp_2_1_i_fu_1062_p3;
wire   [1:0] agg_result_V_buf_0_tmp_2_i_cas_fu_1058_p1;
wire   [1:0] agg_result_V_buf_0_tmp_2_1_i_fu_1070_p3;
wire   [1:0] tmp_2_2_i_fu_1078_p2;
wire   [1:0] agg_result_V_buf_0_tmp_2_2_i_fu_1084_p3;
wire   [2:0] agg_result_V_buf_0_tmp_2_2_i_c_fu_1092_p1;
wire   [2:0] tmp_2_3_i_fu_1096_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_3_i_fu_1102_p3;
wire   [2:0] tmp_2_4_i_fu_1110_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_4_i_fu_1116_p3;
wire   [2:0] tmp_2_5_i_fu_1124_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_5_i_fu_1130_p3;
wire   [2:0] tmp_2_6_i_fu_1138_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_6_i_fu_1144_p3;
wire   [3:0] agg_result_V_buf_0_tmp_2_6_i_c_fu_1152_p1;
wire   [3:0] tmp_2_7_i_fu_1156_p2;
wire   [31:0] tmp_61_fu_1186_p1;
wire   [7:0] tmp_60_fu_1182_p1;
wire   [7:0] tmp_71_fu_1209_p1;
wire   [7:0] grp_fu_566_p4;
wire   [7:0] grp_fu_556_p4;
wire   [7:0] grp_fu_546_p4;
wire   [31:0] tmp_73_fu_1230_p1;
wire   [7:0] tmp_72_fu_1226_p1;
wire   [7:0] grp_fu_594_p4;
wire   [7:0] grp_fu_585_p4;
wire   [7:0] grp_fu_576_p4;
wire   [31:0] tmp_74_fu_1249_p1;
wire   [7:0] tmp_68_fu_1264_p1;
wire   [31:0] tmp_70_fu_1285_p1;
wire   [7:0] tmp_69_fu_1281_p1;
wire   [7:0] p_Result_6_i_fu_1358_p4;
wire   [7:0] p_Result_4_i_fu_1348_p4;
wire   [7:0] p_Result_2_i_fu_1338_p4;
wire   [7:0] p_Result_i_fu_1328_p4;
wire   [5:0] tmp_21_fu_1422_p3;
wire   [15:0] tmp_20_fu_1404_p3;
wire   [15:0] tmp_24_cast_fu_1430_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_bdd_982;
reg    ap_sig_bdd_985;
reg    ap_sig_bdd_987;
reg    ap_sig_bdd_979;
reg    ap_sig_bdd_992;
reg    ap_sig_bdd_991;
reg    ap_sig_bdd_410;
reg    ap_sig_bdd_1002;
reg    ap_sig_bdd_1004;
reg    ap_sig_bdd_1001;
reg    ap_sig_bdd_109;
reg    ap_sig_bdd_113;
reg    ap_sig_bdd_121;
reg    ap_sig_bdd_133;
reg    ap_sig_bdd_143;
reg    ap_sig_bdd_151;
reg    ap_sig_bdd_159;
reg    ap_sig_bdd_177;
reg    ap_sig_bdd_192;
reg    ap_sig_bdd_240;
reg    ap_sig_bdd_406;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_237)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_979) begin
        if (ap_sig_bdd_987) begin
            bitCounter_V <= ap_const_lv4_0;
        end else if (ap_sig_bdd_985) begin
            bitCounter_V <= agg_result_V_0_tmp_2_7_i_fu_1162_p3;
        end else if (ap_sig_bdd_982) begin
            bitCounter_V <= agg_result_V_0_tmp_2_7_i1_fu_956_p3;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_991) begin
        if ((ap_const_lv4_0 == stripState)) begin
            ipHdrWordCount_V <= ap_const_lv3_0;
        end else if ((stripState == ap_const_lv4_1)) begin
            ipHdrWordCount_V <= ap_const_lv3_1;
        end else if (ap_sig_bdd_992) begin
            ipHdrWordCount_V <= tmp_38_fu_1304_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (ap_const_lv4_0 == stripState) & ~ap_sig_bdd_237)) begin
        ipHeaderLength_V <= tmp_50_fu_1412_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & (stripState == ap_const_lv4_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (stripState == ap_const_lv4_1) & ~ap_sig_bdd_237))) begin
        ipHeaderLength_V <= grp_fu_603_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (ap_const_lv4_0 == stripState) & ~ap_sig_bdd_237)) begin
        stripState <= ap_const_lv4_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & (stripState == ap_const_lv4_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & ~ap_sig_bdd_237 & ~(ap_const_lv1_0 == tmp_39_fu_1316_p2))) begin
        stripState <= ap_const_lv4_5;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & (stripState == ap_const_lv4_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & ~ap_sig_bdd_237 & (ap_const_lv1_0 == tmp_39_fu_1316_p2) & ~(ap_const_lv1_0 == grp_fu_614_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (stripState == ap_const_lv4_1) & ~ap_sig_bdd_237 & ~(ap_const_lv1_0 == grp_fu_614_p2)))) begin
        stripState <= ap_const_lv4_3;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & (stripState == ap_const_lv4_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & ~ap_sig_bdd_237 & (ap_const_lv1_0 == tmp_39_fu_1316_p2) & (ap_const_lv1_0 == grp_fu_614_p2) & (ap_const_lv1_0 == grp_fu_630_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (stripState == ap_const_lv4_1) & ~ap_sig_bdd_237 & (ap_const_lv1_0 == grp_fu_614_p2) & (ap_const_lv1_0 == grp_fu_630_p2)))) begin
        stripState <= ap_const_lv4_2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & ~ap_sig_bdd_237)) begin
        stripState <= ap_const_lv4_4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_5) & ~ap_sig_bdd_237)) begin
        stripState <= ap_const_lv4_7;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_4) & ~ap_sig_bdd_237)) begin
        stripState <= storemerge7_phi_fu_390_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_7) & ~ap_sig_bdd_237 & ~(ap_const_lv1_0 == grp_fu_435_p1))) begin
        stripState <= storemerge8_fu_997_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & (stripState == ap_const_lv4_6) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~ap_sig_bdd_237 & ~(ap_const_lv1_0 == grp_fu_435_p1))) begin
        stripState <= p_s_fu_970_p3;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (stripState == ap_const_lv4_A) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & (stripState == ap_const_lv4_9) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & (stripState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~ap_sig_bdd_237))) begin
        stripState <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & (stripState == ap_const_lv4_6) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_7) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_4) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_5) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & (stripState == ap_const_lv4_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (stripState == ap_const_lv4_1) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (ap_const_lv4_0 == stripState) & ~ap_sig_bdd_237))) begin
        outputWord_data_V <= inputPathInData_V_data_V_dout;
        outputWord_keep_V <= inputPathInData_V_keep_V_dout;
        outputWord_last_V <= inputPathInData_V_last_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (stripState == ap_const_lv4_1) & ~ap_sig_bdd_237)) begin
        stripIpTuple_sourceIP_V <= tmp_i_fu_1368_p5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (ap_const_lv4_0 == stripState) & ~ap_sig_bdd_237)) begin
        udpLength_V <= tmp_22_fu_1434_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_237)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_237))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_237)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_237)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// inputPathInData_V_data_V0_update assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or stripState or grp_nbwritereq_fu_252_p5 or grp_nbwritereq_fu_278_p5 or grp_nbreadreq_fu_304_p5 or grp_nbwritereq_fu_329_p4 or grp_nbwritereq_fu_364_p5 or ap_sig_bdd_237)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & (stripState == ap_const_lv4_6) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_7) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_4) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_5) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & (stripState == ap_const_lv4_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (stripState == ap_const_lv4_1) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (ap_const_lv4_0 == stripState) & ~ap_sig_bdd_237))) begin
        inputPathInData_V_data_V0_update = ap_const_logic_1;
    end else begin
        inputPathInData_V_data_V0_update = ap_const_logic_0;
    end
end

/// storemerge7_phi_fu_390_p4 assign process. ///
always @ (grp_fu_435_p1 or ap_sig_bdd_410)
begin
    if (ap_sig_bdd_410) begin
        if ((ap_const_lv1_0 == grp_fu_435_p1)) begin
            storemerge7_phi_fu_390_p4 = ap_const_lv4_6;
        end else if (~(ap_const_lv1_0 == grp_fu_435_p1)) begin
            storemerge7_phi_fu_390_p4 = ap_const_lv4_8;
        end else begin
            storemerge7_phi_fu_390_p4 = 'bx;
        end
    end else begin
        storemerge7_phi_fu_390_p4 = 'bx;
    end
end

/// strip2inputPath_IP_V_destinati1_update assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or stripState or grp_nbwritereq_fu_252_p5 or grp_nbreadreq_fu_304_p5 or grp_nbwritereq_fu_329_p4 or grp_fu_541_p2 or grp_nbwritereq_fu_364_p5 or ap_sig_bdd_237)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & ~(ap_const_lv1_0 == grp_fu_541_p2) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & ~(ap_const_lv1_0 == grp_fu_541_p2) & (stripState == ap_const_lv4_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & ~ap_sig_bdd_237))) begin
        strip2inputPath_IP_V_destinati1_update = ap_const_logic_1;
    end else begin
        strip2inputPath_IP_V_destinati1_update = ap_const_logic_0;
    end
end

/// strip2inputPath_IP_V_destinati_din assign process. ///
always @ (tmp_destinationIP_V_1_fu_1213_p5 or tmp_destinationIP_V_fu_1268_p5 or ap_sig_bdd_1002 or ap_sig_bdd_1004 or ap_sig_bdd_1001)
begin
    if (ap_sig_bdd_1001) begin
        if (ap_sig_bdd_1004) begin
            strip2inputPath_IP_V_destinati_din = tmp_destinationIP_V_fu_1268_p5;
        end else if (ap_sig_bdd_1002) begin
            strip2inputPath_IP_V_destinati_din = tmp_destinationIP_V_1_fu_1213_p5;
        end else begin
            strip2inputPath_IP_V_destinati_din = 'bx;
        end
    end else begin
        strip2inputPath_IP_V_destinati_din = 'bx;
    end
end

/// strip2inputPath_IPheader_V_dat1_update assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or stripState or grp_nbwritereq_fu_252_p5 or grp_nbreadreq_fu_304_p5 or grp_nbwritereq_fu_329_p4 or grp_nbwritereq_fu_364_p5 or ap_sig_bdd_237)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & (stripState == ap_const_lv4_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (stripState == ap_const_lv4_1) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (ap_const_lv4_0 == stripState) & ~ap_sig_bdd_237))) begin
        strip2inputPath_IPheader_V_dat1_update = ap_const_logic_1;
    end else begin
        strip2inputPath_IPheader_V_dat1_update = ap_const_logic_0;
    end
end

/// strip2inputPath_IPheader_V_dat_din assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or inputPathInData_V_data_V_dout or stripState or grp_nbwritereq_fu_252_p5 or grp_nbreadreq_fu_304_p5 or grp_nbwritereq_fu_329_p4 or grp_nbwritereq_fu_364_p5 or ap_sig_bdd_237 or p_Result_12_fu_1253_p1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & (stripState == ap_const_lv4_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (stripState == ap_const_lv4_1) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (ap_const_lv4_0 == stripState) & ~ap_sig_bdd_237))) begin
        strip2inputPath_IPheader_V_dat_din = inputPathInData_V_data_V_dout;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & ~ap_sig_bdd_237)) begin
        strip2inputPath_IPheader_V_dat_din = p_Result_12_fu_1253_p1;
    end else begin
        strip2inputPath_IPheader_V_dat_din = 'bx;
    end
end

/// strip2inputPath_IPheader_V_kee_din assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or inputPathInData_V_keep_V_dout or stripState or grp_nbwritereq_fu_252_p5 or grp_nbreadreq_fu_304_p5 or grp_nbwritereq_fu_329_p4 or grp_nbwritereq_fu_364_p5 or ap_sig_bdd_237)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & (stripState == ap_const_lv4_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (stripState == ap_const_lv4_1) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (ap_const_lv4_0 == stripState) & ~ap_sig_bdd_237))) begin
        strip2inputPath_IPheader_V_kee_din = inputPathInData_V_keep_V_dout;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & ~ap_sig_bdd_237)) begin
        strip2inputPath_IPheader_V_kee_din = ap_const_lv8_F;
    end else begin
        strip2inputPath_IPheader_V_kee_din = 'bx;
    end
end

/// strip2inputPath_IPheader_V_las_din assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or inputPathInData_V_last_V_dout or stripState or grp_nbwritereq_fu_252_p5 or grp_nbreadreq_fu_304_p5 or grp_nbwritereq_fu_329_p4 or grp_nbwritereq_fu_364_p5 or ap_sig_bdd_237)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & (stripState == ap_const_lv4_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (stripState == ap_const_lv4_1) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (ap_const_lv4_0 == stripState) & ~ap_sig_bdd_237))) begin
        strip2inputPath_IPheader_V_las_din = inputPathInData_V_last_V_dout;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & ~ap_sig_bdd_237)) begin
        strip2inputPath_IPheader_V_las_din = ap_const_lv1_1;
    end else begin
        strip2inputPath_IPheader_V_las_din = 'bx;
    end
end

/// strip2inputPath_data_V_data_V1_update assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or stripState or grp_nbwritereq_fu_252_p5 or grp_nbwritereq_fu_278_p5 or grp_nbreadreq_fu_304_p5 or ap_sig_bdd_237)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & (stripState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & (stripState == ap_const_lv4_6) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_7) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_4) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_5) & ~ap_sig_bdd_237))) begin
        strip2inputPath_data_V_data_V1_update = ap_const_logic_1;
    end else begin
        strip2inputPath_data_V_data_V1_update = ap_const_logic_0;
    end
end

/// strip2inputPath_data_V_data_V_din assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or inputPathInData_V_data_V_dout or stripState or grp_nbwritereq_fu_252_p5 or grp_nbwritereq_fu_278_p5 or grp_nbreadreq_fu_304_p5 or ap_sig_bdd_237 or p_Result_22_fu_812_p1 or p_Result_18_fu_826_p3 or p_Result_15_fu_1032_p3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_4) & ~ap_sig_bdd_237)) begin
        strip2inputPath_data_V_data_V_din = p_Result_15_fu_1032_p3;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_7) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_5) & ~ap_sig_bdd_237))) begin
        strip2inputPath_data_V_data_V_din = inputPathInData_V_data_V_dout;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & (stripState == ap_const_lv4_6) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~ap_sig_bdd_237)) begin
        strip2inputPath_data_V_data_V_din = p_Result_18_fu_826_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & (stripState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~ap_sig_bdd_237)) begin
        strip2inputPath_data_V_data_V_din = p_Result_22_fu_812_p1;
    end else begin
        strip2inputPath_data_V_data_V_din = 'bx;
    end
end

/// strip2inputPath_data_V_keep_V_din assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or inputPathInData_V_keep_V_dout or stripState or grp_nbwritereq_fu_252_p5 or grp_nbwritereq_fu_278_p5 or grp_nbreadreq_fu_304_p5 or ap_sig_bdd_237 or p_Result_23_fu_817_p1 or p_Result_19_fu_839_p3 or p_Result_16_fu_1045_p3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_4) & ~ap_sig_bdd_237)) begin
        strip2inputPath_data_V_keep_V_din = p_Result_16_fu_1045_p3;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_7) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_5) & ~ap_sig_bdd_237))) begin
        strip2inputPath_data_V_keep_V_din = inputPathInData_V_keep_V_dout;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & (stripState == ap_const_lv4_6) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~ap_sig_bdd_237)) begin
        strip2inputPath_data_V_keep_V_din = p_Result_19_fu_839_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & (stripState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~ap_sig_bdd_237)) begin
        strip2inputPath_data_V_keep_V_din = p_Result_23_fu_817_p1;
    end else begin
        strip2inputPath_data_V_keep_V_din = 'bx;
    end
end

/// strip2inputPath_data_V_last_V_din assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or inputPathInData_V_last_V_dout or stripState or tmp_last_V_9_phi_fu_379_p4 or grp_nbwritereq_fu_252_p5 or grp_nbwritereq_fu_278_p5 or grp_nbreadreq_fu_304_p5 or ap_sig_bdd_237)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_4) & ~ap_sig_bdd_237)) begin
        strip2inputPath_data_V_last_V_din = ap_const_lv1_0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_7) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_5) & ~ap_sig_bdd_237))) begin
        strip2inputPath_data_V_last_V_din = inputPathInData_V_last_V_dout;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & (stripState == ap_const_lv4_6) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~ap_sig_bdd_237)) begin
        strip2inputPath_data_V_last_V_din = tmp_last_V_9_phi_fu_379_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & (stripState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~ap_sig_bdd_237)) begin
        strip2inputPath_data_V_last_V_din = ap_const_lv1_1;
    end else begin
        strip2inputPath_data_V_last_V_din = 'bx;
    end
end

/// strip2rxChecksum_V_data_V1_update assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or stripState or grp_nbwritereq_fu_252_p5 or grp_nbwritereq_fu_278_p5 or grp_nbreadreq_fu_304_p5 or grp_nbwritereq_fu_329_p4 or grp_fu_541_p2 or grp_nbwritereq_fu_364_p5 or ap_sig_bdd_237)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (stripState == ap_const_lv4_A) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & (stripState == ap_const_lv4_9) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & (stripState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & (stripState == ap_const_lv4_6) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_7) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_4) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_5) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & ~(ap_const_lv1_0 == grp_fu_541_p2) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & ~(ap_const_lv1_0 == grp_fu_541_p2) & (stripState == ap_const_lv4_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & ~ap_sig_bdd_237))) begin
        strip2rxChecksum_V_data_V1_update = ap_const_logic_1;
    end else begin
        strip2rxChecksum_V_data_V1_update = ap_const_logic_0;
    end
end

/// strip2rxChecksum_V_data_V_din assign process. ///
always @ (outputWord_data_V or p_Result_26_fu_696_p1 or p_Result_25_fu_752_p2 or p_Result_21_fu_805_p2 or p_Result_17_fu_988_p3 or p_Result_14_fu_1015_p5 or p_Result_13_fu_1190_p5 or p_Result_11_fu_1234_p6 or p_Result_s_fu_1289_p6 or ap_sig_bdd_109 or ap_sig_bdd_113 or ap_sig_bdd_121 or ap_sig_bdd_133 or ap_sig_bdd_143 or ap_sig_bdd_151 or ap_sig_bdd_159 or ap_sig_bdd_177 or ap_sig_bdd_192 or ap_sig_bdd_240)
begin
    if (ap_sig_bdd_240) begin
        if (ap_sig_bdd_192) begin
            strip2rxChecksum_V_data_V_din = p_Result_s_fu_1289_p6;
        end else if (ap_sig_bdd_177) begin
            strip2rxChecksum_V_data_V_din = p_Result_11_fu_1234_p6;
        end else if (ap_sig_bdd_159) begin
            strip2rxChecksum_V_data_V_din = p_Result_13_fu_1190_p5;
        end else if (ap_sig_bdd_151) begin
            strip2rxChecksum_V_data_V_din = p_Result_14_fu_1015_p5;
        end else if (ap_sig_bdd_143) begin
            strip2rxChecksum_V_data_V_din = p_Result_17_fu_988_p3;
        end else if (ap_sig_bdd_133) begin
            strip2rxChecksum_V_data_V_din = outputWord_data_V;
        end else if (ap_sig_bdd_121) begin
            strip2rxChecksum_V_data_V_din = p_Result_21_fu_805_p2;
        end else if (ap_sig_bdd_113) begin
            strip2rxChecksum_V_data_V_din = p_Result_25_fu_752_p2;
        end else if (ap_sig_bdd_109) begin
            strip2rxChecksum_V_data_V_din = p_Result_26_fu_696_p1;
        end else begin
            strip2rxChecksum_V_data_V_din = 'bx;
        end
    end else begin
        strip2rxChecksum_V_data_V_din = 'bx;
    end
end

/// strip2rxChecksum_V_keep_V_din assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or stripState or outputWord_keep_V or grp_nbwritereq_fu_252_p5 or grp_nbwritereq_fu_278_p5 or grp_nbreadreq_fu_304_p5 or grp_nbwritereq_fu_329_p4 or grp_fu_541_p2 or grp_nbwritereq_fu_364_p5 or ap_sig_bdd_237 or p_Result_27_fu_701_p1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_7) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_4) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_5) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & ~(ap_const_lv1_0 == grp_fu_541_p2) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & ~(ap_const_lv1_0 == grp_fu_541_p2) & (stripState == ap_const_lv4_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & ~ap_sig_bdd_237))) begin
        strip2rxChecksum_V_keep_V_din = ap_const_lv8_FF;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & (stripState == ap_const_lv4_9) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & (stripState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & (stripState == ap_const_lv4_6) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~ap_sig_bdd_237))) begin
        strip2rxChecksum_V_keep_V_din = outputWord_keep_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (stripState == ap_const_lv4_A) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~ap_sig_bdd_237)) begin
        strip2rxChecksum_V_keep_V_din = p_Result_27_fu_701_p1;
    end else begin
        strip2rxChecksum_V_keep_V_din = 'bx;
    end
end

/// strip2rxChecksum_V_last_V_din assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or stripState or outputWord_last_V or grp_nbwritereq_fu_252_p5 or grp_nbwritereq_fu_278_p5 or grp_nbreadreq_fu_304_p5 or grp_nbwritereq_fu_329_p4 or grp_fu_541_p2 or grp_nbwritereq_fu_364_p5 or ap_sig_bdd_237)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_7) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_4) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_5) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & ~(ap_const_lv1_0 == grp_fu_541_p2) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & ~(ap_const_lv1_0 == grp_fu_541_p2) & (stripState == ap_const_lv4_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & ~ap_sig_bdd_237))) begin
        strip2rxChecksum_V_last_V_din = ap_const_lv1_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & (stripState == ap_const_lv4_6) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~ap_sig_bdd_237)) begin
        strip2rxChecksum_V_last_V_din = outputWord_last_V;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (stripState == ap_const_lv4_A) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & (stripState == ap_const_lv4_9) & ~ap_sig_bdd_237) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & (stripState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~ap_sig_bdd_237))) begin
        strip2rxChecksum_V_last_V_din = ap_const_lv1_1;
    end else begin
        strip2rxChecksum_V_last_V_din = 'bx;
    end
end

/// tmp_last_V_9_phi_fu_379_p4 assign process. ///
always @ (grp_fu_435_p1 or grp_fu_525_p2 or ap_sig_bdd_406)
begin
    if (ap_sig_bdd_406) begin
        if (~(ap_const_lv1_0 == grp_fu_435_p1)) begin
            tmp_last_V_9_phi_fu_379_p4 = grp_fu_525_p2;
        end else if ((ap_const_lv1_0 == grp_fu_435_p1)) begin
            tmp_last_V_9_phi_fu_379_p4 = ap_const_lv1_0;
        end else begin
            tmp_last_V_9_phi_fu_379_p4 = 'bx;
        end
    end else begin
        tmp_last_V_9_phi_fu_379_p4 = 'bx;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_bdd_237)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign agg_result_V_0_tmp_2_7_i1_fu_956_p3 = ((grp_fu_507_p3[0:0]===1'b1)? tmp_2_7_i1_fu_950_p2: agg_result_V_buf_0_tmp_2_6_i2_fu_946_p1);
assign agg_result_V_0_tmp_2_7_i_fu_1162_p3 = ((grp_fu_507_p3[0:0]===1'b1)? tmp_2_7_i_fu_1156_p2: agg_result_V_buf_0_tmp_2_6_i_c_fu_1152_p1);
assign agg_result_V_buf_0_tmp_2_1_i1_fu_864_p3 = ((grp_fu_459_p3[0:0]===1'b1)? tmp_2_1_i1_fu_856_p3: agg_result_V_buf_0_tmp_2_i63_c_fu_852_p1);
assign agg_result_V_buf_0_tmp_2_1_i_fu_1070_p3 = ((grp_fu_459_p3[0:0]===1'b1)? tmp_2_1_i_fu_1062_p3: agg_result_V_buf_0_tmp_2_i_cas_fu_1058_p1);
assign agg_result_V_buf_0_tmp_2_2_i1_fu_878_p3 = ((grp_fu_467_p3[0:0]===1'b1)? tmp_2_2_i1_fu_872_p2: agg_result_V_buf_0_tmp_2_1_i1_fu_864_p3);
assign agg_result_V_buf_0_tmp_2_2_i2_fu_886_p1 = agg_result_V_buf_0_tmp_2_2_i1_fu_878_p3;
assign agg_result_V_buf_0_tmp_2_2_i_c_fu_1092_p1 = agg_result_V_buf_0_tmp_2_2_i_fu_1084_p3;
assign agg_result_V_buf_0_tmp_2_2_i_fu_1084_p3 = ((grp_fu_467_p3[0:0]===1'b1)? tmp_2_2_i_fu_1078_p2: agg_result_V_buf_0_tmp_2_1_i_fu_1070_p3);
assign agg_result_V_buf_0_tmp_2_3_i1_fu_896_p3 = ((grp_fu_475_p3[0:0]===1'b1)? tmp_2_3_i1_fu_890_p2: agg_result_V_buf_0_tmp_2_2_i2_fu_886_p1);
assign agg_result_V_buf_0_tmp_2_3_i_fu_1102_p3 = ((grp_fu_475_p3[0:0]===1'b1)? tmp_2_3_i_fu_1096_p2: agg_result_V_buf_0_tmp_2_2_i_c_fu_1092_p1);
assign agg_result_V_buf_0_tmp_2_4_i1_fu_910_p3 = ((grp_fu_483_p3[0:0]===1'b1)? tmp_2_4_i1_fu_904_p2: agg_result_V_buf_0_tmp_2_3_i1_fu_896_p3);
assign agg_result_V_buf_0_tmp_2_4_i_fu_1116_p3 = ((grp_fu_483_p3[0:0]===1'b1)? tmp_2_4_i_fu_1110_p2: agg_result_V_buf_0_tmp_2_3_i_fu_1102_p3);
assign agg_result_V_buf_0_tmp_2_5_i1_fu_924_p3 = ((grp_fu_491_p3[0:0]===1'b1)? tmp_2_5_i1_fu_918_p2: agg_result_V_buf_0_tmp_2_4_i1_fu_910_p3);
assign agg_result_V_buf_0_tmp_2_5_i_fu_1130_p3 = ((grp_fu_491_p3[0:0]===1'b1)? tmp_2_5_i_fu_1124_p2: agg_result_V_buf_0_tmp_2_4_i_fu_1116_p3);
assign agg_result_V_buf_0_tmp_2_6_i1_fu_938_p3 = ((grp_fu_499_p3[0:0]===1'b1)? tmp_2_6_i1_fu_932_p2: agg_result_V_buf_0_tmp_2_5_i1_fu_924_p3);
assign agg_result_V_buf_0_tmp_2_6_i2_fu_946_p1 = agg_result_V_buf_0_tmp_2_6_i1_fu_938_p3;
assign agg_result_V_buf_0_tmp_2_6_i_c_fu_1152_p1 = agg_result_V_buf_0_tmp_2_6_i_fu_1144_p3;
assign agg_result_V_buf_0_tmp_2_6_i_fu_1144_p3 = ((grp_fu_499_p3[0:0]===1'b1)? tmp_2_6_i_fu_1138_p2: agg_result_V_buf_0_tmp_2_5_i_fu_1130_p3);
assign agg_result_V_buf_0_tmp_2_i63_c_fu_852_p1 = tmp_83_fu_848_p1;
assign agg_result_V_buf_0_tmp_2_i_cas_fu_1058_p1 = tmp_75_fu_1054_p1;

/// ap_sig_bdd_1001 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or grp_nbreadreq_fu_304_p5 or grp_nbwritereq_fu_329_p4 or grp_fu_541_p2 or ap_sig_bdd_237)
begin
    ap_sig_bdd_1001 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & ~(ap_const_lv1_0 == grp_fu_541_p2) & ~ap_sig_bdd_237);
end

/// ap_sig_bdd_1002 assign process. ///
always @ (stripState or grp_nbwritereq_fu_252_p5)
begin
    ap_sig_bdd_1002 = (~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & (stripState == ap_const_lv4_3));
end

/// ap_sig_bdd_1004 assign process. ///
always @ (stripState or grp_nbwritereq_fu_364_p5)
begin
    ap_sig_bdd_1004 = ((stripState == ap_const_lv4_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5));
end

/// ap_sig_bdd_109 assign process. ///
always @ (stripState or grp_nbwritereq_fu_252_p5)
begin
    ap_sig_bdd_109 = ((stripState == ap_const_lv4_A) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5));
end

/// ap_sig_bdd_113 assign process. ///
always @ (stripState or grp_nbwritereq_fu_252_p5)
begin
    ap_sig_bdd_113 = (~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & (stripState == ap_const_lv4_9));
end

/// ap_sig_bdd_121 assign process. ///
always @ (stripState or grp_nbwritereq_fu_252_p5 or grp_nbwritereq_fu_278_p5)
begin
    ap_sig_bdd_121 = (~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & (stripState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5));
end

/// ap_sig_bdd_133 assign process. ///
always @ (stripState or grp_nbwritereq_fu_252_p5 or grp_nbwritereq_fu_278_p5 or grp_nbreadreq_fu_304_p5)
begin
    ap_sig_bdd_133 = (~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & (stripState == ap_const_lv4_6) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5));
end

/// ap_sig_bdd_143 assign process. ///
always @ (stripState or grp_nbwritereq_fu_252_p5 or grp_nbwritereq_fu_278_p5 or grp_nbreadreq_fu_304_p5)
begin
    ap_sig_bdd_143 = (~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_7));
end

/// ap_sig_bdd_151 assign process. ///
always @ (stripState or grp_nbwritereq_fu_252_p5 or grp_nbwritereq_fu_278_p5 or grp_nbreadreq_fu_304_p5)
begin
    ap_sig_bdd_151 = (~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_4));
end

/// ap_sig_bdd_159 assign process. ///
always @ (stripState or grp_nbwritereq_fu_252_p5 or grp_nbwritereq_fu_278_p5 or grp_nbreadreq_fu_304_p5)
begin
    ap_sig_bdd_159 = (~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_5));
end

/// ap_sig_bdd_177 assign process. ///
always @ (stripState or grp_nbwritereq_fu_252_p5 or grp_nbreadreq_fu_304_p5 or grp_nbwritereq_fu_329_p4 or grp_fu_541_p2)
begin
    ap_sig_bdd_177 = (~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & ~(ap_const_lv1_0 == grp_fu_541_p2));
end

/// ap_sig_bdd_192 assign process. ///
always @ (stripState or grp_nbreadreq_fu_304_p5 or grp_nbwritereq_fu_329_p4 or grp_fu_541_p2 or grp_nbwritereq_fu_364_p5)
begin
    ap_sig_bdd_192 = (~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & ~(ap_const_lv1_0 == grp_fu_541_p2) & (stripState == ap_const_lv4_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_237 assign process. ///
always @ (ap_start or ap_done_reg or stripState or strip2rxChecksum_V_data_V1_status or grp_nbwritereq_fu_252_p5 or grp_nbwritereq_fu_278_p5 or strip2inputPath_data_V_data_V1_status or grp_nbreadreq_fu_304_p5 or inputPathInData_V_data_V0_status or grp_nbwritereq_fu_329_p4 or strip2inputPath_IP_V_destinati1_status or grp_fu_541_p2 or strip2inputPath_IPheader_V_dat1_status or grp_nbwritereq_fu_364_p5)
begin
    ap_sig_bdd_237 = (((strip2rxChecksum_V_data_V1_status == ap_const_logic_0) & (stripState == ap_const_lv4_A) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5)) | ((strip2rxChecksum_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & (stripState == ap_const_lv4_9)) | ((strip2rxChecksum_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & (stripState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & (stripState == ap_const_lv4_8) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & (strip2inputPath_data_V_data_V1_status == ap_const_logic_0)) | ((strip2rxChecksum_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & (stripState == ap_const_lv4_6) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & (stripState == ap_const_lv4_6) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (inputPathInData_V_data_V0_status == ap_const_logic_0)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & (strip2inputPath_data_V_data_V1_status == ap_const_logic_0) & (stripState == ap_const_lv4_6) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (inputPathInData_V_data_V0_status == ap_const_logic_0) & (stripState == ap_const_lv4_7)) | ((strip2rxChecksum_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_7)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & (strip2inputPath_data_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_7)) | ((strip2rxChecksum_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_4)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (inputPathInData_V_data_V0_status == ap_const_logic_0) & (stripState == ap_const_lv4_4)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & (strip2inputPath_data_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_4)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (inputPathInData_V_data_V0_status == ap_const_logic_0) & (stripState == ap_const_lv4_5)) | ((strip2rxChecksum_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_5)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & (strip2inputPath_data_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_5)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (inputPathInData_V_data_V0_status == ap_const_logic_0) & (stripState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & (strip2inputPath_IP_V_destinati1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_fu_541_p2)) | ((strip2rxChecksum_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & ~(ap_const_lv1_0 == grp_fu_541_p2)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_3) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & (strip2inputPath_IPheader_V_dat1_status == ap_const_logic_0)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (inputPathInData_V_data_V0_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & (stripState == ap_const_lv4_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & (strip2inputPath_IP_V_destinati1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_fu_541_p2) & (stripState == ap_const_lv4_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5)) | ((strip2rxChecksum_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & ~(ap_const_lv1_0 == grp_fu_541_p2) & (stripState == ap_const_lv4_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & (strip2inputPath_IPheader_V_dat1_status == ap_const_logic_0) & (stripState == ap_const_lv4_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (inputPathInData_V_data_V0_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (stripState == ap_const_lv4_1)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (strip2inputPath_IPheader_V_dat1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (stripState == ap_const_lv4_1)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (inputPathInData_V_data_V0_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (ap_const_lv4_0 == stripState)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (strip2inputPath_IPheader_V_dat1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (ap_const_lv4_0 == stripState)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_240 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_237)
begin
    ap_sig_bdd_240 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_237);
end

/// ap_sig_bdd_406 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or stripState or grp_nbwritereq_fu_252_p5 or grp_nbwritereq_fu_278_p5 or grp_nbreadreq_fu_304_p5)
begin
    ap_sig_bdd_406 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & (stripState == ap_const_lv4_6) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5));
end

/// ap_sig_bdd_410 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or stripState or grp_nbwritereq_fu_252_p5 or grp_nbwritereq_fu_278_p5 or grp_nbreadreq_fu_304_p5)
begin
    ap_sig_bdd_410 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & (stripState == ap_const_lv4_4));
end

/// ap_sig_bdd_979 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or grp_nbreadreq_fu_304_p5 or ap_sig_bdd_237)
begin
    ap_sig_bdd_979 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~ap_sig_bdd_237);
end

/// ap_sig_bdd_982 assign process. ///
always @ (stripState or grp_nbwritereq_fu_252_p5 or grp_nbwritereq_fu_278_p5 or grp_fu_435_p1)
begin
    ap_sig_bdd_982 = (~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & (stripState == ap_const_lv4_6) & ~(ap_const_lv1_0 == grp_fu_435_p1));
end

/// ap_sig_bdd_985 assign process. ///
always @ (stripState or grp_nbwritereq_fu_252_p5 or grp_nbwritereq_fu_278_p5 or grp_fu_435_p1)
begin
    ap_sig_bdd_985 = (~(ap_const_lv1_0 == grp_nbwritereq_fu_252_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_278_p5) & (stripState == ap_const_lv4_4) & ~(ap_const_lv1_0 == grp_fu_435_p1));
end

/// ap_sig_bdd_987 assign process. ///
always @ (stripState or grp_nbwritereq_fu_364_p5)
begin
    ap_sig_bdd_987 = (~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & (ap_const_lv4_0 == stripState));
end

/// ap_sig_bdd_991 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or grp_nbreadreq_fu_304_p5 or grp_nbwritereq_fu_364_p5 or ap_sig_bdd_237)
begin
    ap_sig_bdd_991 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_304_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_364_p5) & ~ap_sig_bdd_237);
end

/// ap_sig_bdd_992 assign process. ///
always @ (stripState or grp_nbwritereq_fu_329_p4)
begin
    ap_sig_bdd_992 = (~(ap_const_lv1_0 == grp_nbwritereq_fu_329_p4) & (stripState == ap_const_lv4_2));
end
assign grp_fu_399_p4 = {{outputWord_data_V[ap_const_lv32_3F : ap_const_lv32_20]}};
assign grp_fu_408_p4 = {{outputWord_keep_V[ap_const_lv32_7 : ap_const_lv32_4]}};
assign grp_fu_435_p1 = inputPathInData_V_last_V_dout;
assign grp_fu_459_p3 = inputPathInData_V_keep_V_dout[ap_const_lv32_1];
assign grp_fu_467_p3 = inputPathInData_V_keep_V_dout[ap_const_lv32_2];
assign grp_fu_475_p3 = inputPathInData_V_keep_V_dout[ap_const_lv32_3];
assign grp_fu_483_p3 = inputPathInData_V_keep_V_dout[ap_const_lv32_4];
assign grp_fu_491_p3 = inputPathInData_V_keep_V_dout[ap_const_lv32_5];
assign grp_fu_499_p3 = inputPathInData_V_keep_V_dout[ap_const_lv32_6];
assign grp_fu_507_p3 = inputPathInData_V_keep_V_dout[ap_const_lv32_7];
assign grp_fu_515_p4 = {{inputPathInData_V_keep_V_dout[ap_const_lv32_7 : ap_const_lv32_4]}};
assign grp_fu_525_p2 = (grp_fu_515_p4 == ap_const_lv4_0? 1'b1: 1'b0);
assign grp_fu_532_p4 = {{udpLength_V[ap_const_lv32_F : ap_const_lv32_8]}};
assign grp_fu_541_p2 = (ipHdrWordCount_V == ap_const_lv3_1? 1'b1: 1'b0);
assign grp_fu_546_p4 = {{inputPathInData_V_data_V_dout[ap_const_lv32_1F : ap_const_lv32_18]}};
assign grp_fu_556_p4 = {{inputPathInData_V_data_V_dout[ap_const_lv32_17 : ap_const_lv32_10]}};
assign grp_fu_566_p4 = {{inputPathInData_V_data_V_dout[ap_const_lv32_F : ap_const_lv32_8]}};
assign grp_fu_576_p4 = {{stripIpTuple_sourceIP_V[ap_const_lv32_1F : ap_const_lv32_18]}};
assign grp_fu_585_p4 = {{stripIpTuple_sourceIP_V[ap_const_lv32_17 : ap_const_lv32_10]}};
assign grp_fu_594_p4 = {{stripIpTuple_sourceIP_V[ap_const_lv32_F : ap_const_lv32_8]}};
assign grp_fu_603_p2 = ($signed(ipHeaderLength_V) + $signed(ap_const_lv4_E));
assign grp_fu_614_p2 = (grp_fu_603_p2 == ap_const_lv4_3? 1'b1: 1'b0);
assign grp_fu_620_p4 = {{grp_fu_603_p2[ap_const_lv32_3 : ap_const_lv32_2]}};
assign grp_fu_630_p2 = (grp_fu_620_p4 == ap_const_lv2_0? 1'b1: 1'b0);
assign grp_nbreadreq_fu_304_p5 = (inputPathInData_V_data_V_empty_n & inputPathInData_V_keep_V_empty_n & inputPathInData_V_last_V_empty_n);
assign grp_nbwritereq_fu_252_p5 = (strip2rxChecksum_V_data_V_full_n & strip2rxChecksum_V_keep_V_full_n & strip2rxChecksum_V_last_V_full_n);
assign grp_nbwritereq_fu_278_p5 = (strip2inputPath_data_V_data_V_full_n & strip2inputPath_data_V_keep_V_full_n & strip2inputPath_data_V_last_V_full_n);
assign grp_nbwritereq_fu_329_p4 = (strip2inputPath_IP_V_sourceIP_s_full_n & strip2inputPath_IP_V_destinati_full_n);
assign grp_nbwritereq_fu_364_p5 = (strip2inputPath_IPheader_V_dat_full_n & strip2inputPath_IPheader_V_kee_full_n & strip2inputPath_IPheader_V_las_full_n);
assign inputPathInData_V_data_V0_status = (inputPathInData_V_data_V_empty_n & inputPathInData_V_keep_V_empty_n & inputPathInData_V_last_V_empty_n);
assign inputPathInData_V_data_V_read = inputPathInData_V_data_V0_update;
assign inputPathInData_V_keep_V_read = inputPathInData_V_data_V0_update;
assign inputPathInData_V_last_V_read = inputPathInData_V_data_V0_update;
assign p_Result_11_fu_1234_p6 = {{{{{tmp_73_fu_1230_p1}, {tmp_72_fu_1226_p1}}, {grp_fu_594_p4}}, {grp_fu_585_p4}}, {grp_fu_576_p4}};
assign p_Result_12_fu_1253_p1 = tmp_74_fu_1249_p1;
assign p_Result_13_fu_1190_p5 = {{{{tmp_61_fu_1186_p1}, {tmp_60_fu_1182_p1}}, {grp_fu_532_p4}}, {ap_const_lv16_1100}};
assign p_Result_14_fu_1015_p5 = {{{{grp_fu_399_p4}, {tmp_62_fu_1011_p1}}, {grp_fu_532_p4}}, {ap_const_lv16_1100}};
assign p_Result_15_fu_1032_p3 = {{tmp_63_fu_1028_p1}, {grp_fu_399_p4}};
assign p_Result_16_fu_1045_p3 = {{tmp_64_fu_1041_p1}, {ap_const_lv4_F}};
assign p_Result_17_fu_988_p3 = {{tmp_65_fu_984_p1}, {grp_fu_399_p4}};
assign p_Result_18_fu_826_p3 = {{tmp_66_fu_822_p1}, {grp_fu_399_p4}};
assign p_Result_19_fu_839_p3 = {{tmp_67_fu_835_p1}, {ap_const_lv4_F}};
assign p_Result_20_fu_783_p2 = (outputWord_data_V & tmp_53_fu_777_p2);
assign p_Result_21_fu_805_p2 = (p_Result_20_fu_783_p2 & tmp_57_fu_799_p2);
assign p_Result_22_fu_812_p1 = grp_fu_399_p4;
assign p_Result_23_fu_817_p1 = grp_fu_408_p4;
assign p_Result_24_fu_730_p2 = (outputWord_data_V & tmp_44_fu_724_p2);
assign p_Result_25_fu_752_p2 = (p_Result_24_fu_730_p2 & tmp_48_fu_746_p2);
assign p_Result_26_fu_696_p1 = grp_fu_399_p4;
assign p_Result_27_fu_701_p1 = grp_fu_408_p4;
assign p_Result_2_i_fu_1338_p4 = {{inputPathInData_V_data_V_dout[ap_const_lv32_37 : ap_const_lv32_30]}};
assign p_Result_4_i_fu_1348_p4 = {{inputPathInData_V_data_V_dout[ap_const_lv32_2F : ap_const_lv32_28]}};
assign p_Result_6_i_fu_1358_p4 = {{inputPathInData_V_data_V_dout[ap_const_lv32_27 : ap_const_lv32_20]}};
assign p_Result_i_fu_1328_p4 = {{inputPathInData_V_data_V_dout[ap_const_lv32_3F : ap_const_lv32_38]}};
assign p_Result_s_fu_1289_p6 = {{{{{tmp_70_fu_1285_p1}, {tmp_69_fu_1281_p1}}, {grp_fu_594_p4}}, {grp_fu_585_p4}}, {grp_fu_576_p4}};
assign p_s_fu_970_p3 = ((grp_fu_525_p2[0:0]===1'b1)? ap_const_lv4_9: ap_const_lv4_8);
assign storemerge8_fu_997_p3 = ((grp_fu_525_p2[0:0]===1'b1)? ap_const_lv4_0: ap_const_lv4_A);
assign strip2inputPath_IP_V_destinati1_status = (strip2inputPath_IP_V_sourceIP_s_full_n & strip2inputPath_IP_V_destinati_full_n);
assign strip2inputPath_IP_V_destinati_write = strip2inputPath_IP_V_destinati1_update;
assign strip2inputPath_IP_V_sourceIP_s_din = stripIpTuple_sourceIP_V;
assign strip2inputPath_IP_V_sourceIP_s_write = strip2inputPath_IP_V_destinati1_update;
assign strip2inputPath_IPheader_V_dat1_status = (strip2inputPath_IPheader_V_dat_full_n & strip2inputPath_IPheader_V_kee_full_n & strip2inputPath_IPheader_V_las_full_n);
assign strip2inputPath_IPheader_V_dat_write = strip2inputPath_IPheader_V_dat1_update;
assign strip2inputPath_IPheader_V_kee_write = strip2inputPath_IPheader_V_dat1_update;
assign strip2inputPath_IPheader_V_las_write = strip2inputPath_IPheader_V_dat1_update;
assign strip2inputPath_data_V_data_V1_status = (strip2inputPath_data_V_data_V_full_n & strip2inputPath_data_V_keep_V_full_n & strip2inputPath_data_V_last_V_full_n);
assign strip2inputPath_data_V_data_V_write = strip2inputPath_data_V_data_V1_update;
assign strip2inputPath_data_V_keep_V_write = strip2inputPath_data_V_data_V1_update;
assign strip2inputPath_data_V_last_V_write = strip2inputPath_data_V_data_V1_update;
assign strip2rxChecksum_V_data_V1_status = (strip2rxChecksum_V_data_V_full_n & strip2rxChecksum_V_keep_V_full_n & strip2rxChecksum_V_last_V_full_n);
assign strip2rxChecksum_V_data_V_write = strip2rxChecksum_V_data_V1_update;
assign strip2rxChecksum_V_keep_V_write = strip2rxChecksum_V_data_V1_update;
assign strip2rxChecksum_V_last_V_write = strip2rxChecksum_V_data_V1_update;
assign tmp_20_fu_1404_p3 = {{grp_fu_556_p4}, {grp_fu_546_p4}};
assign tmp_21_fu_1422_p3 = {{tmp_50_fu_1412_p1}, {ap_const_lv2_0}};
assign tmp_22_fu_1434_p2 = (tmp_20_fu_1404_p3 - tmp_24_cast_fu_1430_p1);
assign tmp_24_cast_fu_1430_p1 = tmp_21_fu_1422_p3;
assign tmp_2_1_i1_fu_856_p3 = ((tmp_83_fu_848_p1[0:0]===1'b1)? ap_const_lv2_2: ap_const_lv2_1);
assign tmp_2_1_i_fu_1062_p3 = ((tmp_75_fu_1054_p1[0:0]===1'b1)? ap_const_lv2_2: ap_const_lv2_1);
assign tmp_2_2_i1_fu_872_p2 = (ap_const_lv2_1 + agg_result_V_buf_0_tmp_2_1_i1_fu_864_p3);
assign tmp_2_2_i_fu_1078_p2 = (ap_const_lv2_1 + agg_result_V_buf_0_tmp_2_1_i_fu_1070_p3);
assign tmp_2_3_i1_fu_890_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_2_i2_fu_886_p1);
assign tmp_2_3_i_fu_1096_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_2_i_c_fu_1092_p1);
assign tmp_2_4_i1_fu_904_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_3_i1_fu_896_p3);
assign tmp_2_4_i_fu_1110_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_3_i_fu_1102_p3);
assign tmp_2_5_i1_fu_918_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_4_i1_fu_910_p3);
assign tmp_2_5_i_fu_1124_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_4_i_fu_1116_p3);
assign tmp_2_6_i1_fu_932_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_5_i1_fu_924_p3);
assign tmp_2_6_i_fu_1138_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_5_i_fu_1130_p3);
assign tmp_2_7_i1_fu_950_p2 = (ap_const_lv4_1 + agg_result_V_buf_0_tmp_2_6_i2_fu_946_p1);
assign tmp_2_7_i_fu_1156_p2 = (ap_const_lv4_1 + agg_result_V_buf_0_tmp_2_6_i_c_fu_1152_p1);
assign tmp_31_fu_759_p3 = {{bitCounter_V}, {ap_const_lv3_0}};
assign tmp_34_fu_714_p2 = ($signed(ap_const_lv7_40) - $signed(tmp_s_fu_706_p3));
assign tmp_38_fu_1304_p2 = (ipHdrWordCount_V + ap_const_lv3_1);
assign tmp_39_fu_1316_p2 = (grp_fu_603_p2 == ap_const_lv4_2? 1'b1: 1'b0);
assign tmp_43_fu_720_p1 = tmp_34_fu_714_p2;
assign tmp_44_fu_724_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_43_fu_720_p1;
assign tmp_46_fu_736_p2 = ($signed(ap_const_lv7_40) - $signed(tmp_s_fu_706_p3));
assign tmp_47_fu_742_p1 = tmp_46_fu_736_p2;
assign tmp_48_fu_746_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_47_fu_742_p1;
assign tmp_50_fu_1412_p1 = inputPathInData_V_data_V_dout[3:0];
assign tmp_51_fu_767_p2 = ($signed(ap_const_lv7_40) - $signed(tmp_31_fu_759_p3));
assign tmp_52_fu_773_p1 = tmp_51_fu_767_p2;
assign tmp_53_fu_777_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_52_fu_773_p1;
assign tmp_55_fu_789_p2 = ($signed(ap_const_lv7_40) - $signed(tmp_31_fu_759_p3));
assign tmp_56_fu_795_p1 = tmp_55_fu_789_p2;
assign tmp_57_fu_799_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_56_fu_795_p1;
assign tmp_60_fu_1182_p1 = udpLength_V[7:0];
assign tmp_61_fu_1186_p1 = inputPathInData_V_data_V_dout[31:0];
assign tmp_62_fu_1011_p1 = udpLength_V[7:0];
assign tmp_63_fu_1028_p1 = inputPathInData_V_data_V_dout[31:0];
assign tmp_64_fu_1041_p1 = inputPathInData_V_keep_V_dout[3:0];
assign tmp_65_fu_984_p1 = inputPathInData_V_data_V_dout[31:0];
assign tmp_66_fu_822_p1 = inputPathInData_V_data_V_dout[31:0];
assign tmp_67_fu_835_p1 = inputPathInData_V_keep_V_dout[3:0];
assign tmp_68_fu_1264_p1 = inputPathInData_V_data_V_dout[7:0];
assign tmp_69_fu_1281_p1 = stripIpTuple_sourceIP_V[7:0];
assign tmp_70_fu_1285_p1 = inputPathInData_V_data_V_dout[31:0];
assign tmp_71_fu_1209_p1 = inputPathInData_V_data_V_dout[7:0];
assign tmp_72_fu_1226_p1 = stripIpTuple_sourceIP_V[7:0];
assign tmp_73_fu_1230_p1 = inputPathInData_V_data_V_dout[31:0];
assign tmp_74_fu_1249_p1 = inputPathInData_V_data_V_dout[31:0];
assign tmp_75_fu_1054_p1 = inputPathInData_V_keep_V_dout[0:0];
assign tmp_83_fu_848_p1 = inputPathInData_V_keep_V_dout[0:0];
assign tmp_destinationIP_V_1_fu_1213_p5 = {{{{tmp_71_fu_1209_p1}, {grp_fu_566_p4}}, {grp_fu_556_p4}}, {grp_fu_546_p4}};
assign tmp_destinationIP_V_fu_1268_p5 = {{{{tmp_68_fu_1264_p1}, {grp_fu_566_p4}}, {grp_fu_556_p4}}, {grp_fu_546_p4}};
assign tmp_i_fu_1368_p5 = {{{{p_Result_6_i_fu_1358_p4}, {p_Result_4_i_fu_1348_p4}}, {p_Result_2_i_fu_1338_p4}}, {p_Result_i_fu_1328_p4}};
assign tmp_s_fu_706_p3 = {{bitCounter_V}, {ap_const_lv3_0}};


endmodule //udp_stripIpHeader

