/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [9:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [19:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [14:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [19:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  reg [11:0] celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire [2:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [10:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [12:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [19:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~(celloutsig_0_4z | celloutsig_0_21z[1]);
  assign celloutsig_1_9z = ~(celloutsig_1_5z | celloutsig_1_2z);
  assign celloutsig_0_25z = ~(celloutsig_0_1z[3] | celloutsig_0_10z[2]);
  assign celloutsig_0_37z = celloutsig_0_28z | celloutsig_0_27z[16];
  assign celloutsig_0_39z = celloutsig_0_35z | celloutsig_0_28z;
  assign celloutsig_1_7z = celloutsig_1_1z[3] | celloutsig_1_5z;
  assign celloutsig_1_8z = celloutsig_1_4z[7] | celloutsig_1_7z;
  assign celloutsig_0_11z = celloutsig_0_9z[6] | celloutsig_0_8z[4];
  assign celloutsig_0_15z = celloutsig_0_14z[2] | celloutsig_0_1z[0];
  assign celloutsig_0_32z = celloutsig_0_28z | celloutsig_0_29z[4];
  assign celloutsig_0_5z = ~(celloutsig_0_3z[11] ^ celloutsig_0_2z);
  assign celloutsig_1_2z = ~(in_data[147] ^ celloutsig_1_0z[0]);
  assign celloutsig_0_6z = ~(celloutsig_0_4z ^ in_data[9]);
  assign celloutsig_1_10z = ~(celloutsig_1_6z ^ in_data[108]);
  assign celloutsig_0_19z = ~(celloutsig_0_13z ^ celloutsig_0_12z[8]);
  assign celloutsig_0_23z = ~(celloutsig_0_0z[7] ^ celloutsig_0_1z[7]);
  assign celloutsig_1_0z = in_data[107:103] / { 1'h1, in_data[107:104] };
  assign celloutsig_1_14z = { celloutsig_1_1z[5:2], celloutsig_1_2z } / { 1'h1, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_10z = { celloutsig_0_3z[3], celloutsig_0_7z, celloutsig_0_2z } / { 1'h1, celloutsig_0_8z[1], celloutsig_0_5z };
  assign celloutsig_0_26z = { celloutsig_0_24z[2:0], celloutsig_0_13z } / { 1'h1, celloutsig_0_21z[4:2] };
  assign celloutsig_0_27z = { celloutsig_0_24z[5:3], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_22z } / { 1'h1, celloutsig_0_21z[5:0], celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_18z };
  assign celloutsig_0_0z = in_data[42:33] / { 1'h1, in_data[30:22] };
  assign celloutsig_1_13z = { celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z } / { 1'h1, celloutsig_1_4z[8:4], celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_19z = { celloutsig_1_1z[4:2], celloutsig_1_4z, celloutsig_1_14z } / { 1'h1, in_data[186:170], celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_0_29z = { celloutsig_0_1z, celloutsig_0_26z, celloutsig_0_20z } / { 1'h1, celloutsig_0_8z[7:6], celloutsig_0_22z, celloutsig_0_8z };
  assign celloutsig_0_35z = celloutsig_0_1z == { celloutsig_0_9z[5:0], celloutsig_0_31z };
  assign celloutsig_0_49z = { celloutsig_0_21z[2:0], celloutsig_0_36z, celloutsig_0_2z } == { celloutsig_0_10z[1:0], celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_36z };
  assign celloutsig_0_59z = { celloutsig_0_37z, celloutsig_0_19z, celloutsig_0_32z } == { celloutsig_0_8z[5], celloutsig_0_6z, celloutsig_0_49z };
  assign celloutsig_1_3z = in_data[173:162] == { celloutsig_1_1z[4:0], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_6z = celloutsig_1_0z[3:0] == celloutsig_1_1z[3:0];
  assign celloutsig_0_18z = { celloutsig_0_8z[8:4], celloutsig_0_7z, celloutsig_0_5z } == celloutsig_0_12z[6:0];
  assign celloutsig_0_28z = { celloutsig_0_3z[1:0], celloutsig_0_14z } == { celloutsig_0_9z[8:5], celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_17z };
  assign celloutsig_0_44z = celloutsig_0_21z[6:1] >= celloutsig_0_27z[12:7];
  assign celloutsig_0_46z = in_data[66:64] >= { celloutsig_0_20z, celloutsig_0_35z, celloutsig_0_11z };
  assign celloutsig_1_12z = { celloutsig_1_4z[10:6], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_9z } >= in_data[133:114];
  assign celloutsig_0_16z = celloutsig_0_0z[9:7] >= celloutsig_0_8z[6:4];
  assign celloutsig_0_4z = celloutsig_0_1z[8:2] > celloutsig_0_1z[9:3];
  assign celloutsig_0_51z = { in_data[60:14], celloutsig_0_9z } > { in_data[9:8], celloutsig_0_6z, celloutsig_0_44z, celloutsig_0_24z, celloutsig_0_45z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_46z, celloutsig_0_17z, celloutsig_0_32z, celloutsig_0_46z, celloutsig_0_39z, celloutsig_0_38z, celloutsig_0_29z };
  assign celloutsig_0_7z = in_data[24:19] > { in_data[59:56], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_9z[8:1], celloutsig_0_13z } > { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_22z = celloutsig_0_8z[10:7] > { celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_38z = { celloutsig_0_31z, celloutsig_0_2z, celloutsig_0_18z } <= celloutsig_0_9z[8:3];
  assign celloutsig_0_20z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_10z } <= { celloutsig_0_0z[6:0], celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_15z };
  assign celloutsig_0_36z = ! { celloutsig_0_34z[19:10], celloutsig_0_15z };
  assign celloutsig_1_5z = ! in_data[138:133];
  assign celloutsig_1_18z = ! { celloutsig_1_13z[8:1], celloutsig_1_13z, celloutsig_1_3z };
  assign celloutsig_0_13z = ! celloutsig_0_12z[9:0];
  assign celloutsig_0_2z = ! celloutsig_0_0z[9:3];
  assign celloutsig_1_4z = in_data[129:118] % { 1'h1, in_data[111:101] };
  assign celloutsig_0_34z = - { in_data[26:15], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_22z };
  assign celloutsig_1_1z = - { in_data[96], celloutsig_1_0z };
  assign celloutsig_1_11z = - { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_60z = & { celloutsig_0_51z, celloutsig_0_44z, celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_12z[9:4], celloutsig_0_20z } >> { celloutsig_0_1z[7:2], celloutsig_0_18z };
  assign celloutsig_0_45z = celloutsig_0_21z[6:4] >>> { celloutsig_0_17z, celloutsig_0_32z, celloutsig_0_33z };
  assign celloutsig_0_9z = { celloutsig_0_8z[7:1], celloutsig_0_6z, celloutsig_0_4z } >>> celloutsig_0_0z[9:1];
  assign celloutsig_0_12z = celloutsig_0_3z[10:0] >>> { celloutsig_0_8z[10:1], celloutsig_0_5z };
  assign celloutsig_0_14z = { celloutsig_0_9z[8:4], celloutsig_0_11z, celloutsig_0_4z } >>> celloutsig_0_9z[6:0];
  assign celloutsig_0_24z = celloutsig_0_21z[6:1] >>> { celloutsig_0_12z[2:0], celloutsig_0_10z };
  assign celloutsig_0_31z = { celloutsig_0_1z[7:6], celloutsig_0_7z, celloutsig_0_4z } >>> celloutsig_0_9z[3:0];
  always_latch
    if (!clkin_data[0]) celloutsig_0_3z = 12'h000;
    else if (celloutsig_1_18z) celloutsig_0_3z = { celloutsig_0_1z[9:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_8z = 11'h000;
    else if (celloutsig_1_18z) celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_1z = 10'h000;
    else if (celloutsig_1_18z) celloutsig_0_1z = in_data[60:51];
  assign { out_data[128], out_data[115:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
