/* Generated by Yosys 0.48+5 (git sha1 7a362f1f7, clang++ 18.1.8 -fPIC -O3) */

(* top =  1  *)
(* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:1.1-47.10" *)
module SevenSegmentDisplayMux(clock, reset, io_binIn, io_segOut);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:14.7-14.9" *)
  wire B0;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:15.7-15.9" *)
  wire B1;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:16.7-16.9" *)
  wire B2;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:17.7-17.9" *)
  wire B3;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:35.13-35.28" *)
  (* unused_bits = "0 1 3 4 5 6" *)
  wire [6:0] _io_segOut_T_10;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:36.13-36.28" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [6:0] _io_segOut_T_11;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:37.13-37.28" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [6:0] _io_segOut_T_12;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:38.13-38.28" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [6:0] _io_segOut_T_13;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:39.13-39.28" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [6:0] _io_segOut_T_14;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:40.13-40.28" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [6:0] _io_segOut_T_15;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:12.13-12.28" *)
  wire [6:0] _io_segOut_T_19;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:33.7-33.21" *)
  (* unused_bits = "0" *)
  wire _io_segOut_T_8;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:34.7-34.21" *)
  (* unused_bits = "0" *)
  wire _io_segOut_T_9;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:18.7-18.8" *)
  wire a;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:19.7-19.8" *)
  wire b;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:20.7-20.8" *)
  wire c;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:7.8-7.13" *)
  input clock;
  wire clock;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:21.7-21.8" *)
  wire d;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:22.7-22.8" *)
  wire e;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:23.7-23.8" *)
  wire f;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:24.7-24.8" *)
  wire g;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:9.14-9.22" *)
  input [3:0] io_binIn;
  wire [3:0] io_binIn;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:11.13-11.23" *)
  wire [3:0] io_binIn_0;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:10.20-10.29" *)
  output [6:0] io_segOut;
  wire [6:0] io_segOut;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:13.13-13.24" *)
  wire [6:0] io_segOut_0;
  (* src = "generators/generated/verilog_sv2v_clean/SevenSegmentDisplayMux.v:8.8-8.13" *)
  input reset;
  wire reset;
  assign _000_ = io_binIn[1] & ~(io_binIn[0]);
  assign _001_ = ~(io_binIn[2] | io_binIn[3]);
  assign _002_ = ~(_001_ & _000_);
  assign _003_ = ~(io_binIn[1] & io_binIn[0]);
  assign _004_ = _001_ & ~(_003_);
  assign _005_ = io_binIn[1] | io_binIn[0];
  assign _006_ = io_binIn[3] | ~(io_binIn[2]);
  assign _007_ = ~(_006_ | _005_);
  assign _008_ = io_binIn[1] | ~(io_binIn[0]);
  assign _009_ = ~(_008_ | _006_);
  assign _010_ = _000_ & ~(_006_);
  assign _011_ = io_binIn[2] | ~(io_binIn[3]);
  assign _012_ = ~(_011_ | _005_);
  assign _013_ = ~(_011_ | _008_);
  assign _014_ = _013_ | _012_;
  assign _015_ = ~(_006_ | _003_);
  assign _016_ = _014_ & ~(_015_);
  assign _017_ = _016_ | _010_;
  assign _018_ = _017_ | _009_;
  assign _019_ = _018_ | _007_;
  assign _020_ = _019_ | _004_;
  assign _021_ = _020_ | ~(_002_);
  assign _022_ = _008_ | ~(_001_);
  assign _023_ = _022_ & _021_;
  assign _024_ = _001_ & ~(_005_);
  assign g = _023_ & ~(_024_);
  assign _025_ = ~_004_;
  assign _026_ = ~(_019_ & _025_);
  assign _027_ = _026_ | ~(_002_);
  assign _028_ = _022_ & ~(_027_);
  assign f = _028_ | _024_;
  assign _029_ = _015_ | ~(_012_);
  assign _030_ = _029_ & ~(_010_);
  assign _031_ = _030_ | _009_;
  assign _032_ = _031_ | _007_;
  assign _033_ = _025_ & ~(_032_);
  assign _034_ = _002_ & ~(_033_);
  assign _035_ = _022_ & ~(_034_);
  assign e = _035_ | _024_;
  assign _036_ = _018_ & ~(_007_);
  assign _037_ = _036_ | _004_;
  assign _038_ = _002_ & ~(_037_);
  assign _039_ = _022_ & ~(_038_);
  assign d = _039_ | _024_;
  assign _040_ = _015_ | _014_;
  assign _041_ = _040_ | _010_;
  assign _042_ = _041_ | _009_;
  assign _043_ = _042_ | _007_;
  assign _044_ = ~(_043_ | _004_);
  assign _045_ = _002_ & ~(_044_);
  assign _046_ = _045_ | ~(_022_);
  assign c = _046_ | _024_;
  assign _047_ = _040_ & ~(_010_);
  assign _048_ = _047_ & ~(_009_);
  assign _049_ = _048_ | _007_;
  assign _050_ = _049_ | _004_;
  assign _051_ = _050_ | ~(_002_);
  assign _052_ = _051_ | ~(_022_);
  assign b = _052_ | _024_;
  assign _053_ = _042_ & ~(_007_);
  assign _054_ = _053_ | _004_;
  assign _055_ = _002_ & ~(_054_);
  assign _056_ = _022_ & ~(_055_);
  assign a = _056_ | _024_;
  assign B0 = io_binIn[0];
  assign B1 = io_binIn[1];
  assign B2 = io_binIn[2];
  assign B3 = io_binIn[3];
  assign _io_segOut_T_10[5:0] = { _io_segOut_T_10[6], _io_segOut_T_10[6], _io_segOut_T_10[6], 1'h0, _io_segOut_T_10[6], _io_segOut_T_10[6] };
  assign { _io_segOut_T_11[5:3], _io_segOut_T_11[1:0] } = { _io_segOut_T_11[6], _io_segOut_T_11[6], _io_segOut_T_11[6], _io_segOut_T_11[6], _io_segOut_T_11[6] };
  assign { _io_segOut_T_12[5:4], _io_segOut_T_12[1:0] } = { _io_segOut_T_12[6], _io_segOut_T_12[6], _io_segOut_T_12[3], _io_segOut_T_12[3] };
  assign { _io_segOut_T_13[4], _io_segOut_T_13[1:0] } = { _io_segOut_T_13[6], _io_segOut_T_13[3], _io_segOut_T_13[3] };
  assign { _io_segOut_T_14[4], _io_segOut_T_14[1:0] } = { _io_segOut_T_14[6], _io_segOut_T_14[3], _io_segOut_T_14[3] };
  assign _io_segOut_T_15[0] = _io_segOut_T_15[1];
  assign _io_segOut_T_19 = { a, b, c, d, e, f, g };
  assign _io_segOut_T_8 = _io_segOut_T_11[2];
  assign _io_segOut_T_9 = _io_segOut_T_10[6];
  assign io_binIn_0 = io_binIn;
  assign io_segOut = { a, b, c, d, e, f, g };
  assign io_segOut_0 = { a, b, c, d, e, f, g };
endmodule
