VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {layout_lab_design}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {typical}
  {PVT Mode} {max}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {5.000}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v16.12-s051_1 ((64bit) 08/17/2016 12:18 (Linux 2.6.18-194.el5))}
  {DATE} {November 11, 2020}
END_BANNER
PATH 1
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.414}
    {-} {Setup} {1.083}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.281}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.196}
    {=} {Slack Time} {-0.915}
  END_SLK_CLC
  SLK -0.915
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.915} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.915} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.727} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.280} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.207} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.214} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.369} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.371} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {1.935} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {1.949} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {2.692} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.034} {0.000} {0.768} {0.564} {3.641} {2.726} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {A} {^} {Y} {v} {} {AOI22X1} {0.225} {0.000} {0.365} {} {3.866} {2.952} {} {1} {(512.40, 694.50) (517.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.002} {0.000} {0.365} {0.057} {3.868} {2.954} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {B} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.310} {} {4.061} {3.146} {} {1} {(505.20, 571.50) (500.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.002} {0.000} {0.310} {0.054} {4.063} {3.148} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.261} {0.000} {0.145} {} {4.323} {3.409} {} {1} {(514.80, 448.50) (522.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.145} {0.046} {4.325} {3.410} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.863} {} {4.943} {4.028} {} {8} {(524.40, 367.50) (519.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.032} {0.000} {0.864} {0.359} {4.975} {4.061} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.318} {} {5.195} {4.281} {} {1} {(517.20, 751.50) (510.00, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n99} {} {0.000} {0.000} {0.318} {0.021} {5.196} {4.281} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.915} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.915} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {1.102} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.227} {0.000} {1.559} {5.661} {0.414} {1.329} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.383}
    {-} {Setup} {0.993}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.339}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.226}
    {=} {Slack Time} {-0.887}
  END_SLK_CLC
  SLK -0.887
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.887} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.887} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.700} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.307} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.235} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.242} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.396} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.399} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {1.963} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {1.977} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {2.719} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.041} {0.000} {0.768} {0.564} {3.648} {2.761} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.194} {0.000} {0.341} {} {3.842} {2.955} {} {1} {(476.40, 694.50) (481.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.341} {0.039} {3.842} {2.955} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.239} {0.000} {0.350} {} {4.081} {3.194} {} {1} {(471.60, 667.50) (464.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.004} {0.000} {0.350} {0.073} {4.085} {3.198} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.275} {0.000} {0.154} {} {4.360} {3.473} {} {1} {(430.80, 448.50) (423.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.154} {0.050} {4.362} {3.475} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.614} {0.000} {0.848} {} {4.976} {4.089} {} {8} {(430.80, 367.50) (426.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.023} {0.000} {0.849} {0.353} {4.999} {4.112} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.320} {} {5.225} {4.338} {} {1} {(390.00, 730.50) (397.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n98} {} {0.001} {0.000} {0.320} {0.024} {5.226} {4.339} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.887} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.887} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {1.074} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.195} {0.000} {1.401} {5.661} {0.383} {1.269} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.695}
    {-} {Setup} {1.284}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.361}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.245}
    {=} {Slack Time} {-0.884}
  END_SLK_CLC
  SLK -0.884
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.884} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.884} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.697} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.310} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.237} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.245} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.399} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.401} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {1.965} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {1.980} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {2.722} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.029} {0.000} {0.768} {0.564} {3.636} {2.752} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.304} {0.000} {0.364} {} {3.940} {3.056} {} {1} {(618.00, 691.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.364} {0.054} {3.941} {3.057} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {B} {v} {Y} {^} {} {AOI21X1} {0.167} {0.000} {0.280} {} {4.108} {3.224} {} {1} {(613.20, 571.50) (608.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.280} {0.040} {4.109} {3.225} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.169} {} {4.382} {3.498} {} {1} {(608.40, 508.50) (615.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.169} {0.056} {4.383} {3.499} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.607} {0.000} {0.846} {} {4.990} {4.106} {} {8} {(618.00, 367.50) (613.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.033} {0.000} {0.848} {0.351} {5.023} {4.139} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U60} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.317} {} {5.244} {4.360} {} {1} {(642.00, 751.50) (634.80, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n116} {} {0.001} {0.000} {0.317} {0.022} {5.245} {4.361} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.884} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.884} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {1.071} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.507} {0.000} {1.912} {5.661} {0.695} {1.579} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.383}
    {-} {Setup} {0.994}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.338}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.222}
    {=} {Slack Time} {-0.883}
  END_SLK_CLC
  SLK -0.883
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.883} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.883} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.696} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.311} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.238} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.245} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.400} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.402} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {1.966} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {1.981} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {2.723} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.041} {0.000} {0.768} {0.564} {3.648} {2.764} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.194} {0.000} {0.341} {} {3.842} {2.958} {} {1} {(476.40, 694.50) (481.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.341} {0.039} {3.842} {2.959} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.239} {0.000} {0.350} {} {4.081} {3.198} {} {1} {(471.60, 667.50) (464.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.004} {0.000} {0.350} {0.073} {4.085} {3.202} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.275} {0.000} {0.154} {} {4.360} {3.477} {} {1} {(430.80, 448.50) (423.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.154} {0.050} {4.362} {3.479} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.614} {0.000} {0.848} {} {4.976} {4.093} {} {8} {(430.80, 367.50) (426.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.025} {0.000} {0.849} {0.353} {5.001} {4.117} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.316} {} {5.221} {4.338} {} {1} {(358.80, 751.50) (366.00, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n130} {} {0.001} {0.000} {0.316} {0.022} {5.222} {4.338} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.883} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.883} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {1.071} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.195} {0.000} {1.401} {5.661} {0.383} {1.266} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.391}
    {-} {Setup} {0.996}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.345}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.223}
    {=} {Slack Time} {-0.878}
  END_SLK_CLC
  SLK -0.878
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.878} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.878} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.690} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.317} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.244} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.251} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.406} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.408} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {1.972} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {1.986} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {2.729} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.049} {0.000} {0.768} {0.564} {3.655} {2.777} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.338} {} {3.926} {3.048} {} {1} {(442.80, 511.50) (445.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.338} {0.038} {3.927} {3.049} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.247} {} {4.101} {3.223} {} {1} {(447.60, 487.50) (440.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.247} {0.034} {4.101} {3.224} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.318} {0.000} {0.163} {} {4.420} {3.542} {} {1} {(428.40, 511.50) (423.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.163} {0.053} {4.421} {3.543} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.565} {0.000} {0.781} {} {4.986} {4.108} {} {8} {(418.80, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.020} {0.000} {0.781} {0.319} {5.006} {4.128} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {v} {Y} {^} {} {OAI21X1} {0.217} {0.000} {0.301} {} {5.223} {4.345} {} {1} {(358.80, 631.50) (366.00, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n129} {} {0.001} {0.000} {0.301} {0.024} {5.223} {4.345} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.878} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.878} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {1.065} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.204} {0.000} {1.401} {5.661} {0.391} {1.269} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.387}
    {-} {Setup} {0.996}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.342}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.217}
    {=} {Slack Time} {-0.875}
  END_SLK_CLC
  SLK -0.875
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.875} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.875} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.688} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.319} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.247} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.254} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.408} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.410} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {1.974} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {1.989} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {2.731} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.049} {0.000} {0.768} {0.564} {3.655} {2.780} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.338} {} {3.926} {3.051} {} {1} {(442.80, 511.50) (445.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.338} {0.038} {3.927} {3.052} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.247} {} {4.101} {3.226} {} {1} {(447.60, 487.50) (440.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.247} {0.034} {4.101} {3.226} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.318} {0.000} {0.163} {} {4.420} {3.545} {} {1} {(428.40, 511.50) (423.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.163} {0.053} {4.421} {3.546} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.565} {0.000} {0.781} {} {4.986} {4.111} {} {8} {(418.80, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.019} {0.000} {0.782} {0.319} {5.005} {4.130} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126} {A} {v} {Y} {^} {} {OAI21X1} {0.212} {0.000} {0.297} {} {5.216} {4.341} {} {1} {(402.00, 610.50) (409.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n145} {} {0.000} {0.000} {0.297} {0.021} {5.217} {4.342} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.875} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.875} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {1.062} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.200} {0.000} {1.401} {5.661} {0.388} {1.262} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.391}
    {-} {Setup} {0.994}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.347}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.221}
    {=} {Slack Time} {-0.875}
  END_SLK_CLC
  SLK -0.875
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.875} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.875} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.687} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.320} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.247} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.254} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.409} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.411} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {1.975} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {1.989} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {2.732} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.041} {0.000} {0.768} {0.564} {3.648} {2.773} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.194} {0.000} {0.341} {} {3.842} {2.967} {} {1} {(476.40, 694.50) (481.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.341} {0.039} {3.842} {2.968} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.239} {0.000} {0.350} {} {4.081} {3.206} {} {1} {(471.60, 667.50) (464.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.004} {0.000} {0.350} {0.073} {4.085} {3.210} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.275} {0.000} {0.154} {} {4.360} {3.486} {} {1} {(430.80, 448.50) (423.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.154} {0.050} {4.362} {3.487} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.614} {0.000} {0.848} {} {4.976} {4.101} {} {8} {(430.80, 367.50) (426.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.025} {0.000} {0.849} {0.353} {5.001} {4.126} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U56} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.316} {} {5.221} {4.346} {} {1} {(356.40, 730.50) (363.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n114} {} {0.000} {0.000} {0.316} {0.022} {5.221} {4.347} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.875} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.875} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {1.062} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.204} {0.000} {1.401} {5.661} {0.391} {1.266} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.387}
    {-} {Setup} {0.995}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.343}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.217}
    {=} {Slack Time} {-0.874}
  END_SLK_CLC
  SLK -0.874
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.874} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.874} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.687} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.320} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.247} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.255} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.409} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.411} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {1.975} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {1.990} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {2.732} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.041} {0.000} {0.768} {0.564} {3.648} {2.774} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.194} {0.000} {0.341} {} {3.842} {2.967} {} {1} {(476.40, 694.50) (481.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.341} {0.039} {3.842} {2.968} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.239} {0.000} {0.350} {} {4.081} {3.207} {} {1} {(471.60, 667.50) (464.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.004} {0.000} {0.350} {0.073} {4.085} {3.211} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.275} {0.000} {0.154} {} {4.360} {3.486} {} {1} {(430.80, 448.50) (423.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.154} {0.050} {4.362} {3.488} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.614} {0.000} {0.848} {} {4.976} {4.102} {} {8} {(430.80, 367.50) (426.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.023} {0.000} {0.849} {0.353} {4.999} {4.125} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {A} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.314} {} {5.216} {4.342} {} {1} {(390.00, 670.50) (397.20, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n146} {} {0.000} {0.000} {0.314} {0.021} {5.217} {4.343} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.874} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.874} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {1.061} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.200} {0.000} {1.401} {5.661} {0.387} {1.261} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.396}
    {-} {Setup} {0.994}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.352}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.206}
    {=} {Slack Time} {-0.855}
  END_SLK_CLC
  SLK -0.855
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.855} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.855} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.667} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.340} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.267} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.274} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.429} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.431} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {1.995} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.009} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {2.752} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.041} {0.000} {0.768} {0.564} {3.648} {2.793} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.194} {0.000} {0.341} {} {3.842} {2.987} {} {1} {(476.40, 694.50) (481.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.341} {0.039} {3.842} {2.988} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.239} {0.000} {0.350} {} {4.081} {3.227} {} {1} {(471.60, 667.50) (464.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.004} {0.000} {0.350} {0.073} {4.085} {3.230} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.275} {0.000} {0.154} {} {4.360} {3.506} {} {1} {(430.80, 448.50) (423.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.154} {0.050} {4.362} {3.507} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.614} {0.000} {0.848} {} {4.976} {4.121} {} {8} {(430.80, 367.50) (426.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.009} {0.000} {0.848} {0.353} {4.985} {4.130} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.316} {} {5.205} {4.351} {} {1} {(397.20, 370.50) (390.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n106} {} {0.001} {0.000} {0.316} {0.022} {5.206} {4.352} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.855} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.855} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {1.042} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.208} {0.000} {1.401} {5.661} {0.396} {1.250} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.181}
    {-} {Setup} {1.416}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.715}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.401}
    {=} {Slack Time} {-0.686}
  END_SLK_CLC
  SLK -0.686
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.686} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.686} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.499} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.508} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.435} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.443} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.597} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.599} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.163} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.178} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {2.920} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.020} {0.000} {0.767} {0.564} {3.627} {2.940} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.342} {} {3.902} {3.216} {} {1} {(922.80, 670.50) (925.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.342} {0.040} {3.904} {3.218} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.229} {0.000} {0.335} {} {4.133} {3.447} {} {1} {(956.40, 667.50) (963.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.335} {0.066} {4.135} {3.449} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.280} {0.000} {0.165} {} {4.416} {3.730} {} {1} {(1033.20, 508.50) (1040.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.165} {0.054} {4.417} {3.731} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.718} {0.000} {0.985} {} {5.135} {4.449} {} {8} {(1057.20, 394.50) (1062.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.021} {0.000} {0.985} {0.423} {5.157} {4.471} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33} {A} {v} {Y} {^} {} {OAI21X1} {0.244} {0.000} {0.358} {} {5.400} {4.714} {} {1} {(932.40, 730.50) (939.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n104} {} {0.001} {0.000} {0.358} {0.025} {5.401} {4.715} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.686} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.686} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.873} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.993} {0.000} {2.180} {5.661} {1.181} {1.867} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.180}
    {-} {Setup} {1.418}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.712}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.393}
    {=} {Slack Time} {-0.682}
  END_SLK_CLC
  SLK -0.682
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.682} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.682} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.494} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.513} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.440} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.447} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.602} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.604} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.168} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.182} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {2.925} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.020} {0.000} {0.767} {0.564} {3.627} {2.945} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.342} {} {3.902} {3.221} {} {1} {(922.80, 670.50) (925.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.342} {0.040} {3.904} {3.222} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.229} {0.000} {0.335} {} {4.133} {3.451} {} {1} {(956.40, 667.50) (963.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.335} {0.066} {4.135} {3.454} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.280} {0.000} {0.165} {} {4.416} {3.734} {} {1} {(1033.20, 508.50) (1040.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.165} {0.054} {4.417} {3.736} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.718} {0.000} {0.985} {} {5.135} {4.454} {} {8} {(1057.20, 394.50) (1062.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.018} {0.000} {0.985} {0.423} {5.154} {4.472} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U68} {A} {v} {Y} {^} {} {OAI21X1} {0.239} {0.000} {0.354} {} {5.393} {4.711} {} {1} {(855.60, 670.50) (862.80, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n120} {} {0.001} {0.000} {0.354} {0.023} {5.393} {4.712} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.682} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.682} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.869} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.993} {0.000} {2.180} {5.661} {1.180} {1.861} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.191}
    {-} {Setup} {1.413}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.728}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.404}
    {=} {Slack Time} {-0.676}
  END_SLK_CLC
  SLK -0.676
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.676} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.676} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.489} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.518} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.446} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.453} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.607} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.610} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.174} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.188} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {2.930} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.020} {0.000} {0.767} {0.564} {3.627} {2.951} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.342} {} {3.902} {3.226} {} {1} {(922.80, 670.50) (925.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.342} {0.040} {3.904} {3.228} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.229} {0.000} {0.335} {} {4.133} {3.457} {} {1} {(956.40, 667.50) (963.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.335} {0.066} {4.135} {3.460} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.280} {0.000} {0.165} {} {4.416} {3.740} {} {1} {(1033.20, 508.50) (1040.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.165} {0.054} {4.417} {3.741} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.718} {0.000} {0.985} {} {5.135} {4.459} {} {8} {(1057.20, 394.50) (1062.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.020} {0.000} {0.985} {0.423} {5.155} {4.479} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {A} {v} {Y} {^} {} {OAI21X1} {0.248} {0.000} {0.361} {} {5.403} {4.727} {} {1} {(997.20, 691.50) (1004.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n136} {} {0.001} {0.000} {0.361} {0.027} {5.404} {4.728} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.676} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.676} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.863} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.004} {0.000} {2.180} {5.661} {1.191} {1.867} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.187}
    {-} {Setup} {1.420}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.717}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.391}
    {=} {Slack Time} {-0.674}
  END_SLK_CLC
  SLK -0.674
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.674} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.674} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.487} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.520} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.447} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.455} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.609} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.611} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.175} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.190} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {2.932} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.020} {0.000} {0.767} {0.564} {3.627} {2.952} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.342} {} {3.902} {3.228} {} {1} {(922.80, 670.50) (925.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.342} {0.040} {3.904} {3.229} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.229} {0.000} {0.335} {} {4.133} {3.459} {} {1} {(956.40, 667.50) (963.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.335} {0.066} {4.135} {3.461} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.280} {0.000} {0.165} {} {4.416} {3.742} {} {1} {(1033.20, 508.50) (1040.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.165} {0.054} {4.417} {3.743} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.718} {0.000} {0.985} {} {5.135} {4.461} {} {8} {(1057.20, 394.50) (1062.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.019} {0.000} {0.985} {0.423} {5.154} {4.480} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U147} {A} {v} {Y} {^} {} {OAI21X1} {0.236} {0.000} {0.352} {} {5.391} {4.716} {} {1} {(1009.20, 670.50) (1016.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n152} {} {0.000} {0.000} {0.352} {0.022} {5.391} {4.717} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.674} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.674} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.862} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.999} {0.000} {2.180} {5.661} {1.187} {1.861} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.155}
    {-} {Setup} {1.427}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.677}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.332}
    {=} {Slack Time} {-0.655}
  END_SLK_CLC
  SLK -0.655
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.655} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.655} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.468} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.539} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.467} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.474} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.628} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.631} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.195} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.209} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {2.951} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.027} {0.000} {0.768} {0.564} {3.633} {2.978} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.338} {} {3.904} {3.249} {} {1} {(793.20, 691.50) (795.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.338} {0.038} {3.905} {3.250} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.229} {0.000} {0.336} {} {4.134} {3.480} {} {1} {(793.20, 667.50) (800.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.336} {0.067} {4.136} {3.481} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.148} {} {4.405} {3.750} {} {1} {(805.20, 448.50) (812.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.148} {0.047} {4.406} {3.751} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.659} {0.000} {0.915} {} {5.065} {4.410} {} {8} {(807.60, 367.50) (812.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.031} {0.000} {0.916} {0.386} {5.096} {4.441} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U62} {A} {v} {Y} {^} {} {OAI21X1} {0.235} {0.000} {0.339} {} {5.331} {4.677} {} {1} {(822.00, 730.50) (829.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n117} {} {0.001} {0.000} {0.339} {0.025} {5.332} {4.677} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.655} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.655} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.842} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.968} {0.000} {2.180} {5.661} {1.155} {1.810} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.170}
    {-} {Setup} {1.429}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.691}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.329}
    {=} {Slack Time} {-0.638}
  END_SLK_CLC
  SLK -0.638
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.638} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.638} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.450} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.557} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.484} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.491} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.646} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.648} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.212} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.226} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {2.969} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.027} {0.000} {0.768} {0.564} {3.633} {2.996} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.338} {} {3.904} {3.267} {} {1} {(793.20, 691.50) (795.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.338} {0.038} {3.905} {3.267} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.229} {0.000} {0.336} {} {4.134} {3.497} {} {1} {(793.20, 667.50) (800.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.336} {0.067} {4.136} {3.499} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.148} {} {4.405} {3.767} {} {1} {(805.20, 448.50) (812.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.148} {0.047} {4.406} {3.768} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.659} {0.000} {0.915} {} {5.065} {4.427} {} {8} {(807.60, 367.50) (812.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.032} {0.000} {0.916} {0.386} {5.097} {4.459} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U27} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.336} {} {5.329} {4.691} {} {1} {(850.80, 691.50) (858.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n101} {} {0.001} {0.000} {0.336} {0.023} {5.329} {4.691} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.638} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.638} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.825} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.983} {0.000} {2.180} {5.661} {1.170} {1.808} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.202}
    {-} {Setup} {1.443}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.709}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.320}
    {=} {Slack Time} {-0.610}
  END_SLK_CLC
  SLK -0.610
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.610} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.610} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.423} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.584} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.511} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.519} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.673} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.675} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.239} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.254} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {2.996} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.027} {0.000} {0.768} {0.564} {3.633} {3.023} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.338} {} {3.904} {3.294} {} {1} {(793.20, 691.50) (795.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.338} {0.038} {3.905} {3.295} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.229} {0.000} {0.336} {} {4.134} {3.524} {} {1} {(793.20, 667.50) (800.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.336} {0.067} {4.136} {3.526} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.148} {} {4.405} {3.794} {} {1} {(805.20, 448.50) (812.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.148} {0.047} {4.406} {3.796} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.659} {0.000} {0.915} {} {5.065} {4.454} {} {8} {(807.60, 367.50) (812.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.029} {0.000} {0.916} {0.386} {5.093} {4.483} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.332} {} {5.319} {4.709} {} {1} {(709.20, 730.50) (716.40, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n149} {} {0.000} {0.000} {0.332} {0.021} {5.320} {4.709} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.610} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.610} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.798} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.015} {0.000} {2.201} {5.661} {1.202} {1.812} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.189}
    {-} {Setup} {1.428}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.711}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.301}
    {=} {Slack Time} {-0.590}
  END_SLK_CLC
  SLK -0.590
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.590} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.590} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.403} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.604} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.532} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.539} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.693} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.695} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.259} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.274} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.016} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.010} {0.000} {0.767} {0.564} {3.617} {3.027} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.345} {} {3.897} {3.307} {} {1} {(930.00, 571.50) (932.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.345} {0.042} {3.899} {3.309} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.224} {0.000} {0.327} {} {4.122} {3.532} {} {1} {(973.20, 574.50) (980.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.327} {0.062} {4.124} {3.535} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.149} {} {4.391} {3.802} {} {1} {(1040.40, 448.50) (1033.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.149} {0.047} {4.393} {3.803} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.653} {0.000} {0.900} {} {5.046} {4.456} {} {8} {(1033.20, 367.50) (1028.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.018} {0.000} {0.900} {0.380} {5.064} {4.474} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U102} {A} {v} {Y} {^} {} {OAI21X1} {0.237} {0.000} {0.338} {} {5.301} {4.711} {} {1} {(1035.60, 571.50) (1028.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n135} {} {0.001} {0.000} {0.338} {0.026} {5.301} {4.711} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.590} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.590} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.777} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.002} {0.000} {2.180} {5.661} {1.189} {1.779} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.190}
    {-} {Setup} {1.432}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.708}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.295}
    {=} {Slack Time} {-0.587}
  END_SLK_CLC
  SLK -0.587
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.587} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.587} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.400} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.607} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.534} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.542} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.696} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.698} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.262} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.277} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.019} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.010} {0.000} {0.767} {0.564} {3.617} {3.030} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.345} {} {3.897} {3.310} {} {1} {(930.00, 571.50) (932.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.345} {0.042} {3.899} {3.311} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.224} {0.000} {0.327} {} {4.122} {3.535} {} {1} {(973.20, 574.50) (980.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.327} {0.062} {4.124} {3.537} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.149} {} {4.391} {3.804} {} {1} {(1040.40, 448.50) (1033.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.149} {0.047} {4.393} {3.806} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.653} {0.000} {0.900} {} {5.046} {4.459} {} {8} {(1033.20, 367.50) (1028.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.021} {0.000} {0.900} {0.380} {5.068} {4.480} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U31} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.330} {} {5.295} {4.708} {} {1} {(951.60, 610.50) (958.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n103} {} {0.000} {0.000} {0.330} {0.022} {5.295} {4.708} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.587} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.587} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.774} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.002} {0.000} {2.180} {5.661} {1.190} {1.777} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.190}
    {-} {Setup} {1.432}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.708}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.291}
    {=} {Slack Time} {-0.584}
  END_SLK_CLC
  SLK -0.584
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.584} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.584} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.396} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.611} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.538} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.545} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.700} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.702} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.266} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.280} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.023} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.010} {0.000} {0.767} {0.564} {3.617} {3.033} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.345} {} {3.897} {3.313} {} {1} {(930.00, 571.50) (932.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.345} {0.042} {3.899} {3.315} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.224} {0.000} {0.327} {} {4.122} {3.539} {} {1} {(973.20, 574.50) (980.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.327} {0.062} {4.124} {3.541} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.149} {} {4.391} {3.808} {} {1} {(1040.40, 448.50) (1033.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.149} {0.047} {4.393} {3.809} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.653} {0.000} {0.900} {} {5.046} {4.462} {} {8} {(1033.20, 367.50) (1028.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.019} {0.000} {0.900} {0.380} {5.065} {4.481} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.329} {} {5.291} {4.707} {} {1} {(1035.60, 610.50) (1042.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n151} {} {0.000} {0.000} {0.329} {0.022} {5.291} {4.708} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.584} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.584} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.771} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.002} {0.000} {2.180} {5.661} {1.190} {1.773} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.181}
    {-} {Setup} {1.435}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.696}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.262}
    {=} {Slack Time} {-0.566}
  END_SLK_CLC
  SLK -0.566
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.566} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.566} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.379} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.628} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.556} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.563} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.717} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.720} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.284} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.298} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.040} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.016} {0.000} {0.767} {0.564} {3.623} {3.057} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.278} {0.000} {0.343} {} {3.901} {3.335} {} {1} {(831.60, 571.50) (834.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.343} {0.041} {3.902} {3.336} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.200} {0.000} {0.298} {} {4.102} {3.536} {} {1} {(795.60, 574.50) (802.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.298} {0.048} {4.103} {3.538} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.283} {0.000} {0.177} {} {4.386} {3.820} {} {1} {(855.60, 508.50) (862.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.177} {0.059} {4.388} {3.822} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.872} {} {5.019} {4.453} {} {8} {(877.20, 367.50) (882.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.020} {0.000} {0.871} {0.365} {5.039} {4.473} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U29} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.321} {} {5.262} {4.696} {} {1} {(819.60, 631.50) (826.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n102} {} {0.000} {0.000} {0.321} {0.022} {5.262} {4.696} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.566} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.566} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.753} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.994} {0.000} {2.180} {5.661} {1.181} {1.747} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.271}
    {-} {Setup} {1.450}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.771}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.320}
    {=} {Slack Time} {-0.549}
  END_SLK_CLC
  SLK -0.549
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.549} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.549} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.362} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.645} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.572} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.580} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.734} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.736} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.300} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.315} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.057} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.027} {0.000} {0.768} {0.564} {3.633} {3.084} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.338} {} {3.904} {3.355} {} {1} {(793.20, 691.50) (795.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.338} {0.038} {3.905} {3.356} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.229} {0.000} {0.336} {} {4.134} {3.585} {} {1} {(793.20, 667.50) (800.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.336} {0.067} {4.136} {3.587} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.148} {} {4.405} {3.855} {} {1} {(805.20, 448.50) (812.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.148} {0.047} {4.406} {3.857} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.659} {0.000} {0.915} {} {5.065} {4.515} {} {8} {(807.60, 367.50) (812.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.027} {0.000} {0.916} {0.386} {5.091} {4.542} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.334} {} {5.320} {4.771} {} {1} {(690.00, 670.50) (697.20, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133} {} {0.000} {0.000} {0.334} {0.022} {5.320} {4.771} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.549} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.549} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.737} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.084} {0.000} {2.216} {5.661} {1.271} {1.821} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.301}
    {-} {Setup} {1.460}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.791}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.245}
    {=} {Slack Time} {-0.454}
  END_SLK_CLC
  SLK -0.454
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.454} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.454} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.267} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.740} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.667} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.675} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.829} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.831} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.395} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.410} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.152} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.029} {0.000} {0.768} {0.564} {3.636} {3.181} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.304} {0.000} {0.364} {} {3.940} {3.486} {} {1} {(618.00, 691.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.364} {0.054} {3.941} {3.487} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {B} {v} {Y} {^} {} {AOI21X1} {0.167} {0.000} {0.280} {} {4.108} {3.653} {} {1} {(613.20, 571.50) (608.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.280} {0.040} {4.109} {3.654} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.169} {} {4.382} {3.928} {} {1} {(608.40, 508.50) (615.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.169} {0.056} {4.383} {3.929} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.607} {0.000} {0.846} {} {4.990} {4.536} {} {8} {(618.00, 367.50) (613.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.033} {0.000} {0.848} {0.351} {5.023} {4.568} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U25} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.317} {} {5.245} {4.790} {} {1} {(642.00, 730.50) (649.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n100} {} {0.001} {0.000} {0.317} {0.023} {5.245} {4.791} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.454} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.454} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.642} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.113} {0.000} {2.222} {5.661} {1.301} {1.755} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.399}
    {-} {Setup} {1.462}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.887}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.313}
    {=} {Slack Time} {-0.426}
  END_SLK_CLC
  SLK -0.426
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.426} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.426} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.239} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.768} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.696} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.703} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.857} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.860} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.424} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.438} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.180} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.027} {0.000} {0.768} {0.564} {3.633} {3.207} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.338} {} {3.904} {3.478} {} {1} {(793.20, 691.50) (795.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.338} {0.038} {3.905} {3.479} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.229} {0.000} {0.336} {} {4.134} {3.709} {} {1} {(793.20, 667.50) (800.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.336} {0.067} {4.136} {3.710} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.148} {} {4.405} {3.979} {} {1} {(805.20, 448.50) (812.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.148} {0.047} {4.406} {3.980} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.659} {0.000} {0.915} {} {5.065} {4.639} {} {8} {(807.60, 367.50) (812.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.025} {0.000} {0.916} {0.386} {5.089} {4.664} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U10} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.330} {} {5.313} {4.887} {} {1} {(692.40, 571.50) (699.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n93} {} {0.000} {0.000} {0.330} {0.020} {5.313} {4.887} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.426} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.426} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.613} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.212} {0.000} {2.234} {5.661} {1.399} {1.825} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.336}
    {-} {Setup} {1.464}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.823}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.242}
    {=} {Slack Time} {-0.419}
  END_SLK_CLC
  SLK -0.419
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.419} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.419} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.232} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.775} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.702} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.709} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.864} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.866} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.430} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.445} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.187} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.029} {0.000} {0.768} {0.564} {3.636} {3.216} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.304} {0.000} {0.364} {} {3.940} {3.520} {} {1} {(618.00, 691.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.364} {0.054} {3.941} {3.522} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {B} {v} {Y} {^} {} {AOI21X1} {0.167} {0.000} {0.280} {} {4.108} {3.688} {} {1} {(613.20, 571.50) (608.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.280} {0.040} {4.109} {3.689} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.169} {} {4.382} {3.963} {} {1} {(608.40, 508.50) (615.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.169} {0.056} {4.383} {3.964} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.607} {0.000} {0.846} {} {4.990} {4.570} {} {8} {(618.00, 367.50) (613.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.031} {0.000} {0.848} {0.351} {5.021} {4.601} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.316} {} {5.242} {4.822} {} {1} {(668.40, 670.50) (661.20, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n148} {} {0.000} {0.000} {0.316} {0.022} {5.242} {4.823} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.419} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.419} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.607} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.149} {0.000} {2.229} {5.661} {1.336} {1.756} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.401}
    {-} {Setup} {1.462}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.889}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.295}
    {=} {Slack Time} {-0.406}
  END_SLK_CLC
  SLK -0.406
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.406} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.406} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.218} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.789} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.716} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.723} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.878} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.880} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.444} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.458} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.201} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.010} {0.000} {0.767} {0.564} {3.617} {3.211} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.345} {} {3.897} {3.491} {} {1} {(930.00, 571.50) (932.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.345} {0.042} {3.899} {3.493} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.224} {0.000} {0.327} {} {4.122} {3.717} {} {1} {(973.20, 574.50) (980.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.327} {0.062} {4.124} {3.719} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.149} {} {4.391} {3.986} {} {1} {(1040.40, 448.50) (1033.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.149} {0.047} {4.393} {3.987} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.653} {0.000} {0.900} {} {5.046} {4.640} {} {8} {(1033.20, 367.50) (1028.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.022} {0.000} {0.900} {0.380} {5.068} {4.662} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U66} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.330} {} {5.294} {4.889} {} {1} {(898.80, 610.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n119} {} {0.000} {0.000} {0.330} {0.022} {5.295} {4.889} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.406} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.406} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.593} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.214} {0.000} {2.233} {5.661} {1.401} {1.806} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.305}
    {-} {Setup} {1.459}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.797}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.199}
    {=} {Slack Time} {-0.402}
  END_SLK_CLC
  SLK -0.402
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.402} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.402} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.215} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.792} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.720} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.727} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.881} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.883} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.447} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.462} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.204} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.034} {0.000} {0.768} {0.564} {3.641} {3.239} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {A} {^} {Y} {v} {} {AOI22X1} {0.225} {0.000} {0.365} {} {3.866} {3.464} {} {1} {(512.40, 694.50) (517.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.002} {0.000} {0.365} {0.057} {3.868} {3.466} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {B} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.310} {} {4.061} {3.659} {} {1} {(505.20, 571.50) (500.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.002} {0.000} {0.310} {0.054} {4.063} {3.661} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.261} {0.000} {0.145} {} {4.323} {3.921} {} {1} {(514.80, 448.50) (522.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.145} {0.046} {4.325} {3.923} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.863} {} {4.943} {4.541} {} {8} {(524.40, 367.50) (519.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.031} {0.000} {0.864} {0.359} {4.974} {4.572} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U58} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.321} {} {5.198} {4.796} {} {1} {(550.80, 691.50) (558.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n115} {} {0.000} {0.000} {0.321} {0.023} {5.199} {4.797} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.402} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.402} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.589} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.118} {0.000} {2.223} {5.661} {1.305} {1.707} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.304}
    {-} {Setup} {1.459}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.795}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.196}
    {=} {Slack Time} {-0.401}
  END_SLK_CLC
  SLK -0.401
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.401} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.401} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.214} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.793} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.720} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.728} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.882} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.884} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.448} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.463} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.205} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.034} {0.000} {0.768} {0.564} {3.641} {3.240} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {A} {^} {Y} {v} {} {AOI22X1} {0.225} {0.000} {0.365} {} {3.866} {3.465} {} {1} {(512.40, 694.50) (517.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.002} {0.000} {0.365} {0.057} {3.868} {3.467} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {B} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.310} {} {4.061} {3.660} {} {1} {(505.20, 571.50) (500.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.002} {0.000} {0.310} {0.054} {4.063} {3.662} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.261} {0.000} {0.145} {} {4.323} {3.922} {} {1} {(514.80, 448.50) (522.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.145} {0.046} {4.325} {3.923} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.863} {} {4.943} {4.542} {} {8} {(524.40, 367.50) (519.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.030} {0.000} {0.864} {0.359} {4.972} {4.571} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.321} {} {5.196} {4.795} {} {1} {(560.40, 631.50) (567.60, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n147} {} {0.000} {0.000} {0.321} {0.022} {5.196} {4.795} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.401} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.401} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.588} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.116} {0.000} {2.222} {5.661} {1.304} {1.705} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.384}
    {-} {Setup} {1.465}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.869}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.264}
    {=} {Slack Time} {-0.395}
  END_SLK_CLC
  SLK -0.395
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.395} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.395} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.207} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.800} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.727} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.734} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.889} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.891} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.455} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.469} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.212} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.016} {0.000} {0.767} {0.564} {3.623} {3.228} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.278} {0.000} {0.343} {} {3.901} {3.506} {} {1} {(831.60, 571.50) (834.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.343} {0.041} {3.902} {3.507} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.200} {0.000} {0.298} {} {4.102} {3.707} {} {1} {(795.60, 574.50) (802.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.298} {0.048} {4.103} {3.709} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.283} {0.000} {0.177} {} {4.386} {3.991} {} {1} {(855.60, 508.50) (862.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.177} {0.059} {4.388} {3.993} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.872} {} {5.019} {4.624} {} {8} {(877.20, 367.50) (882.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.023} {0.000} {0.872} {0.365} {5.042} {4.647} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.321} {} {5.264} {4.869} {} {1} {(697.20, 631.50) (704.40, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n134} {} {0.000} {0.000} {0.321} {0.021} {5.264} {4.869} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.395} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.395} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.582} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.197} {0.000} {2.233} {5.661} {1.384} {1.779} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.495}
    {-} {Setup} {1.446}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.999}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.392}
    {=} {Slack Time} {-0.393}
  END_SLK_CLC
  SLK -0.393
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.393} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.393} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.206} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.801} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.728} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.736} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.890} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.892} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.456} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.471} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.213} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.020} {0.000} {0.767} {0.564} {3.627} {3.233} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.342} {} {3.902} {3.509} {} {1} {(922.80, 670.50) (925.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.342} {0.040} {3.904} {3.510} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.229} {0.000} {0.335} {} {4.133} {3.740} {} {1} {(956.40, 667.50) (963.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.335} {0.066} {4.135} {3.742} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.280} {0.000} {0.165} {} {4.416} {4.023} {} {1} {(1033.20, 508.50) (1040.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.165} {0.054} {4.417} {4.024} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.718} {0.000} {0.985} {} {5.135} {4.742} {} {8} {(1057.20, 394.50) (1062.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.010} {0.000} {0.985} {0.423} {5.145} {4.752} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U16} {A} {v} {Y} {^} {} {OAI21X1} {0.246} {0.000} {0.360} {} {5.391} {4.998} {} {1} {(908.40, 370.50) (915.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n96} {} {0.001} {0.000} {0.360} {0.026} {5.392} {4.999} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.393} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.393} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.580} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.308} {0.000} {2.237} {5.661} {1.495} {1.888} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.398}
    {-} {Setup} {1.461}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.886}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.276}
    {=} {Slack Time} {-0.389}
  END_SLK_CLC
  SLK -0.389
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.389} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.389} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.202} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.805} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.732} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.739} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.894} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.896} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.460} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.475} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.217} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.016} {0.000} {0.767} {0.564} {3.623} {3.233} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.278} {0.000} {0.343} {} {3.901} {3.511} {} {1} {(831.60, 571.50) (834.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.343} {0.041} {3.902} {3.512} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.200} {0.000} {0.298} {} {4.102} {3.712} {} {1} {(795.60, 574.50) (802.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.298} {0.048} {4.103} {3.714} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.283} {0.000} {0.177} {} {4.386} {3.997} {} {1} {(855.60, 508.50) (862.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.177} {0.059} {4.388} {3.998} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.872} {} {5.019} {4.629} {} {8} {(877.20, 367.50) (882.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.022} {0.000} {0.871} {0.365} {5.041} {4.651} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U141} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.331} {} {5.275} {4.885} {} {1} {(721.20, 571.50) (728.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n150} {} {0.001} {0.000} {0.331} {0.027} {5.276} {4.886} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.389} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.389} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.577} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.211} {0.000} {2.233} {5.661} {1.398} {1.787} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.399}
    {-} {Setup} {1.464}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.885}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.267}
    {=} {Slack Time} {-0.382}
  END_SLK_CLC
  SLK -0.382
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.382} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.382} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.194} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.813} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.740} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.747} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.901} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.904} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.468} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.482} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.225} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.016} {0.000} {0.767} {0.564} {3.623} {3.241} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.278} {0.000} {0.343} {} {3.901} {3.519} {} {1} {(831.60, 571.50) (834.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.343} {0.041} {3.902} {3.520} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.200} {0.000} {0.298} {} {4.102} {3.720} {} {1} {(795.60, 574.50) (802.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.298} {0.048} {4.103} {3.722} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.283} {0.000} {0.177} {} {4.386} {4.004} {} {1} {(855.60, 508.50) (862.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.177} {0.059} {4.388} {4.006} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.872} {} {5.019} {4.637} {} {8} {(877.20, 367.50) (882.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.021} {0.000} {0.871} {0.365} {5.040} {4.659} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U12} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.324} {} {5.266} {4.884} {} {1} {(750.00, 550.50) (757.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n94} {} {0.001} {0.000} {0.324} {0.023} {5.267} {4.885} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.382} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.382} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.569} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.212} {0.000} {2.233} {5.661} {1.399} {1.781} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.401}
    {-} {Setup} {1.463}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.888}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.268}
    {=} {Slack Time} {-0.380}
  END_SLK_CLC
  SLK -0.380
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.380} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.380} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.193} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.814} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.741} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.749} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.903} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.905} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.469} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.484} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.226} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.016} {0.000} {0.767} {0.564} {3.623} {3.242} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.278} {0.000} {0.343} {} {3.901} {3.520} {} {1} {(831.60, 571.50) (834.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.343} {0.041} {3.902} {3.522} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.200} {0.000} {0.298} {} {4.102} {3.722} {} {1} {(795.60, 574.50) (802.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.298} {0.048} {4.103} {3.723} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.283} {0.000} {0.177} {} {4.386} {4.006} {} {1} {(855.60, 508.50) (862.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.177} {0.059} {4.388} {4.008} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.872} {} {5.019} {4.639} {} {8} {(877.20, 367.50) (882.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.019} {0.000} {0.872} {0.365} {5.038} {4.658} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U64} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.326} {} {5.267} {4.887} {} {1} {(838.80, 550.50) (846.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n118} {} {0.001} {0.000} {0.326} {0.024} {5.268} {4.888} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.380} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.380} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.567} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.213} {0.000} {2.233} {5.661} {1.401} {1.781} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.385}
    {-} {Setup} {1.465}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.869}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.243}
    {=} {Slack Time} {-0.374}
  END_SLK_CLC
  SLK -0.374
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.374} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.374} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.186} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.821} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.748} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.755} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.910} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.912} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.476} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.490} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.233} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.029} {0.000} {0.768} {0.564} {3.636} {3.262} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.304} {0.000} {0.364} {} {3.940} {3.566} {} {1} {(618.00, 691.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.364} {0.054} {3.941} {3.568} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {B} {v} {Y} {^} {} {AOI21X1} {0.167} {0.000} {0.280} {} {4.108} {3.734} {} {1} {(613.20, 571.50) (608.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.280} {0.040} {4.109} {3.735} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.169} {} {4.382} {4.008} {} {1} {(608.40, 508.50) (615.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.169} {0.056} {4.383} {4.010} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.607} {0.000} {0.846} {} {4.990} {4.616} {} {8} {(618.00, 367.50) (613.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.028} {0.000} {0.848} {0.351} {5.018} {4.644} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.319} {} {5.242} {4.868} {} {1} {(651.60, 610.50) (658.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n132} {} {0.001} {0.000} {0.319} {0.024} {5.243} {4.869} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.374} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.374} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.561} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.197} {0.000} {2.233} {5.661} {1.385} {1.758} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.516}
    {-} {Setup} {1.448}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.018}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.388}
    {=} {Slack Time} {-0.370}
  END_SLK_CLC
  SLK -0.370
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.370} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.370} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.183} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.824} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.751} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.758} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.913} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.915} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.479} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.494} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.236} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.020} {0.000} {0.767} {0.564} {3.627} {3.256} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.342} {} {3.902} {3.532} {} {1} {(922.80, 670.50) (925.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.342} {0.040} {3.904} {3.533} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.229} {0.000} {0.335} {} {4.133} {3.762} {} {1} {(956.40, 667.50) (963.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.335} {0.066} {4.135} {3.765} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.280} {0.000} {0.165} {} {4.416} {4.046} {} {1} {(1033.20, 508.50) (1040.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.165} {0.054} {4.417} {4.047} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.718} {0.000} {0.985} {} {5.135} {4.765} {} {8} {(1057.20, 394.50) (1062.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.009} {0.000} {0.985} {0.423} {5.145} {4.774} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U51} {A} {v} {Y} {^} {} {OAI21X1} {0.243} {0.000} {0.357} {} {5.387} {5.017} {} {1} {(949.20, 370.50) (956.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n112} {} {0.001} {0.000} {0.357} {0.025} {5.388} {5.018} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.370} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.370} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.558} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.329} {0.000} {2.237} {5.661} {1.516} {1.886} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.521}
    {-} {Setup} {1.449}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.021}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.385}
    {=} {Slack Time} {-0.363}
  END_SLK_CLC
  SLK -0.363
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.363} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.363} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.176} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.831} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.758} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.765} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.920} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.922} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.486} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.501} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.243} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.020} {0.000} {0.767} {0.564} {3.627} {3.263} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.342} {} {3.902} {3.539} {} {1} {(922.80, 670.50) (925.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.342} {0.040} {3.904} {3.540} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.229} {0.000} {0.335} {} {4.133} {3.769} {} {1} {(956.40, 667.50) (963.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.335} {0.066} {4.135} {3.772} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.280} {0.000} {0.165} {} {4.416} {4.053} {} {1} {(1033.20, 508.50) (1040.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.165} {0.054} {4.417} {4.054} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.718} {0.000} {0.985} {} {5.135} {4.772} {} {8} {(1057.20, 394.50) (1062.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.008} {0.000} {0.985} {0.423} {5.143} {4.780} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {A} {v} {Y} {^} {} {OAI21X1} {0.241} {0.000} {0.356} {} {5.384} {5.021} {} {1} {(1086.00, 391.50) (1093.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128} {} {0.001} {0.000} {0.356} {0.024} {5.385} {5.021} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.363} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.363} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.551} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.333} {0.000} {2.237} {5.661} {1.521} {1.884} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.394}
    {-} {Setup} {1.467}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.878}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.237}
    {=} {Slack Time} {-0.359}
  END_SLK_CLC
  SLK -0.359
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.359} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.359} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.172} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.835} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.762} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.770} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.924} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.926} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.490} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.505} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.247} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.029} {0.000} {0.768} {0.564} {3.636} {3.277} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.304} {0.000} {0.364} {} {3.940} {3.581} {} {1} {(618.00, 691.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.364} {0.054} {3.941} {3.582} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {B} {v} {Y} {^} {} {AOI21X1} {0.167} {0.000} {0.280} {} {4.108} {3.749} {} {1} {(613.20, 571.50) (608.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.280} {0.040} {4.109} {3.750} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.169} {} {4.382} {4.023} {} {1} {(608.40, 508.50) (615.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.169} {0.056} {4.383} {4.024} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.607} {0.000} {0.846} {} {4.990} {4.631} {} {8} {(618.00, 367.50) (613.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.027} {0.000} {0.848} {0.351} {5.017} {4.658} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.315} {} {5.236} {4.877} {} {1} {(646.80, 550.50) (654.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n92} {} {0.000} {0.000} {0.315} {0.021} {5.237} {4.878} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.359} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.359} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.546} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.207} {0.000} {2.233} {5.661} {1.394} {1.753} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.522}
    {-} {Setup} {1.454}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.017}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.375}
    {=} {Slack Time} {-0.358}
  END_SLK_CLC
  SLK -0.358
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.358} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.358} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.171} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.836} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.763} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.771} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.925} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.927} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.491} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.506} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.248} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.020} {0.000} {0.767} {0.564} {3.627} {3.268} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.342} {} {3.902} {3.544} {} {1} {(922.80, 670.50) (925.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.342} {0.040} {3.904} {3.546} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.229} {0.000} {0.335} {} {4.133} {3.775} {} {1} {(956.40, 667.50) (963.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.003} {0.000} {0.335} {0.066} {4.135} {3.777} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.280} {0.000} {0.165} {} {4.416} {4.058} {} {1} {(1033.20, 508.50) (1040.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.165} {0.054} {4.417} {4.059} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.718} {0.000} {0.985} {} {5.135} {4.777} {} {8} {(1057.20, 394.50) (1062.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.008} {0.000} {0.985} {0.423} {5.143} {4.785} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.348} {} {5.375} {5.017} {} {1} {(1119.60, 490.50) (1126.80, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n144} {} {0.000} {0.000} {0.348} {0.020} {5.375} {5.017} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.358} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.358} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.545} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.334} {0.000} {2.237} {5.661} {1.522} {1.880} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.460}
    {-} {Setup} {1.461}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.949}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.304}
    {=} {Slack Time} {-0.355}
  END_SLK_CLC
  SLK -0.355
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.355} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.355} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.168} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.839} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.766} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.774} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.928} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.930} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.494} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.509} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.251} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.027} {0.000} {0.768} {0.564} {3.633} {3.278} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.338} {} {3.904} {3.549} {} {1} {(793.20, 691.50) (795.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.338} {0.038} {3.905} {3.550} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.229} {0.000} {0.336} {} {4.134} {3.779} {} {1} {(793.20, 667.50) (800.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.336} {0.067} {4.136} {3.781} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.148} {} {4.405} {4.050} {} {1} {(805.20, 448.50) (812.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.148} {0.047} {4.406} {4.051} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.659} {0.000} {0.915} {} {5.065} {4.710} {} {8} {(807.60, 367.50) (812.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.012} {0.000} {0.915} {0.386} {5.076} {4.721} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U45} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.333} {} {5.304} {4.949} {} {1} {(699.60, 370.50) (706.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n109} {} {0.000} {0.000} {0.333} {0.021} {5.304} {4.949} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.355} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.355} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.542} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.273} {0.000} {2.235} {5.661} {1.460} {1.815} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.469}
    {-} {Setup} {1.460}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.959}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.313}
    {=} {Slack Time} {-0.354}
  END_SLK_CLC
  SLK -0.354
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.354} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.354} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.167} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.840} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.767} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.775} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.929} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.931} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.495} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.510} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.252} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.027} {0.000} {0.768} {0.564} {3.633} {3.279} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.338} {} {3.904} {3.550} {} {1} {(793.20, 691.50) (795.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.338} {0.038} {3.905} {3.551} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.229} {0.000} {0.336} {} {4.134} {3.780} {} {1} {(793.20, 667.50) (800.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.336} {0.067} {4.136} {3.782} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.148} {} {4.405} {4.051} {} {1} {(805.20, 448.50) (812.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.148} {0.047} {4.406} {4.052} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.659} {0.000} {0.915} {} {5.065} {4.710} {} {8} {(807.60, 367.50) (812.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.015} {0.000} {0.915} {0.386} {5.080} {4.725} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {OAI21X1} {0.232} {0.000} {0.337} {} {5.312} {4.958} {} {1} {(733.20, 430.50) (740.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n141} {} {0.001} {0.000} {0.337} {0.024} {5.313} {4.959} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.354} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.354} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.541} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.281} {0.000} {2.236} {5.661} {1.469} {1.823} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.477}
    {-} {Setup} {1.455}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.971}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.321}
    {=} {Slack Time} {-0.350}
  END_SLK_CLC
  SLK -0.350
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.350} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.350} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.163} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.844} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.772} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.779} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.933} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.935} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.499} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.514} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.256} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.027} {0.000} {0.768} {0.564} {3.633} {3.283} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.338} {} {3.904} {3.554} {} {1} {(793.20, 691.50) (795.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.338} {0.038} {3.905} {3.555} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.229} {0.000} {0.336} {} {4.134} {3.784} {} {1} {(793.20, 667.50) (800.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.336} {0.067} {4.136} {3.786} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.268} {0.000} {0.148} {} {4.405} {4.055} {} {1} {(805.20, 448.50) (812.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.148} {0.047} {4.406} {4.056} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.659} {0.000} {0.915} {} {5.065} {4.715} {} {8} {(807.60, 367.50) (812.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.012} {0.000} {0.915} {0.386} {5.076} {4.726} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U81} {A} {v} {Y} {^} {} {OAI21X1} {0.244} {0.000} {0.346} {} {5.320} {4.970} {} {1} {(730.80, 391.50) (738.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n125} {} {0.001} {0.000} {0.346} {0.029} {5.321} {4.971} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.350} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.350} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.537} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.289} {0.000} {2.236} {5.661} {1.477} {1.827} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.509}
    {-} {Setup} {1.458}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.001}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.302}
    {=} {Slack Time} {-0.301}
  END_SLK_CLC
  SLK -0.301
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.301} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.301} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.113} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.894} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.821} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.828} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.983} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.985} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.549} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.563} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.306} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.010} {0.000} {0.767} {0.564} {3.617} {3.316} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.345} {} {3.897} {3.597} {} {1} {(930.00, 571.50) (932.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.345} {0.042} {3.899} {3.598} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.224} {0.000} {0.327} {} {4.122} {3.822} {} {1} {(973.20, 574.50) (980.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.327} {0.062} {4.124} {3.824} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.149} {} {4.391} {4.091} {} {1} {(1040.40, 448.50) (1033.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.149} {0.047} {4.393} {4.092} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.653} {0.000} {0.900} {} {5.046} {4.746} {} {8} {(1033.20, 367.50) (1028.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.013} {0.000} {0.900} {0.380} {5.059} {4.758} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85} {A} {v} {Y} {^} {} {OAI21X1} {0.242} {0.000} {0.342} {} {5.301} {5.000} {} {1} {(1047.60, 430.50) (1054.80, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n127} {} {0.001} {0.000} {0.342} {0.029} {5.302} {5.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.301} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.301} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.488} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.322} {0.000} {2.237} {5.661} {1.509} {1.810} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.506}
    {-} {Setup} {1.461}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.995}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.294}
    {=} {Slack Time} {-0.299}
  END_SLK_CLC
  SLK -0.299
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.299} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.299} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.112} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.895} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.822} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.830} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.984} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.986} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.550} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.565} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.307} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.010} {0.000} {0.767} {0.564} {3.617} {3.318} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.345} {} {3.897} {3.598} {} {1} {(930.00, 571.50) (932.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.345} {0.042} {3.899} {3.599} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.224} {0.000} {0.327} {} {4.122} {3.823} {} {1} {(973.20, 574.50) (980.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.327} {0.062} {4.124} {3.825} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.149} {} {4.391} {4.092} {} {1} {(1040.40, 448.50) (1033.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.149} {0.047} {4.393} {4.094} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.653} {0.000} {0.900} {} {5.046} {4.747} {} {8} {(1033.20, 367.50) (1028.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.013} {0.000} {0.900} {0.380} {5.059} {4.760} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.336} {} {5.293} {4.994} {} {1} {(930.00, 430.50) (937.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n95} {} {0.001} {0.000} {0.336} {0.025} {5.294} {4.995} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.299} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.299} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.486} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.319} {0.000} {2.237} {5.661} {1.506} {1.805} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.452}
    {-} {Setup} {1.467}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.935}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.230}
    {=} {Slack Time} {-0.295}
  END_SLK_CLC
  SLK -0.295
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.295} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.295} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.108} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.899} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.826} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.833} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.988} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.990} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.554} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.569} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.311} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.029} {0.000} {0.768} {0.564} {3.636} {3.340} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.304} {0.000} {0.364} {} {3.940} {3.644} {} {1} {(618.00, 691.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.364} {0.054} {3.941} {3.646} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {B} {v} {Y} {^} {} {AOI21X1} {0.167} {0.000} {0.280} {} {4.108} {3.812} {} {1} {(613.20, 571.50) (608.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.280} {0.040} {4.109} {3.813} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.169} {} {4.382} {4.086} {} {1} {(608.40, 508.50) (615.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.169} {0.056} {4.383} {4.088} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.607} {0.000} {0.846} {} {4.990} {4.694} {} {8} {(618.00, 367.50) (613.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.021} {0.000} {0.848} {0.351} {5.011} {4.715} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43} {A} {v} {Y} {^} {} {OAI21X1} {0.219} {0.000} {0.315} {} {5.230} {4.935} {} {1} {(675.60, 430.50) (682.80, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n108} {} {0.000} {0.000} {0.315} {0.021} {5.230} {4.935} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.295} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.295} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.483} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.265} {0.000} {2.235} {5.661} {1.452} {1.748} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.484}
    {-} {Setup} {1.465}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.969}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.261}
    {=} {Slack Time} {-0.292}
  END_SLK_CLC
  SLK -0.292
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.292} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.292} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.105} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.902} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.829} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.836} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.991} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.993} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.557} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.572} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.314} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.016} {0.000} {0.767} {0.564} {3.623} {3.330} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.278} {0.000} {0.343} {} {3.901} {3.608} {} {1} {(831.60, 571.50) (834.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.343} {0.041} {3.902} {3.609} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.200} {0.000} {0.298} {} {4.102} {3.809} {} {1} {(795.60, 574.50) (802.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.298} {0.048} {4.103} {3.811} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.283} {0.000} {0.177} {} {4.386} {4.094} {} {1} {(855.60, 508.50) (862.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.177} {0.059} {4.388} {4.095} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.872} {} {5.019} {4.726} {} {8} {(877.20, 367.50) (882.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.012} {0.000} {0.872} {0.365} {5.031} {4.739} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U47} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.327} {} {5.260} {4.968} {} {1} {(829.20, 430.50) (822.00, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n110} {} {0.001} {0.000} {0.327} {0.025} {5.261} {4.969} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.292} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.292} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.480} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.296} {0.000} {2.237} {5.661} {1.484} {1.776} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.489}
    {-} {Setup} {1.464}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.975}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.263}
    {=} {Slack Time} {-0.288}
  END_SLK_CLC
  SLK -0.288
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.288} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.288} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.100} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.907} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.834} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.841} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.996} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {1.998} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.562} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.576} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.319} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.016} {0.000} {0.767} {0.564} {3.623} {3.335} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.278} {0.000} {0.343} {} {3.901} {3.613} {} {1} {(831.60, 571.50) (834.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.343} {0.041} {3.902} {3.614} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.200} {0.000} {0.298} {} {4.102} {3.814} {} {1} {(795.60, 574.50) (802.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.298} {0.048} {4.103} {3.816} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.283} {0.000} {0.177} {} {4.386} {4.098} {} {1} {(855.60, 508.50) (862.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.177} {0.059} {4.388} {4.100} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.872} {} {5.019} {4.731} {} {8} {(877.20, 367.50) (882.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.010} {0.000} {0.872} {0.365} {5.029} {4.741} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {A} {v} {Y} {^} {} {OAI21X1} {0.233} {0.000} {0.330} {} {5.262} {4.974} {} {1} {(846.00, 370.50) (853.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n126} {} {0.001} {0.000} {0.330} {0.026} {5.263} {4.975} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.288} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.288} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.475} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.302} {0.000} {2.237} {5.661} {1.489} {1.777} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.519}
    {-} {Setup} {1.462}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.007}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.292}
    {=} {Slack Time} {-0.286}
  END_SLK_CLC
  SLK -0.286
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.286} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.286} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.098} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.909} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.836} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.843} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {1.998} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {2.000} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.564} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.578} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.321} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.010} {0.000} {0.767} {0.564} {3.617} {3.331} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.345} {} {3.897} {3.612} {} {1} {(930.00, 571.50) (932.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.345} {0.042} {3.899} {3.613} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.224} {0.000} {0.327} {} {4.122} {3.837} {} {1} {(973.20, 574.50) (980.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.327} {0.062} {4.124} {3.839} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.149} {} {4.391} {4.106} {} {1} {(1040.40, 448.50) (1033.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.149} {0.047} {4.393} {4.107} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.653} {0.000} {0.900} {} {5.046} {4.761} {} {8} {(1033.20, 367.50) (1028.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.013} {0.000} {0.900} {0.380} {5.059} {4.774} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U49} {A} {v} {Y} {^} {} {OAI21X1} {0.232} {0.000} {0.334} {} {5.291} {5.006} {} {1} {(985.20, 391.50) (992.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n111} {} {0.001} {0.000} {0.334} {0.024} {5.292} {5.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.286} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.286} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.473} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.332} {0.000} {2.237} {5.661} {1.519} {1.804} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.459}
    {-} {Setup} {1.467}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.943}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.225}
    {=} {Slack Time} {-0.282}
  END_SLK_CLC
  SLK -0.282
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.282} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.282} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.095} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.912} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.839} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.846} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {2.001} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {2.003} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.567} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.582} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.324} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.029} {0.000} {0.768} {0.564} {3.636} {3.353} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.304} {0.000} {0.364} {} {3.940} {3.657} {} {1} {(618.00, 691.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.364} {0.054} {3.941} {3.659} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {B} {v} {Y} {^} {} {AOI21X1} {0.167} {0.000} {0.280} {} {4.108} {3.825} {} {1} {(613.20, 571.50) (608.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.280} {0.040} {4.109} {3.826} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.169} {} {4.382} {4.099} {} {1} {(608.40, 508.50) (615.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.169} {0.056} {4.383} {4.101} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.607} {0.000} {0.846} {} {4.990} {4.707} {} {8} {(618.00, 367.50) (613.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.012} {0.000} {0.847} {0.351} {5.002} {4.720} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.317} {} {5.225} {4.942} {} {1} {(649.20, 370.50) (656.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n124} {} {0.001} {0.000} {0.317} {0.023} {5.225} {4.943} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.282} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.282} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.470} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.272} {0.000} {2.235} {5.661} {1.459} {1.742} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.521}
    {-} {Setup} {1.464}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.008}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.289}
    {=} {Slack Time} {-0.281}
  END_SLK_CLC
  SLK -0.281
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.281} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.281} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.094} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.913} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.840} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.848} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {2.002} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {2.004} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.568} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.583} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.325} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.010} {0.000} {0.767} {0.564} {3.617} {3.336} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.345} {} {3.897} {3.616} {} {1} {(930.00, 571.50) (932.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.345} {0.042} {3.899} {3.617} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.224} {0.000} {0.327} {} {4.122} {3.841} {} {1} {(973.20, 574.50) (980.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.327} {0.062} {4.124} {3.843} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.149} {} {4.391} {4.110} {} {1} {(1040.40, 448.50) (1033.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.149} {0.047} {4.393} {4.112} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.653} {0.000} {0.900} {} {5.046} {4.765} {} {8} {(1033.20, 367.50) (1028.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.014} {0.000} {0.900} {0.380} {5.060} {4.779} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.331} {} {5.288} {5.007} {} {1} {(1095.60, 451.50) (1102.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n143} {} {0.001} {0.000} {0.331} {0.022} {5.289} {5.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.281} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.281} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.468} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.334} {0.000} {2.237} {5.661} {1.521} {1.802} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.500}
    {-} {Setup} {1.466}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.985}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.261}
    {=} {Slack Time} {-0.277}
  END_SLK_CLC
  SLK -0.277
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.277} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.277} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.089} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.918} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.845} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.852} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {2.007} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {2.009} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.573} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.587} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.330} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.016} {0.000} {0.767} {0.564} {3.623} {3.346} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.278} {0.000} {0.343} {} {3.901} {3.624} {} {1} {(831.60, 571.50) (834.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.343} {0.041} {3.902} {3.625} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.200} {0.000} {0.298} {} {4.102} {3.825} {} {1} {(795.60, 574.50) (802.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.298} {0.048} {4.103} {3.827} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.283} {0.000} {0.177} {} {4.386} {4.110} {} {1} {(855.60, 508.50) (862.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.177} {0.059} {4.388} {4.111} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.872} {} {5.019} {4.742} {} {8} {(877.20, 367.50) (882.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.015} {0.000} {0.872} {0.365} {5.034} {4.757} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U119} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.324} {} {5.260} {4.984} {} {1} {(872.40, 430.50) (879.60, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n142} {} {0.001} {0.000} {0.324} {0.023} {5.261} {4.985} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.277} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.277} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.464} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.313} {0.000} {2.237} {5.661} {1.500} {1.777} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.469}
    {-} {Setup} {1.466}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.953}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.223}
    {=} {Slack Time} {-0.270}
  END_SLK_CLC
  SLK -0.270
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.270} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.270} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.083} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.924} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.851} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.858} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {2.013} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {2.015} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.579} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.594} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.336} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.029} {0.000} {0.768} {0.564} {3.636} {3.365} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.304} {0.000} {0.364} {} {3.940} {3.669} {} {1} {(618.00, 691.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.364} {0.054} {3.941} {3.671} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {B} {v} {Y} {^} {} {AOI21X1} {0.167} {0.000} {0.280} {} {4.108} {3.837} {} {1} {(613.20, 571.50) (608.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.280} {0.040} {4.109} {3.838} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.169} {} {4.382} {4.112} {} {1} {(608.40, 508.50) (615.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.169} {0.056} {4.383} {4.113} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.607} {0.000} {0.846} {} {4.990} {4.719} {} {8} {(618.00, 367.50) (613.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.004} {0.000} {0.847} {0.351} {4.993} {4.723} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.322} {} {5.223} {4.952} {} {1} {(610.80, 391.50) (618.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n140} {} {0.001} {0.000} {0.322} {0.026} {5.223} {4.953} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.270} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.270} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.458} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.281} {0.000} {2.236} {5.661} {1.469} {1.739} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.500}
    {-} {Setup} {1.470}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.980}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.214}
    {=} {Slack Time} {-0.234}
  END_SLK_CLC
  SLK -0.234
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.234} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.234} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.047} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.960} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.887} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.894} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {2.049} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {2.051} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.615} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.630} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.372} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.049} {0.000} {0.768} {0.564} {3.655} {3.421} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.338} {} {3.926} {3.692} {} {1} {(442.80, 511.50) (445.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.338} {0.038} {3.927} {3.692} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.247} {} {4.101} {3.866} {} {1} {(447.60, 487.50) (440.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.247} {0.034} {4.101} {3.867} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.318} {0.000} {0.163} {} {4.420} {4.185} {} {1} {(428.40, 511.50) (423.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.163} {0.053} {4.421} {4.186} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.565} {0.000} {0.781} {} {4.986} {4.752} {} {8} {(418.80, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.006} {0.000} {0.781} {0.319} {4.992} {4.758} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.305} {} {5.213} {4.979} {} {1} {(433.20, 430.50) (440.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n121} {} {0.001} {0.000} {0.305} {0.026} {5.214} {4.980} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.234} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.234} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.422} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.313} {0.000} {2.237} {5.661} {1.500} {1.734} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.507}
    {-} {Setup} {1.471}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.986}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.219}
    {=} {Slack Time} {-0.233}
  END_SLK_CLC
  SLK -0.233
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.233} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.233} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.045} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.962} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.889} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.896} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {2.051} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {2.053} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.617} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.631} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.374} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.049} {0.000} {0.768} {0.564} {3.655} {3.422} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.338} {} {3.926} {3.693} {} {1} {(442.80, 511.50) (445.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.338} {0.038} {3.927} {3.694} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.247} {} {4.101} {3.868} {} {1} {(447.60, 487.50) (440.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.247} {0.034} {4.101} {3.869} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.318} {0.000} {0.163} {} {4.420} {4.187} {} {1} {(428.40, 511.50) (423.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.163} {0.053} {4.421} {4.188} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.565} {0.000} {0.781} {} {4.986} {4.753} {} {8} {(418.80, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.013} {0.000} {0.781} {0.319} {4.999} {4.766} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.304} {} {5.219} {4.986} {} {1} {(392.40, 430.50) (385.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n105} {} {0.001} {0.000} {0.304} {0.025} {5.219} {4.986} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.233} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.233} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.420} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.320} {0.000} {2.237} {5.661} {1.507} {1.740} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.489}
    {-} {Setup} {1.467}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.972}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.195}
    {=} {Slack Time} {-0.223}
  END_SLK_CLC
  SLK -0.223
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.223} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.223} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.036} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.971} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.898} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.905} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {2.060} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {2.062} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.626} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.641} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.383} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.034} {0.000} {0.768} {0.564} {3.641} {3.417} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {A} {^} {Y} {v} {} {AOI22X1} {0.225} {0.000} {0.365} {} {3.866} {3.643} {} {1} {(512.40, 694.50) (517.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.002} {0.000} {0.365} {0.057} {3.868} {3.645} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {B} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.310} {} {4.061} {3.837} {} {1} {(505.20, 571.50) (500.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.002} {0.000} {0.310} {0.054} {4.063} {3.839} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.261} {0.000} {0.145} {} {4.323} {4.100} {} {1} {(514.80, 448.50) (522.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.145} {0.046} {4.325} {4.101} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.863} {} {4.943} {4.719} {} {8} {(524.40, 367.50) (519.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.028} {0.000} {0.864} {0.359} {4.971} {4.748} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.321} {} {5.195} {4.971} {} {1} {(567.60, 571.50) (560.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n131} {} {0.001} {0.000} {0.321} {0.023} {5.195} {4.972} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.223} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.223} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.411} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.301} {0.000} {2.237} {5.661} {1.489} {1.712} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.470}
    {-} {Setup} {1.466}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.954}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.177}
    {=} {Slack Time} {-0.223}
  END_SLK_CLC
  SLK -0.223
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.223} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.223} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.036} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.971} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.898} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.906} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {2.060} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {2.062} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.626} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.641} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.383} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.034} {0.000} {0.768} {0.564} {3.641} {3.418} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {A} {^} {Y} {v} {} {AOI22X1} {0.225} {0.000} {0.365} {} {3.866} {3.643} {} {1} {(512.40, 694.50) (517.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.002} {0.000} {0.365} {0.057} {3.868} {3.645} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {B} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.310} {} {4.061} {3.837} {} {1} {(505.20, 571.50) (500.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.002} {0.000} {0.310} {0.054} {4.063} {3.840} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.261} {0.000} {0.145} {} {4.323} {4.100} {} {1} {(514.80, 448.50) (522.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.145} {0.046} {4.325} {4.101} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.863} {} {4.943} {4.720} {} {8} {(524.40, 367.50) (519.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.007} {0.000} {0.863} {0.359} {4.950} {4.727} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.323} {} {5.177} {4.953} {} {1} {(546.00, 391.50) (553.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n123} {} {0.001} {0.000} {0.323} {0.024} {5.177} {4.954} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.223} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.223} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.410} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.283} {0.000} {2.236} {5.661} {1.470} {1.693} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.512}
    {-} {Setup} {1.471}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.991}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.214}
    {=} {Slack Time} {-0.223}
  END_SLK_CLC
  SLK -0.223
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.223} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.223} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.036} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.971} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.898} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.906} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {2.060} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {2.062} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.626} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.641} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.383} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.049} {0.000} {0.768} {0.564} {3.655} {3.432} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.338} {} {3.926} {3.703} {} {1} {(442.80, 511.50) (445.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.338} {0.038} {3.927} {3.704} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.247} {} {4.101} {3.877} {} {1} {(447.60, 487.50) (440.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.247} {0.034} {4.101} {3.878} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.318} {0.000} {0.163} {} {4.420} {4.196} {} {1} {(428.40, 511.50) (423.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.163} {0.053} {4.421} {4.198} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.565} {0.000} {0.781} {} {4.986} {4.763} {} {8} {(418.80, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.011} {0.000} {0.781} {0.319} {4.997} {4.774} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109} {A} {v} {Y} {^} {} {OAI21X1} {0.216} {0.000} {0.301} {} {5.213} {4.990} {} {1} {(404.40, 451.50) (411.60, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n137} {} {0.001} {0.000} {0.301} {0.023} {5.214} {4.991} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.223} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.223} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.410} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.324} {0.000} {2.237} {5.661} {1.512} {1.735} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.477}
    {-} {Setup} {1.467}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.961}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.184}
    {=} {Slack Time} {-0.223}
  END_SLK_CLC
  SLK -0.223
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.223} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.223} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.036} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.971} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.899} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.906} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {2.060} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {2.062} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.626} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.641} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.383} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.034} {0.000} {0.768} {0.564} {3.641} {3.418} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {A} {^} {Y} {v} {} {AOI22X1} {0.225} {0.000} {0.365} {} {3.866} {3.643} {} {1} {(512.40, 694.50) (517.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.002} {0.000} {0.365} {0.057} {3.868} {3.645} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {B} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.310} {} {4.061} {3.838} {} {1} {(505.20, 571.50) (500.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.002} {0.000} {0.310} {0.054} {4.063} {3.840} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.261} {0.000} {0.145} {} {4.323} {4.100} {} {1} {(514.80, 448.50) (522.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.145} {0.046} {4.325} {4.102} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.863} {} {4.943} {4.720} {} {8} {(524.40, 367.50) (519.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.017} {0.000} {0.864} {0.359} {4.960} {4.737} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U113} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.321} {} {5.183} {4.960} {} {1} {(560.40, 451.50) (567.60, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n139} {} {0.000} {0.000} {0.321} {0.022} {5.184} {4.961} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.223} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.223} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.410} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.290} {0.000} {2.236} {5.661} {1.477} {1.700} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.487}
    {-} {Setup} {1.467}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.971}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.193}
    {=} {Slack Time} {-0.222}
  END_SLK_CLC
  SLK -0.222
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.222} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.222} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.035} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.972} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.899} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.906} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {2.061} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {2.063} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.627} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.642} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.384} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.034} {0.000} {0.768} {0.564} {3.641} {3.418} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {A} {^} {Y} {v} {} {AOI22X1} {0.225} {0.000} {0.365} {} {3.866} {3.644} {} {1} {(512.40, 694.50) (517.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.002} {0.000} {0.365} {0.057} {3.868} {3.646} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {B} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.310} {} {4.061} {3.838} {} {1} {(505.20, 571.50) (500.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.002} {0.000} {0.310} {0.054} {4.063} {3.840} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.261} {0.000} {0.145} {} {4.323} {4.101} {} {1} {(514.80, 448.50) (522.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.145} {0.046} {4.325} {4.102} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.863} {} {4.943} {4.721} {} {8} {(524.40, 367.50) (519.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.025} {0.000} {0.864} {0.359} {4.968} {4.746} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U6} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.322} {} {5.193} {4.970} {} {1} {(529.20, 550.50) (522.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n91} {} {0.001} {0.000} {0.322} {0.023} {5.193} {4.971} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.222} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.222} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.410} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.300} {0.000} {2.237} {5.661} {1.487} {1.710} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.502}
    {-} {Setup} {1.467}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.984}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.206}
    {=} {Slack Time} {-0.221}
  END_SLK_CLC
  SLK -0.221
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.221} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.221} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.034} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.973} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.900} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.908} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {2.062} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {2.064} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.628} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.643} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.385} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.041} {0.000} {0.768} {0.564} {3.648} {3.426} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.194} {0.000} {0.341} {} {3.842} {3.620} {} {1} {(476.40, 694.50) (481.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.341} {0.039} {3.842} {3.621} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.239} {0.000} {0.350} {} {4.081} {3.860} {} {1} {(471.60, 667.50) (464.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.004} {0.000} {0.350} {0.073} {4.085} {3.864} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.275} {0.000} {0.154} {} {4.360} {4.139} {} {1} {(430.80, 448.50) (423.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.154} {0.050} {4.362} {4.141} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.614} {0.000} {0.848} {} {4.976} {4.755} {} {8} {(430.80, 367.50) (426.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.003} {0.000} {0.848} {0.353} {4.979} {4.758} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.320} {} {5.205} {4.983} {} {1} {(440.40, 391.50) (447.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n122} {} {0.001} {0.000} {0.320} {0.024} {5.206} {4.984} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.221} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.221} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.409} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.314} {0.000} {2.237} {5.661} {1.502} {1.723} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.523}
    {-} {Setup} {1.471}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.002}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.222}
    {=} {Slack Time} {-0.220}
  END_SLK_CLC
  SLK -0.220
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.220} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.220} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.032} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.975} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.902} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.909} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {2.063} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {2.066} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.630} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.644} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.387} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.049} {0.000} {0.768} {0.564} {3.655} {3.435} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.338} {} {3.926} {3.706} {} {1} {(442.80, 511.50) (445.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.338} {0.038} {3.927} {3.707} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.247} {} {4.101} {3.881} {} {1} {(447.60, 487.50) (440.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.247} {0.034} {4.101} {3.882} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.318} {0.000} {0.163} {} {4.420} {4.200} {} {1} {(428.40, 511.50) (423.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.163} {0.053} {4.421} {4.201} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.565} {0.000} {0.781} {} {4.986} {4.766} {} {8} {(418.80, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.020} {0.000} {0.781} {0.319} {5.006} {4.786} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U54} {A} {v} {Y} {^} {} {OAI21X1} {0.215} {0.000} {0.300} {} {5.221} {5.001} {} {1} {(358.80, 610.50) (366.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n113} {} {0.001} {0.000} {0.300} {0.023} {5.222} {5.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.220} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.220} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.407} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.336} {0.000} {2.237} {5.661} {1.523} {1.743} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.517}
    {-} {Setup} {1.471}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.996}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.213}
    {=} {Slack Time} {-0.217}
  END_SLK_CLC
  SLK -0.217
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.217} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.217} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.029} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.978} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.905} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.912} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {2.067} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {2.069} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.633} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.647} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.390} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.049} {0.000} {0.768} {0.564} {3.655} {3.438} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.338} {} {3.926} {3.709} {} {1} {(442.80, 511.50) (445.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.338} {0.038} {3.927} {3.710} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.247} {} {4.101} {3.884} {} {1} {(447.60, 487.50) (440.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.247} {0.034} {4.101} {3.885} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.318} {0.000} {0.163} {} {4.420} {4.203} {} {1} {(428.40, 511.50) (423.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.163} {0.053} {4.421} {4.204} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.565} {0.000} {0.781} {} {4.986} {4.769} {} {8} {(418.80, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.015} {0.000} {0.782} {0.319} {5.001} {4.784} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2} {A} {v} {Y} {^} {} {OAI21X1} {0.212} {0.000} {0.298} {} {5.213} {4.996} {} {1} {(394.80, 511.50) (402.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n89} {} {0.000} {0.000} {0.298} {0.022} {5.213} {4.996} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.217} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.217} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.404} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.330} {0.000} {2.237} {5.661} {1.517} {1.734} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.524}
    {-} {Setup} {1.471}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.003}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.217}
    {=} {Slack Time} {-0.214}
  END_SLK_CLC
  SLK -0.214
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.214} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.214} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.027} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.980} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.907} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.914} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {2.069} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {2.071} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.635} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.650} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.392} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.049} {0.000} {0.768} {0.564} {3.655} {3.441} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.338} {} {3.926} {3.712} {} {1} {(442.80, 511.50) (445.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.338} {0.038} {3.927} {3.712} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.247} {} {4.101} {3.886} {} {1} {(447.60, 487.50) (440.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.247} {0.034} {4.101} {3.887} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.318} {0.000} {0.163} {} {4.420} {4.205} {} {1} {(428.40, 511.50) (423.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.163} {0.053} {4.421} {4.206} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.565} {0.000} {0.781} {} {4.986} {4.771} {} {8} {(418.80, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.018} {0.000} {0.782} {0.319} {5.004} {4.790} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U19} {A} {v} {Y} {^} {} {OAI21X1} {0.212} {0.000} {0.299} {} {5.217} {5.002} {} {1} {(390.00, 571.50) (397.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n97} {} {0.001} {0.000} {0.299} {0.022} {5.217} {5.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.214} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.214} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.402} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.337} {0.000} {2.237} {5.661} {1.524} {1.738} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.490}
    {-} {Setup} {1.466}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.974}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.186}
    {=} {Slack Time} {-0.212}
  END_SLK_CLC
  SLK -0.212
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.212} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.212} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.025} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.982} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.909} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.917} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {2.071} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {2.073} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.637} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.652} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.394} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.034} {0.000} {0.768} {0.564} {3.641} {3.429} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {A} {^} {Y} {v} {} {AOI22X1} {0.225} {0.000} {0.365} {} {3.866} {3.654} {} {1} {(512.40, 694.50) (517.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n226} {} {0.002} {0.000} {0.365} {0.057} {3.868} {3.656} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {B} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.310} {} {4.061} {3.848} {} {1} {(505.20, 571.50) (500.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n230} {} {0.002} {0.000} {0.310} {0.054} {4.063} {3.850} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {A} {^} {Y} {^} {} {OR2X1} {0.261} {0.000} {0.145} {} {4.323} {4.111} {} {1} {(514.80, 448.50) (522.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.145} {0.046} {4.325} {4.112} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.863} {} {4.943} {4.731} {} {8} {(524.40, 367.50) (519.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.017} {0.000} {0.864} {0.359} {4.960} {4.747} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U41} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.323} {} {5.186} {4.973} {} {1} {(555.60, 430.50) (548.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n107} {} {0.001} {0.000} {0.323} {0.024} {5.186} {4.974} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.212} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.212} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.400} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.303} {0.000} {2.237} {5.661} {1.490} {1.703} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.523}
    {-} {Setup} {1.469}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.004}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.214}
    {=} {Slack Time} {-0.210}
  END_SLK_CLC
  SLK -0.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.210} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.210} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.023} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.984} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.911} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.919} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {2.073} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {2.075} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.639} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.654} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.396} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.041} {0.000} {0.768} {0.564} {3.648} {3.437} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.194} {0.000} {0.341} {} {3.842} {3.631} {} {1} {(476.40, 694.50) (481.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.341} {0.039} {3.842} {3.632} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.239} {0.000} {0.350} {} {4.081} {3.871} {} {1} {(471.60, 667.50) (464.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.004} {0.000} {0.350} {0.073} {4.085} {3.875} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.275} {0.000} {0.154} {} {4.360} {4.150} {} {1} {(430.80, 448.50) (423.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.154} {0.050} {4.362} {4.152} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.614} {0.000} {0.848} {} {4.976} {4.766} {} {8} {(430.80, 367.50) (426.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.017} {0.000} {0.849} {0.353} {4.993} {4.783} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U4} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.316} {} {5.214} {5.004} {} {1} {(361.20, 511.50) (368.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n90} {} {0.000} {0.000} {0.316} {0.022} {5.214} {5.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.210} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.210} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.398} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.335} {0.000} {2.237} {5.661} {1.523} {1.733} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.522}
    {-} {Setup} {1.469}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.003}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.213}
    {=} {Slack Time} {-0.210}
  END_SLK_CLC
  SLK -0.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.210} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.210} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.023} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.984} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.927} {0.000} {0.444} {} {2.122} {1.912} {} {4} {(1076.40, 733.50) (1052.40, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.444} {0.156} {2.129} {1.919} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.188} {} {2.283} {2.073} {} {2} {(1026.00, 550.50) (1023.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.069} {2.285} {2.075} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.564} {0.000} {0.804} {} {2.849} {2.639} {} {8} {(985.20, 553.50) (987.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.015} {0.000} {0.804} {0.311} {2.864} {2.654} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.742} {0.000} {0.766} {} {3.606} {3.396} {} {11} {(920.40, 547.50) (925.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.041} {0.000} {0.768} {0.564} {3.648} {3.438} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.194} {0.000} {0.341} {} {3.842} {3.632} {} {1} {(476.40, 694.50) (481.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.341} {0.039} {3.842} {3.632} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.239} {0.000} {0.350} {} {4.081} {3.871} {} {1} {(471.60, 667.50) (464.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.004} {0.000} {0.350} {0.073} {4.085} {3.875} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.275} {0.000} {0.154} {} {4.360} {4.150} {} {1} {(430.80, 448.50) (423.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.154} {0.050} {4.362} {4.152} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.614} {0.000} {0.848} {} {4.976} {4.766} {} {8} {(430.80, 367.50) (426.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.016} {0.000} {0.849} {0.353} {4.992} {4.782} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.316} {} {5.213} {5.003} {} {1} {(366.00, 451.50) (358.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n138} {} {0.000} {0.000} {0.316} {0.022} {5.213} {5.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.210} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.210} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.397} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.334} {0.000} {2.237} {5.661} {1.522} {1.732} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[2]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.376}
    {-} {Setup} {0.025}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.301}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.397}
    {=} {Slack Time} {-0.096}
  END_SLK_CLC
  SLK -0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.096} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.096} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.092} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.984} {0.000} {2.180} {5.661} {1.171} {1.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.925} {0.000} {0.372} {} {2.096} {2.000} {} {3} {(975.60, 1033.50) (951.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.001} {0.000} {0.372} {0.123} {2.097} {2.002} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.365} {0.000} {0.377} {} {2.463} {2.367} {} {3} {(958.80, 1057.50) (961.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.377} {0.121} {2.466} {2.371} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.498} {0.000} {0.546} {} {2.964} {2.869} {} {4} {(889.20, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.005} {0.000} {0.546} {0.164} {2.969} {2.873} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.147} {0.000} {0.163} {} {3.116} {3.021} {} {1} {(793.20, 1030.50) (795.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.163} {0.028} {3.116} {3.021} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.488} {0.000} {0.560} {} {3.604} {3.508} {} {3} {(798.00, 1033.50) (800.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.006} {0.000} {0.560} {0.169} {3.610} {3.514} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.365} {0.000} {0.094} {} {3.975} {3.880} {} {1} {(687.60, 934.50) (692.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.094} {0.033} {3.976} {3.880} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.290} {0.000} {0.509} {} {4.266} {4.170} {} {4} {(690.00, 907.50) (687.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.003} {0.000} {0.509} {0.148} {4.269} {4.173} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.247} {0.000} {0.209} {} {4.516} {4.420} {} {1} {(690.00, 868.50) (687.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.209} {0.019} {4.516} {4.420} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC21_n58} {A} {v} {Y} {v} {} {BUFX2} {0.532} {0.000} {0.488} {} {5.048} {4.952} {} {8} {(675.60, 874.50) (670.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN21_n58} {} {0.012} {0.000} {0.488} {0.365} {5.060} {4.964} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {D} {v} {Y} {^} {} {AOI22X1} {0.220} {0.000} {0.330} {} {5.280} {5.184} {} {1} {(550.80, 850.50) (548.40, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n51} {} {0.001} {0.000} {0.330} {0.043} {5.281} {5.185} {} {} {} 
    INST {I0/LD/T_SR_1/U33} {C} {^} {Y} {v} {} {OAI21X1} {0.115} {0.000} {0.225} {} {5.396} {5.300} {} {1} {(459.60, 817.50) (459.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n42} {} {0.001} {0.000} {0.225} {0.031} {5.397} {5.301} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.096} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.096} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.283} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.189} {0.000} {1.401} {5.661} {0.376} {0.472} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.196}
    {-} {Setup} {0.562}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.584}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.679}
    {=} {Slack Time} {-0.094}
  END_SLK_CLC
  SLK -0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.094} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.094} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.093} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.009} {0.000} {2.180} {5.661} {1.196} {1.102} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.179} {0.000} {0.819} {} {2.376} {2.281} {} {2} {(1098.00, 673.50) (1122.00, 661.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.001} {0.000} {0.819} {0.297} {2.377} {2.283} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.593} {0.000} {0.535} {} {2.970} {2.876} {} {3} {(1138.80, 493.50) (1141.20, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.002} {0.000} {0.535} {0.134} {2.972} {2.878} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.400} {0.000} {0.352} {} {3.372} {3.277} {} {2} {(1141.20, 610.50) (1138.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.001} {0.000} {0.352} {0.097} {3.373} {3.279} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.341} {0.000} {0.342} {} {3.714} {3.620} {} {2} {(1143.60, 694.50) (1141.20, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.001} {0.000} {0.342} {0.095} {3.716} {3.621} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.257} {0.000} {0.237} {} {3.973} {3.879} {} {1} {(1138.80, 724.50) (1136.40, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.002} {0.000} {0.237} {0.066} {3.975} {3.881} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.534} {0.000} {0.692} {} {4.510} {4.415} {} {5} {(1129.20, 790.50) (1138.80, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.005} {0.000} {0.692} {0.254} {4.515} {4.420} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.371} {0.000} {0.251} {} {4.886} {4.791} {} {2} {(1148.40, 850.50) (1141.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.000} {0.000} {0.251} {0.086} {4.886} {4.791} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {v} {} {XOR2X1} {0.343} {0.000} {0.301} {} {5.228} {5.134} {} {2} {(1131.60, 850.50) (1124.40, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.003} {0.000} {0.301} {0.111} {5.232} {5.138} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U19} {B} {v} {Y} {^} {} {XOR2X1} {0.217} {0.000} {0.154} {} {5.449} {5.355} {} {1} {(1095.60, 871.50) (1088.40, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n21} {} {0.001} {0.000} {0.154} {0.034} {5.450} {5.356} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.093} {0.000} {0.112} {} {5.544} {5.449} {} {1} {(1076.40, 844.50) (1074.00, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n19} {} {0.001} {0.000} {0.112} {0.032} {5.544} {5.450} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.134} {0.000} {0.152} {} {5.678} {5.583} {} {1} {(1090.80, 847.50) (1088.40, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/N5} {} {0.001} {0.000} {0.152} {0.047} {5.679} {5.584} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.094} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.094} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.282} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.009} {0.000} {2.180} {5.661} {1.196} {1.291} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[0]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.350}
    {-} {Setup} {0.022}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.278}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.349}
    {=} {Slack Time} {-0.071}
  END_SLK_CLC
  SLK -0.071
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.071} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.071} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.116} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.984} {0.000} {2.180} {5.661} {1.171} {1.100} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.925} {0.000} {0.372} {} {2.096} {2.025} {} {3} {(975.60, 1033.50) (951.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.001} {0.000} {0.372} {0.123} {2.097} {2.026} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.365} {0.000} {0.377} {} {2.463} {2.392} {} {3} {(958.80, 1057.50) (961.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.377} {0.121} {2.466} {2.395} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.498} {0.000} {0.546} {} {2.964} {2.893} {} {4} {(889.20, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.005} {0.000} {0.546} {0.164} {2.969} {2.898} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.147} {0.000} {0.163} {} {3.116} {3.045} {} {1} {(793.20, 1030.50) (795.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.163} {0.028} {3.116} {3.045} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.488} {0.000} {0.560} {} {3.604} {3.533} {} {3} {(798.00, 1033.50) (800.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.006} {0.000} {0.560} {0.169} {3.610} {3.539} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.365} {0.000} {0.094} {} {3.975} {3.904} {} {1} {(687.60, 934.50) (692.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.094} {0.033} {3.976} {3.905} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.290} {0.000} {0.509} {} {4.266} {4.195} {} {4} {(690.00, 907.50) (687.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.003} {0.000} {0.509} {0.148} {4.269} {4.198} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.247} {0.000} {0.209} {} {4.516} {4.445} {} {1} {(690.00, 868.50) (687.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.209} {0.019} {4.516} {4.445} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC21_n58} {A} {v} {Y} {v} {} {BUFX2} {0.532} {0.000} {0.488} {} {5.048} {4.976} {} {8} {(675.60, 874.50) (670.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN21_n58} {} {0.013} {0.000} {0.488} {0.365} {5.061} {4.989} {} {} {} 
    INST {I0/LD/T_SR_1/U22} {D} {v} {Y} {^} {} {AOI22X1} {0.188} {0.000} {0.196} {} {5.248} {5.177} {} {1} {(450.00, 871.50) (452.40, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n59} {} {0.001} {0.000} {0.196} {0.027} {5.249} {5.177} {} {} {} 
    INST {I0/LD/T_SR_1/U21} {C} {^} {Y} {v} {} {OAI21X1} {0.100} {0.000} {0.218} {} {5.348} {5.277} {} {1} {(428.40, 877.50) (428.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n48} {} {0.001} {0.000} {0.218} {0.026} {5.349} {5.278} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.071} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.071} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.259} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.162} {0.000} {1.414} {5.661} {0.350} {0.421} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[1]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.354}
    {-} {Setup} {0.012}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.292}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.348}
    {=} {Slack Time} {-0.056}
  END_SLK_CLC
  SLK -0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.056} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.056} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.131} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.984} {0.000} {2.180} {5.661} {1.171} {1.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.925} {0.000} {0.372} {} {2.096} {2.040} {} {3} {(975.60, 1033.50) (951.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.001} {0.000} {0.372} {0.123} {2.097} {2.041} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.365} {0.000} {0.377} {} {2.463} {2.407} {} {3} {(958.80, 1057.50) (961.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.377} {0.121} {2.466} {2.410} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.498} {0.000} {0.546} {} {2.964} {2.908} {} {4} {(889.20, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.005} {0.000} {0.546} {0.164} {2.969} {2.913} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.147} {0.000} {0.163} {} {3.116} {3.060} {} {1} {(793.20, 1030.50) (795.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.163} {0.028} {3.116} {3.060} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.488} {0.000} {0.560} {} {3.604} {3.548} {} {3} {(798.00, 1033.50) (800.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.006} {0.000} {0.560} {0.169} {3.610} {3.554} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.365} {0.000} {0.094} {} {3.975} {3.919} {} {1} {(687.60, 934.50) (692.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.094} {0.033} {3.976} {3.920} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.290} {0.000} {0.509} {} {4.266} {4.210} {} {4} {(690.00, 907.50) (687.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.003} {0.000} {0.509} {0.148} {4.269} {4.213} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.247} {0.000} {0.209} {} {4.516} {4.460} {} {1} {(690.00, 868.50) (687.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.209} {0.019} {4.516} {4.460} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC21_n58} {A} {v} {Y} {v} {} {BUFX2} {0.532} {0.000} {0.488} {} {5.048} {4.992} {} {8} {(675.60, 874.50) (670.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN21_n58} {} {0.013} {0.000} {0.488} {0.365} {5.061} {5.004} {} {} {} 
    INST {I0/LD/T_SR_1/U36} {D} {v} {Y} {^} {} {AOI22X1} {0.186} {0.000} {0.195} {} {5.247} {5.191} {} {1} {(435.60, 850.50) (438.00, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n50} {} {0.001} {0.000} {0.195} {0.027} {5.247} {5.191} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {C} {^} {Y} {v} {} {OAI21X1} {0.100} {0.000} {0.170} {} {5.347} {5.291} {} {1} {(416.40, 844.50) (416.40, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n41} {} {0.001} {0.000} {0.170} {0.026} {5.348} {5.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.056} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.056} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.243} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.167} {0.000} {1.401} {5.661} {0.354} {0.410} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[1]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.367}
    {-} {Setup} {0.014}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.302}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.322}
    {=} {Slack Time} {-0.020}
  END_SLK_CLC
  SLK -0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.020} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.020} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.168} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.984} {0.000} {2.180} {5.661} {1.171} {1.151} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.925} {0.000} {0.372} {} {2.096} {2.076} {} {3} {(975.60, 1033.50) (951.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.001} {0.000} {0.372} {0.123} {2.097} {2.078} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.365} {0.000} {0.377} {} {2.463} {2.443} {} {3} {(958.80, 1057.50) (961.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.377} {0.121} {2.466} {2.447} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.498} {0.000} {0.546} {} {2.964} {2.945} {} {4} {(889.20, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.005} {0.000} {0.546} {0.164} {2.969} {2.949} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.147} {0.000} {0.163} {} {3.116} {3.097} {} {1} {(793.20, 1030.50) (795.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.163} {0.028} {3.116} {3.097} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.488} {0.000} {0.560} {} {3.604} {3.584} {} {3} {(798.00, 1033.50) (800.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.560} {0.169} {3.609} {3.589} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.362} {0.000} {0.091} {} {3.971} {3.951} {} {1} {(781.20, 934.50) (786.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.000} {0.000} {0.091} {0.030} {3.971} {3.952} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.284} {0.000} {0.426} {} {4.255} {4.235} {} {4} {(793.20, 934.50) (790.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.426} {0.144} {4.257} {4.237} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.228} {0.000} {0.192} {} {4.485} {4.465} {} {1} {(790.80, 913.50) (788.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.192} {0.019} {4.485} {4.465} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC12_n19} {A} {v} {Y} {v} {} {BUFX2} {0.510} {0.000} {0.480} {} {4.995} {4.976} {} {8} {(774.00, 907.50) (769.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN12_n19} {} {0.024} {0.000} {0.481} {0.356} {5.019} {4.999} {} {} {} 
    INST {I0/LD/T_SR_0/U36} {D} {v} {Y} {^} {} {AOI22X1} {0.183} {0.000} {0.212} {} {5.202} {5.183} {} {1} {(481.20, 850.50) (478.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n27} {} {0.001} {0.000} {0.212} {0.026} {5.203} {5.183} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {C} {^} {Y} {v} {} {OAI21X1} {0.118} {0.000} {0.181} {} {5.321} {5.301} {} {1} {(462.00, 844.50) (462.00, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n36} {} {0.001} {0.000} {0.181} {0.036} {5.322} {5.302} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.020} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.020} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.207} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.180} {0.000} {1.401} {5.661} {0.367} {0.387} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[0]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.387}
    {-} {Setup} {0.010}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.327}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.302}
    {=} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.025} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.025} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.213} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.984} {0.000} {2.180} {5.661} {1.171} {1.197} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.925} {0.000} {0.372} {} {2.096} {2.121} {} {3} {(975.60, 1033.50) (951.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.001} {0.000} {0.372} {0.123} {2.097} {2.123} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.365} {0.000} {0.377} {} {2.463} {2.488} {} {3} {(958.80, 1057.50) (961.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.377} {0.121} {2.466} {2.492} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.498} {0.000} {0.546} {} {2.964} {2.990} {} {4} {(889.20, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.005} {0.000} {0.546} {0.164} {2.969} {2.995} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.147} {0.000} {0.163} {} {3.116} {3.142} {} {1} {(793.20, 1030.50) (795.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.163} {0.028} {3.116} {3.142} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.488} {0.000} {0.560} {} {3.604} {3.629} {} {3} {(798.00, 1033.50) (800.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.560} {0.169} {3.609} {3.634} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.362} {0.000} {0.091} {} {3.971} {3.996} {} {1} {(781.20, 934.50) (786.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.000} {0.000} {0.091} {0.030} {3.971} {3.997} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.284} {0.000} {0.426} {} {4.255} {4.280} {} {4} {(793.20, 934.50) (790.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.426} {0.144} {4.257} {4.282} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.228} {0.000} {0.192} {} {4.485} {4.510} {} {1} {(790.80, 913.50) (788.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.192} {0.019} {4.485} {4.510} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC12_n19} {A} {v} {Y} {v} {} {BUFX2} {0.510} {0.000} {0.480} {} {4.995} {5.021} {} {8} {(774.00, 907.50) (769.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN12_n19} {} {0.023} {0.000} {0.481} {0.356} {5.018} {5.044} {} {} {} 
    INST {I0/LD/T_SR_0/U22} {D} {v} {Y} {^} {} {AOI22X1} {0.186} {0.000} {0.215} {} {5.205} {5.230} {} {1} {(490.80, 871.50) (488.40, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n18} {} {0.001} {0.000} {0.215} {0.027} {5.205} {5.231} {} {} {} 
    INST {I0/LD/T_SR_0/U21} {C} {^} {Y} {v} {} {OAI21X1} {0.096} {0.000} {0.206} {} {5.301} {5.327} {} {1} {(488.40, 904.50) (488.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n29} {} {0.001} {0.000} {0.206} {0.023} {5.302} {5.327} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.025} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.025} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.162} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.200} {0.000} {1.506} {5.661} {0.387} {0.362} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[2]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.414}
    {-} {Setup} {0.005}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.359}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.297}
    {=} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.062} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.062} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.249} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.984} {0.000} {2.180} {5.661} {1.171} {1.233} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.925} {0.000} {0.372} {} {2.096} {2.158} {} {3} {(975.60, 1033.50) (951.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.001} {0.000} {0.372} {0.123} {2.098} {2.159} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.365} {0.000} {0.377} {} {2.463} {2.525} {} {3} {(958.80, 1057.50) (961.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.377} {0.121} {2.466} {2.528} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.498} {0.000} {0.546} {} {2.964} {3.026} {} {4} {(889.20, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.005} {0.000} {0.546} {0.164} {2.969} {3.031} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.147} {0.000} {0.163} {} {3.116} {3.178} {} {1} {(793.20, 1030.50) (795.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.163} {0.028} {3.116} {3.178} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.488} {0.000} {0.560} {} {3.604} {3.666} {} {3} {(798.00, 1033.50) (800.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.560} {0.169} {3.609} {3.671} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.362} {0.000} {0.091} {} {3.971} {4.033} {} {1} {(781.20, 934.50) (786.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.000} {0.000} {0.091} {0.030} {3.971} {4.033} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.284} {0.000} {0.426} {} {4.255} {4.317} {} {4} {(793.20, 934.50) (790.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.426} {0.144} {4.257} {4.318} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.228} {0.000} {0.192} {} {4.485} {4.547} {} {1} {(790.80, 913.50) (788.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.192} {0.019} {4.485} {4.547} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC12_n19} {A} {v} {Y} {v} {} {BUFX2} {0.510} {0.000} {0.480} {} {4.995} {5.057} {} {8} {(774.00, 907.50) (769.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN12_n19} {} {0.022} {0.000} {0.481} {0.356} {5.018} {5.080} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {D} {v} {Y} {^} {} {AOI22X1} {0.180} {0.000} {0.209} {} {5.197} {5.259} {} {1} {(524.40, 850.50) (526.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n26} {} {0.000} {0.000} {0.209} {0.024} {5.198} {5.260} {} {} {} 
    INST {I0/LD/T_SR_0/U33} {C} {^} {Y} {v} {} {OAI21X1} {0.099} {0.000} {0.208} {} {5.296} {5.358} {} {1} {(519.60, 844.50) (519.60, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n35} {} {0.001} {0.000} {0.208} {0.025} {5.297} {5.359} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.062} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.062} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.125} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.226} {0.000} {1.559} {5.661} {0.414} {0.352} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[3]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.460}
    {-} {Setup} {-0.004}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.414}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.300}
    {=} {Slack Time} {0.114}
  END_SLK_CLC
  SLK 0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.114} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.114} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.301} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.984} {0.000} {2.180} {5.661} {1.171} {1.285} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.925} {0.000} {0.372} {} {2.096} {2.210} {} {3} {(975.60, 1033.50) (951.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.001} {0.000} {0.372} {0.123} {2.097} {2.211} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.365} {0.000} {0.377} {} {2.463} {2.577} {} {3} {(958.80, 1057.50) (961.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.377} {0.121} {2.466} {2.580} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.498} {0.000} {0.546} {} {2.964} {3.078} {} {4} {(889.20, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.005} {0.000} {0.546} {0.164} {2.969} {3.083} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.147} {0.000} {0.163} {} {3.116} {3.230} {} {1} {(793.20, 1030.50) (795.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.163} {0.028} {3.116} {3.230} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.488} {0.000} {0.560} {} {3.604} {3.718} {} {3} {(798.00, 1033.50) (800.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.560} {0.169} {3.609} {3.723} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.362} {0.000} {0.091} {} {3.971} {4.085} {} {1} {(781.20, 934.50) (786.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.000} {0.000} {0.091} {0.030} {3.971} {4.085} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.284} {0.000} {0.426} {} {4.255} {4.369} {} {4} {(793.20, 934.50) (790.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.426} {0.144} {4.257} {4.370} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.228} {0.000} {0.192} {} {4.485} {4.599} {} {1} {(790.80, 913.50) (788.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.192} {0.019} {4.485} {4.599} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC12_n19} {A} {v} {Y} {v} {} {BUFX2} {0.510} {0.000} {0.480} {} {4.995} {5.109} {} {8} {(774.00, 907.50) (769.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN12_n19} {} {0.021} {0.000} {0.481} {0.356} {5.017} {5.131} {} {} {} 
    INST {I0/LD/T_SR_0/U32} {D} {v} {Y} {^} {} {AOI22X1} {0.185} {0.000} {0.214} {} {5.202} {5.316} {} {1} {(596.40, 850.50) (594.00, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n25} {} {0.001} {0.000} {0.214} {0.027} {5.203} {5.316} {} {} {} 
    INST {I0/LD/T_SR_0/U31} {C} {^} {Y} {v} {} {OAI21X1} {0.097} {0.000} {0.207} {} {5.300} {5.413} {} {1} {(572.40, 844.50) (572.40, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n34} {} {0.001} {0.000} {0.207} {0.024} {5.300} {5.414} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.114} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.114} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.074} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.273} {0.000} {1.640} {5.661} {0.460} {0.346} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.512}
    {-} {Setup} {0.447}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.015}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.867}
    {=} {Slack Time} {0.148}
  END_SLK_CLC
  SLK 0.148
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.148} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.148} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.336} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.984} {0.000} {2.180} {5.661} {1.171} {1.320} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.925} {0.000} {0.372} {} {2.096} {2.244} {} {3} {(975.60, 1033.50) (951.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.001} {0.000} {0.372} {0.123} {2.097} {2.246} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.365} {0.000} {0.377} {} {2.463} {2.611} {} {3} {(958.80, 1057.50) (961.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.377} {0.121} {2.466} {2.615} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.498} {0.000} {0.546} {} {2.964} {3.113} {} {4} {(889.20, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.005} {0.000} {0.546} {0.164} {2.969} {3.118} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.147} {0.000} {0.163} {} {3.116} {3.265} {} {1} {(793.20, 1030.50) (795.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.163} {0.028} {3.116} {3.265} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.488} {0.000} {0.560} {} {3.604} {3.752} {} {3} {(798.00, 1033.50) (800.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.560} {0.169} {3.609} {3.757} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.362} {0.000} {0.091} {} {3.971} {4.119} {} {1} {(781.20, 934.50) (786.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.000} {0.000} {0.091} {0.030} {3.971} {4.120} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.284} {0.000} {0.426} {} {4.255} {4.403} {} {4} {(793.20, 934.50) (790.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.426} {0.144} {4.257} {4.406} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.414} {0.000} {0.440} {} {4.671} {4.820} {} {7} {(788.40, 871.50) (786.00, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.007} {0.000} {0.440} {0.313} {4.679} {4.827} {} {} {} 
    INST {I0/LD/T_SR_0/U29} {A} {v} {Y} {^} {} {OAI21X1} {0.187} {0.000} {0.222} {} {4.866} {5.014} {} {1} {(654.00, 850.50) (661.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n33} {} {0.001} {0.000} {0.222} {0.032} {4.867} {5.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.148} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.148} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.039} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.325} {0.000} {1.716} {5.661} {0.512} {0.364} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.163}
    {-} {Setup} {0.541}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.572}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.423}
    {=} {Slack Time} {0.149}
  END_SLK_CLC
  SLK 0.149
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.149} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.149} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.337} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.276} {0.000} {1.644} {5.661} {0.463} {0.612} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {1.026} {0.000} {0.656} {} {1.489} {1.638} {} {6} {(567.60, 913.50) (543.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.006} {0.000} {0.656} {0.236} {1.494} {1.644} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC35_curr_state_3} {A} {^} {Y} {v} {} {INVX2} {0.252} {0.000} {0.294} {} {1.746} {1.896} {} {4} {(507.60, 991.50) (505.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.001} {0.000} {0.294} {0.123} {1.748} {1.897} {} {} {} 
    INST {I0/LD/CTRL/U92} {B} {v} {Y} {^} {} {NAND3X1} {0.302} {0.000} {0.314} {} {2.050} {2.199} {} {2} {(526.80, 994.50) (531.60, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n79} {} {0.004} {0.000} {0.314} {0.078} {2.054} {2.203} {} {} {} 
    INST {I0/LD/CTRL/U91} {B} {^} {Y} {v} {} {NOR2X1} {0.199} {0.000} {0.204} {} {2.253} {2.402} {} {1} {(615.60, 967.50) (613.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n31} {} {0.000} {0.000} {0.204} {0.038} {2.253} {2.402} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC41_n31} {A} {v} {Y} {^} {} {INVX2} {0.179} {0.000} {0.177} {} {2.432} {2.581} {} {4} {(637.20, 970.50) (639.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n39} {} {0.001} {0.000} {0.177} {0.116} {2.433} {2.583} {} {} {} 
    INST {I0/LD/CTRL/U82} {A} {^} {Y} {v} {} {NAND2X1} {0.201} {0.000} {0.261} {} {2.635} {2.784} {} {2} {(658.80, 931.50) (661.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.261} {0.110} {2.638} {2.787} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.112} {0.000} {0.112} {} {2.750} {2.899} {} {1} {(862.80, 931.50) (865.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.001} {0.000} {0.112} {0.034} {2.751} {2.900} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.279} {0.000} {0.370} {} {3.030} {3.179} {} {2} {(874.80, 907.50) (877.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.000} {0.000} {0.370} {0.092} {3.030} {3.180} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.336} {0.000} {0.319} {} {3.367} {3.516} {} {2} {(877.20, 931.50) (874.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.001} {0.000} {0.319} {0.096} {3.368} {3.518} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.337} {0.000} {0.347} {} {3.705} {3.854} {} {2} {(922.80, 967.50) (925.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.002} {0.000} {0.347} {0.097} {3.707} {3.856} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.238} {0.000} {0.208} {} {3.945} {4.094} {} {1} {(939.60, 997.50) (937.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.000} {0.000} {0.208} {0.055} {3.945} {4.094} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.377} {0.000} {0.452} {} {4.321} {4.471} {} {4} {(942.00, 991.50) (951.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.005} {0.000} {0.453} {0.157} {4.326} {4.476} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.342} {0.000} {0.279} {} {4.668} {4.817} {} {2} {(997.20, 970.50) (990.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.003} {0.000} {0.279} {0.099} {4.672} {4.821} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {B} {v} {Y} {v} {} {XOR2X1} {0.362} {0.000} {0.324} {} {5.034} {5.183} {} {2} {(1033.20, 991.50) (1026.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.004} {0.000} {0.324} {0.121} {5.038} {5.188} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U19} {B} {v} {Y} {^} {} {XOR2X1} {0.203} {0.000} {0.133} {} {5.241} {5.391} {} {1} {(1018.80, 931.50) (1026.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n21} {} {0.000} {0.000} {0.133} {0.024} {5.241} {5.391} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.086} {0.000} {0.104} {} {5.327} {5.476} {} {1} {(1016.40, 937.50) (1014.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n19} {} {0.000} {0.000} {0.104} {0.029} {5.327} {5.476} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.095} {0.000} {0.105} {} {5.422} {5.571} {} {1} {(1009.20, 934.50) (1006.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/N3} {} {0.001} {0.000} {0.105} {0.025} {5.423} {5.572} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.149} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.149} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.038} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.976} {0.000} {2.180} {5.661} {1.163} {1.014} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.618}
    {-} {Setup} {0.476}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.092}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.896}
    {=} {Slack Time} {0.197}
  END_SLK_CLC
  SLK 0.197
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.197} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.197} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.384} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.984} {0.000} {2.180} {5.661} {1.171} {1.368} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.925} {0.000} {0.372} {} {2.096} {2.293} {} {3} {(975.60, 1033.50) (951.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.001} {0.000} {0.372} {0.123} {2.097} {2.294} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.365} {0.000} {0.377} {} {2.463} {2.659} {} {3} {(958.80, 1057.50) (961.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.377} {0.121} {2.466} {2.663} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.498} {0.000} {0.546} {} {2.964} {3.161} {} {4} {(889.20, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.005} {0.000} {0.546} {0.164} {2.969} {3.166} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.147} {0.000} {0.163} {} {3.116} {3.313} {} {1} {(793.20, 1030.50) (795.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.163} {0.028} {3.116} {3.313} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.488} {0.000} {0.560} {} {3.604} {3.801} {} {3} {(798.00, 1033.50) (800.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.006} {0.000} {0.560} {0.169} {3.610} {3.807} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.365} {0.000} {0.094} {} {3.975} {4.172} {} {1} {(687.60, 934.50) (692.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.094} {0.033} {3.976} {4.173} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.290} {0.000} {0.509} {} {4.266} {4.463} {} {4} {(690.00, 907.50) (687.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.004} {0.000} {0.509} {0.148} {4.270} {4.467} {} {} {} 
    INST {I0/LD/T_SR_1/U42} {A} {^} {Y} {v} {} {INVX2} {0.441} {0.000} {0.471} {} {4.711} {4.908} {} {7} {(711.60, 850.50) (714.00, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.008} {0.000} {0.471} {0.324} {4.720} {4.916} {} {} {} 
    INST {I0/LD/T_SR_1/U29} {A} {v} {Y} {^} {} {OAI21X1} {0.176} {0.000} {0.217} {} {4.895} {5.092} {} {1} {(630.00, 811.50) (637.20, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n44} {} {0.001} {0.000} {0.217} {0.024} {4.896} {5.092} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.197} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.197} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.009} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.431} {0.000} {1.839} {5.661} {0.618} {0.421} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.767}
    {-} {Setup} {0.506}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.210}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.893}
    {=} {Slack Time} {0.318}
  END_SLK_CLC
  SLK 0.318
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.318} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.318} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.505} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.984} {0.000} {2.180} {5.661} {1.171} {1.489} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.925} {0.000} {0.372} {} {2.096} {2.414} {} {3} {(975.60, 1033.50) (951.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.001} {0.000} {0.372} {0.123} {2.097} {2.415} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.365} {0.000} {0.377} {} {2.463} {2.781} {} {3} {(958.80, 1057.50) (961.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.377} {0.121} {2.466} {2.784} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.498} {0.000} {0.546} {} {2.964} {3.282} {} {4} {(889.20, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.005} {0.000} {0.546} {0.164} {2.969} {3.287} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.147} {0.000} {0.163} {} {3.116} {3.434} {} {1} {(793.20, 1030.50) (795.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.163} {0.028} {3.116} {3.434} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.488} {0.000} {0.560} {} {3.604} {3.922} {} {3} {(798.00, 1033.50) (800.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.006} {0.000} {0.560} {0.169} {3.610} {3.928} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.365} {0.000} {0.094} {} {3.975} {4.293} {} {1} {(687.60, 934.50) (692.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.094} {0.033} {3.976} {4.294} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.290} {0.000} {0.509} {} {4.266} {4.584} {} {4} {(690.00, 907.50) (687.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.004} {0.000} {0.509} {0.148} {4.270} {4.588} {} {} {} 
    INST {I0/LD/T_SR_1/U42} {A} {^} {Y} {v} {} {INVX2} {0.441} {0.000} {0.471} {} {4.711} {5.029} {} {7} {(711.60, 850.50) (714.00, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.008} {0.000} {0.471} {0.324} {4.719} {5.037} {} {} {} 
    INST {I0/LD/T_SR_1/U25} {A} {v} {Y} {^} {} {OAI21X1} {0.173} {0.000} {0.215} {} {4.892} {5.210} {} {1} {(750.00, 811.50) (757.20, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n46} {} {0.000} {0.000} {0.215} {0.022} {4.893} {5.210} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.318} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.318} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.131} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.580} {0.000} {1.975} {5.661} {0.767} {0.449} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[7]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[7]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.822}
    {-} {Setup} {-0.040}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.812}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.290}
    {=} {Slack Time} {0.522}
  END_SLK_CLC
  SLK 0.522
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.522} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.522} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.709} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.984} {0.000} {2.180} {5.661} {1.171} {1.693} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.925} {0.000} {0.372} {} {2.096} {2.618} {} {3} {(975.60, 1033.50) (951.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.001} {0.000} {0.372} {0.123} {2.097} {2.619} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.365} {0.000} {0.377} {} {2.463} {2.985} {} {3} {(958.80, 1057.50) (961.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.377} {0.121} {2.466} {2.988} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.498} {0.000} {0.546} {} {2.964} {3.486} {} {4} {(889.20, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.005} {0.000} {0.546} {0.164} {2.969} {3.491} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.147} {0.000} {0.163} {} {3.116} {3.638} {} {1} {(793.20, 1030.50) (795.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.163} {0.028} {3.116} {3.638} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.488} {0.000} {0.560} {} {3.604} {4.126} {} {3} {(798.00, 1033.50) (800.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.006} {0.000} {0.560} {0.169} {3.610} {4.132} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.365} {0.000} {0.094} {} {3.975} {4.497} {} {1} {(687.60, 934.50) (692.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.094} {0.033} {3.976} {4.498} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.290} {0.000} {0.509} {} {4.266} {4.788} {} {4} {(690.00, 907.50) (687.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.003} {0.000} {0.509} {0.148} {4.269} {4.791} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.247} {0.000} {0.209} {} {4.516} {5.038} {} {1} {(690.00, 868.50) (687.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.209} {0.019} {4.516} {5.038} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC21_n58} {A} {v} {Y} {v} {} {BUFX2} {0.532} {0.000} {0.488} {} {5.048} {5.569} {} {8} {(675.60, 874.50) (670.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN21_n58} {} {0.004} {0.000} {0.488} {0.365} {5.052} {5.574} {} {} {} 
    INST {I0/LD/T_SR_1/U24} {C} {v} {Y} {^} {} {AOI21X1} {0.140} {0.000} {0.215} {} {5.192} {5.714} {} {1} {(733.20, 868.50) (733.20, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n56} {} {0.000} {0.000} {0.215} {0.026} {5.192} {5.714} {} {} {} 
    INST {I0/LD/T_SR_1/U23} {C} {^} {Y} {v} {} {OAI21X1} {0.098} {0.000} {0.223} {} {5.290} {5.811} {} {1} {(714.00, 877.50) (714.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n47} {} {0.001} {0.000} {0.223} {0.024} {5.290} {5.812} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.522} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.522} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.334} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.635} {0.000} {2.018} {5.661} {0.822} {0.301} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.194}
    {-} {Setup} {0.348}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.796}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.226}
    {=} {Slack Time} {0.570}
  END_SLK_CLC
  SLK 0.570
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.570} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.570} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.757} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.009} {0.000} {2.180} {5.661} {1.196} {1.766} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.179} {0.000} {0.819} {} {2.376} {2.946} {} {2} {(1098.00, 673.50) (1122.00, 661.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.001} {0.000} {0.819} {0.297} {2.377} {2.947} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.593} {0.000} {0.535} {} {2.970} {3.540} {} {3} {(1138.80, 493.50) (1141.20, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.002} {0.000} {0.535} {0.134} {2.972} {3.542} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.400} {0.000} {0.352} {} {3.372} {3.942} {} {2} {(1141.20, 610.50) (1138.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.001} {0.000} {0.352} {0.097} {3.373} {3.943} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.341} {0.000} {0.342} {} {3.714} {4.284} {} {2} {(1143.60, 694.50) (1141.20, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.001} {0.000} {0.342} {0.095} {3.716} {4.286} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.257} {0.000} {0.237} {} {3.973} {4.543} {} {1} {(1138.80, 724.50) (1136.40, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.002} {0.000} {0.237} {0.066} {3.975} {4.545} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.534} {0.000} {0.692} {} {4.510} {5.079} {} {5} {(1129.20, 790.50) (1138.80, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.005} {0.000} {0.692} {0.254} {4.515} {5.085} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.371} {0.000} {0.251} {} {4.886} {5.456} {} {2} {(1148.40, 850.50) (1141.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.000} {0.000} {0.251} {0.086} {4.886} {5.456} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.337} {0.000} {0.338} {} {5.222} {5.792} {} {2} {(1131.60, 850.50) (1124.40, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.004} {0.000} {0.338} {0.110} {5.226} {5.796} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.570} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.570} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.383} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.007} {0.000} {2.180} {5.661} {1.194} {0.624} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[1]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.252}
    {-} {Setup} {0.315}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.888}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.234}
    {=} {Slack Time} {0.653}
  END_SLK_CLC
  SLK 0.653
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.653} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.653} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.840} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.276} {0.000} {1.644} {5.661} {0.463} {1.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.139} {0.000} {0.702} {} {1.602} {2.255} {} {6} {(567.60, 913.50) (543.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.007} {0.000} {0.701} {0.236} {1.608} {2.261} {} {} {} 
    INST {I0/LD/CTRL/U80} {A} {v} {Y} {^} {} {NAND2X1} {0.569} {0.000} {0.531} {} {2.177} {2.830} {} {4} {(666.00, 991.50) (668.40, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.007} {0.000} {0.532} {0.161} {2.184} {2.837} {} {} {} 
    INST {I0/LD/CTRL/U79} {A} {^} {Y} {v} {} {NOR2X1} {0.433} {0.000} {0.390} {} {2.617} {3.270} {} {3} {(776.40, 1033.50) (774.00, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n15} {} {0.001} {0.000} {0.390} {0.097} {2.618} {3.271} {} {} {} 
    INST {I0/LD/CTRL/U81} {A} {v} {Y} {^} {} {INVX2} {0.191} {0.000} {0.184} {} {2.808} {3.461} {} {2} {(757.20, 1051.50) (754.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n55} {} {0.001} {0.000} {0.184} {0.080} {2.809} {3.463} {} {} {} 
    INST {I0/LD/CTRL/U59} {B} {^} {Y} {v} {} {OAI21X1} {0.221} {0.000} {0.314} {} {3.030} {3.684} {} {3} {(745.20, 1027.50) (740.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n41} {} {0.001} {0.000} {0.314} {0.109} {3.032} {3.685} {} {} {} 
    INST {I0/LD/CTRL/U54} {A} {v} {Y} {^} {} {OAI21X1} {0.197} {0.000} {0.218} {} {3.229} {3.882} {} {1} {(718.80, 1051.50) (726.00, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n66} {} {0.001} {0.000} {0.218} {0.050} {3.231} {3.884} {} {} {} 
    INST {I0/LD/CTRL/U53} {C} {^} {Y} {v} {} {OAI21X1} {0.289} {0.000} {0.434} {} {3.520} {4.173} {} {4} {(606.00, 1084.50) (606.00, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n24} {} {0.004} {0.000} {0.433} {0.158} {3.524} {4.177} {} {} {} 
    INST {I0/LD/CTRL/U37} {A} {v} {Y} {^} {} {INVX2} {0.278} {0.000} {0.268} {} {3.801} {4.455} {} {4} {(572.40, 1111.50) (574.80, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.000} {0.000} {0.268} {0.153} {3.801} {4.455} {} {} {} 
    INST {I0/LD/CTRL/U29} {C} {^} {Y} {v} {} {OAI21X1} {0.105} {0.000} {0.141} {} {3.907} {4.560} {} {1} {(589.20, 1117.50) (589.20, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n45} {} {0.000} {0.000} {0.141} {0.027} {3.907} {4.560} {} {} {} 
    INST {I0/LD/CTRL/U28} {A} {v} {Y} {v} {} {AND2X2} {0.210} {0.000} {0.090} {} {4.117} {4.771} {} {1} {(579.60, 1090.50) (572.40, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n44} {} {0.001} {0.000} {0.090} {0.041} {4.119} {4.772} {} {} {} 
    INST {I0/LD/CTRL/U27} {C} {v} {Y} {^} {} {OAI21X1} {0.115} {0.000} {0.173} {} {4.233} {4.887} {} {1} {(478.80, 1084.50) (478.80, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n96} {} {0.001} {0.000} {0.173} {0.028} {4.234} {4.888} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.653} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.653} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.466} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.065} {0.000} {1.108} {5.661} {0.252} {-0.401} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[7]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[7]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.973}
    {-} {Setup} {0.529}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.394}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.739}
    {=} {Slack Time} {0.656}
  END_SLK_CLC
  SLK 0.656
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.656} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.656} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.843} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.276} {0.000} {1.644} {5.661} {0.463} {1.119} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.139} {0.000} {0.702} {} {1.601} {2.257} {} {6} {(567.60, 913.50) (543.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.006} {0.000} {0.701} {0.236} {1.607} {2.263} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC35_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.307} {0.000} {0.299} {} {1.914} {2.570} {} {4} {(507.60, 991.50) (505.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.001} {0.000} {0.299} {0.123} {1.915} {2.571} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.326} {0.000} {0.400} {} {2.241} {2.897} {} {4} {(519.60, 1024.50) (517.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.008} {0.000} {0.400} {0.172} {2.249} {2.905} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.219} {0.000} {0.212} {} {2.468} {3.124} {} {3} {(586.80, 991.50) (589.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.004} {0.000} {0.212} {0.104} {2.472} {3.128} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.145} {0.000} {0.219} {} {2.617} {3.273} {} {2} {(639.60, 1000.50) (637.20, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.001} {0.000} {0.219} {0.069} {2.619} {3.274} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.158} {0.000} {0.132} {} {2.776} {3.432} {} {1} {(632.40, 931.50) (634.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.132} {0.024} {2.777} {3.433} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC1_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.487} {0.000} {0.507} {} {3.263} {3.919} {} {9} {(656.40, 907.50) (661.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN1_load_data_0_int} {} {0.010} {0.000} {0.508} {0.377} {3.274} {3.930} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.527} {0.000} {0.508} {} {3.800} {4.456} {} {4} {(788.40, 928.50) (790.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.508} {0.144} {3.802} {4.458} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.095} {0.000} {0.181} {} {3.897} {4.553} {} {1} {(790.80, 913.50) (788.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.181} {0.019} {3.897} {4.553} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC12_n19} {A} {^} {Y} {^} {} {BUFX2} {0.473} {0.000} {0.484} {} {4.370} {5.026} {} {8} {(774.00, 907.50) (769.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN12_n19} {} {0.009} {0.000} {0.484} {0.356} {4.379} {5.035} {} {} {} 
    INST {I0/LD/T_SR_0/U24} {C} {^} {Y} {v} {} {AOI21X1} {0.212} {0.000} {0.207} {} {4.591} {5.247} {} {1} {(810.00, 913.50) (810.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n21} {} {0.001} {0.000} {0.207} {0.026} {4.592} {5.248} {} {} {} 
    INST {I0/LD/T_SR_0/U23} {C} {v} {Y} {^} {} {OAI21X1} {0.146} {0.000} {0.230} {} {4.738} {5.394} {} {1} {(810.00, 877.50) (810.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n30} {} {0.001} {0.000} {0.230} {0.025} {4.739} {5.394} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.656} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.656} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.469} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.786} {0.000} {2.113} {5.661} {0.973} {0.317} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/OCTRL/d_minus_reg_reg} {CLK}
  ENDPT {I0/LD/OCTRL/d_minus_reg_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.275}
    {-} {Setup} {0.330}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.894}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.228}
    {=} {Slack Time} {0.666}
  END_SLK_CLC
  SLK 0.666
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.666} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.666} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.854} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.276} {0.000} {1.644} {5.661} {0.463} {1.129} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.139} {0.000} {0.702} {} {1.602} {2.268} {} {6} {(567.60, 913.50) (543.60, 901.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.007} {0.000} {0.701} {0.236} {1.608} {2.274} {} {} {} 
    INST {I0/LD/CTRL/U80} {A} {v} {Y} {^} {} {NAND2X1} {0.569} {0.000} {0.531} {} {2.177} {2.843} {} {4} {(666.00, 991.50) (668.40, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.007} {0.000} {0.532} {0.161} {2.184} {2.850} {} {} {} 
    INST {I0/LD/CTRL/U79} {A} {^} {Y} {v} {} {NOR2X1} {0.433} {0.000} {0.390} {} {2.617} {3.283} {} {3} {(776.40, 1033.50) (774.00, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n15} {} {0.001} {0.000} {0.390} {0.097} {2.618} {3.284} {} {} {} 
    INST {I0/LD/CTRL/U81} {A} {v} {Y} {^} {} {INVX2} {0.191} {0.000} {0.184} {} {2.808} {3.475} {} {2} {(757.20, 1051.50) (754.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n55} {} {0.001} {0.000} {0.184} {0.080} {2.810} {3.476} {} {} {} 
    INST {I0/LD/CTRL/U77} {C} {^} {Y} {v} {} {NAND3X1} {0.131} {0.000} {0.227} {} {2.940} {3.607} {} {1} {(733.20, 961.50) (730.80, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n76} {} {0.002} {0.000} {0.227} {0.061} {2.942} {3.608} {} {} {} 
    INST {I0/LD/CTRL/U69} {A} {v} {Y} {v} {} {OR2X1} {0.355} {0.000} {0.289} {} {3.297} {3.963} {} {2} {(553.20, 973.50) (546.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/bus_mode_int[0]} {} {0.003} {0.000} {0.289} {0.095} {3.299} {3.966} {} {} {} 
    INST {I0/LD/OCTRL/U6} {A} {v} {Y} {^} {} {INVX2} {0.192} {0.000} {0.187} {} {3.492} {4.158} {} {3} {(418.80, 970.50) (416.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n4} {} {0.003} {0.000} {0.187} {0.106} {3.495} {4.161} {} {} {} 
    INST {I0/LD/OCTRL/U13} {B} {^} {Y} {v} {} {NOR2X1} {0.359} {0.000} {0.442} {} {3.853} {4.520} {} {4} {(397.20, 994.50) (399.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n5} {} {0.001} {0.000} {0.442} {0.121} {3.855} {4.521} {} {} {} 
    INST {I0/LD/OCTRL/U12} {A} {v} {Y} {v} {} {OR2X1} {0.242} {0.000} {0.140} {} {4.097} {4.763} {} {1} {(390.00, 973.50) (382.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n8} {} {0.001} {0.000} {0.140} {0.038} {4.097} {4.764} {} {} {} 
    INST {I0/LD/OCTRL/U10} {B} {v} {Y} {^} {} {OAI21X1} {0.129} {0.000} {0.147} {} {4.227} {4.893} {} {1} {(378.00, 994.50) (373.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n11} {} {0.001} {0.000} {0.147} {0.024} {4.228} {4.894} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.666} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.666} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.479} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.087} {0.000} {1.194} {5.661} {0.275} {-0.392} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.148}
    {-} {Setup} {0.553}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.545}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.856}
    {=} {Slack Time} {0.689}
  END_SLK_CLC
  SLK 0.689
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.689} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.689} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.876} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.984} {0.000} {2.180} {5.661} {1.171} {1.860} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.925} {0.000} {0.372} {} {2.096} {2.785} {} {3} {(975.60, 1033.50) (951.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.001} {0.000} {0.372} {0.123} {2.098} {2.786} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.365} {0.000} {0.377} {} {2.463} {3.152} {} {3} {(958.80, 1057.50) (961.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.377} {0.121} {2.466} {3.155} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.498} {0.000} {0.546} {} {2.964} {3.653} {} {4} {(889.20, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.005} {0.000} {0.546} {0.164} {2.969} {3.658} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.147} {0.000} {0.163} {} {3.116} {3.805} {} {1} {(793.20, 1030.50) (795.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.163} {0.028} {3.116} {3.805} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.488} {0.000} {0.560} {} {3.604} {4.293} {} {3} {(798.00, 1033.50) (800.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.560} {0.169} {3.609} {4.298} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.362} {0.000} {0.091} {} {3.971} {4.660} {} {1} {(781.20, 934.50) (786.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.000} {0.000} {0.091} {0.030} {3.971} {4.660} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.284} {0.000} {0.426} {} {4.255} {4.944} {} {4} {(793.20, 934.50) (790.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.426} {0.144} {4.257} {4.946} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.414} {0.000} {0.440} {} {4.671} {5.360} {} {7} {(788.40, 871.50) (786.00, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.006} {0.000} {0.440} {0.313} {4.678} {5.367} {} {} {} 
    INST {I0/LD/T_SR_0/U25} {A} {v} {Y} {^} {} {OAI21X1} {0.177} {0.000} {0.214} {} {4.855} {5.544} {} {1} {(814.80, 850.50) (822.00, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n31} {} {0.001} {0.000} {0.214} {0.027} {4.856} {5.545} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.689} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.689} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.502} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.960} {0.000} {2.182} {5.661} {1.148} {0.459} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.187}
    {-} {Setup} {0.553}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.583}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.862}
    {=} {Slack Time} {0.721}
  END_SLK_CLC
  SLK 0.721
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.721} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.721} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.909} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.984} {0.000} {2.180} {5.661} {1.171} {1.893} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.925} {0.000} {0.372} {} {2.096} {2.817} {} {3} {(975.60, 1033.50) (951.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.001} {0.000} {0.372} {0.123} {2.098} {2.819} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.365} {0.000} {0.377} {} {2.463} {3.184} {} {3} {(958.80, 1057.50) (961.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.377} {0.121} {2.466} {3.188} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.498} {0.000} {0.546} {} {2.964} {3.686} {} {4} {(889.20, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.005} {0.000} {0.546} {0.164} {2.969} {3.691} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.147} {0.000} {0.163} {} {3.116} {3.838} {} {1} {(793.20, 1030.50) (795.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.163} {0.028} {3.116} {3.838} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.488} {0.000} {0.560} {} {3.604} {4.325} {} {3} {(798.00, 1033.50) (800.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.560} {0.169} {3.609} {4.330} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.362} {0.000} {0.091} {} {3.971} {4.692} {} {1} {(781.20, 934.50) (786.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.000} {0.000} {0.091} {0.030} {3.971} {4.693} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.284} {0.000} {0.426} {} {4.255} {4.976} {} {4} {(793.20, 934.50) (790.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.426} {0.144} {4.257} {4.979} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {A} {^} {Y} {v} {} {INVX2} {0.414} {0.000} {0.440} {} {4.671} {5.393} {} {7} {(788.40, 871.50) (786.00, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.006} {0.000} {0.440} {0.313} {4.678} {5.399} {} {} {} 
    INST {I0/LD/T_SR_0/U27} {A} {v} {Y} {^} {} {OAI21X1} {0.183} {0.000} {0.218} {} {4.861} {5.582} {} {1} {(759.60, 850.50) (766.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n32} {} {0.001} {0.000} {0.218} {0.030} {4.862} {5.583} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.721} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.721} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.534} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.999} {0.000} {2.197} {5.661} {1.187} {0.465} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.230}
    {-} {Setup} {0.558}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.623}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.894}
    {=} {Slack Time} {0.729}
  END_SLK_CLC
  SLK 0.729
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.729} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.729} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {0.916} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.984} {0.000} {2.180} {5.661} {1.171} {1.900} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.925} {0.000} {0.372} {} {2.096} {2.825} {} {3} {(975.60, 1033.50) (951.60, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.001} {0.000} {0.372} {0.123} {2.098} {2.827} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.365} {0.000} {0.377} {} {2.463} {3.192} {} {3} {(958.80, 1057.50) (961.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.377} {0.121} {2.466} {3.195} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.498} {0.000} {0.546} {} {2.964} {3.694} {} {4} {(889.20, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.005} {0.000} {0.546} {0.164} {2.969} {3.698} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.147} {0.000} {0.163} {} {3.116} {3.846} {} {1} {(793.20, 1030.50) (795.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.163} {0.028} {3.116} {3.846} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.488} {0.000} {0.560} {} {3.604} {4.333} {} {3} {(798.00, 1033.50) (800.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.006} {0.000} {0.560} {0.169} {3.610} {4.339} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.365} {0.000} {0.094} {} {3.975} {4.705} {} {1} {(687.60, 934.50) (692.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.094} {0.033} {3.976} {4.705} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.290} {0.000} {0.509} {} {4.266} {4.995} {} {4} {(690.00, 907.50) (687.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.004} {0.000} {0.509} {0.148} {4.270} {4.999} {} {} {} 
    INST {I0/LD/T_SR_1/U42} {A} {^} {Y} {v} {} {INVX2} {0.441} {0.000} {0.471} {} {4.711} {5.440} {} {7} {(711.60, 850.50) (714.00, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.008} {0.000} {0.471} {0.324} {4.719} {5.448} {} {} {} 
    INST {I0/LD/T_SR_1/U27} {A} {v} {Y} {^} {} {OAI21X1} {0.174} {0.000} {0.216} {} {4.893} {5.622} {} {1} {(680.40, 790.50) (687.60, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n45} {} {0.001} {0.000} {0.216} {0.023} {4.894} {5.623} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.729} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.729} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.187} {0.000} {0.759} {} {0.187} {-0.542} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.043} {0.000} {2.209} {5.661} {1.230} {0.501} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84

