// Seed: 1955181000
module module_0;
  wire id_2 = id_1 ? 1 : 1;
  wire id_3;
  wire id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input supply1 id_2,
    input supply1 id_3,
    output logic id_4,
    input wor id_5,
    output tri0 id_6
    , id_12,
    input supply0 id_7,
    output supply1 id_8,
    input tri1 id_9,
    input tri id_10
);
  always @(1 or 1 != 1'b0) begin : LABEL_0
    id_8 = id_2;
    id_4#(.id_2(|id_3)) <= 1'b0;
  end
  assign id_4 = id_12 !== 1 + id_0;
  module_0 modCall_1 ();
endmodule
