#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May  7 14:26:28 2024
# Process ID: 46804
# Current directory: D:/vivado/CPU_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent41108 D:\vivado\CPU_project\CPU_project.xpr
# Log file: D:/vivado/CPU_project/vivado.log
# Journal file: D:/vivado/CPU_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/CPU_project/CPU_project.xpr
set_property  ip_repo_paths  C:/Users/¼û/Desktop/uart_tools/uart_tools/SEU_CSE_507_user_uart_bmpg_1.3 [current_project]
update_ip_catalog
create_ip -name uart_bmpg -vendor SEU_CSE_507 -library user -version 1.3 -module_name uart -dir d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {uart}] [get_ips uart]
generate_target {instantiation_template} [get_files d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/uart/uart.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/uart/uart.xci]
catch { config_ip_cache -export [get_ips -all uart] }
export_ip_user_files -of_objects [get_files d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/uart/uart.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/uart/uart.xci]
launch_runs -jobs 8 uart_synth_1
export_simulation -of_objects [get_files d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/uart/uart.xci] -directory D:/vivado/CPU_project/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_project D:/vivado/piano/piano.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_project D:/vivado/CPU/project_1.xpr
update_compile_order -fileset sources_1
open_hw
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
current_project piano
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
current_project project_1
disconnect_hw_server
close_project
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivado/piano/piano.runs/impl_1/LittleStar.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {28f00am29ew-bpi-x16}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/piano/piano.runs/impl_1/LittleStar.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server
close_project
open_project D:/vivado/CPU/project_1.xpr
update_compile_order -fileset sources_1
file mkdir D:/vivado/CPU_project/CPU_project.srcs/sources_1/new
current_project CPU_project
close [ open D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v w ]
add_files D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name cpuclk -dir d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {cpuclk} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {23.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {46} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40} CONFIG.CLKOUT1_JITTER {342.117} CONFIG.CLKOUT1_PHASE_ERROR {303.235}] [get_ips cpuclk]
generate_target {instantiation_template} [get_files d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.xci]
launch_runs -jobs 8 cpuclk_synth_1
export_simulation -of_objects [get_files d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/vivado/CPU_project/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
