// Seed: 716279651
module module_0 (
    input supply0 id_0,
    input wor id_1
    , id_11,
    output supply1 id_2,
    output supply0 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wire id_7,
    input tri0 id_8,
    output tri id_9
);
  assign id_3 = -1;
  wire id_12;
  wire id_13;
  assign module_1._id_6 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd66,
    parameter id_16 = 32'd28,
    parameter id_6  = 32'd54,
    parameter id_8  = 32'd28
) (
    input supply0 id_0,
    input tri id_1,
    output wire id_2,
    output wand id_3,
    output tri0 id_4,
    input supply1 id_5,
    input wor _id_6,
    output wand id_7,
    input supply1 _id_8,
    input tri0 id_9,
    input uwire _id_10,
    output wand id_11,
    input supply0 id_12,
    output tri id_13,
    output wor id_14
);
  wire _id_16;
  wire [id_6  <  id_16 : id_8  ==  id_10] id_17;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_7,
      id_3,
      id_14,
      id_9,
      id_5,
      id_9,
      id_12,
      id_7
  );
  wire id_18;
endmodule
