ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"CY_EINK_SPIM.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.CY_EINK_SPIM_Interrupt,"ax",%progbits
  21              		.align	2
  22              		.thumb
  23              		.thumb_func
  24              		.type	CY_EINK_SPIM_Interrupt, %function
  25              	CY_EINK_SPIM_Interrupt:
  26              	.LFB260:
  27              		.file 1 "Generated_Source\\PSoC6\\CY_EINK_SPIM.h"
   1:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * \file CY_EINK_SPIM.h
   3:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * \version 2.0
   4:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
   5:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *  This file provides constants and parameter values for the SPI component.
   6:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
   7:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ********************************************************************************
   8:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * \copyright
   9:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Copyright 2016-2017, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
  14:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  15:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #if !defined(CY_EINK_SPIM_CY_SCB_SPI_PDL_H)
  16:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #define CY_EINK_SPIM_CY_SCB_SPI_PDL_H
  17:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  18:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #include "cyfitter.h"
  19:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #include "scb/cy_scb_spi.h"
  20:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  21:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #if defined(__cplusplus)
  22:Generated_Source\PSoC6/CY_EINK_SPIM.h **** extern "C" {
  23:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #endif
  24:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  25:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /***************************************
  26:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *        Function Prototypes
  27:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ***************************************/
  28:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /**
  29:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * \addtogroup group_general
  30:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * @{
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 2


  31:Generated_Source\PSoC6/CY_EINK_SPIM.h **** */
  32:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Component specific functions. */
  33:Generated_Source\PSoC6/CY_EINK_SPIM.h **** void CY_EINK_SPIM_Start(void);
  34:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  35:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Basic functions. */
  36:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE cy_en_scb_spi_status_t CY_EINK_SPIM_Init(cy_stc_scb_spi_config_t const *config);
  37:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_DeInit(void);
  38:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_Enable(void);
  39:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_Disable(void);
  40:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  41:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Register callback. */
  42:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_RegisterCallback(cy_cb_scb_spi_handle_events_t callback);
  43:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  44:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Bus state. */
  45:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE bool CY_EINK_SPIM_IsBusBusy(void);
  46:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  47:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Slave select control. */
  48:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_SetActiveSlaveSelect(cy_en_scb_spi_slave_select_t slaveSelect);
  49:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_SetActiveSlaveSelectPolarity(cy_en_scb_spi_slave_select_t slaveSe
  50:Generated_Source\PSoC6/CY_EINK_SPIM.h ****                                                                    cy_en_scb_spi_polarity_t polarit
  51:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  52:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Low level: read. */
  53:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_Read(void);
  54:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_ReadArray(void *buffer, uint32_t size);
  55:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetRxFifoStatus(void);
  56:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void     CY_EINK_SPIM_ClearRxFifoStatus(uint32_t clearMask);
  57:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetNumInRxFifo(void);
  58:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void     CY_EINK_SPIM_ClearRxFifo(void);
  59:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  60:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Low level: write. */
  61:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_Write(uint32_t data);
  62:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_WriteArray(void *buffer, uint32_t size);
  63:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void     CY_EINK_SPIM_WriteArrayBlocking(void *buffer, uint32_t size);
  64:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetTxFifoStatus(void);
  65:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void     CY_EINK_SPIM_ClearTxFifoStatus(uint32_t clearMask);
  66:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetNumInTxFifo(void);
  67:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE bool     CY_EINK_SPIM_IsTxComplete(void);
  68:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void     CY_EINK_SPIM_ClearTxFifo(void);
  69:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  70:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Master/slave specific status. */
  71:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetSlaveMasterStatus(void);
  72:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void     CY_EINK_SPIM_ClearSlaveMasterStatus(uint32_t clearMask);
  73:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  74:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* High level: transfer functions. */
  75:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE cy_en_scb_spi_status_t CY_EINK_SPIM_Transfer(void *txBuffer, void *rxBuffer, uint32
  76:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void     CY_EINK_SPIM_AbortTransfer(void);
  77:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetTransferStatus(void);
  78:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetNumTransfered(void);
  79:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  80:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Interrupt handler */
  81:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_Interrupt(void);
  82:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** @} group_general */
  83:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  84:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  85:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /***************************************
  86:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *    Variables with External Linkage
  87:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ***************************************/
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 3


  88:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /**
  89:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * \addtogroup group_globals
  90:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * @{
  91:Generated_Source\PSoC6/CY_EINK_SPIM.h **** */
  92:Generated_Source\PSoC6/CY_EINK_SPIM.h **** extern uint8_t CY_EINK_SPIM_initVar;
  93:Generated_Source\PSoC6/CY_EINK_SPIM.h **** extern cy_stc_scb_spi_config_t const CY_EINK_SPIM_config;
  94:Generated_Source\PSoC6/CY_EINK_SPIM.h **** extern cy_stc_scb_spi_context_t CY_EINK_SPIM_context;
  95:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** @} group_globals */
  96:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  97:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  98:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /***************************************
  99:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *         Preprocessor Macros
 100:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ***************************************/
 101:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /**
 102:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * \addtogroup group_macros
 103:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * @{
 104:Generated_Source\PSoC6/CY_EINK_SPIM.h **** */
 105:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** The pointer to the base address of the hardware */
 106:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #define CY_EINK_SPIM_HW     ((CySCB_Type *) CY_EINK_SPIM_SCB__HW)
 107:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 108:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** The slave select line 0 constant which takes into account pin placement */
 109:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #define CY_EINK_SPIM_SPI_SLAVE_SELECT0    ( (cy_en_scb_spi_slave_select_t) CY_EINK_SPIM_SCB__SS0_PO
 110:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 111:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** The slave select line 1 constant which takes into account pin placement */
 112:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #define CY_EINK_SPIM_SPI_SLAVE_SELECT1    ( (cy_en_scb_spi_slave_select_t) CY_EINK_SPIM_SCB__SS1_PO
 113:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 114:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** The slave select line 2 constant which takes into account pin placement */
 115:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #define CY_EINK_SPIM_SPI_SLAVE_SELECT2    ( (cy_en_scb_spi_slave_select_t) CY_EINK_SPIM_SCB__SS2_PO
 116:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 117:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** The slave select line 3 constant which takes into account pin placement */
 118:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #define CY_EINK_SPIM_SPI_SLAVE_SELECT3    ((cy_en_scb_spi_slave_select_t) CY_EINK_SPIM_SCB__SS3_POS
 119:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** @} group_macros */
 120:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 121:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 122:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /***************************************
 123:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *    In-line Function Implementation
 124:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ***************************************/
 125:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 126:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 127:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_Init
 128:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 129:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 130:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_Init() PDL driver function.
 131:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 132:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 133:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE cy_en_scb_spi_status_t CY_EINK_SPIM_Init(cy_stc_scb_spi_config_t const *config)
 134:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 135:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_Init(CY_EINK_SPIM_HW, config, &CY_EINK_SPIM_context);
 136:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 137:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 138:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 139:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 140:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_DeInit
 141:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 142:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 143:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_DeInit() PDL driver function.
 144:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 4


 145:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 146:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_DeInit(void)
 147:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 148:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_DeInit(CY_EINK_SPIM_HW);
 149:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 150:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 151:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 152:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 153:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_Enable
 154:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 155:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 156:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_Enable() PDL driver function.
 157:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 158:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 159:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_Enable(void)
 160:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 161:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_Enable(CY_EINK_SPIM_HW);
 162:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 163:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 164:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 165:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 166:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_Disable
 167:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 168:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 169:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_Disable() PDL driver function.
 170:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 171:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 172:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_Disable(void)
 173:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 174:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_Disable(CY_EINK_SPIM_HW, &CY_EINK_SPIM_context);
 175:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 176:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 177:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 178:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 179:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_RegisterCallback
 180:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 181:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 182:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_RegisterCallback() PDL driver function.
 183:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 184:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 185:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_RegisterCallback(cy_cb_scb_spi_handle_events_t callback)
 186:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 187:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_RegisterCallback(CY_EINK_SPIM_HW, callback, &CY_EINK_SPIM_context);
 188:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 189:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 190:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 191:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 192:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_IsBusBusy
 193:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 194:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 195:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_IsBusBusy() PDL driver function.
 196:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 197:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 198:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE bool CY_EINK_SPIM_IsBusBusy(void)
 199:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 200:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_IsBusBusy(CY_EINK_SPIM_HW);
 201:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 5


 202:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 203:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 204:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 205:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_SetActiveSlaveSelect
 206:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 207:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 208:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_SetActiveSlaveSelect() PDL driver function.
 209:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 210:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 211:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_SetActiveSlaveSelect(cy_en_scb_spi_slave_select_t slaveSelect)
 212:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 213:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_SetActiveSlaveSelect(CY_EINK_SPIM_HW, slaveSelect);
 214:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 215:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 216:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 217:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 218:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_SetActiveSlaveSelectPolarity
 219:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 220:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 221:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_SetActiveSlaveSelectPolarity() PDL driver function.
 222:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 223:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 224:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_SetActiveSlaveSelectPolarity(cy_en_scb_spi_slave_select_t slaveSe
 225:Generated_Source\PSoC6/CY_EINK_SPIM.h ****                                                                    cy_en_scb_spi_polarity_t polarit
 226:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 227:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_SetActiveSlaveSelectPolarity(CY_EINK_SPIM_HW, slaveSelect, polarity);
 228:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 229:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 230:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 231:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 232:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_Read
 233:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 234:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 235:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_Read() PDL driver function.
 236:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 237:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 238:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_Read(void)
 239:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 240:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_Read(CY_EINK_SPIM_HW);
 241:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 242:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 243:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 244:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 245:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_ReadArray
 246:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 247:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 248:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_ReadArray() PDL driver function.
 249:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 250:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 251:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_ReadArray(void *buffer, uint32_t size)
 252:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 253:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_ReadArray(CY_EINK_SPIM_HW, buffer, size);
 254:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 255:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 256:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 257:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 258:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_GetRxFifoStatus
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 6


 259:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 260:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 261:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_GetRxFifoStatus() PDL driver function.
 262:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 263:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 264:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetRxFifoStatus(void)
 265:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 266:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_GetRxFifoStatus(CY_EINK_SPIM_HW);
 267:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 268:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 269:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 270:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 271:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_ClearRxFifoStatus
 272:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 273:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 274:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_ClearRxFifoStatus() PDL driver function.
 275:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 276:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 277:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_ClearRxFifoStatus(uint32_t clearMask)
 278:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 279:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_ClearRxFifoStatus(CY_EINK_SPIM_HW, clearMask);
 280:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 281:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 282:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 283:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 284:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_GetNumInRxFifo
 285:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 286:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 287:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_GetNumInRxFifo() PDL driver function.
 288:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 289:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 290:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetNumInRxFifo(void)
 291:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 292:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_GetNumInRxFifo(CY_EINK_SPIM_HW);
 293:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 294:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 295:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 296:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 297:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_ClearRxFifo
 298:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 299:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 300:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_ClearRxFifo() PDL driver function.
 301:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 302:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 303:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_ClearRxFifo(void)
 304:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 305:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_ClearRxFifo(CY_EINK_SPIM_HW);
 306:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 307:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 308:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 309:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 310:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_Write
 311:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 312:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 313:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_Write() PDL driver function.
 314:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 315:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 7


 316:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_Write(uint32_t data)
 317:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 318:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_Write(CY_EINK_SPIM_HW, data);
 319:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 320:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 321:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 322:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 323:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_WriteArray
 324:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 325:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 326:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_WriteArray() PDL driver function.
 327:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 328:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 329:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_WriteArray(void *buffer, uint32_t size)
 330:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 331:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_WriteArray(CY_EINK_SPIM_HW, buffer, size);
 332:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 333:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 334:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 335:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 336:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_WriteArrayBlocking
 337:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 338:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 339:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_WriteArrayBlocking() PDL driver function.
 340:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 341:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 342:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_WriteArrayBlocking(void *buffer, uint32_t size)
 343:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 344:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_WriteArrayBlocking(CY_EINK_SPIM_HW, buffer, size);
 345:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 346:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 347:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 348:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 349:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_GetTxFifoStatus
 350:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 351:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 352:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_GetTxFifoStatus() PDL driver function.
 353:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 354:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 355:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetTxFifoStatus(void)
 356:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 357:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_GetTxFifoStatus(CY_EINK_SPIM_HW);
 358:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 359:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 360:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 361:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 362:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_ClearTxFifoStatus
 363:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 364:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 365:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_ClearTxFifoStatus() PDL driver function.
 366:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 367:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 368:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_ClearTxFifoStatus(uint32_t clearMask)
 369:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 370:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_ClearTxFifoStatus(CY_EINK_SPIM_HW, clearMask);
 371:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 372:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 8


 373:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 374:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 375:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_GetNumInTxFifo
 376:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 377:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 378:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_GetNumInTxFifo() PDL driver function.
 379:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 380:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 381:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetNumInTxFifo(void)
 382:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 383:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_GetNumInTxFifo(CY_EINK_SPIM_HW);
 384:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 385:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 386:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 387:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 388:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_IsTxComplete
 389:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 390:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 391:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_IsTxComplete() PDL driver function.
 392:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 393:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 394:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE bool CY_EINK_SPIM_IsTxComplete(void)
 395:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 396:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_IsTxComplete(CY_EINK_SPIM_HW);
 397:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 398:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 399:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 400:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 401:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_ClearTxFifo
 402:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 403:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 404:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_ClearTxFifo() PDL driver function.
 405:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 406:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 407:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_ClearTxFifo(void)
 408:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 409:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_ClearTxFifo(CY_EINK_SPIM_HW);
 410:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 411:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 412:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 413:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 414:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_GetSlaveMasterStatus
 415:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 416:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 417:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_GetSlaveMasterStatus() PDL driver function.
 418:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 419:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 420:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetSlaveMasterStatus(void)
 421:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 422:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_GetSlaveMasterStatus(CY_EINK_SPIM_HW);
 423:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 424:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 425:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 426:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 427:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_ClearSlaveMasterStatus
 428:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 429:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 9


 430:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_ClearSlaveMasterStatus() PDL driver function.
 431:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 432:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 433:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_ClearSlaveMasterStatus(uint32_t clearMask)
 434:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 435:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_ClearSlaveMasterStatus(CY_EINK_SPIM_HW, clearMask);
 436:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 437:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 438:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 439:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 440:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_Transfer
 441:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 442:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 443:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_Transfer() PDL driver function.
 444:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 445:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 446:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE cy_en_scb_spi_status_t CY_EINK_SPIM_Transfer(void *txBuffer, void *rxBuffer, uint32
 447:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 448:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_Transfer(CY_EINK_SPIM_HW, txBuffer, rxBuffer, size, &CY_EINK_SPIM_context);
 449:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 450:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 451:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 452:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_AbortTransfer
 453:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 454:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 455:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_AbortTransfer() PDL driver function.
 456:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 457:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 458:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_AbortTransfer(void)
 459:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 460:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_AbortTransfer(CY_EINK_SPIM_HW, &CY_EINK_SPIM_context);
 461:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 462:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 463:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 464:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 465:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_GetTransferStatus
 466:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 467:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 468:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_GetTransferStatus() PDL driver function.
 469:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 470:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 471:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetTransferStatus(void)
 472:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 473:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_GetTransferStatus(CY_EINK_SPIM_HW, &CY_EINK_SPIM_context);
 474:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 475:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 476:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 477:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 478:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_GetNumTransfered
 479:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 480:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 481:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_GetNumTransfered() PDL driver function.
 482:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 483:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 484:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetNumTransfered(void)
 485:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 486:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_GetNumTransfered(CY_EINK_SPIM_HW, &CY_EINK_SPIM_context);
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 10


 487:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 488:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 489:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 490:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 491:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_Interrupt
 492:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 493:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 494:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_Interrupt() PDL driver function.
 495:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 496:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 497:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_Interrupt(void)
 498:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
  28              		.loc 1 498 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
 499:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_Interrupt(CY_EINK_SPIM_HW, &CY_EINK_SPIM_context);
  36              		.loc 1 499 0
  37 0002 0249     		ldr	r1, .L3
  38 0004 0248     		ldr	r0, .L3+4
  39 0006 FFF7FEFF 		bl	Cy_SCB_SPI_Interrupt
  40              	.LVL0:
  41 000a 08BD     		pop	{r3, pc}
  42              	.L4:
  43              		.align	2
  44              	.L3:
  45 000c 00000000 		.word	CY_EINK_SPIM_context
  46 0010 00006740 		.word	1080492032
  47              		.cfi_endproc
  48              	.LFE260:
  49              		.size	CY_EINK_SPIM_Interrupt, .-CY_EINK_SPIM_Interrupt
  50              		.section	.text.CY_EINK_SPIM_Start,"ax",%progbits
  51              		.align	2
  52              		.global	CY_EINK_SPIM_Start
  53              		.thumb
  54              		.thumb_func
  55              		.type	CY_EINK_SPIM_Start, %function
  56              	CY_EINK_SPIM_Start:
  57              	.LFB264:
  58              		.file 2 "Generated_Source\\PSoC6\\CY_EINK_SPIM.c"
   1:Generated_Source\PSoC6/CY_EINK_SPIM.c **** /***************************************************************************//**
   2:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * \file CY_EINK_SPIM.c
   3:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * \version 2.0
   4:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *
   5:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  This file provides the source code to the API for the SPI Component.
   6:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *
   7:Generated_Source\PSoC6/CY_EINK_SPIM.c **** ********************************************************************************
   8:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * \copyright
   9:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * Copyright 2016-2017, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *******************************************************************************/
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 11


  14:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  15:Generated_Source\PSoC6/CY_EINK_SPIM.c **** #include "CY_EINK_SPIM.h"
  16:Generated_Source\PSoC6/CY_EINK_SPIM.c **** #include "sysint/cy_sysint.h"
  17:Generated_Source\PSoC6/CY_EINK_SPIM.c **** #include "cyfitter_sysint.h"
  18:Generated_Source\PSoC6/CY_EINK_SPIM.c **** #include "cyfitter_sysint_cfg.h"
  19:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  20:Generated_Source\PSoC6/CY_EINK_SPIM.c **** #if defined(__cplusplus)
  21:Generated_Source\PSoC6/CY_EINK_SPIM.c **** extern "C" {
  22:Generated_Source\PSoC6/CY_EINK_SPIM.c **** #endif
  23:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  24:Generated_Source\PSoC6/CY_EINK_SPIM.c **** /***************************************
  25:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *     Global variables
  26:Generated_Source\PSoC6/CY_EINK_SPIM.c **** ***************************************/
  27:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  28:Generated_Source\PSoC6/CY_EINK_SPIM.c **** /** CY_EINK_SPIM_initVar indicates whether the CY_EINK_SPIM
  29:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  component has been initialized. The variable is initialized to 0
  30:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  and set to 1 the first time CY_EINK_SPIM_Start() is called.
  31:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  This allows  the component to restart without reinitialization
  32:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  after the first call to the CY_EINK_SPIM_Start() routine.
  33:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *
  34:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  If re-initialization of the component is required, then the
  35:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  CY_EINK_SPIM_Init() function can be called before the
  36:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  CY_EINK_SPIM_Start() or CY_EINK_SPIM_Enable() function.
  37:Generated_Source\PSoC6/CY_EINK_SPIM.c **** */
  38:Generated_Source\PSoC6/CY_EINK_SPIM.c **** uint8_t CY_EINK_SPIM_initVar = 0U;
  39:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  40:Generated_Source\PSoC6/CY_EINK_SPIM.c **** /** The instance-specific configuration structure.
  41:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * The pointer to this structure should be passed to Cy_SCB_SPI_Init function
  42:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * to initialize component with GUI selected settings.
  43:Generated_Source\PSoC6/CY_EINK_SPIM.c **** */
  44:Generated_Source\PSoC6/CY_EINK_SPIM.c **** cy_stc_scb_spi_config_t const CY_EINK_SPIM_config =
  45:Generated_Source\PSoC6/CY_EINK_SPIM.c **** {
  46:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .spiMode  = CY_SCB_SPI_MASTER,
  47:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .subMode  = CY_SCB_SPI_MOTOROLA,
  48:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .sclkMode = CY_SCB_SPI_CPHA0_CPOL0,
  49:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  50:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .oversample = 4UL,
  51:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  52:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .rxDataWidth              = 8UL,
  53:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .txDataWidth              = 8UL,
  54:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .enableMsbFirst           = true,
  55:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .enableInputFilter        = false,
  56:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  57:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .enableFreeRunSclk        = false,
  58:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .enableMisoLateSample     = false,
  59:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .enableTransferSeperation = false,
  60:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .ssPolarity               = ((((uint32_t) CY_SCB_SPI_ACTIVE_LOW) << CY_EINK_SPIM_SPI_SLAVE_SELE
  61:Generated_Source\PSoC6/CY_EINK_SPIM.c ****                                  (((uint32_t) CY_SCB_SPI_ACTIVE_LOW) << CY_EINK_SPIM_SPI_SLAVE_SELE
  62:Generated_Source\PSoC6/CY_EINK_SPIM.c ****                                  (((uint32_t) CY_SCB_SPI_ACTIVE_LOW) << CY_EINK_SPIM_SPI_SLAVE_SELE
  63:Generated_Source\PSoC6/CY_EINK_SPIM.c ****                                  (((uint32_t) CY_SCB_SPI_ACTIVE_LOW) << CY_EINK_SPIM_SPI_SLAVE_SELE
  64:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  65:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .enableWakeFromSleep = false,
  66:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  67:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .rxFifoTriggerLevel  = 0UL,
  68:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .rxFifoIntEnableMask = 0x0UL,
  69:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  70:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .txFifoTriggerLevel  = 0UL,
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 12


  71:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .txFifoIntEnableMask = 0x0UL,
  72:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  73:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .masterSlaveIntEnableMask = 0x0UL
  74:Generated_Source\PSoC6/CY_EINK_SPIM.c **** };
  75:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  76:Generated_Source\PSoC6/CY_EINK_SPIM.c **** /** The instance-specific context structure.
  77:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * It is used while the driver operation for internal configuration and
  78:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * data keeping for the SPI. The user should not modify anything in this 
  79:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * structure.
  80:Generated_Source\PSoC6/CY_EINK_SPIM.c **** */
  81:Generated_Source\PSoC6/CY_EINK_SPIM.c **** cy_stc_scb_spi_context_t CY_EINK_SPIM_context;
  82:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  83:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  84:Generated_Source\PSoC6/CY_EINK_SPIM.c **** /*******************************************************************************
  85:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * Function Name: CY_EINK_SPIM_Start
  86:Generated_Source\PSoC6/CY_EINK_SPIM.c **** ****************************************************************************//**
  87:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *
  88:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * Invokes CY_EINK_SPIM_Init() and CY_EINK_SPIM_Enable().
  89:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * Also configures interrupt if it is internal.
  90:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * After this function call the component is enabled and ready for operation.
  91:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * This is the preferred method to begin component operation.
  92:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *
  93:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * \globalvars
  94:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * \ref CY_EINK_SPIM_initVar - used to check initial configuration,
  95:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * modified  on first function call.
  96:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *
  97:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *******************************************************************************/
  98:Generated_Source\PSoC6/CY_EINK_SPIM.c **** void CY_EINK_SPIM_Start(void)
  99:Generated_Source\PSoC6/CY_EINK_SPIM.c **** {
  59              		.loc 2 99 0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63 0000 10B5     		push	{r4, lr}
  64              		.cfi_def_cfa_offset 8
  65              		.cfi_offset 4, -8
  66              		.cfi_offset 14, -4
 100:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     if (0U == CY_EINK_SPIM_initVar)
  67              		.loc 2 100 0
  68 0002 144B     		ldr	r3, .L9
  69 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  70 0006 83B9     		cbnz	r3, .L6
 101:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     {
 102:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         /* Configure component */
 103:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         (void) Cy_SCB_SPI_Init(CY_EINK_SPIM_HW, &CY_EINK_SPIM_config, &CY_EINK_SPIM_context);
  71              		.loc 2 103 0
  72 0008 134C     		ldr	r4, .L9+4
  73 000a 144A     		ldr	r2, .L9+8
  74 000c 1449     		ldr	r1, .L9+12
  75 000e 2046     		mov	r0, r4
  76 0010 FFF7FEFF 		bl	Cy_SCB_SPI_Init
  77              	.LVL1:
  78              	.LBB8:
  79              	.LBB9:
  80              		.file 3 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \file cy_scb_spi.h
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 13


   3:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \version 2.10
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Provides SPI API declarations of the SCB driver.
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation.  All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Driver API for SPI Bus Peripheral.
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Three different SPI protocols or modes are supported:
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * The original SPI protocol as defined by Motorola.
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * TI: Uses a short pulse on "spi_select" to indicate a start of transaction.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * National Semiconductor (Microwire): Transmissions and Receptions occur
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   separately.
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * In addition to the standard 8-bit word length, the component supports a
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * configurable 4- to 16-bit data width for communicating at non-standard SPI
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * data widths.
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \section group_scb_spi_configuration Configuration Considerations
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SPI driver configuration can be divided to number of sequential
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * steps listed below:
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * \ref group_scb_spi_config
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * \ref group_scb_spi_pins
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * \ref group_scb_spi_clock
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * \ref group_scb_spi_data_rate
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * \ref group_scb_spi_intr
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * \ref group_scb_spi_enable
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \note
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SPI driver is built on top of the SCB hardware block. The SCB1 instance is
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * used as an example for all code snippets. Modify the code to match your
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * design.
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_config Configure SPI
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * To set up the SPI slave driver, provide the configuration parameters in the
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref cy_stc_scb_spi_config_t structure. For example: provide spiMode,
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * subMode, sclkMode, oversample, rxDataWidth, and txDataWidth. The other
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * parameters are optional for operation. To initialize the driver, call
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref Cy_SCB_SPI_Init function providing a pointer to the filled
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref cy_stc_scb_spi_config_t structure and allocated \ref cy_stc_scb_spi_context_t.
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_CFG
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_pins Assign and Configure Pins
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Only dedicated SCB pins can be used for SPI operation. The HSIOM
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * register must be configured to connect block to the pins. Also the SPI output
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * pins must be configured in Strong Drive mode and SPI input pins in
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Digital High-Z:
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 14


  60:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_CFG_PINS
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \note
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SCB stops driving pins when it is disabled or enters low power mode (except
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Alternate Active or Sleep). To keep the pins' states, they should be reconfigured or
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * be frozen.
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_clock Assign Clock Divider
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The clock source must be connected to the SCB block to oversample input and
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * output signals. You must use one of the 8-bit or 16-bit dividers <em><b>(the
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * source clock of this divider must be Clk_Peri)</b></em>. Use the
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref group_sysclk driver API to do that.
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_CFG_ASSIGN_CLOCK
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_data_rate Configure Data Rate
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * To get the SPI slave to operate with the desired data rate, the source clock must be
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * fast enough to provide sufficient oversampling. Therefore, the clock divider
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * must be configured to provide desired clock frequency. Use the
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref group_sysclk driver API to do that.
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_CFG_DATA_RATE_SLAVE
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * To get the SPI master to operate with the desired data rate, the source clock frequency
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * and the SCLK (SPI clock) period must be configured. Use the
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref group_sysclk driver API to configure source clock frequency. Set the
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * <em><b>oversample parameter in configuration structure</b></em> to define number of SCB
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * clocks in one SCLK period. When this value is even, the first and second phases
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * of the SCLK period are the same. Otherwise, the first phase is one SCB clock
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * cycle longer than the second phase. The level of the first phase of the clock
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * period depends on CPOL settings: 0 - low level and 1 - high level.
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_CFG_DATA_RATE_MASTER
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Refer to the technical reference manual (TRM) section SPI sub-section
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Oversampling and Bit Rate to get information about how to configure SPI to run with
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * desired data rate.
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_intr Configure Interrupt
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The interrupt is optional for the SPI operation. To configure the interrupt,
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * the \ref Cy_SCB_SPI_Interrupt function must be called in the interrupt
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * handler for the selected SCB instance. Also, this interrupt must be enabled
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * in the NVIC.
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_INTR_A
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_INTR_B
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_enable Enable SPI
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Finally, enable the SPI operation calling \ref Cy_SCB_SPI_Enable.
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * For the slave, this means that SPI device starts respond to the transfers.
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * For the master, it is ready to execute transfers.
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_ENABLE
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \section group_scb_spi_use_cases Common Use Cases
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SPI API is the same for the master and slave mode operation and
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * is divided into two categories: \ref group_scb_spi_low_level_functions
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 15


 117:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * and \ref group_scb_spi_high_level_functions. \n
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * <em>Do not mix <b>High-Level</b> and <b>Low-Level</b> API because a Low-Level
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * API can adversely affect the operation of a High-Level API.</em>
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_ll Low-Level API
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The \ref group_scb_spi_low_level_functions API allows
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * interacting directly with the hardware and do not use interrupt.
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * These functions do not require context for operation. Thus, NULL can be
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * passed in \ref Cy_SCB_SPI_Init and \ref Cy_SCB_SPI_Disable instead of
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * a pointer to the context structure.
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * To write data into the TX FIFO, use one of the provided functions:
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   \ref Cy_SCB_SPI_Write, \ref Cy_SCB_SPI_WriteArray or
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   \ref Cy_SCB_SPI_WriteArrayBlocking.
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   Note that in the master mode, putting data into the TX FIFO starts a
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   transfer. Due to the SPI nature, the received data is put into the RX FIFO.
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * To read data from the RX FIFO, use one of the provided functions:
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   \ref Cy_SCB_SPI_Read or \ref Cy_SCB_SPI_ReadArray.
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * The statuses can be polled using: \ref Cy_SCB_SPI_GetRxFifoStatus,
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   \ref Cy_SCB_SPI_GetTxFifoStatus and \ref Cy_SCB_SPI_GetSlaveMasterStatus.
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <em>The statuses are <b>W1C (Write 1 to Clear)</b> and after a status
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   is set, it must be cleared.</em> Note that there are statuses evaluated as level.
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   These statuses remain set until an event is true. Therefore, after the clear
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   operation, the status is cleared but then it is restored (if the event is still
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   true).
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   For example: the TX FIFO empty interrupt source can be cleared when the
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   TX FIFO is not empty. Put at least two data elements (one goes to the
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   shifter and next to FIFO) before clearing this status. \n
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   Also, following functions can be used for polling as well
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   \ref Cy_SCB_SPI_IsBusBusy, \ref Cy_SCB_SPI_IsTxComplete,
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   \ref Cy_SCB_SPI_GetNumInRxFifo and \ref Cy_SCB_SPI_GetNumInTxFifo.
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_TRANFER_DATA_LL
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_hl High-Level API
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The \ref group_scb_spi_high_level_functions API uses an interrupt to execute
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * a transfer. Call \ref Cy_SCB_SPI_Transfer to start communication: for the
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * master mode, a transfer to the slave starts but for the slave mode,
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * the Read and Write buffers are prepared for the following communication
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * with the master.
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * After a transfer is started, the \ref Cy_SCB_SPI_Interrupt handles the
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * transfer until its completion. Therefore, it must be called inside the
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * user interrupt handler to make the High-Level API work. To monitor the status
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * of the transfer operation, use \ref Cy_SCB_SPI_GetTransferStatus.
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Alternatively, use \ref Cy_SCB_SPI_RegisterCallback to register a callback
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * function to be notified about \ref group_scb_spi_macros_callback_events.
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_TRANFER_DATA
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \section group_scb_spi_dma_trig DMA Trigger
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SCB provides TX and RX output trigger signals that can be routed to the
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * DMA controller inputs. These signals are assigned based on the data availability
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * in the TX and RX FIFOs appropriately.
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * The RX trigger signal remains active until the number of data
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 16


 174:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   elements in the RX FIFO is greater than the value of RX FIFO level. Use
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   function \ref Cy_SCB_SetRxFifoLevel or set configuration structure
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   rxFifoTriggerLevel parameter to configure RX FIFO level value. \n
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <em>For example, the RX FIFO has 8 data elements and the RX FIFO level is 0.
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   The RX trigger signal remains active until DMA does not read all data from
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   the RX FIFO.</em>
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * The TX trigger signal remains active until the number of data elements
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   in the TX FIFO is less than the value of TX FIFO level. Use function
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   \ref Cy_SCB_SetTxFifoLevel or set configuration structure txFifoTriggerLevel
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   parameter to configure TX FIFO level value. \n
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <em>For example, the TX FIFO has 0 data elements (empty) and the TX FIFO level
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   is 7. The TX trigger signal remains active until DMA does not load TX FIFO
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   with 7 data elements (note that after the first TX load operation, the data 
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   element goes to the shift register and TX FIFO remains empty).</em>
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * To route SCB TX or RX trigger signals to the DMA controller, use \ref group_trigmux
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * driver API.
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \note
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * To properly handle DMA level request signal activation and de-activation from the SCB
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * peripheral block the DMA Descriptor typically must be configured to re-trigger
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * after 16 Clk_Slow cycles.
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \section group_scb_spi_lp Low Power Support
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SPI driver provides the callback functions to handle power mode transition.
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The callback \ref Cy_SCB_SPI_DeepSleepCallback must be called
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * during execution of \ref Cy_SysPm_DeepSleep; \ref Cy_SCB_SPI_HibernateCallback
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * must be called during execution of \ref Cy_SysPm_Hibernate. To trigger the
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * callback execution, the callback must be registered before calling the
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * power mode transition function. Refer to \ref group_syspm driver for more
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * information about power mode transitions and callback registration.
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * 
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SPI master is disabled during Deep Sleep and Hibernate and stops driving 
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * the output pins. The state of the SPI master output pins SCLK, SS, and MOSI is 
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * High-Z, which can cause unexpected behavior of the SPI Slave due to possible 
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * glitches on these lines. These pins must be set to the inactive state before 
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * entering Deep Sleep or Hibernate mode. To do that, configure the SPI master  
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * pins output to drive the inactive state and High-Speed Input Output 
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Multiplexer (HSIOM) to control output by GPIO (use \ref group_gpio 
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * driver API). The pins configuration must be restored after exiting Deep Sleep 
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * mode to return the SPI master control of the pins (after exiting Hibernate 
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * mode, the system init code does the same). 
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Note that the SPI master must be enabled to drive the pins during 
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * configuration change not to cause glitches on the lines. Copy either or 
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * both \ref Cy_SCB_SPI_DeepSleepCallback and \ref Cy_SCB_SPI_HibernateCallback 
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * as appropriate, and make the changes described above inside the function.
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Alternately, external pull-up or pull-down resistors can be connected 
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * to the appropriate SPI lines to keep them inactive during Deep-Sleep or 
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Hibernate.
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \note
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Only applicable for <b>rev-08 of the CY8CKIT-062-BLE</b>.
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * For proper operation, when the SPI slave is configured to be a wakeup
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * source from Deep Sleep mode, the \ref Cy_SCB_SPI_DeepSleepCallback must be
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * copied and modified. Refer to the function description to get the details.
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 17


 231:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \section group_scb_spi_more_information More Information
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * For more information on the SCB peripheral, refer to the technical reference
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * manual (TRM).
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \section group_scb_spi_MISRA MISRA-C Compliance
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * <table class="doxtable">
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <th>MISRA Rule</th>
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <th>Rule Class (Required/Advisory)</th>
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <th>Rule Description</th>
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <th>Description of Deviation(s)</th>
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>11.4</td>
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>A</td>
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>A cast should not be performed between a pointer to object type and
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         a different pointer to object type.</td>
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         * The pointer to the buffer memory is void to allow handling
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         different data types: uint8_t (4-8 bits) or uint16_t (9-16 bits).
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         The cast operation is safe because the configuration is verified
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         before operation is performed.
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         * The functions \ref Cy_SCB_SPI_DeepSleepCallback and
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         \ref Cy_SCB_SPI_HibernateCallback are callback of
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         \ref cy_en_syspm_status_t type. The cast operation safety in these
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         functions becomes the user's responsibility because pointers are
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         initialized when callback is registered in SysPm driver.</td>
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>13.7</td>
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>R</td>
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>Boolean operations whose results are invariant shall not be
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         permitted.</td>
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>The SCB block parameters can be a constant false or true depends on
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         the selected device and cause this violation.</td>
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>14.1</td>
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>R</td>
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>There shall be no unreachable code.</td>
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>The SCB block parameters can be a constant false or true depends on
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         the selected device and cause code to be unreachable.</td>
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>14.2</td>
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>R</td>
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>All non-null statements shall either: a) have at least one side-effect
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         however executed, or b) cause control flow to change.</td>
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>The unused function parameters are cast to void. This statement
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         has no side-effect and is used to suppress a compiler warning.</td>
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>14.7</td>
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>R</td>
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>A function shall have a single point of exit at the end of the
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         function.</td>
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>The functions can return from several points. This is done to improve
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 18


 288:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         code clarity when returning error status code if input parameters
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         validation is failed.</td>
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * </table>
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \section group_scb_spi_changelog Changelog
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * <table class="doxtable">
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>2.10</td>
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>None.</td>
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>SCB I2C driver updated.</td>
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td rowspan="4"> 2.0</td>
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>Fixed SPI callback notification when error event occurred.</td>
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>The SPI callback passed incorrect event value if error event occurred.</td>
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>Added parameters validation for public API.</td>
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td></td>
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>Replaced variables that have limited range of values with enumerated
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         types.</td>
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td></td>
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>Added missing "cy_cb_" to the callback function type names.</td>
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td></td>
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>1.0</td>
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>Initial version.</td>
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td></td>
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * </table>
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_macros Macros
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_functions Functions
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_general_functions General
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_high_level_functions High-Level
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_low_level_functions Low-Level
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_interrupt_functions Interrupt
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_low_power_functions Low Power Callbacks
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \}
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_data_structures Data Structures
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_enums Enumerated Types
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #if !defined(CY_SCB_SPI_H)
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_H
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #include "cy_scb_common.h"
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #if defined(__cplusplus)
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 19


 345:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** extern "C" {
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #endif
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /***************************************
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *          Enumerated Types
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ***************************************/
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_enums
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI status codes */
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef enum
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /** Operation completed successfully */
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_SUCCESS = 0U,
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /** One or more of input parameters are invalid */
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_BAD_PARAM = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_SPI_ID | 1U),
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * The SPI is busy processing a transfer. Call \ref Cy_SCB_SPI_Transfer
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * function again once that transfer is completed or aborted.
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_TRANSFER_BUSY = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_SPI_ID | 2U)
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** } cy_en_scb_spi_status_t;
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI Modes */
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef enum
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_SLAVE,   /**< Configures SCB for SPI Slave operation  */
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_MASTER,  /**< Configures SCB for SPI Master operation */
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** } cy_en_scb_spi_mode_t;
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI Submodes */
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef enum
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /** Configures an SPI for a standard Motorola SPI operation */
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_MOTOROLA     = 0x0U,
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Configures the SPI for the TI SPI operation. In the TI mode, the slave
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * select is a pulse. In this case, the pulse coincides with the first bit.
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_TI_COINCIDES = 0x01U,
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Configures an SPI for the National SPI operation. This is a half-duplex
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * mode of operation.
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_NATIONAL     = 0x02U,
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Configures an SPI for the TI SPI operation, in the TI mode. The slave
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * select is a pulse. In this case the pulse precedes the first bit.
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 20


 402:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_TI_PRECEDES  = 0x05U,
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** } cy_en_scb_spi_sub_mode_t;
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI SCLK Modes */
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef enum
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_CPHA0_CPOL0 = 0U,   /**< Clock is active low, data is changed on first edge   */
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_CPHA0_CPOL1 = 1U,   /**< Clock is active high, data is changed on first edge  */
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_CPHA1_CPOL0 = 2U,   /**< Clock is active low, data is changed on second edge  */
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_CPHA1_CPOL1 = 3U,   /**< Clock is active high, data is changed on second edge */
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** } cy_en_scb_spi_sclk_mode_t;
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI Slave Selects */
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef enum
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_SLAVE_SELECT0 = 0U,   /**< Master will use Slave Select 0 */
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_SLAVE_SELECT1 = 1U,   /**< Master will use Slave Select 1 */
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_SLAVE_SELECT2 = 2U,   /**< Master will use Slave Select 2 */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_SLAVE_SELECT3 = 3U,   /**< Master will use Slave Select 3 */
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** } cy_en_scb_spi_slave_select_t;
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI Polarity */
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef enum
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_ACTIVE_LOW  = 0U,    /**< Signal in question is active low */
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_ACTIVE_HIGH = 1U,    /**< Signal in question is active high */
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** } cy_en_scb_spi_polarity_t;
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_enums */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /***************************************
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *       Type Definitions
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ***************************************/
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_data_structures
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Provides the typedef for the callback function called in the
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref Cy_SCB_SPI_Interrupt to notify the user about occurrences of
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref group_scb_spi_macros_callback_events.
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef void (* cy_cb_scb_spi_handle_events_t)(uint32_t event);
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI configuration structure */
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef struct cy_stc_scb_spi_config
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /** Specifies the mode of operation */
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     cy_en_scb_spi_mode_t    spiMode;
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /** Specifies the submode of SPI operation */
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     cy_en_scb_spi_sub_mode_t    subMode;
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 21


 459:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Configures the SCLK operation for Motorola sub-mode, ignored for all
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * other submodes
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     cy_en_scb_spi_sclk_mode_t    sclkMode;
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Oversample factor for SPI.
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * * For the master mode, the data rate is the SCB clock / oversample
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     *   (valid range is 4-16).
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * * For the slave mode, the oversample value is ignored. The data rate is
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     *   determined by the SCB clock frequency. See the device datasheet for
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     *   more details.
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    oversample;
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * The width of RX data (valid range 4-16). It must be the same as
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * \ref txDataWidth except in National sub-mode.
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    rxDataWidth;
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * The width of TX data (valid range 4-16). It must be the same as
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * \ref rxDataWidth except in National sub-mode.
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    txDataWidth;
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Enables the hardware to shift out the data element MSB first, otherwise,
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * LSB first
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     bool        enableMsbFirst;
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Enables the master to generate a continuous SCLK regardless of whether
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * there is data to send
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     bool        enableFreeRunSclk;
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Enables a digital 3-tap median filter to be applied to the input
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * of the RX FIFO to filter glitches on the line.
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     bool        enableInputFilter;
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Enables the master to sample MISO line one half clock later to allow
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * better timings.
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     bool        enableMisoLateSample;
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Enables the master to transmit each data element separated by a
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * de-assertion of the slave select line (only applicable for the master
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * mode)
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 22


 516:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     bool        enableTransferSeperation;
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Sets active polarity of each SS line.
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * This is a bit mask: bit 0 corresponds to SS0 and so on to SS3.
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * 1 means active high, a 0 means active low.
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    ssPolarity;
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * When set, the slave will wake the device when the slave select line
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * becomes active.
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Note that not all SCBs support this mode. Consult the device
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * datasheet to determine which SCBs support wake from Deep Sleep.
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     bool        enableWakeFromSleep;
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * When there are more entries in the RX FIFO, then at this level
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * the RX trigger output goes high. This output can be connected
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * to a DMA channel through a trigger mux.
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Also, it controls the \ref CY_SCB_SPI_RX_TRIGGER interrupt source.
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    rxFifoTriggerLevel;
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Bits set in this mask will allow events to cause an interrupt
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * (See \ref group_scb_spi_macros_rx_fifo_status for the set of constant)
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    rxFifoIntEnableMask;
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * When there are fewer entries in the TX FIFO, then at this level
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * the TX trigger output goes high. This output can be connected
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * to a DMA channel through a trigger mux.
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Also, it controls the \ref CY_SCB_SPI_TX_TRIGGER interrupt source.
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    txFifoTriggerLevel;
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Bits set in this mask allow events to cause an interrupt
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * (See \ref group_scb_spi_macros_tx_fifo_status for the set of constants)
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    txFifoIntEnableMask;
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Bits set in this mask allow events to cause an interrupt
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * (See \ref group_scb_spi_macros_master_slave_status for the set of
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * constants)
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    masterSlaveIntEnableMask;
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** }cy_stc_scb_spi_config_t;
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI context structure.
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * All fields for the context structure are internal. Firmware never reads or
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * writes these values. Firmware allocates the structure and provides the
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 23


 573:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * address of the structure to the driver in function calls. Firmware must
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * ensure that the defined instance of this structure remains in scope
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * while the drive is in use.
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef struct cy_stc_scb_spi_context
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /** \cond INTERNAL */
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t volatile status;       /**< The receive status */
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     void    *rxBuf;                 /**< The pointer to the receive buffer */
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t rxBufSize;             /**< The receive buffer size */
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t volatile rxBufIdx;     /**< The current location in the receive buffer */
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     void    *txBuf;                 /**< The pointer to the transmit buffer */
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t txBufSize;             /**< The transmit buffer size */
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t volatile txBufIdx;     /**< The current location in the transmit buffer */
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * The pointer to an event callback that is called when any of
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * \ref group_scb_spi_macros_callback_events occurs
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     cy_cb_scb_spi_handle_events_t cbEvents;
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #if !defined(NDEBUG)
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t initKey;               /**< Tracks the context initialization */
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #endif /* !(NDEBUG) */
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /** \endcond */
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** } cy_stc_scb_spi_context_t;
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_data_structures */
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /***************************************
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *        Function Prototypes
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ***************************************/
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_general_functions
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** cy_en_scb_spi_status_t Cy_SCB_SPI_Init(CySCB_Type *base, cy_stc_scb_spi_config_t const *config,
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                        cy_stc_scb_spi_context_t *context);
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** void Cy_SCB_SPI_DeInit (CySCB_Type *base);
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_Enable(CySCB_Type *base);
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** void Cy_SCB_SPI_Disable(CySCB_Type *base, cy_stc_scb_spi_context_t *context);
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_SetActiveSlaveSelect(CySCB_Type *base,
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                     cy_en_scb_spi_slave_select_t slaveSelect);
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_SetActiveSlaveSelectPolarity(CySCB_Type *base,
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                     cy_en_scb_spi_slave_select_t slaveSelect,
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                     cy_en_scb_spi_polarity_t polarity);
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE bool Cy_SCB_SPI_IsBusBusy(CySCB_Type const *base);
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_general_functions */
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_high_level_functions
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 24


 630:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** cy_en_scb_spi_status_t Cy_SCB_SPI_Transfer(CySCB_Type *base, void *txBuffer, void *rxBuffer, uint32
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                            cy_stc_scb_spi_context_t *context);
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** void     Cy_SCB_SPI_AbortTransfer    (CySCB_Type *base, cy_stc_scb_spi_context_t *context);
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** uint32_t Cy_SCB_SPI_GetTransferStatus(CySCB_Type const *base, cy_stc_scb_spi_context_t const *conte
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** uint32_t Cy_SCB_SPI_GetNumTransfered (CySCB_Type const *base, cy_stc_scb_spi_context_t const *conte
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_high_level_functions */
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_low_level_functions
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_Read     (CySCB_Type const *base);
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_ReadArray(CySCB_Type const *base, void *buffer, uint32_t size);
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_Write     (CySCB_Type *base, uint32_t data);
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_WriteArray(CySCB_Type *base, void *buffer, uint32_t size);
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void     Cy_SCB_SPI_WriteArrayBlocking(CySCB_Type *base, void *buffer, uint32_t siz
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_GetTxFifoStatus  (CySCB_Type const *base);
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void     Cy_SCB_SPI_ClearTxFifoStatus(CySCB_Type *base, uint32_t clearMask);
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_GetRxFifoStatus  (CySCB_Type const *base);
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void     Cy_SCB_SPI_ClearRxFifoStatus(CySCB_Type *base, uint32_t clearMask);
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_GetSlaveMasterStatus  (CySCB_Type const *base);
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void     Cy_SCB_SPI_ClearSlaveMasterStatus(CySCB_Type *base, uint32_t clearMask);
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_GetNumInTxFifo(CySCB_Type const *base);
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE bool     Cy_SCB_SPI_IsTxComplete  (CySCB_Type const *base);
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_GetNumInRxFifo(CySCB_Type const *base);
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_ClearRxFifo(CySCB_Type *base);
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_ClearTxFifo(CySCB_Type *base);
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_low_level_functions */
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_interrupt_functions
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** void Cy_SCB_SPI_Interrupt(CySCB_Type *base, cy_stc_scb_spi_context_t *context);
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_RegisterCallback(CySCB_Type const *base, cy_cb_scb_spi_handle_event
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                  cy_stc_scb_spi_context_t *context);
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_interrupt_functions */
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_low_power_functions
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** cy_en_syspm_status_t Cy_SCB_SPI_DeepSleepCallback(cy_stc_syspm_callback_params_t *callbackParams);
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** cy_en_syspm_status_t Cy_SCB_SPI_HibernateCallback(cy_stc_syspm_callback_params_t *callbackParams);
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_low_power_functions */
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 25


 687:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /***************************************
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *            API Constants
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ***************************************/
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_macros
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_macros_tx_fifo_status SPI TX FIFO Statuses
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Each SPI TX FIFO status is encoded in a separate bit. Therefore multiple bits
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * may be set to indicate the current status.
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The number of entries in the TX FIFO is less than the TX FIFO trigger level
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * value
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TX_TRIGGER       (SCB_INTR_TX_TRIGGER_Msk)
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The TX FIFO is not full, there is a space for more data */
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TX_NOT_FULL      (SCB_INTR_TX_NOT_FULL_Msk)
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The TX FIFO is empty, note that there may still be data in the shift register.
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TX_EMPTY         (SCB_INTR_TX_EMPTY_Msk)
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** An attempt to write to the full TX FIFO */
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TX_OVERFLOW      (SCB_INTR_TX_OVERFLOW_Msk)
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Applicable only for the slave mode. The master tried to read more
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * data elements than available.
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TX_UNDERFLOW     (SCB_INTR_TX_UNDERFLOW_Msk)
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_macros_tx_fifo_status */
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_macros_rx_fifo_status SPI RX FIFO Statuses
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Each SPI RX FIFO status is encoded in a separate bit. Therefore, multiple
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * bits may be set to indicate the current status.
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The number of entries in the RX FIFO is more than the RX FIFO trigger
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * level value.
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_RX_TRIGGER       (SCB_INTR_RX_TRIGGER_Msk)
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The RX FIFO is not empty, there is data to read */
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_RX_NOT_EMPTY     (SCB_INTR_RX_NOT_EMPTY_Msk)
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The RX FIFO is full. There is no more space for additional data.
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Any additional data will be dropped.
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_RX_FULL          (SCB_INTR_RX_FULL_Msk)
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 26


 744:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The RX FIFO was full and there was an attempt to write to it.
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * This additional data was dropped.
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_RX_OVERFLOW      (SCB_INTR_RX_OVERFLOW_Msk)
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** An attempt to read from an empty RX FIFO */
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_RX_UNDERFLOW     (SCB_INTR_RX_UNDERFLOW_Msk)
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_macros_rx_fifo_status */
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_macros_master_slave_status SPI Master and Slave Statuses
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The slave was deselected at the wrong time */
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_SLAVE_ERR       (SCB_INTR_S_SPI_BUS_ERROR_Msk)
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The master has transmitted all data elements from FIFO and shifter */
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_MASTER_DONE     (SCB_INTR_M_SPI_DONE_Msk)
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_macros_master_slave_status */
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_macros_xfer_status SPI Transfer Status
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Each SPI transfer status is encoded in a separate bit, therefore multiple bits
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * may be set to indicate the current status.
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Transfer operation started by \ref Cy_SCB_SPI_Transfer is in progress
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_ACTIVE     (0x01UL)
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * All data elements specified by \ref Cy_SCB_SPI_Transfer for transmission
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * have been loaded into the TX FIFO
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_IN_FIFO    (0x02UL)
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The slave was deselected at the wrong time. */
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_SLAVE_TRANSFER_ERR  (SCB_INTR_S_SPI_BUS_ERROR_Msk)
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * RX FIFO was full and there was an attempt to write to it.
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * This additional data was dropped.
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_OVERFLOW   (SCB_INTR_RX_OVERFLOW_Msk)
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Applicable only for the slave mode. The master tried to read more
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * data elements than available in the TX FIFO.
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_UNDERFLOW  (SCB_INTR_TX_UNDERFLOW_Msk)
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_macros_xfer_status */
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_macros_callback_events SPI Callback Events
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 27


 801:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Only single event is notified by the callback.
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * All data elements specified by \ref Cy_SCB_SPI_Transfer for transmission
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * have been loaded into the TX FIFO
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_IN_FIFO_EVENT  (0x01U)
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The transfer operation started by \ref Cy_SCB_SPI_Transfer is complete */
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_CMPLT_EVENT    (0x02U)
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * An error occurred during the transfer. This includes overflow, underflow
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * and a transfer error. Check \ref Cy_SCB_SPI_GetTransferStatus.
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_ERR_EVENT      (0x04U)
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_macros_callback_events */
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** Default TX value when no TX buffer is defined */
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_DEFAULT_TX  (0x0000FFFFUL)
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** Data returned by the hardware when an empty RX FIFO is read */
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_RX_NO_DATA  (0xFFFFFFFFUL)
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /***************************************
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         Internal Constants
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ***************************************/
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \cond INTERNAL */
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_RX_INTR_MASK  (CY_SCB_SPI_RX_TRIGGER  | CY_SCB_SPI_RX_NOT_EMPTY | CY_SCB_SPI_RX_
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                   CY_SCB_SPI_RX_OVERFLOW | CY_SCB_SPI_RX_UNDERFLOW)
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TX_INTR_MASK  (CY_SCB_SPI_TX_TRIGGER  | CY_SCB_SPI_TX_NOT_FULL | CY_SCB_SPI_TX_E
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                   CY_SCB_SPI_TX_OVERFLOW | CY_SCB_SPI_TX_UNDERFLOW)
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_MASTER_SLAVE_INTR_MASK (CY_SCB_SPI_MASTER_DONE | CY_SCB_SPI_SLAVE_ERR)
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_ERR    (CY_SCB_SPI_SLAVE_TRANSFER_ERR | CY_SCB_SPI_TRANSFER_OVERFLOW | 
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                     CY_SCB_SPI_TRANSFER_UNDERFLOW)
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_INIT_KEY        (0x00ABCDEFUL)
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_MODE_VALID(mode)          ( (CY_SCB_SPI_SLAVE  == (mode)) || \
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_MASTER == (mode)) )
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_SUB_MODE_VALID(subMode)   ( (CY_SCB_SPI_MOTOROLA     == (subMode)) || \
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_TI_COINCIDES == (subMode)) || \
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_TI_PRECEDES  == (subMode)) || \
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_NATIONAL     == (subMode)) )
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_SCLK_MODE_VALID(clkMode)  ( (CY_SCB_SPI_CPHA0_CPOL0 == (clkMode)) || \
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_CPHA0_CPOL1 == (clkMode)) || \
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_CPHA1_CPOL0 == (clkMode)) || \
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_CPHA1_CPOL1 == (clkMode)) )
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 28


 858:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_POLARITY_VALID(polarity)  ( (CY_SCB_SPI_ACTIVE_LOW  == (polarity)) || \
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_ACTIVE_HIGH == (polarity)) )
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_SLAVE_SEL_VALID(ss)       ( (CY_SCB_SPI_SLAVE_SELECT0 == (ss)) || \
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_SLAVE_SELECT1 == (ss)) || \
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_SLAVE_SELECT2 == (ss)) || \
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_SLAVE_SELECT3 == (ss)) )
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_OVERSAMPLE_VALID(ovs, mode)   ( (CY_SCB_SPI_MASTER == (mode)) ? (((ovs) >= 2U
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_DATA_WIDTH_VALID(width)       ( ((width) >= 4UL) && ((width) <= 16UL) )
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_SS_POLARITY_VALID(polarity)   ( (0UL == ((polarity) & (~0x0FUL))) )
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_BUFFER_VALID(txBuffer, rxBuffer, size)  ( ((size) > 0UL)  && \
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                                  (false == ((NULL == (txBuffer)) &&
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_BOTH_DATA_WIDTH_VALID(subMode, rxWidth, txWidth)  ( (CY_SCB_SPI_NATIONAL != (
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                                                     ((rxWidth) == (
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \endcond */
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_macros */
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /***************************************
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *    In-line Function Implementation
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ***************************************/
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_general_functions
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /*******************************************************************************
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Function Name: Cy_SCB_SPI_Enable
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ****************************************************************************//**
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Enables the SCB block for the SPI operation.
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \param base
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The pointer to the SPI SCB instance.
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *******************************************************************************/
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_Enable(CySCB_Type *base)
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     base->CTRL |= SCB_CTRL_ENABLED_Msk;
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** }
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /*******************************************************************************
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Function Name: Cy_SCB_SPI_IsBusBusy
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ****************************************************************************//**
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Returns whether the SPI bus is busy or not. The bus busy is determined using
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * the slave select signal.
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * Motorola and National Semiconductor sub-modes: the bus is busy after the
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   slave select line is activated and lasts until the slave select line is
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   deactivated.
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 29


 915:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * Texas Instrument sub-modes: The bus is busy at the moment of the initial
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   pulse on the slave select line and lasts until the transfer is complete.
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \param base
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The pointer to the SPI SCB instance.
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \return
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * True - the bus is busy; false - the bus is idle.
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \note
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * The SPI master does not assign the slave select line immediately after
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   the first data element is written into the TX FIFO. It takes up to two SCLK
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   clocks to assign the slave select line. Before this happens, the bus
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   is considered idle.
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * If the SPI master is configured to separate a data elements transfer,
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   the bus is busy during each element transfer and is free between them.
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *******************************************************************************/
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE bool Cy_SCB_SPI_IsBusBusy(CySCB_Type const *base)
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     return _FLD2BOOL(SCB_SPI_STATUS_BUS_BUSY, base->SPI_STATUS);
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** }
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /*******************************************************************************
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Function Name: Cy_SCB_SPI_SetActiveSlaveSelect
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ****************************************************************************//**
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Selects an active slave select line from one of four available.
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * This function is applicable for the master and slave.
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \param base
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The pointer to the SPI SCB instance.
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \param slaveSelect
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The slave select line number.
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * See \ref cy_en_scb_spi_slave_select_t for the set of constants.
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \note
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SCB be idle or disabled before calling this function.
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *******************************************************************************/
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_SetActiveSlaveSelect(CySCB_Type *base, cy_en_scb_spi_slave_select_t
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_ASSERT_L3(CY_SCB_SPI_IS_SLAVE_SEL_VALID(slaveSelect));
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     base->SPI_CTRL = _CLR_SET_FLD32U(base->SPI_CTRL, SCB_SPI_CTRL_SSEL, (uint32_t) slaveSelect);
  81              		.loc 3 961 0
  82 0014 236A     		ldr	r3, [r4, #32]
  83 0016 23F04063 		bic	r3, r3, #201326592
  84 001a 2362     		str	r3, [r4, #32]
  85              	.LVL2:
  86              	.LBE9:
  87              	.LBE8:
 104:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
 105:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         /* Set active slave select to line 0 */
 106:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         Cy_SCB_SPI_SetActiveSlaveSelect(CY_EINK_SPIM_HW, CY_EINK_SPIM_SPI_SLAVE_SELECT0);
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 30


 107:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
 108:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         /* Hook interrupt service routine */
 109:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     #if defined(CY_EINK_SPIM_SCB_IRQ__INTC_ASSIGNED)
 110:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         (void) Cy_SysInt_Init(&CY_EINK_SPIM_SCB_IRQ_cfg, &CY_EINK_SPIM_Interrupt);
  88              		.loc 2 110 0
  89 001c 1149     		ldr	r1, .L9+16
  90 001e 1248     		ldr	r0, .L9+20
  91 0020 FFF7FEFF 		bl	Cy_SysInt_Init
  92              	.LVL3:
 111:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     #endif /* (CY_EINK_SPIM_SCB_IRQ__INTC_ASSIGNED) */
 112:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
 113:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         /* Component is configured */
 114:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         CY_EINK_SPIM_initVar = 1U;
  93              		.loc 2 114 0
  94 0024 0122     		movs	r2, #1
  95 0026 0B4B     		ldr	r3, .L9
  96 0028 1A70     		strb	r2, [r3]
  97              	.L6:
 115:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     }
 116:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
 117:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     /* Enable interrupt in NVIC */
 118:Generated_Source\PSoC6/CY_EINK_SPIM.c **** #if defined(CY_EINK_SPIM_SCB_IRQ__INTC_ASSIGNED)
 119:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     NVIC_EnableIRQ((IRQn_Type) CY_EINK_SPIM_SCB_IRQ_cfg.intrSrc);
  98              		.loc 2 119 0
  99 002a 0F4B     		ldr	r3, .L9+20
 100 002c B3F90030 		ldrsh	r3, [r3]
 101              	.LVL4:
 102              	.LBB10:
 103              	.LBB11:
 104              		.file 4 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.1
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     30. January 2017
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 31


  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 32


  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 33


 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 34


 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 35


 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 36


 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 37


 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 38


 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 39


 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 40


 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 41


 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 42


 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 43


 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 44


 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 45


 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 46


 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 47


 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 48


 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 49


1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 50


1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 51


1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 52


1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 53


1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 54


1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 55


1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 56


1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 57


1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 58


1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 59


1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 105              		.loc 4 1672 0
 106 0030 002B     		cmp	r3, #0
 107 0032 08DB     		blt	.L7
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
 108              		.loc 4 1674 0
 109 0034 5909     		lsrs	r1, r3, #5
 110 0036 03F01F03 		and	r3, r3, #31
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 60


 111              	.LVL5:
 112 003a 0122     		movs	r2, #1
 113 003c 02FA03F3 		lsl	r3, r2, r3
 114 0040 0A4A     		ldr	r2, .L9+24
 115 0042 42F82130 		str	r3, [r2, r1, lsl #2]
 116              	.L7:
 117              	.LVL6:
 118              	.LBE11:
 119              	.LBE10:
 120              	.LBB12:
 121              	.LBB13:
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** }
 122              		.loc 3 902 0
 123 0046 044A     		ldr	r2, .L9+4
 124 0048 1368     		ldr	r3, [r2]
 125 004a 43F00043 		orr	r3, r3, #-2147483648
 126 004e 1360     		str	r3, [r2]
 127              	.LVL7:
 128 0050 10BD     		pop	{r4, pc}
 129              	.L10:
 130 0052 00BF     		.align	2
 131              	.L9:
 132 0054 00000000 		.word	.LANCHOR0
 133 0058 00006740 		.word	1080492032
 134 005c 00000000 		.word	CY_EINK_SPIM_context
 135 0060 00000000 		.word	.LANCHOR1
 136 0064 00000000 		.word	CY_EINK_SPIM_Interrupt
 137 0068 00000000 		.word	CY_EINK_SPIM_SCB_IRQ_cfg
 138 006c 00E100E0 		.word	-536813312
 139              	.LBE13:
 140              	.LBE12:
 141              		.cfi_endproc
 142              	.LFE264:
 143              		.size	CY_EINK_SPIM_Start, .-CY_EINK_SPIM_Start
 144              		.comm	CY_EINK_SPIM_context,36,4
 145              		.global	CY_EINK_SPIM_config
 146              		.global	CY_EINK_SPIM_initVar
 147              		.section	.rodata
 148              		.align	2
 149              		.set	.LANCHOR1,. + 0
 150              		.type	CY_EINK_SPIM_config, %object
 151              		.size	CY_EINK_SPIM_config, 52
 152              	CY_EINK_SPIM_config:
 153 0000 01       		.byte	1
 154 0001 00       		.byte	0
 155 0002 00       		.byte	0
 156 0003 00       		.space	1
 157 0004 04000000 		.word	4
 158 0008 08000000 		.word	8
 159 000c 08000000 		.word	8
 160 0010 01       		.byte	1
 161 0011 00       		.byte	0
 162 0012 00       		.byte	0
 163 0013 00       		.byte	0
 164 0014 00       		.byte	0
 165 0015 000000   		.space	3
 166 0018 00000000 		.word	0
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 61


 167 001c 00       		.byte	0
 168 001d 000000   		.space	3
 169 0020 00000000 		.word	0
 170 0024 00000000 		.word	0
 171 0028 00000000 		.word	0
 172 002c 00000000 		.word	0
 173 0030 00000000 		.word	0
 174              		.bss
 175              		.set	.LANCHOR0,. + 0
 176              		.type	CY_EINK_SPIM_initVar, %object
 177              		.size	CY_EINK_SPIM_initVar, 1
 178              	CY_EINK_SPIM_initVar:
 179 0000 00       		.space	1
 180              		.text
 181              	.Letext0:
 182              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/psoc63/include/cy8c6347bzi_bld53.h"
 183              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 184              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 185              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/ip/cyip_scb.h"
 186              		.file 9 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 187              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 188              		.file 11 "Generated_Source\\PSoC6\\cyfitter_sysint_cfg.h"
 189              		.section	.debug_info,"",%progbits
 190              	.Ldebug_info0:
 191 0000 6A0F0000 		.4byte	0xf6a
 192 0004 0400     		.2byte	0x4
 193 0006 00000000 		.4byte	.Ldebug_abbrev0
 194 000a 04       		.byte	0x4
 195 000b 01       		.uleb128 0x1
 196 000c CD030000 		.4byte	.LASF330
 197 0010 0C       		.byte	0xc
 198 0011 72190000 		.4byte	.LASF331
 199 0015 2F0E0000 		.4byte	.LASF332
 200 0019 00000000 		.4byte	.Ldebug_ranges0+0
 201 001d 00000000 		.4byte	0
 202 0021 00000000 		.4byte	.Ldebug_line0
 203 0025 02       		.uleb128 0x2
 204 0026 02       		.byte	0x2
 205 0027 E6030000 		.4byte	0x3e6
 206 002b 05       		.byte	0x5
 207 002c 24       		.byte	0x24
 208 002d E6030000 		.4byte	0x3e6
 209 0031 03       		.uleb128 0x3
 210 0032 250D0000 		.4byte	.LASF0
 211 0036 71       		.sleb128 -15
 212 0037 03       		.uleb128 0x3
 213 0038 C9110000 		.4byte	.LASF1
 214 003c 72       		.sleb128 -14
 215 003d 03       		.uleb128 0x3
 216 003e 86170000 		.4byte	.LASF2
 217 0042 73       		.sleb128 -13
 218 0043 03       		.uleb128 0x3
 219 0044 17070000 		.4byte	.LASF3
 220 0048 74       		.sleb128 -12
 221 0049 03       		.uleb128 0x3
 222 004a DC0D0000 		.4byte	.LASF4
 223 004e 75       		.sleb128 -11
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 62


 224 004f 03       		.uleb128 0x3
 225 0050 92150000 		.4byte	.LASF5
 226 0054 76       		.sleb128 -10
 227 0055 03       		.uleb128 0x3
 228 0056 2D070000 		.4byte	.LASF6
 229 005a 7B       		.sleb128 -5
 230 005b 03       		.uleb128 0x3
 231 005c 69150000 		.4byte	.LASF7
 232 0060 7C       		.sleb128 -4
 233 0061 03       		.uleb128 0x3
 234 0062 C1030000 		.4byte	.LASF8
 235 0066 7E       		.sleb128 -2
 236 0067 03       		.uleb128 0x3
 237 0068 41140000 		.4byte	.LASF9
 238 006c 7F       		.sleb128 -1
 239 006d 04       		.uleb128 0x4
 240 006e 9B180000 		.4byte	.LASF10
 241 0072 00       		.byte	0
 242 0073 04       		.uleb128 0x4
 243 0074 5D0F0000 		.4byte	.LASF11
 244 0078 01       		.byte	0x1
 245 0079 04       		.uleb128 0x4
 246 007a 82020000 		.4byte	.LASF12
 247 007e 02       		.byte	0x2
 248 007f 04       		.uleb128 0x4
 249 0080 56130000 		.4byte	.LASF13
 250 0084 03       		.byte	0x3
 251 0085 04       		.uleb128 0x4
 252 0086 A4100000 		.4byte	.LASF14
 253 008a 04       		.byte	0x4
 254 008b 04       		.uleb128 0x4
 255 008c 07180000 		.4byte	.LASF15
 256 0090 05       		.byte	0x5
 257 0091 04       		.uleb128 0x4
 258 0092 C40E0000 		.4byte	.LASF16
 259 0096 06       		.byte	0x6
 260 0097 04       		.uleb128 0x4
 261 0098 59050000 		.4byte	.LASF17
 262 009c 07       		.byte	0x7
 263 009d 04       		.uleb128 0x4
 264 009e 7D120000 		.4byte	.LASF18
 265 00a2 08       		.byte	0x8
 266 00a3 04       		.uleb128 0x4
 267 00a4 C7090000 		.4byte	.LASF19
 268 00a8 09       		.byte	0x9
 269 00a9 04       		.uleb128 0x4
 270 00aa 580A0000 		.4byte	.LASF20
 271 00ae 0A       		.byte	0xa
 272 00af 04       		.uleb128 0x4
 273 00b0 9E070000 		.4byte	.LASF21
 274 00b4 0B       		.byte	0xb
 275 00b5 04       		.uleb128 0x4
 276 00b6 3D110000 		.4byte	.LASF22
 277 00ba 0C       		.byte	0xc
 278 00bb 04       		.uleb128 0x4
 279 00bc 75050000 		.4byte	.LASF23
 280 00c0 0D       		.byte	0xd
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 63


 281 00c1 04       		.uleb128 0x4
 282 00c2 25120000 		.4byte	.LASF24
 283 00c6 0E       		.byte	0xe
 284 00c7 04       		.uleb128 0x4
 285 00c8 42000000 		.4byte	.LASF25
 286 00cc 0F       		.byte	0xf
 287 00cd 04       		.uleb128 0x4
 288 00ce F1160000 		.4byte	.LASF26
 289 00d2 10       		.byte	0x10
 290 00d3 04       		.uleb128 0x4
 291 00d4 8A0C0000 		.4byte	.LASF27
 292 00d8 11       		.byte	0x11
 293 00d9 04       		.uleb128 0x4
 294 00da E0040000 		.4byte	.LASF28
 295 00de 12       		.byte	0x12
 296 00df 04       		.uleb128 0x4
 297 00e0 6E0C0000 		.4byte	.LASF29
 298 00e4 13       		.byte	0x13
 299 00e5 04       		.uleb128 0x4
 300 00e6 66020000 		.4byte	.LASF30
 301 00ea 14       		.byte	0x14
 302 00eb 04       		.uleb128 0x4
 303 00ec 32190000 		.4byte	.LASF31
 304 00f0 15       		.byte	0x15
 305 00f1 04       		.uleb128 0x4
 306 00f2 920A0000 		.4byte	.LASF32
 307 00f6 16       		.byte	0x16
 308 00f7 04       		.uleb128 0x4
 309 00f8 37020000 		.4byte	.LASF33
 310 00fc 17       		.byte	0x17
 311 00fd 04       		.uleb128 0x4
 312 00fe D5060000 		.4byte	.LASF34
 313 0102 18       		.byte	0x18
 314 0103 04       		.uleb128 0x4
 315 0104 090D0000 		.4byte	.LASF35
 316 0108 19       		.byte	0x19
 317 0109 04       		.uleb128 0x4
 318 010a DA000000 		.4byte	.LASF36
 319 010e 1A       		.byte	0x1a
 320 010f 04       		.uleb128 0x4
 321 0110 69080000 		.4byte	.LASF37
 322 0114 1B       		.byte	0x1b
 323 0115 04       		.uleb128 0x4
 324 0116 ED190000 		.4byte	.LASF38
 325 011a 1C       		.byte	0x1c
 326 011b 04       		.uleb128 0x4
 327 011c 1B160000 		.4byte	.LASF39
 328 0120 1D       		.byte	0x1d
 329 0121 04       		.uleb128 0x4
 330 0122 A00C0000 		.4byte	.LASF40
 331 0126 1E       		.byte	0x1e
 332 0127 04       		.uleb128 0x4
 333 0128 120B0000 		.4byte	.LASF41
 334 012c 1F       		.byte	0x1f
 335 012d 04       		.uleb128 0x4
 336 012e D1100000 		.4byte	.LASF42
 337 0132 20       		.byte	0x20
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 64


 338 0133 04       		.uleb128 0x4
 339 0134 D6070000 		.4byte	.LASF43
 340 0138 21       		.byte	0x21
 341 0139 04       		.uleb128 0x4
 342 013a 23180000 		.4byte	.LASF44
 343 013e 22       		.byte	0x22
 344 013f 04       		.uleb128 0x4
 345 0140 900B0000 		.4byte	.LASF45
 346 0144 23       		.byte	0x23
 347 0145 04       		.uleb128 0x4
 348 0146 C4010000 		.4byte	.LASF46
 349 014a 24       		.byte	0x24
 350 014b 04       		.uleb128 0x4
 351 014c 08120000 		.4byte	.LASF47
 352 0150 25       		.byte	0x25
 353 0151 04       		.uleb128 0x4
 354 0152 B8060000 		.4byte	.LASF48
 355 0156 26       		.byte	0x26
 356 0157 04       		.uleb128 0x4
 357 0158 13170000 		.4byte	.LASF49
 358 015c 27       		.byte	0x27
 359 015d 04       		.uleb128 0x4
 360 015e 820D0000 		.4byte	.LASF50
 361 0162 28       		.byte	0x28
 362 0163 04       		.uleb128 0x4
 363 0164 39070000 		.4byte	.LASF51
 364 0168 29       		.byte	0x29
 365 0169 04       		.uleb128 0x4
 366 016a 940E0000 		.4byte	.LASF52
 367 016e 2A       		.byte	0x2a
 368 016f 04       		.uleb128 0x4
 369 0170 11130000 		.4byte	.LASF53
 370 0174 2B       		.byte	0x2b
 371 0175 04       		.uleb128 0x4
 372 0176 F6000000 		.4byte	.LASF54
 373 017a 2C       		.byte	0x2c
 374 017b 04       		.uleb128 0x4
 375 017c 13060000 		.4byte	.LASF55
 376 0180 2D       		.byte	0x2d
 377 0181 04       		.uleb128 0x4
 378 0182 560D0000 		.4byte	.LASF56
 379 0186 2E       		.byte	0x2e
 380 0187 04       		.uleb128 0x4
 381 0188 EC110000 		.4byte	.LASF57
 382 018c 2F       		.byte	0x2f
 383 018d 04       		.uleb128 0x4
 384 018e 6B100000 		.4byte	.LASF58
 385 0192 30       		.byte	0x30
 386 0193 04       		.uleb128 0x4
 387 0194 5B180000 		.4byte	.LASF59
 388 0198 31       		.byte	0x31
 389 0199 04       		.uleb128 0x4
 390 019a 01140000 		.4byte	.LASF60
 391 019e 32       		.byte	0x32
 392 019f 04       		.uleb128 0x4
 393 01a0 F60A0000 		.4byte	.LASF61
 394 01a4 33       		.byte	0x33
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 65


 395 01a5 04       		.uleb128 0x4
 396 01a6 16000000 		.4byte	.LASF62
 397 01aa 34       		.byte	0x34
 398 01ab 04       		.uleb128 0x4
 399 01ac 410F0000 		.4byte	.LASF63
 400 01b0 35       		.byte	0x35
 401 01b1 04       		.uleb128 0x4
 402 01b2 E9050000 		.4byte	.LASF64
 403 01b6 36       		.byte	0x36
 404 01b7 04       		.uleb128 0x4
 405 01b8 520C0000 		.4byte	.LASF65
 406 01bc 37       		.byte	0x37
 407 01bd 04       		.uleb128 0x4
 408 01be 210A0000 		.4byte	.LASF66
 409 01c2 38       		.byte	0x38
 410 01c3 04       		.uleb128 0x4
 411 01c4 AA000000 		.4byte	.LASF67
 412 01c8 39       		.byte	0x39
 413 01c9 04       		.uleb128 0x4
 414 01ca 62170000 		.4byte	.LASF68
 415 01ce 3A       		.byte	0x3a
 416 01cf 04       		.uleb128 0x4
 417 01d0 36080000 		.4byte	.LASF69
 418 01d4 3B       		.byte	0x3b
 419 01d5 04       		.uleb128 0x4
 420 01d6 8F090000 		.4byte	.LASF70
 421 01da 3C       		.byte	0x3c
 422 01db 04       		.uleb128 0x4
 423 01dc CF180000 		.4byte	.LASF71
 424 01e0 3D       		.byte	0x3d
 425 01e1 04       		.uleb128 0x4
 426 01e2 7E0F0000 		.4byte	.LASF72
 427 01e6 3E       		.byte	0x3e
 428 01e7 04       		.uleb128 0x4
 429 01e8 AA020000 		.4byte	.LASF73
 430 01ec 3F       		.byte	0x3f
 431 01ed 04       		.uleb128 0x4
 432 01ee 85130000 		.4byte	.LASF74
 433 01f2 40       		.byte	0x40
 434 01f3 04       		.uleb128 0x4
 435 01f4 750A0000 		.4byte	.LASF75
 436 01f8 41       		.byte	0x41
 437 01f9 04       		.uleb128 0x4
 438 01fa 80030000 		.4byte	.LASF76
 439 01fe 42       		.byte	0x42
 440 01ff 04       		.uleb128 0x4
 441 0200 60140000 		.4byte	.LASF77
 442 0204 43       		.byte	0x43
 443 0205 04       		.uleb128 0x4
 444 0206 3F0B0000 		.4byte	.LASF78
 445 020a 44       		.byte	0x44
 446 020b 04       		.uleb128 0x4
 447 020c F3180000 		.4byte	.LASF79
 448 0210 45       		.byte	0x45
 449 0211 04       		.uleb128 0x4
 450 0212 C7020000 		.4byte	.LASF80
 451 0216 46       		.byte	0x46
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 66


 452 0217 04       		.uleb128 0x4
 453 0218 51060000 		.4byte	.LASF81
 454 021c 47       		.byte	0x47
 455 021d 04       		.uleb128 0x4
 456 021e AB130000 		.4byte	.LASF82
 457 0222 48       		.byte	0x48
 458 0223 04       		.uleb128 0x4
 459 0224 BD0A0000 		.4byte	.LASF83
 460 0228 49       		.byte	0x49
 461 0229 04       		.uleb128 0x4
 462 022a 1B010000 		.4byte	.LASF84
 463 022e 4A       		.byte	0x4a
 464 022f 04       		.uleb128 0x4
 465 0230 0A0F0000 		.4byte	.LASF85
 466 0234 4B       		.byte	0x4b
 467 0235 04       		.uleb128 0x4
 468 0236 BB0F0000 		.4byte	.LASF86
 469 023a 4C       		.byte	0x4c
 470 023b 04       		.uleb128 0x4
 471 023c 6D060000 		.4byte	.LASF87
 472 0240 4D       		.byte	0x4d
 473 0241 04       		.uleb128 0x4
 474 0242 0F080000 		.4byte	.LASF88
 475 0246 4E       		.byte	0x4e
 476 0247 04       		.uleb128 0x4
 477 0248 D90A0000 		.4byte	.LASF89
 478 024c 4F       		.byte	0x4f
 479 024d 04       		.uleb128 0x4
 480 024e 6D010000 		.4byte	.LASF90
 481 0252 50       		.byte	0x50
 482 0253 04       		.uleb128 0x4
 483 0254 81110000 		.4byte	.LASF91
 484 0258 51       		.byte	0x51
 485 0259 04       		.uleb128 0x4
 486 025a A6010000 		.4byte	.LASF92
 487 025e 52       		.byte	0x52
 488 025f 04       		.uleb128 0x4
 489 0260 76180000 		.4byte	.LASF93
 490 0264 53       		.byte	0x53
 491 0265 04       		.uleb128 0x4
 492 0266 A3190000 		.4byte	.LASF94
 493 026a 54       		.byte	0x54
 494 026b 04       		.uleb128 0x4
 495 026c AD0B0000 		.4byte	.LASF95
 496 0270 55       		.byte	0x55
 497 0271 04       		.uleb128 0x4
 498 0272 EA0E0000 		.4byte	.LASF96
 499 0276 56       		.byte	0x56
 500 0277 04       		.uleb128 0x4
 501 0278 AE050000 		.4byte	.LASF97
 502 027c 57       		.byte	0x57
 503 027d 04       		.uleb128 0x4
 504 027e 271A0000 		.4byte	.LASF98
 505 0282 58       		.byte	0x58
 506 0283 04       		.uleb128 0x4
 507 0284 4B100000 		.4byte	.LASF99
 508 0288 59       		.byte	0x59
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 67


 509 0289 04       		.uleb128 0x4
 510 028a D3190000 		.4byte	.LASF100
 511 028e 5A       		.byte	0x5a
 512 028f 04       		.uleb128 0x4
 513 0290 300D0000 		.4byte	.LASF101
 514 0294 5B       		.byte	0x5b
 515 0295 04       		.uleb128 0x4
 516 0296 A7030000 		.4byte	.LASF102
 517 029a 5C       		.byte	0x5c
 518 029b 04       		.uleb128 0x4
 519 029c 8E140000 		.4byte	.LASF103
 520 02a0 5D       		.byte	0x5d
 521 02a1 04       		.uleb128 0x4
 522 02a2 37160000 		.4byte	.LASF104
 523 02a6 5E       		.byte	0x5e
 524 02a7 04       		.uleb128 0x4
 525 02a8 9F0D0000 		.4byte	.LASF105
 526 02ac 5F       		.byte	0x5f
 527 02ad 04       		.uleb128 0x4
 528 02ae D80F0000 		.4byte	.LASF106
 529 02b2 60       		.byte	0x60
 530 02b3 04       		.uleb128 0x4
 531 02b4 42030000 		.4byte	.LASF107
 532 02b8 61       		.byte	0x61
 533 02b9 04       		.uleb128 0x4
 534 02ba A2150000 		.4byte	.LASF108
 535 02be 62       		.byte	0x62
 536 02bf 04       		.uleb128 0x4
 537 02c0 1F090000 		.4byte	.LASF109
 538 02c4 63       		.byte	0x63
 539 02c5 04       		.uleb128 0x4
 540 02c6 471A0000 		.4byte	.LASF110
 541 02ca 64       		.byte	0x64
 542 02cb 04       		.uleb128 0x4
 543 02cc BC0C0000 		.4byte	.LASF111
 544 02d0 65       		.byte	0x65
 545 02d1 04       		.uleb128 0x4
 546 02d2 60070000 		.4byte	.LASF112
 547 02d6 66       		.byte	0x66
 548 02d7 04       		.uleb128 0x4
 549 02d8 00150000 		.4byte	.LASF113
 550 02dc 67       		.byte	0x67
 551 02dd 04       		.uleb128 0x4
 552 02de D90B0000 		.4byte	.LASF114
 553 02e2 68       		.byte	0x68
 554 02e3 04       		.uleb128 0x4
 555 02e4 FD010000 		.4byte	.LASF115
 556 02e8 69       		.byte	0x69
 557 02e9 04       		.uleb128 0x4
 558 02ea F80F0000 		.4byte	.LASF116
 559 02ee 6A       		.byte	0x6a
 560 02ef 04       		.uleb128 0x4
 561 02f0 EA060000 		.4byte	.LASF117
 562 02f4 6B       		.byte	0x6b
 563 02f5 04       		.uleb128 0x4
 564 02f6 57190000 		.4byte	.LASF118
 565 02fa 6C       		.byte	0x6c
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 68


 566 02fb 04       		.uleb128 0x4
 567 02fc A90E0000 		.4byte	.LASF119
 568 0300 6D       		.byte	0x6d
 569 0301 04       		.uleb128 0x4
 570 0302 BB070000 		.4byte	.LASF120
 571 0306 6E       		.byte	0x6e
 572 0307 04       		.uleb128 0x4
 573 0308 00160000 		.4byte	.LASF121
 574 030c 6F       		.byte	0x6f
 575 030d 04       		.uleb128 0x4
 576 030e AC090000 		.4byte	.LASF122
 577 0312 70       		.byte	0x70
 578 0313 04       		.uleb128 0x4
 579 0314 79000000 		.4byte	.LASF123
 580 0318 71       		.byte	0x71
 581 0319 04       		.uleb128 0x4
 582 031a 3D0A0000 		.4byte	.LASF124
 583 031e 72       		.byte	0x72
 584 031f 04       		.uleb128 0x4
 585 0320 FD040000 		.4byte	.LASF125
 586 0324 73       		.byte	0x73
 587 0325 04       		.uleb128 0x4
 588 0326 4E150000 		.4byte	.LASF126
 589 032a 74       		.byte	0x74
 590 032b 04       		.uleb128 0x4
 591 032c 2F0C0000 		.4byte	.LASF127
 592 0330 75       		.byte	0x75
 593 0331 04       		.uleb128 0x4
 594 0332 D60C0000 		.4byte	.LASF128
 595 0336 76       		.byte	0x76
 596 0337 04       		.uleb128 0x4
 597 0338 10030000 		.4byte	.LASF129
 598 033c 77       		.byte	0x77
 599 033d 04       		.uleb128 0x4
 600 033e C7130000 		.4byte	.LASF130
 601 0342 78       		.byte	0x78
 602 0343 04       		.uleb128 0x4
 603 0344 F5020000 		.4byte	.LASF131
 604 0348 79       		.byte	0x79
 605 0349 04       		.uleb128 0x4
 606 034a B9170000 		.4byte	.LASF132
 607 034e 7A       		.byte	0x7a
 608 034f 04       		.uleb128 0x4
 609 0350 030E0000 		.4byte	.LASF133
 610 0354 7B       		.byte	0x7b
 611 0355 04       		.uleb128 0x4
 612 0356 28060000 		.4byte	.LASF134
 613 035a 7C       		.byte	0x7c
 614 035b 04       		.uleb128 0x4
 615 035c BC150000 		.4byte	.LASF135
 616 0360 7D       		.byte	0x7d
 617 0361 04       		.uleb128 0x4
 618 0362 39090000 		.4byte	.LASF136
 619 0366 7E       		.byte	0x7e
 620 0367 04       		.uleb128 0x4
 621 0368 00000000 		.4byte	.LASF137
 622 036c 7F       		.byte	0x7f
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 69


 623 036d 04       		.uleb128 0x4
 624 036e 80100000 		.4byte	.LASF138
 625 0372 80       		.byte	0x80
 626 0373 04       		.uleb128 0x4
 627 0374 CA040000 		.4byte	.LASF139
 628 0378 81       		.byte	0x81
 629 0379 04       		.uleb128 0x4
 630 037a 1A150000 		.4byte	.LASF140
 631 037e 82       		.byte	0x82
 632 037f 04       		.uleb128 0x4
 633 0380 F30B0000 		.4byte	.LASF141
 634 0384 83       		.byte	0x83
 635 0385 04       		.uleb128 0x4
 636 0386 78090000 		.4byte	.LASF142
 637 038a 84       		.byte	0x84
 638 038b 04       		.uleb128 0x4
 639 038c 52080000 		.4byte	.LASF143
 640 0390 85       		.byte	0x85
 641 0391 04       		.uleb128 0x4
 642 0392 2A140000 		.4byte	.LASF144
 643 0396 86       		.byte	0x86
 644 0397 04       		.uleb128 0x4
 645 0398 090C0000 		.4byte	.LASF145
 646 039c 87       		.byte	0x87
 647 039d 04       		.uleb128 0x4
 648 039e 2B030000 		.4byte	.LASF146
 649 03a2 88       		.byte	0x88
 650 03a3 04       		.uleb128 0x4
 651 03a4 92050000 		.4byte	.LASF147
 652 03a8 89       		.byte	0x89
 653 03a9 04       		.uleb128 0x4
 654 03aa A1170000 		.4byte	.LASF148
 655 03ae 8A       		.byte	0x8a
 656 03af 04       		.uleb128 0x4
 657 03b0 260F0000 		.4byte	.LASF149
 658 03b4 8B       		.byte	0x8b
 659 03b5 04       		.uleb128 0x4
 660 03b6 5D090000 		.4byte	.LASF150
 661 03ba 8C       		.byte	0x8c
 662 03bb 04       		.uleb128 0x4
 663 03bc 7A070000 		.4byte	.LASF151
 664 03c0 8D       		.byte	0x8d
 665 03c1 04       		.uleb128 0x4
 666 03c2 FD120000 		.4byte	.LASF152
 667 03c6 8E       		.byte	0x8e
 668 03c7 04       		.uleb128 0x4
 669 03c8 190E0000 		.4byte	.LASF153
 670 03cc 8F       		.byte	0x8f
 671 03cd 04       		.uleb128 0x4
 672 03ce 8A060000 		.4byte	.LASF154
 673 03d2 90       		.byte	0x90
 674 03d3 04       		.uleb128 0x4
 675 03d4 7A0B0000 		.4byte	.LASF155
 676 03d8 91       		.byte	0x91
 677 03d9 04       		.uleb128 0x4
 678 03da 06090000 		.4byte	.LASF156
 679 03de 92       		.byte	0x92
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 70


 680 03df 04       		.uleb128 0x4
 681 03e0 2E0B0000 		.4byte	.LASF157
 682 03e4 F0       		.byte	0xf0
 683 03e5 00       		.byte	0
 684 03e6 05       		.uleb128 0x5
 685 03e7 02       		.byte	0x2
 686 03e8 05       		.byte	0x5
 687 03e9 E00E0000 		.4byte	.LASF158
 688 03ed 06       		.uleb128 0x6
 689 03ee 2C080000 		.4byte	.LASF160
 690 03f2 05       		.byte	0x5
 691 03f3 F4       		.byte	0xf4
 692 03f4 25000000 		.4byte	0x25
 693 03f8 05       		.uleb128 0x5
 694 03f9 01       		.byte	0x1
 695 03fa 06       		.byte	0x6
 696 03fb 95170000 		.4byte	.LASF159
 697 03ff 06       		.uleb128 0x6
 698 0400 09170000 		.4byte	.LASF161
 699 0404 06       		.byte	0x6
 700 0405 1D       		.byte	0x1d
 701 0406 0A040000 		.4byte	0x40a
 702 040a 05       		.uleb128 0x5
 703 040b 01       		.byte	0x1
 704 040c 08       		.byte	0x8
 705 040d D2150000 		.4byte	.LASF162
 706 0411 05       		.uleb128 0x5
 707 0412 02       		.byte	0x2
 708 0413 07       		.byte	0x7
 709 0414 D9170000 		.4byte	.LASF163
 710 0418 06       		.uleb128 0x6
 711 0419 2D020000 		.4byte	.LASF164
 712 041d 06       		.byte	0x6
 713 041e 3F       		.byte	0x3f
 714 041f 23040000 		.4byte	0x423
 715 0423 05       		.uleb128 0x5
 716 0424 04       		.byte	0x4
 717 0425 05       		.byte	0x5
 718 0426 78110000 		.4byte	.LASF165
 719 042a 06       		.uleb128 0x6
 720 042b F5150000 		.4byte	.LASF166
 721 042f 06       		.byte	0x6
 722 0430 41       		.byte	0x41
 723 0431 35040000 		.4byte	0x435
 724 0435 05       		.uleb128 0x5
 725 0436 04       		.byte	0x4
 726 0437 07       		.byte	0x7
 727 0438 7C140000 		.4byte	.LASF167
 728 043c 05       		.uleb128 0x5
 729 043d 08       		.byte	0x8
 730 043e 05       		.byte	0x5
 731 043f F10C0000 		.4byte	.LASF168
 732 0443 05       		.uleb128 0x5
 733 0444 08       		.byte	0x8
 734 0445 07       		.byte	0x7
 735 0446 A1060000 		.4byte	.LASF169
 736 044a 07       		.uleb128 0x7
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 71


 737 044b 04       		.byte	0x4
 738 044c 05       		.byte	0x5
 739 044d 696E7400 		.ascii	"int\000"
 740 0451 05       		.uleb128 0x5
 741 0452 04       		.byte	0x4
 742 0453 07       		.byte	0x7
 743 0454 99010000 		.4byte	.LASF170
 744 0458 06       		.uleb128 0x6
 745 0459 200C0000 		.4byte	.LASF171
 746 045d 07       		.byte	0x7
 747 045e 18       		.byte	0x18
 748 045f FF030000 		.4byte	0x3ff
 749 0463 06       		.uleb128 0x6
 750 0464 CF140000 		.4byte	.LASF172
 751 0468 07       		.byte	0x7
 752 0469 2C       		.byte	0x2c
 753 046a 18040000 		.4byte	0x418
 754 046e 06       		.uleb128 0x6
 755 046f 2A050000 		.4byte	.LASF173
 756 0473 07       		.byte	0x7
 757 0474 30       		.byte	0x30
 758 0475 2A040000 		.4byte	0x42a
 759 0479 08       		.uleb128 0x8
 760 047a 040E     		.2byte	0xe04
 761 047c 04       		.byte	0x4
 762 047d 9401     		.2byte	0x194
 763 047f 35050000 		.4byte	0x535
 764 0483 09       		.uleb128 0x9
 765 0484 A9050000 		.4byte	.LASF174
 766 0488 04       		.byte	0x4
 767 0489 9601     		.2byte	0x196
 768 048b 51050000 		.4byte	0x551
 769 048f 00       		.byte	0
 770 0490 09       		.uleb128 0x9
 771 0491 F7100000 		.4byte	.LASF175
 772 0495 04       		.byte	0x4
 773 0496 9701     		.2byte	0x197
 774 0498 56050000 		.4byte	0x556
 775 049c 20       		.byte	0x20
 776 049d 09       		.uleb128 0x9
 777 049e B4160000 		.4byte	.LASF176
 778 04a2 04       		.byte	0x4
 779 04a3 9801     		.2byte	0x198
 780 04a5 66050000 		.4byte	0x566
 781 04a9 80       		.byte	0x80
 782 04aa 09       		.uleb128 0x9
 783 04ab 3E060000 		.4byte	.LASF177
 784 04af 04       		.byte	0x4
 785 04b0 9901     		.2byte	0x199
 786 04b2 56050000 		.4byte	0x556
 787 04b6 A0       		.byte	0xa0
 788 04b7 0A       		.uleb128 0xa
 789 04b8 56180000 		.4byte	.LASF178
 790 04bc 04       		.byte	0x4
 791 04bd 9A01     		.2byte	0x19a
 792 04bf 6B050000 		.4byte	0x56b
 793 04c3 0001     		.2byte	0x100
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 72


 794 04c5 0A       		.uleb128 0xa
 795 04c6 0B110000 		.4byte	.LASF179
 796 04ca 04       		.byte	0x4
 797 04cb 9B01     		.2byte	0x19b
 798 04cd 56050000 		.4byte	0x556
 799 04d1 2001     		.2byte	0x120
 800 04d3 0A       		.uleb128 0xa
 801 04d4 790F0000 		.4byte	.LASF180
 802 04d8 04       		.byte	0x4
 803 04d9 9C01     		.2byte	0x19c
 804 04db 70050000 		.4byte	0x570
 805 04df 8001     		.2byte	0x180
 806 04e1 0A       		.uleb128 0xa
 807 04e2 15110000 		.4byte	.LASF181
 808 04e6 04       		.byte	0x4
 809 04e7 9D01     		.2byte	0x19d
 810 04e9 56050000 		.4byte	0x556
 811 04ed A001     		.2byte	0x1a0
 812 04ef 0A       		.uleb128 0xa
 813 04f0 D1160000 		.4byte	.LASF182
 814 04f4 04       		.byte	0x4
 815 04f5 9E01     		.2byte	0x19e
 816 04f7 75050000 		.4byte	0x575
 817 04fb 0002     		.2byte	0x200
 818 04fd 0A       		.uleb128 0xa
 819 04fe 1F110000 		.4byte	.LASF183
 820 0502 04       		.byte	0x4
 821 0503 9F01     		.2byte	0x19f
 822 0505 7A050000 		.4byte	0x57a
 823 0509 2002     		.2byte	0x220
 824 050b 0B       		.uleb128 0xb
 825 050c 495000   		.ascii	"IP\000"
 826 050f 04       		.byte	0x4
 827 0510 A001     		.2byte	0x1a0
 828 0512 9F050000 		.4byte	0x59f
 829 0516 0003     		.2byte	0x300
 830 0518 0A       		.uleb128 0xa
 831 0519 29110000 		.4byte	.LASF184
 832 051d 04       		.byte	0x4
 833 051e A101     		.2byte	0x1a1
 834 0520 A4050000 		.4byte	0x5a4
 835 0524 F003     		.2byte	0x3f0
 836 0526 0A       		.uleb128 0xa
 837 0527 96100000 		.4byte	.LASF185
 838 052b 04       		.byte	0x4
 839 052c A201     		.2byte	0x1a2
 840 052e 4C050000 		.4byte	0x54c
 841 0532 000E     		.2byte	0xe00
 842 0534 00       		.byte	0
 843 0535 0C       		.uleb128 0xc
 844 0536 4C050000 		.4byte	0x54c
 845 053a 45050000 		.4byte	0x545
 846 053e 0D       		.uleb128 0xd
 847 053f 45050000 		.4byte	0x545
 848 0543 07       		.byte	0x7
 849 0544 00       		.byte	0
 850 0545 05       		.uleb128 0x5
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 73


 851 0546 04       		.byte	0x4
 852 0547 07       		.byte	0x7
 853 0548 57140000 		.4byte	.LASF186
 854 054c 0E       		.uleb128 0xe
 855 054d 6E040000 		.4byte	0x46e
 856 0551 0E       		.uleb128 0xe
 857 0552 35050000 		.4byte	0x535
 858 0556 0C       		.uleb128 0xc
 859 0557 6E040000 		.4byte	0x46e
 860 055b 66050000 		.4byte	0x566
 861 055f 0D       		.uleb128 0xd
 862 0560 45050000 		.4byte	0x545
 863 0564 17       		.byte	0x17
 864 0565 00       		.byte	0
 865 0566 0E       		.uleb128 0xe
 866 0567 35050000 		.4byte	0x535
 867 056b 0E       		.uleb128 0xe
 868 056c 35050000 		.4byte	0x535
 869 0570 0E       		.uleb128 0xe
 870 0571 35050000 		.4byte	0x535
 871 0575 0E       		.uleb128 0xe
 872 0576 35050000 		.4byte	0x535
 873 057a 0C       		.uleb128 0xc
 874 057b 6E040000 		.4byte	0x46e
 875 057f 8A050000 		.4byte	0x58a
 876 0583 0D       		.uleb128 0xd
 877 0584 45050000 		.4byte	0x545
 878 0588 37       		.byte	0x37
 879 0589 00       		.byte	0
 880 058a 0C       		.uleb128 0xc
 881 058b 9A050000 		.4byte	0x59a
 882 058f 9A050000 		.4byte	0x59a
 883 0593 0D       		.uleb128 0xd
 884 0594 45050000 		.4byte	0x545
 885 0598 EF       		.byte	0xef
 886 0599 00       		.byte	0
 887 059a 0E       		.uleb128 0xe
 888 059b 58040000 		.4byte	0x458
 889 059f 0E       		.uleb128 0xe
 890 05a0 8A050000 		.4byte	0x58a
 891 05a4 0C       		.uleb128 0xc
 892 05a5 6E040000 		.4byte	0x46e
 893 05a9 B5050000 		.4byte	0x5b5
 894 05ad 0F       		.uleb128 0xf
 895 05ae 45050000 		.4byte	0x545
 896 05b2 8302     		.2byte	0x283
 897 05b4 00       		.byte	0
 898 05b5 10       		.uleb128 0x10
 899 05b6 26130000 		.4byte	.LASF187
 900 05ba 04       		.byte	0x4
 901 05bb A301     		.2byte	0x1a3
 902 05bd 79040000 		.4byte	0x479
 903 05c1 11       		.uleb128 0x11
 904 05c2 4C050000 		.4byte	0x54c
 905 05c6 0C       		.uleb128 0xc
 906 05c7 C1050000 		.4byte	0x5c1
 907 05cb D6050000 		.4byte	0x5d6
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 74


 908 05cf 0D       		.uleb128 0xd
 909 05d0 45050000 		.4byte	0x545
 910 05d4 03       		.byte	0x3
 911 05d5 00       		.byte	0
 912 05d6 0C       		.uleb128 0xc
 913 05d7 C1050000 		.4byte	0x5c1
 914 05db E6050000 		.4byte	0x5e6
 915 05df 0D       		.uleb128 0xd
 916 05e0 45050000 		.4byte	0x545
 917 05e4 05       		.byte	0x5
 918 05e5 00       		.byte	0
 919 05e6 0C       		.uleb128 0xc
 920 05e7 C1050000 		.4byte	0x5c1
 921 05eb F6050000 		.4byte	0x5f6
 922 05ef 0D       		.uleb128 0xd
 923 05f0 45050000 		.4byte	0x545
 924 05f4 7F       		.byte	0x7f
 925 05f5 00       		.byte	0
 926 05f6 0C       		.uleb128 0xc
 927 05f7 C1050000 		.4byte	0x5c1
 928 05fb 06060000 		.4byte	0x606
 929 05ff 0D       		.uleb128 0xd
 930 0600 45050000 		.4byte	0x545
 931 0604 02       		.byte	0x2
 932 0605 00       		.byte	0
 933 0606 0C       		.uleb128 0xc
 934 0607 C1050000 		.4byte	0x5c1
 935 060b 16060000 		.4byte	0x616
 936 060f 0D       		.uleb128 0xd
 937 0610 45050000 		.4byte	0x545
 938 0614 3E       		.byte	0x3e
 939 0615 00       		.byte	0
 940 0616 0C       		.uleb128 0xc
 941 0617 C1050000 		.4byte	0x5c1
 942 061b 26060000 		.4byte	0x626
 943 061f 0D       		.uleb128 0xd
 944 0620 45050000 		.4byte	0x545
 945 0624 1E       		.byte	0x1e
 946 0625 00       		.byte	0
 947 0626 0C       		.uleb128 0xc
 948 0627 C1050000 		.4byte	0x5c1
 949 062b 36060000 		.4byte	0x636
 950 062f 0D       		.uleb128 0xd
 951 0630 45050000 		.4byte	0x545
 952 0634 0B       		.byte	0xb
 953 0635 00       		.byte	0
 954 0636 0C       		.uleb128 0xc
 955 0637 C1050000 		.4byte	0x5c1
 956 063b 46060000 		.4byte	0x646
 957 063f 0D       		.uleb128 0xd
 958 0640 45050000 		.4byte	0x545
 959 0644 0C       		.byte	0xc
 960 0645 00       		.byte	0
 961 0646 0C       		.uleb128 0xc
 962 0647 C1050000 		.4byte	0x5c1
 963 064b 56060000 		.4byte	0x656
 964 064f 0D       		.uleb128 0xd
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 75


 965 0650 45050000 		.4byte	0x545
 966 0654 0A       		.byte	0xa
 967 0655 00       		.byte	0
 968 0656 0C       		.uleb128 0xc
 969 0657 C1050000 		.4byte	0x5c1
 970 065b 66060000 		.4byte	0x666
 971 065f 0D       		.uleb128 0xd
 972 0660 45050000 		.4byte	0x545
 973 0664 2E       		.byte	0x2e
 974 0665 00       		.byte	0
 975 0666 0C       		.uleb128 0xc
 976 0667 C1050000 		.4byte	0x5c1
 977 066b 76060000 		.4byte	0x676
 978 066f 0D       		.uleb128 0xd
 979 0670 45050000 		.4byte	0x545
 980 0674 2D       		.byte	0x2d
 981 0675 00       		.byte	0
 982 0676 12       		.uleb128 0x12
 983 0677 D00F     		.2byte	0xfd0
 984 0679 08       		.byte	0x8
 985 067a 21       		.byte	0x21
 986 067b FA090000 		.4byte	0x9fa
 987 067f 13       		.uleb128 0x13
 988 0680 221A0000 		.4byte	.LASF188
 989 0684 08       		.byte	0x8
 990 0685 22       		.byte	0x22
 991 0686 4C050000 		.4byte	0x54c
 992 068a 00       		.byte	0
 993 068b 13       		.uleb128 0x13
 994 068c EC180000 		.4byte	.LASF189
 995 0690 08       		.byte	0x8
 996 0691 23       		.byte	0x23
 997 0692 C1050000 		.4byte	0x5c1
 998 0696 04       		.byte	0x4
 999 0697 13       		.uleb128 0x13
 1000 0698 F9170000 		.4byte	.LASF190
 1001 069c 08       		.byte	0x8
 1002 069d 24       		.byte	0x24
 1003 069e 4C050000 		.4byte	0x54c
 1004 06a2 08       		.byte	0x8
 1005 06a3 13       		.uleb128 0x13
 1006 06a4 0B010000 		.4byte	.LASF191
 1007 06a8 08       		.byte	0x8
 1008 06a9 25       		.byte	0x25
 1009 06aa C1050000 		.4byte	0x5c1
 1010 06ae 0C       		.byte	0xc
 1011 06af 13       		.uleb128 0x13
 1012 06b0 8D040000 		.4byte	.LASF192
 1013 06b4 08       		.byte	0x8
 1014 06b5 26       		.byte	0x26
 1015 06b6 FF090000 		.4byte	0x9ff
 1016 06ba 10       		.byte	0x10
 1017 06bb 13       		.uleb128 0x13
 1018 06bc A2130000 		.4byte	.LASF193
 1019 06c0 08       		.byte	0x8
 1020 06c1 27       		.byte	0x27
 1021 06c2 4C050000 		.4byte	0x54c
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 76


 1022 06c6 20       		.byte	0x20
 1023 06c7 13       		.uleb128 0x13
 1024 06c8 43150000 		.4byte	.LASF194
 1025 06cc 08       		.byte	0x8
 1026 06cd 28       		.byte	0x28
 1027 06ce C1050000 		.4byte	0x5c1
 1028 06d2 24       		.byte	0x24
 1029 06d3 13       		.uleb128 0x13
 1030 06d4 01110000 		.4byte	.LASF195
 1031 06d8 08       		.byte	0x8
 1032 06d9 29       		.byte	0x29
 1033 06da 090A0000 		.4byte	0xa09
 1034 06de 28       		.byte	0x28
 1035 06df 13       		.uleb128 0x13
 1036 06e0 CF170000 		.4byte	.LASF196
 1037 06e4 08       		.byte	0x8
 1038 06e5 2A       		.byte	0x2a
 1039 06e6 4C050000 		.4byte	0x54c
 1040 06ea 40       		.byte	0x40
 1041 06eb 13       		.uleb128 0x13
 1042 06ec 91070000 		.4byte	.LASF197
 1043 06f0 08       		.byte	0x8
 1044 06f1 2B       		.byte	0x2b
 1045 06f2 4C050000 		.4byte	0x54c
 1046 06f6 44       		.byte	0x44
 1047 06f7 13       		.uleb128 0x13
 1048 06f8 80040000 		.4byte	.LASF198
 1049 06fc 08       		.byte	0x8
 1050 06fd 2C       		.byte	0x2c
 1051 06fe 4C050000 		.4byte	0x54c
 1052 0702 48       		.byte	0x48
 1053 0703 13       		.uleb128 0x13
 1054 0704 6E120000 		.4byte	.LASF199
 1055 0708 08       		.byte	0x8
 1056 0709 2D       		.byte	0x2d
 1057 070a C1050000 		.4byte	0x5c1
 1058 070e 4C       		.byte	0x4c
 1059 070f 13       		.uleb128 0x13
 1060 0710 B90D0000 		.4byte	.LASF200
 1061 0714 08       		.byte	0x8
 1062 0715 2E       		.byte	0x2e
 1063 0716 4C050000 		.4byte	0x54c
 1064 071a 50       		.byte	0x50
 1065 071b 13       		.uleb128 0x13
 1066 071c 0B110000 		.4byte	.LASF179
 1067 0720 08       		.byte	0x8
 1068 0721 2F       		.byte	0x2f
 1069 0722 130A0000 		.4byte	0xa13
 1070 0726 54       		.byte	0x54
 1071 0727 13       		.uleb128 0x13
 1072 0728 4E140000 		.4byte	.LASF201
 1073 072c 08       		.byte	0x8
 1074 072d 30       		.byte	0x30
 1075 072e 4C050000 		.4byte	0x54c
 1076 0732 60       		.byte	0x60
 1077 0733 13       		.uleb128 0x13
 1078 0734 9E110000 		.4byte	.LASF202
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 77


 1079 0738 08       		.byte	0x8
 1080 0739 31       		.byte	0x31
 1081 073a C1050000 		.4byte	0x5c1
 1082 073e 64       		.byte	0x64
 1083 073f 13       		.uleb128 0x13
 1084 0740 47060000 		.4byte	.LASF203
 1085 0744 08       		.byte	0x8
 1086 0745 32       		.byte	0x32
 1087 0746 4C050000 		.4byte	0x54c
 1088 074a 68       		.byte	0x68
 1089 074b 13       		.uleb128 0x13
 1090 074c ED100000 		.4byte	.LASF204
 1091 0750 08       		.byte	0x8
 1092 0751 33       		.byte	0x33
 1093 0752 4C050000 		.4byte	0x54c
 1094 0756 6C       		.byte	0x6c
 1095 0757 13       		.uleb128 0x13
 1096 0758 F5040000 		.4byte	.LASF205
 1097 075c 08       		.byte	0x8
 1098 075d 34       		.byte	0x34
 1099 075e 4C050000 		.4byte	0x54c
 1100 0762 70       		.byte	0x70
 1101 0763 13       		.uleb128 0x13
 1102 0764 15110000 		.4byte	.LASF181
 1103 0768 08       		.byte	0x8
 1104 0769 35       		.byte	0x35
 1105 076a 2D0A0000 		.4byte	0xa2d
 1106 076e 74       		.byte	0x74
 1107 076f 14       		.uleb128 0x14
 1108 0770 FF0C0000 		.4byte	.LASF206
 1109 0774 08       		.byte	0x8
 1110 0775 36       		.byte	0x36
 1111 0776 4C050000 		.4byte	0x54c
 1112 077a 0001     		.2byte	0x100
 1113 077c 14       		.uleb128 0x14
 1114 077d 1F110000 		.4byte	.LASF183
 1115 0781 08       		.byte	0x8
 1116 0782 37       		.byte	0x37
 1117 0783 370A0000 		.4byte	0xa37
 1118 0787 0401     		.2byte	0x104
 1119 0789 14       		.uleb128 0x14
 1120 078a 5A170000 		.4byte	.LASF207
 1121 078e 08       		.byte	0x8
 1122 078f 38       		.byte	0x38
 1123 0790 4C050000 		.4byte	0x54c
 1124 0794 0002     		.2byte	0x200
 1125 0796 14       		.uleb128 0x14
 1126 0797 30130000 		.4byte	.LASF208
 1127 079b 08       		.byte	0x8
 1128 079c 39       		.byte	0x39
 1129 079d 4C050000 		.4byte	0x54c
 1130 07a1 0402     		.2byte	0x204
 1131 07a3 14       		.uleb128 0x14
 1132 07a4 8A010000 		.4byte	.LASF209
 1133 07a8 08       		.byte	0x8
 1134 07a9 3A       		.byte	0x3a
 1135 07aa C1050000 		.4byte	0x5c1
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 78


 1136 07ae 0802     		.2byte	0x208
 1137 07b0 14       		.uleb128 0x14
 1138 07b1 29110000 		.4byte	.LASF184
 1139 07b5 08       		.byte	0x8
 1140 07b6 3B       		.byte	0x3b
 1141 07b7 410A0000 		.4byte	0xa41
 1142 07bb 0C02     		.2byte	0x20c
 1143 07bd 14       		.uleb128 0x14
 1144 07be D6160000 		.4byte	.LASF210
 1145 07c2 08       		.byte	0x8
 1146 07c3 3C       		.byte	0x3c
 1147 07c4 4C050000 		.4byte	0x54c
 1148 07c8 4002     		.2byte	0x240
 1149 07ca 14       		.uleb128 0x14
 1150 07cb 33110000 		.4byte	.LASF211
 1151 07cf 08       		.byte	0x8
 1152 07d0 3D       		.byte	0x3d
 1153 07d1 4B0A0000 		.4byte	0xa4b
 1154 07d5 4402     		.2byte	0x244
 1155 07d7 14       		.uleb128 0x14
 1156 07d8 F9130000 		.4byte	.LASF212
 1157 07dc 08       		.byte	0x8
 1158 07dd 3E       		.byte	0x3e
 1159 07de 4C050000 		.4byte	0x54c
 1160 07e2 0003     		.2byte	0x300
 1161 07e4 14       		.uleb128 0x14
 1162 07e5 20020000 		.4byte	.LASF213
 1163 07e9 08       		.byte	0x8
 1164 07ea 3F       		.byte	0x3f
 1165 07eb 4C050000 		.4byte	0x54c
 1166 07ef 0403     		.2byte	0x304
 1167 07f1 14       		.uleb128 0x14
 1168 07f2 71030000 		.4byte	.LASF214
 1169 07f6 08       		.byte	0x8
 1170 07f7 40       		.byte	0x40
 1171 07f8 C1050000 		.4byte	0x5c1
 1172 07fc 0803     		.2byte	0x308
 1173 07fe 14       		.uleb128 0x14
 1174 07ff 28190000 		.4byte	.LASF215
 1175 0803 08       		.byte	0x8
 1176 0804 41       		.byte	0x41
 1177 0805 C1050000 		.4byte	0x5c1
 1178 0809 0C03     		.2byte	0x30c
 1179 080b 14       		.uleb128 0x14
 1180 080c C5080000 		.4byte	.LASF216
 1181 0810 08       		.byte	0x8
 1182 0811 42       		.byte	0x42
 1183 0812 4C050000 		.4byte	0x54c
 1184 0816 1003     		.2byte	0x310
 1185 0818 14       		.uleb128 0x14
 1186 0819 5A110000 		.4byte	.LASF217
 1187 081d 08       		.byte	0x8
 1188 081e 43       		.byte	0x43
 1189 081f 550A0000 		.4byte	0xa55
 1190 0823 1403     		.2byte	0x314
 1191 0825 14       		.uleb128 0x14
 1192 0826 98190000 		.4byte	.LASF218
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 79


 1193 082a 08       		.byte	0x8
 1194 082b 44       		.byte	0x44
 1195 082c C1050000 		.4byte	0x5c1
 1196 0830 4003     		.2byte	0x340
 1197 0832 14       		.uleb128 0x14
 1198 0833 18050000 		.4byte	.LASF219
 1199 0837 08       		.byte	0x8
 1200 0838 45       		.byte	0x45
 1201 0839 C1050000 		.4byte	0x5c1
 1202 083d 4403     		.2byte	0x344
 1203 083f 14       		.uleb128 0x14
 1204 0840 4D190000 		.4byte	.LASF220
 1205 0844 08       		.byte	0x8
 1206 0845 46       		.byte	0x46
 1207 0846 5F0A0000 		.4byte	0xa5f
 1208 084a 4803     		.2byte	0x348
 1209 084c 14       		.uleb128 0x14
 1210 084d 33050000 		.4byte	.LASF221
 1211 0851 08       		.byte	0x8
 1212 0852 47       		.byte	0x47
 1213 0853 750A0000 		.4byte	0xa75
 1214 0857 0004     		.2byte	0x400
 1215 0859 14       		.uleb128 0x14
 1216 085a 51160000 		.4byte	.LASF222
 1217 085e 08       		.byte	0x8
 1218 085f 48       		.byte	0x48
 1219 0860 7F0A0000 		.4byte	0xa7f
 1220 0864 000C     		.2byte	0xc00
 1221 0866 14       		.uleb128 0x14
 1222 0867 E1010000 		.4byte	.LASF223
 1223 086b 08       		.byte	0x8
 1224 086c 49       		.byte	0x49
 1225 086d C1050000 		.4byte	0x5c1
 1226 0871 000E     		.2byte	0xe00
 1227 0873 14       		.uleb128 0x14
 1228 0874 5C160000 		.4byte	.LASF224
 1229 0878 08       		.byte	0x8
 1230 0879 4A       		.byte	0x4a
 1231 087a 890A0000 		.4byte	0xa89
 1232 087e 040E     		.2byte	0xe04
 1233 0880 14       		.uleb128 0x14
 1234 0881 FA080000 		.4byte	.LASF225
 1235 0885 08       		.byte	0x8
 1236 0886 4B       		.byte	0x4b
 1237 0887 4C050000 		.4byte	0x54c
 1238 088b 800E     		.2byte	0xe80
 1239 088d 14       		.uleb128 0x14
 1240 088e 67160000 		.4byte	.LASF226
 1241 0892 08       		.byte	0x8
 1242 0893 4C       		.byte	0x4c
 1243 0894 C1050000 		.4byte	0x5c1
 1244 0898 840E     		.2byte	0xe84
 1245 089a 14       		.uleb128 0x14
 1246 089b 1E100000 		.4byte	.LASF227
 1247 089f 08       		.byte	0x8
 1248 08a0 4D       		.byte	0x4d
 1249 08a1 4C050000 		.4byte	0x54c
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 80


 1250 08a5 880E     		.2byte	0xe88
 1251 08a7 14       		.uleb128 0x14
 1252 08a8 670B0000 		.4byte	.LASF228
 1253 08ac 08       		.byte	0x8
 1254 08ad 4E       		.byte	0x4e
 1255 08ae C1050000 		.4byte	0x5c1
 1256 08b2 8C0E     		.2byte	0xe8c
 1257 08b4 14       		.uleb128 0x14
 1258 08b5 72160000 		.4byte	.LASF229
 1259 08b9 08       		.byte	0x8
 1260 08ba 4F       		.byte	0x4f
 1261 08bb 930A0000 		.4byte	0xa93
 1262 08bf 900E     		.2byte	0xe90
 1263 08c1 14       		.uleb128 0x14
 1264 08c2 85080000 		.4byte	.LASF230
 1265 08c6 08       		.byte	0x8
 1266 08c7 50       		.byte	0x50
 1267 08c8 4C050000 		.4byte	0x54c
 1268 08cc C00E     		.2byte	0xec0
 1269 08ce 14       		.uleb128 0x14
 1270 08cf 7D160000 		.4byte	.LASF231
 1271 08d3 08       		.byte	0x8
 1272 08d4 51       		.byte	0x51
 1273 08d5 C1050000 		.4byte	0x5c1
 1274 08d9 C40E     		.2byte	0xec4
 1275 08db 14       		.uleb128 0x14
 1276 08dc C0100000 		.4byte	.LASF232
 1277 08e0 08       		.byte	0x8
 1278 08e1 52       		.byte	0x52
 1279 08e2 4C050000 		.4byte	0x54c
 1280 08e6 C80E     		.2byte	0xec8
 1281 08e8 14       		.uleb128 0x14
 1282 08e9 72130000 		.4byte	.LASF233
 1283 08ed 08       		.byte	0x8
 1284 08ee 53       		.byte	0x53
 1285 08ef C1050000 		.4byte	0x5c1
 1286 08f3 CC0E     		.2byte	0xecc
 1287 08f5 14       		.uleb128 0x14
 1288 08f6 88160000 		.4byte	.LASF234
 1289 08fa 08       		.byte	0x8
 1290 08fb 54       		.byte	0x54
 1291 08fc 9D0A0000 		.4byte	0xa9d
 1292 0900 D00E     		.2byte	0xed0
 1293 0902 14       		.uleb128 0x14
 1294 0903 C1140000 		.4byte	.LASF235
 1295 0907 08       		.byte	0x8
 1296 0908 55       		.byte	0x55
 1297 0909 4C050000 		.4byte	0x54c
 1298 090d 000F     		.2byte	0xf00
 1299 090f 14       		.uleb128 0x14
 1300 0910 4E050000 		.4byte	.LASF236
 1301 0914 08       		.byte	0x8
 1302 0915 56       		.byte	0x56
 1303 0916 4C050000 		.4byte	0x54c
 1304 091a 040F     		.2byte	0xf04
 1305 091c 14       		.uleb128 0x14
 1306 091d F4140000 		.4byte	.LASF237
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 81


 1307 0921 08       		.byte	0x8
 1308 0922 57       		.byte	0x57
 1309 0923 4C050000 		.4byte	0x54c
 1310 0927 080F     		.2byte	0xf08
 1311 0929 14       		.uleb128 0x14
 1312 092a 05060000 		.4byte	.LASF238
 1313 092e 08       		.byte	0x8
 1314 092f 58       		.byte	0x58
 1315 0930 C1050000 		.4byte	0x5c1
 1316 0934 0C0F     		.2byte	0xf0c
 1317 0936 14       		.uleb128 0x14
 1318 0937 93160000 		.4byte	.LASF239
 1319 093b 08       		.byte	0x8
 1320 093c 59       		.byte	0x59
 1321 093d A70A0000 		.4byte	0xaa7
 1322 0941 100F     		.2byte	0xf10
 1323 0943 14       		.uleb128 0x14
 1324 0944 C8140000 		.4byte	.LASF240
 1325 0948 08       		.byte	0x8
 1326 0949 5A       		.byte	0x5a
 1327 094a 4C050000 		.4byte	0x54c
 1328 094e 400F     		.2byte	0xf40
 1329 0950 14       		.uleb128 0x14
 1330 0951 C50B0000 		.4byte	.LASF241
 1331 0955 08       		.byte	0x8
 1332 0956 5B       		.byte	0x5b
 1333 0957 4C050000 		.4byte	0x54c
 1334 095b 440F     		.2byte	0xf44
 1335 095d 14       		.uleb128 0x14
 1336 095e 5B0B0000 		.4byte	.LASF242
 1337 0962 08       		.byte	0x8
 1338 0963 5C       		.byte	0x5c
 1339 0964 4C050000 		.4byte	0x54c
 1340 0968 480F     		.2byte	0xf48
 1341 096a 14       		.uleb128 0x14
 1342 096b 4F090000 		.4byte	.LASF243
 1343 096f 08       		.byte	0x8
 1344 0970 5D       		.byte	0x5d
 1345 0971 C1050000 		.4byte	0x5c1
 1346 0975 4C0F     		.2byte	0xf4c
 1347 0977 14       		.uleb128 0x14
 1348 0978 9E160000 		.4byte	.LASF244
 1349 097c 08       		.byte	0x8
 1350 097d 5E       		.byte	0x5e
 1351 097e B10A0000 		.4byte	0xab1
 1352 0982 500F     		.2byte	0xf50
 1353 0984 14       		.uleb128 0x14
 1354 0985 66120000 		.4byte	.LASF245
 1355 0989 08       		.byte	0x8
 1356 098a 5F       		.byte	0x5f
 1357 098b 4C050000 		.4byte	0x54c
 1358 098f 800F     		.2byte	0xf80
 1359 0991 14       		.uleb128 0x14
 1360 0992 9E020000 		.4byte	.LASF246
 1361 0996 08       		.byte	0x8
 1362 0997 60       		.byte	0x60
 1363 0998 4C050000 		.4byte	0x54c
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 82


 1364 099c 840F     		.2byte	0xf84
 1365 099e 14       		.uleb128 0x14
 1366 099f 37010000 		.4byte	.LASF247
 1367 09a3 08       		.byte	0x8
 1368 09a4 61       		.byte	0x61
 1369 09a5 4C050000 		.4byte	0x54c
 1370 09a9 880F     		.2byte	0xf88
 1371 09ab 14       		.uleb128 0x14
 1372 09ac DD110000 		.4byte	.LASF248
 1373 09b0 08       		.byte	0x8
 1374 09b1 62       		.byte	0x62
 1375 09b2 C1050000 		.4byte	0x5c1
 1376 09b6 8C0F     		.2byte	0xf8c
 1377 09b8 14       		.uleb128 0x14
 1378 09b9 A9160000 		.4byte	.LASF249
 1379 09bd 08       		.byte	0x8
 1380 09be 63       		.byte	0x63
 1381 09bf BB0A0000 		.4byte	0xabb
 1382 09c3 900F     		.2byte	0xf90
 1383 09c5 14       		.uleb128 0x14
 1384 09c6 9B0F0000 		.4byte	.LASF250
 1385 09ca 08       		.byte	0x8
 1386 09cb 64       		.byte	0x64
 1387 09cc 4C050000 		.4byte	0x54c
 1388 09d0 C00F     		.2byte	0xfc0
 1389 09d2 14       		.uleb128 0x14
 1390 09d3 B7180000 		.4byte	.LASF251
 1391 09d7 08       		.byte	0x8
 1392 09d8 65       		.byte	0x65
 1393 09d9 4C050000 		.4byte	0x54c
 1394 09dd C40F     		.2byte	0xfc4
 1395 09df 14       		.uleb128 0x14
 1396 09e0 EC170000 		.4byte	.LASF252
 1397 09e4 08       		.byte	0x8
 1398 09e5 66       		.byte	0x66
 1399 09e6 4C050000 		.4byte	0x54c
 1400 09ea C80F     		.2byte	0xfc8
 1401 09ec 14       		.uleb128 0x14
 1402 09ed 091A0000 		.4byte	.LASF253
 1403 09f1 08       		.byte	0x8
 1404 09f2 67       		.byte	0x67
 1405 09f3 C1050000 		.4byte	0x5c1
 1406 09f7 CC0F     		.2byte	0xfcc
 1407 09f9 00       		.byte	0
 1408 09fa 0E       		.uleb128 0xe
 1409 09fb C6050000 		.4byte	0x5c6
 1410 09ff 11       		.uleb128 0x11
 1411 0a00 FA090000 		.4byte	0x9fa
 1412 0a04 0E       		.uleb128 0xe
 1413 0a05 D6050000 		.4byte	0x5d6
 1414 0a09 11       		.uleb128 0x11
 1415 0a0a 040A0000 		.4byte	0xa04
 1416 0a0e 0E       		.uleb128 0xe
 1417 0a0f F6050000 		.4byte	0x5f6
 1418 0a13 11       		.uleb128 0x11
 1419 0a14 0E0A0000 		.4byte	0xa0e
 1420 0a18 0C       		.uleb128 0xc
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 83


 1421 0a19 C1050000 		.4byte	0x5c1
 1422 0a1d 280A0000 		.4byte	0xa28
 1423 0a21 0D       		.uleb128 0xd
 1424 0a22 45050000 		.4byte	0x545
 1425 0a26 22       		.byte	0x22
 1426 0a27 00       		.byte	0
 1427 0a28 0E       		.uleb128 0xe
 1428 0a29 180A0000 		.4byte	0xa18
 1429 0a2d 11       		.uleb128 0x11
 1430 0a2e 280A0000 		.4byte	0xa28
 1431 0a32 0E       		.uleb128 0xe
 1432 0a33 06060000 		.4byte	0x606
 1433 0a37 11       		.uleb128 0x11
 1434 0a38 320A0000 		.4byte	0xa32
 1435 0a3c 0E       		.uleb128 0xe
 1436 0a3d 36060000 		.4byte	0x636
 1437 0a41 11       		.uleb128 0x11
 1438 0a42 3C0A0000 		.4byte	0xa3c
 1439 0a46 0E       		.uleb128 0xe
 1440 0a47 56060000 		.4byte	0x656
 1441 0a4b 11       		.uleb128 0x11
 1442 0a4c 460A0000 		.4byte	0xa46
 1443 0a50 0E       		.uleb128 0xe
 1444 0a51 46060000 		.4byte	0x646
 1445 0a55 11       		.uleb128 0x11
 1446 0a56 500A0000 		.4byte	0xa50
 1447 0a5a 0E       		.uleb128 0xe
 1448 0a5b 66060000 		.4byte	0x666
 1449 0a5f 11       		.uleb128 0x11
 1450 0a60 5A0A0000 		.4byte	0xa5a
 1451 0a64 0C       		.uleb128 0xc
 1452 0a65 4C050000 		.4byte	0x54c
 1453 0a69 750A0000 		.4byte	0xa75
 1454 0a6d 0F       		.uleb128 0xf
 1455 0a6e 45050000 		.4byte	0x545
 1456 0a72 FF01     		.2byte	0x1ff
 1457 0a74 00       		.byte	0
 1458 0a75 0E       		.uleb128 0xe
 1459 0a76 640A0000 		.4byte	0xa64
 1460 0a7a 0E       		.uleb128 0xe
 1461 0a7b E6050000 		.4byte	0x5e6
 1462 0a7f 11       		.uleb128 0x11
 1463 0a80 7A0A0000 		.4byte	0xa7a
 1464 0a84 0E       		.uleb128 0xe
 1465 0a85 16060000 		.4byte	0x616
 1466 0a89 11       		.uleb128 0x11
 1467 0a8a 840A0000 		.4byte	0xa84
 1468 0a8e 0E       		.uleb128 0xe
 1469 0a8f 26060000 		.4byte	0x626
 1470 0a93 11       		.uleb128 0x11
 1471 0a94 8E0A0000 		.4byte	0xa8e
 1472 0a98 0E       		.uleb128 0xe
 1473 0a99 26060000 		.4byte	0x626
 1474 0a9d 11       		.uleb128 0x11
 1475 0a9e 980A0000 		.4byte	0xa98
 1476 0aa2 0E       		.uleb128 0xe
 1477 0aa3 26060000 		.4byte	0x626
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 84


 1478 0aa7 11       		.uleb128 0x11
 1479 0aa8 A20A0000 		.4byte	0xaa2
 1480 0aac 0E       		.uleb128 0xe
 1481 0aad 26060000 		.4byte	0x626
 1482 0ab1 11       		.uleb128 0x11
 1483 0ab2 AC0A0000 		.4byte	0xaac
 1484 0ab6 0E       		.uleb128 0xe
 1485 0ab7 26060000 		.4byte	0x626
 1486 0abb 11       		.uleb128 0x11
 1487 0abc B60A0000 		.4byte	0xab6
 1488 0ac0 06       		.uleb128 0x6
 1489 0ac1 BF040000 		.4byte	.LASF254
 1490 0ac5 08       		.byte	0x8
 1491 0ac6 68       		.byte	0x68
 1492 0ac7 76060000 		.4byte	0x676
 1493 0acb 05       		.uleb128 0x5
 1494 0acc 08       		.byte	0x8
 1495 0acd 04       		.byte	0x4
 1496 0ace 12100000 		.4byte	.LASF255
 1497 0ad2 10       		.uleb128 0x10
 1498 0ad3 01120000 		.4byte	.LASF256
 1499 0ad7 09       		.byte	0x9
 1500 0ad8 C401     		.2byte	0x1c4
 1501 0ada DE0A0000 		.4byte	0xade
 1502 0ade 05       		.uleb128 0x5
 1503 0adf 01       		.byte	0x1
 1504 0ae0 08       		.byte	0x8
 1505 0ae1 C6000000 		.4byte	.LASF257
 1506 0ae5 05       		.uleb128 0x5
 1507 0ae6 04       		.byte	0x4
 1508 0ae7 04       		.byte	0x4
 1509 0ae8 CE050000 		.4byte	.LASF258
 1510 0aec 05       		.uleb128 0x5
 1511 0aed 08       		.byte	0x8
 1512 0aee 04       		.byte	0x4
 1513 0aef 94180000 		.4byte	.LASF259
 1514 0af3 15       		.uleb128 0x15
 1515 0af4 04       		.byte	0x4
 1516 0af5 16       		.uleb128 0x16
 1517 0af6 01       		.byte	0x1
 1518 0af7 0A040000 		.4byte	0x40a
 1519 0afb 03       		.byte	0x3
 1520 0afc 7701     		.2byte	0x177
 1521 0afe 0F0B0000 		.4byte	0xb0f
 1522 0b02 04       		.uleb128 0x4
 1523 0b03 94000000 		.4byte	.LASF260
 1524 0b07 00       		.byte	0
 1525 0b08 04       		.uleb128 0x4
 1526 0b09 4E070000 		.4byte	.LASF261
 1527 0b0d 01       		.byte	0x1
 1528 0b0e 00       		.byte	0
 1529 0b0f 10       		.uleb128 0x10
 1530 0b10 E0150000 		.4byte	.LASF262
 1531 0b14 03       		.byte	0x3
 1532 0b15 7A01     		.2byte	0x17a
 1533 0b17 F50A0000 		.4byte	0xaf5
 1534 0b1b 16       		.uleb128 0x16
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 85


 1535 0b1c 01       		.byte	0x1
 1536 0b1d 0A040000 		.4byte	0x40a
 1537 0b21 03       		.byte	0x3
 1538 0b22 7E01     		.2byte	0x17e
 1539 0b24 410B0000 		.4byte	0xb41
 1540 0b28 04       		.uleb128 0x4
 1541 0b29 96040000 		.4byte	.LASF263
 1542 0b2d 00       		.byte	0
 1543 0b2e 04       		.uleb128 0x4
 1544 0b2f A30F0000 		.4byte	.LASF264
 1545 0b33 01       		.byte	0x1
 1546 0b34 04       		.uleb128 0x4
 1547 0b35 46170000 		.4byte	.LASF265
 1548 0b39 02       		.byte	0x2
 1549 0b3a 04       		.uleb128 0x4
 1550 0b3b A60A0000 		.4byte	.LASF266
 1551 0b3f 05       		.byte	0x5
 1552 0b40 00       		.byte	0
 1553 0b41 10       		.uleb128 0x10
 1554 0b42 0F190000 		.4byte	.LASF267
 1555 0b46 03       		.byte	0x3
 1556 0b47 9301     		.2byte	0x193
 1557 0b49 1B0B0000 		.4byte	0xb1b
 1558 0b4d 16       		.uleb128 0x16
 1559 0b4e 01       		.byte	0x1
 1560 0b4f 0A040000 		.4byte	0x40a
 1561 0b53 03       		.byte	0x3
 1562 0b54 9701     		.2byte	0x197
 1563 0b56 730B0000 		.4byte	0xb73
 1564 0b5a 04       		.uleb128 0x4
 1565 0b5b 3F180000 		.4byte	.LASF268
 1566 0b5f 00       		.byte	0
 1567 0b60 04       		.uleb128 0x4
 1568 0b61 7B150000 		.4byte	.LASF269
 1569 0b65 01       		.byte	0x1
 1570 0b66 04       		.uleb128 0x4
 1571 0b67 F6090000 		.4byte	.LASF270
 1572 0b6b 02       		.byte	0x2
 1573 0b6c 04       		.uleb128 0x4
 1574 0b6d F8070000 		.4byte	.LASF271
 1575 0b71 03       		.byte	0x3
 1576 0b72 00       		.byte	0
 1577 0b73 10       		.uleb128 0x10
 1578 0b74 53010000 		.4byte	.LASF272
 1579 0b78 03       		.byte	0x3
 1580 0b79 9C01     		.2byte	0x19c
 1581 0b7b 4D0B0000 		.4byte	0xb4d
 1582 0b7f 16       		.uleb128 0x16
 1583 0b80 01       		.byte	0x1
 1584 0b81 0A040000 		.4byte	0x40a
 1585 0b85 03       		.byte	0x3
 1586 0b86 A001     		.2byte	0x1a0
 1587 0b88 A50B0000 		.4byte	0xba5
 1588 0b8c 04       		.uleb128 0x4
 1589 0b8d 99120000 		.4byte	.LASF273
 1590 0b91 00       		.byte	0
 1591 0b92 04       		.uleb128 0x4
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 86


 1592 0b93 B2120000 		.4byte	.LASF274
 1593 0b97 01       		.byte	0x1
 1594 0b98 04       		.uleb128 0x4
 1595 0b99 CB120000 		.4byte	.LASF275
 1596 0b9d 02       		.byte	0x2
 1597 0b9e 04       		.uleb128 0x4
 1598 0b9f E4120000 		.4byte	.LASF276
 1599 0ba3 03       		.byte	0x3
 1600 0ba4 00       		.byte	0
 1601 0ba5 10       		.uleb128 0x10
 1602 0ba6 D7140000 		.4byte	.LASF277
 1603 0baa 03       		.byte	0x3
 1604 0bab A501     		.2byte	0x1a5
 1605 0bad 7F0B0000 		.4byte	0xb7f
 1606 0bb1 16       		.uleb128 0x16
 1607 0bb2 01       		.byte	0x1
 1608 0bb3 0A040000 		.4byte	0x40a
 1609 0bb7 03       		.byte	0x3
 1610 0bb8 A901     		.2byte	0x1a9
 1611 0bba CB0B0000 		.4byte	0xbcb
 1612 0bbe 04       		.uleb128 0x4
 1613 0bbf 30170000 		.4byte	.LASF278
 1614 0bc3 00       		.byte	0
 1615 0bc4 04       		.uleb128 0x4
 1616 0bc5 34100000 		.4byte	.LASF279
 1617 0bc9 01       		.byte	0x1
 1618 0bca 00       		.byte	0
 1619 0bcb 10       		.uleb128 0x10
 1620 0bcc 5B000000 		.4byte	.LASF280
 1621 0bd0 03       		.byte	0x3
 1622 0bd1 BF01     		.2byte	0x1bf
 1623 0bd3 D70B0000 		.4byte	0xbd7
 1624 0bd7 17       		.uleb128 0x17
 1625 0bd8 04       		.byte	0x4
 1626 0bd9 DD0B0000 		.4byte	0xbdd
 1627 0bdd 18       		.uleb128 0x18
 1628 0bde E80B0000 		.4byte	0xbe8
 1629 0be2 19       		.uleb128 0x19
 1630 0be3 6E040000 		.4byte	0x46e
 1631 0be7 00       		.byte	0
 1632 0be8 1A       		.uleb128 0x1a
 1633 0be9 50020000 		.4byte	.LASF301
 1634 0bed 34       		.byte	0x34
 1635 0bee 03       		.byte	0x3
 1636 0bef C301     		.2byte	0x1c3
 1637 0bf1 E00C0000 		.4byte	0xce0
 1638 0bf5 09       		.uleb128 0x9
 1639 0bf6 7E170000 		.4byte	.LASF281
 1640 0bfa 03       		.byte	0x3
 1641 0bfb C601     		.2byte	0x1c6
 1642 0bfd 0F0B0000 		.4byte	0xb0f
 1643 0c01 00       		.byte	0
 1644 0c02 09       		.uleb128 0x9
 1645 0c03 EE090000 		.4byte	.LASF282
 1646 0c07 03       		.byte	0x3
 1647 0c08 C901     		.2byte	0x1c9
 1648 0c0a 410B0000 		.4byte	0xb41
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 87


 1649 0c0e 01       		.byte	0x1
 1650 0c0f 09       		.uleb128 0x9
 1651 0c10 9B100000 		.4byte	.LASF283
 1652 0c14 03       		.byte	0x3
 1653 0c15 CF01     		.2byte	0x1cf
 1654 0c17 730B0000 		.4byte	0xb73
 1655 0c1b 02       		.byte	0x2
 1656 0c1c 09       		.uleb128 0x9
 1657 0c1d E3090000 		.4byte	.LASF284
 1658 0c21 03       		.byte	0x3
 1659 0c22 D901     		.2byte	0x1d9
 1660 0c24 6E040000 		.4byte	0x46e
 1661 0c28 04       		.byte	0x4
 1662 0c29 09       		.uleb128 0x9
 1663 0c2a B3080000 		.4byte	.LASF285
 1664 0c2e 03       		.byte	0x3
 1665 0c2f DF01     		.2byte	0x1df
 1666 0c31 6E040000 		.4byte	0x46e
 1667 0c35 08       		.byte	0x8
 1668 0c36 09       		.uleb128 0x9
 1669 0c37 C3180000 		.4byte	.LASF286
 1670 0c3b 03       		.byte	0x3
 1671 0c3c E501     		.2byte	0x1e5
 1672 0c3e 6E040000 		.4byte	0x46e
 1673 0c42 0C       		.byte	0xc
 1674 0c43 09       		.uleb128 0x9
 1675 0c44 CB000000 		.4byte	.LASF287
 1676 0c48 03       		.byte	0x3
 1677 0c49 EB01     		.2byte	0x1eb
 1678 0c4b E00C0000 		.4byte	0xce0
 1679 0c4f 10       		.byte	0x10
 1680 0c50 09       		.uleb128 0x9
 1681 0c51 42120000 		.4byte	.LASF288
 1682 0c55 03       		.byte	0x3
 1683 0c56 F101     		.2byte	0x1f1
 1684 0c58 E00C0000 		.4byte	0xce0
 1685 0c5c 11       		.byte	0x11
 1686 0c5d 09       		.uleb128 0x9
 1687 0c5e E3020000 		.4byte	.LASF289
 1688 0c62 03       		.byte	0x3
 1689 0c63 F701     		.2byte	0x1f7
 1690 0c65 E00C0000 		.4byte	0xce0
 1691 0c69 12       		.byte	0x12
 1692 0c6a 09       		.uleb128 0x9
 1693 0c6b D4050000 		.4byte	.LASF290
 1694 0c6f 03       		.byte	0x3
 1695 0c70 FD01     		.2byte	0x1fd
 1696 0c72 E00C0000 		.4byte	0xce0
 1697 0c76 13       		.byte	0x13
 1698 0c77 09       		.uleb128 0x9
 1699 0c78 A8140000 		.4byte	.LASF291
 1700 0c7c 03       		.byte	0x3
 1701 0c7d 0402     		.2byte	0x204
 1702 0c7f E00C0000 		.4byte	0xce0
 1703 0c83 14       		.byte	0x14
 1704 0c84 09       		.uleb128 0x9
 1705 0c85 9C030000 		.4byte	.LASF292
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 88


 1706 0c89 03       		.byte	0x3
 1707 0c8a 0B02     		.2byte	0x20b
 1708 0c8c 6E040000 		.4byte	0x46e
 1709 0c90 18       		.byte	0x18
 1710 0c91 09       		.uleb128 0x9
 1711 0c92 C80D0000 		.4byte	.LASF293
 1712 0c96 03       		.byte	0x3
 1713 0c97 1302     		.2byte	0x213
 1714 0c99 E00C0000 		.4byte	0xce0
 1715 0c9d 1C       		.byte	0x1c
 1716 0c9e 09       		.uleb128 0x9
 1717 0c9f 3B050000 		.4byte	.LASF294
 1718 0ca3 03       		.byte	0x3
 1719 0ca4 1B02     		.2byte	0x21b
 1720 0ca6 6E040000 		.4byte	0x46e
 1721 0caa 20       		.byte	0x20
 1722 0cab 09       		.uleb128 0x9
 1723 0cac BF190000 		.4byte	.LASF295
 1724 0cb0 03       		.byte	0x3
 1725 0cb1 2102     		.2byte	0x221
 1726 0cb3 6E040000 		.4byte	0x46e
 1727 0cb7 24       		.byte	0x24
 1728 0cb8 09       		.uleb128 0x9
 1729 0cb9 30150000 		.4byte	.LASF296
 1730 0cbd 03       		.byte	0x3
 1731 0cbe 2902     		.2byte	0x229
 1732 0cc0 6E040000 		.4byte	0x46e
 1733 0cc4 28       		.byte	0x28
 1734 0cc5 09       		.uleb128 0x9
 1735 0cc6 64110000 		.4byte	.LASF297
 1736 0cca 03       		.byte	0x3
 1737 0ccb 2F02     		.2byte	0x22f
 1738 0ccd 6E040000 		.4byte	0x46e
 1739 0cd1 2C       		.byte	0x2c
 1740 0cd2 09       		.uleb128 0x9
 1741 0cd3 3D130000 		.4byte	.LASF298
 1742 0cd7 03       		.byte	0x3
 1743 0cd8 3602     		.2byte	0x236
 1744 0cda 6E040000 		.4byte	0x46e
 1745 0cde 30       		.byte	0x30
 1746 0cdf 00       		.byte	0
 1747 0ce0 05       		.uleb128 0x5
 1748 0ce1 01       		.byte	0x1
 1749 0ce2 02       		.byte	0x2
 1750 0ce3 BF080000 		.4byte	.LASF299
 1751 0ce7 10       		.uleb128 0x10
 1752 0ce8 B9160000 		.4byte	.LASF300
 1753 0cec 03       		.byte	0x3
 1754 0ced 3802     		.2byte	0x238
 1755 0cef E80B0000 		.4byte	0xbe8
 1756 0cf3 1A       		.uleb128 0x1a
 1757 0cf4 E2130000 		.4byte	.LASF302
 1758 0cf8 24       		.byte	0x24
 1759 0cf9 03       		.byte	0x3
 1760 0cfa 4102     		.2byte	0x241
 1761 0cfc 760D0000 		.4byte	0xd76
 1762 0d00 09       		.uleb128 0x9
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 89


 1763 0d01 280C0000 		.4byte	.LASF303
 1764 0d05 03       		.byte	0x3
 1765 0d06 4402     		.2byte	0x244
 1766 0d08 4C050000 		.4byte	0x54c
 1767 0d0c 00       		.byte	0
 1768 0d0d 09       		.uleb128 0x9
 1769 0d0e F2070000 		.4byte	.LASF304
 1770 0d12 03       		.byte	0x3
 1771 0d13 4602     		.2byte	0x246
 1772 0d15 F30A0000 		.4byte	0xaf3
 1773 0d19 04       		.byte	0x4
 1774 0d1a 09       		.uleb128 0x9
 1775 0d1b 181A0000 		.4byte	.LASF305
 1776 0d1f 03       		.byte	0x3
 1777 0d20 4702     		.2byte	0x247
 1778 0d22 6E040000 		.4byte	0x46e
 1779 0d26 08       		.byte	0x8
 1780 0d27 09       		.uleb128 0x9
 1781 0d28 D00B0000 		.4byte	.LASF306
 1782 0d2c 03       		.byte	0x3
 1783 0d2d 4802     		.2byte	0x248
 1784 0d2f 4C050000 		.4byte	0x54c
 1785 0d33 0C       		.byte	0xc
 1786 0d34 09       		.uleb128 0x9
 1787 0d35 F20F0000 		.4byte	.LASF307
 1788 0d39 03       		.byte	0x3
 1789 0d3a 4A02     		.2byte	0x24a
 1790 0d3c F30A0000 		.4byte	0xaf3
 1791 0d40 10       		.byte	0x10
 1792 0d41 09       		.uleb128 0x9
 1793 0d42 CE080000 		.4byte	.LASF308
 1794 0d46 03       		.byte	0x3
 1795 0d47 4B02     		.2byte	0x24b
 1796 0d49 6E040000 		.4byte	0x46e
 1797 0d4d 14       		.byte	0x14
 1798 0d4e 09       		.uleb128 0x9
 1799 0d4f 17020000 		.4byte	.LASF309
 1800 0d53 03       		.byte	0x3
 1801 0d54 4C02     		.2byte	0x24c
 1802 0d56 4C050000 		.4byte	0x54c
 1803 0d5a 18       		.byte	0x18
 1804 0d5b 09       		.uleb128 0x9
 1805 0d5c AA080000 		.4byte	.LASF310
 1806 0d60 03       		.byte	0x3
 1807 0d61 5202     		.2byte	0x252
 1808 0d63 CB0B0000 		.4byte	0xbcb
 1809 0d67 1C       		.byte	0x1c
 1810 0d68 09       		.uleb128 0x9
 1811 0d69 6E180000 		.4byte	.LASF311
 1812 0d6d 03       		.byte	0x3
 1813 0d6e 5502     		.2byte	0x255
 1814 0d70 6E040000 		.4byte	0x46e
 1815 0d74 20       		.byte	0x20
 1816 0d75 00       		.byte	0
 1817 0d76 10       		.uleb128 0x10
 1818 0d77 EA0D0000 		.4byte	.LASF312
 1819 0d7b 03       		.byte	0x3
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 90


 1820 0d7c 5802     		.2byte	0x258
 1821 0d7e F30C0000 		.4byte	0xcf3
 1822 0d82 1B       		.uleb128 0x1b
 1823 0d83 08       		.byte	0x8
 1824 0d84 0A       		.byte	0xa
 1825 0d85 EB       		.byte	0xeb
 1826 0d86 A30D0000 		.4byte	0xda3
 1827 0d8a 13       		.uleb128 0x13
 1828 0d8b 4A0C0000 		.4byte	.LASF313
 1829 0d8f 0A       		.byte	0xa
 1830 0d90 EC       		.byte	0xec
 1831 0d91 ED030000 		.4byte	0x3ed
 1832 0d95 00       		.byte	0
 1833 0d96 13       		.uleb128 0x13
 1834 0d97 1D140000 		.4byte	.LASF314
 1835 0d9b 0A       		.byte	0xa
 1836 0d9c F0       		.byte	0xf0
 1837 0d9d 6E040000 		.4byte	0x46e
 1838 0da1 04       		.byte	0x4
 1839 0da2 00       		.byte	0
 1840 0da3 06       		.uleb128 0x6
 1841 0da4 32000000 		.4byte	.LASF315
 1842 0da8 0A       		.byte	0xa
 1843 0da9 F1       		.byte	0xf1
 1844 0daa 820D0000 		.4byte	0xd82
 1845 0dae 1C       		.uleb128 0x1c
 1846 0daf A9110000 		.4byte	.LASF318
 1847 0db3 03       		.byte	0x3
 1848 0db4 BD03     		.2byte	0x3bd
 1849 0db6 03       		.byte	0x3
 1850 0db7 D40D0000 		.4byte	0xdd4
 1851 0dbb 1D       		.uleb128 0x1d
 1852 0dbc A5000000 		.4byte	.LASF316
 1853 0dc0 03       		.byte	0x3
 1854 0dc1 BD03     		.2byte	0x3bd
 1855 0dc3 D40D0000 		.4byte	0xdd4
 1856 0dc7 1D       		.uleb128 0x1d
 1857 0dc8 4A0D0000 		.4byte	.LASF317
 1858 0dcc 03       		.byte	0x3
 1859 0dcd BD03     		.2byte	0x3bd
 1860 0dcf A50B0000 		.4byte	0xba5
 1861 0dd3 00       		.byte	0
 1862 0dd4 17       		.uleb128 0x17
 1863 0dd5 04       		.byte	0x4
 1864 0dd6 C00A0000 		.4byte	0xac0
 1865 0dda 1C       		.uleb128 0x1c
 1866 0ddb 54120000 		.4byte	.LASF319
 1867 0ddf 03       		.byte	0x3
 1868 0de0 8403     		.2byte	0x384
 1869 0de2 03       		.byte	0x3
 1870 0de3 F40D0000 		.4byte	0xdf4
 1871 0de7 1D       		.uleb128 0x1d
 1872 0de8 A5000000 		.4byte	.LASF316
 1873 0dec 03       		.byte	0x3
 1874 0ded 8403     		.2byte	0x384
 1875 0def D40D0000 		.4byte	0xdd4
 1876 0df3 00       		.byte	0
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 91


 1877 0df4 1C       		.uleb128 0x1c
 1878 0df5 EC010000 		.4byte	.LASF320
 1879 0df9 04       		.byte	0x4
 1880 0dfa 8606     		.2byte	0x686
 1881 0dfc 03       		.byte	0x3
 1882 0dfd 0E0E0000 		.4byte	0xe0e
 1883 0e01 1D       		.uleb128 0x1d
 1884 0e02 2F100000 		.4byte	.LASF321
 1885 0e06 04       		.byte	0x4
 1886 0e07 8606     		.2byte	0x686
 1887 0e09 ED030000 		.4byte	0x3ed
 1888 0e0d 00       		.byte	0
 1889 0e0e 1E       		.uleb128 0x1e
 1890 0e0f 6B0D0000 		.4byte	.LASF333
 1891 0e13 01       		.byte	0x1
 1892 0e14 F101     		.2byte	0x1f1
 1893 0e16 00000000 		.4byte	.LFB260
 1894 0e1a 14000000 		.4byte	.LFE260-.LFB260
 1895 0e1e 01       		.uleb128 0x1
 1896 0e1f 9C       		.byte	0x9c
 1897 0e20 410E0000 		.4byte	0xe41
 1898 0e24 1F       		.uleb128 0x1f
 1899 0e25 0A000000 		.4byte	.LVL0
 1900 0e29 490F0000 		.4byte	0xf49
 1901 0e2d 20       		.uleb128 0x20
 1902 0e2e 01       		.uleb128 0x1
 1903 0e2f 50       		.byte	0x50
 1904 0e30 05       		.uleb128 0x5
 1905 0e31 0C       		.byte	0xc
 1906 0e32 00006740 		.4byte	0x40670000
 1907 0e36 20       		.uleb128 0x20
 1908 0e37 01       		.uleb128 0x1
 1909 0e38 51       		.byte	0x51
 1910 0e39 05       		.uleb128 0x5
 1911 0e3a 03       		.byte	0x3
 1912 0e3b 00000000 		.4byte	CY_EINK_SPIM_context
 1913 0e3f 00       		.byte	0
 1914 0e40 00       		.byte	0
 1915 0e41 21       		.uleb128 0x21
 1916 0e42 04070000 		.4byte	.LASF334
 1917 0e46 02       		.byte	0x2
 1918 0e47 62       		.byte	0x62
 1919 0e48 00000000 		.4byte	.LFB264
 1920 0e4c 70000000 		.4byte	.LFE264-.LFB264
 1921 0e50 01       		.uleb128 0x1
 1922 0e51 9C       		.byte	0x9c
 1923 0e52 F00E0000 		.4byte	0xef0
 1924 0e56 22       		.uleb128 0x22
 1925 0e57 AE0D0000 		.4byte	0xdae
 1926 0e5b 14000000 		.4byte	.LBB8
 1927 0e5f 08000000 		.4byte	.LBE8-.LBB8
 1928 0e63 02       		.byte	0x2
 1929 0e64 6A       		.byte	0x6a
 1930 0e65 7C0E0000 		.4byte	0xe7c
 1931 0e69 23       		.uleb128 0x23
 1932 0e6a C70D0000 		.4byte	0xdc7
 1933 0e6e 00000000 		.4byte	.LLST0
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 92


 1934 0e72 23       		.uleb128 0x23
 1935 0e73 BB0D0000 		.4byte	0xdbb
 1936 0e77 14000000 		.4byte	.LLST1
 1937 0e7b 00       		.byte	0
 1938 0e7c 22       		.uleb128 0x22
 1939 0e7d F40D0000 		.4byte	0xdf4
 1940 0e81 30000000 		.4byte	.LBB10
 1941 0e85 16000000 		.4byte	.LBE10-.LBB10
 1942 0e89 02       		.byte	0x2
 1943 0e8a 77       		.byte	0x77
 1944 0e8b 990E0000 		.4byte	0xe99
 1945 0e8f 23       		.uleb128 0x23
 1946 0e90 010E0000 		.4byte	0xe01
 1947 0e94 2C000000 		.4byte	.LLST2
 1948 0e98 00       		.byte	0
 1949 0e99 22       		.uleb128 0x22
 1950 0e9a DA0D0000 		.4byte	0xdda
 1951 0e9e 46000000 		.4byte	.LBB12
 1952 0ea2 2A000000 		.4byte	.LBE12-.LBB12
 1953 0ea6 02       		.byte	0x2
 1954 0ea7 7A       		.byte	0x7a
 1955 0ea8 B60E0000 		.4byte	0xeb6
 1956 0eac 23       		.uleb128 0x23
 1957 0ead E70D0000 		.4byte	0xde7
 1958 0eb1 3F000000 		.4byte	.LLST3
 1959 0eb5 00       		.byte	0
 1960 0eb6 24       		.uleb128 0x24
 1961 0eb7 14000000 		.4byte	.LVL1
 1962 0ebb 550F0000 		.4byte	0xf55
 1963 0ebf DC0E0000 		.4byte	0xedc
 1964 0ec3 20       		.uleb128 0x20
 1965 0ec4 01       		.uleb128 0x1
 1966 0ec5 50       		.byte	0x50
 1967 0ec6 02       		.uleb128 0x2
 1968 0ec7 74       		.byte	0x74
 1969 0ec8 00       		.sleb128 0
 1970 0ec9 20       		.uleb128 0x20
 1971 0eca 01       		.uleb128 0x1
 1972 0ecb 51       		.byte	0x51
 1973 0ecc 05       		.uleb128 0x5
 1974 0ecd 03       		.byte	0x3
 1975 0ece 00000000 		.4byte	.LANCHOR1
 1976 0ed2 20       		.uleb128 0x20
 1977 0ed3 01       		.uleb128 0x1
 1978 0ed4 52       		.byte	0x52
 1979 0ed5 05       		.uleb128 0x5
 1980 0ed6 03       		.byte	0x3
 1981 0ed7 00000000 		.4byte	CY_EINK_SPIM_context
 1982 0edb 00       		.byte	0
 1983 0edc 1F       		.uleb128 0x1f
 1984 0edd 24000000 		.4byte	.LVL3
 1985 0ee1 610F0000 		.4byte	0xf61
 1986 0ee5 20       		.uleb128 0x20
 1987 0ee6 01       		.uleb128 0x1
 1988 0ee7 51       		.byte	0x51
 1989 0ee8 05       		.uleb128 0x5
 1990 0ee9 03       		.byte	0x3
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 93


 1991 0eea 00000000 		.4byte	CY_EINK_SPIM_Interrupt
 1992 0eee 00       		.byte	0
 1993 0eef 00       		.byte	0
 1994 0ef0 25       		.uleb128 0x25
 1995 0ef1 ED080000 		.4byte	.LASF322
 1996 0ef5 04       		.byte	0x4
 1997 0ef6 EA07     		.2byte	0x7ea
 1998 0ef8 FC0E0000 		.4byte	0xefc
 1999 0efc 0E       		.uleb128 0xe
 2000 0efd 63040000 		.4byte	0x463
 2001 0f01 26       		.uleb128 0x26
 2002 0f02 AA040000 		.4byte	.LASF323
 2003 0f06 02       		.byte	0x2
 2004 0f07 26       		.byte	0x26
 2005 0f08 58040000 		.4byte	0x458
 2006 0f0c 05       		.uleb128 0x5
 2007 0f0d 03       		.byte	0x3
 2008 0f0e 00000000 		.4byte	CY_EINK_SPIM_initVar
 2009 0f12 26       		.uleb128 0x26
 2010 0f13 0D0A0000 		.4byte	.LASF324
 2011 0f17 02       		.byte	0x2
 2012 0f18 2C       		.byte	0x2c
 2013 0f19 230F0000 		.4byte	0xf23
 2014 0f1d 05       		.uleb128 0x5
 2015 0f1e 03       		.byte	0x3
 2016 0f1f 00000000 		.4byte	CY_EINK_SPIM_config
 2017 0f23 11       		.uleb128 0x11
 2018 0f24 E70C0000 		.4byte	0xce7
 2019 0f28 26       		.uleb128 0x26
 2020 0f29 5C030000 		.4byte	.LASF325
 2021 0f2d 02       		.byte	0x2
 2022 0f2e 51       		.byte	0x51
 2023 0f2f 760D0000 		.4byte	0xd76
 2024 0f33 05       		.uleb128 0x5
 2025 0f34 03       		.byte	0x3
 2026 0f35 00000000 		.4byte	CY_EINK_SPIM_context
 2027 0f39 27       		.uleb128 0x27
 2028 0f3a 91080000 		.4byte	.LASF326
 2029 0f3e 0B       		.byte	0xb
 2030 0f3f 1C       		.byte	0x1c
 2031 0f40 440F0000 		.4byte	0xf44
 2032 0f44 11       		.uleb128 0x11
 2033 0f45 A30D0000 		.4byte	0xda3
 2034 0f49 28       		.uleb128 0x28
 2035 0f4a D8080000 		.4byte	.LASF327
 2036 0f4e D8080000 		.4byte	.LASF327
 2037 0f52 03       		.byte	0x3
 2038 0f53 A002     		.2byte	0x2a0
 2039 0f55 28       		.uleb128 0x28
 2040 0f56 E1160000 		.4byte	.LASF328
 2041 0f5a E1160000 		.4byte	.LASF328
 2042 0f5e 03       		.byte	0x3
 2043 0f5f 6502     		.2byte	0x265
 2044 0f61 28       		.uleb128 0x28
 2045 0f62 44010000 		.4byte	.LASF329
 2046 0f66 44010000 		.4byte	.LASF329
 2047 0f6a 0A       		.byte	0xa
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 94


 2048 0f6b 1B01     		.2byte	0x11b
 2049 0f6d 00       		.byte	0
 2050              		.section	.debug_abbrev,"",%progbits
 2051              	.Ldebug_abbrev0:
 2052 0000 01       		.uleb128 0x1
 2053 0001 11       		.uleb128 0x11
 2054 0002 01       		.byte	0x1
 2055 0003 25       		.uleb128 0x25
 2056 0004 0E       		.uleb128 0xe
 2057 0005 13       		.uleb128 0x13
 2058 0006 0B       		.uleb128 0xb
 2059 0007 03       		.uleb128 0x3
 2060 0008 0E       		.uleb128 0xe
 2061 0009 1B       		.uleb128 0x1b
 2062 000a 0E       		.uleb128 0xe
 2063 000b 55       		.uleb128 0x55
 2064 000c 17       		.uleb128 0x17
 2065 000d 11       		.uleb128 0x11
 2066 000e 01       		.uleb128 0x1
 2067 000f 10       		.uleb128 0x10
 2068 0010 17       		.uleb128 0x17
 2069 0011 00       		.byte	0
 2070 0012 00       		.byte	0
 2071 0013 02       		.uleb128 0x2
 2072 0014 04       		.uleb128 0x4
 2073 0015 01       		.byte	0x1
 2074 0016 0B       		.uleb128 0xb
 2075 0017 0B       		.uleb128 0xb
 2076 0018 49       		.uleb128 0x49
 2077 0019 13       		.uleb128 0x13
 2078 001a 3A       		.uleb128 0x3a
 2079 001b 0B       		.uleb128 0xb
 2080 001c 3B       		.uleb128 0x3b
 2081 001d 0B       		.uleb128 0xb
 2082 001e 01       		.uleb128 0x1
 2083 001f 13       		.uleb128 0x13
 2084 0020 00       		.byte	0
 2085 0021 00       		.byte	0
 2086 0022 03       		.uleb128 0x3
 2087 0023 28       		.uleb128 0x28
 2088 0024 00       		.byte	0
 2089 0025 03       		.uleb128 0x3
 2090 0026 0E       		.uleb128 0xe
 2091 0027 1C       		.uleb128 0x1c
 2092 0028 0D       		.uleb128 0xd
 2093 0029 00       		.byte	0
 2094 002a 00       		.byte	0
 2095 002b 04       		.uleb128 0x4
 2096 002c 28       		.uleb128 0x28
 2097 002d 00       		.byte	0
 2098 002e 03       		.uleb128 0x3
 2099 002f 0E       		.uleb128 0xe
 2100 0030 1C       		.uleb128 0x1c
 2101 0031 0B       		.uleb128 0xb
 2102 0032 00       		.byte	0
 2103 0033 00       		.byte	0
 2104 0034 05       		.uleb128 0x5
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 95


 2105 0035 24       		.uleb128 0x24
 2106 0036 00       		.byte	0
 2107 0037 0B       		.uleb128 0xb
 2108 0038 0B       		.uleb128 0xb
 2109 0039 3E       		.uleb128 0x3e
 2110 003a 0B       		.uleb128 0xb
 2111 003b 03       		.uleb128 0x3
 2112 003c 0E       		.uleb128 0xe
 2113 003d 00       		.byte	0
 2114 003e 00       		.byte	0
 2115 003f 06       		.uleb128 0x6
 2116 0040 16       		.uleb128 0x16
 2117 0041 00       		.byte	0
 2118 0042 03       		.uleb128 0x3
 2119 0043 0E       		.uleb128 0xe
 2120 0044 3A       		.uleb128 0x3a
 2121 0045 0B       		.uleb128 0xb
 2122 0046 3B       		.uleb128 0x3b
 2123 0047 0B       		.uleb128 0xb
 2124 0048 49       		.uleb128 0x49
 2125 0049 13       		.uleb128 0x13
 2126 004a 00       		.byte	0
 2127 004b 00       		.byte	0
 2128 004c 07       		.uleb128 0x7
 2129 004d 24       		.uleb128 0x24
 2130 004e 00       		.byte	0
 2131 004f 0B       		.uleb128 0xb
 2132 0050 0B       		.uleb128 0xb
 2133 0051 3E       		.uleb128 0x3e
 2134 0052 0B       		.uleb128 0xb
 2135 0053 03       		.uleb128 0x3
 2136 0054 08       		.uleb128 0x8
 2137 0055 00       		.byte	0
 2138 0056 00       		.byte	0
 2139 0057 08       		.uleb128 0x8
 2140 0058 13       		.uleb128 0x13
 2141 0059 01       		.byte	0x1
 2142 005a 0B       		.uleb128 0xb
 2143 005b 05       		.uleb128 0x5
 2144 005c 3A       		.uleb128 0x3a
 2145 005d 0B       		.uleb128 0xb
 2146 005e 3B       		.uleb128 0x3b
 2147 005f 05       		.uleb128 0x5
 2148 0060 01       		.uleb128 0x1
 2149 0061 13       		.uleb128 0x13
 2150 0062 00       		.byte	0
 2151 0063 00       		.byte	0
 2152 0064 09       		.uleb128 0x9
 2153 0065 0D       		.uleb128 0xd
 2154 0066 00       		.byte	0
 2155 0067 03       		.uleb128 0x3
 2156 0068 0E       		.uleb128 0xe
 2157 0069 3A       		.uleb128 0x3a
 2158 006a 0B       		.uleb128 0xb
 2159 006b 3B       		.uleb128 0x3b
 2160 006c 05       		.uleb128 0x5
 2161 006d 49       		.uleb128 0x49
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 96


 2162 006e 13       		.uleb128 0x13
 2163 006f 38       		.uleb128 0x38
 2164 0070 0B       		.uleb128 0xb
 2165 0071 00       		.byte	0
 2166 0072 00       		.byte	0
 2167 0073 0A       		.uleb128 0xa
 2168 0074 0D       		.uleb128 0xd
 2169 0075 00       		.byte	0
 2170 0076 03       		.uleb128 0x3
 2171 0077 0E       		.uleb128 0xe
 2172 0078 3A       		.uleb128 0x3a
 2173 0079 0B       		.uleb128 0xb
 2174 007a 3B       		.uleb128 0x3b
 2175 007b 05       		.uleb128 0x5
 2176 007c 49       		.uleb128 0x49
 2177 007d 13       		.uleb128 0x13
 2178 007e 38       		.uleb128 0x38
 2179 007f 05       		.uleb128 0x5
 2180 0080 00       		.byte	0
 2181 0081 00       		.byte	0
 2182 0082 0B       		.uleb128 0xb
 2183 0083 0D       		.uleb128 0xd
 2184 0084 00       		.byte	0
 2185 0085 03       		.uleb128 0x3
 2186 0086 08       		.uleb128 0x8
 2187 0087 3A       		.uleb128 0x3a
 2188 0088 0B       		.uleb128 0xb
 2189 0089 3B       		.uleb128 0x3b
 2190 008a 05       		.uleb128 0x5
 2191 008b 49       		.uleb128 0x49
 2192 008c 13       		.uleb128 0x13
 2193 008d 38       		.uleb128 0x38
 2194 008e 05       		.uleb128 0x5
 2195 008f 00       		.byte	0
 2196 0090 00       		.byte	0
 2197 0091 0C       		.uleb128 0xc
 2198 0092 01       		.uleb128 0x1
 2199 0093 01       		.byte	0x1
 2200 0094 49       		.uleb128 0x49
 2201 0095 13       		.uleb128 0x13
 2202 0096 01       		.uleb128 0x1
 2203 0097 13       		.uleb128 0x13
 2204 0098 00       		.byte	0
 2205 0099 00       		.byte	0
 2206 009a 0D       		.uleb128 0xd
 2207 009b 21       		.uleb128 0x21
 2208 009c 00       		.byte	0
 2209 009d 49       		.uleb128 0x49
 2210 009e 13       		.uleb128 0x13
 2211 009f 2F       		.uleb128 0x2f
 2212 00a0 0B       		.uleb128 0xb
 2213 00a1 00       		.byte	0
 2214 00a2 00       		.byte	0
 2215 00a3 0E       		.uleb128 0xe
 2216 00a4 35       		.uleb128 0x35
 2217 00a5 00       		.byte	0
 2218 00a6 49       		.uleb128 0x49
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 97


 2219 00a7 13       		.uleb128 0x13
 2220 00a8 00       		.byte	0
 2221 00a9 00       		.byte	0
 2222 00aa 0F       		.uleb128 0xf
 2223 00ab 21       		.uleb128 0x21
 2224 00ac 00       		.byte	0
 2225 00ad 49       		.uleb128 0x49
 2226 00ae 13       		.uleb128 0x13
 2227 00af 2F       		.uleb128 0x2f
 2228 00b0 05       		.uleb128 0x5
 2229 00b1 00       		.byte	0
 2230 00b2 00       		.byte	0
 2231 00b3 10       		.uleb128 0x10
 2232 00b4 16       		.uleb128 0x16
 2233 00b5 00       		.byte	0
 2234 00b6 03       		.uleb128 0x3
 2235 00b7 0E       		.uleb128 0xe
 2236 00b8 3A       		.uleb128 0x3a
 2237 00b9 0B       		.uleb128 0xb
 2238 00ba 3B       		.uleb128 0x3b
 2239 00bb 05       		.uleb128 0x5
 2240 00bc 49       		.uleb128 0x49
 2241 00bd 13       		.uleb128 0x13
 2242 00be 00       		.byte	0
 2243 00bf 00       		.byte	0
 2244 00c0 11       		.uleb128 0x11
 2245 00c1 26       		.uleb128 0x26
 2246 00c2 00       		.byte	0
 2247 00c3 49       		.uleb128 0x49
 2248 00c4 13       		.uleb128 0x13
 2249 00c5 00       		.byte	0
 2250 00c6 00       		.byte	0
 2251 00c7 12       		.uleb128 0x12
 2252 00c8 13       		.uleb128 0x13
 2253 00c9 01       		.byte	0x1
 2254 00ca 0B       		.uleb128 0xb
 2255 00cb 05       		.uleb128 0x5
 2256 00cc 3A       		.uleb128 0x3a
 2257 00cd 0B       		.uleb128 0xb
 2258 00ce 3B       		.uleb128 0x3b
 2259 00cf 0B       		.uleb128 0xb
 2260 00d0 01       		.uleb128 0x1
 2261 00d1 13       		.uleb128 0x13
 2262 00d2 00       		.byte	0
 2263 00d3 00       		.byte	0
 2264 00d4 13       		.uleb128 0x13
 2265 00d5 0D       		.uleb128 0xd
 2266 00d6 00       		.byte	0
 2267 00d7 03       		.uleb128 0x3
 2268 00d8 0E       		.uleb128 0xe
 2269 00d9 3A       		.uleb128 0x3a
 2270 00da 0B       		.uleb128 0xb
 2271 00db 3B       		.uleb128 0x3b
 2272 00dc 0B       		.uleb128 0xb
 2273 00dd 49       		.uleb128 0x49
 2274 00de 13       		.uleb128 0x13
 2275 00df 38       		.uleb128 0x38
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 98


 2276 00e0 0B       		.uleb128 0xb
 2277 00e1 00       		.byte	0
 2278 00e2 00       		.byte	0
 2279 00e3 14       		.uleb128 0x14
 2280 00e4 0D       		.uleb128 0xd
 2281 00e5 00       		.byte	0
 2282 00e6 03       		.uleb128 0x3
 2283 00e7 0E       		.uleb128 0xe
 2284 00e8 3A       		.uleb128 0x3a
 2285 00e9 0B       		.uleb128 0xb
 2286 00ea 3B       		.uleb128 0x3b
 2287 00eb 0B       		.uleb128 0xb
 2288 00ec 49       		.uleb128 0x49
 2289 00ed 13       		.uleb128 0x13
 2290 00ee 38       		.uleb128 0x38
 2291 00ef 05       		.uleb128 0x5
 2292 00f0 00       		.byte	0
 2293 00f1 00       		.byte	0
 2294 00f2 15       		.uleb128 0x15
 2295 00f3 0F       		.uleb128 0xf
 2296 00f4 00       		.byte	0
 2297 00f5 0B       		.uleb128 0xb
 2298 00f6 0B       		.uleb128 0xb
 2299 00f7 00       		.byte	0
 2300 00f8 00       		.byte	0
 2301 00f9 16       		.uleb128 0x16
 2302 00fa 04       		.uleb128 0x4
 2303 00fb 01       		.byte	0x1
 2304 00fc 0B       		.uleb128 0xb
 2305 00fd 0B       		.uleb128 0xb
 2306 00fe 49       		.uleb128 0x49
 2307 00ff 13       		.uleb128 0x13
 2308 0100 3A       		.uleb128 0x3a
 2309 0101 0B       		.uleb128 0xb
 2310 0102 3B       		.uleb128 0x3b
 2311 0103 05       		.uleb128 0x5
 2312 0104 01       		.uleb128 0x1
 2313 0105 13       		.uleb128 0x13
 2314 0106 00       		.byte	0
 2315 0107 00       		.byte	0
 2316 0108 17       		.uleb128 0x17
 2317 0109 0F       		.uleb128 0xf
 2318 010a 00       		.byte	0
 2319 010b 0B       		.uleb128 0xb
 2320 010c 0B       		.uleb128 0xb
 2321 010d 49       		.uleb128 0x49
 2322 010e 13       		.uleb128 0x13
 2323 010f 00       		.byte	0
 2324 0110 00       		.byte	0
 2325 0111 18       		.uleb128 0x18
 2326 0112 15       		.uleb128 0x15
 2327 0113 01       		.byte	0x1
 2328 0114 27       		.uleb128 0x27
 2329 0115 19       		.uleb128 0x19
 2330 0116 01       		.uleb128 0x1
 2331 0117 13       		.uleb128 0x13
 2332 0118 00       		.byte	0
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 99


 2333 0119 00       		.byte	0
 2334 011a 19       		.uleb128 0x19
 2335 011b 05       		.uleb128 0x5
 2336 011c 00       		.byte	0
 2337 011d 49       		.uleb128 0x49
 2338 011e 13       		.uleb128 0x13
 2339 011f 00       		.byte	0
 2340 0120 00       		.byte	0
 2341 0121 1A       		.uleb128 0x1a
 2342 0122 13       		.uleb128 0x13
 2343 0123 01       		.byte	0x1
 2344 0124 03       		.uleb128 0x3
 2345 0125 0E       		.uleb128 0xe
 2346 0126 0B       		.uleb128 0xb
 2347 0127 0B       		.uleb128 0xb
 2348 0128 3A       		.uleb128 0x3a
 2349 0129 0B       		.uleb128 0xb
 2350 012a 3B       		.uleb128 0x3b
 2351 012b 05       		.uleb128 0x5
 2352 012c 01       		.uleb128 0x1
 2353 012d 13       		.uleb128 0x13
 2354 012e 00       		.byte	0
 2355 012f 00       		.byte	0
 2356 0130 1B       		.uleb128 0x1b
 2357 0131 13       		.uleb128 0x13
 2358 0132 01       		.byte	0x1
 2359 0133 0B       		.uleb128 0xb
 2360 0134 0B       		.uleb128 0xb
 2361 0135 3A       		.uleb128 0x3a
 2362 0136 0B       		.uleb128 0xb
 2363 0137 3B       		.uleb128 0x3b
 2364 0138 0B       		.uleb128 0xb
 2365 0139 01       		.uleb128 0x1
 2366 013a 13       		.uleb128 0x13
 2367 013b 00       		.byte	0
 2368 013c 00       		.byte	0
 2369 013d 1C       		.uleb128 0x1c
 2370 013e 2E       		.uleb128 0x2e
 2371 013f 01       		.byte	0x1
 2372 0140 03       		.uleb128 0x3
 2373 0141 0E       		.uleb128 0xe
 2374 0142 3A       		.uleb128 0x3a
 2375 0143 0B       		.uleb128 0xb
 2376 0144 3B       		.uleb128 0x3b
 2377 0145 05       		.uleb128 0x5
 2378 0146 27       		.uleb128 0x27
 2379 0147 19       		.uleb128 0x19
 2380 0148 20       		.uleb128 0x20
 2381 0149 0B       		.uleb128 0xb
 2382 014a 01       		.uleb128 0x1
 2383 014b 13       		.uleb128 0x13
 2384 014c 00       		.byte	0
 2385 014d 00       		.byte	0
 2386 014e 1D       		.uleb128 0x1d
 2387 014f 05       		.uleb128 0x5
 2388 0150 00       		.byte	0
 2389 0151 03       		.uleb128 0x3
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 100


 2390 0152 0E       		.uleb128 0xe
 2391 0153 3A       		.uleb128 0x3a
 2392 0154 0B       		.uleb128 0xb
 2393 0155 3B       		.uleb128 0x3b
 2394 0156 05       		.uleb128 0x5
 2395 0157 49       		.uleb128 0x49
 2396 0158 13       		.uleb128 0x13
 2397 0159 00       		.byte	0
 2398 015a 00       		.byte	0
 2399 015b 1E       		.uleb128 0x1e
 2400 015c 2E       		.uleb128 0x2e
 2401 015d 01       		.byte	0x1
 2402 015e 03       		.uleb128 0x3
 2403 015f 0E       		.uleb128 0xe
 2404 0160 3A       		.uleb128 0x3a
 2405 0161 0B       		.uleb128 0xb
 2406 0162 3B       		.uleb128 0x3b
 2407 0163 05       		.uleb128 0x5
 2408 0164 27       		.uleb128 0x27
 2409 0165 19       		.uleb128 0x19
 2410 0166 11       		.uleb128 0x11
 2411 0167 01       		.uleb128 0x1
 2412 0168 12       		.uleb128 0x12
 2413 0169 06       		.uleb128 0x6
 2414 016a 40       		.uleb128 0x40
 2415 016b 18       		.uleb128 0x18
 2416 016c 9742     		.uleb128 0x2117
 2417 016e 19       		.uleb128 0x19
 2418 016f 01       		.uleb128 0x1
 2419 0170 13       		.uleb128 0x13
 2420 0171 00       		.byte	0
 2421 0172 00       		.byte	0
 2422 0173 1F       		.uleb128 0x1f
 2423 0174 898201   		.uleb128 0x4109
 2424 0177 01       		.byte	0x1
 2425 0178 11       		.uleb128 0x11
 2426 0179 01       		.uleb128 0x1
 2427 017a 31       		.uleb128 0x31
 2428 017b 13       		.uleb128 0x13
 2429 017c 00       		.byte	0
 2430 017d 00       		.byte	0
 2431 017e 20       		.uleb128 0x20
 2432 017f 8A8201   		.uleb128 0x410a
 2433 0182 00       		.byte	0
 2434 0183 02       		.uleb128 0x2
 2435 0184 18       		.uleb128 0x18
 2436 0185 9142     		.uleb128 0x2111
 2437 0187 18       		.uleb128 0x18
 2438 0188 00       		.byte	0
 2439 0189 00       		.byte	0
 2440 018a 21       		.uleb128 0x21
 2441 018b 2E       		.uleb128 0x2e
 2442 018c 01       		.byte	0x1
 2443 018d 3F       		.uleb128 0x3f
 2444 018e 19       		.uleb128 0x19
 2445 018f 03       		.uleb128 0x3
 2446 0190 0E       		.uleb128 0xe
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 101


 2447 0191 3A       		.uleb128 0x3a
 2448 0192 0B       		.uleb128 0xb
 2449 0193 3B       		.uleb128 0x3b
 2450 0194 0B       		.uleb128 0xb
 2451 0195 27       		.uleb128 0x27
 2452 0196 19       		.uleb128 0x19
 2453 0197 11       		.uleb128 0x11
 2454 0198 01       		.uleb128 0x1
 2455 0199 12       		.uleb128 0x12
 2456 019a 06       		.uleb128 0x6
 2457 019b 40       		.uleb128 0x40
 2458 019c 18       		.uleb128 0x18
 2459 019d 9742     		.uleb128 0x2117
 2460 019f 19       		.uleb128 0x19
 2461 01a0 01       		.uleb128 0x1
 2462 01a1 13       		.uleb128 0x13
 2463 01a2 00       		.byte	0
 2464 01a3 00       		.byte	0
 2465 01a4 22       		.uleb128 0x22
 2466 01a5 1D       		.uleb128 0x1d
 2467 01a6 01       		.byte	0x1
 2468 01a7 31       		.uleb128 0x31
 2469 01a8 13       		.uleb128 0x13
 2470 01a9 11       		.uleb128 0x11
 2471 01aa 01       		.uleb128 0x1
 2472 01ab 12       		.uleb128 0x12
 2473 01ac 06       		.uleb128 0x6
 2474 01ad 58       		.uleb128 0x58
 2475 01ae 0B       		.uleb128 0xb
 2476 01af 59       		.uleb128 0x59
 2477 01b0 0B       		.uleb128 0xb
 2478 01b1 01       		.uleb128 0x1
 2479 01b2 13       		.uleb128 0x13
 2480 01b3 00       		.byte	0
 2481 01b4 00       		.byte	0
 2482 01b5 23       		.uleb128 0x23
 2483 01b6 05       		.uleb128 0x5
 2484 01b7 00       		.byte	0
 2485 01b8 31       		.uleb128 0x31
 2486 01b9 13       		.uleb128 0x13
 2487 01ba 02       		.uleb128 0x2
 2488 01bb 17       		.uleb128 0x17
 2489 01bc 00       		.byte	0
 2490 01bd 00       		.byte	0
 2491 01be 24       		.uleb128 0x24
 2492 01bf 898201   		.uleb128 0x4109
 2493 01c2 01       		.byte	0x1
 2494 01c3 11       		.uleb128 0x11
 2495 01c4 01       		.uleb128 0x1
 2496 01c5 31       		.uleb128 0x31
 2497 01c6 13       		.uleb128 0x13
 2498 01c7 01       		.uleb128 0x1
 2499 01c8 13       		.uleb128 0x13
 2500 01c9 00       		.byte	0
 2501 01ca 00       		.byte	0
 2502 01cb 25       		.uleb128 0x25
 2503 01cc 34       		.uleb128 0x34
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 102


 2504 01cd 00       		.byte	0
 2505 01ce 03       		.uleb128 0x3
 2506 01cf 0E       		.uleb128 0xe
 2507 01d0 3A       		.uleb128 0x3a
 2508 01d1 0B       		.uleb128 0xb
 2509 01d2 3B       		.uleb128 0x3b
 2510 01d3 05       		.uleb128 0x5
 2511 01d4 49       		.uleb128 0x49
 2512 01d5 13       		.uleb128 0x13
 2513 01d6 3F       		.uleb128 0x3f
 2514 01d7 19       		.uleb128 0x19
 2515 01d8 3C       		.uleb128 0x3c
 2516 01d9 19       		.uleb128 0x19
 2517 01da 00       		.byte	0
 2518 01db 00       		.byte	0
 2519 01dc 26       		.uleb128 0x26
 2520 01dd 34       		.uleb128 0x34
 2521 01de 00       		.byte	0
 2522 01df 03       		.uleb128 0x3
 2523 01e0 0E       		.uleb128 0xe
 2524 01e1 3A       		.uleb128 0x3a
 2525 01e2 0B       		.uleb128 0xb
 2526 01e3 3B       		.uleb128 0x3b
 2527 01e4 0B       		.uleb128 0xb
 2528 01e5 49       		.uleb128 0x49
 2529 01e6 13       		.uleb128 0x13
 2530 01e7 3F       		.uleb128 0x3f
 2531 01e8 19       		.uleb128 0x19
 2532 01e9 02       		.uleb128 0x2
 2533 01ea 18       		.uleb128 0x18
 2534 01eb 00       		.byte	0
 2535 01ec 00       		.byte	0
 2536 01ed 27       		.uleb128 0x27
 2537 01ee 34       		.uleb128 0x34
 2538 01ef 00       		.byte	0
 2539 01f0 03       		.uleb128 0x3
 2540 01f1 0E       		.uleb128 0xe
 2541 01f2 3A       		.uleb128 0x3a
 2542 01f3 0B       		.uleb128 0xb
 2543 01f4 3B       		.uleb128 0x3b
 2544 01f5 0B       		.uleb128 0xb
 2545 01f6 49       		.uleb128 0x49
 2546 01f7 13       		.uleb128 0x13
 2547 01f8 3F       		.uleb128 0x3f
 2548 01f9 19       		.uleb128 0x19
 2549 01fa 3C       		.uleb128 0x3c
 2550 01fb 19       		.uleb128 0x19
 2551 01fc 00       		.byte	0
 2552 01fd 00       		.byte	0
 2553 01fe 28       		.uleb128 0x28
 2554 01ff 2E       		.uleb128 0x2e
 2555 0200 00       		.byte	0
 2556 0201 3F       		.uleb128 0x3f
 2557 0202 19       		.uleb128 0x19
 2558 0203 3C       		.uleb128 0x3c
 2559 0204 19       		.uleb128 0x19
 2560 0205 6E       		.uleb128 0x6e
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 103


 2561 0206 0E       		.uleb128 0xe
 2562 0207 03       		.uleb128 0x3
 2563 0208 0E       		.uleb128 0xe
 2564 0209 3A       		.uleb128 0x3a
 2565 020a 0B       		.uleb128 0xb
 2566 020b 3B       		.uleb128 0x3b
 2567 020c 05       		.uleb128 0x5
 2568 020d 00       		.byte	0
 2569 020e 00       		.byte	0
 2570 020f 00       		.byte	0
 2571              		.section	.debug_loc,"",%progbits
 2572              	.Ldebug_loc0:
 2573              	.LLST0:
 2574 0000 14000000 		.4byte	.LVL1
 2575 0004 1C000000 		.4byte	.LVL2
 2576 0008 0200     		.2byte	0x2
 2577 000a 30       		.byte	0x30
 2578 000b 9F       		.byte	0x9f
 2579 000c 00000000 		.4byte	0
 2580 0010 00000000 		.4byte	0
 2581              	.LLST1:
 2582 0014 14000000 		.4byte	.LVL1
 2583 0018 1C000000 		.4byte	.LVL2
 2584 001c 0600     		.2byte	0x6
 2585 001e 0C       		.byte	0xc
 2586 001f 00006740 		.4byte	0x40670000
 2587 0023 9F       		.byte	0x9f
 2588 0024 00000000 		.4byte	0
 2589 0028 00000000 		.4byte	0
 2590              	.LLST2:
 2591 002c 30000000 		.4byte	.LVL4
 2592 0030 3A000000 		.4byte	.LVL5
 2593 0034 0100     		.2byte	0x1
 2594 0036 53       		.byte	0x53
 2595 0037 00000000 		.4byte	0
 2596 003b 00000000 		.4byte	0
 2597              	.LLST3:
 2598 003f 46000000 		.4byte	.LVL6
 2599 0043 50000000 		.4byte	.LVL7
 2600 0047 0600     		.2byte	0x6
 2601 0049 0C       		.byte	0xc
 2602 004a 00006740 		.4byte	0x40670000
 2603 004e 9F       		.byte	0x9f
 2604 004f 00000000 		.4byte	0
 2605 0053 00000000 		.4byte	0
 2606              		.section	.debug_aranges,"",%progbits
 2607 0000 24000000 		.4byte	0x24
 2608 0004 0200     		.2byte	0x2
 2609 0006 00000000 		.4byte	.Ldebug_info0
 2610 000a 04       		.byte	0x4
 2611 000b 00       		.byte	0
 2612 000c 0000     		.2byte	0
 2613 000e 0000     		.2byte	0
 2614 0010 00000000 		.4byte	.LFB260
 2615 0014 14000000 		.4byte	.LFE260-.LFB260
 2616 0018 00000000 		.4byte	.LFB264
 2617 001c 70000000 		.4byte	.LFE264-.LFB264
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 104


 2618 0020 00000000 		.4byte	0
 2619 0024 00000000 		.4byte	0
 2620              		.section	.debug_ranges,"",%progbits
 2621              	.Ldebug_ranges0:
 2622 0000 00000000 		.4byte	.LFB260
 2623 0004 14000000 		.4byte	.LFE260
 2624 0008 00000000 		.4byte	.LFB264
 2625 000c 70000000 		.4byte	.LFE264
 2626 0010 00000000 		.4byte	0
 2627 0014 00000000 		.4byte	0
 2628              		.section	.debug_line,"",%progbits
 2629              	.Ldebug_line0:
 2630 0000 34030000 		.section	.debug_str,"MS",%progbits,1
 2630      0200EE02 
 2630      00000201 
 2630      FB0E0D00 
 2630      01010101 
 2631              	.LASF137:
 2632 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 2632      696E7465 
 2632      72727570 
 2632      74735F35 
 2632      5F495251 
 2633              	.LASF62:
 2634 0016 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 2634      735F696E 
 2634      74657272 
 2634      75707473 
 2634      5F647730 
 2635              	.LASF315:
 2636 0032 63795F73 		.ascii	"cy_stc_sysint_t\000"
 2636      74635F73 
 2636      7973696E 
 2636      745F7400 
 2637              	.LASF25:
 2638 0042 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 2638      5F696E74 
 2638      65727275 
 2638      70745F67 
 2638      70696F5F 
 2639              	.LASF280:
 2640 005b 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 2640      625F7363 
 2640      625F7370 
 2640      695F6861 
 2640      6E646C65 
 2641              	.LASF123:
 2642 0079 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 2642      6D5F315F 
 2642      696E7465 
 2642      72727570 
 2642      74735F31 
 2643              	.LASF260:
 2644 0094 43595F53 		.ascii	"CY_SCB_SPI_SLAVE\000"
 2644      43425F53 
 2644      50495F53 
 2644      4C415645 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 105


 2644      00
 2645              	.LASF316:
 2646 00a5 62617365 		.ascii	"base\000"
 2646      00
 2647              	.LASF67:
 2648 00aa 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 2648      735F696E 
 2648      74657272 
 2648      75707473 
 2648      5F647730 
 2649              	.LASF257:
 2650 00c6 63686172 		.ascii	"char\000"
 2650      00
 2651              	.LASF287:
 2652 00cb 656E6162 		.ascii	"enableMsbFirst\000"
 2652      6C654D73 
 2652      62466972 
 2652      737400
 2653              	.LASF36:
 2654 00da 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 2654      735F696E 
 2654      74657272 
 2654      75707473 
 2654      5F697063 
 2655              	.LASF54:
 2656 00f6 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 2656      335F696E 
 2656      74657272 
 2656      7570745F 
 2656      4952516E 
 2657              	.LASF191:
 2658 010b 434D445F 		.ascii	"CMD_RESP_STATUS\000"
 2658      52455350 
 2658      5F535441 
 2658      54555300 
 2659              	.LASF84:
 2660 011b 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 2660      735F696E 
 2660      74657272 
 2660      75707473 
 2660      5F647731 
 2661              	.LASF247:
 2662 0137 494E5452 		.ascii	"INTR_TX_MASK\000"
 2662      5F54585F 
 2662      4D41534B 
 2662      00
 2663              	.LASF329:
 2664 0144 43795F53 		.ascii	"Cy_SysInt_Init\000"
 2664      7973496E 
 2664      745F496E 
 2664      697400
 2665              	.LASF272:
 2666 0153 63795F65 		.ascii	"cy_en_scb_spi_sclk_mode_t\000"
 2666      6E5F7363 
 2666      625F7370 
 2666      695F7363 
 2666      6C6B5F6D 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 106


 2667              	.LASF90:
 2668 016d 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 2668      735F696E 
 2668      74657272 
 2668      75707473 
 2668      5F647731 
 2669              	.LASF209:
 2670 018a 54585F46 		.ascii	"TX_FIFO_STATUS\000"
 2670      49464F5F 
 2670      53544154 
 2670      555300
 2671              	.LASF170:
 2672 0199 756E7369 		.ascii	"unsigned int\000"
 2672      676E6564 
 2672      20696E74 
 2672      00
 2673              	.LASF92:
 2674 01a6 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 2674      735F696E 
 2674      74657272 
 2674      75707473 
 2674      5F666175 
 2675              	.LASF46:
 2676 01c4 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 2676      735F696E 
 2676      74657272 
 2676      75707473 
 2676      5F697063 
 2677              	.LASF223:
 2678 01e1 494E5452 		.ascii	"INTR_CAUSE\000"
 2678      5F434155 
 2678      534500
 2679              	.LASF320:
 2680 01ec 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 2680      49435F45 
 2680      6E61626C 
 2680      65495251 
 2680      00
 2681              	.LASF115:
 2682 01fd 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 2682      6D5F315F 
 2682      696E7465 
 2682      72727570 
 2682      74735F37 
 2683              	.LASF309:
 2684 0217 74784275 		.ascii	"txBufIdx\000"
 2684      66496478 
 2684      00
 2685              	.LASF213:
 2686 0220 52585F46 		.ascii	"RX_FIFO_CTRL\000"
 2686      49464F5F 
 2686      4354524C 
 2686      00
 2687              	.LASF164:
 2688 022d 5F5F696E 		.ascii	"__int32_t\000"
 2688      7433325F 
 2688      7400
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 107


 2689              	.LASF33:
 2690 0237 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 2690      5F696E74 
 2690      65727275 
 2690      70745F63 
 2690      7462735F 
 2691              	.LASF301:
 2692 0250 63795F73 		.ascii	"cy_stc_scb_spi_config\000"
 2692      74635F73 
 2692      63625F73 
 2692      70695F63 
 2692      6F6E6669 
 2693              	.LASF30:
 2694 0266 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 2694      5F696E74 
 2694      65727275 
 2694      70745F6D 
 2694      63776474 
 2695              	.LASF12:
 2696 0282 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 2696      5F696E74 
 2696      65727275 
 2696      7074735F 
 2696      6770696F 
 2697              	.LASF246:
 2698 029e 494E5452 		.ascii	"INTR_TX_SET\000"
 2698      5F54585F 
 2698      53455400 
 2699              	.LASF73:
 2700 02aa 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 2700      735F696E 
 2700      74657272 
 2700      75707473 
 2700      5F647730 
 2701              	.LASF80:
 2702 02c7 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 2702      735F696E 
 2702      74657272 
 2702      75707473 
 2702      5F647731 
 2703              	.LASF289:
 2704 02e3 656E6162 		.ascii	"enableInputFilter\000"
 2704      6C65496E 
 2704      70757446 
 2704      696C7465 
 2704      7200
 2705              	.LASF131:
 2706 02f5 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 2706      6D5F315F 
 2706      696E7465 
 2706      72727570 
 2706      74735F32 
 2707              	.LASF129:
 2708 0310 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 2708      6D5F315F 
 2708      696E7465 
 2708      72727570 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 108


 2708      74735F32 
 2709              	.LASF146:
 2710 032b 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 2710      696E7465 
 2710      72727570 
 2710      74735F31 
 2710      345F4952 
 2711              	.LASF107:
 2712 0342 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 2712      6D5F305F 
 2712      696E7465 
 2712      72727570 
 2712      74735F37 
 2713              	.LASF325:
 2714 035c 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 2714      494E4B5F 
 2714      5350494D 
 2714      5F636F6E 
 2714      74657874 
 2715              	.LASF214:
 2716 0371 52585F46 		.ascii	"RX_FIFO_STATUS\000"
 2716      49464F5F 
 2716      53544154 
 2716      555300
 2717              	.LASF76:
 2718 0380 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 2718      735F696E 
 2718      74657272 
 2718      75707473 
 2718      5F647731 
 2719              	.LASF292:
 2720 039c 7373506F 		.ascii	"ssPolarity\000"
 2720      6C617269 
 2720      747900
 2721              	.LASF102:
 2722 03a7 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 2722      6D5F305F 
 2722      696E7465 
 2722      72727570 
 2722      74735F32 
 2723              	.LASF8:
 2724 03c1 50656E64 		.ascii	"PendSV_IRQn\000"
 2724      53565F49 
 2724      52516E00 
 2725              	.LASF330:
 2726 03cd 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2726      43313120 
 2726      352E342E 
 2726      31203230 
 2726      31363036 
 2727 0400 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 2727      20726576 
 2727      6973696F 
 2727      6E203233 
 2727      37373135 
 2728 0433 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 2728      70202D6D 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 109


 2728      6670753D 
 2728      66707634 
 2728      2D73702D 
 2729 0466 65637469 		.ascii	"ections -ffat-lto-objects\000"
 2729      6F6E7320 
 2729      2D666661 
 2729      742D6C74 
 2729      6F2D6F62 
 2730              	.LASF198:
 2731 0480 55415254 		.ascii	"UART_RX_CTRL\000"
 2731      5F52585F 
 2731      4354524C 
 2731      00
 2732              	.LASF192:
 2733 048d 52455345 		.ascii	"RESERVED\000"
 2733      52564544 
 2733      00
 2734              	.LASF263:
 2735 0496 43595F53 		.ascii	"CY_SCB_SPI_MOTOROLA\000"
 2735      43425F53 
 2735      50495F4D 
 2735      4F544F52 
 2735      4F4C4100 
 2736              	.LASF323:
 2737 04aa 43595F45 		.ascii	"CY_EINK_SPIM_initVar\000"
 2737      494E4B5F 
 2737      5350494D 
 2737      5F696E69 
 2737      74566172 
 2738              	.LASF254:
 2739 04bf 43795343 		.ascii	"CySCB_Type\000"
 2739      425F5479 
 2739      706500
 2740              	.LASF139:
 2741 04ca 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 2741      696E7465 
 2741      72727570 
 2741      74735F37 
 2741      5F495251 
 2742              	.LASF28:
 2743 04e0 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 2743      385F696E 
 2743      74657272 
 2743      7570745F 
 2743      4952516E 
 2744              	.LASF205:
 2745 04f5 4932435F 		.ascii	"I2C_CFG\000"
 2745      43464700 
 2746              	.LASF125:
 2747 04fd 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 2747      6D5F315F 
 2747      696E7465 
 2747      72727570 
 2747      74735F31 
 2748              	.LASF219:
 2749 0518 52585F46 		.ascii	"RX_FIFO_RD_SILENT\000"
 2749      49464F5F 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 110


 2749      52445F53 
 2749      494C454E 
 2749      5400
 2750              	.LASF173:
 2751 052a 75696E74 		.ascii	"uint32_t\000"
 2751      33325F74 
 2751      00
 2752              	.LASF221:
 2753 0533 455A5F44 		.ascii	"EZ_DATA\000"
 2753      41544100 
 2754              	.LASF294:
 2755 053b 72784669 		.ascii	"rxFifoTriggerLevel\000"
 2755      666F5472 
 2755      69676765 
 2755      724C6576 
 2755      656C00
 2756              	.LASF236:
 2757 054e 494E5452 		.ascii	"INTR_M_SET\000"
 2757      5F4D5F53 
 2757      455400
 2758              	.LASF17:
 2759 0559 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 2759      5F696E74 
 2759      65727275 
 2759      7074735F 
 2759      6770696F 
 2760              	.LASF23:
 2761 0575 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 2761      5F696E74 
 2761      65727275 
 2761      7074735F 
 2761      6770696F 
 2762              	.LASF147:
 2763 0592 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 2763      696E7465 
 2763      72727570 
 2763      74735F31 
 2763      355F4952 
 2764              	.LASF174:
 2765 05a9 49534552 		.ascii	"ISER\000"
 2765      00
 2766              	.LASF97:
 2767 05ae 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 2767      735F696E 
 2767      74657272 
 2767      75707473 
 2767      5F636D30 
 2768              	.LASF258:
 2769 05ce 666C6F61 		.ascii	"float\000"
 2769      7400
 2770              	.LASF290:
 2771 05d4 656E6162 		.ascii	"enableMisoLateSample\000"
 2771      6C654D69 
 2771      736F4C61 
 2771      74655361 
 2771      6D706C65 
 2772              	.LASF64:
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 111


 2773 05e9 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 2773      735F696E 
 2773      74657272 
 2773      75707473 
 2773      5F647730 
 2774              	.LASF238:
 2775 0605 494E5452 		.ascii	"INTR_M_MASKED\000"
 2775      5F4D5F4D 
 2775      41534B45 
 2775      4400
 2776              	.LASF55:
 2777 0613 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 2777      345F696E 
 2777      74657272 
 2777      7570745F 
 2777      4952516E 
 2778              	.LASF134:
 2779 0628 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 2779      696E7465 
 2779      72727570 
 2779      74735F32 
 2779      5F495251 
 2780              	.LASF177:
 2781 063e 52534552 		.ascii	"RSERVED1\000"
 2781      56454431 
 2781      00
 2782              	.LASF203:
 2783 0647 4932435F 		.ascii	"I2C_M_CMD\000"
 2783      4D5F434D 
 2783      4400
 2784              	.LASF81:
 2785 0651 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 2785      735F696E 
 2785      74657272 
 2785      75707473 
 2785      5F647731 
 2786              	.LASF87:
 2787 066d 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 2787      735F696E 
 2787      74657272 
 2787      75707473 
 2787      5F647731 
 2788              	.LASF154:
 2789 068a 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 2789      696E7465 
 2789      72727570 
 2789      745F6D65 
 2789      645F4952 
 2790              	.LASF169:
 2791 06a1 6C6F6E67 		.ascii	"long long unsigned int\000"
 2791      206C6F6E 
 2791      6720756E 
 2791      7369676E 
 2791      65642069 
 2792              	.LASF48:
 2793 06b8 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 2793      735F696E 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 112


 2793      74657272 
 2793      75707473 
 2793      5F697063 
 2794              	.LASF34:
 2795 06d5 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 2795      735F696E 
 2795      74657272 
 2795      7570745F 
 2795      4952516E 
 2796              	.LASF117:
 2797 06ea 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 2797      6D5F315F 
 2797      696E7465 
 2797      72727570 
 2797      74735F39 
 2798              	.LASF334:
 2799 0704 43595F45 		.ascii	"CY_EINK_SPIM_Start\000"
 2799      494E4B5F 
 2799      5350494D 
 2799      5F537461 
 2799      727400
 2800              	.LASF3:
 2801 0717 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 2801      72794D61 
 2801      6E616765 
 2801      6D656E74 
 2801      5F495251 
 2802              	.LASF6:
 2803 072d 53564361 		.ascii	"SVCall_IRQn\000"
 2803      6C6C5F49 
 2803      52516E00 
 2804              	.LASF51:
 2805 0739 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 2805      305F696E 
 2805      74657272 
 2805      7570745F 
 2805      4952516E 
 2806              	.LASF261:
 2807 074e 43595F53 		.ascii	"CY_SCB_SPI_MASTER\000"
 2807      43425F53 
 2807      50495F4D 
 2807      41535445 
 2807      5200
 2808              	.LASF112:
 2809 0760 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 2809      6D5F315F 
 2809      696E7465 
 2809      72727570 
 2809      74735F34 
 2810              	.LASF151:
 2811 077a 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 2811      696C655F 
 2811      696E7465 
 2811      72727570 
 2811      745F4952 
 2812              	.LASF197:
 2813 0791 55415254 		.ascii	"UART_TX_CTRL\000"
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 113


 2813      5F54585F 
 2813      4354524C 
 2813      00
 2814              	.LASF21:
 2815 079e 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 2815      5F696E74 
 2815      65727275 
 2815      7074735F 
 2815      6770696F 
 2816              	.LASF120:
 2817 07bb 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 2817      6D5F315F 
 2817      696E7465 
 2817      72727570 
 2817      74735F31 
 2818              	.LASF43:
 2819 07d6 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 2819      735F696E 
 2819      74657272 
 2819      75707473 
 2819      5F697063 
 2820              	.LASF304:
 2821 07f2 72784275 		.ascii	"rxBuf\000"
 2821      6600
 2822              	.LASF271:
 2823 07f8 43595F53 		.ascii	"CY_SCB_SPI_CPHA1_CPOL1\000"
 2823      43425F53 
 2823      50495F43 
 2823      50484131 
 2823      5F43504F 
 2824              	.LASF88:
 2825 080f 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 2825      735F696E 
 2825      74657272 
 2825      75707473 
 2825      5F647731 
 2826              	.LASF160:
 2827 082c 4952516E 		.ascii	"IRQn_Type\000"
 2827      5F547970 
 2827      6500
 2828              	.LASF69:
 2829 0836 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 2829      735F696E 
 2829      74657272 
 2829      75707473 
 2829      5F647730 
 2830              	.LASF143:
 2831 0852 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 2831      696E7465 
 2831      72727570 
 2831      74735F31 
 2831      315F4952 
 2832              	.LASF37:
 2833 0869 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 2833      735F696E 
 2833      74657272 
 2833      75707473 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 114


 2833      5F697063 
 2834              	.LASF230:
 2835 0885 494E5452 		.ascii	"INTR_SPI_EC\000"
 2835      5F535049 
 2835      5F454300 
 2836              	.LASF326:
 2837 0891 43595F45 		.ascii	"CY_EINK_SPIM_SCB_IRQ_cfg\000"
 2837      494E4B5F 
 2837      5350494D 
 2837      5F534342 
 2837      5F495251 
 2838              	.LASF310:
 2839 08aa 63624576 		.ascii	"cbEvents\000"
 2839      656E7473 
 2839      00
 2840              	.LASF285:
 2841 08b3 72784461 		.ascii	"rxDataWidth\000"
 2841      74615769 
 2841      64746800 
 2842              	.LASF299:
 2843 08bf 5F426F6F 		.ascii	"_Bool\000"
 2843      6C00
 2844              	.LASF216:
 2845 08c5 52585F4D 		.ascii	"RX_MATCH\000"
 2845      41544348 
 2845      00
 2846              	.LASF308:
 2847 08ce 74784275 		.ascii	"txBufSize\000"
 2847      6653697A 
 2847      6500
 2848              	.LASF327:
 2849 08d8 43795F53 		.ascii	"Cy_SCB_SPI_Interrupt\000"
 2849      43425F53 
 2849      50495F49 
 2849      6E746572 
 2849      72757074 
 2850              	.LASF322:
 2851 08ed 49544D5F 		.ascii	"ITM_RxBuffer\000"
 2851      52784275 
 2851      66666572 
 2851      00
 2852              	.LASF225:
 2853 08fa 494E5452 		.ascii	"INTR_I2C_EC\000"
 2853      5F493243 
 2853      5F454300 
 2854              	.LASF156:
 2855 0906 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 2855      5F696E74 
 2855      65727275 
 2855      70745F64 
 2855      6163735F 
 2856              	.LASF109:
 2857 091f 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 2857      6D5F315F 
 2857      696E7465 
 2857      72727570 
 2857      74735F31 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 115


 2858              	.LASF136:
 2859 0939 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 2859      696E7465 
 2859      72727570 
 2859      74735F34 
 2859      5F495251 
 2860              	.LASF243:
 2861 094f 494E5452 		.ascii	"INTR_S_MASKED\000"
 2861      5F535F4D 
 2861      41534B45 
 2861      4400
 2862              	.LASF150:
 2863 095d 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 2863      6F73735F 
 2863      696E7465 
 2863      72727570 
 2863      745F7064 
 2864              	.LASF142:
 2865 0978 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 2865      696E7465 
 2865      72727570 
 2865      74735F31 
 2865      305F4952 
 2866              	.LASF70:
 2867 098f 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 2867      735F696E 
 2867      74657272 
 2867      75707473 
 2867      5F647730 
 2868              	.LASF122:
 2869 09ac 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 2869      6D5F315F 
 2869      696E7465 
 2869      72727570 
 2869      74735F31 
 2870              	.LASF19:
 2871 09c7 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 2871      5F696E74 
 2871      65727275 
 2871      7074735F 
 2871      6770696F 
 2872              	.LASF284:
 2873 09e3 6F766572 		.ascii	"oversample\000"
 2873      73616D70 
 2873      6C6500
 2874              	.LASF282:
 2875 09ee 7375624D 		.ascii	"subMode\000"
 2875      6F646500 
 2876              	.LASF270:
 2877 09f6 43595F53 		.ascii	"CY_SCB_SPI_CPHA1_CPOL0\000"
 2877      43425F53 
 2877      50495F43 
 2877      50484131 
 2877      5F43504F 
 2878              	.LASF324:
 2879 0a0d 43595F45 		.ascii	"CY_EINK_SPIM_config\000"
 2879      494E4B5F 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 116


 2879      5350494D 
 2879      5F636F6E 
 2879      66696700 
 2880              	.LASF66:
 2881 0a21 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 2881      735F696E 
 2881      74657272 
 2881      75707473 
 2881      5F647730 
 2882              	.LASF124:
 2883 0a3d 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 2883      6D5F315F 
 2883      696E7465 
 2883      72727570 
 2883      74735F31 
 2884              	.LASF20:
 2885 0a58 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 2885      5F696E74 
 2885      65727275 
 2885      7074735F 
 2885      6770696F 
 2886              	.LASF75:
 2887 0a75 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 2887      735F696E 
 2887      74657272 
 2887      75707473 
 2887      5F647730 
 2888              	.LASF32:
 2889 0a92 73727373 		.ascii	"srss_interrupt_IRQn\000"
 2889      5F696E74 
 2889      65727275 
 2889      70745F49 
 2889      52516E00 
 2890              	.LASF266:
 2891 0aa6 43595F53 		.ascii	"CY_SCB_SPI_TI_PRECEDES\000"
 2891      43425F53 
 2891      50495F54 
 2891      495F5052 
 2891      45434544 
 2892              	.LASF83:
 2893 0abd 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 2893      735F696E 
 2893      74657272 
 2893      75707473 
 2893      5F647731 
 2894              	.LASF89:
 2895 0ad9 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 2895      735F696E 
 2895      74657272 
 2895      75707473 
 2895      5F647731 
 2896              	.LASF61:
 2897 0af6 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 2897      735F696E 
 2897      74657272 
 2897      75707473 
 2897      5F647730 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 117


 2898              	.LASF41:
 2899 0b12 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 2899      735F696E 
 2899      74657272 
 2899      75707473 
 2899      5F697063 
 2900              	.LASF157:
 2901 0b2e 756E636F 		.ascii	"unconnected_IRQn\000"
 2901      6E6E6563 
 2901      7465645F 
 2901      4952516E 
 2901      00
 2902              	.LASF78:
 2903 0b3f 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 2903      735F696E 
 2903      74657272 
 2903      75707473 
 2903      5F647731 
 2904              	.LASF242:
 2905 0b5b 494E5452 		.ascii	"INTR_S_MASK\000"
 2905      5F535F4D 
 2905      41534B00 
 2906              	.LASF228:
 2907 0b67 494E5452 		.ascii	"INTR_I2C_EC_MASKED\000"
 2907      5F493243 
 2907      5F45435F 
 2907      4D41534B 
 2907      454400
 2908              	.LASF155:
 2909 0b7a 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 2909      696E7465 
 2909      72727570 
 2909      745F6C6F 
 2909      5F495251 
 2910              	.LASF45:
 2911 0b90 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 2911      735F696E 
 2911      74657272 
 2911      75707473 
 2911      5F697063 
 2912              	.LASF95:
 2913 0bad 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 2913      735F696E 
 2913      74657272 
 2913      7570745F 
 2913      666D5F49 
 2914              	.LASF241:
 2915 0bc5 494E5452 		.ascii	"INTR_S_SET\000"
 2915      5F535F53 
 2915      455400
 2916              	.LASF306:
 2917 0bd0 72784275 		.ascii	"rxBufIdx\000"
 2917      66496478 
 2917      00
 2918              	.LASF114:
 2919 0bd9 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 2919      6D5F315F 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 118


 2919      696E7465 
 2919      72727570 
 2919      74735F36 
 2920              	.LASF141:
 2921 0bf3 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 2921      696E7465 
 2921      72727570 
 2921      74735F39 
 2921      5F495251 
 2922              	.LASF145:
 2923 0c09 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 2923      696E7465 
 2923      72727570 
 2923      74735F31 
 2923      335F4952 
 2924              	.LASF171:
 2925 0c20 75696E74 		.ascii	"uint8_t\000"
 2925      385F7400 
 2926              	.LASF303:
 2927 0c28 73746174 		.ascii	"status\000"
 2927      757300
 2928              	.LASF127:
 2929 0c2f 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 2929      6D5F315F 
 2929      696E7465 
 2929      72727570 
 2929      74735F31 
 2930              	.LASF313:
 2931 0c4a 696E7472 		.ascii	"intrSrc\000"
 2931      53726300 
 2932              	.LASF65:
 2933 0c52 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 2933      735F696E 
 2933      74657272 
 2933      75707473 
 2933      5F647730 
 2934              	.LASF29:
 2935 0c6e 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 2935      5F696E74 
 2935      65727275 
 2935      70745F6D 
 2935      63776474 
 2936              	.LASF27:
 2937 0c8a 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 2937      6D705F69 
 2937      6E746572 
 2937      72757074 
 2937      5F495251 
 2938              	.LASF40:
 2939 0ca0 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 2939      735F696E 
 2939      74657272 
 2939      75707473 
 2939      5F697063 
 2940              	.LASF111:
 2941 0cbc 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 2941      6D5F315F 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 119


 2941      696E7465 
 2941      72727570 
 2941      74735F33 
 2942              	.LASF128:
 2943 0cd6 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 2943      6D5F315F 
 2943      696E7465 
 2943      72727570 
 2943      74735F32 
 2944              	.LASF168:
 2945 0cf1 6C6F6E67 		.ascii	"long long int\000"
 2945      206C6F6E 
 2945      6720696E 
 2945      7400
 2946              	.LASF206:
 2947 0cff 44444654 		.ascii	"DDFT_CTRL\000"
 2947      5F435452 
 2947      4C00
 2948              	.LASF35:
 2949 0d09 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 2949      735F696E 
 2949      74657272 
 2949      75707473 
 2949      5F697063 
 2950              	.LASF0:
 2951 0d25 52657365 		.ascii	"Reset_IRQn\000"
 2951      745F4952 
 2951      516E00
 2952              	.LASF101:
 2953 0d30 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 2953      6D5F305F 
 2953      696E7465 
 2953      72727570 
 2953      74735F31 
 2954              	.LASF317:
 2955 0d4a 736C6176 		.ascii	"slaveSelect\000"
 2955      6553656C 
 2955      65637400 
 2956              	.LASF56:
 2957 0d56 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 2957      355F696E 
 2957      74657272 
 2957      7570745F 
 2957      4952516E 
 2958              	.LASF333:
 2959 0d6b 43595F45 		.ascii	"CY_EINK_SPIM_Interrupt\000"
 2959      494E4B5F 
 2959      5350494D 
 2959      5F496E74 
 2959      65727275 
 2960              	.LASF50:
 2961 0d82 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 2961      735F696E 
 2961      74657272 
 2961      75707473 
 2961      5F697063 
 2962              	.LASF105:
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 120


 2963 0d9f 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 2963      6D5F305F 
 2963      696E7465 
 2963      72727570 
 2963      74735F35 
 2964              	.LASF200:
 2965 0db9 55415254 		.ascii	"UART_FLOW_CTRL\000"
 2965      5F464C4F 
 2965      575F4354 
 2965      524C00
 2966              	.LASF293:
 2967 0dc8 656E6162 		.ascii	"enableWakeFromSleep\000"
 2967      6C655761 
 2967      6B654672 
 2967      6F6D536C 
 2967      65657000 
 2968              	.LASF4:
 2969 0ddc 42757346 		.ascii	"BusFault_IRQn\000"
 2969      61756C74 
 2969      5F495251 
 2969      6E00
 2970              	.LASF312:
 2971 0dea 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 2971      74635F73 
 2971      63625F73 
 2971      70695F63 
 2971      6F6E7465 
 2972              	.LASF133:
 2973 0e03 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 2973      696E7465 
 2973      72727570 
 2973      74735F31 
 2973      5F495251 
 2974              	.LASF153:
 2975 0e19 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 2975      696E7465 
 2975      72727570 
 2975      745F6869 
 2975      5F495251 
 2976              	.LASF332:
 2977 0e2f 433A5C55 		.ascii	"C:\\Users\\codyg\\git\\psoc6-realtime-processing\\B"
 2977      73657273 
 2977      5C636F64 
 2977      79675C67 
 2977      69745C70 
 2978 0e5d 4C455F52 		.ascii	"LE_RTC_IMU.cydsn\\CE218138_BLE_Thermometer_RTOS01.c"
 2978      54435F49 
 2978      4D552E63 
 2978      7964736E 
 2978      5C434532 
 2979 0e8f 7964736E 		.ascii	"ydsn\000"
 2979      00
 2980              	.LASF52:
 2981 0e94 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 2981      315F696E 
 2981      74657272 
 2981      7570745F 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 121


 2981      4952516E 
 2982              	.LASF119:
 2983 0ea9 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 2983      6D5F315F 
 2983      696E7465 
 2983      72727570 
 2983      74735F31 
 2984              	.LASF16:
 2985 0ec4 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 2985      5F696E74 
 2985      65727275 
 2985      7074735F 
 2985      6770696F 
 2986              	.LASF158:
 2987 0ee0 73686F72 		.ascii	"short int\000"
 2987      7420696E 
 2987      7400
 2988              	.LASF96:
 2989 0eea 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 2989      735F696E 
 2989      74657272 
 2989      75707473 
 2989      5F636D30 
 2990              	.LASF85:
 2991 0f0a 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 2991      735F696E 
 2991      74657272 
 2991      75707473 
 2991      5F647731 
 2992              	.LASF149:
 2993 0f26 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 2993      6F73735F 
 2993      696E7465 
 2993      72727570 
 2993      745F6932 
 2994              	.LASF63:
 2995 0f41 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 2995      735F696E 
 2995      74657272 
 2995      75707473 
 2995      5F647730 
 2996              	.LASF11:
 2997 0f5d 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 2997      5F696E74 
 2997      65727275 
 2997      7074735F 
 2997      6770696F 
 2998              	.LASF180:
 2999 0f79 49435052 		.ascii	"ICPR\000"
 2999      00
 3000              	.LASF72:
 3001 0f7e 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 3001      735F696E 
 3001      74657272 
 3001      75707473 
 3001      5F647730 
 3002              	.LASF250:
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 122


 3003 0f9b 494E5452 		.ascii	"INTR_RX\000"
 3003      5F525800 
 3004              	.LASF264:
 3005 0fa3 43595F53 		.ascii	"CY_SCB_SPI_TI_COINCIDES\000"
 3005      43425F53 
 3005      50495F54 
 3005      495F434F 
 3005      494E4349 
 3006              	.LASF86:
 3007 0fbb 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 3007      735F696E 
 3007      74657272 
 3007      75707473 
 3007      5F647731 
 3008              	.LASF106:
 3009 0fd8 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 3009      6D5F305F 
 3009      696E7465 
 3009      72727570 
 3009      74735F36 
 3010              	.LASF307:
 3011 0ff2 74784275 		.ascii	"txBuf\000"
 3011      6600
 3012              	.LASF116:
 3013 0ff8 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 3013      6D5F315F 
 3013      696E7465 
 3013      72727570 
 3013      74735F38 
 3014              	.LASF255:
 3015 1012 6C6F6E67 		.ascii	"long double\000"
 3015      20646F75 
 3015      626C6500 
 3016              	.LASF227:
 3017 101e 494E5452 		.ascii	"INTR_I2C_EC_MASK\000"
 3017      5F493243 
 3017      5F45435F 
 3017      4D41534B 
 3017      00
 3018              	.LASF321:
 3019 102f 4952516E 		.ascii	"IRQn\000"
 3019      00
 3020              	.LASF279:
 3021 1034 43595F53 		.ascii	"CY_SCB_SPI_ACTIVE_HIGH\000"
 3021      43425F53 
 3021      50495F41 
 3021      43544956 
 3021      455F4849 
 3022              	.LASF99:
 3023 104b 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 3023      735F696E 
 3023      74657272 
 3023      75707473 
 3023      5F636D34 
 3024              	.LASF58:
 3025 106b 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 3025      375F696E 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 123


 3025      74657272 
 3025      7570745F 
 3025      4952516E 
 3026              	.LASF138:
 3027 1080 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 3027      696E7465 
 3027      72727570 
 3027      74735F36 
 3027      5F495251 
 3028              	.LASF185:
 3029 1096 53544952 		.ascii	"STIR\000"
 3029      00
 3030              	.LASF283:
 3031 109b 73636C6B 		.ascii	"sclkMode\000"
 3031      4D6F6465 
 3031      00
 3032              	.LASF14:
 3033 10a4 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 3033      5F696E74 
 3033      65727275 
 3033      7074735F 
 3033      6770696F 
 3034              	.LASF232:
 3035 10c0 494E5452 		.ascii	"INTR_SPI_EC_MASK\000"
 3035      5F535049 
 3035      5F45435F 
 3035      4D41534B 
 3035      00
 3036              	.LASF42:
 3037 10d1 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 3037      735F696E 
 3037      74657272 
 3037      75707473 
 3037      5F697063 
 3038              	.LASF204:
 3039 10ed 4932435F 		.ascii	"I2C_S_CMD\000"
 3039      535F434D 
 3039      4400
 3040              	.LASF175:
 3041 10f7 52455345 		.ascii	"RESERVED0\000"
 3041      52564544 
 3041      3000
 3042              	.LASF195:
 3043 1101 52455345 		.ascii	"RESERVED1\000"
 3043      52564544 
 3043      3100
 3044              	.LASF179:
 3045 110b 52455345 		.ascii	"RESERVED2\000"
 3045      52564544 
 3045      3200
 3046              	.LASF181:
 3047 1115 52455345 		.ascii	"RESERVED3\000"
 3047      52564544 
 3047      3300
 3048              	.LASF183:
 3049 111f 52455345 		.ascii	"RESERVED4\000"
 3049      52564544 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 124


 3049      3400
 3050              	.LASF184:
 3051 1129 52455345 		.ascii	"RESERVED5\000"
 3051      52564544 
 3051      3500
 3052              	.LASF211:
 3053 1133 52455345 		.ascii	"RESERVED6\000"
 3053      52564544 
 3053      3600
 3054              	.LASF22:
 3055 113d 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 3055      5F696E74 
 3055      65727275 
 3055      7074735F 
 3055      6770696F 
 3056              	.LASF217:
 3057 115a 52455345 		.ascii	"RESERVED8\000"
 3057      52564544 
 3057      3800
 3058              	.LASF297:
 3059 1164 74784669 		.ascii	"txFifoIntEnableMask\000"
 3059      666F496E 
 3059      74456E61 
 3059      626C654D 
 3059      61736B00 
 3060              	.LASF165:
 3061 1178 6C6F6E67 		.ascii	"long int\000"
 3061      20696E74 
 3061      00
 3062              	.LASF91:
 3063 1181 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 3063      735F696E 
 3063      74657272 
 3063      75707473 
 3063      5F647731 
 3064              	.LASF202:
 3065 119e 4932435F 		.ascii	"I2C_STATUS\000"
 3065      53544154 
 3065      555300
 3066              	.LASF318:
 3067 11a9 43795F53 		.ascii	"Cy_SCB_SPI_SetActiveSlaveSelect\000"
 3067      43425F53 
 3067      50495F53 
 3067      65744163 
 3067      74697665 
 3068              	.LASF1:
 3069 11c9 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 3069      61736B61 
 3069      626C6549 
 3069      6E745F49 
 3069      52516E00 
 3070              	.LASF248:
 3071 11dd 494E5452 		.ascii	"INTR_TX_MASKED\000"
 3071      5F54585F 
 3071      4D41534B 
 3071      454400
 3072              	.LASF57:
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 125


 3073 11ec 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 3073      365F696E 
 3073      74657272 
 3073      7570745F 
 3073      4952516E 
 3074              	.LASF256:
 3075 1201 63686172 		.ascii	"char_t\000"
 3075      5F7400
 3076              	.LASF47:
 3077 1208 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 3077      735F696E 
 3077      74657272 
 3077      75707473 
 3077      5F697063 
 3078              	.LASF24:
 3079 1225 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 3079      5F696E74 
 3079      65727275 
 3079      7074735F 
 3079      6770696F 
 3080              	.LASF288:
 3081 1242 656E6162 		.ascii	"enableFreeRunSclk\000"
 3081      6C654672 
 3081      65655275 
 3081      6E53636C 
 3081      6B00
 3082              	.LASF319:
 3083 1254 43795F53 		.ascii	"Cy_SCB_SPI_Enable\000"
 3083      43425F53 
 3083      50495F45 
 3083      6E61626C 
 3083      6500
 3084              	.LASF245:
 3085 1266 494E5452 		.ascii	"INTR_TX\000"
 3085      5F545800 
 3086              	.LASF199:
 3087 126e 55415254 		.ascii	"UART_RX_STATUS\000"
 3087      5F52585F 
 3087      53544154 
 3087      555300
 3088              	.LASF18:
 3089 127d 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 3089      5F696E74 
 3089      65727275 
 3089      7074735F 
 3089      6770696F 
 3090              	.LASF273:
 3091 1299 43595F53 		.ascii	"CY_SCB_SPI_SLAVE_SELECT0\000"
 3091      43425F53 
 3091      50495F53 
 3091      4C415645 
 3091      5F53454C 
 3092              	.LASF274:
 3093 12b2 43595F53 		.ascii	"CY_SCB_SPI_SLAVE_SELECT1\000"
 3093      43425F53 
 3093      50495F53 
 3093      4C415645 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 126


 3093      5F53454C 
 3094              	.LASF275:
 3095 12cb 43595F53 		.ascii	"CY_SCB_SPI_SLAVE_SELECT2\000"
 3095      43425F53 
 3095      50495F53 
 3095      4C415645 
 3095      5F53454C 
 3096              	.LASF276:
 3097 12e4 43595F53 		.ascii	"CY_SCB_SPI_SLAVE_SELECT3\000"
 3097      43425F53 
 3097      50495F53 
 3097      4C415645 
 3097      5F53454C 
 3098              	.LASF152:
 3099 12fd 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 3099      5F696E74 
 3099      65727275 
 3099      70745F49 
 3099      52516E00 
 3100              	.LASF53:
 3101 1311 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 3101      325F696E 
 3101      74657272 
 3101      7570745F 
 3101      4952516E 
 3102              	.LASF187:
 3103 1326 4E564943 		.ascii	"NVIC_Type\000"
 3103      5F547970 
 3103      6500
 3104              	.LASF208:
 3105 1330 54585F46 		.ascii	"TX_FIFO_CTRL\000"
 3105      49464F5F 
 3105      4354524C 
 3105      00
 3106              	.LASF298:
 3107 133d 6D617374 		.ascii	"masterSlaveIntEnableMask\000"
 3107      6572536C 
 3107      61766549 
 3107      6E74456E 
 3107      61626C65 
 3108              	.LASF13:
 3109 1356 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 3109      5F696E74 
 3109      65727275 
 3109      7074735F 
 3109      6770696F 
 3110              	.LASF233:
 3111 1372 494E5452 		.ascii	"INTR_SPI_EC_MASKED\000"
 3111      5F535049 
 3111      5F45435F 
 3111      4D41534B 
 3111      454400
 3112              	.LASF74:
 3113 1385 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 3113      735F696E 
 3113      74657272 
 3113      75707473 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 127


 3113      5F647730 
 3114              	.LASF193:
 3115 13a2 5350495F 		.ascii	"SPI_CTRL\000"
 3115      4354524C 
 3115      00
 3116              	.LASF82:
 3117 13ab 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 3117      735F696E 
 3117      74657272 
 3117      75707473 
 3117      5F647731 
 3118              	.LASF130:
 3119 13c7 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 3119      6D5F315F 
 3119      696E7465 
 3119      72727570 
 3119      74735F32 
 3120              	.LASF302:
 3121 13e2 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 3121      74635F73 
 3121      63625F73 
 3121      70695F63 
 3121      6F6E7465 
 3122              	.LASF212:
 3123 13f9 52585F43 		.ascii	"RX_CTRL\000"
 3123      54524C00 
 3124              	.LASF60:
 3125 1401 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 3125      735F696E 
 3125      74657272 
 3125      75707473 
 3125      5F647730 
 3126              	.LASF314:
 3127 141d 696E7472 		.ascii	"intrPriority\000"
 3127      5072696F 
 3127      72697479 
 3127      00
 3128              	.LASF144:
 3129 142a 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 3129      696E7465 
 3129      72727570 
 3129      74735F31 
 3129      325F4952 
 3130              	.LASF9:
 3131 1441 53797354 		.ascii	"SysTick_IRQn\000"
 3131      69636B5F 
 3131      4952516E 
 3131      00
 3132              	.LASF201:
 3133 144e 4932435F 		.ascii	"I2C_CTRL\000"
 3133      4354524C 
 3133      00
 3134              	.LASF186:
 3135 1457 73697A65 		.ascii	"sizetype\000"
 3135      74797065 
 3135      00
 3136              	.LASF77:
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 128


 3137 1460 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 3137      735F696E 
 3137      74657272 
 3137      75707473 
 3137      5F647731 
 3138              	.LASF167:
 3139 147c 6C6F6E67 		.ascii	"long unsigned int\000"
 3139      20756E73 
 3139      69676E65 
 3139      6420696E 
 3139      7400
 3140              	.LASF103:
 3141 148e 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 3141      6D5F305F 
 3141      696E7465 
 3141      72727570 
 3141      74735F33 
 3142              	.LASF291:
 3143 14a8 656E6162 		.ascii	"enableTransferSeperation\000"
 3143      6C655472 
 3143      616E7366 
 3143      65725365 
 3143      70657261 
 3144              	.LASF235:
 3145 14c1 494E5452 		.ascii	"INTR_M\000"
 3145      5F4D00
 3146              	.LASF240:
 3147 14c8 494E5452 		.ascii	"INTR_S\000"
 3147      5F5300
 3148              	.LASF172:
 3149 14cf 696E7433 		.ascii	"int32_t\000"
 3149      325F7400 
 3150              	.LASF277:
 3151 14d7 63795F65 		.ascii	"cy_en_scb_spi_slave_select_t\000"
 3151      6E5F7363 
 3151      625F7370 
 3151      695F736C 
 3151      6176655F 
 3152              	.LASF237:
 3153 14f4 494E5452 		.ascii	"INTR_M_MASK\000"
 3153      5F4D5F4D 
 3153      41534B00 
 3154              	.LASF113:
 3155 1500 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 3155      6D5F315F 
 3155      696E7465 
 3155      72727570 
 3155      74735F35 
 3156              	.LASF140:
 3157 151a 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3157      696E7465 
 3157      72727570 
 3157      74735F38 
 3157      5F495251 
 3158              	.LASF296:
 3159 1530 74784669 		.ascii	"txFifoTriggerLevel\000"
 3159      666F5472 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 129


 3159      69676765 
 3159      724C6576 
 3159      656C00
 3160              	.LASF194:
 3161 1543 5350495F 		.ascii	"SPI_STATUS\000"
 3161      53544154 
 3161      555300
 3162              	.LASF126:
 3163 154e 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 3163      6D5F315F 
 3163      696E7465 
 3163      72727570 
 3163      74735F31 
 3164              	.LASF7:
 3165 1569 44656275 		.ascii	"DebugMonitor_IRQn\000"
 3165      674D6F6E 
 3165      69746F72 
 3165      5F495251 
 3165      6E00
 3166              	.LASF269:
 3167 157b 43595F53 		.ascii	"CY_SCB_SPI_CPHA0_CPOL1\000"
 3167      43425F53 
 3167      50495F43 
 3167      50484130 
 3167      5F43504F 
 3168              	.LASF5:
 3169 1592 55736167 		.ascii	"UsageFault_IRQn\000"
 3169      65466175 
 3169      6C745F49 
 3169      52516E00 
 3170              	.LASF108:
 3171 15a2 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 3171      6D5F315F 
 3171      696E7465 
 3171      72727570 
 3171      74735F30 
 3172              	.LASF135:
 3173 15bc 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 3173      696E7465 
 3173      72727570 
 3173      74735F33 
 3173      5F495251 
 3174              	.LASF162:
 3175 15d2 756E7369 		.ascii	"unsigned char\000"
 3175      676E6564 
 3175      20636861 
 3175      7200
 3176              	.LASF262:
 3177 15e0 63795F65 		.ascii	"cy_en_scb_spi_mode_t\000"
 3177      6E5F7363 
 3177      625F7370 
 3177      695F6D6F 
 3177      64655F74 
 3178              	.LASF166:
 3179 15f5 5F5F7569 		.ascii	"__uint32_t\000"
 3179      6E743332 
 3179      5F7400
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 130


 3180              	.LASF121:
 3181 1600 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 3181      6D5F315F 
 3181      696E7465 
 3181      72727570 
 3181      74735F31 
 3182              	.LASF39:
 3183 161b 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3183      735F696E 
 3183      74657272 
 3183      75707473 
 3183      5F697063 
 3184              	.LASF104:
 3185 1637 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 3185      6D5F305F 
 3185      696E7465 
 3185      72727570 
 3185      74735F34 
 3186              	.LASF222:
 3187 1651 52455345 		.ascii	"RESERVED10\000"
 3187      52564544 
 3187      313000
 3188              	.LASF224:
 3189 165c 52455345 		.ascii	"RESERVED11\000"
 3189      52564544 
 3189      313100
 3190              	.LASF226:
 3191 1667 52455345 		.ascii	"RESERVED12\000"
 3191      52564544 
 3191      313200
 3192              	.LASF229:
 3193 1672 52455345 		.ascii	"RESERVED13\000"
 3193      52564544 
 3193      313300
 3194              	.LASF231:
 3195 167d 52455345 		.ascii	"RESERVED14\000"
 3195      52564544 
 3195      313400
 3196              	.LASF234:
 3197 1688 52455345 		.ascii	"RESERVED15\000"
 3197      52564544 
 3197      313500
 3198              	.LASF239:
 3199 1693 52455345 		.ascii	"RESERVED16\000"
 3199      52564544 
 3199      313600
 3200              	.LASF244:
 3201 169e 52455345 		.ascii	"RESERVED17\000"
 3201      52564544 
 3201      313700
 3202              	.LASF249:
 3203 16a9 52455345 		.ascii	"RESERVED18\000"
 3203      52564544 
 3203      313800
 3204              	.LASF176:
 3205 16b4 49434552 		.ascii	"ICER\000"
 3205      00
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 131


 3206              	.LASF300:
 3207 16b9 63795F73 		.ascii	"cy_stc_scb_spi_config_t\000"
 3207      74635F73 
 3207      63625F73 
 3207      70695F63 
 3207      6F6E6669 
 3208              	.LASF182:
 3209 16d1 49414252 		.ascii	"IABR\000"
 3209      00
 3210              	.LASF210:
 3211 16d6 54585F46 		.ascii	"TX_FIFO_WR\000"
 3211      49464F5F 
 3211      575200
 3212              	.LASF328:
 3213 16e1 43795F53 		.ascii	"Cy_SCB_SPI_Init\000"
 3213      43425F53 
 3213      50495F49 
 3213      6E697400 
 3214              	.LASF26:
 3215 16f1 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 3215      5F696E74 
 3215      65727275 
 3215      70745F76 
 3215      64645F49 
 3216              	.LASF161:
 3217 1709 5F5F7569 		.ascii	"__uint8_t\000"
 3217      6E74385F 
 3217      7400
 3218              	.LASF49:
 3219 1713 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 3219      735F696E 
 3219      74657272 
 3219      75707473 
 3219      5F697063 
 3220              	.LASF278:
 3221 1730 43595F53 		.ascii	"CY_SCB_SPI_ACTIVE_LOW\000"
 3221      43425F53 
 3221      50495F41 
 3221      43544956 
 3221      455F4C4F 
 3222              	.LASF265:
 3223 1746 43595F53 		.ascii	"CY_SCB_SPI_NATIONAL\000"
 3223      43425F53 
 3223      50495F4E 
 3223      4154494F 
 3223      4E414C00 
 3224              	.LASF207:
 3225 175a 54585F43 		.ascii	"TX_CTRL\000"
 3225      54524C00 
 3226              	.LASF68:
 3227 1762 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 3227      735F696E 
 3227      74657272 
 3227      75707473 
 3227      5F647730 
 3228              	.LASF281:
 3229 177e 7370694D 		.ascii	"spiMode\000"
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 132


 3229      6F646500 
 3230              	.LASF2:
 3231 1786 48617264 		.ascii	"HardFault_IRQn\000"
 3231      4661756C 
 3231      745F4952 
 3231      516E00
 3232              	.LASF159:
 3233 1795 7369676E 		.ascii	"signed char\000"
 3233      65642063 
 3233      68617200 
 3234              	.LASF148:
 3235 17a1 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 3235      5F696E74 
 3235      65727275 
 3235      70745F73 
 3235      61725F49 
 3236              	.LASF132:
 3237 17b9 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 3237      696E7465 
 3237      72727570 
 3237      74735F30 
 3237      5F495251 
 3238              	.LASF196:
 3239 17cf 55415254 		.ascii	"UART_CTRL\000"
 3239      5F435452 
 3239      4C00
 3240              	.LASF163:
 3241 17d9 73686F72 		.ascii	"short unsigned int\000"
 3241      7420756E 
 3241      7369676E 
 3241      65642069 
 3241      6E7400
 3242              	.LASF252:
 3243 17ec 494E5452 		.ascii	"INTR_RX_MASK\000"
 3243      5F52585F 
 3243      4D41534B 
 3243      00
 3244              	.LASF190:
 3245 17f9 434D445F 		.ascii	"CMD_RESP_CTRL\000"
 3245      52455350 
 3245      5F435452 
 3245      4C00
 3246              	.LASF15:
 3247 1807 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 3247      5F696E74 
 3247      65727275 
 3247      7074735F 
 3247      6770696F 
 3248              	.LASF44:
 3249 1823 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 3249      735F696E 
 3249      74657272 
 3249      75707473 
 3249      5F697063 
 3250              	.LASF268:
 3251 183f 43595F53 		.ascii	"CY_SCB_SPI_CPHA0_CPOL0\000"
 3251      43425F53 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 133


 3251      50495F43 
 3251      50484130 
 3251      5F43504F 
 3252              	.LASF178:
 3253 1856 49535052 		.ascii	"ISPR\000"
 3253      00
 3254              	.LASF59:
 3255 185b 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 3255      696E7465 
 3255      72727570 
 3255      745F4952 
 3255      516E00
 3256              	.LASF311:
 3257 186e 696E6974 		.ascii	"initKey\000"
 3257      4B657900 
 3258              	.LASF93:
 3259 1876 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 3259      735F696E 
 3259      74657272 
 3259      75707473 
 3259      5F666175 
 3260              	.LASF259:
 3261 1894 646F7562 		.ascii	"double\000"
 3261      6C6500
 3262              	.LASF10:
 3263 189b 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 3263      5F696E74 
 3263      65727275 
 3263      7074735F 
 3263      6770696F 
 3264              	.LASF251:
 3265 18b7 494E5452 		.ascii	"INTR_RX_SET\000"
 3265      5F52585F 
 3265      53455400 
 3266              	.LASF286:
 3267 18c3 74784461 		.ascii	"txDataWidth\000"
 3267      74615769 
 3267      64746800 
 3268              	.LASF71:
 3269 18cf 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 3269      735F696E 
 3269      74657272 
 3269      75707473 
 3269      5F647730 
 3270              	.LASF189:
 3271 18ec 53544154 		.ascii	"STATUS\000"
 3271      555300
 3272              	.LASF79:
 3273 18f3 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 3273      735F696E 
 3273      74657272 
 3273      75707473 
 3273      5F647731 
 3274              	.LASF267:
 3275 190f 63795F65 		.ascii	"cy_en_scb_spi_sub_mode_t\000"
 3275      6E5F7363 
 3275      625F7370 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 134


 3275      695F7375 
 3275      625F6D6F 
 3276              	.LASF215:
 3277 1928 52455345 		.ascii	"RESERVED7\000"
 3277      52564544 
 3277      3700
 3278              	.LASF31:
 3279 1932 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 3279      5F696E74 
 3279      65727275 
 3279      70745F62 
 3279      61636B75 
 3280              	.LASF220:
 3281 194d 52455345 		.ascii	"RESERVED9\000"
 3281      52564544 
 3281      3900
 3282              	.LASF118:
 3283 1957 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 3283      6D5F315F 
 3283      696E7465 
 3283      72727570 
 3283      74735F31 
 3284              	.LASF331:
 3285 1972 47656E65 		.ascii	"Generated_Source\\PSoC6\\CY_EINK_SPIM.c\000"
 3285      72617465 
 3285      645F536F 
 3285      75726365 
 3285      5C50536F 
 3286              	.LASF218:
 3287 1998 52585F46 		.ascii	"RX_FIFO_RD\000"
 3287      49464F5F 
 3287      524400
 3288              	.LASF94:
 3289 19a3 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 3289      735F696E 
 3289      74657272 
 3289      7570745F 
 3289      63727970 
 3290              	.LASF295:
 3291 19bf 72784669 		.ascii	"rxFifoIntEnableMask\000"
 3291      666F496E 
 3291      74456E61 
 3291      626C654D 
 3291      61736B00 
 3292              	.LASF100:
 3293 19d3 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 3293      6D5F305F 
 3293      696E7465 
 3293      72727570 
 3293      74735F30 
 3294              	.LASF38:
 3295 19ed 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 3295      735F696E 
 3295      74657272 
 3295      75707473 
 3295      5F697063 
 3296              	.LASF253:
ARM GAS  C:\Users\codyg\AppData\Local\Temp\cc6TVjXy.s 			page 135


 3297 1a09 494E5452 		.ascii	"INTR_RX_MASKED\000"
 3297      5F52585F 
 3297      4D41534B 
 3297      454400
 3298              	.LASF305:
 3299 1a18 72784275 		.ascii	"rxBufSize\000"
 3299      6653697A 
 3299      6500
 3300              	.LASF188:
 3301 1a22 4354524C 		.ascii	"CTRL\000"
 3301      00
 3302              	.LASF98:
 3303 1a27 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 3303      735F696E 
 3303      74657272 
 3303      75707473 
 3303      5F636D34 
 3304              	.LASF110:
 3305 1a47 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 3305      6D5F315F 
 3305      696E7465 
 3305      72727570 
 3305      74735F32 
 3306              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
