vendor_name = ModelSim
source_file = 1, C:/Users/matsa/OneDrive/Desktop/Quartus2ndProject/alu.vhd
source_file = 1, C:/Users/matsa/OneDrive/Desktop/Quartus2ndProject/components.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/matsa/OneDrive/Desktop/Quartus2ndProject/db/alu.cbx.xml
design_name = alu
instance = comp, \cin~I\, cin, alu, 1
instance = comp, \b~I\, b, alu, 1
instance = comp, \a~I\, a, alu, 1
instance = comp, \s3|cout~0\, s3|cout~0, alu, 1
instance = comp, \s[0]~I\, s[0], alu, 1
instance = comp, \s[1]~I\, s[1], alu, 1
instance = comp, \s4|Mux0~0\, s4|Mux0~0, alu, 1
instance = comp, \s4|Mux0~1\, s4|Mux0~1, alu, 1
instance = comp, \cout~I\, cout, alu, 1
instance = comp, \res~I\, res, alu, 1
