http://scholar.google.com/scholar?hl=en&q=Rawan+Abdel-Khalek+and+Valeria+Bertacco.+2012.+Functional+post-silicon+diagnosis+and+debug+for+networks-on-chip.+In+Proceedings+of+the+IEEE%2FACM+International+Conference+on+Computer-Aided+Design+%28ICCAD%E2%80%9912%29.+ACM%2C+557%2D%2D563+10.1145%2F2429384.2429506+
http://scholar.google.com/scholar?hl=en&q=Rawan+Abdel-Khalek+and+Valeria+Bertacco.+2014.+DiAMOND%3A+Distributed+alteration+of+messages+for+on-chip+network+debug.+In+Proceedings+of+the+8th+IEEE%2FACM+International+Symposium+on+Networks-on-Chip+%28NoCS%E2%80%9914%29.+IEEE%2C+127%2D%2D134.
http://scholar.google.com/scholar?hl=en&q=Allon+Adir%2C+Eli+Almog%2C+Laurent+Fournier%2C+Eitan+Marcus%2C+Michal+Rimon%2C+Michael+Vinov%2C+and+Avi+Ziv.+2004.+Genesys-pro%3A+Innovations+in+test+program+generation+for+functional+processor+verification.+IEEE+Des.+Test+Comput.+21%2C+2+%28Mar.+2004%29%2C+84%2D%2D93.+10.1109%2FMDT.2004.1277900+
http://scholar.google.com/scholar?hl=en&q=Allon+Adir%2C+Maxim+Golubev%2C+Shimon+Landa%2C+Amir+Nahir%2C+Gil+Shurek%2C+Vitali+Sokhin%2C+and+Avi+Ziv.+2011.+Threadmill%3A+A+post-silicon+exerciser+for+multi-threaded+processors.+In+Proceedings+of+the+48th+Design+Automation+Conference+%28DAC%E2%80%9911%29.+ACM%2C+860%2D%2D865.+10.1145%2F2024724.2024916+
http://scholar.google.com/scholar?hl=en&q=Allon+Adir%2C+Amir+Nahir%2C+Gil+Shurek%2C+Avi+Ziv%2C+Charles+Meissner%2C+and+John+Schumann.+2011.+Leveraging+pre-silicon+verification+resources+for+the+post-silicon+validation+of+the+IBM+POWER7+processor.+In+Proceedings+of+the+48th+ACM%2FEDAC%2FIEEE+Design+Automation+Conference+%28DAC%E2%80%9911%29.+IEEE%2C+569%2D%2D574.+10.1145%2F2024724.2024856+
http://scholar.google.com/scholar?hl=en&q=Allon+Adir%2C+Amir+Nahir%2C+and+Avi+Ziv.+2012.+Concurrent+generation+of+concurrent+programs+for+post-silicon+validation.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+31%2C+8+%282012%29%2C+1297%2D%2D1302.+10.1109%2FTCAD.2012.2189394+
http://scholar.google.com/scholar?hl=en&q=Allon+Adir%2C+Amir+Nahir%2C+Avi+Ziv%2C+Charles+Meissner%2C+and+John+Schumann.+2010.+Reaching+coverage+closure+in+post-silicon+validation.+In+Proceedings+of+the+Haifa+Verification+Conference.+Springer%2C+60%2D%2D75.
http://scholar.google.com/scholar?hl=en&q=Khalid+Aljasser+and+Peter+Schachte.+2009.+ParaAJ%3A+Toward+reusable+and+maintainable+aspect+oriented+programs.+In+Proceedings+of+the+32nd+Australasian+Conference+on+Computer+Science%2C+Vol.+91.+Australian+Computer+Society%2C+Inc.%2C+65%2D%2D74.
http://scholar.google.com/scholar?hl=en&q=AMD.+2009.+Revision+Guide+for+AMD+Athlon+64+and+AMD+Opteron+Processors.+Retrieved+from+http%3A%2F%2Fsupport.amd.com%2FTechDocs%2F25759.pdf.
http://scholar.google.com/scholar?hl=en&q=AnandTech.+2008.+AMD%E2%80%99s+B3+Stepping+Phenom+Previewed%2C+TLB+Hardware+Fix+Tested.+Retrieved+from+http%3A%2F%2Fwww.anandtech.com%2Fshow%2F2477%2F2.
http://scholar.google.com/scholar?hl=en&q=Ehab+Anis+and+Nicola+Nicolici.+2007.+Interactive+presentation%3A+Low+cost+debug+architecture+using+lossy+compression+for+silicon+debug.+In+Proceedings+of+the+Conference+on+Design%2C+Automation+and+Test+in+Europe.+EDA+Consortium%2C+225%2D%2D230.
http://scholar.google.com/scholar?hl=en&q=Amin+Ansari%2C+Shuguang+Feng%2C+Shantanu+Gupta%2C+and+Scott+Mahlke.+2010.+Necromancer%3A+Enhancing+system+throughput+by+animating+dead+cores.+ACM+SIGARCH+Comput.+Arch.+News.+38%2C+3+%28Jun.+2010%29%2C+473%2D%2D484.+10.1145%2F1816038.1816024+
http://scholar.google.com/scholar?hl=en&q=Todd+M.+Austin.+2000.+DIVA%3A+A+dynamic+approach+to+microprocessor+verification.+J.+Instr.-Level+Parallel.+2%2C+5+%28May+2000%29%2C+1%2D%2D26.
http://scholar.google.com/scholar?hl=en&q=Kyle+Balston%2C+Mehdi+Karimibiuki%2C+Alan+J.+Hu%2C+Alexander+Ivanov%2C+and+Steven+J.+E.+Wilton.+2013.+Post-silicon+code+coverage+for+multiprocessor+system-on-chip+designs.+IEEE+Trans.+Comput.+62%2C+2+%28Feb.+2013%29%2C+242%2D%2D246.+10.1109%2FTC.2012.163+
http://scholar.google.com/scholar?hl=en&q=Shibdas+Bandyopadhyay.+2004.+A+Study+on+Performance+Monitoring+Counters+in+x86-architecture.+Indian+Statistical+Institute.
http://scholar.google.com/scholar?hl=en&q=Kaustav+Basu+and+Prabhat+Mishra.+2013.+RATS%3A+Restoration-aware+trace+signal+selection+for+post-silicon+validation.+IEEE+Trans.+VLSI+Syst.+21%2C+4+%28Apr.+2013%29%2C+605%2D%2D613.+10.1109%2FTVLSI.2012.2192457+
http://scholar.google.com/scholar?hl=en&q=Kaustav+Basu%2C+Prabhat+Mishra%2C+Prabir+Patra%2C+Amir+Nahir%2C+and+Alon+Adir.+2013.+Dynamic+selection+of+trace+signals+for+post-silicon+debug.+In+Proceedings+of+the+14th+International+Workshop+on+Microprocessor+Test+and+Verification+%28MTV%E2%80%9913%29.+IEEE%2C+62%2D%2D67.+10.1109%2FMTV.2013.13+
http://scholar.google.com/scholar?hl=en&q=Valeria+Bertacco.+2010.+Post-silicon+debugging+for+multi-core+designs.+In+Proceedings+of+the+15th+Asia+and+South+Pacific+Design+Automation+Conference+%28ASP-DAC%E2%80%9910%29.+IEEE%2C+255%2D%2D258.+10.1109%2FASPDAC.2010.5419885
http://scholar.google.com/scholar?hl=en&q=Jayanta+Bhadra%2C+Magdy+S.+Abadir%2C+Li-C.+Wang%2C+and+Sandip+Ray.+2007.+A+survey+of+hybrid+techniques+for+functional+verification.+IEEE+Des.+Test+Comput.+2+%28Jun.+2007%29%2C+112%2D%2D122.+10.1109%2FMDT.2007.30+
http://scholar.google.com/scholar?hl=en&q=Geoffrey+Blake%2C+Ronald+G.+Dreslinski%2C+and+Trevor+Mudge.+2009.+A+survey+of+multicore+processors.+IEEE+Sign.+Process.+Mag.+26%2C+6+%282009%29%2C+26%2D%2D37.+10.1109%2FMSP.2009.934110
http://scholar.google.com/scholar?hl=en&q=Harry+Bleeker%2C+Peter+van+Den+Eijnden%2C+and+Frans+de+Jong.+2011.+Boundary-scan+Test%3A+A+Practical+Approach.+Springer+Science+8+Business+Media.
http://scholar.google.com/scholar?hl=en&q=Tommy+Bojan%2C+Manuel+Aguilar+Arreola%2C+Eran+Shlomo%2C+and+Tal+Shachar.+2007.+Functional+coverage+measurements+and+results+in+post-Silicon+validation+of+Core+2+duo+family.+In+Proceedings+of+the+IEEE+International+High+Level+Design+Validation+and+Test+Workshop+%28HLVDT%E2%80%9907%29.+IEEE%2C+145%2D%2D150.+10.1109%2FHLDVT.2007.4392804+
http://scholar.google.com/scholar?hl=en&q=Keith+A.+Bowman%2C+James+W.+Tschanz%2C+Shih-Lien+L.+Lu%2C+Paolo+A.+Aseron%2C+Muhammad+M.+Khellah%2C+Arijit+Raychowdhury%2C+Bibiche+M.+Geuskens%2C+Carlos+Tokunaga%2C+Chris+B.+Wilkerson%2C+and+Tanay+Karnik.+2011.+A+45+nm+resilient+microprocessor+core+for+dynamic+variation+tolerance.+IEEE+J.+Solid-State+Circ.+46%2C+1+%282011%29%2C+194%2D%2D208.+10.1109%2FJSSC.2010.2089657
http://scholar.google.com/scholar?hl=en&q=Shirley+Browne%2C+Jack+Dongarra%2C+Nathan+Garner%2C+George+Ho%2C+and+Philip+Mucci.+2000.+A+portable+programming+interface+for+performance+evaluation+on+modern+processors.+Int.+J.+High+Perf.+Comput.+Appl.+14%2C+3+%28Aug.+2000%29%2C+189%2D%2D204.+10.1177%2F109434200001400303+
http://scholar.google.com/scholar?hl=en&q=Randal+E.+Bryant+and+James+H.+Kukula.+2003.+Formal+methods+for+functional+verification.+In+The+Best+of+ICCAD.+Springer%2C+3%2D%2D15.+10.1007%2F978-1-4615-0292-0_1
http://scholar.google.com/scholar?hl=en&q=Ajay+Chandramouly%2C+Ravindra+Narkhede%2C+Vijay+Mungara%2C+Guillermo+Rueda%2C+and+Asoka+Diggs.+2013.+Reducing+Client+Incidents+Through+Big+Data+Predictive+Analytics.+Intel+WhitePaper.+Retrieved+from+http%3A%2F%2Fwww.intel.in%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fwhite-papers%2Freducing-client-incidents-through-big-data-predictive-analytics.pdf.
http://scholar.google.com/scholar?hl=en&q=Chung-Ho+Chen%2C+Chih-Kai+Wei%2C+Tai-Hua+Lu%2C+and+Hsun-Wei+Gao.+2007.+Software-based+self-testing+with+multiple-level+abstractions+for+soft+processor+cores.+IEEE+Trans.+VLSI+Syst.+15%2C+5+%28May+2007%29%2C+505%2D%2D517.+10.1109%2FTVLSI.2007.893650+
http://scholar.google.com/scholar?hl=en&q=Li+Chen%2C+Srivaths+Ravi%2C+Anand+Raghunathan%2C+and+Sujit+Dey.+2003.+A+scalable+software-based+self-test+methodology+for+programmable+processors.+In+Proceedings+of+the+40th+Annual+Design+Automation+Conference.+ACM%2C+548%2D%2D553.+10.1145%2F775832.775973+
http://scholar.google.com/scholar?hl=en&q=Edmund+M.+Clarke%2C+E.+Allen+Emerson%2C+and+A.+Prasad+Sistla.+1986.+Automatic+verification+of+finite-state+concurrent+systems+using+temporal+logic+specifications.+ACM+Trans.+Program.+Lang.+Syst.+8%2C+2+%28Apr.+1986%29%2C+244%2D%2D263.+10.1145%2F5397.5399+
http://scholar.google.com/scholar?hl=en&q=Edmund+M.+Clarke%2C+Orna+Grumberg%2C+and+Doron+Peled.+2000.+Model+Checking.+MIT+Press.
http://scholar.google.com/scholar?hl=en&q=Tim+Coe.+1995.+Inside+the+Pentium-FDIV+Bug.+Dr.+Dobbs+J.+20%2C+4+%28Apr.+1995%29%2C+129.
http://scholar.google.com/scholar?hl=en&q=R.+Collett.+2004.+IC%2FASIC+Functional+Verification+Study.+Industry+Report+from+Collett+International+Research+%282004%29%2C+34.
http://scholar.google.com/scholar?hl=en&q=Kypros+Constantinides%2C+Onur+Mutlu%2C+Todd+Austin%2C+and+Valeria+Bertacco.+2007.+Software-based+online+detection+of+hardware+defects+mechanisms%2C+architectural+support%2C+and+evaluation.+In+Proceedings+of+the+40th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture.+IEEE%2C+97%2D%2D108.+10.1109%2FMICRO.2007.34+
http://scholar.google.com/scholar?hl=en&q=Flavio+M.+De+Paula%2C+Alan+J.+Hu%2C+and+Amir+Nahir.+2012.+nuTAB-BackSpace%3A+Rewriting+to+normalize+non-determinism+in+post-silicon+debug+traces.+In+Proceedings+of+the+International+Conference+on+Computer+Aided+Verification.+513%2D%2D531.+10.1007%2F978-3-642-31424-7_37+
http://scholar.google.com/scholar?hl=en&q=Flavio+M.+De+Paula%2C+Amir+Nahir%2C+Ziv+Nevo%2C+Avigail+Orni%2C+and+Alan+J.+Hu.+2011.+TAB-BackSpace%3A+Unlimited-length+trace+buffers+with+zero+additional+on-chip+overhead.+In+Proceedings+of+the+48th+Design+Automation+Conference.+ACM%2C+411%2D%2D416.+10.1145%2F2024724.2024821+
http://scholar.google.com/scholar?hl=en&q=Andrew+DeOrio%2C+Adam+Bauserman%2C+and+Valeria+Bertacco.+2007.+Chico%3A+An+on-chip+hardware+checker+for+pipeline+control+logic.+In+Proceedings+of+the+8th+International+Workshop+on+Test+and+Verification+%28MTV%E2%80%9907%29.+IEEE%2C+91%2D%2D97.
http://scholar.google.com/scholar?hl=en&q=Andrew+DeOrio%2C+Adam+Bauserman%2C+and+Valeria+Bertacco.+2008.+Post-silicon+verification+for+cache+coherence.+In+Proceedings+of+the+IEEE+International+Conference+on+Computer+Design+%28ICCD%E2%80%9908%29.+IEEE%2C+348%2D%2D355.+10.1109%2FICCD.2008.4751884
http://scholar.google.com/scholar?hl=en&q=Andrew+DeOrio%2C+Qingkun+Li%2C+Matthew+Burgess%2C+and+Valeria+Bertacco.+2013.+Machine+learning-based+anomaly+detection+for+post-silicon+bug+diagnosis.+In+Proceedings+of+the+Conference+on+Design%2C+Automation+and+Test+in+Europe.+EDA+Consortium%2C+491%2D%2D496.+10.7873%2FDATE.2013.112
http://scholar.google.com/scholar?hl=en&q=Andrew+DeOrio%2C+Ilya+Wagner%2C+and+Valeria+Bertacco.+2009.+Dacota%3A+Post-silicon+validation+of+the+memory+subsystem+in+multi-core+designs.+In+Proceedings+of+the+IEEE+15th+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9909%29.+IEEE%2C+405%2D%2D416.
http://scholar.google.com/scholar?hl=en&q=Saurabh+Dighe%2C+Sriram+Vangal%2C+Nitin+Borkar%2C+and+Shekhar+Borkar.+2009.+Lessons+learned+from+the+80-core+tera-scale+research+processor.+Intel+Technol.+J.+13%2C+4+%282009%29%2C+1%2D%2D15.
http://scholar.google.com/scholar?hl=en&q=Saurabh+Dighe%2C+Sriram+R.+Vangal%2C+Paolo+Aseron%2C+Shasi+Kumar%2C+Tiju+Jacob%2C+Keith+A.+Bowman%2C+Jason+Howard%2C+James+Tschanz%2C+Vasantha+Erraguntla%2C+Nitin+Borkar%2C+and+others.+2011.+Within-die+variation-aware+dynamic-voltage-frequency-scaling+with+optimal+core+allocation+and+thread+hopping+for+the+80-core+teraflops+processor.+IEEE+J.+Solid-State+Circ.+46%2C+1+%282011%29%2C+184%2D%2D193.+10.1109%2FJSSC.2010.2080550
http://scholar.google.com/scholar?hl=en&q=Jack+Dongarra%2C+Kevin+London%2C+Shirley+Moore%2C+Phil+Mucci%2C+and+Dan+Terpstra.+2001.+Using+PAPI+for+hardware+performance+monitoring+on+Linux+systems.+In+Proceedings+of+the+International+Conference+on+Linux+Clusters%3A+The+HPC+Revolution.+25%2D%2D27.
http://scholar.google.com/scholar?hl=en&q=ExtremeTech.+2016.+Skylake+bug+causes+Intel+chips+to+freeze+under+%E2%80%98complex+workloads%E2%80%99.+Retrieved+from+https%3A%2F%2Fwww.extremetech.com%2Fcomputing%2F220953-skylake-bug-causes-intel-chips-to-freeze-in-complex-workloads.
http://scholar.google.com/scholar?hl=en&q=Moty+Fania%2C+Parviz+Peiravi%2C+Ajay+Chandramouly%2C+and+Chandhu+Yalla.+2013.+Predictive+Analytics+and+Interactive+Queries+on+Big+Data.+Intel.+Retrieved+from+https%3A%2F%2Fsoftware.intel.com%2Fsites%2Fdefault%2Ffiles%2Farticle%2F486302%2Fra-predictive-analytics-and-interactive-queries-on-big-data.pdf.
http://scholar.google.com/scholar?hl=en&q=Harry+D.+Foster.+2015.+Trends+in+functional+verification%3A+A+2014+industry+study.+In+Proceedings+of+the+Design+Automation+Conference+%28DAC%E2%80%9915%29.+IEEE%2C+1%2D%2D6.
http://scholar.google.com/scholar?hl=en&q=Laurent+Fournier%2C+Yaron+Arbetman%2C+and+Moshe+Levinger.+1991.+Functional+verification+methodology+for+microprocessors+using+the+genesys+test-program+generator.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe+Conference+and+Exhibition.+IEEE%2C+434%2D%2D441.
http://scholar.google.com/scholar?hl=en&q=Nikos+Foutris%2C+Mihalis+Psarakis%2C+Dimitris+Gizopoulos%2C+Andreas+Apostolakis%2C+Xavier+Vera%2C+and+Antonio+Gonz%C3%A1lez.+2010.+MT-SBST%3A+Self-test+optimization+in+multithreaded+multicore+architectures.+In+Proceedings+of+the+IEEE+International+Test+Conference+%28ITC%E2%80%9910%29.+IEEE%2C+1%2D%2D10.
http://scholar.google.com/scholar?hl=en&q=Daniel+D.+Gajski%2C+Samar+Abdi%2C+Andreas+Gerstlauer%2C+and+Gunar+Schirner.+2009.+Embedded+System+Design%3A+Modeling%2C+Synthesis+and+Verification.+Springer+Science+8+Business+Media.
http://scholar.google.com/scholar?hl=en&q=Alok+Garg+and+Michael+C.+Huang.+2008.+A+performance-correctness+explicitly-decoupled+architecture.+In+Proceedings+of+the+41st+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO-41%29.+IEEE%2C+306%2D%2D317.+10.1109%2FMICRO.2008.4771800+
http://scholar.google.com/scholar?hl=en&q=Amir+Masoud+Gharehbaghi+and+Masahiro+Fujita.+2012.+Transaction-based+post-silicon+debug+of+many-core+system-on-chips.+In+Proceedings+of+the+13th+International+Symposium+on+Quality+Electronic+Design+%28ISQED%E2%80%9912%29.+IEEE%2C+702%2D%2D708.
http://scholar.google.com/scholar?hl=en&q=Dimitris+Gizopoulos%2C+Mihalis+Psarakis%2C+Miltiadis+Hatzimihail%2C+Michail+Maniatakos%2C+Antonis+Paschalis%2C+Anand+Raghunathan%2C+and+Srivaths+Ravi.+2008.+Systematic+software-based+self-test+for+pipelined+processors.+In+IEEE+Transactions+on+Very+Large+Scale+Integration+%28VLSI%29+Systems.+16%2C+11+%282008%29%2C+1441%2D%2D1453.
http://scholar.google.com/scholar?hl=en&q=Marcel+Gort%2C+Flavio+M.+De+Paula%2C+Johnny+J.+W.+Kuan%2C+Tor+M.+Aamodt%2C+Alan+J.+Hu%2C+Steven+J.+E.+Wilton%2C+and+Jin+Yang.+2012.+Formal-analysis-based+trace+computation+for+post-silicon+debug.+IEEE+Trans.+VLSI+Syst.+20%2C+11+%28Nov.+2012%29%2C+1997%2D%2D2010.+10.1109%2FTVLSI.2011.2166416+
http://scholar.google.com/scholar?hl=en&q=Satish+Kumar+Grandhi.+2006.+Post-silicon+Validation+of+RAS+Features+for+Next+Generation+Processors.+Master%E2%80%99s+Thesis.+NITK%2C+India.
http://scholar.google.com/scholar?hl=en&q=Qi+Guo%2C+Tianshi+Chen%2C+Yunji+Chen%2C+Rui+Wang%2C+Huanhuan+Chen%2C+Weiwu+Hu%2C+and+Guoliang+Chen.+2014.+Pre-silicon+bug+forecast.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+33%2C+3+%28Mar.+2014%29%2C+451%2D%2D463.+10.1109%2FTCAD.2013.2288688+
http://scholar.google.com/scholar?hl=en&q=Qi+Guo%2C+Tianshi+Chen%2C+Haihua+Shen%2C+Yunji+Chen%2C+Yue+Wu%2C+and+Weiwu+Hu.+2011.+Empirical+design+bugs+prediction+for+verification.+In+Proceedings+of+the+Design%2C+Automation+8+Test+in+Europe+Conference+8+Exhibition+%28DATE%E2%80%9911%29.+IEEE%2C+1%2D%2D6.
http://scholar.google.com/scholar?hl=en&q=Abu+Hassan%2C+Janusz+Rajski%2C+and+Vinod+K.+Agarwal.+1988.+Testing+and+diagnosis+of+interconnects+using+boundary+scan+architecture.+In+Proceedings+of+the+International+Test+Conference.+IEEE%2C+126%2D%2D137.+10.1109%2FTEST.1988.207790
http://scholar.google.com/scholar?hl=en&q=Marcos+B.+Herv%C3%A9%2C+Erika+Cota%2C+Fernanda+L.+Kastensmidt%2C+and+Marcelo+Lubaszewski.+2009.+NoC+interconnection+functional+testing%3A+Using+boundary-scan+to+reduce+the+overall+testing+time.+In+Proceedings+of+the+10th+Latin+American+Test+Workshop+%28LATW%E2%80%9909%29.+IEEE%2C+1%2D%2D6.
http://scholar.google.com/scholar?hl=en&q=C.+Richard+Ho%2C+Michael+Theobald%2C+Brannon+Batson%2C+J.+Grossman%2C+Stanley+C.+Wang%2C+Joseph+Gagliardo%2C+Martin+M.+Deneroff%2C+Ron+O.+Dror%2C+and+David+E.+Shaw.+2009.+Post-silicon+debug+using+formal+verification+waypoints.+In+Proceedings+of+the+Design+and+Verification+Conference.
http://scholar.google.com/scholar?hl=en&q=Intel.+2015a.+Intel+Xeon+Processor+E5+v2+Product+Family+Specification+Update.+Retrieved+from+http%3A%2F%2Fwww.intel.in%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fspecification-updates%2Fxeon-e5-v2-spec-update.pdf.
http://scholar.google.com/scholar?hl=en&q=Intel.+2015b.+Intel+Xeon+Phi+Coprocessor+x100+Product+Family+Specification+Update.+Retrieved+from+http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fspecification-updates%2Fxeon-phi-coprocessor-specification-update.pdf.
http://scholar.google.com/scholar?hl=en&q=Rajshekar+Kalayappan+and+Smruti+R.+Sarangi.+2013.+A+survey+of+checker+architectures.+ACM+Comput.+Surv.+45%2C+4+%28Aug.+2013%29%2C+48.
http://scholar.google.com/scholar?hl=en&q=David+S.+Karpenske.+1991.+Interconnect+verification+of+multichip+modules+using+boundary+scan.+In+Proceedings+of+the+VLSI+Test+Symposium+Chip-to-System+Test+Concerns+for+the+90%E2%80%99s+Digest+of+Papers.+IEEE%2C+85%2D%2D91.+10.1109%2FVTEST.1991.208138
http://scholar.google.com/scholar?hl=en&q=Christoph+Kern+and+Mark+R.+Greenstreet.+1999.+Formal+verification+in+hardware+design%3A+A+survey.+ACM+Trans.+Des.+Autom.+Electr.+Syst.+4%2C+2+%28Apr+1999%29%2C+123%2D%2D193.+10.1145%2F307988.307989+
http://scholar.google.com/scholar?hl=en&q=Gregor+Kiczales+and+Erik+Hilsdale.+2001.+Aspect-oriented+programming.+ACM+SIGSOFT+Softw.+Eng.+Not.+26%2C+5+%28Jun+2001%29.+10.1145%2F503271.503260+
http://scholar.google.com/scholar?hl=en&q=Ho+Fai+Ko+and+Nicola+Nicolici.+2009.+Algorithms+for+state+restoration+and+trace-signal+selection+for+data+acquisition+in+silicon+debug.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+28%2C+2+%28Feb+2009%29%2C+285%2D%2D297.+10.1109%2FTCAD.2008.2009158+
http://scholar.google.com/scholar?hl=en&q=Nektarios+Kranitis%2C+Antonis+Paschalis%2C+Dimitris+Gizopoulos%2C+and+George+Xenoulis.+2005.+Software-based+self-testing+of+embedded+processors.+IEEE+Trans.+Comput.+54%2C+4+%282005%29%2C+461%2D%2D475.+10.1109%2FTC.2005.68+
http://scholar.google.com/scholar?hl=en&q=Andreas+Kuehlmann%2C+Viresh+Paruthi%2C+Florian+Krohm%2C+and+Malay+K.+Ganai.+2002.+Robust+Boolean+reasoning+for+equivalence+checking+and+functional+property+verification.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+21%2C+12+%28Dec+2002%29%2C+1377%2D%2D1394.+10.1109%2FTCAD.2002.804386+
http://scholar.google.com/scholar?hl=en&q=Dongyang+Lin%2C+Tianqi+Hong%2C+Yanjing+Li%2C+S.+Eswaran%2C+Sudhakar+Kumar%2C+Farzan+Fallah%2C+Nagib+Hakim%2C+Donald+S.+Gardner%2C+and+Subhasish+Mitra.+2014.+Effective+post-silicon+validation+of+system-on-chips+using+quick+error+detection.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+33%2C+10+%28Oct.+2014%29%2C+1573%2D%2D1590.+10.1109%2FTCAD.2014.2334301
http://scholar.google.com/scholar?hl=en&q=John+M.+Ludden%2C+Michal+Rimon%2C+Bryan+G.+Hickerson%2C+and+Allon+Adir.+2010.+Advances+in+simultaneous+multithreading+testcase+generation+methods.+In+Proceedings+of+the+Haifa+Verification+Conference.+Springer%2C+Berlin%2C+146%2D%2D160.
http://scholar.google.com/scholar?hl=en&q=Yi+Ma%2C+Hongliang+Gao%2C+Martin+Dimitrov%2C+and+Huiyang+Zhou.+2007.+Optimizing+dual-core+execution+for+power+efficiency+and+transient+fault+recovery.+IEEE+Trans.+Parallel+Distrib.+Syst.+18%2C+8+%282007%29%2C+1080%2D%2D1093.+10.1109%2FTPDS.2007.4288106+
http://scholar.google.com/scholar?hl=en&q=Yossi+Malka+and+Avi+Ziv.+1998.+Design+reliability-estimation+through+statistical+analysis+of+bug+discovery+data.+In+Proceedings+of+the+Design+Automation+Conference%2C+Proceedings.+IEEE%2C+644%2D%2D649.
http://scholar.google.com/scholar?hl=en&q=Biruk+Mammo%2C+Jim+Larimer%2C+Mark+Morgan%2C+Deliang+Fan%2C+Eric+Hennenhoefer%2C+and+Valeria+Bertacco.+2012.+Architectural+trace-based+functional+coverage+for+multiprocessor+verification.+In+Proceedings+of+the+13th+International+Workshop+on+Microprocessor+Test+and+Verification+%28MTV%E2%80%9912%29.+IEEE%2C+1%2D%2D5.+10.1109%2FMTV.2012.12+
http://scholar.google.com/scholar?hl=en&q=Biruk+W.+Mammo%2C+Valeria+Bertacco%2C+Andrew+DeOrio%2C+and+Ilya+Wagner.+2015.+Post-silicon+validation+of+multiprocessor+memory+consistency.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+34%2C+6+%28Jun+2015%29%2C+1027%2D%2D1037.+10.1109%2FTCAD.2015.2402171
http://scholar.google.com/scholar?hl=en&q=Kenneth+L.+McMillan.+1994.+Fitting+formal+methods+into+the+design+cycle.+In+Proceedings+of+the+31st+Design+Automation+Conference.+IEEE%2C+314%2D%2D319.+10.1145%2F196244.196392+
http://scholar.google.com/scholar?hl=en&q=Albert+Meixner%2C+Michael+E.+Bauer%2C+and+Daniel+J.+Sorin.+2007.+Argus%3A+Low-cost%2C+comprehensive+error+detection+in+simple+cores.+In+Proceedings+of+the+40th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9907%29.+IEEE%2C+210%2D%2D222.
http://scholar.google.com/scholar?hl=en&q=Albert+Meixner+and+Daniel+J.+Sorin.+2009.+Dynamic+verification+of+memory+consistency+in+cache-coherent+multithreaded+computer+architectures.+IEEE+Trans.+Depend.+Secure+Comput.+6%2C+1+%28Jan+2009%29%2C+18%2D%2D31.+10.1109%2FTDSC.2007.70243+
http://scholar.google.com/scholar?hl=en&q=A.+Mishchenko.+2012.+ABC%3A+A+System+for+Sequential+Synthesis+and+Verification.+Berkeley+Logic+Synthesis+and+Verification+Group.+Retrieved+from+http%3A%2F%2Fwww.eecs.berkeley.edu%2F%26sim%3Balanmi%2Fabc%2F.
http://scholar.google.com/scholar?hl=en&q=Prabhat+Mishra+and+Nikil+Dutt.+2004.+Graph-based+functional+test+program+generation+for+pipelined+processors.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe%2C+Vol.+1.+IEEE%2C+182%2D%2D187.+10.1109%2FDATE.2004.1268846
http://scholar.google.com/scholar?hl=en&q=Prabhat+Mishra+and+Nikil+Dutt.+2005a.+Functional+coverage+driven+test+generation+for+validation+of+pipelined+processors.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe.+IEEE%2C+678%2D%2D683.+10.1109%2FDATE.2005.162+
http://scholar.google.com/scholar?hl=en&q=Prabhat+Mishra+and+Nikil+Dutt.+2005b.+Functional+Verification+of+Programmable+Embedded+Architectures%3A+A+Top-down+Approach.+Springer+Science+8+Business+Media.
http://scholar.google.com/scholar?hl=en&q=Jim+Mitchell%2C+Daniel+Henderson%2C+and+George+Ahrens.+2005.+IBM+POWER5+Processor-Based+Servers%3A+A+Highly+Available+Design+for+Business-Critical+Applications.+IBM+White+Paper+%28Oct+2005%29.
http://scholar.google.com/scholar?hl=en&q=Ashley+Montgomery+and+Tian+Tian.+2010.+Debugging+Machine+Check+Exceptions+on+Embedded+IA+Platforms.+Intel+White+Paper-July+2010.
http://scholar.google.com/scholar?hl=en&q=J.+Strother+Moore%2C+Thomas+W.+Lynch%2C+and+Matt+Kaufmann.+1998.+A+mechanically+checked+proof+of+the+AMD5+K+86+TM+floating-point+division+program.+IEEE+Trans.+Comput.+47%2C+9+%28Sep.+1998%29%2C+913%2D%2D926.+10.1109%2F12.713311+
http://scholar.google.com/scholar?hl=en&q=Amir+Nahir%2C+Manoj+Dusanapudi%2C+Shakti+Kapoor%2C+Kevin+Reick%2C+Wolfgang+Roesner%2C+Klaus-Dieter+Schubert%2C+Keith+Sharp%2C+and+Greg+Wetli.+2014.+Post-silicon+validation+of+the+IBM+POWER8+processor.+In+Proceedings+of+the+51st+DAC+Conference.+1%2D%2D6.+10.1145%2F2593069.2593183+
http://scholar.google.com/scholar?hl=en&q=Yaser+Ahangari+Nanehkaran+and+Sajjad+Bagheri+Baba+Ahmadi.+2013.+The+challenges+of+multi-core+processor.+Int.+J.+Adv.+Res.+Technol.+2%2C+6+%28Jun+2013%29%2C+36%2D%2D39.
http://scholar.google.com/scholar?hl=en&q=Satish+Narayanasamy%2C+Bruce+Carneal%2C+and+Brad+Calder.+2007.+Patching+processor+design+errors.+In+Proceedings+of+the+International+Conference+on+Computer+Design+%28ICCD%E2%80%9906%29.+IEEE%2C+491%2D%2D498.
http://scholar.google.com/scholar?hl=en&q=Pridhiviraj+Paidipeddi+and+Dheerendra+Singh+Tomar.+2014.+Machine+learning+adaptation+in+post+silicon+server+validation.+Int.+J.+Appl.+Inf.+Syst.+7%2C+11+%28Nov.+2014%29%2C+11%2D%2D14.+10.5120%2Fijais14-451252
http://scholar.google.com/scholar?hl=en&q=Antonis+Paschalis+and+Dimitris+Gizopoulos.+2005.+Effective+software-based+self-test+strategies+for+on-line+periodic+testing+of+embedded+processors.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+24%2C+1+%28Jan.+2005%29%2C+88%2D%2D99.+10.1109%2FTCAD.2004.839486
http://scholar.google.com/scholar?hl=en&q=PCWorld.+2014.+Intel+finds+specialized+TSX+enterprise+bug+on+Haswell%2C+Broadwell+CPUs.+Retrieved+from+http%3A%2F%2Fwww.pcworld.com%2Farticle%2F2464880%2Fintel-finds-specialized-tsx-enterprise-bug-on-haswell-broadwell-cpus.html.
http://scholar.google.com/scholar?hl=en&q=Li-Shiuan+Peh%2C+Stephen+W.+Keckler%2C+and+Sriram+Vangal.+2009.+On-chip+networks+for+multicore+systems.+Multicore+Processors+and+Systems.+Springer%2C+35%2D%2D71.+10.1007%2F978-1-4419-0263-4_2
http://scholar.google.com/scholar?hl=en&q=Andrew+Piziali.+2007.+Functional+Verification+Coverage+Measurement+and+Analysis.+Springer+Science+8+Business+Media.
http://scholar.google.com/scholar?hl=en&q=Mihalis+Psarakis%2C+Dimitris+Gizopoulos%2C+Ernesto+Sanchez%2C+and+Matteo+Sonza+Reorda.+2010.+Microprocessor+software-based+self-testing.+IEEE+Des.+Test+Comput.+27%2C+3+%28Jan+2010%29%2C+4%2D%2D19.+10.1109%2FMDT.2010.5+
http://scholar.google.com/scholar?hl=en&q=Sandip+Ray.+2010.+Scalable+Techniques+for+Formal+Verification.+Springer+Science+8+Business+Media.
http://scholar.google.com/scholar?hl=en&q=S%C3%A9bastien+Regimbal%2C+Jean-Fran%C3%A7ois+Lemire%2C+Yvon+Savaria%2C+Guy+Bois%2C+El+Mostapha+Aboulhamid%2C+and+Andr%C3%A9+Baron.+2003.+Aspect+partitioning+for+hardware+verification+reuse.+In+System-on-Chip+for+Real-Time+Applications.+Springer%2C+51%2D%2D60.
http://scholar.google.com/scholar?hl=en&q=Satish+Kumar+Sadasivam%2C+Sangram+Alapati%2C+and+Varun+Mallikarjunan.+2012.+Test+generation+approach+for+post-silicon+validation+of+high+end+microprocessor.+In+Proceedings+of+the+15th+Euromicro+Conference+on+Digital+System+Design+%28DSD%E2%80%9912%29.+IEEE%2C+830%2D%2D836.+10.1109%2FDSD.2012.148+
http://scholar.google.com/scholar?hl=en&q=Smruti+Sarangi%2C+Satish+Narayanasamy%2C+Bruce+Carneal%2C+Abhishek+Tiwari%2C+Brad+Calder%2C+and+Josep+Torrellas.+2007.+Patching+processor+design+errors+with+programmable+hardware.+IEEE+Micro+27%2C+1+%28Jan.+2007%29%2C+12%2D%2D25.+10.1109%2FMM.2007.19+
http://scholar.google.com/scholar?hl=en&q=Bastian+Schlich%2C+Thomas+Reinbacher%2C+Michael+Kramer%2C+and+Martin+Horauer.+2008.+Challenges+in+embedded+model+checkinga+simulator+for+the+%5Bmc%5D+square+model+checker.+In+Proceedings+of+the+International+Symposium+on+Industrial+Embedded+Systems.+IEEE%2C+245%2D%2D248.
http://scholar.google.com/scholar?hl=en&q=Michael+A.+Skitsas%2C+Chrysostomos+A.+Nicopoulos%2C+and+Maria+K.+Michael.+2012.+Toward+selective+software-based+self-testing+in+multi-core+microprocessors.+In+Proceedings+of+the+1st+MEDIAN+Workshop.+71%2D%2D75.
http://scholar.google.com/scholar?hl=en&q=Michael+A.+Skitsas%2C+Chrysostomos+A.+Nicopoulos%2C+and+Maria+K.+Michael.+2013.+DaemonGuard%3A+O%2FS-assisted+selective+software-based+self-testing+for+multi-core+systems.+In+Proceedings+of+the+IEEE+International+Symposium+on+Defect+and+Fault+Tolerance+in+VLSI+and+Nanotechnology+Systems+%28DFT%E2%80%9913%29.+IEEE%2C+45%2D%2D51.
http://scholar.google.com/scholar?hl=en&q=Jared+C.+Smolens%2C+Brian+T.+Gold%2C+Babak+Falsafi%2C+and+James+C.+Hoe.+2006.+Reunion%3A+Complexity-effective+multicore+redundancy.+In+Proceedings+of+the+39th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture.+IEEE%2C+223%2D%2D234.
http://scholar.google.com/scholar?hl=en&q=Pramod+Subramanyan.+2010.+Efficient+Fault+tolerance+in+chip+multiprocessors+using+critical+value+forwarding.+MSThesis.+Supercomputer+Education+and+Research+Center.+Indian+Institute+of+Science%2C+Bangalore%2C+India.
http://scholar.google.com/scholar?hl=en&q=Pramod+Subramanyan%2C+Virendra+Singh%2C+Kewal+K.+Saluja%2C+and+Erik+Larsson.+2010.+Energy-efficient+fault+tolerance+in+chip+multiprocessors+using+critical+value+forwarding.+In+Proceedings+of+the+IEEE%2FIFIP+International+Conference+on+Dependable+Systems+and+Networks+%28DSN%E2%80%9910%29.+IEEE%2C+121%2D%2D130.+10.1109%2FDSN.2010.5544918
http://scholar.google.com/scholar?hl=en&q=Karthik+Sundaramoorthy%2C+Zach+Purser%2C+and+Eric+Rotenberg.+2000.+Slipstream+processors%3A+Improving+both+performance+and+fault+tolerance.+ACM+SIGPLAN+Not.+35%2C+11+%28Nov.+2000%29%2C+257%2D%2D268.+10.1145%2F356989.357013+
http://scholar.google.com/scholar?hl=en&q=Michael+Sung%2C+Ronny+Krashinsky%2C+and+Krste+Asanovi%C4%87.+2001.+Multithreading+decoupled+architectures+for+complexity-effective+general+purpose+computing.+ACM+SIGARCH+Comput.+Arch.+News+29%2C+5+%28Dec.+2001%29%2C+56%2D%2D61.
http://scholar.google.com/scholar?hl=en&q=George+Theodorou%2C+Nektarios+Kranitis%2C+A.+Paschalis%2C+and+Dimitris+Gizopoulos.+2011.+A+software-based+self-test+methodology+for+on-line+testing+of+processor+caches.+In+Proceedings+of+the+IEEE+International+Test+Conference+%28ITC%E2%80%9911%29.+IEEE%2C+1%2D%2D10.
http://scholar.google.com/scholar?hl=en&q=Georgios+Theodorou%2C+Nektarios+Kranitis%2C+Antonis+Paschalis%2C+and+Dimitris+Gizopoulos.+2013.+Software-based+self+test+methodology+for+on-line+testing+of+L1+caches+in+multithreaded+multicore+architectures.+IEEE+Trans.+VLSI+Syst.+21%2C+4+%28Apr.+2013%29%2C+786%2D%2D790.+10.1109%2FTVLSI.2012.2191000+
http://scholar.google.com/scholar?hl=en&q=TheRegister.+2016.+AMD+to+fix+slippery+hypervisor-bursting+bug+in+its+CPU+microcode.+Retrieved+from+http%3A%2F%2Fwww.theregister.co.uk%2F2016%2F03%2F06%2Famd_microcode_6000836_fix%2F.
http://scholar.google.com/scholar?hl=en&q=David+Van+Campenhout%2C+Trevor+Mudge%2C+and+John+P.+Hayes.+2000.+Collection+and+analysis+of+microprocessor+design+errors.+IEEE+Des.+Test+Comput.+17%2C+4+%28Oct.+2000%29%2C+51%2D%2D60.+10.1109%2F54.895006+
http://scholar.google.com/scholar?hl=en&q=Ad+J.+Van+De+Goor.+1993.+Using+march+tests+to+test+SRAMs.+IEEE+Des.+Test+Comput.+10%2C+1+%28Mar.+1993%29%2C+8%2D%2D14.+10.1109%2F54.199799+
http://scholar.google.com/scholar?hl=en&q=Srivatsa+Vasudevan.+2006.+Effective+Functional+Verification%3A+Principles+and+Processes.+Springer+Science+8+Business+Media.
http://scholar.google.com/scholar?hl=en&q=Dave+W.+Victor%2C+John+M.+Ludden%2C+Richard+D.+Peterson%2C+Bradley+S.+Nelson%2C+W.+Keith+Sharp%2C+James+K.+Hsu%2C+B.-L.+Chu%2C+Michael+L.+Behm%2C+Rebecca+M.+Gott%2C+Audre+D.+Romonosky%2C+and+others.+2005.+Functional+verification+of+the+POWER5+microprocessor+and+POWER5+multiprocessor+systems.+IBM+J.+Res.+Dev.+49%2C+4.5+%282005%29%2C+541%2D%2D553.
http://scholar.google.com/scholar?hl=en&q=Ilya+Wagner+and+Valeria+Bertacco.+2008.+Reversi%3A+Post-silicon+validation+system+for+modern+microprocessors.+In+Proceedings+of+the+IEEE+International+Conference+on+Computer+Design+%28ICCD%E2%80%9908%29.+IEEE%2C+307%2D%2D314.
http://scholar.google.com/scholar?hl=en&q=Ilya+Wagner+and+Valeria+Bertacco.+2010.+Post-Silicon+and+Runtime+Verification+for+Modern+Processors.+Springer+Science+8+Business+Media.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1007%2F978-1-4419-8034-2+10.1007%2F978-1-4419-8034-2
http://scholar.google.com/scholar?hl=en&q=Ilya+Wagner%2C+Valeria+Bertacco%2C+and+Todd+Austin.+2007.+Microprocessor+verification+via+feedback-adjusted+Markov+models.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+26%2C+6+%28Jun+2007%29%2C+1126%2D%2D1138.+10.1109%2FTCAD.2006.884494+
http://scholar.google.com/scholar?hl=en&q=David+Wentzlaff%2C+Patrick+Griffin%2C+Henry+Hoffmann%2C+Liewei+Bao%2C+Bruce+Edwards%2C+Carl+Ramey%2C+Matthew+Mattina%2C+Chyi-Chang+Miao%2C+John+F.+Brown+III%2C+and+Anant+Agarwal.+2007.+On-chip+interconnection+architecture+of+the+tile+processor.+IEEE+Micro+27%2C+5+%28Sep+2007%29%2C+15%2D%2D31.+10.1109%2FMM.2007.4378780
http://scholar.google.com/scholar?hl=en&q=Bruce+Wile%2C+John+C.+Goss%2C+and+Wolfgang+Roesner.+2005.+Comprehensive+Functional+Verification+the+Complete+Industry+Cycle.+Morgan+Kaufmann.
http://scholar.google.com/scholar?hl=en&q=WilsonResearchGroup.+2014.+The+2014+Wilson+Research+Group+Functional+Verification+Study.+Mentor+Graphics.+Retrieved+from+https%3A%2F%2Fblogs.mentor.com%2Fverificationhorizons%2Fblog%2F2015%2F01%2F21%2Fprologue-the-2014-wilson-research-group-functional-verification-study%2F.
http://scholar.google.com/scholar?hl=en&q=Qiang+Xu+and+Xiao+Liu.+2010.+On+signal+tracing+in+post-silicon+validation.+In+Proceedings+of+the+2010+Asia+and+South+Pacific+Design+Automation+Conference.+IEEE+Press%2C+262%2D%2D267.+10.1109%2FASPDAC.2010.5419883
http://scholar.google.com/scholar?hl=en&q=Joonhyuk+Yoo.+2007.+Harnessing+Checker+Hierarchy+for+Reliable+Microprocessors.+Ph.D+Thesis.+University+of+Maryland.
http://scholar.google.com/scholar?hl=en&q=Joonhyuk+Yoo+and+Manoj+Franklin.+2008.+Hierarchical+verification+for+increasing+performance+in+reliable+processors.+J.+Electr.+Test.+24%2C+1%2D%2D3+%28Jun.+2008%29%2C+117%2D%2D128.
http://scholar.google.com/scholar?hl=en&q=Huiyang+Zhou.+2005.+Dual-core+execution%3A+Building+a+highly+scalable+single-thread+instruction+window.+In+Proceedings+of+the+14th+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques+%28PACT%E2%80%9905%29.+IEEE%2C+231%2D%2D242.
