# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../always_blocks.srcs/sources_1/imports/src_files/security_sv.sv" \
"../../../../always_blocks.srcs/sim_1/imports/src_files/security_sv_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
