Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_Windows_Unpacked_2022_2/Xilinx_Windows_Unpacked_2022_2/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable' [D:/4th_semestr/fourth_semestr/Schematics/pr5/Fifo/Fifo.srcs/sim_1/new/test.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [D:/4th_semestr/fourth_semestr/Schematics/pr5/Fifo/Fifo.srcs/sim_1/new/test.v:31]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/4th_semestr/fourth_semestr/Schematics/pr5/Fifo/Fifo.srcs/sources_1/new/fifo_two_clock.v" Line 1. Module fifo_two_clock_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/4th_semestr/fourth_semestr/Schematics/pr5/Fifo/Fifo.srcs/sources_1/new/fifo_two_clock.v" Line 1. Module fifo_two_clock_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_two_clock_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
