<!DOCTYPE html>
<html>
<body>
<h1>Ayatallah Elakhras</h1>
<p>I am a Ph.D. student at <a href="https://www.epfl.ch/en/">École Polytechnique Fédérale de Lausanne</a> (EPFL), Switzerland, working in the <a href="https://www.epfl.ch/labs/lap/">Processor Architecture Laboratory</a> under the supervision of <a href="https://people.epfl.ch/paolo.ienne">Paolo Ienne</a>. 
  Between October 2023 and March 2024, I did an internship at <a href="https://www.amd.com/en/technologies/pro-technologies?gad_source=1&gclid=EAIaIQobChMIuJydldGBhAMVKdPCBB3DOA8jEAAYASAAEgLIqvD_BwE">AMD</a> in the Research and Advanced Development team, under the supervision of <a href="https://scholar.google.ca/citations?user=fBJzQcQAAAAJ&hl=en">Kristof Denolf</a>. 
  I received a B.Sc. degree in Computer Engineering from the <a href="https://www.aucegypt.edu/">American University in Cairo</a> (AUC), Egypt, in 2020 and started my Ph.D. in the same year.</p>

<p> My research interests include electronic design automation, computer architecture and compilers. My current research focuses on optimizing dataflow circuits generated for dynamically scheduled high-level synthesis.</p>

<h2>Education</h2>
 <ul>
  <li>Ph.D. in Computer and Communication Sciences, School of Computer and Communication Sciences, École Polytechnique Fédérale de Lausanne (EPFL), Switzerland (2020-Present)</li>
  <li> B.Sc. in Computer Engineering, School of Sciences and Engineering, The American University in Cairo (AUC), Egypt (2015-2020)</li>
 </ul> 

<h2>Fellowships and Awards</h2>
 <ul>
  <li>Best Paper Award Nominee, 32nd International Conference on Field Programmable Logic and Applications (FPL) (2022)</li>
  <li>École Doctorale d’Informatique et de Communication (EDIC) Fellowship for new PhD students with an exceptional academic record, EPFL (2020) </li>
  <li>Outstanding Academic Achievers’ Honors Assembly, AUC (2018-2020)</li>
 </ul> 

<h2>Publications</h2>
<ul>
  <li><strong>Ayatallah Elakhras</strong>, Andrea Guerrieri, Lana Josipović, and Paolo Ienne. Survival of the Fastest: Enabling More Out-of-Order Execution in Dataflow Circuits. In <em>Proceedings of the 32nd ACM/SIGDA Intl. Symposium on Field Programmable Gate Arrays</em>, to appear, Monterey, CA, March 2024. <a href="https://github.com/EPFL-LAP/fpga24-more-ooo">[artifacts]</a></li>
  
  <li><strong>Ayatallah Elakhras</strong>, Riya Sawhney, Andrea Guerrieri, Lana Josipović, and Paolo Ienne. <a href="https://dl.acm.org/doi/abs/10.1145/3543622.3573050">Straight to the Queue: Fast Load-Store Queue Allocation in Dataflow Circuits.</a> In <em>Proceedings of the 31st ACM/SIGDA Intl. Symposium on Field Programmable Gate Arrays</em>, pages 39-45, Monterey, CA, February 2023. <a href="https://github.com/EPFL-LAP/fpga23-straight-lsq-interface">[artifacts]</a></li>
  
  <li><strong>Ayatallah Elakhras</strong>, Andrea Guerrieri, Lana Josipović, and Paolo Ienne. <a href="https://ieeexplore.ieee.org/abstract/document/10035134">Unleashing Parallelism in Elastic Circuits with Faster Token Delivery.</a> In <em>Proceedings of the 32nd International Conference on Field‐Programmable Logic and Applications</em>, pages 253–61, Belfast, UK, August 2022.</li>
 </ul> 
  
<h2>Teaching</h2>
<ul>
  <li>Computer Architecture II (CS-209), School of Computer & Communication Sciences, EPFL (Spring 2021-2023)</li>
  <li>Computer Architecture I (CS-208), School of Computer & Communication Sciences, EPFL (Fall 2021-2022)</li>
  <li><a href="https://catalog.aucegypt.edu/preview_course_nopop.php?catoid=20&coid=31888">Computer Organization and Assembly Language Programming (CS-231)</a>, Department of Computer Science & Engineering, AUC (Summer 2018)</li>
 </ul>
  
<h2>Student Supervision</h2>
<ul>
  <li>Teodor Cvijovic (Summer@EPFL internship, 2023)</li>
  <li>Ahmed Essam Salem (Summer@EPFL internship, 2023)</li>
  <li>Gianluca Radi (M.Sc. semester project at EPFL, Spring 2023)</li>
  <li>Riya Sawhney (Summer@EPFL internship, 2022)</li>
 </ul>
  
<h2>Professional Service</h2>
<h3>Student Member of ACM SIGARCH - WiCARCH - IEEE (2020-Present)</h3>
<h3>Secondary Reviewer</h3>
<ul>
  <li>ACM International Symposium on Field-Programmable Gate Arrays (FPGA)</li>
  <li>IEEE International Conference on Field‐Programmable Logic and Applications (FPL)</li>
  <li>IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM)</li>
 </ul>
<h3>Primary Reviewer</h3>
<ul>
  <li>ACM Transactions on Design Automation of Electronic Systems (TODAES)</li>
</ul>
  
<h2>Industrial Experience</h2>

  
<h2>Contact</h2>
<ul>
  <li>Email: ayatallah.elakhras@epfl.ch</li>
  <li>Linkedin: <a href="https://linkedin.com/in/aya-elakhras">linkedin.com/in/aya-elakhras</a></li>
  <li>Google Scholar: <a href="https://scholar.google.com/citations?user=6Jo1OrgAAAAJ&hl=en&oi=ao">https://scholar.google.com/citations?user=6Jo1OrgAAAAJ&hl=en&oi=ao</a></li>
 </ul>
</body>
</html>
