Quartus Prime Archive log --	C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/__Lab1Demo.auto.qarlog

Archive:	C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/__Lab1Demo.auto.qar
Date:		Wed Jan 01 18:39:03 2025
Quartus Prime		17.0.0 Build 595 04/25/2017 SJ Lite Edition

	=========== Files Selected: ===========
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/CLK_31P5.cmp
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/CLK_31P5.qip
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/CLK_31P5.sip
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/CLK_31P5.v
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/CLK_31P5/CLK_31P5_0002.qip
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/CLK_31P5/CLK_31P5_0002.v
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/CLK_31P5_sim/CLK_31P5.vo
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/DE10_Standard_Audio.sdc
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/House_X.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/KBDINTF.qxp
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/Number_position.qip
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/Number_position.v
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/AUDIO.bdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/SinTable.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/TOP_AUDIO.bdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/ToneDecoder.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/addr_counter.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/i2c.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/prescaler.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/TOP_KBD.bdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/keyPad_decoder.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/one_sec_counter.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/simple_up_counter.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/Seg7/SEG7.SV
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Bird_Block_T.bdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Bird_Block_T.bsf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EnemyBitMap.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_Block_T.bdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_Block_T.bsf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_move.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/HART_DISPLAY.bdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/HOUSE_DISPLAY.bsf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/HartsMatrixBitMap.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/House_Block_T.bdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/House_Block_T.bsf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/NumbersBitMap.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Plane_Block_T.bsf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Smiley_Block_T.bdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/VGA_Controller.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/back_ground_draw.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/back_ground_draw_old.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/birdBitMap.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_control.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/game_controller.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/objects_mux.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/plane_move.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/plane_square_object.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/smileyBitMap.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/smiley_move.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/square_Hart_object.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/square_object.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/valX.bsf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/valX.qip
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/valX.v
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/valX_bb.v
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/valX_inst.v
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA_BG.mif
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/background2BitMap.mif
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/backgroundBitMap.mif
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/constraints/DE10_Standard_Audio.sdc
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/constraints/pin.tcl
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/Lab1Demo.cbx.xml
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/Lab1Demo.qpf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/Lab1Demo.work.KBDINTF.qxp.txt
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/abs_divider_1dg.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/abs_divider_2dg.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/abs_divider_5dg.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/abs_divider_8dg.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/abs_divider_kbg.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/abs_divider_nbg.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/alt_u_div_03f.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/alt_u_div_20f.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/alt_u_div_i2f.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/alt_u_div_k2f.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/alt_u_div_ove.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/alt_u_div_q2f.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/alt_u_div_uve.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/altsyncram_8071.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/altsyncram_eb84.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/altsyncram_h381.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/altsyncram_j381.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/altsyncram_k381.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/altsyncram_og84.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/altsyncram_qg84.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/altsyncram_v181.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cmpr_99c.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cmpr_c9c.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cmpr_d9c.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cntr_09i.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cntr_4vi.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cntr_kri.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cntr_q1j.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cntr_t8i.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cntr_u8i.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cntr_v8i.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/decode_s2a.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/decode_vnf.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/alt_sld_fab.qip
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/alt_sld_fab.v
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_abs_1p9.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_abs_2p9.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_abs_4p9.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_abs_5p9.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_abs_8p9.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_abs_kn9.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_abs_nn9.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_4i8.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_gj8.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_qg8.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_divide_bpo.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_divide_epo.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_divide_obm.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_divide_oqo.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_divide_pqo.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_divide_sqo.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_divide_vqo.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/mux_blc.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/mux_elc.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/mux_jhb.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/sign_div_unsign_ulh.tdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/stp4_auto_stripped.stp
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/matrix_top_xy.v
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/output_files/Chain1.cdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/output_files/Lab1Demo.asm.rpt
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/output_files/Lab1Demo.cdf
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/output_files/Lab1Demo.done
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/output_files/Lab1Demo.fit.rpt
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/output_files/Lab1Demo.fit.smsg
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/output_files/Lab1Demo.fit.summary
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/output_files/Lab1Demo.flow.rpt
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/output_files/Lab1Demo.jdi
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/output_files/Lab1Demo.map.rpt
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/output_files/Lab1Demo.map.smsg
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/output_files/Lab1Demo.map.summary
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/output_files/Lab1Demo.pin
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/output_files/Lab1Demo.sld
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/output_files/Lab1Demo.sof
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/output_files/Lab1Demo.sta.rpt
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/output_files/Lab1Demo.sta.summary
C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/output_files/stp4.stp
EnemyBitMap.bsf
Enemy_move.bsf
House_X_position.bsf
KBDINTF.qarlog
Lab1Demo.archive.rpt
Lab1Demo.qarlog
Lab1Demo.qsf
Lab1Demo.restore.rpt
Lab1Demo_assignment_defaults.qdf
Number_position.bsf
Number_position_bb.v
SheildX_position.bsf
assignment_defaults.qdf
back_ground_draw.bsf
birdBitMap.bsf
bird_control.bsf
bird_move.bsf
c5_pin_model_dump.txt
c:/technion/lab1a/quartuslite/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
c:/technion/lab1a/quartuslite/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
c:/technion/lab1a/quartuslite/quartus/libraries/vhdl/ieee/timing_b.vhd
c:/technion/lab1a/quartuslite/quartus/libraries/vhdl/ieee/timing_p.vhd
game_controller.bsf
houseMatrixBitMap.bsf
objects_mux.bsf
one_sec_counter.bsf
planeBitMap.bsf
plane_move.bsf
plane_square_object.bsf
random.bsf
square_object.bsf
	======= Total: 184 files to archive =======

	================ Status: ===============
All files archived successfully.
