initing gpgpu sim in accel-sim.cc
Accel-Sim [build accelsim-commit-_modified_0.0_25-11-25-18-50-33]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            0 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         190 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_n_mem                            0 # number of memory modules (e.g. memory controllers) in gpu
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_dram_latency                     190 # DRAM latency (default 30)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-HBM_gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-HBM_gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-HBM_gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-HBM_dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-HBM_gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5:1512 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
setting max warps per shader = 48 
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 0
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     7 # minimal delay between activation of rows in different banks
RCD                                    22 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     22 # time needed to precharge (deactivate) row
RC                                     72 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     19 # last data-in to row precharge
CL                                     22 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    7 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000:1512000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522:0.00000000066137566138
gpgpu_sim end of init max shader per core: 48 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fbeccfdca00,80
launching memcpy command : MemcpyHtoD,0x00007fbeccfdcc00,80
launching memcpy command : MemcpyHtoD,0x00007fbeccfe1200,124
launching memcpy command : MemcpyHtoD,0x00007fbeccfe1400,124
launching memcpy command : MemcpyHtoD,0x00007fbed9600210,520
launching memcpy command : MemcpyHtoD,0x00007fbed9600418,8160
launching memcpy command : MemcpyHtoD,0x00007fbecce00000,1952256
launching memcpy command : MemcpyHtoD,0x00007fbed9600200,16
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1-ctx_0x55f2a06e8540.traceg.xz
-kernel name = _Z6kernelv
-kernel id = 1
-grid dim = (51,1,1)
-block dim = (512,1,1)
-shmem = 11872
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fbeed000000
-local mem base_addr = 0x00007fbeeb000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1-ctx_0x55f2a06e8540.traceg.xz
launching kernel name: _Z6kernelv uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6kernelv'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6kernelv'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6kernelv'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6kernelv'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6kernelv'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6kernelv'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6kernelv'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6kernelv'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6kernelv'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6kernelv'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6kernelv'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6kernelv'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6kernelv'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6kernelv'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6kernelv'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6kernelv'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6kernelv'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6kernelv'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6kernelv'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6kernelv'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6kernelv'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6kernelv'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6kernelv'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6kernelv'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6kernelv'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6kernelv'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6kernelv'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6kernelv'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6kernelv'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6kernelv'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6kernelv'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6kernelv'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6kernelv'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6kernelv'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6kernelv'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6kernelv'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6kernelv'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6kernelv'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6kernelv'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6kernelv'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6kernelv'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6kernelv'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6kernelv'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6kernelv'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6kernelv'
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6kernelv 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 10266
gpu_sim_insn = 5712510
gpu_ipc =     556.4495
gpu_tot_sim_cycle = 10266
gpu_tot_sim_insn = 5712510
gpu_tot_ipc =     556.4495
gpu_tot_issued_cta = 51
gpu_occupancy = 33.4374% 
gpu_tot_occupancy = 33.4374% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.8277
partiton_level_parallism_total  =       3.8277
partiton_level_parallism_util =      10.1511
partiton_level_parallism_util_total  =      10.1511
L2_BW  =     138.6540 GB/Sec
L2_BW_total  =     138.6540 GB/Sec
gpu_total_sim_rate=1428127

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1987, Miss = 1425, Miss_rate = 0.717, Pending_hits = 128, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2068, Miss = 1425, Miss_rate = 0.689, Pending_hits = 129, Reservation_fails = 1
	L1D_cache_core[2]: Access = 2068, Miss = 1425, Miss_rate = 0.689, Pending_hits = 128, Reservation_fails = 3
	L1D_cache_core[3]: Access = 2020, Miss = 1374, Miss_rate = 0.680, Pending_hits = 131, Reservation_fails = 2
	L1D_cache_core[4]: Access = 2070, Miss = 1425, Miss_rate = 0.688, Pending_hits = 131, Reservation_fails = 4
	L1D_cache_core[5]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 88, Reservation_fails = 63
	L1D_cache_core[6]: Access = 1010, Miss = 687, Miss_rate = 0.680, Pending_hits = 85, Reservation_fails = 59
	L1D_cache_core[7]: Access = 1005, Miss = 687, Miss_rate = 0.684, Pending_hits = 80, Reservation_fails = 66
	L1D_cache_core[8]: Access = 978, Miss = 738, Miss_rate = 0.755, Pending_hits = 83, Reservation_fails = 94
	L1D_cache_core[9]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 88, Reservation_fails = 75
	L1D_cache_core[10]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 91, Reservation_fails = 61
	L1D_cache_core[11]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 89, Reservation_fails = 68
	L1D_cache_core[12]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 92, Reservation_fails = 63
	L1D_cache_core[13]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 90, Reservation_fails = 94
	L1D_cache_core[14]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 86, Reservation_fails = 64
	L1D_cache_core[15]: Access = 1005, Miss = 687, Miss_rate = 0.684, Pending_hits = 87, Reservation_fails = 62
	L1D_cache_core[16]: Access = 928, Miss = 687, Miss_rate = 0.740, Pending_hits = 88, Reservation_fails = 65
	L1D_cache_core[17]: Access = 1010, Miss = 687, Miss_rate = 0.680, Pending_hits = 87, Reservation_fails = 90
	L1D_cache_core[18]: Access = 1010, Miss = 687, Miss_rate = 0.680, Pending_hits = 90, Reservation_fails = 99
	L1D_cache_core[19]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 85, Reservation_fails = 63
	L1D_cache_core[20]: Access = 931, Miss = 687, Miss_rate = 0.738, Pending_hits = 94, Reservation_fails = 61
	L1D_cache_core[21]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 91, Reservation_fails = 65
	L1D_cache_core[22]: Access = 1059, Miss = 738, Miss_rate = 0.697, Pending_hits = 87, Reservation_fails = 97
	L1D_cache_core[23]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 86, Reservation_fails = 64
	L1D_cache_core[24]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 90, Reservation_fails = 62
	L1D_cache_core[25]: Access = 1010, Miss = 687, Miss_rate = 0.680, Pending_hits = 91, Reservation_fails = 85
	L1D_cache_core[26]: Access = 1010, Miss = 687, Miss_rate = 0.680, Pending_hits = 90, Reservation_fails = 77
	L1D_cache_core[27]: Access = 1008, Miss = 687, Miss_rate = 0.682, Pending_hits = 90, Reservation_fails = 64
	L1D_cache_core[28]: Access = 929, Miss = 687, Miss_rate = 0.740, Pending_hits = 86, Reservation_fails = 82
	L1D_cache_core[29]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 86, Reservation_fails = 73
	L1D_cache_core[30]: Access = 1059, Miss = 738, Miss_rate = 0.697, Pending_hits = 86, Reservation_fails = 90
	L1D_cache_core[31]: Access = 1010, Miss = 687, Miss_rate = 0.680, Pending_hits = 88, Reservation_fails = 62
	L1D_cache_core[32]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 87, Reservation_fails = 57
	L1D_cache_core[33]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 82, Reservation_fails = 68
	L1D_cache_core[34]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 88, Reservation_fails = 94
	L1D_cache_core[35]: Access = 1008, Miss = 687, Miss_rate = 0.682, Pending_hits = 94, Reservation_fails = 108
	L1D_cache_core[36]: Access = 978, Miss = 738, Miss_rate = 0.755, Pending_hits = 82, Reservation_fails = 81
	L1D_cache_core[37]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 92, Reservation_fails = 74
	L1D_cache_core[38]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 91, Reservation_fails = 110
	L1D_cache_core[39]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 84, Reservation_fails = 62
	L1D_cache_core[40]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 87, Reservation_fails = 74
	L1D_cache_core[41]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 86, Reservation_fails = 62
	L1D_cache_core[42]: Access = 1059, Miss = 738, Miss_rate = 0.697, Pending_hits = 83, Reservation_fails = 129
	L1D_cache_core[43]: Access = 1007, Miss = 687, Miss_rate = 0.682, Pending_hits = 86, Reservation_fails = 96
	L1D_cache_core[44]: Access = 930, Miss = 687, Miss_rate = 0.739, Pending_hits = 87, Reservation_fails = 79
	L1D_cache_core[45]: Access = 1059, Miss = 738, Miss_rate = 0.697, Pending_hits = 83, Reservation_fails = 91
	L1D_total_cache_accesses = 51416
	L1D_total_cache_misses = 35547
	L1D_total_cache_miss_rate = 0.6914
	L1D_total_cache_pending_hits = 4233
	L1D_total_cache_reservation_fails = 3163
	L1D_cache_data_port_util = 0.057
	L1D_cache_fill_port_util = 0.092
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4233
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20476

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2750
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 413
ctas_completed 51, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
293, 294, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 293, 294, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 
gpgpu_n_tot_thrd_icount = 6807072
gpgpu_n_tot_w_icount = 212721
gpgpu_n_stall_shd_mem = 7728
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18819
gpgpu_n_mem_write_global = 20476
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 398055
gpgpu_n_store_insn = 132753
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2078
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2078
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5650
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:87335	W0_Idle:80496	W0_Scoreboard:467958	W1:5712	W2:102	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:1734	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:51	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:51	W31:2499	W32:175338
single_issue_nums: WS0:54111	WS1:54162	WS2:52224	WS3:52224	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 150552 {8:18819,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 819040 {40:20476,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 752760 {40:18819,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 163808 {8:20476,}
maxmflatency = 587 
max_icnt2mem_latency = 170 
maxmrqlatency = 34 
max_icnt2sh_latency = 42 
averagemflatency = 309 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:7580 	285 	740 	1336 	281 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21036 	17230 	1029 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29119 	9491 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	25259 	9435 	3602 	956 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         8        24         9        11        14         8        14        12        12        12         9         7         6         7         6 
dram[1]:         9        10        10         6         7        18         9        11        13        15        18        14        12        10         5         9 
dram[2]:         5         7        14         8        11         7        16        13        12        18        20        20         2         8        12        11 
dram[3]:        10        10        12        19         9         6         7         9        12        21        18        23        12         3        14        11 
dram[4]:         8         5         6         2         9        10         7         7        14         7        16        16         8         6        11        10 
dram[5]:         9        14        17        12        17        14        13        10         8         7        13        12         0         6         7         9 
dram[6]:        23         9        14        11        11        21        16        18         6        11        26        18         0         4         7         4 
dram[7]:         6        10         7         9        23        11        15        12         6        22         6        13         8         7         9        14 
dram[8]:         7        23        11         9         8        17        23        17        16        10         0        13        12         6         9         4 
dram[9]:         4         4        14        17        11        14        15        10        12        18        15        18         6        16         8        10 
dram[10]:        16         8         6         8        11        11        10         9        15         8        23        25         5         5         8         9 
dram[11]:         7        20         8        13        34        10         8         8        16        14        26        14         8        15         9        13 
dram[12]:        13        11        12        10         7         8        23         6         8         9        13        26        26         9        10         8 
dram[13]:        19         8        12        11        19         5         5        15        10         7        21        17         5         6         9         8 
dram[14]:         8         6         8        10        12         5        18        13        17        14        10        30         9        10        16        10 
dram[15]:        11        18         6        33        15        11        10        11        12         6        23        10         6         8        12         7 
maximum service time to same row:
dram[0]:      6216      6225      6251      6249      6246      6217      6242      6235      6256      6269      6224      6257      6235      6243      6309      6221 
dram[1]:      6222      6260      6223      6230      6312      6612      6217      6226      6252      6278      6272      6212      6228      6227      6241      6322 
dram[2]:      6233      6257      6286      6227      6220      6312      6272      6258      6244      6218      6875      6268      6262      6233      6224      6239 
dram[3]:      6527      6229      6251      6232      6237      6257      6277      6215      6253      6244      6286      6268      6234      6310      6224      6240 
dram[4]:      6264      6277      6220      6271      6227      6218      6221      6214      6868      6976      6215      6217      6230      6249      6236      6229 
dram[5]:      6240      6268      6225      6228      6233      6219      6211      6240      6239      6263      6962      6265      6217      6229      6249      6348 
dram[6]:      6228      6225      6220      6241      6233      6227      6219      6246      6891      6254      6226      6288      7033      6266      6303      6239 
dram[7]:      6232      6252      6319      6224      6253      6241      6223      6216      6228      6237      5742      6262      6250      6356      6225      6219 
dram[8]:      6231      6215      6223      6235      6228      6241      6230      6228      6216      6920      6274      6307      6238      6270      6233      6272 
dram[9]:      6291      6377      6292      6227      6216      6213      6237      6247      6221      6219      6236      6225      6238      6221      6232      6235 
dram[10]:      6240      6272      6220      6295      6495      6213      6241      6250      6248      6251      6254      6230      6225      6257      6322      6228 
dram[11]:      6220      6322      6237      6215      6217      6228      6222      6296      6233      6221      6244      6225      6258      6229      6252      6228 
dram[12]:      6259      6243      6288      6216      6223      6236      6218      6276      6227      6234      6230      6292      6235      6238      6233      6263 
dram[13]:      6260      6227      6217      6240      6269      6283      6321      6212      6272      6285      6287      6248      5533      6240      6265      6245 
dram[14]:      6250      6232      6227      6265      6238      6220      6264      6220      6267      6253      6242      6222      6250      6230      6239      6223 
dram[15]:      6233      6247      6238      6247      6245      6227      6214      6225      6277      6260      5533      6343      5742      6240      6276      6226 
average row accesses per activate:
dram[0]:  4.000000  3.818182  4.250000  4.111111  3.538461  9.250000  2.590909  4.538462  4.428571  4.312500 12.000000  5.333333  5.166667  3.375000  2.800000  3.545455 
dram[1]:  3.454545  3.357143  3.500000  2.454545  8.400000  5.250000  4.210526  4.125000  3.727273  5.250000 15.500000  8.500000 11.250000  3.750000  2.857143  4.125000 
dram[2]:  3.000000  3.636364  4.888889  2.937500  5.666667  4.100000  5.222222  5.555555  4.555555  9.400000 10.500000 11.000000  9.000000  7.000000  3.750000  3.875000 
dram[3]:  4.600000  3.875000  3.071429  4.727273  2.814815  4.500000  3.333333  3.600000  3.937500  4.187500  9.500000 17.000000 12.500000  6.500000  3.500000  3.750000 
dram[4]:  8.600000  5.200000  3.181818  5.750000  4.000000  4.833333  3.461539  4.083333  5.500000  8.500000 12.500000  5.833333  5.625000  2.285714  5.500000  3.800000 
dram[5]:  4.000000  4.714286  4.600000  3.090909  7.000000  5.500000  3.687500  6.800000  3.222222  5.000000  9.500000  6.200000 19.000000  9.500000  3.700000  4.000000 
dram[6]:  3.941176  3.333333  5.500000  4.454545  4.000000  7.375000  5.000000  6.111111  2.785714  5.000000  8.000000  6.833333  4.000000  2.875000  3.666667  1.785714 
dram[7]:  3.416667  4.600000  3.875000  4.333333  5.000000  3.923077  3.263158  5.153846  2.500000  5.111111  8.000000  5.600000  3.500000  6.000000  4.000000  6.000000 
dram[8]:  3.294118  5.666667  3.785714  2.692308  4.333333  4.000000  7.000000  4.538462  4.666667  5.400000  9.000000 11.666667  6.500000  4.500000  3.437500  9.250000 
dram[9]:  2.666667  3.500000  4.444445  6.166667  6.444445  5.333333  7.800000  3.333333  8.500000  3.666667  7.750000  6.000000  2.923077  3.727273  4.100000  3.500000 
dram[10]:  4.071429  5.000000  5.500000  2.857143 12.000000  5.500000  6.200000  3.411765  7.000000  3.214286  6.833333 14.500000  4.500000  3.300000  3.714286  2.571429 
dram[11]:  4.500000  6.600000  3.200000  3.928571  5.250000  4.250000  5.000000  3.818182  6.583333  6.833333 22.000000  5.250000  3.400000  5.625000  2.833333  4.666667 
dram[12]:  3.076923  5.142857  3.166667  2.923077  2.588235  2.869565  6.090909  3.500000  5.333333  4.222222  6.166667 17.000000  5.100000  4.400000  4.800000  6.285714 
dram[13]:  7.000000  4.000000  4.166667  4.916667  7.000000  2.083333  2.230769  6.555555  3.333333  2.916667  7.750000  5.333333  5.285714  4.625000  3.583333  3.000000 
dram[14]:  3.500000  2.818182  3.416667  3.500000  3.125000  6.400000  4.900000  5.125000  5.666667  6.333333 12.500000  6.833333  4.750000  9.500000  4.142857  2.733333 
dram[15]:  4.250000  9.000000  2.950000  5.571429  8.250000  6.285714  3.043478  4.909091  3.375000  2.375000 12.666667  5.000000  4.200000  2.818182  3.461539  4.300000 
average row locality = 10226/2322 = 4.403962
number of bytes read:
dram[0]:      1024      1344      1632      1184      1472      1184      1824      1888      1984      2208       768       512       992       864       896      1248 
dram[1]:      1216      1504      1568       864      1344      1344      2560      2112      1312      1344       992      1088      1440       960      1280      1056 
dram[2]:       576      1280      1408      1504      1088      1312      1504      1600      1312      1504       672       704       576       672      1440       992 
dram[3]:       736       992      1376      1664      2432      1152       960      1152      2016      2144       608      1088       800       832       896      1920 
dram[4]:      1376       832      1120       736      1024      1856      1440      1568      1056       544       800      1120      1440       512      1408      1216 
dram[5]:      1024      2112      1472      1088      1344      2112      1888      1088       928       480       608       992       608       608      1184       640 
dram[6]:      2144       640      1056      1568      2816      1888       960      1760      1248       960      1536      1312       128       736       704       800 
dram[7]:      1312      1472       992      1664      1760      3264      1984      2144       960      1472      1280       896       672       384      1152      1152 
dram[8]:      1792      1632      1696      1120      1248      2048      2016      1888       896       864       288      1120      1248       864      1760      1184 
dram[9]:       768       672      1280      1184      1856      2048      1248      1280      1088      2112       992       768      1216      1312      1312      1120 
dram[10]:      1824      1280      1056       640      1536      1760      1984      1856      1120      1440      1312       928       288      1056       832       576 
dram[11]:       864      1056      1536      1760      2016      1088       960      1344      2528      1312      1408       672       544      1440      1088      1792 
dram[12]:      1280      1152      1216      1216      1408      2112      2144      1568       512      1216      1184      1088      1632      1408       768      1408 
dram[13]:      1120      1280      1600      1888      1344       800       928      1888      1280      1120       992      1024      1184      1184      1376       768 
dram[14]:      1344       992      1312      1344      1600      1024      1568      1312      1088      1216       800      1312      1216       608       928      1312 
dram[15]:      1088      1152      1888      2496      2112      1408      2240      1728      1728      1216      1216       640       672       992      1440      1376 
total bytes read: 327232
Bbank skew: 3264/128 = 25.50
chip skew: 23392/18048 = 1.30
number of bytes accessed:
dram[0]:      1024      1344      1632      1184      1472      1184      1824      1888      1984      2208       768       512       992       864       896      1248 
dram[1]:      1216      1504      1568       864      1344      1344      2560      2112      1312      1344       992      1088      1440       960      1280      1056 
dram[2]:       576      1280      1408      1504      1088      1312      1504      1600      1312      1504       672       704       576       672      1440       992 
dram[3]:       736       992      1376      1664      2432      1152       960      1152      2016      2144       608      1088       800       832       896      1920 
dram[4]:      1376       832      1120       736      1024      1856      1440      1568      1056       544       800      1120      1440       512      1408      1216 
dram[5]:      1024      2112      1472      1088      1344      2112      1888      1088       928       480       608       992       608       608      1184       640 
dram[6]:      2144       640      1056      1568      2816      1888       960      1760      1248       960      1536      1312       128       736       704       800 
dram[7]:      1312      1472       992      1664      1760      3264      1984      2144       960      1472      1280       896       672       384      1152      1152 
dram[8]:      1792      1632      1696      1120      1248      2048      2016      1888       896       864       288      1120      1248       864      1760      1184 
dram[9]:       768       672      1280      1184      1856      2048      1248      1280      1088      2112       992       768      1216      1312      1312      1120 
dram[10]:      1824      1280      1056       640      1536      1760      1984      1856      1120      1440      1312       928       288      1056       832       576 
dram[11]:       864      1056      1536      1760      2016      1088       960      1344      2528      1312      1408       672       544      1440      1088      1792 
dram[12]:      1280      1152      1216      1216      1408      2112      2144      1568       512      1216      1184      1088      1632      1408       768      1408 
dram[13]:      1120      1280      1600      1888      1344       800       928      1888      1280      1120       992      1024      1184      1184      1376       768 
dram[14]:      1344       992      1312      1344      1600      1024      1568      1312      1088      1216       800      1312      1216       608       928      1312 
dram[15]:      1088      1152      1888      2496      2112      1408      2240      1728      1728      1216      1216       640       672       992      1440      1376 
total dram bytes accesed = 327232
bank skew: 3264/128 = 25.50
chip skew: 23392/18048 = 1.30
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         38        31        31        35        34        41        29        32        26        28        42        71        40        47        45        39
dram[1]:         38        33        27        46        37        29        30        31        35        37        42        36        33        43        46        37
dram[2]:         56        36        36        28        36        39        30        32        35        34        65        40        62        44        33        35
dram[3]:         35        40        38        36        30        34        40        43        33        26        68        34        34        45        39        29
dram[4]:         37        52        41        51        46        35        35        31        49        60        46        36        42        63        33        33
dram[5]:         50        27        36        35        38        29        32        41        40        53        42        40        55        62        39        57
dram[6]:         27        63        28        34        26        28        39        32        37        45        29        33       214        42        57        46
dram[7]:         33        36        39        33        27        26        33        30        41        32        33        40        51        73        41        43
dram[8]:         35        36        35        35        36        33        31        29        41        39       120        39        41        38        29        39
dram[9]:         39        53        32        34        33        32        47        35        39        32        40        45        36        38        43        44
dram[10]:         32        39        42        37        42        34        32        33        44        38        35        40        78        44        43        47
dram[11]:         36        36        31        35        27        36        43        40        28        35        32        38        82        35        30        32
dram[12]:         42        38        43        42        39        32        30        38        57        35        36        45        37        37        43        33
dram[13]:         46        43        35        36        37        38        40        30        42        37        35        43        51        50        37        53
dram[14]:         40        38        38        37        30        44        32        44        34        36        50        37        36        49        49        35
dram[15]:         40        36        29        26        29        37        33        31        24        34        41        67        54        48        30        42
maximum mf latency per bank:
dram[0]:        573       541       534       544       528       566       570       569       490       538       533       523       551       573       499       574
dram[1]:        563       524       559       533       508       490       556       565       494       554       540       541       543       523       573       550
dram[2]:        482       558       555       556       533       549       552       548       540       539       473       488       547       469       558       536
dram[3]:        467       527       562       538       563       531       529       492       556       546       518       538       470       556       547       563
dram[4]:        503       523       518       537       548       538       555       572       485       546       526       556       547       502       558       561
dram[5]:        480       529       538       512       552       529       568       555       515       481       465       476       513       538       559       541
dram[6]:        554       563       529       553       566       557       556       538       562       544       534       555       442       545       503       546
dram[7]:        562       506       518       586       553       583       587       581       565       573       561       549       552       575       513       573
dram[8]:        549       563       534       563       525       553       545       571       543       476       483       558       522       512       564       561
dram[9]:        518       525       562       529       551       554       529       515       545       546       549       499       577       565       568       559
dram[10]:        572       542       548       548       482       542       503       530       551       529       531       528       558       566       566       478
dram[11]:        547       571       538       556       551       526       514       526       535       543       474       522       564       578       545       565
dram[12]:        576       576       536       575       481       555       545       562       479       498       552       531       573       562       472       501
dram[13]:        560       496       558       541       537       568       527       566       558       542       558       554       538       564       546       556
dram[14]:        530       517       569       537       509       530       556       500       552       476       480       540       555       540       543       521
dram[15]:        538       563       568       509       566       567       580       567       494       542       550       556       532       546       535       566
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=45454 n_nop=44517 n_act=162 n_pre=146 n_ref_event=0 n_req=657 n_rd=657 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01445
n_activity=7538 dram_eff=0.08716
bk0: 32a 45077i bk1: 42a 44877i bk2: 51a 44876i bk3: 37a 44928i bk4: 46a 44762i bk5: 37a 45273i bk6: 57a 44347i bk7: 59a 44745i bk8: 62a 44742i bk9: 69a 44619i bk10: 24a 45362i bk11: 16a 45330i bk12: 31a 45153i bk13: 27a 44970i bk14: 28a 44985i bk15: 39a 44755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753425
Row_Buffer_Locality_read = 0.753425
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.933432
Bank_Level_Parallism_Col = 1.463171
Bank_Level_Parallism_Ready = 1.085236
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.304638 

BW Util details:
bwutil = 0.014454 
total_CMD = 45454 
util_bw = 657 
Wasted_Col = 2712 
Wasted_Row = 1348 
Idle = 40737 

BW Util Bottlenecks: 
RCDc_limit = 3128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 833 
rwq = 0 
CCDLc_limit_alone = 833 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45454 
n_nop = 44517 
Read = 657 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 162 
n_pre = 146 
n_ref = 0 
n_req = 657 
total_req = 657 

Dual Bus Interface Util: 
issued_total_row = 308 
issued_total_col = 657 
Row_Bus_Util =  0.006776 
CoL_Bus_Util = 0.014454 
Either_Row_CoL_Bus_Util = 0.020614 
Issued_on_Two_Bus_Simul_Util = 0.000616 
issued_two_Eff = 0.029883 
queue_avg = 0.181304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.181304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=45454 n_nop=44502 n_act=157 n_pre=141 n_ref_event=0 n_req=687 n_rd=687 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01511
n_activity=8305 dram_eff=0.08272
bk0: 38a 44828i bk1: 47a 44801i bk2: 49a 44745i bk3: 27a 44899i bk4: 42a 45211i bk5: 42a 45048i bk6: 80a 44418i bk7: 66a 44569i bk8: 41a 44945i bk9: 42a 45082i bk10: 31a 45351i bk11: 34a 45288i bk12: 45a 45223i bk13: 30a 45050i bk14: 40a 44716i bk15: 33a 45062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771470
Row_Buffer_Locality_read = 0.771470
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.712854
Bank_Level_Parallism_Col = 1.404444
Bank_Level_Parallism_Ready = 1.075691
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.304296 

BW Util details:
bwutil = 0.015114 
total_CMD = 45454 
util_bw = 687 
Wasted_Col = 2768 
Wasted_Row = 1633 
Idle = 40366 

BW Util Bottlenecks: 
RCDc_limit = 3065 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 841 
rwq = 0 
CCDLc_limit_alone = 841 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45454 
n_nop = 44502 
Read = 687 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 157 
n_pre = 141 
n_ref = 0 
n_req = 687 
total_req = 687 

Dual Bus Interface Util: 
issued_total_row = 298 
issued_total_col = 687 
Row_Bus_Util =  0.006556 
CoL_Bus_Util = 0.015114 
Either_Row_CoL_Bus_Util = 0.020944 
Issued_on_Two_Bus_Simul_Util = 0.000726 
issued_two_Eff = 0.034664 
queue_avg = 0.168786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.168786
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=45454 n_nop=44682 n_act=119 n_pre=103 n_ref_event=0 n_req=567 n_rd=567 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01247
n_activity=6959 dram_eff=0.08148
bk0: 18a 45187i bk1: 40a 44848i bk2: 44a 44958i bk3: 47a 44478i bk4: 34a 45184i bk5: 41a 44948i bk6: 47a 44969i bk7: 50a 45030i bk8: 41a 45007i bk9: 47a 45193i bk10: 21a 45385i bk11: 22a 45375i bk12: 18a 45370i bk13: 21a 45287i bk14: 45a 44882i bk15: 31a 45092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790123
Row_Buffer_Locality_read = 0.790123
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.671619
Bank_Level_Parallism_Col = 1.365575
Bank_Level_Parallism_Ready = 1.056437
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.261995 

BW Util details:
bwutil = 0.012474 
total_CMD = 45454 
util_bw = 567 
Wasted_Col = 2119 
Wasted_Row = 1285 
Idle = 41483 

BW Util Bottlenecks: 
RCDc_limit = 2332 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 578 
rwq = 0 
CCDLc_limit_alone = 578 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45454 
n_nop = 44682 
Read = 567 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 103 
n_ref = 0 
n_req = 567 
total_req = 567 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 567 
Row_Bus_Util =  0.004884 
CoL_Bus_Util = 0.012474 
Either_Row_CoL_Bus_Util = 0.016984 
Issued_on_Two_Bus_Simul_Util = 0.000374 
issued_two_Eff = 0.022021 
queue_avg = 0.121529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.121529
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=45454 n_nop=44540 n_act=158 n_pre=142 n_ref_event=0 n_req=649 n_rd=649 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01428
n_activity=8457 dram_eff=0.07674
bk0: 23a 45229i bk1: 31a 45114i bk2: 43a 44670i bk3: 52a 44924i bk4: 76a 43968i bk5: 36a 45077i bk6: 30a 45028i bk7: 36a 44940i bk8: 63a 44610i bk9: 67a 44700i bk10: 19a 45386i bk11: 34a 45380i bk12: 25a 45365i bk13: 26a 45288i bk14: 28a 45090i bk15: 60a 44577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756549
Row_Buffer_Locality_read = 0.756549
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654180
Bank_Level_Parallism_Col = 1.337742
Bank_Level_Parallism_Ready = 1.064715
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.244268 

BW Util details:
bwutil = 0.014278 
total_CMD = 45454 
util_bw = 649 
Wasted_Col = 2832 
Wasted_Row = 1698 
Idle = 40275 

BW Util Bottlenecks: 
RCDc_limit = 3111 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 678 
rwq = 0 
CCDLc_limit_alone = 678 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45454 
n_nop = 44540 
Read = 649 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 158 
n_pre = 142 
n_ref = 0 
n_req = 649 
total_req = 649 

Dual Bus Interface Util: 
issued_total_row = 300 
issued_total_col = 649 
Row_Bus_Util =  0.006600 
CoL_Bus_Util = 0.014278 
Either_Row_CoL_Bus_Util = 0.020108 
Issued_on_Two_Bus_Simul_Util = 0.000770 
issued_two_Eff = 0.038293 
queue_avg = 0.148282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.148282
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=45454 n_nop=44685 n_act=119 n_pre=103 n_ref_event=0 n_req=564 n_rd=564 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01241
n_activity=7166 dram_eff=0.0787
bk0: 43a 45232i bk1: 26a 45234i bk2: 35a 44895i bk3: 23a 45205i bk4: 32a 45098i bk5: 58a 44801i bk6: 45a 44626i bk7: 49a 44798i bk8: 33a 45197i bk9: 17a 45382i bk10: 25a 45359i bk11: 35a 45168i bk12: 45a 45005i bk13: 16a 45085i bk14: 44a 45027i bk15: 38a 44901i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789007
Row_Buffer_Locality_read = 0.789007
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.748781
Bank_Level_Parallism_Col = 1.408553
Bank_Level_Parallism_Ready = 1.078014
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.243604 

BW Util details:
bwutil = 0.012408 
total_CMD = 45454 
util_bw = 564 
Wasted_Col = 2118 
Wasted_Row = 1215 
Idle = 41557 

BW Util Bottlenecks: 
RCDc_limit = 2306 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 693 
rwq = 0 
CCDLc_limit_alone = 693 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45454 
n_nop = 44685 
Read = 564 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 103 
n_ref = 0 
n_req = 564 
total_req = 564 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 564 
Row_Bus_Util =  0.004884 
CoL_Bus_Util = 0.012408 
Either_Row_CoL_Bus_Util = 0.016918 
Issued_on_Two_Bus_Simul_Util = 0.000374 
issued_two_Eff = 0.022107 
queue_avg = 0.145642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.145642
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=45454 n_nop=44680 n_act=119 n_pre=103 n_ref_event=0 n_req=568 n_rd=568 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0125
n_activity=7414 dram_eff=0.07661
bk0: 32a 45069i bk1: 66a 44739i bk2: 46a 44967i bk3: 34a 44917i bk4: 42a 45181i bk5: 66a 44892i bk6: 59a 44642i bk7: 34a 45225i bk8: 29a 44990i bk9: 15a 45325i bk10: 19a 45381i bk11: 31a 45210i bk12: 19a 45417i bk13: 19a 45367i bk14: 37a 44950i bk15: 20a 45232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790493
Row_Buffer_Locality_read = 0.790493
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.484749
Bank_Level_Parallism_Col = 1.276074
Bank_Level_Parallism_Ready = 1.047535
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.189462 

BW Util details:
bwutil = 0.012496 
total_CMD = 45454 
util_bw = 568 
Wasted_Col = 2276 
Wasted_Row = 1418 
Idle = 41192 

BW Util Bottlenecks: 
RCDc_limit = 2394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 520 
rwq = 0 
CCDLc_limit_alone = 520 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45454 
n_nop = 44680 
Read = 568 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 103 
n_ref = 0 
n_req = 568 
total_req = 568 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 568 
Row_Bus_Util =  0.004884 
CoL_Bus_Util = 0.012496 
Either_Row_CoL_Bus_Util = 0.017028 
Issued_on_Two_Bus_Simul_Util = 0.000352 
issued_two_Eff = 0.020672 
queue_avg = 0.095701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0957012
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=45454 n_nop=44570 n_act=146 n_pre=130 n_ref_event=0 n_req=633 n_rd=633 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01393
n_activity=8280 dram_eff=0.07645
bk0: 67a 44589i bk1: 20a 45200i bk2: 33a 45174i bk3: 49a 44797i bk4: 88a 44190i bk5: 59a 45055i bk6: 30a 45183i bk7: 55a 45015i bk8: 39a 44758i bk9: 30a 45182i bk10: 48a 45196i bk11: 41a 45156i bk12: 4a 45423i bk13: 23a 45042i bk14: 22a 45178i bk15: 25a 44806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769352
Row_Buffer_Locality_read = 0.769352
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611550
Bank_Level_Parallism_Col = 1.356577
Bank_Level_Parallism_Ready = 1.056872
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.262441 

BW Util details:
bwutil = 0.013926 
total_CMD = 45454 
util_bw = 633 
Wasted_Col = 2602 
Wasted_Row = 1700 
Idle = 40519 

BW Util Bottlenecks: 
RCDc_limit = 2886 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 678 
rwq = 0 
CCDLc_limit_alone = 678 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45454 
n_nop = 44570 
Read = 633 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 146 
n_pre = 130 
n_ref = 0 
n_req = 633 
total_req = 633 

Dual Bus Interface Util: 
issued_total_row = 276 
issued_total_col = 633 
Row_Bus_Util =  0.006072 
CoL_Bus_Util = 0.013926 
Either_Row_CoL_Bus_Util = 0.019448 
Issued_on_Two_Bus_Simul_Util = 0.000550 
issued_two_Eff = 0.028281 
queue_avg = 0.134752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.134752
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=45454 n_nop=44467 n_act=165 n_pre=149 n_ref_event=0 n_req=705 n_rd=705 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01551
n_activity=8212 dram_eff=0.08585
bk0: 41a 44829i bk1: 46a 44955i bk2: 31a 45097i bk3: 52a 44729i bk4: 55a 44868i bk5: 102a 44006i bk6: 62a 44377i bk7: 67a 44735i bk8: 30a 44887i bk9: 46a 45029i bk10: 40a 45208i bk11: 28a 45232i bk12: 21a 45189i bk13: 12a 45378i bk14: 36a 44932i bk15: 36a 45110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765957
Row_Buffer_Locality_read = 0.765957
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.879345
Bank_Level_Parallism_Col = 1.426296
Bank_Level_Parallism_Ready = 1.062411
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.284970 

BW Util details:
bwutil = 0.015510 
total_CMD = 45454 
util_bw = 705 
Wasted_Col = 2825 
Wasted_Row = 1476 
Idle = 40448 

BW Util Bottlenecks: 
RCDc_limit = 3189 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 926 
rwq = 0 
CCDLc_limit_alone = 926 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45454 
n_nop = 44467 
Read = 705 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 165 
n_pre = 149 
n_ref = 0 
n_req = 705 
total_req = 705 

Dual Bus Interface Util: 
issued_total_row = 314 
issued_total_col = 705 
Row_Bus_Util =  0.006908 
CoL_Bus_Util = 0.015510 
Either_Row_CoL_Bus_Util = 0.021714 
Issued_on_Two_Bus_Simul_Util = 0.000704 
issued_two_Eff = 0.032421 
queue_avg = 0.198354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.198354
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=45454 n_nop=44522 n_act=147 n_pre=131 n_ref_event=0 n_req=677 n_rd=677 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01489
n_activity=7894 dram_eff=0.08576
bk0: 56a 44516i bk1: 51a 45036i bk2: 53a 44724i bk3: 35a 44859i bk4: 39a 44983i bk5: 64a 44728i bk6: 63a 45013i bk7: 59a 44707i bk8: 28a 45150i bk9: 27a 45235i bk10: 9a 45431i bk11: 35a 45306i bk12: 39a 45156i bk13: 27a 45156i bk14: 55a 44662i bk15: 37a 45250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782866
Row_Buffer_Locality_read = 0.782866
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.657514
Bank_Level_Parallism_Col = 1.357564
Bank_Level_Parallism_Ready = 1.056130
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.272134 

BW Util details:
bwutil = 0.014894 
total_CMD = 45454 
util_bw = 677 
Wasted_Col = 2619 
Wasted_Row = 1548 
Idle = 40610 

BW Util Bottlenecks: 
RCDc_limit = 2857 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 702 
rwq = 0 
CCDLc_limit_alone = 702 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45454 
n_nop = 44522 
Read = 677 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 147 
n_pre = 131 
n_ref = 0 
n_req = 677 
total_req = 677 

Dual Bus Interface Util: 
issued_total_row = 278 
issued_total_col = 677 
Row_Bus_Util =  0.006116 
CoL_Bus_Util = 0.014894 
Either_Row_CoL_Bus_Util = 0.020504 
Issued_on_Two_Bus_Simul_Util = 0.000506 
issued_two_Eff = 0.024678 
queue_avg = 0.131078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.131078
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=45454 n_nop=44577 n_act=142 n_pre=126 n_ref_event=0 n_req=633 n_rd=633 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01393
n_activity=7252 dram_eff=0.08729
bk0: 24a 45025i bk1: 21a 45184i bk2: 40a 44938i bk3: 37a 45172i bk4: 58a 44955i bk5: 64a 44800i bk6: 39a 45212i bk7: 40a 44846i bk8: 34a 45256i bk9: 66a 44581i bk10: 31a 45268i bk11: 24a 45279i bk12: 38a 44689i bk13: 41a 44779i bk14: 41a 44929i bk15: 35a 44946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775671
Row_Buffer_Locality_read = 0.775671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.816087
Bank_Level_Parallism_Col = 1.426510
Bank_Level_Parallism_Ready = 1.067930
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.282550 

BW Util details:
bwutil = 0.013926 
total_CMD = 45454 
util_bw = 633 
Wasted_Col = 2416 
Wasted_Row = 1377 
Idle = 41028 

BW Util Bottlenecks: 
RCDc_limit = 2767 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 742 
rwq = 0 
CCDLc_limit_alone = 742 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45454 
n_nop = 44577 
Read = 633 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 142 
n_pre = 126 
n_ref = 0 
n_req = 633 
total_req = 633 

Dual Bus Interface Util: 
issued_total_row = 268 
issued_total_col = 633 
Row_Bus_Util =  0.005896 
CoL_Bus_Util = 0.013926 
Either_Row_CoL_Bus_Util = 0.019294 
Issued_on_Two_Bus_Simul_Util = 0.000528 
issued_two_Eff = 0.027366 
queue_avg = 0.148018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.148018
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=45454 n_nop=44621 n_act=129 n_pre=113 n_ref_event=0 n_req=609 n_rd=609 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0134
n_activity=7805 dram_eff=0.07803
bk0: 57a 44719i bk1: 40a 45036i bk2: 33a 45119i bk3: 20a 45114i bk4: 48a 45278i bk5: 55a 44924i bk6: 62a 44926i bk7: 58a 44607i bk8: 35a 45223i bk9: 45a 44752i bk10: 41a 45168i bk11: 29a 45371i bk12: 9a 45374i bk13: 33a 44870i bk14: 26a 45123i bk15: 18a 45147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788177
Row_Buffer_Locality_read = 0.788177
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.599730
Bank_Level_Parallism_Col = 1.300777
Bank_Level_Parallism_Ready = 1.059113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219331 

BW Util details:
bwutil = 0.013398 
total_CMD = 45454 
util_bw = 609 
Wasted_Col = 2421 
Wasted_Row = 1422 
Idle = 41002 

BW Util Bottlenecks: 
RCDc_limit = 2575 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 639 
rwq = 0 
CCDLc_limit_alone = 639 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45454 
n_nop = 44621 
Read = 609 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 129 
n_pre = 113 
n_ref = 0 
n_req = 609 
total_req = 609 

Dual Bus Interface Util: 
issued_total_row = 242 
issued_total_col = 609 
Row_Bus_Util =  0.005324 
CoL_Bus_Util = 0.013398 
Either_Row_CoL_Bus_Util = 0.018326 
Issued_on_Two_Bus_Simul_Util = 0.000396 
issued_two_Eff = 0.021609 
queue_avg = 0.121243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.121243
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=45454 n_nop=44545 n_act=138 n_pre=122 n_ref_event=0 n_req=669 n_rd=669 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01472
n_activity=8096 dram_eff=0.08263
bk0: 27a 45185i bk1: 33a 45244i bk2: 48a 44645i bk3: 55a 44762i bk4: 63a 44849i bk5: 34a 45026i bk6: 30a 45175i bk7: 42a 44967i bk8: 79a 44896i bk9: 41a 45173i bk10: 44a 45380i bk11: 21a 45281i bk12: 17a 45214i bk13: 45a 45015i bk14: 34a 44848i bk15: 56a 44775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793722
Row_Buffer_Locality_read = 0.793722
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.573887
Bank_Level_Parallism_Col = 1.330637
Bank_Level_Parallism_Ready = 1.070254
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.225170 

BW Util details:
bwutil = 0.014718 
total_CMD = 45454 
util_bw = 669 
Wasted_Col = 2498 
Wasted_Row = 1597 
Idle = 40690 

BW Util Bottlenecks: 
RCDc_limit = 2673 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 602 
rwq = 0 
CCDLc_limit_alone = 602 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45454 
n_nop = 44545 
Read = 669 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 669 
total_req = 669 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 669 
Row_Bus_Util =  0.005720 
CoL_Bus_Util = 0.014718 
Either_Row_CoL_Bus_Util = 0.019998 
Issued_on_Two_Bus_Simul_Util = 0.000440 
issued_two_Eff = 0.022002 
queue_avg = 0.117547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.117547
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=45454 n_nop=44515 n_act=162 n_pre=146 n_ref_event=0 n_req=666 n_rd=666 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01465
n_activity=7754 dram_eff=0.08589
bk0: 40a 44786i bk1: 36a 45084i bk2: 38a 44776i bk3: 38a 44817i bk4: 44a 44612i bk5: 66a 44186i bk6: 67a 44919i bk7: 49a 44792i bk8: 16a 45323i bk9: 38a 45018i bk10: 37a 45147i bk11: 34a 45380i bk12: 51a 44900i bk13: 44a 44851i bk14: 24a 45232i bk15: 44a 45120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756757
Row_Buffer_Locality_read = 0.756757
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.859123
Bank_Level_Parallism_Col = 1.458372
Bank_Level_Parallism_Ready = 1.063063
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.350845 

BW Util details:
bwutil = 0.014652 
total_CMD = 45454 
util_bw = 666 
Wasted_Col = 2663 
Wasted_Row = 1505 
Idle = 40620 

BW Util Bottlenecks: 
RCDc_limit = 3133 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 802 
rwq = 0 
CCDLc_limit_alone = 802 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45454 
n_nop = 44515 
Read = 666 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 162 
n_pre = 146 
n_ref = 0 
n_req = 666 
total_req = 666 

Dual Bus Interface Util: 
issued_total_row = 308 
issued_total_col = 666 
Row_Bus_Util =  0.006776 
CoL_Bus_Util = 0.014652 
Either_Row_CoL_Bus_Util = 0.020658 
Issued_on_Two_Bus_Simul_Util = 0.000770 
issued_two_Eff = 0.037274 
queue_avg = 0.160822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.160822
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=45454 n_nop=44589 n_act=148 n_pre=132 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0136
n_activity=7806 dram_eff=0.07917
bk0: 35a 45167i bk1: 40a 44957i bk2: 50a 44749i bk3: 59a 44823i bk4: 42a 45150i bk5: 25a 44766i bk6: 29a 44862i bk7: 59a 44938i bk8: 40a 44773i bk9: 35a 44823i bk10: 31a 45240i bk11: 32a 45144i bk12: 37a 45066i bk13: 37a 44945i bk14: 43a 44736i bk15: 24a 44980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760518
Row_Buffer_Locality_read = 0.760518
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.066745
Bank_Level_Parallism_Col = 1.525910
Bank_Level_Parallism_Ready = 1.058252
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.357493 

BW Util details:
bwutil = 0.013596 
total_CMD = 45454 
util_bw = 618 
Wasted_Col = 2304 
Wasted_Row = 1318 
Idle = 41214 

BW Util Bottlenecks: 
RCDc_limit = 2777 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 739 
rwq = 0 
CCDLc_limit_alone = 739 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45454 
n_nop = 44589 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 148 
n_pre = 132 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 280 
issued_total_col = 618 
Row_Bus_Util =  0.006160 
CoL_Bus_Util = 0.013596 
Either_Row_CoL_Bus_Util = 0.019030 
Issued_on_Two_Bus_Simul_Util = 0.000726 
issued_two_Eff = 0.038150 
queue_avg = 0.151120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.15112
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=45454 n_nop=44622 n_act=138 n_pre=122 n_ref_event=0 n_req=593 n_rd=593 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01305
n_activity=7183 dram_eff=0.08256
bk0: 42a 44842i bk1: 31a 44900i bk2: 41a 44753i bk3: 42a 44855i bk4: 50a 44514i bk5: 32a 45226i bk6: 49a 44970i bk7: 41a 45052i bk8: 34a 45190i bk9: 38a 45180i bk10: 25a 45375i bk11: 41a 45164i bk12: 38a 45002i bk13: 19a 45379i bk14: 29a 45101i bk15: 41a 44648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767285
Row_Buffer_Locality_read = 0.767285
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.753356
Bank_Level_Parallism_Col = 1.426038
Bank_Level_Parallism_Ready = 1.045531
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.328840 

BW Util details:
bwutil = 0.013046 
total_CMD = 45454 
util_bw = 593 
Wasted_Col = 2299 
Wasted_Row = 1503 
Idle = 41059 

BW Util Bottlenecks: 
RCDc_limit = 2668 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 612 
rwq = 0 
CCDLc_limit_alone = 612 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45454 
n_nop = 44622 
Read = 593 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 593 
total_req = 593 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 593 
Row_Bus_Util =  0.005720 
CoL_Bus_Util = 0.013046 
Either_Row_CoL_Bus_Util = 0.018304 
Issued_on_Two_Bus_Simul_Util = 0.000462 
issued_two_Eff = 0.025240 
queue_avg = 0.136732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.136732
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=45454 n_nop=44432 n_act=173 n_pre=157 n_ref_event=0 n_req=731 n_rd=731 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01608
n_activity=8535 dram_eff=0.08565
bk0: 34a 45075i bk1: 36a 45244i bk2: 59a 44294i bk3: 78a 44661i bk4: 66a 44982i bk5: 44a 45122i bk6: 70a 44191i bk7: 54a 44780i bk8: 54a 44699i bk9: 38a 44601i bk10: 38a 45306i bk11: 20a 45283i bk12: 21a 45216i bk13: 31a 44889i bk14: 45a 44828i bk15: 43a 44831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763338
Row_Buffer_Locality_read = 0.763338
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.982345
Bank_Level_Parallism_Col = 1.494667
Bank_Level_Parallism_Ready = 1.082079
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.351975 

BW Util details:
bwutil = 0.016082 
total_CMD = 45454 
util_bw = 731 
Wasted_Col = 2814 
Wasted_Row = 1496 
Idle = 40413 

BW Util Bottlenecks: 
RCDc_limit = 3242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 904 
rwq = 0 
CCDLc_limit_alone = 904 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45454 
n_nop = 44432 
Read = 731 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 173 
n_pre = 157 
n_ref = 0 
n_req = 731 
total_req = 731 

Dual Bus Interface Util: 
issued_total_row = 330 
issued_total_col = 731 
Row_Bus_Util =  0.007260 
CoL_Bus_Util = 0.016082 
Either_Row_CoL_Bus_Util = 0.022484 
Issued_on_Two_Bus_Simul_Util = 0.000858 
issued_two_Eff = 0.038160 
queue_avg = 0.193030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.19303

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=39295
icnt_total_pkts_simt_to_mem=39295
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39295
Req_Network_cycles = 10266
Req_Network_injected_packets_per_cycle =       3.8277 
Req_Network_conflicts_per_cycle =       2.6811
Req_Network_conflicts_per_cycle_util =       7.1103
Req_Bank_Level_Parallism =      10.1511
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.0201
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1196

Reply_Network_injected_packets_num = 39295
Reply_Network_cycles = 10266
Reply_Network_injected_packets_per_cycle =        3.8277
Reply_Network_conflicts_per_cycle =        1.0016
Reply_Network_conflicts_per_cycle_util =       2.7360
Reply_Bank_Level_Parallism =      10.4564
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2546
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0832
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 1428127 (inst/sec)
gpgpu_simulation_rate = 2566 (cycle/sec)
gpgpu_silicon_slowdown = 441153x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***

