
---------- Begin Simulation Statistics ----------
final_tick                                 8505358500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66709                       # Simulator instruction rate (inst/s)
host_mem_usage                                 870400                       # Number of bytes of host memory used
host_op_rate                                    83225                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   149.90                       # Real time elapsed on the host
host_tick_rate                               56738601                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      12475748                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008505                       # Number of seconds simulated
sim_ticks                                  8505358500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.674997                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  740349                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               742763                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3382                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1284563                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             163847                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          164610                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              763                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1978847                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  283899                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          377                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2004102                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1928872                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2612                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1967618                       # Number of branches committed
system.cpu.commit.bw_lim_events                354555                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           92788                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           35060                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10054802                       # Number of instructions committed
system.cpu.commit.committedOps               12530549                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     14009505                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.894432                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.768021                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      9182655     65.55%     65.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2169981     15.49%     81.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1034307      7.38%     88.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       510215      3.64%     92.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       302695      2.16%     94.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       198560      1.42%     95.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        74470      0.53%     96.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       182067      1.30%     97.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       354555      2.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14009505                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               282682                       # Number of function calls committed.
system.cpu.commit.int_insts                  11829875                       # Number of committed integer instructions.
system.cpu.commit.loads                       2457360                       # Number of loads committed
system.cpu.commit.membars                       92725                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          199      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7602165     60.67%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           46394      0.37%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              1      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              1      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             2      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             473      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             999      0.01%     61.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             796      0.01%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            576      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2457360     19.61%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2421580     19.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          12530549                       # Class of committed instruction
system.cpu.commit.refs                        4878940                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     26238                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      12475748                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.701072                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.701072                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               2670627                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   774                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               740272                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12576549                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  9062885                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2193074                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2864                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2161                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 86128                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1978847                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1638340                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3032447                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2845                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          300                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10107104                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    7268                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.116329                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           10979143                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1188095                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.594161                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           14015578                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.898270                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.228333                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 11638249     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   195923      1.40%     84.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   214741      1.53%     85.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   291555      2.08%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   231323      1.65%     89.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   219669      1.57%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   295397      2.11%     93.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   136088      0.97%     94.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   792633      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14015578                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued      1797312                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit     16721862                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified     23194056                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        95876                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage     309209478                       # number of prefetches that crossed the page
system.cpu.idleCycles                         2995140                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2911                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1971670                       # Number of branches executed
system.cpu.iew.exec_nop                         54891                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.737334                       # Inst execution rate
system.cpu.iew.exec_refs                      4927697                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2423906                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    4294                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2463240                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              92840                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               495                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2425926                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            12566196                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2503791                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3248                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12542588                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     38                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 21871                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2864                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 21913                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1562                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           113960                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          177                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        41147                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5876                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4343                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            177                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2372                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            539                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   8791171                       # num instructions consuming a value
system.cpu.iew.wb_count                      12496880                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.570927                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5019115                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.734647                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12499069                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15616928                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9175416                       # number of integer regfile writes
system.cpu.ipc                               0.587865                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.587865                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               213      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7567250     60.32%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                46403      0.37%     60.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     60.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   1      0.00%     60.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     60.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   5      0.00%     60.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     60.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  2      0.00%     60.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  503      0.00%     60.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1081      0.01%     60.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  849      0.01%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 603      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     60.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2504452     19.96%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2424468     19.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12545836                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      182818                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014572                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   45445     24.86%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     24.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     34      0.02%     24.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     21      0.01%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     24.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  65150     35.64%     60.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 72168     39.48%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               12701466                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           39236134                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12470218                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12518537                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   12418465                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12545836                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               92840                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           35546                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               256                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             51                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        22963                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14015578                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.895135                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.633023                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9152210     65.30%     65.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2062956     14.72%     80.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              708443      5.05%     85.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              809268      5.77%     90.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              553912      3.95%     94.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              257169      1.83%     96.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              247381      1.77%     98.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              141501      1.01%     99.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               82738      0.59%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14015578                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.737525                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  26975                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              54190                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        26662                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             28480                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            135442                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           152215                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2463240                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2425926                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9531663                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 370905                       # number of misc regfile writes
system.cpu.numCycles                         17010718                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                       1                       # number of predicate regfile reads
system.cpu.rename.BlockCycles                    8998                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11280741                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    115                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  9111496                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     72                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    49                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17876336                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12571877                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            11322509                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2230521                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  24273                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2864                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                211518                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    41749                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         15594219                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        2450181                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts             140175                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    712204                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          92837                       # count of temporary serializing insts renamed
system.cpu.rename.vec_pred_rename_lookups            1                       # Number of vector predicate rename lookups
system.cpu.rename.vec_rename_lookups            18487                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     26218856                       # The number of ROB reads
system.cpu.rob.rob_writes                    25137375                       # The number of ROB writes
system.cpu.timesIdled                          233969                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    17506                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   14460                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    62                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5400                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           60                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       791687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1584460                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1848                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1737                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1737                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1848                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1815                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         8985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       229440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  229440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5400                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5400    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5400                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6577000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19191250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8505358500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            789130                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3656                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       786885                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1144                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1828                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1828                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        786949                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2181                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1815                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1815                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2360778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        16452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2377230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    100725056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       490560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              101215616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               5                       # Total snoops (count)
system.tol2bus.snoopTraffic                       320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           792775                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000076                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008699                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 792715     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     60      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             792775                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1693246631                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             19.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6998846                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1180424500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            13.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8505358500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               393668                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1572                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       392128                       # number of demand (read+write) hits
system.l2.demand_hits::total                   787368                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              393668                       # number of overall hits
system.l2.overall_hits::.cpu.data                1572                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       392128                       # number of overall hits
system.l2.overall_hits::total                  787368                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1148                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2437                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3585                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1148                       # number of overall misses
system.l2.overall_misses::.cpu.data              2437                       # number of overall misses
system.l2.overall_misses::total                  3585                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     89093500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    204261500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        293355000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     89093500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    204261500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       293355000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           394816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4009                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       392128                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               790953                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          394816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4009                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       392128                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              790953                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002908                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.607882                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004533                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002908                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.607882                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004533                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77607.578397                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83816.782930                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81828.451883                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77607.578397                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83816.782930                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81828.451883                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2437                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3585                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2437                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3585                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     77613001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    179890003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    257503004                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     77613001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    179890003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    257503004                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.607882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004533                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.607882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.004533                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67607.143728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73816.168650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71827.895119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67607.143728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73816.168650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71827.895119                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3656                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3656                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3656                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3656                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       786825                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           786825                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       786825                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       786825                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                91                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    91                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1737                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1737                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    145109000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     145109000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.950219                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.950219                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83540.011514                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83540.011514                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    127737503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    127737503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.950219                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.950219                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73539.149683                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73539.149683                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         393668                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       392128                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             785796                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1148                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1148                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     89093500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     89093500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       394816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       392128                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         786944                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002908                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001459                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77607.578397                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77607.578397                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1148                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1148                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     77613001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     77613001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002908                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001459                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67607.143728                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67607.143728                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1481                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1481                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          700                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             700                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     59152500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     59152500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2181                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2181                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.320954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.320954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84503.571429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84503.571429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          700                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          700                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     52152500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     52152500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.320954                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.320954                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74503.571429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74503.571429                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data         1815                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1815                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1815                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1815                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1815                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1815                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     34855500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     34855500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19204.132231                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19204.132231                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8505358500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4189.374225                       # Cycle average of tags in use
system.l2.tags.total_refs                     1582580                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5400                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    293.070370                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1509.501405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1137.454760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1542.418059                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.046066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.034712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.047071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.127850                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5400                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5189                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.164795                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12680560                       # Number of tag accesses
system.l2.tags.data_accesses                 12680560                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8505358500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          73472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         155968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             229440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        73472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         73472                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3585                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           8638319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          18337616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              26975935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      8638319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8638319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          8638319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         18337616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             26975935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000587000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9296                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3585                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3585                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     42610500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               109829250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11885.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30635.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2064                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3585                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    150.905263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.573573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   164.844057                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          574     37.76%     37.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          791     52.04%     89.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           45      2.96%     92.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           35      2.30%     95.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      1.05%     96.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      1.25%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      0.79%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.33%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           23      1.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1520                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 229440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  229440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        26.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     26.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8502925000                       # Total gap between requests
system.mem_ctrls.avgGap                    2371806.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        73472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       155968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 8638319.007952457294                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 18337616.221585486084                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2437                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     30349250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     79480000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26436.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32613.87                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    57.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6254640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3324420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            13630260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     671186880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1889077470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1675255680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4258729350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        500.711328                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4337438000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    283920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3884000500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4605300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2443980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            11966640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     671186880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1252390320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2211413280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4154006400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        488.398743                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5737436250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    283920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2484002250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8505358500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1230184                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1230184                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1230184                       # number of overall hits
system.cpu.icache.overall_hits::total         1230184                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       408154                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         408154                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       408154                       # number of overall misses
system.cpu.icache.overall_misses::total        408154                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   6643836480                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6643836480                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   6643836480                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6643836480                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1638338                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1638338                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1638338                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1638338                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.249127                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.249127                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.249127                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.249127                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16277.768881                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16277.768881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16277.768881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16277.768881                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5789                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               620                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     9.337097                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            327004                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       786885                       # number of writebacks
system.cpu.icache.writebacks::total            786885                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        13335                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        13335                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        13335                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        13335                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       394819                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       394819                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       394819                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       392130                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       786949                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   6117324483                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6117324483                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   6117324483                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   4741907903                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10859232386                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.240988                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.240988                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.240988                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.480334                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15493.997206                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15493.997206                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15493.997206                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12092.693502                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13799.156471                       # average overall mshr miss latency
system.cpu.icache.replacements                 786885                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1230184                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1230184                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       408154                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        408154                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   6643836480                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6643836480                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1638338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1638338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.249127                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.249127                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16277.768881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16277.768881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        13335                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        13335                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       394819                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       394819                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   6117324483                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6117324483                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.240988                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.240988                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15493.997206                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15493.997206                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       392130                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       392130                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   4741907903                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   4741907903                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12092.693502                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12092.693502                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   8505358500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8505358500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.978326                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2017133                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            786949                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.563232                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    27.156071                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    36.822254                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.424314                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.575348                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999661                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           35                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.546875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.453125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4063625                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4063625                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8505358500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8505358500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8505358500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8505358500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8505358500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4529888                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4529888                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4578679                       # number of overall hits
system.cpu.dcache.overall_hits::total         4578679                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7584                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7584                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8174                       # number of overall misses
system.cpu.dcache.overall_misses::total          8174                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    382070974                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    382070974                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    382070974                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    382070974                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4537472                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4537472                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4586853                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4586853                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001671                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001671                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001782                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001782                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50378.556698                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50378.556698                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46742.228285                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46742.228285                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32451                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1842                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.617264                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3656                       # number of writebacks
system.cpu.dcache.writebacks::total              3656                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2346                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2346                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2346                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2346                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5238                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5238                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5826                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5826                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    268874019                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    268874019                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    285309519                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    285309519                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001154                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001154                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001270                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001270                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51331.427835                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51331.427835                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48971.767765                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48971.767765                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4800                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2205918                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2205918                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    101635500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    101635500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2208601                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2208601                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001215                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001215                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37881.289601                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37881.289601                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1072                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1072                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1611                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1611                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     62041500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     62041500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38511.173184                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38511.173184                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2323970                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2323970                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3095                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3095                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    221657413                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    221657413                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2327065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2327065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001330                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001330                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71617.904039                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71617.904039                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1274                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1274                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1821                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1821                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    149860458                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    149860458                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000783                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000783                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82295.693575                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82295.693575                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        48791                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         48791                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          590                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          590                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        49381                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        49381                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011948                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011948                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          588                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          588                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     16435500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     16435500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011907                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011907                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27951.530612                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27951.530612                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data         1806                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         1806                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     58778061                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     58778061                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1806                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1806                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32545.991694                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32545.991694                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         1806                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         1806                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     56972061                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     56972061                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31545.991694                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31545.991694                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        92749                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        92749                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        12000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        92750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        92750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        12000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        92725                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        92725                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        92725                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        92725                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8505358500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.343958                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4769979                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5824                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            819.021120                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            254500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1014.343958                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990570                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990570                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          191                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          808                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9550480                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9550480                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8505358500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   8505358500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
