# Chapter 4.4: Pseudo-NMOS Logic

## ğŸ“‹ Chapter Overview

**Pseudo-NMOS logic** replaces the complex PMOS pull-up network with a single always-ON PMOS transistor. This simplifies design and reduces transistor count but introduces **static power dissipation** and **reduced noise margins**. It's a "ratioed" logic style where correct output levels depend on transistor sizing ratios.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Explain the operation and trade-offs of pseudo-NMOS logic
- Size transistors for correct voltage levels
- Calculate static power dissipation
- Identify appropriate applications for pseudo-NMOS

---

## 4.4.1 Pseudo-NMOS Structure

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PSEUDO-NMOS STRUCTURE                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   COMPLEMENTARY CMOS              PSEUDO-NMOS                       â”‚
â”‚   (Full CMOS)                                                       â”‚
â”‚                                                                      â”‚
â”‚        VDD                            VDD                           â”‚
â”‚         â”‚                              â”‚                            â”‚
â”‚     â”Œâ”€â”€â”€â”´â”€â”€â”€â”                      â”Œâ”€â”€â”€â”´â”€â”€â”€â”                        â”‚
â”‚     â”‚  PUN  â”‚ â† Complex            â”‚       â”‚                        â”‚
â”‚     â”‚       â”‚   network     GND â”€â”€â”€â”¤   P   â”‚ â† Always ON            â”‚
â”‚     â””â”€â”€â”€â”¬â”€â”€â”€â”˜                      â”‚       â”‚   (weak)               â”‚
â”‚         â”œâ”€â”€â”€â”€â”€â”€â”€â–º F                â””â”€â”€â”€â”¬â”€â”€â”€â”˜                        â”‚
â”‚     â”Œâ”€â”€â”€â”´â”€â”€â”€â”                          â”œâ”€â”€â”€â”€â”€â”€â”€â–º F                  â”‚
â”‚     â”‚  PDN  â”‚ â† Same as            â”Œâ”€â”€â”€â”´â”€â”€â”€â”                        â”‚
â”‚     â”‚       â”‚   Pseudo-NMOS        â”‚  PDN  â”‚ â† Same as              â”‚
â”‚     â””â”€â”€â”€â”¬â”€â”€â”€â”˜                      â”‚       â”‚   Full CMOS            â”‚
â”‚         â”‚                          â””â”€â”€â”€â”¬â”€â”€â”€â”˜                        â”‚
â”‚        GND                             â”‚                            â”‚
â”‚                                       GND                           â”‚
â”‚                                                                      â”‚
â”‚   Key difference:                                                   â”‚
â”‚   â€¢ PMOS gate connected to GND (always ON)                         â”‚
â”‚   â€¢ PMOS acts as "load" or "pull-up resistor"                      â”‚
â”‚   â€¢ PDN fights against always-ON PMOS                              â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.4.2 Pseudo-NMOS Inverter

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PSEUDO-NMOS INVERTER                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Circuit:                                                          â”‚
â”‚                                                                      â”‚
â”‚           VDD                                                       â”‚
â”‚            â”‚                                                        â”‚
â”‚        â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                                    â”‚
â”‚   GNDâ”€â”€â”¤   P   â”‚â”€â”€ (W/L)p                                           â”‚
â”‚        â”‚ (weak)â”‚                                                    â”‚
â”‚        â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                                    â”‚
â”‚            â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Vout                                      â”‚
â”‚        â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                                    â”‚
â”‚   Vinâ”€â”€â”¤   N   â”‚â”€â”€ (W/L)n                                           â”‚
â”‚        â”‚(strongâ”‚                                                    â”‚
â”‚        â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                                    â”‚
â”‚            â”‚                                                        â”‚
â”‚           GND                                                       â”‚
â”‚                                                                      â”‚
â”‚   Operation:                                                        â”‚
â”‚                                                                      â”‚
â”‚   Input = 0 (LOW):                Input = 1 (HIGH):                â”‚
â”‚   â€¢ NMOS OFF                      â€¢ NMOS ON (strong)               â”‚
â”‚   â€¢ PMOS ON (always)              â€¢ PMOS ON (always)               â”‚
â”‚   â€¢ Vout pulled to VDD            â€¢ NMOS overpowers PMOS           â”‚
â”‚   â€¢ VOH = VDD âœ“                   â€¢ Vout pulled LOW                â”‚
â”‚                                   â€¢ VOL > 0 (NOT 0!) âœ—             â”‚
â”‚                                                                      â”‚
â”‚   Problem: VOL is not 0V due to voltage divider action             â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.4.3 Ratioed Logic - VOL Calculation

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    VOL CALCULATION                                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   When Vin = VDD (output should be LOW):                           â”‚
â”‚                                                                      â”‚
â”‚           VDD                                                       â”‚
â”‚            â”‚                                                        â”‚
â”‚         â”Œâ”€â”€â”´â”€â”€â”                                                     â”‚
â”‚         â”‚ Rp  â”‚ â† PMOS resistance (linear region)                  â”‚
â”‚         â””â”€â”€â”¬â”€â”€â”˜                                                     â”‚
â”‚            â”œâ”€â”€â”€â”€â”€ VOL                                               â”‚
â”‚         â”Œâ”€â”€â”´â”€â”€â”                                                     â”‚
â”‚         â”‚ Rn  â”‚ â† NMOS resistance (linear region)                  â”‚
â”‚         â””â”€â”€â”¬â”€â”€â”˜                                                     â”‚
â”‚            â”‚                                                        â”‚
â”‚           GND                                                       â”‚
â”‚                                                                      â”‚
â”‚   Resistive divider:                                                â”‚
â”‚                                                                      â”‚
â”‚                     Rn                                              â”‚
â”‚   VOL = VDD Ã— â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                        â”‚
â”‚                  Rn + Rp                                            â”‚
â”‚                                                                      â”‚
â”‚   For VOL â†’ 0, we need Rn << Rp                                    â”‚
â”‚                                                                      â”‚
â”‚   Since R âˆ L/(WÂ·Î¼):                                               â”‚
â”‚                                                                      â”‚
â”‚         Rn     (L/W)n Ã— Î¼p                                         â”‚
â”‚        â”€â”€â”€â”€ = â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                        â”‚
â”‚         Rp     (L/W)p Ã— Î¼n                                         â”‚
â”‚                                                                      â”‚
â”‚   Define ratio: r = (W/L)p / (W/L)n Ã— (Î¼p/Î¼n)                      â”‚
â”‚                                                                      â”‚
â”‚   For acceptable VOL (e.g., < 0.1 VDD):                            â”‚
â”‚   Need strong NMOS (large W/L) and weak PMOS (small W/L)           â”‚
â”‚   Typical ratio: (W/L)n / (W/L)p â‰ˆ 4-10                            â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### VOL Design Equation

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    VOL vs SIZING RATIO                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Approximation (both transistors in linear region):                â”‚
â”‚                                                                      â”‚
â”‚                        kp Â· (VDD - |Vtp|)                           â”‚
â”‚   VOL â‰ˆ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                      â”‚
â”‚          kn Â· (VDD - Vtn) + kp Â· (VDD - |Vtp|)                     â”‚
â”‚                                                                      â”‚
â”‚   where k = Î¼Â·CoxÂ·(W/L)                                            â”‚
â”‚                                                                      â”‚
â”‚   If VDD >> Vt and kn >> kp:                                       â”‚
â”‚                                                                      â”‚
â”‚                    kp                                               â”‚
â”‚   VOL â‰ˆ VDD Ã— â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                           â”‚
â”‚                  kn + kp                                            â”‚
â”‚                                                                      â”‚
â”‚                     1                                               â”‚
â”‚   VOL â‰ˆ VDD Ã— â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                           â”‚
â”‚                1 + kn/kp                                            â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚   â”‚  For VOL < VDD/10:  kn/kp > 9  (i.e., kn >> kp)          â”‚    â”‚
â”‚   â”‚                                                           â”‚    â”‚
â”‚   â”‚  Considering Î¼n/Î¼p â‰ˆ 2.5:                                â”‚    â”‚
â”‚   â”‚  (W/L)n / (W/L)p > 9/2.5 â‰ˆ 4                             â”‚    â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.4.4 Static Power Dissipation

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    STATIC POWER PROBLEM                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   COMPLEMENTARY CMOS               PSEUDO-NMOS                      â”‚
â”‚                                                                      â”‚
â”‚   Output = 0:                      Output = LOW:                    â”‚
â”‚   â€¢ PMOS OFF                       â€¢ PMOS ON (always!)             â”‚
â”‚   â€¢ NMOS ON                        â€¢ NMOS ON                       â”‚
â”‚   â€¢ No DC path                     â€¢ DC current path!              â”‚
â”‚   â€¢ Pstatic = 0 âœ“                  â€¢ Pstatic â‰  0 âœ—                â”‚
â”‚                                                                      â”‚
â”‚        VDD                              VDD                         â”‚
â”‚         â”‚                                â”‚                          â”‚
â”‚      â”€â”€â”€â”¤â”œâ”€â”€â”€                        â”Œâ”€â”€â”€â”´â”€â”€â”€â”                      â”‚
â”‚         Ã—    â† OFF            GND â”€â”€â”€â”¤   P   â”‚â”€â”€â”€â”€ ON              â”‚
â”‚         â”‚                            â””â”€â”€â”€â”¬â”€â”€â”€â”˜                      â”‚
â”‚         â”œâ”€â”€â”€ 0V                          â”‚                          â”‚
â”‚     â”Œâ”€â”€â”€â”´â”€â”€â”€â”                            â”‚ Idc                      â”‚
â”‚     â”‚   ON  â”‚                            â”‚â†“                         â”‚
â”‚     â””â”€â”€â”€â”¬â”€â”€â”€â”˜                        â”Œâ”€â”€â”€â”´â”€â”€â”€â”                      â”‚
â”‚         â”‚                            â”‚   ON  â”‚                      â”‚
â”‚        GND                           â””â”€â”€â”€â”¬â”€â”€â”€â”˜                      â”‚
â”‚                                          â”‚                          â”‚
â”‚   Idc = 0                               GND                         â”‚
â”‚                                                                      â”‚
â”‚   Static current:  I_static = kp/2 Â· (VDD - |Vtp|)Â² Â· (1 + Î»VOL)   â”‚
â”‚                                                                      â”‚
â”‚   Static power:    P_static = VDD Â· I_static                       â”‚
â”‚                                                                      â”‚
â”‚   This power is dissipated whenever output is LOW                  â”‚
â”‚   (approximately 50% of the time on average)                       â”‚
â”‚                                                                      â”‚
â”‚   P_avg_static â‰ˆ 0.5 Ã— VDD Ã— I_static                              â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.4.5 Voltage Transfer Characteristic

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PSEUDO-NMOS VTC                                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Vout                                                              â”‚
â”‚     â”‚                                                               â”‚
â”‚ VDD â”¼â•â•â•â•â•—                          CMOS                           â”‚
â”‚     â”‚     â•²                         â”€â”€â”€â”€                            â”‚
â”‚     â”‚      â•²         Pseudo-NMOS    Pseudo-NMOS has:               â”‚
â”‚     â”‚       â•²        â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€   â€¢ VOH = VDD âœ“                  â”‚
â”‚     â”‚        â•²         â•²            â€¢ VOL > 0 âœ—                    â”‚
â”‚     â”‚         â•²         â•²           â€¢ Lower VM                     â”‚
â”‚     â”‚          â•²         â•²          â€¢ Reduced NMH                  â”‚
â”‚     â”‚           â•²         â•²         â€¢ Asymmetric VTC               â”‚
â”‚ VOL â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â•²â”€â”€â”€â”€â”€â”€â”€â”€â”€â•²â”€â”€â”€â”€                                   â”‚
â”‚     â”‚             â•²         â•â•â•â•                                    â”‚
â”‚   0 â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â•²â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                   â”‚
â”‚     â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â–º Vin                            â”‚
â”‚          0   Vtn   VM  VIH   VDD                                   â”‚
â”‚                                                                      â”‚
â”‚   Key observations:                                                 â”‚
â”‚                                                                      â”‚
â”‚   â€¢ VOH = VDD (PMOS pulls up fully when NMOS is OFF)              â”‚
â”‚   â€¢ VOL > 0 (voltage divider effect)                               â”‚
â”‚   â€¢ Transition region shifted left (lower VM)                      â”‚
â”‚   â€¢ Less sharp transition than full CMOS                           â”‚
â”‚                                                                      â”‚
â”‚   Noise margins:                                                    â”‚
â”‚   â€¢ NMH reduced compared to CMOS                                   â”‚
â”‚   â€¢ NML may be larger (depends on sizing)                          â”‚
â”‚   â€¢ Overall noise immunity is worse                                â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.4.6 Pseudo-NMOS Complex Gates

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PSEUDO-NMOS NAND & NOR                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Pseudo-NMOS NAND                  Pseudo-NMOS NOR                 â”‚
â”‚   (F = (AB)')                       (F = (A+B)')                    â”‚
â”‚                                                                      â”‚
â”‚        VDD                               VDD                        â”‚
â”‚         â”‚                                 â”‚                         â”‚
â”‚     â”Œâ”€â”€â”€â”´â”€â”€â”€â”                         â”Œâ”€â”€â”€â”´â”€â”€â”€â”                     â”‚
â”‚ GNDâ”€â”¤   P   â”‚                     GNDâ”€â”¤   P   â”‚                     â”‚
â”‚     â””â”€â”€â”€â”¬â”€â”€â”€â”˜                         â””â”€â”€â”€â”¬â”€â”€â”€â”˜                     â”‚
â”‚         â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–º F                     â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–º F             â”‚
â”‚     â”Œâ”€â”€â”€â”´â”€â”€â”€â”                        â”Œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”                    â”‚
â”‚  A â”€â”¤   N   â”‚                    â”Œâ”€â”€â”€â”´â”€â”€â”€â”â”‚â”Œâ”€â”€â”€â”´â”€â”€â”€â”                â”‚
â”‚     â””â”€â”€â”€â”¬â”€â”€â”€â”˜                  Aâ”€â”¤   N   â”‚â”‚â”‚   N   â”œâ”€B              â”‚
â”‚     â”Œâ”€â”€â”€â”´â”€â”€â”€â”                    â””â”€â”€â”€â”¬â”€â”€â”€â”˜â”‚â””â”€â”€â”€â”¬â”€â”€â”€â”˜                â”‚
â”‚  B â”€â”¤   N   â”‚                        â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜                    â”‚
â”‚     â””â”€â”€â”€â”¬â”€â”€â”€â”˜                             â”‚                         â”‚
â”‚         â”‚                                GND                        â”‚
â”‚        GND                                                          â”‚
â”‚                                                                      â”‚
â”‚   Transistors: 3                    Transistors: 3                  â”‚
â”‚   (vs 4 in CMOS)                    (vs 4 in CMOS)                  â”‚
â”‚                                                                      â”‚
â”‚   Pseudo-NMOS AOI21 (F = (AB + C)')                                â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                 â”‚
â”‚                                                                      â”‚
â”‚        VDD                                                          â”‚
â”‚         â”‚                                                           â”‚
â”‚     â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                                       â”‚
â”‚ GNDâ”€â”¤   P   â”‚ â† Single weak PMOS                                   â”‚
â”‚     â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                                       â”‚
â”‚         â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º F                      â”‚
â”‚    â”Œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”                                                      â”‚
â”‚ â”Œâ”€â”€â”´â”€â”€â” â”‚ â”Œâ”€â”€â”´â”€â”€â”                                                   â”‚
â”‚ â”‚  N  â”‚ â”‚ â”‚  N  â”œâ”€ C                                                â”‚
â”‚ â””â”€â”€â”¬â”€â”€â”˜ â”‚ â””â”€â”€â”¬â”€â”€â”˜                                                   â”‚
â”‚ â”Œâ”€â”€â”´â”€â”€â” â”‚    â”‚                                                      â”‚
â”‚ â”‚  N  â”‚ â”‚    â”‚                                                      â”‚
â”‚ â””â”€â”€â”¬â”€â”€â”˜ â”‚    â”‚                                                      â”‚
â”‚    â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜                                                      â”‚
â”‚         â”‚                                                           â”‚
â”‚        GND                                                          â”‚
â”‚                                                                      â”‚
â”‚   Transistors: 4 (vs 6 in CMOS AOI21)                              â”‚
â”‚                                                                      â”‚
â”‚   General formula: Transistor count = n + 1                        â”‚
â”‚   (n inputs + 1 PMOS load)                                         â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.4.7 Sizing for Complex Gates

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PSEUDO-NMOS SIZING                                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   For series NMOS (like NAND), worst case VOL occurs when          â”‚
â”‚   ALL NMOS are ON (maximum resistance in PDN)                       â”‚
â”‚                                                                      â”‚
â”‚   For 2-input NAND:                                                 â”‚
â”‚                                                                      â”‚
â”‚           VDD                                                       â”‚
â”‚            â”‚                                                        â”‚
â”‚         Rp (PMOS)                                                   â”‚
â”‚            â”‚                                                        â”‚
â”‚           VOL                                                       â”‚
â”‚            â”‚                                                        â”‚
â”‚         Rn (A)    â† Each NMOS has resistance Rn                    â”‚
â”‚            â”‚                                                        â”‚
â”‚         Rn (B)    â† Total PDN resistance = 2Â·Rn                    â”‚
â”‚            â”‚                                                        â”‚
â”‚           GND                                                       â”‚
â”‚                                                                      â”‚
â”‚   For VOL target with n series transistors:                         â”‚
â”‚                                                                      â”‚
â”‚   VOL/VDD = nÂ·Rn / (nÂ·Rn + Rp)                                     â”‚
â”‚                                                                      â”‚
â”‚   To maintain same VOL as inverter:                                 â”‚
â”‚   â€¢ Keep ratio (nÂ·Rn)/Rp constant                                  â”‚
â”‚   â€¢ Make each NMOS n times wider                                   â”‚
â”‚   â€¢ Or keep PMOS n times weaker                                    â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚   â”‚ For n-input NAND: (W/L)n_each = n Ã— (W/L)n_inverter      â”‚    â”‚
â”‚   â”‚                                                           â”‚    â”‚
â”‚   â”‚ PMOS size remains same as inverter (it's already weak)   â”‚    â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                                      â”‚
â”‚   For NOR (parallel NMOS): No special sizing needed                â”‚
â”‚   (Any single ON NMOS can pull down)                               â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.4.8 Advantages and Disadvantages

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PSEUDO-NMOS TRADE-OFFS                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   âœ“ ADVANTAGES                     âœ— DISADVANTAGES                 â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                     â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                 â”‚
â”‚                                                                      â”‚
â”‚   â€¢ Fewer transistors              â€¢ Static power dissipation      â”‚
â”‚     (n+1 vs 2n)                      when output is LOW            â”‚
â”‚                                                                      â”‚
â”‚   â€¢ Simpler layout                 â€¢ Non-zero VOL                  â”‚
â”‚     (no complex PUN)                 (degraded noise margin)       â”‚
â”‚                                                                      â”‚
â”‚   â€¢ Smaller area                   â€¢ Asymmetric delays             â”‚
â”‚                                      (rise slower than fall)       â”‚
â”‚                                                                      â”‚
â”‚   â€¢ Faster switching               â€¢ Reduced noise immunity        â”‚
â”‚     (smaller capacitances)                                          â”‚
â”‚                                                                      â”‚
â”‚   â€¢ Good for high fan-in           â€¢ Not suitable for              â”‚
â”‚     gates (OR/NOR planes)            low-power applications        â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   Best use cases:                                           â”‚   â”‚
â”‚   â”‚   â€¢ ROM and PLA structures                                  â”‚   â”‚
â”‚   â”‚   â€¢ High-speed, power-tolerant applications                 â”‚   â”‚
â”‚   â”‚   â€¢ Prototype/rapid design                                  â”‚   â”‚
â”‚   â”‚   â€¢ Wide OR/NOR gates (many inputs)                        â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   Avoid when:                                               â”‚   â”‚
â”‚   â”‚   â€¢ Low power is critical                                   â”‚   â”‚
â”‚   â”‚   â€¢ High noise immunity needed                              â”‚   â”‚
â”‚   â”‚   â€¢ Battery-operated devices                                â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Parameter | Complementary CMOS | Pseudo-NMOS |
|-----------|-------------------|-------------|
| Transistor count | 2n | n + 1 |
| VOL | 0V | > 0V (ratio dependent) |
| VOH | VDD | VDD |
| Static power | ~0 (only leakage) | Significant |
| Noise margins | Excellent | Reduced |
| Rise time | Comparable | Slower |
| Fall time | Comparable | Faster |
| Design complexity | Higher | Lower |
| Area | Larger | Smaller |

---

## â“ Quick Revision Questions

1. **Why is pseudo-NMOS called "ratioed" logic?**

2. **Calculate the ratio (W/L)n/(W/L)p required for VOL = 0.1V when VDD = 1.8V, Vtn = 0.4V, Vtp = -0.4V, and Î¼n/Î¼p = 2.5.**

3. **Why does pseudo-NMOS have static power dissipation but full CMOS doesn't?**

4. **Draw a pseudo-NMOS 3-input NOR gate. How many transistors does it need?**

5. **When would you choose pseudo-NMOS over complementary CMOS?**

6. **How does the sizing of NMOS transistors change for a pseudo-NMOS NAND gate compared to an inverter?**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Complex Gate Synthesis](03-complex-gate-synthesis.md) | [Unit 4 Home](README.md) | [Pass Transistor Logic â†’](05-pass-transistor-logic.md) |
