
*** Running vivado
    with args -log test_psi_operator.vds -m64 -mode batch -messageDb vivado.pb -notrace -source test_psi_operator.tcl


****** Vivado v2015.2.1 (64-bit)
  **** SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
  **** IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source test_psi_operator.tcl -notrace
Command: synth_design -top test_psi_operator -part xc7z045fbg676-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 243.699 ; gain = 57.930
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_psi_operator' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v:23]
INFO: [Synth 8-638] synthesizing module 'psi_operator' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PSI_WIDTH bound to: 68 - type: integer 
	Parameter SPRAM_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter SPRAM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter IQDATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_MUL_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'complex_multiplier_ip_16_16' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-4252-txjs-130/realtime/complex_multiplier_ip_16_16_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'complex_multiplier_ip_16_16' (1#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-4252-txjs-130/realtime/complex_multiplier_ip_16_16_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'spram_64_64_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-4252-txjs-130/realtime/spram_64_64_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'spram_64_64_ip' (2#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-4252-txjs-130/realtime/spram_64_64_ip_stub.v:7]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:114]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:115]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:116]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:117]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:152]
INFO: [Synth 8-256] done synthesizing module 'psi_operator' (3#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:23]
WARNING: [Synth 8-689] width (69) of port connection 'o_data' does not match port width (68) of module 'psi_operator' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v:48]
WARNING: [Synth 8-85] always block has no event control specified [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v:70]
INFO: [Synth 8-256] done synthesizing module 'test_psi_operator' (4#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 277.980 ; gain = 92.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 277.980 ; gain = 92.211
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045fbg676-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 651.016 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 651.016 ; gain = 465.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045fbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 651.016 ; gain = 465.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 651.016 ; gain = 465.246
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'u3_wea_reg' into 'u2_wea_reg' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:175]
INFO: [Synth 8-4471] merging register 'u4_wea_reg' into 'u2_wea_reg' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:207]
INFO: [Synth 8-4471] merging register 'u1_m_axis_dout_tvalid_dly1_reg' into 'u2_wea_reg' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:242]
INFO: [Synth 8-5544] ROM "i_data_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 651.016 ; gain = 465.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_psi_operator 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module psi_operator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 651.016 ; gain = 465.246
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 651.016 ; gain = 465.246
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 651.016 ; gain = 465.246

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3332] Sequential element (\count_reg[35] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[36] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[37] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[38] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[39] ) is unused and will be removed from module test_psi_operator.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 651.016 ; gain = 465.246
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 651.016 ; gain = 465.246

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 651.016 ; gain = 465.246
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 651.016 ; gain = 465.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 651.016 ; gain = 465.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[31] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[30] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[29] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[28] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[27] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[26] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[25] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[24] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[23] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[22] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[21] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[20] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[19] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[18] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[17] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[16] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[15] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[14] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[13] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[12] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[11] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[10] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[9] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[8] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[7] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[6] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[5] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[4] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[3] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[2] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[1] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[31] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[30] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[29] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[28] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[27] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[26] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[25] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[24] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[23] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[22] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[21] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[20] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[19] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[18] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[17] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[16] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[15] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[14] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[13] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[12] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[11] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[10] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[9] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[8] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[7] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[6] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[5] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[4] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[3] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[2] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[1] ) is unused and will be removed from module test_psi_operator.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 651.016 ; gain = 465.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 651.016 ; gain = 465.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 651.016 ; gain = 465.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 651.016 ; gain = 465.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 651.016 ; gain = 465.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 651.016 ; gain = 465.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |complex_multiplier_ip_16_16 |         1|
|2     |spram_64_64_ip              |         3|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |complex_multiplier_ip_16_16 |     1|
|2     |spram_64_64_ip              |     1|
|3     |spram_64_64_ip__1           |     1|
|4     |spram_64_64_ip__2           |     1|
|5     |BUFG                        |     1|
|6     |CARRY4                      |    13|
|7     |LUT1                        |    54|
|8     |LUT2                        |     2|
|9     |LUT3                        |     4|
|10    |LUT4                        |     5|
|11    |LUT5                        |     4|
|12    |LUT6                        |     3|
|13    |FDRE                        |   326|
+------+----------------------------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   685|
|2     |  uut    |psi_operator |   569|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 651.016 ; gain = 465.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 651.016 ; gain = 70.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 651.016 ; gain = 465.246
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 651.016 ; gain = 453.395
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 651.016 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 22 17:09:09 2016...
