/**
 * Copyright (c) 2025 Huawei Technologies Co., Ltd.
 * This program is free software, you can redistribute it and/or modify it under the terms and conditions of
 * CANN Open Software License Agreement Version 2.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 */

#ifndef __CCE_RUNTIME_STARS_COND_ISA_DEFINE_HPP__
#define __CCE_RUNTIME_STARS_COND_ISA_DEFINE_HPP__

#include "base.hpp"
#include "stars_base_cond_isa_define.hpp"
#include "stars_model_execute_cond_isa_define.hpp"

namespace cce {
namespace runtime {
#pragma pack(push)
#pragma pack (1)

struct RtStarsGetSqFsmStateI {
    RtStarsCondOpLHWI      lhwi1;
    RtStarsCondOpLLWI      llwi1;
    RtStarsCondOpLHWI      lhwi2;
    RtStarsCondOpLLWI      llwi2;
    RtStarsCondOpLHWI      lhwi3;
    RtStarsCondOpLLWI      llwi3;
    RtStarsCondOpSystemCsr csrrc;
    RtStarsCondOpStore     sh;
    RtStarsCondOpOp        and1;
    RtStarsCondOpLoadImm   ldi;
    RtStarsCondOpSystemCsr csrrs;
};

struct RtStarsGetSqEnableI {
    RtStarsCondOpOp        and1;
    RtStarsCondOpLoadImm   ldi;
    RtStarsCondOpImm       andi;
};

struct RtStarsGetSqHeadAndTailI {
    RtStarsCondOpLoadImm   ldi1;
    RtStarsCondOpImm       andtail;
    RtStarsCondOpLoadImm   ldi2;
    RtStarsCondOpImm       andhead;
};

struct RtStarsDisableStreamI {
    RtStarsCondOpLHWI      lhwi1;
    RtStarsCondOpLLWI      llwi1;
    RtStarsCondOpStore     sw;
};

struct RtStarsSetCqeStatus {
    RtStarsCondOpSystemCsr csrrw;
};

struct RtStarsAddStreamActiveTimes {
    RtStarsCondOpLoadImm       lwu;
    RtStarsCondOpImm           addi;
    RtStarsCondOpLHWI          lhwi;
    RtStarsCondOpLLWI          llwi;
    RtStarsCondOpStore         sh;
};

// stream active func call
struct RtStarsStreamActiveFc {
    RtStarsGetSqFsmStateI         getSqFsmState_i;
    RtStarsSetCqeStatus             dfxFsm;
    RtStarsCondOpLLWI             llwiDfx0;
    RtStarsCondOpLHWI             lhwiDfx0;
    RtStarsCondOpStore            stdDfx0;
    RtStarsCondOpImm              addi;
    RtStarsCondOpImm              andi1;
    RtStarsCondOpLLWI             llwi1;
    RtStarsCondOpLHWI             lhwi1;
    RtStarsCondOpOp               xor1;
    RtStarsSetCsrJumpPc           jumpPc0;
    RtStarsCondOpLoop             sqNEloop;

    RtStarsCondOpImmSLLI          srli;
    RtStarsCondOpImm              andi2;
    RtStarsCondOpImm              andi9;              // check if fsm is 9, then goto error
    RtStarsSetCsrJumpPc           jumpErr0;
    RtStarsCondOpBranch           fsm9err;
    RtStarsSetCsrJumpPc           jumpPc1;
    RtStarsCondOpLoop             loop;               // go to back
    RtStarsGetSqEnableI           getSqEnable_i;
    RtStarsSetCsrJumpPc           jumpPc2;

    RtStarsCondOpLLWI             llwiDfx1;
    RtStarsCondOpLHWI             lhwiDfx1;
    RtStarsCondOpStore            stdDfx1;

    RtStarsCondOpBranch           beq1;               // BEQ: if sq enable flag is disable(0), goto reset sq head
    RtStarsGetSqHeadAndTailI      getSqHeadAndTail_i;
    RtStarsSetCsrJumpPc           jumpPc3;

    RtStarsCondOpLLWI             llwiDfx2;
    RtStarsCondOpLHWI             lhwiDfx2;
    RtStarsCondOpStore            stdDfx2_0;
    RtStarsCondOpStore            stdDfx2_1;

    RtStarsCondOpBranch           bne2;               // BNE: if sq head is not equal to tail, goto err
    RtStarsDisableStreamI         disableSq_i;
    RtStarsCondOpStreamGotoI      goto_i;             // reset sq head;
    RtStarsAddStreamActiveTimes   addStreamActiveTimes;
    RtStarsCondOpStreamActiveI    active_i;
    RtStarsSetCsrJumpPc           jumpPc4;
    RtStarsCondOpBranch           beq2;               // BEQ: r0 r0, goto nop
    RtStarsCondOpErrorInstr       err;
    RtStarsCondOpNop              end;    /* end of func, mast be the last insruction */
};

// stream active func call para
struct rtStarsStreamActiveFcPara_t {
    uint32_t sqId;
    uint32_t res;
    uint64_t streamExecTimesAddr;
    uint64_t rtSqFsmStateAddr;
    uint64_t rtSqEnableAddr;
    uint64_t rtSqTailAddr;
    uint64_t rtSqHeadAddr;
    uint64_t dfxAddr;
};

struct RtStarsLabelSwitchByIdxCheck {
    RtStarsCondOpLoadImm ldi;
    RtStarsCondOpLHWI    lhwi1;
    RtStarsCondOpLLWI    llwi1;
    RtStarsCondOpBranch  blt;
    RtStarsCondOpLHWI    lhwi2;
    RtStarsCondOpLLWI    llwi2;
    RtStarsCondOpLoadImm ldi1;
    RtStarsSetCqeStatus    dfxLabelIndex;
    RtStarsCondOpBranch  blt1;
    RtStarsCondOpErrorInstr  err;
};

struct RtStarsSwitchGetSqHeadAndTailI {
    RtStarsCondOpLoad      ldr1;
    RtStarsCondOpImm      andtail;
    RtStarsCondOpLoad      ldr2;
    RtStarsCondOpImm      andhead;
};

struct RtStarsSwitchGetSqVirtualAddrI{
    RtStarsCondOpImmSLLI   slli1;        // SLLI: R3 is the sqid get offset R5 : R3 << 3.
    RtStarsCondOpLHWI      lhwi1;        // LHWI/LLWI : read the starting addr of the virtual addr array to R4
    RtStarsCondOpLLWI      llwi1;
    RtStarsCondOpOp        add1;         // ADD : ADD : get "sq virtual addr" addr:  virtual addr arry head + sqid * 8
    RtStarsCondOpLoad      ldr1;         // LD_R: read sq simaple virutual addr from R4 to R4
    RtStarsCondOpLHWI      lhwi2;        // LHWI/LLWI: load goto instr num as a immediate to R5
    RtStarsCondOpLLWI      llwi2;
    RtStarsCondOpSystemCsr csrrw1;       // CSRRW: set goto instr num to jump_pc reg
    RtStarsCondOpBranch    beq1;         // BNE: sq Virtual Addr = 0 go to error
};

struct RtStarsSwitchGetSqEnableI {
    RtStarsCondOpLoad      ldr;
    RtStarsCondOpImm       andi1;
};

struct RtStarsSwitchDisableStreamI {
    RtStarsCondOpStore     sw;
};

struct RtStarsAddExecTimesFc {
    RtStarsCondOpLoadImm          ldi;
    RtStarsCondOpLLWI             llwi1;
    RtStarsCondOpLHWI             lhwi1;
    RtStarsCondOpImmSLLI          slli1;
    RtStarsCondOpOp               add1;
    RtStarsCondOpLoad             ldr1;
    RtStarsCondOpLoad             ldr2;
    RtStarsCondOpImm              addi1;
    RtStarsCondOpStore            sh;
};

struct rtStarsLabelSwitchByIndexFc_t {
    RtStarsLabelSwitchByIdxCheck  labelSwitchCheckIndex_i;
    RtStarsCondOpLLWI             llwiDfx;
    RtStarsCondOpLHWI             lhwiDfx;
    RtStarsCondOpStore            stdDfx;
    RtStarsCondOpImmSLLI          slli;
    RtStarsCondOpLLWI             llwi;
    RtStarsCondOpLHWI             lhwi;
    RtStarsCondOpOp               add;
    RtStarsCondOpLoad             ldr;
    RtStarsCondOpImm              andi1;

    RtStarsCondOpLLWI             llwiDfx0;
    RtStarsCondOpLHWI             lhwiDfx0;
    RtStarsCondOpStore            stdDfx0;

    RtStarsCondOpImm              xori;
    RtStarsSetCsrJumpPc           jumpPc1;
    RtStarsCondOpBranch           beq1;
    RtStarsSwitchGetSqVirtualAddrI getVirAddr_i;
    RtStarsSwitchGetSqEnableI     getSqEnable_i;

    RtStarsCondOpLLWI             llwiDfx1;
    RtStarsCondOpLHWI             lhwiDfx1;
    RtStarsCondOpStore            stdDfx1;

    RtStarsSetCsrJumpPc           jumpPc2;
    RtStarsCondOpBranch           beq2;
    RtStarsSwitchGetSqHeadAndTailI getSqHeadAndTail_i;

    RtStarsCondOpLLWI             llwiDfx2;
    RtStarsCondOpLHWI             lhwiDfx2;
    RtStarsCondOpStore            stdDfx2_0;
    RtStarsCondOpStore            stdDfx2_1;

    RtStarsSetCsrJumpPc           jumpPc3;
    RtStarsCondOpBranch           beq3;
    RtStarsCondOpErrorInstr       err;
    RtStarsSwitchDisableStreamI   disableSq_i;
    RtStarsCondOpStreamGotoR      goto_r1;
    RtStarsSetCsrJumpPc           jumpPc4;
    RtStarsCondOpLoop             loop;
    RtStarsAddExecTimesFc         addExecTimes_1;
    RtStarsCondOpStreamActiveR    active_r;
    RtStarsCondOpStreamDeActiveI  deActiveI;
    RtStarsSetCsrJumpPc           jumpPc5;
    RtStarsCondOpBranch           beq4;
    RtStarsAddExecTimesFc         addExecTimes_2;
    RtStarsCondOpStreamGotoR      goto_r2;
    RtStarsCondOpNop              end;    /* end of func, mast be the last insruction */
};

struct rtStarsLabelSwitchByIndexFcPara_t {
    uint64_t indexPtr;
    uint32_t maxVal;
    uint32_t res;
    uint64_t labelCountPtr;
    uint64_t labelInfoPtr;
    uint64_t sqVirtualAddr;
    uint64_t dfxAddr;
    uint16_t sqHeadOffset;
    uint16_t sqTailOffset;
};
// stream switch func call
struct rtStarsStreamSwitchFc_t {
    RtStarsCondOpLoadImm          load_i;
    RtStarsCondOpLHWI             lhwi;
    RtStarsCondOpLLWI             llwi;
    RtStarsSetCsrJumpPc           jumpPc0;
    RtStarsCondOpBranch           bne0;
    RtStarsStreamActiveFc         streamActiveFc;
    RtStarsCondOpStreamDeActiveI  deActiveI;
    RtStarsCondOpNop              end;    /* end of func, mast be the last insruction */
};

// stream switch func call para
struct rtStarsStreamSwitchFcPara_t {
    uint32_t currentSqId;
    uint32_t trueSqId;
    uint64_t varPtr;
    uint64_t val;
    rtCondition_t condition;
    uint64_t streamExecTimesAddr;
    uint64_t rtSqFsmStateAddr;
    uint64_t rtSqEnableAddr;
    uint64_t rtSqTailAddr;
    uint64_t rtSqHeadAddr;
    uint64_t dfxAddr;
};

// stream switchEx func call
struct rtStarsStreamSwitchExFc_t {
    RtStarsCondOpLoadImm          loadVar_i;
    RtStarsCondOpLoadImm          loadVal_i;
    RtStarsSetCsrJumpPc           jumpPc0;
    RtStarsCondOpBranch           bne0;
    RtStarsStreamActiveFc         streamActiveFc;
    RtStarsCondOpStreamDeActiveI  deActiveI;
    RtStarsCondOpNop              end;    /* end of func, mast be the last insruction */
};

// stream switchEx func call para
struct rtStarsStreamSwitchExFcPara_t {
    uint32_t currentSqId;
    uint32_t trueSqId;
    uint64_t varPtr;
    uint64_t valPtr;
    rtCondition_t condition;
    rtSwitchDataType_t dataType;
    uint64_t streamExecTimesAddr;
    uint64_t rtSqFsmStateAddr;
    uint64_t rtSqEnableAddr;
    uint64_t rtSqTailAddr;
    uint64_t rtSqHeadAddr;
    uint64_t dfxAddr;
};

enum RtMemWaitValueType : std::uint32_t {
    MEM_WAIT_VALUE_TYPE_GEQ = 0U,    // Wait until (*addr >= value)
    MEM_WAIT_VALUE_TYPE_EQ  = 1U,    // Wait until (*addr == value)
    MEM_WAIT_VALUE_TYPE_AND = 2U,    // Wait until (*addr & value) != 0
    MEM_WAIT_VALUE_TYPE_NOR = 3U,    // Wait until ~(*addr | value) != 0

    MEM_WAIT_VALUE_TYPE_MAX = 4U
};

/* used for none-software sq */
struct RtStarsMemWaitValueLastInstrFc {
    RtStarsCondOpImm addi0;           // init loop index, r3 = r0 + 0 = 0
    RtStarsCondOpLHWI lhwi1;          // load value2 to r5
    RtStarsCondOpLLWI llwi1;
    RtStarsCondOpImm addi1;           // init r4, r4 = r0 + 0 = 0
    RtStarsCondOpLLWI llwi2;          // load max loop num to r4
    RtStarsCondOpLoadImm loadValue;   // load value(u64) from virtual addr to r2
    RtStarsCondOpLHWI lhwi3;          // load value1 to r1
    RtStarsCondOpLLWI llwi3;
    RtStarsCondOpOp        op;        // r2 = r2 op value1(r1)
    RtStarsSetCsrJumpPc jumpPc1;
	RtStarsCondOpBranch branch1;      // r2 == r5, goto wait success
	RtStarsCondOpImm addi2;           // loop index++ r3 = r3 + 1
    RtStarsSetCsrJumpPc jumpPc2;
	RtStarsCondOpBranch bge;          // r3 >= r4, goto wait failed
	RtStarsCondOpNop  nop1;
	RtStarsCondOpNop  nop2;
    RtStarsSetCsrJumpPc jumpPc3;
	RtStarsCondOpBranch branch2;      // r2 != r5, goto loadValue

    /* wait success */
    RtStarsCondOpLoadImm loadProfDisableStatus1; // wait success, load prof disable status to r2
    RtStarsSetCsrJumpPc jumpPc4;
    RtStarsCondOpBranch branch4;      // r2 == r0(0), goto sqe next check
    RtStarsCondOpLHWI lhwi4;          // load profDisableAddr to r4
    RtStarsCondOpLLWI llwi4;
    RtStarsCondOpStore  updateProfDisableStatus1; // write r4 to 0x0 by r0
    RtStarsSetCsrJumpPc jumpPc5;
    RtStarsCondOpBranch branch5;      // r2 != r0(0), goto end

    /* wait failed */
    RtStarsCondOpLoadImm loadProfDisableStatus2; // wait failed, load prof disable status to r2
    RtStarsSetCsrJumpPc jumpPc6;
    RtStarsCondOpBranch branch6;      // r2 != r0(0), goto sqe pre
    RtStarsCondOpLoadImm loadProfSwitch;  // load value(u64) from profSwitchAddr to r3
    RtStarsSetCsrJumpPc jumpPc7;
    RtStarsCondOpBranch branch7;      // r3 == r0(0), goto sqe pre
    RtStarsCondOpLHWI lhwi5;          // load profDisableAddr to r4
    RtStarsCondOpLLWI llwi5;
    RtStarsCondOpLHWI lhwi6;          // load 0x1 to r5
    RtStarsCondOpLLWI llwi6;
    RtStarsCondOpStore  updateProfDisableStatus2; // write r4 to 0x1 by r5
    RtStarsSetCsrJumpPc jumpPc8;
    RtStarsCondOpBranch branch8;      // r3 != r0(0), goto end

    /* sqe pre */
    RtStarsCondOpStreamGotoI goto_pre;  // modify sq head, sqe pre;
    RtStarsSetCsrJumpPc jumpPc9;
    RtStarsCondOpBranch branch9;        // goto end

    /* sqe next */
    RtStarsCondOpStreamGotoI goto_next;  // modify sq head, sqe next;
    RtStarsSetCsrJumpPc jumpPc10;
    RtStarsCondOpBranch branch10;        // goto end

    /* sqe next check */
    RtStarsCondOpLoadImm loadSqTail;   // sqe next check, load sq tail to r2
    RtStarsCondOpLHWI lhwi7;           // load lastSqePos to r3
    RtStarsCondOpLLWI llwi7;
    RtStarsSetCsrJumpPc jumpPc11;
    RtStarsCondOpBranch branch11;      // r3 == r2, goto loadSqTail, until sqTail != lastSqePos
    RtStarsSetCsrJumpPc jumpPc12;
    RtStarsCondOpBranch branch12;      // r3 != r2, goto sqe next
    RtStarsCondOpNop end;
};

/* used for software sq */
struct RtStarsMemWaitValueLastInstrFcEx {
    RtStarsCondOpImm addi0;           // init loop index, r3 = r0 + 0 = 0
    RtStarsCondOpLHWI lhwi1;          // load value2 to r5
    RtStarsCondOpLLWI llwi1;
    RtStarsCondOpImm addi1;           // init r4, r4 = r0 + 0 = 0
    RtStarsCondOpLLWI llwi2;          // load max loop num to r4
    RtStarsCondOpLoadImm loadValue;   // load value(u64) from virtual addr to r2
    RtStarsCondOpLHWI lhwi3;          // load value1 to r1
    RtStarsCondOpLLWI llwi3;
    RtStarsCondOpOp        op;        // r2 = r2 op value1(r1)
    RtStarsSetCsrJumpPc jumpPc1;
	RtStarsCondOpBranch branch1;      // r2 == r5, goto wait success
	RtStarsCondOpImm addi2;           // loop index++ r3 = r3 + 1
    RtStarsSetCsrJumpPc jumpPc2;
	RtStarsCondOpBranch bge;          // r3 >= r4, goto wait failed
	RtStarsCondOpNop  nop1;
	RtStarsCondOpNop  nop2;
    RtStarsSetCsrJumpPc jumpPc3;
	RtStarsCondOpBranch branch2;      // r2 != r5, goto loadValue

    /* wait success */
    RtStarsCondOpLoadImm loadProfDisableStatus1; // wait success, load sqId to r3, prof disable status is bit32
    RtStarsCondOpImmSLLI srli1;                  // r2 = r3 >> 32, r2 is prof disable status
    RtStarsSetCsrJumpPc jumpPc4;
    RtStarsCondOpBranch branch4;      // r2 == r0(0), goto sqe next check
    RtStarsCondOpLHWI lhwi4;          // load sqIdMemAddr to r5
    RtStarsCondOpLLWI llwi4;
    RtStarsCondOpLHWI lhwi41;          // load 0xFFFFFFFF to r4
    RtStarsCondOpLLWI llwi41;
    RtStarsCondOpOp   andOp;           // r4 = r3 & r4 = sqId & 0xFFFFFFFF
    RtStarsCondOpStore  updateProfDisableStatus1; // write r5, sqId bit32 clear to 0
    RtStarsSetCsrJumpPc jumpPc5;
    RtStarsCondOpBranch branch5;      // r2 != r0(0), goto end

    /* wait failed */
    RtStarsCondOpLoadImm loadProfDisableStatus2; // wait failed, load sqId to r5, prof disable status is bit32
    RtStarsCondOpImmSLLI srli2;                  // r2 = r5 >> 32, r2 is prof disable status
    RtStarsSetCsrJumpPc jumpPc6;
    RtStarsCondOpBranch branch6;      // r2 != r0(0), goto sqe pre
    RtStarsCondOpLoadImm loadProfSwitch;  // load value(u64) from profSwitchAddr to r3
    RtStarsSetCsrJumpPc jumpPc7;
    RtStarsCondOpBranch branch7;      // r3 == r0(0), goto sqe pre
    RtStarsCondOpLHWI lhwi5;          // load sqIdMemAddr to r4
    RtStarsCondOpLLWI llwi5;
    RtStarsCondOpLHWI lhwi51;          // load 0x100000000 to r2
    RtStarsCondOpLLWI llwi51;
    RtStarsCondOpOp   orOp;           // r5 = r5 | r2, sqId bit32 set to 1
    RtStarsCondOpStore  updateProfDisableStatus2; // write r4, sqId bit32 set to 1
    RtStarsSetCsrJumpPc jumpPc8;
    RtStarsCondOpBranch branch8;      // r3 != r0(0), goto end

    /* sqe pre */
    RtStarsCondOpLoadImm loadSqId1;    // load sqid from virtual addr to r3
	RtStarsCondOpLHWI lhwi7;          // load sq head pre to r4
    RtStarsCondOpLLWI llwi7;
	RtStarsCondOpImmSLLI slli1;        // r4 = r4 < 16
	RtStarsCondOpOp        op2;       // r3 = r3 | r4, sqId=r3[10:0], head=r3[31:16]
	RtStarsCondOpStreamGotoR goto_pre;  // modify sq head, sqe pre;
    RtStarsSetCsrJumpPc jumpPc9;
    RtStarsCondOpBranch branch9;        // goto end

    /* sqe next */
	RtStarsCondOpLHWI lhwi8;          // r3 is sqId, load sq head next to r4
    RtStarsCondOpLLWI llwi8;
	RtStarsCondOpImmSLLI slli2;        // r4 = r4 < 16
	RtStarsCondOpOp        op3;       // r3 = r3 | r4, sqId=r3[10:0], head=r3[31:16]
	RtStarsCondOpStreamGotoR goto_next;  // modify sq head, sqe next;
    RtStarsSetCsrJumpPc jumpPc10;
    RtStarsCondOpBranch branch10;        // goto end

    /* sqe next check */
    RtStarsCondOpLHWI lhwi9;          // r3 is sqId, load sqRegAddrArray to r4
    RtStarsCondOpLLWI llwi9;
    RtStarsCondOpImmSLLI slli3;       // r5 = r3 < 3 (r5=sqid << 3)
    RtStarsCondOpOp        op4;       // r4 = r4 + r5
    RtStarsCondOpLoad ldr1;           // LD_R: read sqRegAddr to r5,  from r4
    RtStarsCondOpLoad ldr2;           // LD_R: read sqTail to r2,  from r5 + offset(STARS_SIMPLE_SQ_TAIL_OFFSET)
    RtStarsCondOpLHWI lhwi10;         // load lastSqePos to r4
    RtStarsCondOpLLWI llwi10;
    RtStarsSetCsrJumpPc jumpPc11;
    RtStarsCondOpBranch branch11;     // r4 == r2, goto ldr2, until sqTail != lastSqePos
    RtStarsSetCsrJumpPc jumpPc12;
    RtStarsCondOpBranch branch12;     // r4 != r2, goto sqe next
    RtStarsCondOpNop end;
};

/* used for none-software sq, support dynamic prof, prof enable/disable by c-core */
struct RtStarsMemWaitValueLastInstrFcWithDynamicProf {
    RtStarsCondOpImm addi0;           // init loop index, r3 = r0 + 0 = 0
    RtStarsCondOpLHWI lhwi1;          // load value2 to r5
    RtStarsCondOpLLWI llwi1;
    RtStarsCondOpImm addi1;           // init r4, r4 = r0 + 0 = 0
    RtStarsCondOpLLWI llwi2;          // load max loop num to r4
    RtStarsCondOpLoadImm loadValue;   // load value(u64) from virtual addr to r2
    RtStarsCondOpLHWI lhwi3;          // load value1 to r1
    RtStarsCondOpLLWI llwi3;
    RtStarsCondOpOp        op;        // r2 = r2 op value1(r1)
    RtStarsSetCsrJumpPc jumpPc1;
	RtStarsCondOpBranch branch1;      // r2 == r5, goto wait success
	RtStarsCondOpImm addi2;           // loop index++ r3 = r3 + 1
    RtStarsSetCsrJumpPc jumpPc2;
	RtStarsCondOpBranch bge;          // r3 >= r4, goto wait failed
	RtStarsCondOpNop  nop1;
	RtStarsCondOpNop  nop2;
    RtStarsSetCsrJumpPc jumpPc3;
	RtStarsCondOpBranch branch2;      // r2 != r5, goto loadValue

    /* wait success */
    RtStarsCondOpLoadImm loadProfDisableStatus1; // wait success, load prof disable status to r2
    RtStarsSetCsrJumpPc jumpPc4;
    RtStarsCondOpBranch branch4;      // r2 == r0(0), goto end
    RtStarsCondOpLHWI lhwi4;          // load profDisableAddr to r4
    RtStarsCondOpLLWI llwi4;
    RtStarsCondOpStore  updateProfDisableStatus1; // write r4 to 0x0 by r0

    /* enable profling */
    RtStarsCondOpLHWI lhwi41;         // load swapBufferProfCfgAddr to r4
    RtStarsCondOpLLWI llwi41;
    RtStarsCondOpLHWI lhwiMask41;
    RtStarsCondOpLLWI llwiMask41;
    RtStarsCondOpSystemCsr csrrc41;     // cfg use pa
    RtStarsCondOpLoadImm loadProfCfg1; // load value(u64) from swapBufferProfCfgAddr to r5
    RtStarsCondOpLHWI lhwi42;          // load value 0x4000 to r1
    RtStarsCondOpLLWI llwi42;
    RtStarsCondOpOp   op43;            // r5 = r5 | r1
    RtStarsCondOpStore enableProf;    // write r4 by r5, enable profling
    RtStarsCondOpLHWI lhwi44;         // load swapBufferUpdateAddr to r4
    RtStarsCondOpLLWI llwi44;
    RtStarsCondOpLHWI lhwi45;         // load swapBufferUpdateValue to r5
    RtStarsCondOpLLWI llwi45;
    RtStarsCondOpStore enableProfTriger; // write r4 by r5, disable profling triger
    RtStarsCondOpSystemCsr csrrs45;    // cfg use va
    RtStarsSetCsrJumpPc jumpPc5;
    RtStarsCondOpBranch branch5;      // goto end

    /* wait failed */
    RtStarsCondOpLoadImm loadProfDisableStatus2; // wait failed, load prof disable status to r2
    RtStarsSetCsrJumpPc jumpPc6;
    RtStarsCondOpBranch branch6;      // r2 != r0(0), goto sqe pre
    RtStarsCondOpLoadImm loadProfSwitch;  // load value(u64) from profSwitchAddr to r3
    RtStarsSetCsrJumpPc jumpPc7;
    RtStarsCondOpBranch branch7;      // r3 == r0(0), goto sqe pre
    RtStarsCondOpLHWI lhwi5;          // load profDisableAddr to r4
    RtStarsCondOpLLWI llwi5;
    RtStarsCondOpLHWI lhwi6;          // load 0x1 to r5
    RtStarsCondOpLLWI llwi6;
    RtStarsCondOpStore  updateProfDisableStatus2; // write r4 to 0x1 by r5

    /* disable profling */
    RtStarsCondOpLHWI lhwi61;         // load swapBufferProfCfgAddr to r4
    RtStarsCondOpLLWI llwi61;
    RtStarsCondOpLHWI lhwiMask61;
    RtStarsCondOpLLWI llwiMask61;
    RtStarsCondOpSystemCsr csrrc61;     // cfg use pa
    RtStarsCondOpLoadImm loadProfCfg2; // load value(u64) from swapBufferProfCfgAddr to r5
    RtStarsCondOpLHWI lhwi62;         // load value 0xFFFFBFFF to r1
    RtStarsCondOpLLWI llwi62;
    RtStarsCondOpOp   op63;            // r5 = r5 & r1
    RtStarsCondOpStore disableProf;   // write r4 by r5, disable profling
    RtStarsCondOpLHWI lhwi64;         // load swapBufferUpdateAddr to r4
    RtStarsCondOpLLWI llwi64;
    RtStarsCondOpLHWI lhwi65;         // load swapBufferUpdateValue to r5
    RtStarsCondOpLLWI llwi65;
    RtStarsCondOpStore disableProfTriger; // write r4 by r5, disable profling triger
    RtStarsCondOpSystemCsr csrrs65;    // cfg use va
    RtStarsSetCsrJumpPc jumpPc8;
    RtStarsCondOpBranch branch8;      // goto sqe pre

    /* sqe pre */
    RtStarsCondOpStreamGotoI goto_pre;  // modify sq head, sqe pre;
    RtStarsSetCsrJumpPc jumpPc9;
    RtStarsCondOpBranch branch9;        // goto end

    RtStarsCondOpNop end;
};

/* used for software sq, support dynamic prof, prof enable/disable by c-core */
struct RtStarsMemWaitValueLastInstrFcExWithDynamicProf {
    RtStarsCondOpImm addi0;           // init loop index, r3 = r0 + 0 = 0
    RtStarsCondOpLHWI lhwi1;          // load value2 to r5
    RtStarsCondOpLLWI llwi1;
    RtStarsCondOpImm addi1;           // init r4, r4 = r0 + 0 = 0
    RtStarsCondOpLLWI llwi2;          // load max loop num to r4
    RtStarsCondOpLoadImm loadValue;   // load value(u64) from virtual addr to r2
    RtStarsCondOpLHWI lhwi3;          // load value1 to r1
    RtStarsCondOpLLWI llwi3;
    RtStarsCondOpOp        op;        // r2 = r2 op value1(r1)
    RtStarsSetCsrJumpPc jumpPc1;
	RtStarsCondOpBranch branch1;      // r2 == r5, goto wait success
	RtStarsCondOpImm addi2;           // loop index++ r3 = r3 + 1
    RtStarsSetCsrJumpPc jumpPc2;
	RtStarsCondOpBranch bge;          // r3 >= r4, goto wait failed
	RtStarsCondOpNop  nop1;
	RtStarsCondOpNop  nop2;
    RtStarsSetCsrJumpPc jumpPc3;
	RtStarsCondOpBranch branch2;      // r2 != r5, goto loadValue

    /* wait success */
    RtStarsCondOpLoadImm loadProfDisableStatus1; // wait success, load sqId to r3, prof disable status is bit32
    RtStarsCondOpImmSLLI srli1;                  // r2 = r3 >> 32, r2 is prof disable status
    RtStarsSetCsrJumpPc jumpPc4;
    RtStarsCondOpBranch branch4;      // r2 == r0(0), goto end
    RtStarsCondOpLHWI lhwi4;          // load sqIdMemAddr to r5
    RtStarsCondOpLLWI llwi4;
    RtStarsCondOpLHWI lhwi41;          // load 0xFFFFFFFF to r4
    RtStarsCondOpLLWI llwi41;
    RtStarsCondOpOp   andOp;           // r3 = r3 & r4 = sqId & 0xFFFFFFFF
    RtStarsCondOpStore  updateProfDisableStatus1; // write r5, sqId bit32 clear to 0

    /* enable profling */
    // swapBufferProfCfgAddr = swapBufferBaseAddr + (sqid << sqSwapShift) +  swapBufferProfCfgOffset
    RtStarsCondOpImmSLLI slli51;      // r1 = r3 << sqSwapShift, r3 = sqId
    RtStarsCondOpLHWI lhwi52;         // load swapBufferBaseAddr to r4
    RtStarsCondOpLLWI llwi52;
    RtStarsCondOpOp   op53;           // r4 = r4 | r1
    RtStarsCondOpLHWI lhwi54;         // load swapBufferProfCfgOffset to r2
    RtStarsCondOpLLWI llwi54;
    RtStarsCondOpOp   op55;           // r4 = r4 | r2
    RtStarsCondOpLHWI lhwiMask55;
    RtStarsCondOpLLWI llwiMask55;
    RtStarsCondOpSystemCsr csrrc55;    // cfg use pa
    RtStarsCondOpLoad loadProfCfg1;   // LD_R: read sqProfCfg to r5, from r4
    RtStarsCondOpLHWI lhwi56;         // load value 0x4000 to r1
    RtStarsCondOpLLWI llwi56;
    RtStarsCondOpOp   op57;           // r5 = r5 | r1
    RtStarsCondOpStore enableProf;    // write r4 by r5, enable profling
    RtStarsCondOpLHWI lhwi58;         // load swapBufferUpdateAddr to r4
    RtStarsCondOpLLWI llwi58;
    RtStarsCondOpLHWI lhwi59;         // load 0x80000000 to r1
    RtStarsCondOpLLWI llwi59;
    RtStarsCondOpOp   op59;           // r2 = r3 | r1, swapBufferUpdateValue = 0x80000000 + sqId
    RtStarsCondOpStore enableProfTriger; // write r4 by r2, enable profling triger
    RtStarsCondOpLHWI lhwiMask59;
    RtStarsCondOpLLWI llwiMask59;
    RtStarsCondOpSystemCsr csrrs59;    // cfg use va
    RtStarsSetCsrJumpPc jumpPc5;
    RtStarsCondOpBranch branch5;      // goto end

    /* wait failed */
    RtStarsCondOpLoadImm loadProfDisableStatus2; // wait failed, load sqId to r5, prof disable status is bit32
    RtStarsCondOpImmSLLI srli2;                  // r2 = r5 >> 32, r2 is prof disable status
    RtStarsSetCsrJumpPc jumpPc6;
    RtStarsCondOpBranch branch6;      // r2 != r0(0), goto sqe pre
    RtStarsCondOpLoadImm loadProfSwitch;  // load value(u64) from profSwitchAddr to r3
    RtStarsSetCsrJumpPc jumpPc7;
    RtStarsCondOpBranch branch7;      // r3 == r0(0), goto sqe pre
    RtStarsCondOpLHWI lhwi5;          // load sqIdMemAddr to r4
    RtStarsCondOpLLWI llwi5;
    RtStarsCondOpLHWI lhwi51;          // load 0x100000000 to r2
    RtStarsCondOpLLWI llwi51;
    RtStarsCondOpOp   orOp;           // r1 = r5 | r2, sqId bit32 set to 1
    RtStarsCondOpStore  updateProfDisableStatus2; // write r4 by r1, sqId bit32 set to 1

    /* disable profling */
    // swapBufferProfCfgAddr = swapBufferBaseAddr + (sqid << sqSwapShift) +  swapBufferProfCfgOffset
    RtStarsCondOpImmSLLI slli61;      // r1 = r5 << sqSwapShift, r5 = sqId
    RtStarsCondOpLHWI lhwi62;         // load swapBufferBaseAddr to r4
    RtStarsCondOpLLWI llwi62;
    RtStarsCondOpOp   op63;           // r4 = r4 | r1
    RtStarsCondOpLHWI lhwi64;         // load swapBufferProfCfgOffset to r2
    RtStarsCondOpLLWI llwi64;
    RtStarsCondOpOp   op65;           // r4 = r4 | r2
    RtStarsCondOpLHWI lhwiMask65;
    RtStarsCondOpLLWI llwiMask65;
    RtStarsCondOpSystemCsr csrrc65;    // cfg use pa
    RtStarsCondOpLoad loadProfCfg2;   // LD_R: read sqProfCfg to r2, from r4
    RtStarsCondOpLHWI lhwi66;         // load value 0xFFFFBFFF to r1
    RtStarsCondOpLLWI llwi66;
    RtStarsCondOpOp   op67;           // r2 = r2 & r1
    RtStarsCondOpStore disableProf;   // write r4 by r2, disable profling
    RtStarsCondOpLHWI lhwi68;         // load swapBufferUpdateAddr to r4
    RtStarsCondOpLLWI llwi68;
    RtStarsCondOpLHWI lhwi69;         // load 0x80000000 to r1
    RtStarsCondOpLLWI llwi69;
    RtStarsCondOpOp   op69;           // r2 = r5 | r1, swapBufferUpdateValue = 0x80000000 + sqId
    RtStarsCondOpStore disableProfTriger; // write r4 by r2, disable profling triger
    RtStarsCondOpLHWI lhwiMask69;
    RtStarsCondOpLLWI llwiMask69;
    RtStarsCondOpSystemCsr csrrs69;    // cfg use va
    RtStarsSetCsrJumpPc jumpPc8;
    RtStarsCondOpBranch branch8;      // goto sqe pre

    /* sqe pre */
    RtStarsCondOpLoadImm loadSqId1;    // load sqid from virtual addr to r3
	RtStarsCondOpLHWI lhwi7;          // load sq head pre to r4
    RtStarsCondOpLLWI llwi7;
	RtStarsCondOpImmSLLI slli1;        // r4 = r4 < 16
	RtStarsCondOpOp        op2;       // r3 = r3 | r4, sqId=r3[10:0], head=r3[31:16]
	RtStarsCondOpStreamGotoR goto_pre;  // modify sq head, sqe pre;
    RtStarsSetCsrJumpPc jumpPc9;
    RtStarsCondOpBranch branch9;        // goto end

    /* end */
    RtStarsCondOpNop end;
};

// mem wait task func call para
struct RtStarsMemWaitValueInstrFcPara {
    uint64_t devAddr;
    uint64_t value;
    uint64_t maxLoop;
    uint64_t sqTailRegAddr;   // used for non software sq, sqTail = *sqTailRegAddr
    uint64_t sqIdMemAddr;     // used for software sq, get sq id 
    uint64_t sqRegAddrArray;  // used for software sq, sqRegAddr = *(sqRegAddrArray + (sqId << 3))
    uint64_t sqTailOffset;    // used for software sq, sqTail = *(sqRegAddr + sqTailOffset)
    uint64_t profSwitchAddr;  // 记录是否开启了profling，使用全局内存，开启proling后，写入0x1，没开启写入0
    uint64_t profSwitchValue; // 值为0x1
    uint64_t profDisableAddr; // task力度的，初始值为0，profling关闭时，写1，profling打开时，写0
    uint32_t sqId;            // used for non software sq
    uint32_t flag;
    uint32_t sqHeadPre;
    uint32_t sqHeadNext;
    uint32_t lastSqePos;      // 当lastSqePos和sqTail相同是，说明最后一个sqe还没下发下来，不能跳转到sqHeadNext
    uint16_t awSize;
    uint8_t  bindFlag;         // 确认下是否是模型，模型场景下，直接跳转，不需要check
};

// mem wait task func call para, used for dynamic prof
struct RtStarsMemWaitValueInstrFcParaWithDynamicProf {
    uint64_t devAddr;
    uint64_t value;
    uint64_t maxLoop;
    uint64_t sqIdMemAddr;     // used for software sq, get sq id 
    uint64_t profSwitchAddr;  // 记录是否开启了profling，使用全局内存，开启proling后，写入0x1，没开启写入0
    uint64_t profSwitchValue; // 值为0x1
    uint64_t profDisableAddr; // task力度的，初始值为0，profling关闭时，写1，profling打开时，写0
    uint64_t swapBufferProfCfgAddr;   // prof enable/disable by c-core, used for non software sq
    uint64_t swapBufferBaseAddr;      // prof enable/disable by c-core, used for software sq
    uint64_t swapBufferUpdateAddr;    // prof enable/disable by c-core
    uint32_t sqSwapShift;             // prof enable/disable by c-core, used for software sq
    uint32_t swapBufferProfCfgOffset; // prof enable/disable by c-core, used for software sq
    uint32_t swapBufferUpdateValue;   // bit31=1, bit[0-11]=sqId, used for non software sq
    uint32_t sqId;            // used for non software sq
    uint32_t flag;
    uint32_t sqHeadPre;
    uint16_t awSize;
};

struct RtStarsExternalWaitFuncCallPara {
    // wait refresh entry地址，entry中保存model launch时实例化的producer event地址。
    uint64_t waitRefreshAddr;
    uint64_t maxLoop;
    uint64_t sqIdMemAddr;

    // Stars v1等待成功或超时后跳转SQ位置所需字段。
    uint64_t sqRegAddrArray;
    uint64_t sqTailOffset;
    uint64_t profSwitchAddr;

    // Stars v2动态profiling字段，v1 function-call构造时不使用。
    uint64_t swapBufferBaseAddr;
    uint64_t swapBufferUpdateAddr;
    uint32_t sqId;
    uint32_t sqHeadPre;
    uint32_t sqHeadNext;
    uint32_t lastSqePos;
    uint32_t sqSwapShift;
    uint32_t swapBufferProfCfgOffset;
};

// 动态绑SQ场景下，capture阶段无法固化真实SQ ID，必须在模型执行时从stream->GetSqIdMemAddr()
// 对应device内存读取BindSqCq写入的真实SQ ID。参考普通mem value wait software SQ路径中的goto_r指令块。
struct RtStarsDynamicSqHeadGotoR {
    RtStarsCondOpLoadImm loadSqId;
    RtStarsCondOpLHWI lhwiSqHead;
    RtStarsCondOpLLWI llwiSqHead;
    RtStarsCondOpImmSLLI slliSqHead;
    RtStarsCondOpOp opSqHead;
    RtStarsCondOpStreamGotoR gotoDynamic;
    RtStarsSetCsrJumpPc jumpEnd;
    RtStarsCondOpBranch endBranch;
};

struct RtStarsExternalWaitFuncCall {
    RtStarsCondOpImm initLoopIndex;
    RtStarsCondOpImm loadMaxLoop;
    RtStarsCondOpLHWI lhwiWaitRefreshAddr;
    RtStarsCondOpLLWI llwiWaitRefreshAddr;
    RtStarsCondOpLoad loadWaitAddrFromRefresh;
    RtStarsSetCsrJumpPc jumpZeroSatisfied;
    RtStarsCondOpBranch zeroSatisfied;
    RtStarsCondOpLoad loadActual;
    RtStarsCondOpImm maskLow8;
    RtStarsCondOpImm loadExpected;
    RtStarsSetCsrJumpPc jumpWaitSatisfied;
    RtStarsCondOpBranch waitSatisfied;
    RtStarsCondOpImm incrementLoopIndex;
    RtStarsSetCsrJumpPc jumpWaitFailed;
    RtStarsCondOpBranch loopLimit;
    RtStarsSetCsrJumpPc jumpRetry;
    RtStarsCondOpBranch retryBranch;

    // 动态绑定SQ应从SqIdMemAddr读取SQ id
    // 参考RtStarsMemWaitValueLastInstrFcEx::goto_pre
    // 参考RtStarsMemWaitValueLastInstrFcEx::goto_next
    RtStarsDynamicSqHeadGotoR gotoPreDynamic;
    RtStarsDynamicSqHeadGotoR gotoNextDynamic;

    RtStarsSetCsrJumpPc jumpEnd;
    RtStarsCondOpBranch endBranch;
    RtStarsCondOpNop end;
};

struct RtStarsv2ExternalWaitFuncCall {
    RtStarsCondOpImm initLoopIndex;
    RtStarsCondOpImm loadMaxLoop;
    RtStarsCondOpLHWI lhwiWaitRefreshAddr;
    RtStarsCondOpLLWI llwiWaitRefreshAddr;
    RtStarsCondOpLoad loadWaitAddrFromRefresh;
    RtStarsSetCsrJumpPc jumpZeroSatisfied;
    RtStarsCondOpBranch zeroSatisfied;
    RtStarsCondOpLoad loadActual;
    RtStarsCondOpImm maskLow8;
    RtStarsCondOpImm loadExpected;
    RtStarsSetCsrJumpPc jumpWaitSatisfied;
    RtStarsCondOpBranch waitSatisfied;
    RtStarsCondOpImm incrementLoopIndex;
    RtStarsSetCsrJumpPc jumpWaitFailed;
    RtStarsCondOpBranch loopLimit;
    RtStarsSetCsrJumpPc jumpRetry;
    RtStarsCondOpBranch retryBranch;

    // 动态绑定SQ应从SqIdMemAddr读取SQ id
    // 参考RtStarsMemWaitValueLastInstrFcExWithDynamicProf::goto_pre
    RtStarsDynamicSqHeadGotoR gotoPreDynamic;

    RtStarsSetCsrJumpPc jumpEnd;
    RtStarsCondOpBranch endBranch;
    RtStarsCondOpNop end;
};

struct RtStarsCondStoreCurModelPara {
    RtStarsCondOpLHWI lhwiDfxAddr;
    RtStarsCondOpLLWI llwiDfxAddr;
    RtStarsCondOpImmSLLI slliIndexOffset;

    RtStarsCondOpLHWI lhwiHeadSqPtrArrAddr;
    RtStarsCondOpLLWI llwiHeadSqPtrArrAddr;
    RtStarsCondOpOp addHeadSqPtrAddr;
    RtStarsCondOpLoad loadHeadSqPtr;
    RtStarsCondOpStore storeHeadSqPtr;

    RtStarsCondOpLHWI lhwiSqCountArrAddr;
    RtStarsCondOpLLWI llwiSqCountArrAddr;
    RtStarsCondOpOp addSqCountAddr;
    RtStarsCondOpLoad loadSqCount;
    RtStarsCondOpStore storeSqCount;

    RtStarsCondOpLHWI lhwiSvmPtrArrAddr;
    RtStarsCondOpLLWI llwiSvmPtrArrAddr;
    RtStarsCondOpOp addSvmPtrAddr;
    RtStarsCondOpLoad loadSvmPtr;
    RtStarsCondOpStore storeSvmPtr;
};

// condition task func call para
struct rtStarsCaptureCondFcPara_t {
    uint64_t devAddr;                 // condHandle->GetDevAddr()
    uint64_t sqIdMemAddr;             // current SQ ID ， for goto_r
    uint64_t headSqArrPtrArrAddr;     // pointer array device address
    uint64_t modelSqCountArrAddr;     // count array device address
    uint64_t modelCount;              // sub model count
    uint64_t sqFsmSelBasAddr;         // FSM register base address
    uint64_t sqVirtualAddr;           // SQ virtual address array base address
    uint64_t dfxAddr;                 // DFX address
    uint16_t sqHeadOffset;            // SQ Head offset
    uint16_t sqTailOffset;            // SQ Tail offset
    uint64_t streamSvmPtrArrAddr;     // streamSvm pointer array
    uint64_t deltaOffset;             // offset delta relative to RtStarsModelExeFuncCall
    uint64_t sqHeadNext;              // (IF/SWITCH= task_pos + 2, WHILE=task_pos + 3)
};

// IF condition func call
struct RtStarsIfCondSetupBranchFc {
    RtStarsCondOpLoadImm loadDevAddr;         // LDI R1, devAddr
    RtStarsCondOpImm initOffsetIndex;         // ADDI R5, R0, 0
    RtStarsSetCsrJumpPc jumpPcTolocatePara;   // SetJumpPc offset_to_locateModelPara
    RtStarsCondOpBranch bneToTrue;            // BNE R2, R0, offset_to_locateModelPara

    RtStarsCondOpImm addiModelIndex;          // ADDI R5, R5, 1
    RtStarsCondOpLHWI lhwiModelCount;         // LHWI R2, modelCount[63:49]
    RtStarsCondOpLLWI llwiModelCount;         // LLWI R2, modelCount[48:0]
    RtStarsCondOpBranch bltuToTrue;           // BLTU R5, R2, offset_to_locateModelPara
};

struct RtStarsCaptureCondGotoNextSqe {
    RtStarsCondOpLoadImm loadSqId;           // load sqid from virtual addr to r3
    RtStarsCondOpLHWI lhwiHead;              // LHWI R4, 2
    RtStarsCondOpLLWI llwiHead;              // LLWI R4, 2
    RtStarsCondOpImmSLLI slliHead;           // SLLI R4, R4, 16
    RtStarsCondOpOp orHead;                  // OR R3, R3, R4
    RtStarsCondOpStreamGotoR gotoSkip;       // GOTO_R R3, R5
    RtStarsSetCsrJumpPc jumpPcToEnd;         // SetJumpPc offset_to_end
    RtStarsCondOpBranch branchToEnd;         // BEQ R0, R0, offset_to_end
};

struct RtStarsCaptureIfCondFc {
    RtStarsIfCondSetupBranchFc setupBranch;
    RtStarsCaptureCondGotoNextSqe gotoNextSqe;
    RtStarsCondStoreCurModelPara storeCurModelPara;
    RtStarsModelExeFuncCall modelExe;
    RtStarsCondOpNop nop;
};

// WHILE condition func call
struct RtStarsWhileCondSetupBranchFc {
    RtStarsCondOpLoadImm loadDevAddr;         // LDI R1, devAddr
    RtStarsSetCsrJumpPc jumpPcToaddiModel;    // SetJumpPc offset_to_addiModelIndex
    RtStarsCondOpBranch bneToExecute;         // BNE R2, R0, offset_to_part3
};

struct RtStarsCaptureWhileCondFc {
    RtStarsWhileCondSetupBranchFc setupBranch;
    RtStarsCaptureCondGotoNextSqe gotoNextSqe;
    RtStarsCondOpImm addiModelIndex;
    RtStarsCondStoreCurModelPara storeCurModelPara;
    RtStarsModelExeFuncCall modelExe;
    RtStarsCondOpNop nop;
};

// Sub model offset: compute r5 = r2 - 1 (index - 1 for 0-based array access)
struct RtStarsCaptureCondSubModelOffset {
    RtStarsCondOpOp addModelIndex;    // ADD R5, R2, R0   -> r5 = index
};

struct RtStarsCaptureSwitchCondSetupBranch {
    RtStarsCondOpLoadImm loadDevAddr;         // LDI R1, devAddr
    RtStarsCondOpLHWI lhwiModelCount;         // LHWI R5, modelCount
    RtStarsCondOpLLWI llwiModelCount;         // LLWI R5, modelCount
    RtStarsSetCsrJumpPc jumpPcToaddModel;     // SetJumpPc offset_to_addModelIndex
    RtStarsCondOpBranch bltToSkip;            // BLT R2, R5, offset_to_skip
};

// SWITCH condition func call
struct RtStarsCaptureSwitchCondFc {
    RtStarsCaptureSwitchCondSetupBranch setupBranch;
    RtStarsCaptureCondGotoNextSqe gotoNextSqe;
    RtStarsCaptureCondSubModelOffset subModelOffset;
    RtStarsCondStoreCurModelPara storeCurModelPara;
    RtStarsModelExeFuncCall modelExe;
    RtStarsCondOpNop nop;
};

// while jump back condition func call
struct RtStarsCaptureWhileCondJumpBackFc {
    RtStarsCondOpLoadImm loadDevAddr;  // LDI R1, devAddr
    RtStarsSetCsrJumpPc jumpPcToEnd;   // SetJumpPc offset_to_end
    RtStarsCondOpBranch beqToSkip;     // BEQ r1 r0 offset_to_end

	RtStarsCondOpLHWI lhwi;            // load sqHead
    RtStarsCondOpLLWI llwi;
    RtStarsCondOpLoadImm loadSqId;     // load sqIdMemAddr stream->GetSqIdMemAddr()

	RtStarsCondOpImmSLLI slli;         // r4 = r4 < 16
	RtStarsCondOpOp        op;         // r3 = r3 | r4, sqId=r3[10:0], head=r3[31:16]
	RtStarsCondOpStreamGotoR goto_pre; // modify sq head, sqe pre;

    RtStarsCondOpNop end;
};

#pragma pack(pop)

}
}
#endif // __CCE_RUNTIME_STARS_COND_ISA_DEFINE_HPP__
