{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717555170931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717555170931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 10:39:30 2024 " "Processing started: Wed Jun 05 10:39:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717555170931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717555170931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_practice2 -c final_practice2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_practice2 -c final_practice2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717555170931 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717555171146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717555171146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq_div.v" "" { Text "D:/willy/final_practice2/freq_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717555176594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717555176594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern4.v 1 1 " "Found 1 design units, including 1 entities, in source file pattern4.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern4 " "Found entity 1: pattern4" {  } { { "pattern4.v" "" { Text "D:/willy/final_practice2/pattern4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717555176610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717555176610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern5.v 1 1 " "Found 1 design units, including 1 entities, in source file pattern5.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern5 " "Found entity 1: pattern5" {  } { { "pattern5.v" "" { Text "D:/willy/final_practice2/pattern5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717555176610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717555176610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern6.v 1 1 " "Found 1 design units, including 1 entities, in source file pattern6.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern6 " "Found entity 1: pattern6" {  } { { "pattern6.v" "" { Text "D:/willy/final_practice2/pattern6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717555176610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717555176610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern7.v 1 1 " "Found 1 design units, including 1 entities, in source file pattern7.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern7 " "Found entity 1: pattern7" {  } { { "pattern7.v" "" { Text "D:/willy/final_practice2/pattern7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717555176610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717555176610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern8.v 1 1 " "Found 1 design units, including 1 entities, in source file pattern8.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern8 " "Found entity 1: pattern8" {  } { { "pattern8.v" "" { Text "D:/willy/final_practice2/pattern8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717555176610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717555176610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern9.v 1 1 " "Found 1 design units, including 1 entities, in source file pattern9.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern9 " "Found entity 1: pattern9" {  } { { "pattern9.v" "" { Text "D:/willy/final_practice2/pattern9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717555176610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717555176610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "row_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file row_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 row_sel " "Found entity 1: row_sel" {  } { { "row_sel.v" "" { Text "D:/willy/final_practice2/row_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717555176610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717555176610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_count.v 1 1 " "Found 1 design units, including 1 entities, in source file down_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_count " "Found entity 1: down_count" {  } { { "down_count.v" "" { Text "D:/willy/final_practice2/down_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717555176610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717555176610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_to_seg7_0_9.v 1 1 " "Found 1 design units, including 1 entities, in source file num_to_seg7_0_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_to_seg7_0_9 " "Found entity 1: num_to_seg7_0_9" {  } { { "num_to_seg7_0_9.v" "" { Text "D:/willy/final_practice2/num_to_seg7_0_9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717555176610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717555176610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ptn_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file ptn_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptn_sel " "Found entity 1: ptn_sel" {  } { { "ptn_sel.v" "" { Text "D:/willy/final_practice2/ptn_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717555176610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717555176610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_practice2.v 1 1 " "Found 1 design units, including 1 entities, in source file final_practice2.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_practice2 " "Found entity 1: final_practice2" {  } { { "final_practice2.v" "" { Text "D:/willy/final_practice2/final_practice2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717555176610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717555176610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bright_led.v 1 1 " "Found 1 design units, including 1 entities, in source file bright_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 bright_led " "Found entity 1: bright_led" {  } { { "bright_led.v" "" { Text "D:/willy/final_practice2/bright_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717555176610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717555176610 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dpt_cnt final_practice2.v(56) " "Verilog HDL Implicit Net warning at final_practice2.v(56): created implicit net for \"dpt_cnt\"" {  } { { "final_practice2.v" "" { Text "D:/willy/final_practice2/final_practice2.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717555176610 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_practice2 " "Elaborating entity \"final_practice2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717555176625 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "J11\[8\] final_practice2.v(5) " "Output port \"J11\[8\]\" at final_practice2.v(5) has no driver" {  } { { "final_practice2.v" "" { Text "D:/willy/final_practice2/final_practice2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717555176625 "|final_practice2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "J11\[6\] final_practice2.v(5) " "Output port \"J11\[6\]\" at final_practice2.v(5) has no driver" {  } { { "final_practice2.v" "" { Text "D:/willy/final_practice2/final_practice2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717555176625 "|final_practice2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "J11\[4\] final_practice2.v(5) " "Output port \"J11\[4\]\" at final_practice2.v(5) has no driver" {  } { { "final_practice2.v" "" { Text "D:/willy/final_practice2/final_practice2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717555176625 "|final_practice2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "J11\[2\] final_practice2.v(5) " "Output port \"J11\[2\]\" at final_practice2.v(5) has no driver" {  } { { "final_practice2.v" "" { Text "D:/willy/final_practice2/final_practice2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717555176625 "|final_practice2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:m0 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:m0\"" {  } { { "final_practice2.v" "m0" { Text "D:/willy/final_practice2/final_practice2.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717555176641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:m1 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:m1\"" {  } { { "final_practice2.v" "m1" { Text "D:/willy/final_practice2/final_practice2.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717555176641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_sel row_sel:m2 " "Elaborating entity \"row_sel\" for hierarchy \"row_sel:m2\"" {  } { { "final_practice2.v" "m2" { Text "D:/willy/final_practice2/final_practice2.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717555176641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern4 pattern4:m3 " "Elaborating entity \"pattern4\" for hierarchy \"pattern4:m3\"" {  } { { "final_practice2.v" "m3" { Text "D:/willy/final_practice2/final_practice2.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717555176641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern5 pattern5:m4 " "Elaborating entity \"pattern5\" for hierarchy \"pattern5:m4\"" {  } { { "final_practice2.v" "m4" { Text "D:/willy/final_practice2/final_practice2.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717555176641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern6 pattern6:m5 " "Elaborating entity \"pattern6\" for hierarchy \"pattern6:m5\"" {  } { { "final_practice2.v" "m5" { Text "D:/willy/final_practice2/final_practice2.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717555176641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern7 pattern7:m6 " "Elaborating entity \"pattern7\" for hierarchy \"pattern7:m6\"" {  } { { "final_practice2.v" "m6" { Text "D:/willy/final_practice2/final_practice2.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717555176641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern8 pattern8:m7 " "Elaborating entity \"pattern8\" for hierarchy \"pattern8:m7\"" {  } { { "final_practice2.v" "m7" { Text "D:/willy/final_practice2/final_practice2.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717555176641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern9 pattern9:m8 " "Elaborating entity \"pattern9\" for hierarchy \"pattern9:m8\"" {  } { { "final_practice2.v" "m8" { Text "D:/willy/final_practice2/final_practice2.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717555176641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_count down_count:m9 " "Elaborating entity \"down_count\" for hierarchy \"down_count:m9\"" {  } { { "final_practice2.v" "m9" { Text "D:/willy/final_practice2/final_practice2.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717555176641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ptn_sel ptn_sel:m10 " "Elaborating entity \"ptn_sel\" for hierarchy \"ptn_sel:m10\"" {  } { { "final_practice2.v" "m10" { Text "D:/willy/final_practice2/final_practice2.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717555176641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bright_led bright_led:m11 " "Elaborating entity \"bright_led\" for hierarchy \"bright_led:m11\"" {  } { { "final_practice2.v" "m11" { Text "D:/willy/final_practice2/final_practice2.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717555176641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_to_seg7_0_9 num_to_seg7_0_9:m12 " "Elaborating entity \"num_to_seg7_0_9\" for hierarchy \"num_to_seg7_0_9:m12\"" {  } { { "final_practice2.v" "m12" { Text "D:/willy/final_practice2/final_practice2.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717555176641 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "down_count.v" "" { Text "D:/willy/final_practice2/down_count.v" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1717555176938 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1717555176938 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m10\|col\[11\] ptn_sel:m10\|col\[11\]~_emulated ptn_sel:m10\|col\[11\]~1 " "Register \"ptn_sel:m10\|col\[11\]\" is converted into an equivalent circuit using register \"ptn_sel:m10\|col\[11\]~_emulated\" and latch \"ptn_sel:m10\|col\[11\]~1\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/final_practice2/ptn_sel.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1717555176938 "|final_practice2|ptn_sel:m10|col[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m10\|col\[10\] ptn_sel:m10\|col\[10\]~_emulated ptn_sel:m10\|col\[10\]~5 " "Register \"ptn_sel:m10\|col\[10\]\" is converted into an equivalent circuit using register \"ptn_sel:m10\|col\[10\]~_emulated\" and latch \"ptn_sel:m10\|col\[10\]~5\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/final_practice2/ptn_sel.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1717555176938 "|final_practice2|ptn_sel:m10|col[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m10\|col\[4\] ptn_sel:m10\|col\[4\]~_emulated ptn_sel:m10\|col\[4\]~9 " "Register \"ptn_sel:m10\|col\[4\]\" is converted into an equivalent circuit using register \"ptn_sel:m10\|col\[4\]~_emulated\" and latch \"ptn_sel:m10\|col\[4\]~9\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/final_practice2/ptn_sel.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1717555176938 "|final_practice2|ptn_sel:m10|col[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1717555176938 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "J4\[1\] VCC " "Pin \"J4\[1\]\" is stuck at VCC" {  } { { "final_practice2.v" "" { Text "D:/willy/final_practice2/final_practice2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717555176953 "|final_practice2|J4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J4\[3\] VCC " "Pin \"J4\[3\]\" is stuck at VCC" {  } { { "final_practice2.v" "" { Text "D:/willy/final_practice2/final_practice2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717555176953 "|final_practice2|J4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J4\[5\] VCC " "Pin \"J4\[5\]\" is stuck at VCC" {  } { { "final_practice2.v" "" { Text "D:/willy/final_practice2/final_practice2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717555176953 "|final_practice2|J4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J4\[7\] VCC " "Pin \"J4\[7\]\" is stuck at VCC" {  } { { "final_practice2.v" "" { Text "D:/willy/final_practice2/final_practice2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717555176953 "|final_practice2|J4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J7\[2\] VCC " "Pin \"J7\[2\]\" is stuck at VCC" {  } { { "final_practice2.v" "" { Text "D:/willy/final_practice2/final_practice2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717555176953 "|final_practice2|J7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J7\[4\] VCC " "Pin \"J7\[4\]\" is stuck at VCC" {  } { { "final_practice2.v" "" { Text "D:/willy/final_practice2/final_practice2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717555176953 "|final_practice2|J7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J7\[6\] VCC " "Pin \"J7\[6\]\" is stuck at VCC" {  } { { "final_practice2.v" "" { Text "D:/willy/final_practice2/final_practice2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717555176953 "|final_practice2|J7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J7\[8\] VCC " "Pin \"J7\[8\]\" is stuck at VCC" {  } { { "final_practice2.v" "" { Text "D:/willy/final_practice2/final_practice2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717555176953 "|final_practice2|J7[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J11\[2\] GND " "Pin \"J11\[2\]\" is stuck at GND" {  } { { "final_practice2.v" "" { Text "D:/willy/final_practice2/final_practice2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717555176953 "|final_practice2|J11[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J11\[4\] GND " "Pin \"J11\[4\]\" is stuck at GND" {  } { { "final_practice2.v" "" { Text "D:/willy/final_practice2/final_practice2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717555176953 "|final_practice2|J11[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J11\[6\] GND " "Pin \"J11\[6\]\" is stuck at GND" {  } { { "final_practice2.v" "" { Text "D:/willy/final_practice2/final_practice2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717555176953 "|final_practice2|J11[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J11\[8\] GND " "Pin \"J11\[8\]\" is stuck at GND" {  } { { "final_practice2.v" "" { Text "D:/willy/final_practice2/final_practice2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717555176953 "|final_practice2|J11[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_0\[7\] VCC " "Pin \"seg7_0\[7\]\" is stuck at VCC" {  } { { "final_practice2.v" "" { Text "D:/willy/final_practice2/final_practice2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717555176953 "|final_practice2|seg7_0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717555176953 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717555177000 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717555177360 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717555177360 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717555177375 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717555177375 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717555177375 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717555177375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717555177375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 10:39:37 2024 " "Processing ended: Wed Jun 05 10:39:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717555177375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717555177375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717555177375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717555177375 ""}
