Classic Timing Analyzer report for MusicLab
Mon Mar 11 11:21:05 2019
Quartus II Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'pin_name'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.321 ns                                       ; pin_name ; inst     ; --         ; pin_name ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 4.873 ns                                       ; inst     ; speakerA ; pin_name   ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 3.839 ns                                       ; pin_name ; speakerA ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.025 ns                                       ; pin_name ; inst     ; --         ; pin_name ; 0            ;
; Clock Setup: 'pin_name'      ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; inst     ; inst     ; pin_name   ; pin_name ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EPM240T100C3       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; pin_name        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pin_name'                                                                                                                                                          ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From ; To   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; inst ; inst ; pin_name   ; pin_name ; None                        ; None                      ; 0.952 ns                ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+----------+------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To   ; To Clock ;
+-------+--------------+------------+----------+------+----------+
; N/A   ; None         ; 0.321 ns   ; pin_name ; inst ; pin_name ;
+-------+--------------+------------+----------+------+----------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+------+----------+------------+
; Slack ; Required tco ; Actual tco ; From ; To       ; From Clock ;
+-------+--------------+------------+------+----------+------------+
; N/A   ; None         ; 4.873 ns   ; inst ; speakerA ; pin_name   ;
; N/A   ; None         ; 4.871 ns   ; inst ; speakerB ; pin_name   ;
+-------+--------------+------------+------+----------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 3.839 ns        ; pin_name ; speakerA ;
; N/A   ; None              ; 3.838 ns        ; pin_name ; speakerB ;
+-------+-------------------+-----------------+----------+----------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+----------+------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To   ; To Clock ;
+---------------+-------------+-----------+----------+------+----------+
; N/A           ; None        ; 0.025 ns  ; pin_name ; inst ; pin_name ;
+---------------+-------------+-----------+----------+------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition
    Info: Processing started: Mon Mar 11 11:21:04 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MusicLab -c MusicLab
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "pin_name" is an undefined clock
Info: Clock "pin_name" Internal fmax is restricted to 304.04 MHz between source register "inst" and destination register "inst"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.952 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'inst'
            Info: 2: + IC(0.583 ns) + CELL(0.369 ns) = 0.952 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'inst'
            Info: Total cell delay = 0.369 ns ( 38.76 % )
            Info: Total interconnect delay = 0.583 ns ( 61.24 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "pin_name" to destination register is 2.072 ns
                Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_5; Fanout = 4; CLK Node = 'pin_name'
                Info: 2: + IC(0.790 ns) + CELL(0.574 ns) = 2.072 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'inst'
                Info: Total cell delay = 1.282 ns ( 61.87 % )
                Info: Total interconnect delay = 0.790 ns ( 38.13 % )
            Info: - Longest clock path from clock "pin_name" to source register is 2.072 ns
                Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_5; Fanout = 4; CLK Node = 'pin_name'
                Info: 2: + IC(0.790 ns) + CELL(0.574 ns) = 2.072 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'inst'
                Info: Total cell delay = 1.282 ns ( 61.87 % )
                Info: Total interconnect delay = 0.790 ns ( 38.13 % )
        Info: + Micro clock to output delay of source is 0.235 ns
        Info: + Micro setup delay of destination is 0.208 ns
Info: tsu for register "inst" (data pin = "pin_name", clock pin = "pin_name") is 0.321 ns
    Info: + Longest pin to register delay is 2.185 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_5; Fanout = 4; CLK Node = 'pin_name'
        Info: 2: + IC(0.814 ns) + CELL(0.663 ns) = 2.185 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'inst'
        Info: Total cell delay = 1.371 ns ( 62.75 % )
        Info: Total interconnect delay = 0.814 ns ( 37.25 % )
    Info: + Micro setup delay of destination is 0.208 ns
    Info: - Shortest clock path from clock "pin_name" to destination register is 2.072 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_5; Fanout = 4; CLK Node = 'pin_name'
        Info: 2: + IC(0.790 ns) + CELL(0.574 ns) = 2.072 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'inst'
        Info: Total cell delay = 1.282 ns ( 61.87 % )
        Info: Total interconnect delay = 0.790 ns ( 38.13 % )
Info: tco from clock "pin_name" to destination pin "speakerA" through register "inst" is 4.873 ns
    Info: + Longest clock path from clock "pin_name" to source register is 2.072 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_5; Fanout = 4; CLK Node = 'pin_name'
        Info: 2: + IC(0.790 ns) + CELL(0.574 ns) = 2.072 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'inst'
        Info: Total cell delay = 1.282 ns ( 61.87 % )
        Info: Total interconnect delay = 0.790 ns ( 38.13 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Longest register to pin delay is 2.566 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'inst'
        Info: 2: + IC(0.585 ns) + CELL(0.125 ns) = 0.710 ns; Loc. = LC_X2_Y4_N3; Fanout = 1; COMB Node = 'inst3'
        Info: 3: + IC(0.402 ns) + CELL(1.454 ns) = 2.566 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'speakerA'
        Info: Total cell delay = 1.579 ns ( 61.54 % )
        Info: Total interconnect delay = 0.987 ns ( 38.46 % )
Info: Longest tpd from source pin "pin_name" to destination pin "speakerA" is 3.839 ns
    Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_5; Fanout = 4; CLK Node = 'pin_name'
    Info: 2: + IC(0.813 ns) + CELL(0.462 ns) = 1.983 ns; Loc. = LC_X2_Y4_N3; Fanout = 1; COMB Node = 'inst3'
    Info: 3: + IC(0.402 ns) + CELL(1.454 ns) = 3.839 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'speakerA'
    Info: Total cell delay = 2.624 ns ( 68.35 % )
    Info: Total interconnect delay = 1.215 ns ( 31.65 % )
Info: th for register "inst" (data pin = "pin_name", clock pin = "pin_name") is 0.025 ns
    Info: + Longest clock path from clock "pin_name" to destination register is 2.072 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_5; Fanout = 4; CLK Node = 'pin_name'
        Info: 2: + IC(0.790 ns) + CELL(0.574 ns) = 2.072 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'inst'
        Info: Total cell delay = 1.282 ns ( 61.87 % )
        Info: Total interconnect delay = 0.790 ns ( 38.13 % )
    Info: + Micro hold delay of destination is 0.138 ns
    Info: - Shortest pin to register delay is 2.185 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_5; Fanout = 4; CLK Node = 'pin_name'
        Info: 2: + IC(0.814 ns) + CELL(0.663 ns) = 2.185 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'inst'
        Info: Total cell delay = 1.371 ns ( 62.75 % )
        Info: Total interconnect delay = 0.814 ns ( 37.25 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Allocated 198 megabytes of memory during processing
    Info: Processing ended: Mon Mar 11 11:21:05 2019
    Info: Elapsed time: 00:00:01


