
firmware_liquids.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c24  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000012a0  08008dfc  08008dfc  00018dfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a09c  0800a09c  00020784  2**0
                  CONTENTS
  4 .ARM          00000000  0800a09c  0800a09c  00020784  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a09c  0800a09c  00020784  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a09c  0800a09c  0001a09c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a0a0  0800a0a0  0001a0a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000784  20000000  0800a0a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003ec  20000788  0800a828  00020788  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000b74  0800a828  00020b74  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020784  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025723  00000000  00000000  000207b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005fa7  00000000  00000000  00045ed7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001708  00000000  00000000  0004be80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001510  00000000  00000000  0004d588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a731  00000000  00000000  0004ea98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016e4f  00000000  00000000  000791c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ddf23  00000000  00000000  00090018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016df3b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063b8  00000000  00000000  0016df90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000788 	.word	0x20000788
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08008de4 	.word	0x08008de4

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000078c 	.word	0x2000078c
 8000214:	08008de4 	.word	0x08008de4

08000218 <_ZN11AbstractComC1Em>:
#include <AbstractCom.h>

AbstractCom::AbstractCom(uint32_t nodeId) :
 8000218:	b480      	push	{r7}
 800021a:	b083      	sub	sp, #12
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
 8000220:	6039      	str	r1, [r7, #0]
		nodeId(nodeId)
 8000222:	4a06      	ldr	r2, [pc, #24]	; (800023c <_ZN11AbstractComC1Em+0x24>)
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	601a      	str	r2, [r3, #0]
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	683a      	ldr	r2, [r7, #0]
 800022c:	605a      	str	r2, [r3, #4]
{
}
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	4618      	mov	r0, r3
 8000232:	370c      	adds	r7, #12
 8000234:	46bd      	mov	sp, r7
 8000236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800023a:	4770      	bx	lr
 800023c:	08008f28 	.word	0x08008f28

08000240 <_ZN3CanC1Em>:
#include <cstdio>

Com_Receptor_t Can::standardReceptor = nullptr;
uint32_t Can::_nodeId = 0; // TODO fix this pfusch

Can::Can(uint32_t nodeId) :
 8000240:	b580      	push	{r7, lr}
 8000242:	b082      	sub	sp, #8
 8000244:	af00      	add	r7, sp, #0
 8000246:	6078      	str	r0, [r7, #4]
 8000248:	6039      	str	r1, [r7, #0]
		AbstractCom(nodeId)
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	6839      	ldr	r1, [r7, #0]
 800024e:	4618      	mov	r0, r3
 8000250:	f7ff ffe2 	bl	8000218 <_ZN11AbstractComC1Em>
 8000254:	4a03      	ldr	r2, [pc, #12]	; (8000264 <_ZN3CanC1Em+0x24>)
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	601a      	str	r2, [r3, #0]
{
}
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	4618      	mov	r0, r3
 800025e:	3708      	adds	r7, #8
 8000260:	46bd      	mov	sp, r7
 8000262:	bd80      	pop	{r7, pc}
 8000264:	08008f38 	.word	0x08008f38

08000268 <_ZN3Can8instanceEm>:

Can& Can::instance(uint32_t nodeId)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b082      	sub	sp, #8
 800026c:	af00      	add	r7, sp, #0
 800026e:	6078      	str	r0, [r7, #4]
	static Can can(nodeId);
 8000270:	4b15      	ldr	r3, [pc, #84]	; (80002c8 <_ZN3Can8instanceEm+0x60>)
 8000272:	781b      	ldrb	r3, [r3, #0]
 8000274:	f3bf 8f5b 	dmb	ish
 8000278:	b2db      	uxtb	r3, r3
 800027a:	f003 0301 	and.w	r3, r3, #1
 800027e:	2b00      	cmp	r3, #0
 8000280:	bf0c      	ite	eq
 8000282:	2301      	moveq	r3, #1
 8000284:	2300      	movne	r3, #0
 8000286:	b2db      	uxtb	r3, r3
 8000288:	2b00      	cmp	r3, #0
 800028a:	d011      	beq.n	80002b0 <_ZN3Can8instanceEm+0x48>
 800028c:	480e      	ldr	r0, [pc, #56]	; (80002c8 <_ZN3Can8instanceEm+0x60>)
 800028e:	f008 fc93 	bl	8008bb8 <__cxa_guard_acquire>
 8000292:	4603      	mov	r3, r0
 8000294:	2b00      	cmp	r3, #0
 8000296:	bf14      	ite	ne
 8000298:	2301      	movne	r3, #1
 800029a:	2300      	moveq	r3, #0
 800029c:	b2db      	uxtb	r3, r3
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d006      	beq.n	80002b0 <_ZN3Can8instanceEm+0x48>
 80002a2:	6879      	ldr	r1, [r7, #4]
 80002a4:	4809      	ldr	r0, [pc, #36]	; (80002cc <_ZN3Can8instanceEm+0x64>)
 80002a6:	f7ff ffcb 	bl	8000240 <_ZN3CanC1Em>
 80002aa:	4807      	ldr	r0, [pc, #28]	; (80002c8 <_ZN3Can8instanceEm+0x60>)
 80002ac:	f008 fc90 	bl	8008bd0 <__cxa_guard_release>

	if (nodeId != 0)
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d002      	beq.n	80002bc <_ZN3Can8instanceEm+0x54>
		_nodeId = nodeId;
 80002b6:	4a06      	ldr	r2, [pc, #24]	; (80002d0 <_ZN3Can8instanceEm+0x68>)
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	6013      	str	r3, [r2, #0]

	return can;
 80002bc:	4b03      	ldr	r3, [pc, #12]	; (80002cc <_ZN3Can8instanceEm+0x64>)
}
 80002be:	4618      	mov	r0, r3
 80002c0:	3708      	adds	r7, #8
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bd80      	pop	{r7, pc}
 80002c6:	bf00      	nop
 80002c8:	200007b4 	.word	0x200007b4
 80002cc:	200007ac 	.word	0x200007ac
 80002d0:	200007a8 	.word	0x200007a8

080002d4 <_ZN3Can4initEPFvmPhmEPFvvE>:

int Can::init(Com_Receptor_t receptor, Com_Heartbeat_t heartbeat)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b084      	sub	sp, #16
 80002d8:	af00      	add	r7, sp, #0
 80002da:	60f8      	str	r0, [r7, #12]
 80002dc:	60b9      	str	r1, [r7, #8]
 80002de:	607a      	str	r2, [r7, #4]
	return Can::init(receptor, heartbeat, COMMode::STANDARD_COM_MODE);
 80002e0:	2300      	movs	r3, #0
 80002e2:	687a      	ldr	r2, [r7, #4]
 80002e4:	68b9      	ldr	r1, [r7, #8]
 80002e6:	68f8      	ldr	r0, [r7, #12]
 80002e8:	f000 f806 	bl	80002f8 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode>
 80002ec:	4603      	mov	r3, r0
}
 80002ee:	4618      	mov	r0, r3
 80002f0:	3710      	adds	r7, #16
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bd80      	pop	{r7, pc}
	...

080002f8 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode>:

int Can::init(Com_Receptor_t receptor, Com_Heartbeat_t heartbeat, COMMode mode)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b0a4      	sub	sp, #144	; 0x90
 80002fc:	af02      	add	r7, sp, #8
 80002fe:	60f8      	str	r0, [r7, #12]
 8000300:	60b9      	str	r1, [r7, #8]
 8000302:	607a      	str	r2, [r7, #4]
 8000304:	603b      	str	r3, [r7, #0]
	if(nodeId == 0)
 8000306:	68fb      	ldr	r3, [r7, #12]
 8000308:	685b      	ldr	r3, [r3, #4]
 800030a:	2b00      	cmp	r3, #0
 800030c:	d102      	bne.n	8000314 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x1c>
		return -1;
 800030e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000312:	e18e      	b.n	8000632 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x33a>

	standardReceptor = receptor;
 8000314:	4ac3      	ldr	r2, [pc, #780]	; (8000624 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x32c>)
 8000316:	68bb      	ldr	r3, [r7, #8]
 8000318:	6013      	str	r3, [r2, #0]

	if (STRHAL_CAN_Instance_Init(STRHAL_FDCAN1) != 0)
 800031a:	2000      	movs	r0, #0
 800031c:	f005 fd2a 	bl	8005d74 <STRHAL_CAN_Instance_Init>
 8000320:	4603      	mov	r3, r0
 8000322:	2b00      	cmp	r3, #0
 8000324:	bf14      	ite	ne
 8000326:	2301      	movne	r3, #1
 8000328:	2300      	moveq	r3, #0
 800032a:	b2db      	uxtb	r3, r3
 800032c:	2b00      	cmp	r3, #0
 800032e:	d002      	beq.n	8000336 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x3e>
		return -1;
 8000330:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000334:	e17d      	b.n	8000632 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x33a>

	if (STRHAL_CAN_Instance_Init(STRHAL_FDCAN2) != 0)
 8000336:	2001      	movs	r0, #1
 8000338:	f005 fd1c 	bl	8005d74 <STRHAL_CAN_Instance_Init>
 800033c:	4603      	mov	r3, r0
 800033e:	2b00      	cmp	r3, #0
 8000340:	bf14      	ite	ne
 8000342:	2301      	movne	r3, #1
 8000344:	2300      	moveq	r3, #0
 8000346:	b2db      	uxtb	r3, r3
 8000348:	2b00      	cmp	r3, #0
 800034a:	d002      	beq.n	8000352 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x5a>
		return -1;
 800034c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000350:	e16f      	b.n	8000632 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x33a>

	if (STRHAL_TIM_Heartbeat_Init(STRHAL_TIM_TIM7, 1600, 1000) != 100)
 8000352:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000356:	f44f 61c8 	mov.w	r1, #1600	; 0x640
 800035a:	2001      	movs	r0, #1
 800035c:	f007 fb70 	bl	8007a40 <STRHAL_TIM_Heartbeat_Init>
 8000360:	4603      	mov	r3, r0
 8000362:	2b64      	cmp	r3, #100	; 0x64
 8000364:	bf14      	ite	ne
 8000366:	2301      	movne	r3, #1
 8000368:	2300      	moveq	r3, #0
 800036a:	b2db      	uxtb	r3, r3
 800036c:	2b00      	cmp	r3, #0
 800036e:	d002      	beq.n	8000376 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x7e>
		return -1;
 8000370:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000374:	e15d      	b.n	8000632 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x33a>

	if (STRHAL_TIM_Heartbeat_Subscribe(STRHAL_TIM_TIM7, heartbeat) != 0)
 8000376:	6879      	ldr	r1, [r7, #4]
 8000378:	2001      	movs	r0, #1
 800037a:	f007 fbbd 	bl	8007af8 <STRHAL_TIM_Heartbeat_Subscribe>
 800037e:	4603      	mov	r3, r0
 8000380:	2b00      	cmp	r3, #0
 8000382:	bf14      	ite	ne
 8000384:	2301      	movne	r3, #1
 8000386:	2300      	moveq	r3, #0
 8000388:	b2db      	uxtb	r3, r3
 800038a:	2b00      	cmp	r3, #0
 800038c:	d002      	beq.n	8000394 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x9c>
		return -1;
 800038e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000392:	e14e      	b.n	8000632 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x33a>

	if (mode == COMMode::STANDARD_COM_MODE)
 8000394:	683b      	ldr	r3, [r7, #0]
 8000396:	2b00      	cmp	r3, #0
 8000398:	d16f      	bne.n	800047a <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x182>
	{
		Can_MessageId_t mask =
 800039a:	2300      	movs	r3, #0
 800039c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		{ 0 };
		mask.info.direction = 0x1;
 80003a0:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 80003a4:	f043 0301 	orr.w	r3, r3, #1
 80003a8:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
		mask.info.node_id = 0x3F;
 80003ac:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 80003b0:	f043 037e 	orr.w	r3, r3, #126	; 0x7e
 80003b4:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
		mask.info.special_cmd = 0x3;
 80003b8:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 80003bc:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80003c0:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84

		Can_MessageId_t id =
 80003c4:	2300      	movs	r3, #0
 80003c6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		{ 0 };
		id.info.direction = MASTER2NODE_DIRECTION;
 80003ca:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80003ce:	f36f 0300 	bfc	r3, #0, #1
 80003d2:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
		id.info.special_cmd = STANDARD_SPECIAL_CMD;
 80003d6:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 80003da:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80003de:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
		id.info.node_id = nodeId;
 80003e2:	68fb      	ldr	r3, [r7, #12]
 80003e4:	685b      	ldr	r3, [r3, #4]
 80003e6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80003ea:	b2da      	uxtb	r2, r3
 80003ec:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80003f0:	f362 0346 	bfi	r3, r2, #1, #6
 80003f4:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
		Can_MessageId_t id2 =
 80003f8:	2300      	movs	r3, #0
 80003fa:	67fb      	str	r3, [r7, #124]	; 0x7c
		{ 0 };
		id2.info.direction = MASTER2NODE_DIRECTION;
 80003fc:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 8000400:	f36f 0300 	bfc	r3, #0, #1
 8000404:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
		id2.info.special_cmd = STANDARD_SPECIAL_CMD;
 8000408:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800040c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8000410:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
		id2.info.node_id = 0;
 8000414:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 8000418:	f36f 0346 	bfc	r3, #1, #6
 800041c:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c

		STRHAL_FDCAN_Filter_t mainFilter[] =
 8000420:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000424:	2200      	movs	r2, #0
 8000426:	601a      	str	r2, [r3, #0]
 8000428:	605a      	str	r2, [r3, #4]
 800042a:	609a      	str	r2, [r3, #8]
 800042c:	60da      	str	r2, [r3, #12]
 800042e:	611a      	str	r2, [r3, #16]
 8000430:	615a      	str	r2, [r3, #20]
 8000432:	2302      	movs	r3, #2
 8000434:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000436:	2302      	movs	r3, #2
 8000438:	67bb      	str	r3, [r7, #120]	; 0x78
		{
		{ .value_id1 = id.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 800043a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
		{ .value_id1 = id2.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 800043e:	667b      	str	r3, [r7, #100]	; 0x64
		{ .value_id1 = id.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 8000440:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
		{ .value_id1 = id2.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 8000444:	66bb      	str	r3, [r7, #104]	; 0x68
 8000446:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000448:	673b      	str	r3, [r7, #112]	; 0x70
 800044a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800044e:	677b      	str	r3, [r7, #116]	; 0x74

		if (STRHAL_CAN_Subscribe(STRHAL_FDCAN1, STRHAL_FDCAN_RX0, mainFilter, 2, receptor) != 2)
 8000450:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8000454:	68bb      	ldr	r3, [r7, #8]
 8000456:	9300      	str	r3, [sp, #0]
 8000458:	2302      	movs	r3, #2
 800045a:	2100      	movs	r1, #0
 800045c:	2000      	movs	r0, #0
 800045e:	f005 fd8d 	bl	8005f7c <STRHAL_CAN_Subscribe>
 8000462:	4603      	mov	r3, r0
 8000464:	2b02      	cmp	r3, #2
 8000466:	bf14      	ite	ne
 8000468:	2301      	movne	r3, #1
 800046a:	2300      	moveq	r3, #0
 800046c:	b2db      	uxtb	r3, r3
 800046e:	2b00      	cmp	r3, #0
 8000470:	f000 80de 	beq.w	8000630 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x338>
			return -1;
 8000474:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000478:	e0db      	b.n	8000632 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x33a>
	}
	else if (mode == COMMode::LISTENER_COM_MODE)
 800047a:	683b      	ldr	r3, [r7, #0]
 800047c:	2b02      	cmp	r3, #2
 800047e:	f040 809f 	bne.w	80005c0 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x2c8>
	{
		Can_MessageId_t mask =
 8000482:	2300      	movs	r3, #0
 8000484:	663b      	str	r3, [r7, #96]	; 0x60
		{ 0 };
		mask.info.direction = 0x1;
 8000486:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 800048a:	f043 0301 	orr.w	r3, r3, #1
 800048e:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
		mask.info.node_id = 0x1F;
 8000492:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8000496:	221f      	movs	r2, #31
 8000498:	f362 0346 	bfi	r3, r2, #1, #6
 800049c:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
		mask.info.special_cmd = 0x3;
 80004a0:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 80004a4:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80004a8:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60

		Can_MessageId_t id =
 80004ac:	2300      	movs	r3, #0
 80004ae:	65fb      	str	r3, [r7, #92]	; 0x5c
		{ 0 };
		id.info.direction = MASTER2NODE_DIRECTION;
 80004b0:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80004b4:	f36f 0300 	bfc	r3, #0, #1
 80004b8:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
		id.info.special_cmd = STANDARD_SPECIAL_CMD;
 80004bc:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80004c0:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80004c4:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
		id.info.node_id = nodeId;
 80004c8:	68fb      	ldr	r3, [r7, #12]
 80004ca:	685b      	ldr	r3, [r3, #4]
 80004cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80004d0:	b2da      	uxtb	r2, r3
 80004d2:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80004d6:	f362 0346 	bfi	r3, r2, #1, #6
 80004da:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c

		Can_MessageId_t id2 =
 80004de:	2300      	movs	r3, #0
 80004e0:	65bb      	str	r3, [r7, #88]	; 0x58
		{ 0 };
		id2.info.direction = MASTER2NODE_DIRECTION;
 80004e2:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 80004e6:	f36f 0300 	bfc	r3, #0, #1
 80004ea:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
		id2.info.special_cmd = STANDARD_SPECIAL_CMD;
 80004ee:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80004f2:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80004f6:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
		id2.info.node_id = 0;
 80004fa:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 80004fe:	f36f 0346 	bfc	r3, #1, #6
 8000502:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58

		Can_MessageId_t id3 =
 8000506:	2300      	movs	r3, #0
 8000508:	657b      	str	r3, [r7, #84]	; 0x54
		{ 0 };
		id3.info.direction = NODE2MASTER_DIRECTION;
 800050a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800050e:	f043 0301 	orr.w	r3, r3, #1
 8000512:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
		id3.info.special_cmd = STANDARD_SPECIAL_CMD;
 8000516:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800051a:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800051e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
		id3.info.node_id = 6;
 8000522:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000526:	2206      	movs	r2, #6
 8000528:	f362 0346 	bfi	r3, r2, #1, #6
 800052c:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54

		Can_MessageId_t id4 =
 8000530:	2300      	movs	r3, #0
 8000532:	653b      	str	r3, [r7, #80]	; 0x50
		{ 0 };
		id4.info.direction = NODE2MASTER_DIRECTION;
 8000534:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000538:	f043 0301 	orr.w	r3, r3, #1
 800053c:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
		id4.info.special_cmd = STANDARD_SPECIAL_CMD;
 8000540:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8000544:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8000548:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
		id4.info.node_id = 7;
 800054c:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000550:	2207      	movs	r2, #7
 8000552:	f362 0346 	bfi	r3, r2, #1, #6
 8000556:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50

		STRHAL_FDCAN_Filter_t mainFilter[] =
 800055a:	f107 0314 	add.w	r3, r7, #20
 800055e:	2230      	movs	r2, #48	; 0x30
 8000560:	2100      	movs	r1, #0
 8000562:	4618      	mov	r0, r3
 8000564:	f008 fb94 	bl	8008c90 <memset>
 8000568:	2302      	movs	r3, #2
 800056a:	61fb      	str	r3, [r7, #28]
 800056c:	2302      	movs	r3, #2
 800056e:	62bb      	str	r3, [r7, #40]	; 0x28
 8000570:	2302      	movs	r3, #2
 8000572:	637b      	str	r3, [r7, #52]	; 0x34
 8000574:	2302      	movs	r3, #2
 8000576:	643b      	str	r3, [r7, #64]	; 0x40
		{
		{ .value_id1 = id.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 8000578:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
		{ .value_id1 = id2.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
		{ .value_id1 = id3.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
		{ .value_id1 = id4.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 800057a:	617b      	str	r3, [r7, #20]
		{ .value_id1 = id.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 800057c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
		{ .value_id1 = id4.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 800057e:	61bb      	str	r3, [r7, #24]
		{ .value_id1 = id2.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 8000580:	6dbb      	ldr	r3, [r7, #88]	; 0x58
		{ .value_id1 = id4.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 8000582:	623b      	str	r3, [r7, #32]
		{ .value_id1 = id2.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 8000584:	6e3b      	ldr	r3, [r7, #96]	; 0x60
		{ .value_id1 = id4.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 8000586:	627b      	str	r3, [r7, #36]	; 0x24
		{ .value_id1 = id3.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 8000588:	6d7b      	ldr	r3, [r7, #84]	; 0x54
		{ .value_id1 = id4.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 800058a:	62fb      	str	r3, [r7, #44]	; 0x2c
		{ .value_id1 = id3.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 800058c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
		{ .value_id1 = id4.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 800058e:	633b      	str	r3, [r7, #48]	; 0x30
 8000590:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000592:	63bb      	str	r3, [r7, #56]	; 0x38
 8000594:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000596:	63fb      	str	r3, [r7, #60]	; 0x3c

		if (STRHAL_CAN_Subscribe(STRHAL_FDCAN1, STRHAL_FDCAN_RX0, mainFilter, 4, receptor) != 4)
 8000598:	f107 0214 	add.w	r2, r7, #20
 800059c:	68bb      	ldr	r3, [r7, #8]
 800059e:	9300      	str	r3, [sp, #0]
 80005a0:	2304      	movs	r3, #4
 80005a2:	2100      	movs	r1, #0
 80005a4:	2000      	movs	r0, #0
 80005a6:	f005 fce9 	bl	8005f7c <STRHAL_CAN_Subscribe>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b04      	cmp	r3, #4
 80005ae:	bf14      	ite	ne
 80005b0:	2301      	movne	r3, #1
 80005b2:	2300      	moveq	r3, #0
 80005b4:	b2db      	uxtb	r3, r3
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d03a      	beq.n	8000630 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x338>
			return -1;
 80005ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80005be:	e038      	b.n	8000632 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x33a>
	}
	else if (mode == COMMode::BRIDGE_COM_MODE)
 80005c0:	683b      	ldr	r3, [r7, #0]
 80005c2:	2b01      	cmp	r3, #1
 80005c4:	d134      	bne.n	8000630 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x338>
	{
		STRHAL_FDCAN_Filter_t mainFilter[] =
 80005c6:	2300      	movs	r3, #0
 80005c8:	647b      	str	r3, [r7, #68]	; 0x44
 80005ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80005d0:	2300      	movs	r3, #0
 80005d2:	64fb      	str	r3, [r7, #76]	; 0x4c
		{
		{ .value_id1 = 0x00, .mask_id2 = 0xFFFF, .type = FDCAN_FILTER_RANGE } };

		if (STRHAL_CAN_Subscribe(STRHAL_FDCAN1, STRHAL_FDCAN_RX0, mainFilter, 1, Can::internalReceptor) != 1)
 80005d4:	f107 0244 	add.w	r2, r7, #68	; 0x44
 80005d8:	4b13      	ldr	r3, [pc, #76]	; (8000628 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x330>)
 80005da:	9300      	str	r3, [sp, #0]
 80005dc:	2301      	movs	r3, #1
 80005de:	2100      	movs	r1, #0
 80005e0:	2000      	movs	r0, #0
 80005e2:	f005 fccb 	bl	8005f7c <STRHAL_CAN_Subscribe>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b01      	cmp	r3, #1
 80005ea:	bf14      	ite	ne
 80005ec:	2301      	movne	r3, #1
 80005ee:	2300      	moveq	r3, #0
 80005f0:	b2db      	uxtb	r3, r3
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d002      	beq.n	80005fc <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x304>
			return -1;
 80005f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80005fa:	e01a      	b.n	8000632 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x33a>

		if (STRHAL_CAN_Subscribe(STRHAL_FDCAN2, STRHAL_FDCAN_RX0, mainFilter, 1, Can::externalReceptor) != 1)
 80005fc:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8000600:	4b0a      	ldr	r3, [pc, #40]	; (800062c <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x334>)
 8000602:	9300      	str	r3, [sp, #0]
 8000604:	2301      	movs	r3, #1
 8000606:	2100      	movs	r1, #0
 8000608:	2001      	movs	r0, #1
 800060a:	f005 fcb7 	bl	8005f7c <STRHAL_CAN_Subscribe>
 800060e:	4603      	mov	r3, r0
 8000610:	2b01      	cmp	r3, #1
 8000612:	bf14      	ite	ne
 8000614:	2301      	movne	r3, #1
 8000616:	2300      	moveq	r3, #0
 8000618:	b2db      	uxtb	r3, r3
 800061a:	2b00      	cmp	r3, #0
 800061c:	d008      	beq.n	8000630 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x338>
			return -1;
 800061e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000622:	e006      	b.n	8000632 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x33a>
 8000624:	200007a4 	.word	0x200007a4
 8000628:	0800078d 	.word	0x0800078d
 800062c:	080007ad 	.word	0x080007ad
	}

	return 0;
 8000630:	2300      	movs	r3, #0
}
 8000632:	4618      	mov	r0, r3
 8000634:	3788      	adds	r7, #136	; 0x88
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop

0800063c <_ZN3Can4execEv>:

int Can::exec()
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
	STRHAL_CAN_Run();
 8000644:	f005 fe52 	bl	80062ec <STRHAL_CAN_Run>
	if (STRHAL_TIM_Heartbeat_StartHeartbeat(STRHAL_TIM_TIM7) != 0)
 8000648:	2001      	movs	r0, #1
 800064a:	f007 fa7d 	bl	8007b48 <STRHAL_TIM_Heartbeat_StartHeartbeat>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	bf14      	ite	ne
 8000654:	2301      	movne	r3, #1
 8000656:	2300      	moveq	r3, #0
 8000658:	b2db      	uxtb	r3, r3
 800065a:	2b00      	cmp	r3, #0
 800065c:	d002      	beq.n	8000664 <_ZN3Can4execEv+0x28>
		return -1;
 800065e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000662:	e000      	b.n	8000666 <_ZN3Can4execEv+0x2a>

	return 0;
 8000664:	2300      	movs	r3, #0
}
 8000666:	4618      	mov	r0, r3
 8000668:	3708      	adds	r7, #8
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
	...

08000670 <_ZN3Can4sendEmPhh>:

int Can::send(uint32_t id, uint8_t *data, uint8_t n)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b096      	sub	sp, #88	; 0x58
 8000674:	af00      	add	r7, sp, #0
 8000676:	60f8      	str	r0, [r7, #12]
 8000678:	60b9      	str	r1, [r7, #8]
 800067a:	4613      	mov	r3, r2
 800067c:	71fb      	strb	r3, [r7, #7]
	Can_MessageId_t msgId =
 800067e:	2300      	movs	r3, #0
 8000680:	657b      	str	r3, [r7, #84]	; 0x54
	{ 0 };
	msgId.info.special_cmd = STANDARD_SPECIAL_CMD;
 8000682:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8000686:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800068a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	msgId.info.direction = NODE2MASTER_DIRECTION;
 800068e:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000692:	f043 0301 	orr.w	r3, r3, #1
 8000696:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
	if (id == 0)
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d10b      	bne.n	80006b8 <_ZN3Can4sendEmPhh+0x48>
	{
		msgId.info.node_id = _nodeId;
 80006a0:	4b1b      	ldr	r3, [pc, #108]	; (8000710 <_ZN3Can4sendEmPhh+0xa0>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80006a8:	b2da      	uxtb	r2, r3
 80006aa:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80006ae:	f362 0346 	bfi	r3, r2, #1, #6
 80006b2:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 80006b6:	e009      	b.n	80006cc <_ZN3Can4sendEmPhh+0x5c>
	}
	else
	{
		msgId.info.node_id = id;
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80006be:	b2da      	uxtb	r2, r3
 80006c0:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80006c4:	f362 0346 	bfi	r3, r2, #1, #6
 80006c8:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
	}
	msgId.info.priority = STANDARD_PRIORITY;
 80006cc:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80006d0:	2202      	movs	r2, #2
 80006d2:	f362 0342 	bfi	r3, r2, #1, #2
 80006d6:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

	Can_MessageData_t msgData =
 80006da:	f107 0310 	add.w	r3, r7, #16
 80006de:	2242      	movs	r2, #66	; 0x42
 80006e0:	2100      	movs	r1, #0
 80006e2:	4618      	mov	r0, r3
 80006e4:	f008 fad4 	bl	8008c90 <memset>
	{ 0 };

	memcpy(msgData.uint8, data, n);
 80006e8:	79fa      	ldrb	r2, [r7, #7]
 80006ea:	f107 0310 	add.w	r3, r7, #16
 80006ee:	68b9      	ldr	r1, [r7, #8]
 80006f0:	4618      	mov	r0, r3
 80006f2:	f008 fabf 	bl	8008c74 <memcpy>

	(void) STRHAL_CAN_Send(STRHAL_FDCAN1, msgId.uint32, msgData.uint8, n);
 80006f6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80006f8:	79fb      	ldrb	r3, [r7, #7]
 80006fa:	f107 0210 	add.w	r2, r7, #16
 80006fe:	2000      	movs	r0, #0
 8000700:	f005 fd20 	bl	8006144 <STRHAL_CAN_Send>
	return 0;
 8000704:	2300      	movs	r3, #0
}
 8000706:	4618      	mov	r0, r3
 8000708:	3758      	adds	r7, #88	; 0x58
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	200007a8 	.word	0x200007a8

08000714 <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm>:

	(void) STRHAL_CAN_Send(STRHAL_FDCAN1, msgId.uint32, msgData.uint8, n);
}

void Can::bridgeReceptor(STRHAL_FDCAN_Id_t bus_id, uint32_t id, uint8_t *data, uint32_t n)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b086      	sub	sp, #24
 8000718:	af00      	add	r7, sp, #0
 800071a:	60b9      	str	r1, [r7, #8]
 800071c:	607a      	str	r2, [r7, #4]
 800071e:	603b      	str	r3, [r7, #0]
 8000720:	4603      	mov	r3, r0
 8000722:	73fb      	strb	r3, [r7, #15]
	Can_MessageId_t incoming_id;
	incoming_id.uint32 = id;
 8000724:	68bb      	ldr	r3, [r7, #8]
 8000726:	617b      	str	r3, [r7, #20]

	if (incoming_id.info.node_id == _nodeId)
 8000728:	7d3b      	ldrb	r3, [r7, #20]
 800072a:	f3c3 0345 	ubfx	r3, r3, #1, #6
 800072e:	b2db      	uxtb	r3, r3
 8000730:	461a      	mov	r2, r3
 8000732:	4b14      	ldr	r3, [pc, #80]	; (8000784 <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm+0x70>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	429a      	cmp	r2, r3
 8000738:	d106      	bne.n	8000748 <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm+0x34>
	{
		Can::standardReceptor(id, data, n);
 800073a:	4b13      	ldr	r3, [pc, #76]	; (8000788 <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm+0x74>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	683a      	ldr	r2, [r7, #0]
 8000740:	6879      	ldr	r1, [r7, #4]
 8000742:	68b8      	ldr	r0, [r7, #8]
 8000744:	4798      	blx	r3
	}
	else
	{
		STRHAL_CAN_Send(bus_id, id, data, n);
	}
}
 8000746:	e018      	b.n	800077a <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm+0x66>
	else if (incoming_id.info.node_id == 0)
 8000748:	7d3b      	ldrb	r3, [r7, #20]
 800074a:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800074e:	b2db      	uxtb	r3, r3
 8000750:	2b00      	cmp	r3, #0
 8000752:	d10c      	bne.n	800076e <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm+0x5a>
		STRHAL_CAN_Send(bus_id, id, data, n);
 8000754:	7bf8      	ldrb	r0, [r7, #15]
 8000756:	683b      	ldr	r3, [r7, #0]
 8000758:	687a      	ldr	r2, [r7, #4]
 800075a:	68b9      	ldr	r1, [r7, #8]
 800075c:	f005 fcf2 	bl	8006144 <STRHAL_CAN_Send>
		Can::standardReceptor(id, data, n);
 8000760:	4b09      	ldr	r3, [pc, #36]	; (8000788 <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm+0x74>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	683a      	ldr	r2, [r7, #0]
 8000766:	6879      	ldr	r1, [r7, #4]
 8000768:	68b8      	ldr	r0, [r7, #8]
 800076a:	4798      	blx	r3
}
 800076c:	e005      	b.n	800077a <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm+0x66>
		STRHAL_CAN_Send(bus_id, id, data, n);
 800076e:	7bf8      	ldrb	r0, [r7, #15]
 8000770:	683b      	ldr	r3, [r7, #0]
 8000772:	687a      	ldr	r2, [r7, #4]
 8000774:	68b9      	ldr	r1, [r7, #8]
 8000776:	f005 fce5 	bl	8006144 <STRHAL_CAN_Send>
}
 800077a:	bf00      	nop
 800077c:	3718      	adds	r7, #24
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	200007a8 	.word	0x200007a8
 8000788:	200007a4 	.word	0x200007a4

0800078c <_ZN3Can16internalReceptorEmPhm>:

void Can::internalReceptor(uint32_t id, uint8_t *data, uint32_t n)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b084      	sub	sp, #16
 8000790:	af00      	add	r7, sp, #0
 8000792:	60f8      	str	r0, [r7, #12]
 8000794:	60b9      	str	r1, [r7, #8]
 8000796:	607a      	str	r2, [r7, #4]
	//Can::bridgeReceptor(STRHAL_FDCAN2, id, data, n);
	STRHAL_CAN_Send(STRHAL_FDCAN2, id, data, n);
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	68ba      	ldr	r2, [r7, #8]
 800079c:	68f9      	ldr	r1, [r7, #12]
 800079e:	2001      	movs	r0, #1
 80007a0:	f005 fcd0 	bl	8006144 <STRHAL_CAN_Send>
}
 80007a4:	bf00      	nop
 80007a6:	3710      	adds	r7, #16
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}

080007ac <_ZN3Can16externalReceptorEmPhm>:

void Can::externalReceptor(uint32_t id, uint8_t *data, uint32_t n)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	60f8      	str	r0, [r7, #12]
 80007b4:	60b9      	str	r1, [r7, #8]
 80007b6:	607a      	str	r2, [r7, #4]
	Can::bridgeReceptor(STRHAL_FDCAN1, id, data, n);
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	68ba      	ldr	r2, [r7, #8]
 80007bc:	68f9      	ldr	r1, [r7, #12]
 80007be:	2000      	movs	r0, #0
 80007c0:	f7ff ffa8 	bl	8000714 <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm>
}
 80007c4:	bf00      	nop
 80007c6:	3710      	adds	r7, #16
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}

080007cc <_ZN14GenericChannelD1Ev>:
#include <STRHAL.h>
#include <Radio.h>
#include "../Modules/W25Qxx_Flash.h"
#include <Can.h>

class GenericChannel: public AbstractChannel
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
 80007d4:	4a05      	ldr	r2, [pc, #20]	; (80007ec <_ZN14GenericChannelD1Ev+0x20>)
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	601a      	str	r2, [r3, #0]
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	4618      	mov	r0, r3
 80007de:	f000 fdbf 	bl	8001360 <_ZN15AbstractChannelD1Ev>
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	4618      	mov	r0, r3
 80007e6:	3708      	adds	r7, #8
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	08008fe4 	.word	0x08008fe4

080007f0 <_ZN14GenericChannelD0Ev>:
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
 80007f8:	6878      	ldr	r0, [r7, #4]
 80007fa:	f7ff ffe7 	bl	80007cc <_ZN14GenericChannelD1Ev>
 80007fe:	21c8      	movs	r1, #200	; 0xc8
 8000800:	6878      	ldr	r0, [r7, #4]
 8000802:	f008 f9d7 	bl	8008bb4 <_ZdlPvj>
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	4618      	mov	r0, r3
 800080a:	3708      	adds	r7, #8
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}

08000810 <_ZN17DigitalOutChannelD1Ev>:

#include "./Channels/AbstractChannel.h"
#include <can_houbolt/channels/digital_out_channel_def.h>
#include <STRHAL.h>

class DigitalOutChannel: public AbstractChannel
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
 8000818:	4a05      	ldr	r2, [pc, #20]	; (8000830 <_ZN17DigitalOutChannelD1Ev+0x20>)
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	601a      	str	r2, [r3, #0]
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	4618      	mov	r0, r3
 8000822:	f000 fd9d 	bl	8001360 <_ZN15AbstractChannelD1Ev>
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	4618      	mov	r0, r3
 800082a:	3708      	adds	r7, #8
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}
 8000830:	08008fb8 	.word	0x08008fb8

08000834 <_ZN17DigitalOutChannelD0Ev>:
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
 800083c:	6878      	ldr	r0, [r7, #4]
 800083e:	f7ff ffe7 	bl	8000810 <_ZN17DigitalOutChannelD1Ev>
 8000842:	212c      	movs	r1, #44	; 0x2c
 8000844:	6878      	ldr	r0, [r7, #4]
 8000846:	f008 f9b5 	bl	8008bb4 <_ZdlPvj>
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	4618      	mov	r0, r3
 800084e:	3708      	adds	r7, #8
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}

08000854 <_ZN5IOBv3C1Emmm>:
#include <IOBv3.h>
#include <cstdio>
#include <cstring>

IOBv3::IOBv3(uint32_t node_id, uint32_t fw_version, uint32_t refresh_divider) :
 8000854:	b590      	push	{r4, r7, lr}
 8000856:	b0b9      	sub	sp, #228	; 0xe4
 8000858:	af02      	add	r7, sp, #8
 800085a:	60f8      	str	r0, [r7, #12]
 800085c:	60b9      	str	r1, [r7, #8]
 800085e:	607a      	str	r2, [r7, #4]
 8000860:	603b      	str	r3, [r7, #0]
		channel9(9,{ ADC1, STRHAL_ADC_CHANNEL_4 },		{ GPIOD,  1, STRHAL_GPIO_TYPE_OPP }, STRHAL_ADC_INTYPE_REGULAR, 1),
		channel10(10,{ ADC1, STRHAL_ADC_CHANNEL_2 },	{ GPIOC,  3, STRHAL_GPIO_TYPE_OPP }, STRHAL_ADC_INTYPE_REGULAR, 1),
		channel11(11,{ ADC2, STRHAL_ADC_CHANNEL_11 },	{ GPIOC,  1, STRHAL_GPIO_TYPE_OPP }, STRHAL_ADC_INTYPE_REGULAR, 1),

		//sense_5V(0, {ADC2, STRHAL_ADC_CHANNEL_5}, 1),
		speaker(STRHAL_TIM_TIM4, STRHAL_TIM_TIM4_CH2_PB7)
 8000862:	68f8      	ldr	r0, [r7, #12]
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	687a      	ldr	r2, [r7, #4]
 8000868:	68b9      	ldr	r1, [r7, #8]
 800086a:	f000 fee3 	bl	8001634 <_ZN14GenericChannelC1Emmm>
 800086e:	4ad6      	ldr	r2, [pc, #856]	; (8000bc8 <_ZN5IOBv3C1Emmm+0x374>)
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	601a      	str	r2, [r3, #0]
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	4ad5      	ldr	r2, [pc, #852]	; (8000bcc <_ZN5IOBv3C1Emmm+0x378>)
 8000878:	33c8      	adds	r3, #200	; 0xc8
 800087a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800087e:	e883 0003 	stmia.w	r3, {r0, r1}
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	4ad2      	ldr	r2, [pc, #840]	; (8000bd0 <_ZN5IOBv3C1Emmm+0x37c>)
 8000886:	33d0      	adds	r3, #208	; 0xd0
 8000888:	e892 0003 	ldmia.w	r2, {r0, r1}
 800088c:	e883 0003 	stmia.w	r3, {r0, r1}
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	4ad0      	ldr	r2, [pc, #832]	; (8000bd4 <_ZN5IOBv3C1Emmm+0x380>)
 8000894:	33d8      	adds	r3, #216	; 0xd8
 8000896:	e892 0003 	ldmia.w	r2, {r0, r1}
 800089a:	e883 0003 	stmia.w	r3, {r0, r1}
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	f103 04e0 	add.w	r4, r3, #224	; 0xe0
 80008a4:	4acc      	ldr	r2, [pc, #816]	; (8000bd8 <_ZN5IOBv3C1Emmm+0x384>)
 80008a6:	f107 0314 	add.w	r3, r7, #20
 80008aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008ae:	e883 0003 	stmia.w	r3, {r0, r1}
 80008b2:	4aca      	ldr	r2, [pc, #808]	; (8000bdc <_ZN5IOBv3C1Emmm+0x388>)
 80008b4:	f107 031c 	add.w	r3, r7, #28
 80008b8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008bc:	e883 0003 	stmia.w	r3, {r0, r1}
 80008c0:	f107 031c 	add.w	r3, r7, #28
 80008c4:	f107 0214 	add.w	r2, r7, #20
 80008c8:	2101      	movs	r1, #1
 80008ca:	9101      	str	r1, [sp, #4]
 80008cc:	2100      	movs	r1, #0
 80008ce:	9100      	str	r1, [sp, #0]
 80008d0:	2100      	movs	r1, #0
 80008d2:	4620      	mov	r0, r4
 80008d4:	f000 fd54 	bl	8001380 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	f503 7486 	add.w	r4, r3, #268	; 0x10c
 80008de:	4ac0      	ldr	r2, [pc, #768]	; (8000be0 <_ZN5IOBv3C1Emmm+0x38c>)
 80008e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008e8:	e883 0003 	stmia.w	r3, {r0, r1}
 80008ec:	4abd      	ldr	r2, [pc, #756]	; (8000be4 <_ZN5IOBv3C1Emmm+0x390>)
 80008ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80008f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008f6:	e883 0003 	stmia.w	r3, {r0, r1}
 80008fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80008fe:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000902:	2101      	movs	r1, #1
 8000904:	9101      	str	r1, [sp, #4]
 8000906:	2100      	movs	r1, #0
 8000908:	9100      	str	r1, [sp, #0]
 800090a:	2101      	movs	r1, #1
 800090c:	4620      	mov	r0, r4
 800090e:	f000 fd37 	bl	8001380 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	f503 749c 	add.w	r4, r3, #312	; 0x138
 8000918:	4ab3      	ldr	r2, [pc, #716]	; (8000be8 <_ZN5IOBv3C1Emmm+0x394>)
 800091a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800091e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000922:	e883 0003 	stmia.w	r3, {r0, r1}
 8000926:	4ab1      	ldr	r2, [pc, #708]	; (8000bec <_ZN5IOBv3C1Emmm+0x398>)
 8000928:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800092c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000930:	e883 0003 	stmia.w	r3, {r0, r1}
 8000934:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000938:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800093c:	2101      	movs	r1, #1
 800093e:	9101      	str	r1, [sp, #4]
 8000940:	2100      	movs	r1, #0
 8000942:	9100      	str	r1, [sp, #0]
 8000944:	2102      	movs	r1, #2
 8000946:	4620      	mov	r0, r4
 8000948:	f000 fd1a 	bl	8001380 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	f503 74b2 	add.w	r4, r3, #356	; 0x164
 8000952:	4aa7      	ldr	r2, [pc, #668]	; (8000bf0 <_ZN5IOBv3C1Emmm+0x39c>)
 8000954:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000958:	e892 0003 	ldmia.w	r2, {r0, r1}
 800095c:	e883 0003 	stmia.w	r3, {r0, r1}
 8000960:	4aa4      	ldr	r2, [pc, #656]	; (8000bf4 <_ZN5IOBv3C1Emmm+0x3a0>)
 8000962:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000966:	e892 0003 	ldmia.w	r2, {r0, r1}
 800096a:	e883 0003 	stmia.w	r3, {r0, r1}
 800096e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000972:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8000976:	2101      	movs	r1, #1
 8000978:	9101      	str	r1, [sp, #4]
 800097a:	2100      	movs	r1, #0
 800097c:	9100      	str	r1, [sp, #0]
 800097e:	2103      	movs	r1, #3
 8000980:	4620      	mov	r0, r4
 8000982:	f000 fcfd 	bl	8001380 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	f503 74c8 	add.w	r4, r3, #400	; 0x190
 800098c:	4a9a      	ldr	r2, [pc, #616]	; (8000bf8 <_ZN5IOBv3C1Emmm+0x3a4>)
 800098e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000992:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000996:	e883 0003 	stmia.w	r3, {r0, r1}
 800099a:	4a98      	ldr	r2, [pc, #608]	; (8000bfc <_ZN5IOBv3C1Emmm+0x3a8>)
 800099c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80009a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009a4:	e883 0003 	stmia.w	r3, {r0, r1}
 80009a8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80009ac:	f107 0254 	add.w	r2, r7, #84	; 0x54
 80009b0:	2101      	movs	r1, #1
 80009b2:	9101      	str	r1, [sp, #4]
 80009b4:	2100      	movs	r1, #0
 80009b6:	9100      	str	r1, [sp, #0]
 80009b8:	2104      	movs	r1, #4
 80009ba:	4620      	mov	r0, r4
 80009bc:	f000 fce0 	bl	8001380 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	f503 74de 	add.w	r4, r3, #444	; 0x1bc
 80009c6:	4a8e      	ldr	r2, [pc, #568]	; (8000c00 <_ZN5IOBv3C1Emmm+0x3ac>)
 80009c8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80009cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009d0:	e883 0003 	stmia.w	r3, {r0, r1}
 80009d4:	4a8b      	ldr	r2, [pc, #556]	; (8000c04 <_ZN5IOBv3C1Emmm+0x3b0>)
 80009d6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80009da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009de:	e883 0003 	stmia.w	r3, {r0, r1}
 80009e2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80009e6:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80009ea:	2101      	movs	r1, #1
 80009ec:	9101      	str	r1, [sp, #4]
 80009ee:	2100      	movs	r1, #0
 80009f0:	9100      	str	r1, [sp, #0]
 80009f2:	2105      	movs	r1, #5
 80009f4:	4620      	mov	r0, r4
 80009f6:	f000 fcc3 	bl	8001380 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	f503 74f4 	add.w	r4, r3, #488	; 0x1e8
 8000a00:	4a81      	ldr	r2, [pc, #516]	; (8000c08 <_ZN5IOBv3C1Emmm+0x3b4>)
 8000a02:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000a06:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a0a:	e883 0003 	stmia.w	r3, {r0, r1}
 8000a0e:	4a7f      	ldr	r2, [pc, #508]	; (8000c0c <_ZN5IOBv3C1Emmm+0x3b8>)
 8000a10:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000a14:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a18:	e883 0003 	stmia.w	r3, {r0, r1}
 8000a1c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000a20:	f107 0274 	add.w	r2, r7, #116	; 0x74
 8000a24:	2101      	movs	r1, #1
 8000a26:	9101      	str	r1, [sp, #4]
 8000a28:	2100      	movs	r1, #0
 8000a2a:	9100      	str	r1, [sp, #0]
 8000a2c:	2106      	movs	r1, #6
 8000a2e:	4620      	mov	r0, r4
 8000a30:	f000 fca6 	bl	8001380 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	f503 7405 	add.w	r4, r3, #532	; 0x214
 8000a3a:	4a75      	ldr	r2, [pc, #468]	; (8000c10 <_ZN5IOBv3C1Emmm+0x3bc>)
 8000a3c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8000a40:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a44:	e883 0003 	stmia.w	r3, {r0, r1}
 8000a48:	4b72      	ldr	r3, [pc, #456]	; (8000c14 <_ZN5IOBv3C1Emmm+0x3c0>)
 8000a4a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8000a4e:	2300      	movs	r3, #0
 8000a50:	f887 3090 	strb.w	r3, [r7, #144]	; 0x90
 8000a54:	2300      	movs	r3, #0
 8000a56:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91
 8000a5a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000a5e:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8000a62:	2101      	movs	r1, #1
 8000a64:	9101      	str	r1, [sp, #4]
 8000a66:	2100      	movs	r1, #0
 8000a68:	9100      	str	r1, [sp, #0]
 8000a6a:	2107      	movs	r1, #7
 8000a6c:	4620      	mov	r0, r4
 8000a6e:	f000 fc87 	bl	8001380 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	f503 7410 	add.w	r4, r3, #576	; 0x240
 8000a78:	4a67      	ldr	r2, [pc, #412]	; (8000c18 <_ZN5IOBv3C1Emmm+0x3c4>)
 8000a7a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8000a7e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a82:	e883 0003 	stmia.w	r3, {r0, r1}
 8000a86:	4a65      	ldr	r2, [pc, #404]	; (8000c1c <_ZN5IOBv3C1Emmm+0x3c8>)
 8000a88:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000a8c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a90:	e883 0003 	stmia.w	r3, {r0, r1}
 8000a94:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000a98:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8000a9c:	2101      	movs	r1, #1
 8000a9e:	9101      	str	r1, [sp, #4]
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	9100      	str	r1, [sp, #0]
 8000aa4:	2108      	movs	r1, #8
 8000aa6:	4620      	mov	r0, r4
 8000aa8:	f000 fc6a 	bl	8001380 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	f503 741b 	add.w	r4, r3, #620	; 0x26c
 8000ab2:	4a5b      	ldr	r2, [pc, #364]	; (8000c20 <_ZN5IOBv3C1Emmm+0x3cc>)
 8000ab4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000ab8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000abc:	e883 0003 	stmia.w	r3, {r0, r1}
 8000ac0:	4a58      	ldr	r2, [pc, #352]	; (8000c24 <_ZN5IOBv3C1Emmm+0x3d0>)
 8000ac2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000ac6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000aca:	e883 0003 	stmia.w	r3, {r0, r1}
 8000ace:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000ad2:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8000ad6:	2101      	movs	r1, #1
 8000ad8:	9101      	str	r1, [sp, #4]
 8000ada:	2100      	movs	r1, #0
 8000adc:	9100      	str	r1, [sp, #0]
 8000ade:	2109      	movs	r1, #9
 8000ae0:	4620      	mov	r0, r4
 8000ae2:	f000 fc4d 	bl	8001380 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	f503 7426 	add.w	r4, r3, #664	; 0x298
 8000aec:	4a4e      	ldr	r2, [pc, #312]	; (8000c28 <_ZN5IOBv3C1Emmm+0x3d4>)
 8000aee:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000af2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000af6:	e883 0003 	stmia.w	r3, {r0, r1}
 8000afa:	4a4c      	ldr	r2, [pc, #304]	; (8000c2c <_ZN5IOBv3C1Emmm+0x3d8>)
 8000afc:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8000b00:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b04:	e883 0003 	stmia.w	r3, {r0, r1}
 8000b08:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8000b0c:	f107 02b4 	add.w	r2, r7, #180	; 0xb4
 8000b10:	2101      	movs	r1, #1
 8000b12:	9101      	str	r1, [sp, #4]
 8000b14:	2100      	movs	r1, #0
 8000b16:	9100      	str	r1, [sp, #0]
 8000b18:	210a      	movs	r1, #10
 8000b1a:	4620      	mov	r0, r4
 8000b1c:	f000 fc30 	bl	8001380 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	f503 7431 	add.w	r4, r3, #708	; 0x2c4
 8000b26:	4a42      	ldr	r2, [pc, #264]	; (8000c30 <_ZN5IOBv3C1Emmm+0x3dc>)
 8000b28:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000b2c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b30:	e883 0003 	stmia.w	r3, {r0, r1}
 8000b34:	4a3f      	ldr	r2, [pc, #252]	; (8000c34 <_ZN5IOBv3C1Emmm+0x3e0>)
 8000b36:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000b3a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b3e:	e883 0003 	stmia.w	r3, {r0, r1}
 8000b42:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000b46:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 8000b4a:	2101      	movs	r1, #1
 8000b4c:	9101      	str	r1, [sp, #4]
 8000b4e:	2100      	movs	r1, #0
 8000b50:	9100      	str	r1, [sp, #0]
 8000b52:	210b      	movs	r1, #11
 8000b54:	4620      	mov	r0, r4
 8000b56:	f000 fc13 	bl	8001380 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	f503 733c 	add.w	r3, r3, #752	; 0x2f0
 8000b60:	2203      	movs	r2, #3
 8000b62:	f887 20d6 	strb.w	r2, [r7, #214]	; 0xd6
 8000b66:	223f      	movs	r2, #63	; 0x3f
 8000b68:	f887 20d7 	strb.w	r2, [r7, #215]	; 0xd7
 8000b6c:	f107 02d7 	add.w	r2, r7, #215	; 0xd7
 8000b70:	f107 01d6 	add.w	r1, r7, #214	; 0xd6
 8000b74:	4618      	mov	r0, r3
 8000b76:	f000 f9c6 	bl	8000f06 <_ZN7SpeakerC1ERK20STRHAL_TIM_TimerId_tRK22STRHAL_TIM_ChannelId_t>
{
	registerChannel(&channel0);
 8000b7a:	68fa      	ldr	r2, [r7, #12]
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	33e0      	adds	r3, #224	; 0xe0
 8000b80:	4619      	mov	r1, r3
 8000b82:	4610      	mov	r0, r2
 8000b84:	f001 f8c9 	bl	8001d1a <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel1);
 8000b88:	68fa      	ldr	r2, [r7, #12]
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8000b90:	4619      	mov	r1, r3
 8000b92:	4610      	mov	r0, r2
 8000b94:	f001 f8c1 	bl	8001d1a <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel2);
 8000b98:	68fa      	ldr	r2, [r7, #12]
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	4610      	mov	r0, r2
 8000ba4:	f001 f8b9 	bl	8001d1a <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel3);
 8000ba8:	68fa      	ldr	r2, [r7, #12]
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4610      	mov	r0, r2
 8000bb4:	f001 f8b1 	bl	8001d1a <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel4);
 8000bb8:	68fa      	ldr	r2, [r7, #12]
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	4610      	mov	r0, r2
 8000bc4:	e038      	b.n	8000c38 <_ZN5IOBv3C1Emmm+0x3e4>
 8000bc6:	bf00      	nop
 8000bc8:	08008f48 	.word	0x08008f48
 8000bcc:	08008dfc 	.word	0x08008dfc
 8000bd0:	08008e04 	.word	0x08008e04
 8000bd4:	08008e0c 	.word	0x08008e0c
 8000bd8:	08008e14 	.word	0x08008e14
 8000bdc:	08008e1c 	.word	0x08008e1c
 8000be0:	08008e24 	.word	0x08008e24
 8000be4:	08008e2c 	.word	0x08008e2c
 8000be8:	08008e34 	.word	0x08008e34
 8000bec:	08008e3c 	.word	0x08008e3c
 8000bf0:	08008e44 	.word	0x08008e44
 8000bf4:	08008e4c 	.word	0x08008e4c
 8000bf8:	08008e54 	.word	0x08008e54
 8000bfc:	08008e5c 	.word	0x08008e5c
 8000c00:	08008e64 	.word	0x08008e64
 8000c04:	08008e6c 	.word	0x08008e6c
 8000c08:	08008e74 	.word	0x08008e74
 8000c0c:	08008e7c 	.word	0x08008e7c
 8000c10:	08008e84 	.word	0x08008e84
 8000c14:	48000800 	.word	0x48000800
 8000c18:	08008e8c 	.word	0x08008e8c
 8000c1c:	08008e94 	.word	0x08008e94
 8000c20:	08008e9c 	.word	0x08008e9c
 8000c24:	08008ea4 	.word	0x08008ea4
 8000c28:	08008eac 	.word	0x08008eac
 8000c2c:	08008eb4 	.word	0x08008eb4
 8000c30:	08008ebc 	.word	0x08008ebc
 8000c34:	08008ec4 	.word	0x08008ec4
 8000c38:	f001 f86f 	bl	8001d1a <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel5);
 8000c3c:	68fa      	ldr	r2, [r7, #12]
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000c44:	4619      	mov	r1, r3
 8000c46:	4610      	mov	r0, r2
 8000c48:	f001 f867 	bl	8001d1a <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel6);
 8000c4c:	68fa      	ldr	r2, [r7, #12]
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8000c54:	4619      	mov	r1, r3
 8000c56:	4610      	mov	r0, r2
 8000c58:	f001 f85f 	bl	8001d1a <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel7);
 8000c5c:	68fa      	ldr	r2, [r7, #12]
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8000c64:	4619      	mov	r1, r3
 8000c66:	4610      	mov	r0, r2
 8000c68:	f001 f857 	bl	8001d1a <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel8);
 8000c6c:	68fa      	ldr	r2, [r7, #12]
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8000c74:	4619      	mov	r1, r3
 8000c76:	4610      	mov	r0, r2
 8000c78:	f001 f84f 	bl	8001d1a <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel9);
 8000c7c:	68fa      	ldr	r2, [r7, #12]
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	f503 731b 	add.w	r3, r3, #620	; 0x26c
 8000c84:	4619      	mov	r1, r3
 8000c86:	4610      	mov	r0, r2
 8000c88:	f001 f847 	bl	8001d1a <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel10);
 8000c8c:	68fa      	ldr	r2, [r7, #12]
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	f503 7326 	add.w	r3, r3, #664	; 0x298
 8000c94:	4619      	mov	r1, r3
 8000c96:	4610      	mov	r0, r2
 8000c98:	f001 f83f 	bl	8001d1a <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel11);
 8000c9c:	68fa      	ldr	r2, [r7, #12]
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	f503 7331 	add.w	r3, r3, #708	; 0x2c4
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4610      	mov	r0, r2
 8000ca8:	f001 f837 	bl	8001d1a <_ZN14GenericChannel15registerChannelEP15AbstractChannel>

	registerModule(&flash);
 8000cac:	68fa      	ldr	r2, [r7, #12]
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	4610      	mov	r0, r2
 8000cb8:	f001 f84d 	bl	8001d56 <_ZN14GenericChannel14registerModuleEP14AbstractModule>

}
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	37dc      	adds	r7, #220	; 0xdc
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd90      	pop	{r4, r7, pc}
 8000cc6:	bf00      	nop

08000cc8 <_ZN5IOBv34initEv>:

int IOBv3::init()
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
	if (STRHAL_Init(STRHAL_SYSCLK_SRC_EXT, 8000000) != STRHAL_NOICE)
 8000cd0:	4933      	ldr	r1, [pc, #204]	; (8000da0 <_ZN5IOBv34initEv+0xd8>)
 8000cd2:	2002      	movs	r0, #2
 8000cd4:	f003 ff8a 	bl	8004bec <STRHAL_Init>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	bf14      	ite	ne
 8000cde:	2301      	movne	r3, #1
 8000ce0:	2300      	moveq	r3, #0
 8000ce2:	b2db      	uxtb	r3, r3
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d002      	beq.n	8000cee <_ZN5IOBv34initEv+0x26>
		return -1;
 8000ce8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000cec:	e053      	b.n	8000d96 <_ZN5IOBv34initEv+0xce>

	// init status LEDs
	STRHAL_GPIO_SingleInit(&led1, STRHAL_GPIO_TYPE_OPP);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	33c8      	adds	r3, #200	; 0xc8
 8000cf2:	2100      	movs	r1, #0
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f005 fd3d 	bl	8006774 <STRHAL_GPIO_SingleInit>
	STRHAL_GPIO_SingleInit(&led2, STRHAL_GPIO_TYPE_OPP);
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	33d0      	adds	r3, #208	; 0xd0
 8000cfe:	2100      	movs	r1, #0
 8000d00:	4618      	mov	r0, r3
 8000d02:	f005 fd37 	bl	8006774 <STRHAL_GPIO_SingleInit>
	STRHAL_GPIO_SingleInit(&led_debug, STRHAL_GPIO_TYPE_OPP);
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	33d8      	adds	r3, #216	; 0xd8
 8000d0a:	2100      	movs	r1, #0
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f005 fd31 	bl	8006774 <STRHAL_GPIO_SingleInit>




	// init debug uart
	if (STRHAL_UART_Instance_Init(STRHAL_UART_DEBUG) != 0)
 8000d12:	2002      	movs	r0, #2
 8000d14:	f007 fbb2 	bl	800847c <STRHAL_UART_Instance_Init>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	bf14      	ite	ne
 8000d1e:	2301      	movne	r3, #1
 8000d20:	2300      	moveq	r3, #0
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d002      	beq.n	8000d2e <_ZN5IOBv34initEv+0x66>
		return -1;
 8000d28:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d2c:	e033      	b.n	8000d96 <_ZN5IOBv34initEv+0xce>

	if (can.init(receptor, heartbeatCan, COMMode::STANDARD_COM_MODE) != 0)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	f8d3 00b0 	ldr.w	r0, [r3, #176]	; 0xb0
 8000d34:	2300      	movs	r3, #0
 8000d36:	4a1b      	ldr	r2, [pc, #108]	; (8000da4 <_ZN5IOBv34initEv+0xdc>)
 8000d38:	491b      	ldr	r1, [pc, #108]	; (8000da8 <_ZN5IOBv34initEv+0xe0>)
 8000d3a:	f7ff fadd 	bl	80002f8 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	bf14      	ite	ne
 8000d44:	2301      	movne	r3, #1
 8000d46:	2300      	moveq	r3, #0
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d002      	beq.n	8000d54 <_ZN5IOBv34initEv+0x8c>
		return -1;
 8000d4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d52:	e020      	b.n	8000d96 <_ZN5IOBv34initEv+0xce>

	if (GenericChannel::init() != 0)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	4618      	mov	r0, r3
 8000d58:	f000 fcc3 	bl	80016e2 <_ZN14GenericChannel4initEv>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	bf14      	ite	ne
 8000d62:	2301      	movne	r3, #1
 8000d64:	2300      	moveq	r3, #0
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d002      	beq.n	8000d72 <_ZN5IOBv34initEv+0xaa>
		return -1;
 8000d6c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d70:	e011      	b.n	8000d96 <_ZN5IOBv34initEv+0xce>

	speaker.init();
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	f503 733c 	add.w	r3, r3, #752	; 0x2f0
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f000 f8d9 	bl	8000f30 <_ZN7Speaker4initEv>
	STRHAL_GPIO_Write(&led_debug, STRHAL_GPIO_VALUE_H);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	33d8      	adds	r3, #216	; 0xd8
 8000d82:	2101      	movs	r1, #1
 8000d84:	4618      	mov	r0, r3
 8000d86:	f005 fd51 	bl	800682c <STRHAL_GPIO_Write>

	STRHAL_UART_Debug_Write_Blocking("Started\n", 8, 50);
 8000d8a:	2232      	movs	r2, #50	; 0x32
 8000d8c:	2108      	movs	r1, #8
 8000d8e:	4807      	ldr	r0, [pc, #28]	; (8000dac <_ZN5IOBv34initEv+0xe4>)
 8000d90:	f007 fcbd 	bl	800870e <STRHAL_UART_Debug_Write_Blocking>


	return 0;
 8000d94:	2300      	movs	r3, #0
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	3708      	adds	r7, #8
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	007a1200 	.word	0x007a1200
 8000da4:	08001f59 	.word	0x08001f59
 8000da8:	08001db9 	.word	0x08001db9
 8000dac:	08008ecc 	.word	0x08008ecc

08000db0 <_ZN5IOBv34execEv>:

int IOBv3::exec()
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
	//STRHAL_OPAMP_Run();
	STRHAL_ADC_Run();
 8000db8:	f004 fdfa 	bl	80059b0 <STRHAL_ADC_Run>
	STRHAL_QSPI_Run();
 8000dbc:	f005 ff78 	bl	8006cb0 <STRHAL_QSPI_Run>

	if (can.exec() != 0)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	3304      	adds	r3, #4
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4610      	mov	r0, r2
 8000dd4:	4798      	blx	r3
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	bf14      	ite	ne
 8000ddc:	2301      	movne	r3, #1
 8000dde:	2300      	moveq	r3, #0
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d002      	beq.n	8000dec <_ZN5IOBv34execEv+0x3c>
		return -1;
 8000de6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000dea:	e01b      	b.n	8000e24 <_ZN5IOBv34execEv+0x74>

	STRHAL_UART_Debug_Write_Blocking("RUNNING\n", 8, 50);
 8000dec:	2232      	movs	r2, #50	; 0x32
 8000dee:	2108      	movs	r1, #8
 8000df0:	480e      	ldr	r0, [pc, #56]	; (8000e2c <_ZN5IOBv34execEv+0x7c>)
 8000df2:	f007 fc8c 	bl	800870e <STRHAL_UART_Debug_Write_Blocking>

	speaker.beep(3, 300, 200);
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	f503 703c 	add.w	r0, r3, #752	; 0x2f0
 8000dfc:	23c8      	movs	r3, #200	; 0xc8
 8000dfe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000e02:	2103      	movs	r1, #3
 8000e04:	f000 f8d0 	bl	8000fa8 <_ZN7Speaker4beepEhtt>

	while (1)
	{
		if (GenericChannel::exec() != 0)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f000 fcc1 	bl	8001792 <_ZN14GenericChannel4execEv>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	bf14      	ite	ne
 8000e16:	2301      	movne	r3, #1
 8000e18:	2300      	moveq	r3, #0
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d0f3      	beq.n	8000e08 <_ZN5IOBv34execEv+0x58>
			return -1;
 8000e20:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}

	speaker.beep(6, 100, 100);

	return 0;
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	3708      	adds	r7, #8
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	08008ed8 	.word	0x08008ed8

08000e30 <_ZN5IOBv3D1Ev>:
#include <Can.h>
#include <Speaker.h>

#include <STRHAL.h>

class IOBv3: public GenericChannel
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
 8000e38:	4a29      	ldr	r2, [pc, #164]	; (8000ee0 <_ZN5IOBv3D1Ev+0xb0>)
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	601a      	str	r2, [r3, #0]
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	f503 7331 	add.w	r3, r3, #708	; 0x2c4
 8000e44:	4618      	mov	r0, r3
 8000e46:	f7ff fce3 	bl	8000810 <_ZN17DigitalOutChannelD1Ev>
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	f503 7326 	add.w	r3, r3, #664	; 0x298
 8000e50:	4618      	mov	r0, r3
 8000e52:	f7ff fcdd 	bl	8000810 <_ZN17DigitalOutChannelD1Ev>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	f503 731b 	add.w	r3, r3, #620	; 0x26c
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f7ff fcd7 	bl	8000810 <_ZN17DigitalOutChannelD1Ev>
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f7ff fcd1 	bl	8000810 <_ZN17DigitalOutChannelD1Ev>
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8000e74:	4618      	mov	r0, r3
 8000e76:	f7ff fccb 	bl	8000810 <_ZN17DigitalOutChannelD1Ev>
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8000e80:	4618      	mov	r0, r3
 8000e82:	f7ff fcc5 	bl	8000810 <_ZN17DigitalOutChannelD1Ev>
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f7ff fcbf 	bl	8000810 <_ZN17DigitalOutChannelD1Ev>
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f7ff fcb9 	bl	8000810 <_ZN17DigitalOutChannelD1Ev>
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff fcb3 	bl	8000810 <_ZN17DigitalOutChannelD1Ev>
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f7ff fcad 	bl	8000810 <_ZN17DigitalOutChannelD1Ev>
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f7ff fca7 	bl	8000810 <_ZN17DigitalOutChannelD1Ev>
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	33e0      	adds	r3, #224	; 0xe0
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff fca2 	bl	8000810 <_ZN17DigitalOutChannelD1Ev>
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f7ff fc7c 	bl	80007cc <_ZN14GenericChannelD1Ev>
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	3708      	adds	r7, #8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	08008f48 	.word	0x08008f48

08000ee4 <_ZN5IOBv3D0Ev>:
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f7ff ff9f 	bl	8000e30 <_ZN5IOBv3D1Ev>
 8000ef2:	f44f 713d 	mov.w	r1, #756	; 0x2f4
 8000ef6:	6878      	ldr	r0, [r7, #4]
 8000ef8:	f007 fe5c 	bl	8008bb4 <_ZdlPvj>
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	4618      	mov	r0, r3
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}

08000f06 <_ZN7SpeakerC1ERK20STRHAL_TIM_TimerId_tRK22STRHAL_TIM_ChannelId_t>:
#include "../Inc/Speaker.h"

Speaker::Speaker(const STRHAL_TIM_TimerId_t &pwmTimer, const STRHAL_TIM_ChannelId_t &control) :
 8000f06:	b480      	push	{r7}
 8000f08:	b085      	sub	sp, #20
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	60f8      	str	r0, [r7, #12]
 8000f0e:	60b9      	str	r1, [r7, #8]
 8000f10:	607a      	str	r2, [r7, #4]
		pwmTimer(pwmTimer), ctrlChannelId(control)
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	781a      	ldrb	r2, [r3, #0]
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	701a      	strb	r2, [r3, #0]
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	781a      	ldrb	r2, [r3, #0]
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	705a      	strb	r2, [r3, #1]
{
}
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	4618      	mov	r0, r3
 8000f26:	3714      	adds	r7, #20
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr

08000f30 <_ZN7Speaker4initEv>:

int Speaker::init()
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
	if (STRHAL_TIM_PWM_Init(pwmTimer, PWM_PSC, PWM_RES) < 0)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8000f40:	2158      	movs	r1, #88	; 0x58
 8000f42:	4618      	mov	r0, r3
 8000f44:	f006 fbfe 	bl	8007744 <STRHAL_TIM_PWM_Init>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	0fdb      	lsrs	r3, r3, #31
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d002      	beq.n	8000f58 <_ZN7Speaker4initEv+0x28>
		return -1;
 8000f52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f56:	e023      	b.n	8000fa0 <_ZN7Speaker4initEv+0x70>

	if (STRHAL_TIM_PWM_AddChannel(&pwmChannel, ctrlChannelId, STRHAL_TIM_PWM_CHANNELTYPE_SO) < 0)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	1c98      	adds	r0, r3, #2
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	785b      	ldrb	r3, [r3, #1]
 8000f60:	2200      	movs	r2, #0
 8000f62:	4619      	mov	r1, r3
 8000f64:	f006 fc80 	bl	8007868 <STRHAL_TIM_PWM_AddChannel>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	0fdb      	lsrs	r3, r3, #31
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d002      	beq.n	8000f78 <_ZN7Speaker4initEv+0x48>
		return -1;
 8000f72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f76:	e013      	b.n	8000fa0 <_ZN7Speaker4initEv+0x70>

	if (STRHAL_TIM_PWM_SetDuty(&pwmChannel, 1800) != 1800)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	3302      	adds	r3, #2
 8000f7c:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 8000f80:	4618      	mov	r0, r3
 8000f82:	f006 fce7 	bl	8007954 <STRHAL_TIM_PWM_SetDuty>
 8000f86:	4603      	mov	r3, r0
 8000f88:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8000f8c:	bf14      	ite	ne
 8000f8e:	2301      	movne	r3, #1
 8000f90:	2300      	moveq	r3, #0
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d002      	beq.n	8000f9e <_ZN7Speaker4initEv+0x6e>
	{
		return -1;
 8000f98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f9c:	e000      	b.n	8000fa0 <_ZN7Speaker4initEv+0x70>
	}

	return 0;
 8000f9e:	2300      	movs	r3, #0
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}

08000fa8 <_ZN7Speaker4beepEhtt>:
{
	STRHAL_TIM_PWM_Enable(&pwmChannel, ena);
}

void Speaker::beep(uint8_t n, uint16_t tot1, uint16_t tot2)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b086      	sub	sp, #24
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	60f8      	str	r0, [r7, #12]
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	4611      	mov	r1, r2
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	72fb      	strb	r3, [r7, #11]
 8000fba:	460b      	mov	r3, r1
 8000fbc:	813b      	strh	r3, [r7, #8]
 8000fbe:	4613      	mov	r3, r2
 8000fc0:	80fb      	strh	r3, [r7, #6]
	for (int i = 0; i < n; i++)
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	617b      	str	r3, [r7, #20]
 8000fc6:	7afb      	ldrb	r3, [r7, #11]
 8000fc8:	697a      	ldr	r2, [r7, #20]
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	da17      	bge.n	8000ffe <_ZN7Speaker4beepEhtt+0x56>
	{
		STRHAL_TIM_PWM_Enable(&pwmChannel, true);
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	3302      	adds	r3, #2
 8000fd2:	2101      	movs	r1, #1
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f006 fce9 	bl	80079ac <STRHAL_TIM_PWM_Enable>
		LL_mDelay(tot1);
 8000fda:	893b      	ldrh	r3, [r7, #8]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f003 fb4b 	bl	8004678 <LL_mDelay>
		STRHAL_TIM_PWM_Enable(&pwmChannel, false);
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	3302      	adds	r3, #2
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f006 fcdf 	bl	80079ac <STRHAL_TIM_PWM_Enable>
		LL_mDelay(tot2);
 8000fee:	88fb      	ldrh	r3, [r7, #6]
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f003 fb41 	bl	8004678 <LL_mDelay>
	for (int i = 0; i < n; i++)
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	617b      	str	r3, [r7, #20]
 8000ffc:	e7e3      	b.n	8000fc6 <_ZN7Speaker4beepEhtt+0x1e>
	}
}
 8000ffe:	bf00      	nop
 8001000:	3718      	adds	r7, #24
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
	...

08001008 <main>:
#include "RCU.h"
#include "LCB.h"
#include "git_version.h"

int main(void)
{
 8001008:	b590      	push	{r4, r7, lr}
 800100a:	f5ad 7d3f 	sub.w	sp, sp, #764	; 0x2fc
 800100e:	af00      	add	r7, sp, #0

	STRHAL_UART_Debug_Write_Blocking("IOB STARTED\n", 12, 50);
	iob.exec();
#elif defined(IOBv3_BOARD)
#ifdef UART_DEBUG
	IOBv3 iob(10,GIT_COMMIT_HASH_VALUE,100); // TODO disregard node ID and read dipswitches in IOB/LCB class
 8001010:	1d38      	adds	r0, r7, #4
 8001012:	2364      	movs	r3, #100	; 0x64
 8001014:	4a13      	ldr	r2, [pc, #76]	; (8001064 <main+0x5c>)
 8001016:	210a      	movs	r1, #10
 8001018:	f7ff fc1c 	bl	8000854 <_ZN5IOBv3C1Emmm>
#else
	IOBv3 iob(10,GIT_COMMIT_HASH_VALUE,4); // TODO disregard node ID and read dipswitches in IOB/LCB class
#endif
	if(iob.init() != 0)
 800101c:	1d3b      	adds	r3, r7, #4
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff fe52 	bl	8000cc8 <_ZN5IOBv34initEv>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	bf14      	ite	ne
 800102a:	2301      	movne	r3, #1
 800102c:	2300      	moveq	r3, #0
 800102e:	b2db      	uxtb	r3, r3
 8001030:	2b00      	cmp	r3, #0
 8001032:	d006      	beq.n	8001042 <main+0x3a>
			return -1;
 8001034:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
	IOBv3 iob(10,GIT_COMMIT_HASH_VALUE,100); // TODO disregard node ID and read dipswitches in IOB/LCB class
 8001038:	1d3b      	adds	r3, r7, #4
 800103a:	4618      	mov	r0, r3
 800103c:	f7ff fef8 	bl	8000e30 <_ZN5IOBv3D1Ev>
 8001040:	e009      	b.n	8001056 <main+0x4e>

	STRHAL_UART_Debug_Write_Blocking("IOB STARTED\n", 12, 50);
 8001042:	2232      	movs	r2, #50	; 0x32
 8001044:	210c      	movs	r1, #12
 8001046:	4808      	ldr	r0, [pc, #32]	; (8001068 <main+0x60>)
 8001048:	f007 fb61 	bl	800870e <STRHAL_UART_Debug_Write_Blocking>
	iob.exec();
 800104c:	1d3b      	adds	r3, r7, #4
 800104e:	4618      	mov	r0, r3
 8001050:	f7ff feae 	bl	8000db0 <_ZN5IOBv34execEv>

	STRHAL_UART_Debug_Write_Blocking("LCB STARTED\n", 12, 50);
	lcb.exec();
#endif

	while (1);
 8001054:	e7fe      	b.n	8001054 <main+0x4c>
 8001056:	4623      	mov	r3, r4
}
 8001058:	4618      	mov	r0, r3
 800105a:	f507 773f 	add.w	r7, r7, #764	; 0x2fc
 800105e:	46bd      	mov	sp, r7
 8001060:	bd90      	pop	{r4, r7, pc}
 8001062:	bf00      	nop
 8001064:	413dd6a2 	.word	0x413dd6a2
 8001068:	08008ee4 	.word	0x08008ee4

0800106c <STRHAL_OofHandler>:

void STRHAL_OofHandler(STRHAL_Oof_t oof, char *msg)
{
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	6039      	str	r1, [r7, #0]
 8001076:	71fb      	strb	r3, [r7, #7]
	do
	{
	} while (0);
}
 8001078:	bf00      	nop
 800107a:	370c      	adds	r7, #12
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr

08001084 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	683a      	ldr	r2, [r7, #0]
 8001092:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001094:	bf00      	nop
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr

080010a0 <NMI_Handler>:
#include "stm32g4xx_it.h"
#include <STRHAL.h>

void NMI_Handler(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
}
 80010a4:	bf00      	nop
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
	...

080010b0 <HardFault_Handler>:

void HardFault_Handler(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOD, (1 << 1));
 80010b4:	2102      	movs	r1, #2
 80010b6:	4802      	ldr	r0, [pc, #8]	; (80010c0 <HardFault_Handler+0x10>)
 80010b8:	f7ff ffe4 	bl	8001084 <LL_GPIO_ResetOutputPin>
	while (1)
 80010bc:	e7fe      	b.n	80010bc <HardFault_Handler+0xc>
 80010be:	bf00      	nop
 80010c0:	48000c00 	.word	0x48000c00

080010c4 <MemManage_Handler>:
	{
	}
}

void MemManage_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
	while (1)
 80010c8:	e7fe      	b.n	80010c8 <MemManage_Handler+0x4>

080010ca <BusFault_Handler>:
	{
	}
}

void BusFault_Handler(void)
{
 80010ca:	b480      	push	{r7}
 80010cc:	af00      	add	r7, sp, #0
	while (1)
 80010ce:	e7fe      	b.n	80010ce <BusFault_Handler+0x4>

080010d0 <UsageFault_Handler>:
	{
	}
}

void UsageFault_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
	while (1)
 80010d4:	e7fe      	b.n	80010d4 <UsageFault_Handler+0x4>

080010d6 <SVC_Handler>:
	{
	}
}

void SVC_Handler(void)
{
 80010d6:	b480      	push	{r7}
 80010d8:	af00      	add	r7, sp, #0
}
 80010da:	bf00      	nop
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr

080010e4 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr

080010f2 <PendSV_Handler>:

void PendSV_Handler(void)
{
 80010f2:	b480      	push	{r7}
 80010f4:	af00      	add	r7, sp, #0
}
 80010f6:	bf00      	nop
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr

08001100 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
	return 1;
 8001104:	2301      	movs	r3, #1
}
 8001106:	4618      	mov	r0, r3
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr

08001110 <_kill>:

int _kill(int pid, int sig)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800111a:	f007 fd79 	bl	8008c10 <__errno>
 800111e:	4603      	mov	r3, r0
 8001120:	2216      	movs	r2, #22
 8001122:	601a      	str	r2, [r3, #0]
	return -1;
 8001124:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001128:	4618      	mov	r0, r3
 800112a:	3708      	adds	r7, #8
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}

08001130 <_exit>:

void _exit(int status)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001138:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800113c:	6878      	ldr	r0, [r7, #4]
 800113e:	f7ff ffe7 	bl	8001110 <_kill>
	while (1)
 8001142:	e7fe      	b.n	8001142 <_exit+0x12>

08001144 <SystemInit>:
 * @param  None
 * @retval None
 */

void SystemInit(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << (10 * 2)) | (3UL << (11 * 2))); /* set CP10 and CP11 Full Access */
 8001148:	4b08      	ldr	r3, [pc, #32]	; (800116c <SystemInit+0x28>)
 800114a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800114e:	4a07      	ldr	r2, [pc, #28]	; (800116c <SystemInit+0x28>)
 8001150:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001154:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001158:	4b04      	ldr	r3, [pc, #16]	; (800116c <SystemInit+0x28>)
 800115a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800115e:	609a      	str	r2, [r3, #8]
#endif
}
 8001160:	bf00      	nop
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	e000ed00 	.word	0xe000ed00

08001170 <_ZN15AbstractChannelC1E12CHANNEL_TYPEhm>:
#include "../Inc/Channels/AbstractChannel.h"

#include <cstring>

AbstractChannel::AbstractChannel(CHANNEL_TYPE type, uint8_t id, uint32_t refreshDivider) :
 8001170:	b480      	push	{r7}
 8001172:	b085      	sub	sp, #20
 8001174:	af00      	add	r7, sp, #0
 8001176:	60f8      	str	r0, [r7, #12]
 8001178:	607b      	str	r3, [r7, #4]
 800117a:	460b      	mov	r3, r1
 800117c:	72fb      	strb	r3, [r7, #11]
 800117e:	4613      	mov	r3, r2
 8001180:	72bb      	strb	r3, [r7, #10]
		refreshDivider(refreshDivider), refreshCounter(0), channelType(type), channelId(id), channelStatus(CHANNEL_STATUS_NOICE)
 8001182:	4a0c      	ldr	r2, [pc, #48]	; (80011b4 <_ZN15AbstractChannelC1E12CHANNEL_TYPEhm+0x44>)
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	601a      	str	r2, [r3, #0]
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	687a      	ldr	r2, [r7, #4]
 800118c:	605a      	str	r2, [r3, #4]
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	2200      	movs	r2, #0
 8001192:	609a      	str	r2, [r3, #8]
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	7afa      	ldrb	r2, [r7, #11]
 8001198:	731a      	strb	r2, [r3, #12]
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	7aba      	ldrb	r2, [r7, #10]
 800119e:	735a      	strb	r2, [r3, #13]
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	2200      	movs	r2, #0
 80011a4:	739a      	strb	r2, [r3, #14]
{

}
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	4618      	mov	r0, r3
 80011aa:	3714      	adds	r7, #20
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr
 80011b4:	08008f8c 	.word	0x08008f8c

080011b8 <_ZNK15AbstractChannel14getChannelTypeEv>:

CHANNEL_TYPE AbstractChannel::getChannelType() const
{
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
	return channelType;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	7b1b      	ldrb	r3, [r3, #12]
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	370c      	adds	r7, #12
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr

080011d0 <_ZNK15AbstractChannel16getChannelStatusEv>:

CHANNEL_STATUS AbstractChannel::getChannelStatus() const
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
	return channelStatus;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	7b9b      	ldrb	r3, [r3, #14]
}
 80011dc:	4618      	mov	r0, r3
 80011de:	370c      	adds	r7, #12
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr

080011e8 <_ZNK15AbstractChannel12getChannelIdEv>:

uint8_t AbstractChannel::getChannelId() const
{
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
	return channelId;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	7b5b      	ldrb	r3, [r3, #13]
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr

08001200 <_ZNK15AbstractChannel11IsChannelIdEh>:
{
	return type == channelType;
}

bool AbstractChannel::IsChannelId(uint8_t id) const
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	460b      	mov	r3, r1
 800120a:	70fb      	strb	r3, [r7, #3]
	return channelId == id;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	7b5b      	ldrb	r3, [r3, #13]
 8001210:	78fa      	ldrb	r2, [r7, #3]
 8001212:	429a      	cmp	r2, r3
 8001214:	bf0c      	ite	eq
 8001216:	2301      	moveq	r3, #1
 8001218:	2300      	movne	r3, #0
 800121a:	b2db      	uxtb	r3, r3
}
 800121c:	4618      	mov	r0, r3
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr

08001228 <_ZN15AbstractChannel11IsRefreshedEv>:

bool AbstractChannel::IsRefreshed()
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
	if (refreshDivider == 0)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d101      	bne.n	800123c <_ZN15AbstractChannel11IsRefreshedEv+0x14>
		return false;
 8001238:	2300      	movs	r3, #0
 800123a:	e010      	b.n	800125e <_ZN15AbstractChannel11IsRefreshedEv+0x36>
	refreshCounter++;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	689b      	ldr	r3, [r3, #8]
 8001240:	1c5a      	adds	r2, r3, #1
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	609a      	str	r2, [r3, #8]
	if (refreshCounter != refreshDivider)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	689a      	ldr	r2, [r3, #8]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	429a      	cmp	r2, r3
 8001250:	d001      	beq.n	8001256 <_ZN15AbstractChannel11IsRefreshedEv+0x2e>
		return false;
 8001252:	2300      	movs	r3, #0
 8001254:	e003      	b.n	800125e <_ZN15AbstractChannel11IsRefreshedEv+0x36>

	refreshCounter = 0;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2200      	movs	r2, #0
 800125a:	609a      	str	r2, [r3, #8]
	return true;
 800125c:	2301      	movs	r3, #1
}
 800125e:	4618      	mov	r0, r3
 8001260:	370c      	adds	r7, #12
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
	...

0800126c <_ZN15AbstractChannel14processMessageEhPhRh>:

int AbstractChannel::processMessage(uint8_t commandId, uint8_t *returnData, uint8_t &n)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b088      	sub	sp, #32
 8001270:	af00      	add	r7, sp, #0
 8001272:	60f8      	str	r0, [r7, #12]
 8001274:	607a      	str	r2, [r7, #4]
 8001276:	603b      	str	r3, [r7, #0]
 8001278:	460b      	mov	r3, r1
 800127a:	72fb      	strb	r3, [r7, #11]
	SetMsg_t *setMsg;
	setMsg = (SetMsg_t*) returnData;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	61fb      	str	r3, [r7, #28]
	int32_t temp = 0;
 8001280:	2300      	movs	r3, #0
 8001282:	617b      	str	r3, [r7, #20]
	int status = 0;
 8001284:	2300      	movs	r3, #0
 8001286:	61bb      	str	r3, [r7, #24]
	switch (commandId)
 8001288:	7afb      	ldrb	r3, [r7, #11]
 800128a:	2b06      	cmp	r3, #6
 800128c:	d862      	bhi.n	8001354 <_ZN15AbstractChannel14processMessageEhPhRh+0xe8>
 800128e:	a201      	add	r2, pc, #4	; (adr r2, 8001294 <_ZN15AbstractChannel14processMessageEhPhRh+0x28>)
 8001290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001294:	080012df 	.word	0x080012df
 8001298:	08001355 	.word	0x08001355
 800129c:	0800134b 	.word	0x0800134b
 80012a0:	08001355 	.word	0x08001355
 80012a4:	080012ef 	.word	0x080012ef
 80012a8:	08001355 	.word	0x08001355
 80012ac:	080012b1 	.word	0x080012b1
	{
		case COMMON_REQ_GET_VARIABLE:
			status = getVariable(setMsg->variable_id, temp);
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	3320      	adds	r3, #32
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	69fa      	ldr	r2, [r7, #28]
 80012ba:	7811      	ldrb	r1, [r2, #0]
 80012bc:	f107 0214 	add.w	r2, r7, #20
 80012c0:	68f8      	ldr	r0, [r7, #12]
 80012c2:	4798      	blx	r3
 80012c4:	61b8      	str	r0, [r7, #24]
			setMsg->value = temp;
 80012c6:	697a      	ldr	r2, [r7, #20]
 80012c8:	69fb      	ldr	r3, [r7, #28]
 80012ca:	f8c3 2001 	str.w	r2, [r3, #1]
			n += sizeof(SetMsg_t);
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	3305      	adds	r3, #5
 80012d4:	b2da      	uxtb	r2, r3
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	701a      	strb	r2, [r3, #0]
			return status;
 80012da:	69bb      	ldr	r3, [r7, #24]
 80012dc:	e03c      	b.n	8001358 <_ZN15AbstractChannel14processMessageEhPhRh+0xec>

		case COMMON_REQ_RESET_SETTINGS:
			return reset();
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	330c      	adds	r3, #12
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	68f8      	ldr	r0, [r7, #12]
 80012e8:	4798      	blx	r3
 80012ea:	4603      	mov	r3, r0
 80012ec:	e034      	b.n	8001358 <_ZN15AbstractChannel14processMessageEhPhRh+0xec>

		case COMMON_REQ_SET_VARIABLE:
			if (setVariable(setMsg->variable_id, setMsg->value) == -1)
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	331c      	adds	r3, #28
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	69fa      	ldr	r2, [r7, #28]
 80012f8:	7811      	ldrb	r1, [r2, #0]
 80012fa:	69fa      	ldr	r2, [r7, #28]
 80012fc:	f8d2 2001 	ldr.w	r2, [r2, #1]
 8001300:	68f8      	ldr	r0, [r7, #12]
 8001302:	4798      	blx	r3
 8001304:	4603      	mov	r3, r0
 8001306:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800130a:	bf0c      	ite	eq
 800130c:	2301      	moveq	r3, #1
 800130e:	2300      	movne	r3, #0
 8001310:	b2db      	uxtb	r3, r3
 8001312:	2b00      	cmp	r3, #0
 8001314:	d002      	beq.n	800131c <_ZN15AbstractChannel14processMessageEhPhRh+0xb0>
				return -1;
 8001316:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800131a:	e01d      	b.n	8001358 <_ZN15AbstractChannel14processMessageEhPhRh+0xec>
			status = getVariable(setMsg->variable_id, temp);
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	3320      	adds	r3, #32
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	69fa      	ldr	r2, [r7, #28]
 8001326:	7811      	ldrb	r1, [r2, #0]
 8001328:	f107 0214 	add.w	r2, r7, #20
 800132c:	68f8      	ldr	r0, [r7, #12]
 800132e:	4798      	blx	r3
 8001330:	61b8      	str	r0, [r7, #24]
			setMsg->value = temp;
 8001332:	697a      	ldr	r2, [r7, #20]
 8001334:	69fb      	ldr	r3, [r7, #28]
 8001336:	f8c3 2001 	str.w	r2, [r3, #1]
			n += sizeof(SetMsg_t);
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	3305      	adds	r3, #5
 8001340:	b2da      	uxtb	r2, r3
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	701a      	strb	r2, [r3, #0]
			return status;
 8001346:	69bb      	ldr	r3, [r7, #24]
 8001348:	e006      	b.n	8001358 <_ZN15AbstractChannel14processMessageEhPhRh+0xec>

		case COMMON_REQ_STATUS:
			return getChannelStatus();
 800134a:	68f8      	ldr	r0, [r7, #12]
 800134c:	f7ff ff40 	bl	80011d0 <_ZNK15AbstractChannel16getChannelStatusEv>
 8001350:	4603      	mov	r3, r0
 8001352:	e001      	b.n	8001358 <_ZN15AbstractChannel14processMessageEhPhRh+0xec>

		default:
			return -1;
 8001354:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}
}
 8001358:	4618      	mov	r0, r3
 800135a:	3720      	adds	r7, #32
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}

08001360 <_ZN15AbstractChannelD1Ev>:

AbstractChannel::~AbstractChannel()
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	4a04      	ldr	r2, [pc, #16]	; (800137c <_ZN15AbstractChannelD1Ev+0x1c>)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	601a      	str	r2, [r3, #0]
{
}
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4618      	mov	r0, r3
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137a:	4770      	bx	lr
 800137c:	08008f8c 	.word	0x08008f8c

08001380 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>:
#include <Channels/DigitalOutChannel.h>

DigitalOutChannel::DigitalOutChannel(uint8_t id, const STRHAL_ADC_Channel_t &adcChannel, const STRHAL_GPIO_t &cntrlPin, STRHAL_ADC_InType_t adcInType, uint32_t refreshDivider) :
 8001380:	b580      	push	{r7, lr}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	607a      	str	r2, [r7, #4]
 800138a:	603b      	str	r3, [r7, #0]
 800138c:	460b      	mov	r3, r1
 800138e:	72fb      	strb	r3, [r7, #11]
		AbstractChannel(CHANNEL_TYPE_DIGITAL_OUT, id, refreshDivider), adcChannel(adcChannel), cntrlPin(cntrlPin), adcInType(adcInType), hasFeedback(true)
 8001390:	68f8      	ldr	r0, [r7, #12]
 8001392:	7afa      	ldrb	r2, [r7, #11]
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	2107      	movs	r1, #7
 8001398:	f7ff feea 	bl	8001170 <_ZN15AbstractChannelC1E12CHANNEL_TYPEhm>
 800139c:	4a10      	ldr	r2, [pc, #64]	; (80013e0 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm+0x60>)
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	687a      	ldr	r2, [r7, #4]
 80013a6:	3314      	adds	r3, #20
 80013a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013ac:	e883 0003 	stmia.w	r3, {r0, r1}
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	2200      	movs	r2, #0
 80013b4:	61da      	str	r2, [r3, #28]
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	683a      	ldr	r2, [r7, #0]
 80013ba:	3320      	adds	r3, #32
 80013bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013c0:	e883 0003 	stmia.w	r3, {r0, r1}
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	7e3a      	ldrb	r2, [r7, #24]
 80013c8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	2201      	movs	r2, #1
 80013d0:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
{
}
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	4618      	mov	r0, r3
 80013d8:	3710      	adds	r7, #16
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	08008fb8 	.word	0x08008fb8

080013e4 <_ZN17DigitalOutChannel4initEv>:
		AbstractChannel(CHANNEL_TYPE_DIGITAL_OUT, id, refreshDivider), cntrlPin(cntrlPin)
{
}

int DigitalOutChannel::init()
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
	STRHAL_GPIO_SingleInit(&cntrlPin, STRHAL_GPIO_TYPE_OPP);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	3320      	adds	r3, #32
 80013f0:	2100      	movs	r1, #0
 80013f2:	4618      	mov	r0, r3
 80013f4:	f005 f9be 	bl	8006774 <STRHAL_GPIO_SingleInit>
	if (hasFeedback)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d013      	beq.n	800142a <_ZN17DigitalOutChannel4initEv+0x46>
	{
		adcMeasurement = STRHAL_ADC_SubscribeChannel(&adcChannel, adcInType);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	f103 0214 	add.w	r2, r3, #20
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800140e:	4619      	mov	r1, r3
 8001410:	4610      	mov	r0, r2
 8001412:	f004 f94f 	bl	80056b4 <STRHAL_ADC_SubscribeChannel>
 8001416:	4602      	mov	r2, r0
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	61da      	str	r2, [r3, #28]

		if (adcMeasurement == nullptr)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	69db      	ldr	r3, [r3, #28]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d102      	bne.n	800142a <_ZN17DigitalOutChannel4initEv+0x46>
			return -1;
 8001424:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001428:	e000      	b.n	800142c <_ZN17DigitalOutChannel4initEv+0x48>
	}

	return 0;
 800142a:	2300      	movs	r3, #0
}
 800142c:	4618      	mov	r0, r3
 800142e:	3708      	adds	r7, #8
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}

08001434 <_ZN17DigitalOutChannel4execEv>:

int DigitalOutChannel::exec()
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
	return 0;
 800143c:	2300      	movs	r3, #0
}
 800143e:	4618      	mov	r0, r3
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr

0800144a <_ZN17DigitalOutChannel5resetEv>:

int DigitalOutChannel::reset()
{
 800144a:	b480      	push	{r7}
 800144c:	b083      	sub	sp, #12
 800144e:	af00      	add	r7, sp, #0
 8001450:	6078      	str	r0, [r7, #4]
	return 0;
 8001452:	2300      	movs	r3, #0
}
 8001454:	4618      	mov	r0, r3
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr

08001460 <_ZN17DigitalOutChannel14processMessageEhPhRh>:

int DigitalOutChannel::processMessage(uint8_t commandId, uint8_t *returnData, uint8_t &n)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
 8001466:	60f8      	str	r0, [r7, #12]
 8001468:	607a      	str	r2, [r7, #4]
 800146a:	603b      	str	r3, [r7, #0]
 800146c:	460b      	mov	r3, r1
 800146e:	72fb      	strb	r3, [r7, #11]
	switch (commandId)
	{
		default:
			return AbstractChannel::processMessage(commandId, returnData, n);
 8001470:	68f8      	ldr	r0, [r7, #12]
 8001472:	7af9      	ldrb	r1, [r7, #11]
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	687a      	ldr	r2, [r7, #4]
 8001478:	f7ff fef8 	bl	800126c <_ZN15AbstractChannel14processMessageEhPhRh>
 800147c:	4603      	mov	r3, r0
	}
}
 800147e:	4618      	mov	r0, r3
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}

08001486 <_ZN17DigitalOutChannel13getSensorDataEPhRh>:

int DigitalOutChannel::getSensorData(uint8_t *data, uint8_t &n)
{
 8001486:	b480      	push	{r7}
 8001488:	b087      	sub	sp, #28
 800148a:	af00      	add	r7, sp, #0
 800148c:	60f8      	str	r0, [r7, #12]
 800148e:	60b9      	str	r1, [r7, #8]
 8001490:	607a      	str	r2, [r7, #4]
	uint16_t *out = (uint16_t*) (data + n);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	461a      	mov	r2, r3
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	4413      	add	r3, r2
 800149c:	617b      	str	r3, [r7, #20]
	*out = (hasFeedback) ? (*adcMeasurement << 4) : 0; // shift to 16bit full scale, if no feedback is present return 0
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d006      	beq.n	80014b6 <_ZN17DigitalOutChannel13getSensorDataEPhRh+0x30>
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	69db      	ldr	r3, [r3, #28]
 80014ac:	881b      	ldrh	r3, [r3, #0]
 80014ae:	b29b      	uxth	r3, r3
 80014b0:	011b      	lsls	r3, r3, #4
 80014b2:	b29a      	uxth	r2, r3
 80014b4:	e000      	b.n	80014b8 <_ZN17DigitalOutChannel13getSensorDataEPhRh+0x32>
 80014b6:	2200      	movs	r2, #0
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	801a      	strh	r2, [r3, #0]

	n += DIGITAL_OUT_DATA_N_BYTES;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	3302      	adds	r3, #2
 80014c2:	b2da      	uxtb	r2, r3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	701a      	strb	r2, [r3, #0]
	return 0;
 80014c8:	2300      	movs	r3, #0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	371c      	adds	r7, #28
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr
	...

080014d8 <_ZN17DigitalOutChannel11setVariableEhl>:

int DigitalOutChannel::setVariable(uint8_t variableId, int32_t data)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b084      	sub	sp, #16
 80014dc:	af00      	add	r7, sp, #0
 80014de:	60f8      	str	r0, [r7, #12]
 80014e0:	460b      	mov	r3, r1
 80014e2:	607a      	str	r2, [r7, #4]
 80014e4:	72fb      	strb	r3, [r7, #11]
	switch (variableId)
 80014e6:	7afb      	ldrb	r3, [r7, #11]
 80014e8:	2b04      	cmp	r3, #4
 80014ea:	d833      	bhi.n	8001554 <_ZN17DigitalOutChannel11setVariableEhl+0x7c>
 80014ec:	a201      	add	r2, pc, #4	; (adr r2, 80014f4 <_ZN17DigitalOutChannel11setVariableEhl+0x1c>)
 80014ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014f2:	bf00      	nop
 80014f4:	08001509 	.word	0x08001509
 80014f8:	0800152d 	.word	0x0800152d
 80014fc:	08001539 	.word	0x08001539
 8001500:	08001555 	.word	0x08001555
 8001504:	08001545 	.word	0x08001545
	{
		case DIGITAL_OUT_STATE:
			if (setState(data) != 0)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	4619      	mov	r1, r3
 800150c:	68f8      	ldr	r0, [r7, #12]
 800150e:	f000 f876 	bl	80015fe <_ZN17DigitalOutChannel8setStateEm>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	bf14      	ite	ne
 8001518:	2301      	movne	r3, #1
 800151a:	2300      	moveq	r3, #0
 800151c:	b2db      	uxtb	r3, r3
 800151e:	2b00      	cmp	r3, #0
 8001520:	d002      	beq.n	8001528 <_ZN17DigitalOutChannel11setVariableEhl+0x50>
				return -1;
 8001522:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001526:	e017      	b.n	8001558 <_ZN17DigitalOutChannel11setVariableEhl+0x80>
			return 0;
 8001528:	2300      	movs	r3, #0
 800152a:	e015      	b.n	8001558 <_ZN17DigitalOutChannel11setVariableEhl+0x80>
		case DIGITAL_OUT_DUTY_CYCLE:
			dutyCycle = data;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	b29a      	uxth	r2, r3
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	821a      	strh	r2, [r3, #16]
			return 0;
 8001534:	2300      	movs	r3, #0
 8001536:	e00f      	b.n	8001558 <_ZN17DigitalOutChannel11setVariableEhl+0x80>
		case DIGITAL_OUT_FREQUENCY:
			frequency = data;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	b29a      	uxth	r2, r3
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	825a      	strh	r2, [r3, #18]
			return 0;
 8001540:	2300      	movs	r3, #0
 8001542:	e009      	b.n	8001558 <_ZN17DigitalOutChannel11setVariableEhl+0x80>
		case DIGITAL_OUT_SENSOR_REFRESH_DIVIDER:
			refreshDivider = data;
 8001544:	687a      	ldr	r2, [r7, #4]
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	605a      	str	r2, [r3, #4]
			refreshCounter = 0;
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	2200      	movs	r2, #0
 800154e:	609a      	str	r2, [r3, #8]
			return 0;
 8001550:	2300      	movs	r3, #0
 8001552:	e001      	b.n	8001558 <_ZN17DigitalOutChannel11setVariableEhl+0x80>
		default:
			return -1;
 8001554:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}
}
 8001558:	4618      	mov	r0, r3
 800155a:	3710      	adds	r7, #16
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <_ZNK17DigitalOutChannel11getVariableEhRl>:

int DigitalOutChannel::getVariable(uint8_t variableId, int32_t &data) const
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	60f8      	str	r0, [r7, #12]
 8001568:	460b      	mov	r3, r1
 800156a:	607a      	str	r2, [r7, #4]
 800156c:	72fb      	strb	r3, [r7, #11]
	switch (variableId)
 800156e:	7afb      	ldrb	r3, [r7, #11]
 8001570:	2b04      	cmp	r3, #4
 8001572:	d82b      	bhi.n	80015cc <_ZNK17DigitalOutChannel11getVariableEhRl+0x6c>
 8001574:	a201      	add	r2, pc, #4	; (adr r2, 800157c <_ZNK17DigitalOutChannel11getVariableEhRl+0x1c>)
 8001576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800157a:	bf00      	nop
 800157c:	08001591 	.word	0x08001591
 8001580:	080015a3 	.word	0x080015a3
 8001584:	080015b1 	.word	0x080015b1
 8001588:	080015cd 	.word	0x080015cd
 800158c:	080015bf 	.word	0x080015bf
	{
		case DIGITAL_OUT_STATE:
			data = getState();
 8001590:	68f8      	ldr	r0, [r7, #12]
 8001592:	f000 f821 	bl	80015d8 <_ZNK17DigitalOutChannel8getStateEv>
 8001596:	4603      	mov	r3, r0
 8001598:	461a      	mov	r2, r3
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	601a      	str	r2, [r3, #0]
			return 0;
 800159e:	2300      	movs	r3, #0
 80015a0:	e016      	b.n	80015d0 <_ZNK17DigitalOutChannel11getVariableEhRl+0x70>
		case DIGITAL_OUT_DUTY_CYCLE:
			data = dutyCycle;
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	8a1b      	ldrh	r3, [r3, #16]
 80015a6:	461a      	mov	r2, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	601a      	str	r2, [r3, #0]
			return 0;
 80015ac:	2300      	movs	r3, #0
 80015ae:	e00f      	b.n	80015d0 <_ZNK17DigitalOutChannel11getVariableEhRl+0x70>
		case DIGITAL_OUT_FREQUENCY:
			data = frequency;
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	8a5b      	ldrh	r3, [r3, #18]
 80015b4:	461a      	mov	r2, r3
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	601a      	str	r2, [r3, #0]
			return 0;
 80015ba:	2300      	movs	r3, #0
 80015bc:	e008      	b.n	80015d0 <_ZNK17DigitalOutChannel11getVariableEhRl+0x70>
		case DIGITAL_OUT_SENSOR_REFRESH_DIVIDER:
			data = (int32_t) refreshDivider;
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	461a      	mov	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	601a      	str	r2, [r3, #0]
			return 0;
 80015c8:	2300      	movs	r3, #0
 80015ca:	e001      	b.n	80015d0 <_ZNK17DigitalOutChannel11getVariableEhRl+0x70>
		default:
			return -1;
 80015cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3710      	adds	r7, #16
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}

080015d8 <_ZNK17DigitalOutChannel8getStateEv>:

uint32_t DigitalOutChannel::getState() const
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
	return (STRHAL_GPIO_ReadOutput(&cntrlPin) == STRHAL_GPIO_VALUE_L) ? 0UL : 1UL;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	3320      	adds	r3, #32
 80015e4:	4618      	mov	r0, r3
 80015e6:	f005 f94a 	bl	800687e <STRHAL_GPIO_ReadOutput>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	bf14      	ite	ne
 80015f0:	2301      	movne	r3, #1
 80015f2:	2300      	moveq	r3, #0
 80015f4:	b2db      	uxtb	r3, r3
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3708      	adds	r7, #8
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}

080015fe <_ZN17DigitalOutChannel8setStateEm>:

int DigitalOutChannel::setState(uint32_t state)
{
 80015fe:	b580      	push	{r7, lr}
 8001600:	b082      	sub	sp, #8
 8001602:	af00      	add	r7, sp, #0
 8001604:	6078      	str	r0, [r7, #4]
 8001606:	6039      	str	r1, [r7, #0]
	if (state == 0)
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d106      	bne.n	800161c <_ZN17DigitalOutChannel8setStateEm+0x1e>
	{
		STRHAL_GPIO_Write(&cntrlPin, STRHAL_GPIO_VALUE_L);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	3320      	adds	r3, #32
 8001612:	2100      	movs	r1, #0
 8001614:	4618      	mov	r0, r3
 8001616:	f005 f909 	bl	800682c <STRHAL_GPIO_Write>
 800161a:	e005      	b.n	8001628 <_ZN17DigitalOutChannel8setStateEm+0x2a>
	}
	else
	{
		STRHAL_GPIO_Write(&cntrlPin, STRHAL_GPIO_VALUE_H);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	3320      	adds	r3, #32
 8001620:	2101      	movs	r1, #1
 8001622:	4618      	mov	r0, r3
 8001624:	f005 f902 	bl	800682c <STRHAL_GPIO_Write>
	}
	return 0;
 8001628:	2300      	movs	r3, #0
}
 800162a:	4618      	mov	r0, r3
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
	...

08001634 <_ZN14GenericChannelC1Emmm>:
#include <git_version.h>

GenericChannel* GenericChannel::gcPtr = nullptr; // necessary for static callbacks
bool GenericChannel::loraActive = false;

GenericChannel::GenericChannel(uint32_t nodeId, uint32_t firmwareVersion, uint32_t refreshDivider) :
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	60f8      	str	r0, [r7, #12]
 800163c:	60b9      	str	r1, [r7, #8]
 800163e:	607a      	str	r2, [r7, #4]
 8001640:	603b      	str	r3, [r7, #0]
		AbstractChannel(CHANNEL_TYPE_NODE_GENERIC, GENERIC_CHANNEL_ID, refreshDivider), can(Can::instance(nodeId)), flash(W25Qxx_Flash::instance()), nodeId(nodeId), firmwareVersion(GIT_COMMIT_HASH_VALUE)
 8001642:	68f8      	ldr	r0, [r7, #12]
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	223f      	movs	r2, #63	; 0x3f
 8001648:	2101      	movs	r1, #1
 800164a:	f7ff fd91 	bl	8001170 <_ZN15AbstractChannelC1E12CHANNEL_TYPEhm>
 800164e:	4a1b      	ldr	r2, [pc, #108]	; (80016bc <_ZN14GenericChannelC1Emmm+0x88>)
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	601a      	str	r2, [r3, #0]
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	3310      	adds	r3, #16
 8001658:	2280      	movs	r2, #128	; 0x80
 800165a:	2100      	movs	r1, #0
 800165c:	4618      	mov	r0, r3
 800165e:	f007 fb17 	bl	8008c90 <memset>
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	3390      	adds	r3, #144	; 0x90
 8001666:	2220      	movs	r2, #32
 8001668:	2100      	movs	r1, #0
 800166a:	4618      	mov	r0, r3
 800166c:	f007 fb10 	bl	8008c90 <memset>
 8001670:	68b8      	ldr	r0, [r7, #8]
 8001672:	f7fe fdf9 	bl	8000268 <_ZN3Can8instanceEm>
 8001676:	4602      	mov	r2, r0
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800167e:	f000 fd69 	bl	8002154 <_ZN12W25Qxx_Flash8instanceEv>
 8001682:	4602      	mov	r2, r0
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	68ba      	ldr	r2, [r7, #8]
 800168e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	4a0a      	ldr	r2, [pc, #40]	; (80016c0 <_ZN14GenericChannelC1Emmm+0x8c>)
 8001696:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	2200      	movs	r2, #0
 800169e:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	2200      	movs	r2, #0
 80016a6:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
{
	gcPtr = this;
 80016aa:	4a06      	ldr	r2, [pc, #24]	; (80016c4 <_ZN14GenericChannelC1Emmm+0x90>)
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	6013      	str	r3, [r2, #0]
}
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	4618      	mov	r0, r3
 80016b4:	3710      	adds	r7, #16
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	08008fe4 	.word	0x08008fe4
 80016c0:	413dd6a2 	.word	0x413dd6a2
 80016c4:	20000818 	.word	0x20000818

080016c8 <_ZNK14GenericChannel9getNodeIdEv>:

uint32_t GenericChannel::getNodeId() const
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
	return nodeId;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr

080016e2 <_ZN14GenericChannel4initEv>:

int GenericChannel::init()
{
 80016e2:	b580      	push	{r7, lr}
 80016e4:	b08a      	sub	sp, #40	; 0x28
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	6078      	str	r0, [r7, #4]
	for (AbstractModule *module : modules)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	3390      	adds	r3, #144	; 0x90
 80016ee:	61fb      	str	r3, [r7, #28]
 80016f0:	69fb      	ldr	r3, [r7, #28]
 80016f2:	627b      	str	r3, [r7, #36]	; 0x24
 80016f4:	69fb      	ldr	r3, [r7, #28]
 80016f6:	3320      	adds	r3, #32
 80016f8:	61bb      	str	r3, [r7, #24]
 80016fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016fc:	69bb      	ldr	r3, [r7, #24]
 80016fe:	429a      	cmp	r2, r3
 8001700:	d01a      	beq.n	8001738 <_ZN14GenericChannel4initEv+0x56>
 8001702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	617b      	str	r3, [r7, #20]
	{
		if (module == nullptr)
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d00f      	beq.n	800172e <_ZN14GenericChannel4initEv+0x4c>
			continue;
		if (module->init() != 0)
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	6978      	ldr	r0, [r7, #20]
 8001716:	4798      	blx	r3
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	bf14      	ite	ne
 800171e:	2301      	movne	r3, #1
 8001720:	2300      	moveq	r3, #0
 8001722:	b2db      	uxtb	r3, r3
 8001724:	2b00      	cmp	r3, #0
 8001726:	d003      	beq.n	8001730 <_ZN14GenericChannel4initEv+0x4e>
			return -1;
 8001728:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800172c:	e02d      	b.n	800178a <_ZN14GenericChannel4initEv+0xa8>
			continue;
 800172e:	bf00      	nop
	for (AbstractModule *module : modules)
 8001730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001732:	3304      	adds	r3, #4
 8001734:	627b      	str	r3, [r7, #36]	; 0x24
 8001736:	e7e0      	b.n	80016fa <_ZN14GenericChannel4initEv+0x18>
	}

	for (AbstractChannel *channel : channels)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	3310      	adds	r3, #16
 800173c:	613b      	str	r3, [r7, #16]
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	623b      	str	r3, [r7, #32]
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	3380      	adds	r3, #128	; 0x80
 8001746:	60fb      	str	r3, [r7, #12]
 8001748:	6a3a      	ldr	r2, [r7, #32]
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	429a      	cmp	r2, r3
 800174e:	d01b      	beq.n	8001788 <_ZN14GenericChannel4initEv+0xa6>
 8001750:	6a3b      	ldr	r3, [r7, #32]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	60bb      	str	r3, [r7, #8]
	{
		if (channel == nullptr)
 8001756:	68bb      	ldr	r3, [r7, #8]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d010      	beq.n	800177e <_ZN14GenericChannel4initEv+0x9c>
			continue;
		if (channel->init() != 0)
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	3308      	adds	r3, #8
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	68b8      	ldr	r0, [r7, #8]
 8001766:	4798      	blx	r3
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	bf14      	ite	ne
 800176e:	2301      	movne	r3, #1
 8001770:	2300      	moveq	r3, #0
 8001772:	b2db      	uxtb	r3, r3
 8001774:	2b00      	cmp	r3, #0
 8001776:	d003      	beq.n	8001780 <_ZN14GenericChannel4initEv+0x9e>
		{
			return -1;
 8001778:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800177c:	e005      	b.n	800178a <_ZN14GenericChannel4initEv+0xa8>
			continue;
 800177e:	bf00      	nop
	for (AbstractChannel *channel : channels)
 8001780:	6a3b      	ldr	r3, [r7, #32]
 8001782:	3304      	adds	r3, #4
 8001784:	623b      	str	r3, [r7, #32]
 8001786:	e7df      	b.n	8001748 <_ZN14GenericChannel4initEv+0x66>
		}
	}

	return 0;
 8001788:	2300      	movs	r3, #0
}
 800178a:	4618      	mov	r0, r3
 800178c:	3728      	adds	r7, #40	; 0x28
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}

08001792 <_ZN14GenericChannel4execEv>:

int GenericChannel::exec()
{
 8001792:	b580      	push	{r7, lr}
 8001794:	b08a      	sub	sp, #40	; 0x28
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]
	for (AbstractModule *module : modules)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	3390      	adds	r3, #144	; 0x90
 800179e:	61fb      	str	r3, [r7, #28]
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	627b      	str	r3, [r7, #36]	; 0x24
 80017a4:	69fb      	ldr	r3, [r7, #28]
 80017a6:	3320      	adds	r3, #32
 80017a8:	61bb      	str	r3, [r7, #24]
 80017aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d01b      	beq.n	80017ea <_ZN14GenericChannel4execEv+0x58>
 80017b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	617b      	str	r3, [r7, #20]
	{
		if (module == nullptr)
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d010      	beq.n	80017e0 <_ZN14GenericChannel4execEv+0x4e>
			continue;
		if (module->exec() != 0)
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	3308      	adds	r3, #8
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	6978      	ldr	r0, [r7, #20]
 80017c8:	4798      	blx	r3
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	bf14      	ite	ne
 80017d0:	2301      	movne	r3, #1
 80017d2:	2300      	moveq	r3, #0
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d003      	beq.n	80017e2 <_ZN14GenericChannel4execEv+0x50>
			return -1;
 80017da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80017de:	e02d      	b.n	800183c <_ZN14GenericChannel4execEv+0xaa>
			continue;
 80017e0:	bf00      	nop
	for (AbstractModule *module : modules)
 80017e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e4:	3304      	adds	r3, #4
 80017e6:	627b      	str	r3, [r7, #36]	; 0x24
 80017e8:	e7df      	b.n	80017aa <_ZN14GenericChannel4execEv+0x18>
	}

	for (AbstractChannel *channel : channels)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	3310      	adds	r3, #16
 80017ee:	613b      	str	r3, [r7, #16]
 80017f0:	693b      	ldr	r3, [r7, #16]
 80017f2:	623b      	str	r3, [r7, #32]
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	3380      	adds	r3, #128	; 0x80
 80017f8:	60fb      	str	r3, [r7, #12]
 80017fa:	6a3a      	ldr	r2, [r7, #32]
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	429a      	cmp	r2, r3
 8001800:	d01b      	beq.n	800183a <_ZN14GenericChannel4execEv+0xa8>
 8001802:	6a3b      	ldr	r3, [r7, #32]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	60bb      	str	r3, [r7, #8]
	{
		if (channel == nullptr)
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d010      	beq.n	8001830 <_ZN14GenericChannel4execEv+0x9e>
			continue;
		if (channel->exec() != 0)
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	3310      	adds	r3, #16
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	68b8      	ldr	r0, [r7, #8]
 8001818:	4798      	blx	r3
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	bf14      	ite	ne
 8001820:	2301      	movne	r3, #1
 8001822:	2300      	moveq	r3, #0
 8001824:	b2db      	uxtb	r3, r3
 8001826:	2b00      	cmp	r3, #0
 8001828:	d003      	beq.n	8001832 <_ZN14GenericChannel4execEv+0xa0>
			return -1;
 800182a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800182e:	e005      	b.n	800183c <_ZN14GenericChannel4execEv+0xaa>
			continue;
 8001830:	bf00      	nop
	for (AbstractChannel *channel : channels)
 8001832:	6a3b      	ldr	r3, [r7, #32]
 8001834:	3304      	adds	r3, #4
 8001836:	623b      	str	r3, [r7, #32]
 8001838:	e7df      	b.n	80017fa <_ZN14GenericChannel4execEv+0x68>
	}
	return 0;
 800183a:	2300      	movs	r3, #0
}
 800183c:	4618      	mov	r0, r3
 800183e:	3728      	adds	r7, #40	; 0x28
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}

08001844 <_ZN14GenericChannel5resetEv>:

int GenericChannel::reset()
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
	(void) flash.reset();
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	3304      	adds	r3, #4
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4610      	mov	r0, r2
 8001860:	4798      	blx	r3
	return 0;
 8001862:	2300      	movs	r3, #0
}
 8001864:	4618      	mov	r0, r3
 8001866:	3708      	adds	r7, #8
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}

0800186c <_ZN14GenericChannel14processMessageEhPhRh>:

int GenericChannel::processMessage(uint8_t commandId, uint8_t *returnData, uint8_t &n)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b088      	sub	sp, #32
 8001870:	af00      	add	r7, sp, #0
 8001872:	60f8      	str	r0, [r7, #12]
 8001874:	607a      	str	r2, [r7, #4]
 8001876:	603b      	str	r3, [r7, #0]
 8001878:	460b      	mov	r3, r1
 800187a:	72fb      	strb	r3, [r7, #11]
	switch (commandId)
 800187c:	7afb      	ldrb	r3, [r7, #11]
 800187e:	2b12      	cmp	r3, #18
 8001880:	d86d      	bhi.n	800195e <_ZN14GenericChannel14processMessageEhPhRh+0xf2>
 8001882:	a201      	add	r2, pc, #4	; (adr r2, 8001888 <_ZN14GenericChannel14processMessageEhPhRh+0x1c>)
 8001884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001888:	080018f7 	.word	0x080018f7
 800188c:	0800195f 	.word	0x0800195f
 8001890:	0800195f 	.word	0x0800195f
 8001894:	0800195f 	.word	0x0800195f
 8001898:	0800195f 	.word	0x0800195f
 800189c:	0800195f 	.word	0x0800195f
 80018a0:	0800195f 	.word	0x0800195f
 80018a4:	0800195f 	.word	0x0800195f
 80018a8:	0800195f 	.word	0x0800195f
 80018ac:	0800195f 	.word	0x0800195f
 80018b0:	080018e3 	.word	0x080018e3
 80018b4:	0800195f 	.word	0x0800195f
 80018b8:	080018d5 	.word	0x080018d5
 80018bc:	0800195f 	.word	0x0800195f
 80018c0:	0800195f 	.word	0x0800195f
 80018c4:	0800195f 	.word	0x0800195f
 80018c8:	0800195f 	.word	0x0800195f
 80018cc:	0800195f 	.word	0x0800195f
 80018d0:	08001943 	.word	0x08001943
	{
		case GENERIC_REQ_NODE_INFO:
			//LL_mDelay(100*this->nodeId);
			return this->getNodeInfo(returnData, n);
 80018d4:	683a      	ldr	r2, [r7, #0]
 80018d6:	6879      	ldr	r1, [r7, #4]
 80018d8:	68f8      	ldr	r0, [r7, #12]
 80018da:	f000 f9c1 	bl	8001c60 <_ZN14GenericChannel11getNodeInfoEPhRh>
 80018de:	4603      	mov	r3, r0
 80018e0:	e045      	b.n	800196e <_ZN14GenericChannel14processMessageEhPhRh+0x102>
		case GENERIC_REQ_DATA:
			return this->getSensorData(returnData, n);
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	3318      	adds	r3, #24
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	683a      	ldr	r2, [r7, #0]
 80018ec:	6879      	ldr	r1, [r7, #4]
 80018ee:	68f8      	ldr	r0, [r7, #12]
 80018f0:	4798      	blx	r3
 80018f2:	4603      	mov	r3, r0
 80018f4:	e03b      	b.n	800196e <_ZN14GenericChannel14processMessageEhPhRh+0x102>
		case GENERIC_REQ_RESET_ALL_SETTINGS:
			(void) flash.configReset();
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80018fc:	4618      	mov	r0, r3
 80018fe:	f001 f87b 	bl	80029f8 <_ZN12W25Qxx_Flash11configResetEv>
			for (AbstractChannel *channel : channels)
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	3310      	adds	r3, #16
 8001906:	61bb      	str	r3, [r7, #24]
 8001908:	69bb      	ldr	r3, [r7, #24]
 800190a:	61fb      	str	r3, [r7, #28]
 800190c:	69bb      	ldr	r3, [r7, #24]
 800190e:	3380      	adds	r3, #128	; 0x80
 8001910:	617b      	str	r3, [r7, #20]
 8001912:	69fa      	ldr	r2, [r7, #28]
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	429a      	cmp	r2, r3
 8001918:	d011      	beq.n	800193e <_ZN14GenericChannel14processMessageEhPhRh+0xd2>
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	613b      	str	r3, [r7, #16]
			{
				if (channel == nullptr)
 8001920:	693b      	ldr	r3, [r7, #16]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d006      	beq.n	8001934 <_ZN14GenericChannel14processMessageEhPhRh+0xc8>
					continue;

				channel->reset(); // TODO implement good reset for every channel
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	330c      	adds	r3, #12
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	6938      	ldr	r0, [r7, #16]
 8001930:	4798      	blx	r3
 8001932:	e000      	b.n	8001936 <_ZN14GenericChannel14processMessageEhPhRh+0xca>
					continue;
 8001934:	bf00      	nop
			for (AbstractChannel *channel : channels)
 8001936:	69fb      	ldr	r3, [r7, #28]
 8001938:	3304      	adds	r3, #4
 800193a:	61fb      	str	r3, [r7, #28]
 800193c:	e7e9      	b.n	8001912 <_ZN14GenericChannel14processMessageEhPhRh+0xa6>
			}
			return 0;
 800193e:	2300      	movs	r3, #0
 8001940:	e015      	b.n	800196e <_ZN14GenericChannel14processMessageEhPhRh+0x102>
		case GENERIC_REQ_FLASH_CLEAR:
			(void) flash.setState(FlashState::CLEARING);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8001948:	2101      	movs	r1, #1
 800194a:	4618      	mov	r0, r3
 800194c:	f000 fdde 	bl	800250c <_ZN12W25Qxx_Flash8setStateE10FlashState>
			return this->getFlashClearInfo(returnData, n);
 8001950:	683a      	ldr	r2, [r7, #0]
 8001952:	6879      	ldr	r1, [r7, #4]
 8001954:	68f8      	ldr	r0, [r7, #12]
 8001956:	f000 f958 	bl	8001c0a <_ZN14GenericChannel17getFlashClearInfoEPhRh>
 800195a:	4603      	mov	r3, r0
 800195c:	e007      	b.n	800196e <_ZN14GenericChannel14processMessageEhPhRh+0x102>
		default:
			return AbstractChannel::processMessage(commandId, returnData, n);
 800195e:	68f8      	ldr	r0, [r7, #12]
 8001960:	7af9      	ldrb	r1, [r7, #11]
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	687a      	ldr	r2, [r7, #4]
 8001966:	f7ff fc81 	bl	800126c <_ZN15AbstractChannel14processMessageEhPhRh>
 800196a:	4603      	mov	r3, r0
 800196c:	bf00      	nop
	}
}
 800196e:	4618      	mov	r0, r3
 8001970:	3720      	adds	r7, #32
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop

08001978 <_ZN14GenericChannel14processMessageEhPhRhh>:

int GenericChannel::processMessage(uint8_t commandId, uint8_t *returnData, uint8_t &n, uint8_t channelId)
{
 8001978:	b590      	push	{r4, r7, lr}
 800197a:	b089      	sub	sp, #36	; 0x24
 800197c:	af00      	add	r7, sp, #0
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	607a      	str	r2, [r7, #4]
 8001982:	603b      	str	r3, [r7, #0]
 8001984:	460b      	mov	r3, r1
 8001986:	72fb      	strb	r3, [r7, #11]
	for (AbstractChannel *channel : channels)
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	3310      	adds	r3, #16
 800198c:	61bb      	str	r3, [r7, #24]
 800198e:	69bb      	ldr	r3, [r7, #24]
 8001990:	61fb      	str	r3, [r7, #28]
 8001992:	69bb      	ldr	r3, [r7, #24]
 8001994:	3380      	adds	r3, #128	; 0x80
 8001996:	617b      	str	r3, [r7, #20]
 8001998:	69fa      	ldr	r2, [r7, #28]
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	429a      	cmp	r2, r3
 800199e:	d029      	beq.n	80019f4 <_ZN14GenericChannel14processMessageEhPhRhh+0x7c>
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	613b      	str	r3, [r7, #16]
	{
		if (channel->IsChannelId(channelId))
 80019a6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80019aa:	4619      	mov	r1, r3
 80019ac:	6938      	ldr	r0, [r7, #16]
 80019ae:	f7ff fc27 	bl	8001200 <_ZNK15AbstractChannel11IsChannelIdEh>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d019      	beq.n	80019ec <_ZN14GenericChannel14processMessageEhPhRhh+0x74>
		{
			if (channel == nullptr)
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d015      	beq.n	80019ea <_ZN14GenericChannel14processMessageEhPhRhh+0x72>
				continue;

			if (channel->processMessage(commandId, returnData, n) != 0)
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	3314      	adds	r3, #20
 80019c4:	681c      	ldr	r4, [r3, #0]
 80019c6:	7af9      	ldrb	r1, [r7, #11]
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	687a      	ldr	r2, [r7, #4]
 80019cc:	6938      	ldr	r0, [r7, #16]
 80019ce:	47a0      	blx	r4
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	bf14      	ite	ne
 80019d6:	2301      	movne	r3, #1
 80019d8:	2300      	moveq	r3, #0
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d002      	beq.n	80019e6 <_ZN14GenericChannel14processMessageEhPhRhh+0x6e>
				return -1;
 80019e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80019e4:	e008      	b.n	80019f8 <_ZN14GenericChannel14processMessageEhPhRhh+0x80>
			return 0;
 80019e6:	2300      	movs	r3, #0
 80019e8:	e006      	b.n	80019f8 <_ZN14GenericChannel14processMessageEhPhRhh+0x80>
				continue;
 80019ea:	bf00      	nop
	for (AbstractChannel *channel : channels)
 80019ec:	69fb      	ldr	r3, [r7, #28]
 80019ee:	3304      	adds	r3, #4
 80019f0:	61fb      	str	r3, [r7, #28]
 80019f2:	e7d1      	b.n	8001998 <_ZN14GenericChannel14processMessageEhPhRhh+0x20>
		}

	}
	return -1;
 80019f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3724      	adds	r7, #36	; 0x24
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd90      	pop	{r4, r7, pc}

08001a00 <_ZN14GenericChannel11setVariableEhl>:

int GenericChannel::setVariable(uint8_t variableId, int32_t data)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	60f8      	str	r0, [r7, #12]
 8001a08:	460b      	mov	r3, r1
 8001a0a:	607a      	str	r2, [r7, #4]
 8001a0c:	72fb      	strb	r3, [r7, #11]
	switch (variableId)
 8001a0e:	7afb      	ldrb	r3, [r7, #11]
 8001a10:	2b08      	cmp	r3, #8
 8001a12:	d029      	beq.n	8001a68 <_ZN14GenericChannel11setVariableEhl+0x68>
 8001a14:	2b08      	cmp	r3, #8
 8001a16:	dc33      	bgt.n	8001a80 <_ZN14GenericChannel11setVariableEhl+0x80>
 8001a18:	2b05      	cmp	r3, #5
 8001a1a:	d002      	beq.n	8001a22 <_ZN14GenericChannel11setVariableEhl+0x22>
 8001a1c:	2b07      	cmp	r3, #7
 8001a1e:	d008      	beq.n	8001a32 <_ZN14GenericChannel11setVariableEhl+0x32>
 8001a20:	e02e      	b.n	8001a80 <_ZN14GenericChannel11setVariableEhl+0x80>
	{
		case GENERIC_REFRESH_DIVIDER:
			refreshDivider = data;
 8001a22:	687a      	ldr	r2, [r7, #4]
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	605a      	str	r2, [r3, #4]
			refreshCounter = 0;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	609a      	str	r2, [r3, #8]
			return 0;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	e028      	b.n	8001a84 <_ZN14GenericChannel11setVariableEhl+0x84>
		case GENERIC_LOGGING_ENABLED:
			loggingEnabled = data;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	b2da      	uxtb	r2, r3
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
			if (loggingEnabled == 0)
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d107      	bne.n	8001a56 <_ZN14GenericChannel11setVariableEhl+0x56>
			{
				flash.setState(FlashState::IDLE);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f000 fd5c 	bl	800250c <_ZN12W25Qxx_Flash8setStateE10FlashState>
 8001a54:	e006      	b.n	8001a64 <_ZN14GenericChannel11setVariableEhl+0x64>
			}
			else
			{
				flash.setState(FlashState::LOGGING);
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8001a5c:	2103      	movs	r1, #3
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f000 fd54 	bl	800250c <_ZN12W25Qxx_Flash8setStateE10FlashState>
			}
			return 0;
 8001a64:	2300      	movs	r3, #0
 8001a66:	e00d      	b.n	8001a84 <_ZN14GenericChannel11setVariableEhl+0x84>
		case GENERIC_LORA_ENABLED:
			if (data == 0)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d103      	bne.n	8001a76 <_ZN14GenericChannel11setVariableEhl+0x76>
			{
				setLoraActive(false);
 8001a6e:	2000      	movs	r0, #0
 8001a70:	f000 f992 	bl	8001d98 <_ZN14GenericChannel13setLoraActiveEb>
 8001a74:	e002      	b.n	8001a7c <_ZN14GenericChannel11setVariableEhl+0x7c>
			}
			else
			{
				setLoraActive(true);
 8001a76:	2001      	movs	r0, #1
 8001a78:	f000 f98e 	bl	8001d98 <_ZN14GenericChannel13setLoraActiveEb>
			}
			return 0;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	e001      	b.n	8001a84 <_ZN14GenericChannel11setVariableEhl+0x84>
		default:
			return -1;
 8001a80:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3710      	adds	r7, #16
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <_ZNK14GenericChannel11getVariableEhRl>:

int GenericChannel::getVariable(uint8_t variableId, int32_t &data) const
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b085      	sub	sp, #20
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	60f8      	str	r0, [r7, #12]
 8001a94:	460b      	mov	r3, r1
 8001a96:	607a      	str	r2, [r7, #4]
 8001a98:	72fb      	strb	r3, [r7, #11]
	switch (variableId)
 8001a9a:	7afb      	ldrb	r3, [r7, #11]
 8001a9c:	2b08      	cmp	r3, #8
 8001a9e:	d015      	beq.n	8001acc <_ZNK14GenericChannel11getVariableEhRl+0x40>
 8001aa0:	2b08      	cmp	r3, #8
 8001aa2:	dc20      	bgt.n	8001ae6 <_ZNK14GenericChannel11getVariableEhRl+0x5a>
 8001aa4:	2b05      	cmp	r3, #5
 8001aa6:	d002      	beq.n	8001aae <_ZNK14GenericChannel11getVariableEhRl+0x22>
 8001aa8:	2b07      	cmp	r3, #7
 8001aaa:	d007      	beq.n	8001abc <_ZNK14GenericChannel11getVariableEhRl+0x30>
 8001aac:	e01b      	b.n	8001ae6 <_ZNK14GenericChannel11getVariableEhRl+0x5a>
	{
		case GENERIC_REFRESH_DIVIDER:
			data = (int32_t) refreshDivider;
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	601a      	str	r2, [r3, #0]
			return 0;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	e016      	b.n	8001aea <_ZNK14GenericChannel11getVariableEhRl+0x5e>
		case GENERIC_LOGGING_ENABLED:
			data = (int32_t) loggingEnabled;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	601a      	str	r2, [r3, #0]
			return 0;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	e00e      	b.n	8001aea <_ZNK14GenericChannel11getVariableEhRl+0x5e>
		case GENERIC_LORA_ENABLED:
			if (loraActive)
 8001acc:	4b0a      	ldr	r3, [pc, #40]	; (8001af8 <_ZNK14GenericChannel11getVariableEhRl+0x6c>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d003      	beq.n	8001adc <_ZNK14GenericChannel11getVariableEhRl+0x50>
				data = 1;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	601a      	str	r2, [r3, #0]
 8001ada:	e002      	b.n	8001ae2 <_ZNK14GenericChannel11getVariableEhRl+0x56>
			else
				data = 0;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	601a      	str	r2, [r3, #0]
			return 0;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	e001      	b.n	8001aea <_ZNK14GenericChannel11getVariableEhRl+0x5e>
		default:
			return -1;
 8001ae6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3714      	adds	r7, #20
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr
 8001af6:	bf00      	nop
 8001af8:	2000081c 	.word	0x2000081c

08001afc <_ZN14GenericChannel13getSensorDataEPhRh>:
	n = sizeof(FlashStatusMsg_t);
	return 0;
}

int GenericChannel::getSensorData(uint8_t *data, uint8_t &n)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b08a      	sub	sp, #40	; 0x28
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	60f8      	str	r0, [r7, #12]
 8001b04:	60b9      	str	r1, [r7, #8]
 8001b06:	607a      	str	r2, [r7, #4]
	if (!IsRefreshed())
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7ff fb8c 	bl	8001228 <_ZN15AbstractChannel11IsRefreshedEv>
 8001b10:	4603      	mov	r3, r0
 8001b12:	f083 0301 	eor.w	r3, r3, #1
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d002      	beq.n	8001b22 <_ZN14GenericChannel13getSensorDataEPhRh+0x26>
		return -1;
 8001b1c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b20:	e06f      	b.n	8001c02 <_ZN14GenericChannel13getSensorDataEPhRh+0x106>

	DataMsg_t *dataMsg = (DataMsg_t*) data;
 8001b22:	68bb      	ldr	r3, [r7, #8]
 8001b24:	623b      	str	r3, [r7, #32]
	dataMsg->channel_mask = 0;
 8001b26:	6a3b      	ldr	r3, [r7, #32]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	701a      	strb	r2, [r3, #0]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	705a      	strb	r2, [r3, #1]
 8001b30:	2200      	movs	r2, #0
 8001b32:	709a      	strb	r2, [r3, #2]
 8001b34:	2200      	movs	r2, #0
 8001b36:	70da      	strb	r2, [r3, #3]
	for (AbstractChannel *channel : channels)
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	3310      	adds	r3, #16
 8001b3c:	61fb      	str	r3, [r7, #28]
 8001b3e:	69fb      	ldr	r3, [r7, #28]
 8001b40:	627b      	str	r3, [r7, #36]	; 0x24
 8001b42:	69fb      	ldr	r3, [r7, #28]
 8001b44:	3380      	adds	r3, #128	; 0x80
 8001b46:	61bb      	str	r3, [r7, #24]
 8001b48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b4a:	69bb      	ldr	r3, [r7, #24]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d03a      	beq.n	8001bc6 <_ZN14GenericChannel13getSensorDataEPhRh+0xca>
 8001b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	617b      	str	r3, [r7, #20]
	{
		if (channel == nullptr || !channel->IsRefreshed())
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d008      	beq.n	8001b6e <_ZN14GenericChannel13getSensorDataEPhRh+0x72>
 8001b5c:	6978      	ldr	r0, [r7, #20]
 8001b5e:	f7ff fb63 	bl	8001228 <_ZN15AbstractChannel11IsRefreshedEv>
 8001b62:	4603      	mov	r3, r0
 8001b64:	f083 0301 	eor.w	r3, r3, #1
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <_ZN14GenericChannel13getSensorDataEPhRh+0x76>
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e000      	b.n	8001b74 <_ZN14GenericChannel13getSensorDataEPhRh+0x78>
 8001b72:	2300      	movs	r3, #0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d11f      	bne.n	8001bb8 <_ZN14GenericChannel13getSensorDataEPhRh+0xbc>
			continue;
		if (channel->getSensorData(&dataMsg->uint8[0], n) == -1)
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	3318      	adds	r3, #24
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	6a3a      	ldr	r2, [r7, #32]
 8001b82:	1d11      	adds	r1, r2, #4
 8001b84:	687a      	ldr	r2, [r7, #4]
 8001b86:	6978      	ldr	r0, [r7, #20]
 8001b88:	4798      	blx	r3
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001b90:	bf0c      	ite	eq
 8001b92:	2301      	moveq	r3, #1
 8001b94:	2300      	movne	r3, #0
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d10f      	bne.n	8001bbc <_ZN14GenericChannel13getSensorDataEPhRh+0xc0>
			continue;
		dataMsg->channel_mask |= 1 << channel->getChannelId();
 8001b9c:	6978      	ldr	r0, [r7, #20]
 8001b9e:	f7ff fb23 	bl	80011e8 <_ZNK15AbstractChannel12getChannelIdEv>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	fa03 f202 	lsl.w	r2, r3, r2
 8001bac:	6a3b      	ldr	r3, [r7, #32]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	431a      	orrs	r2, r3
 8001bb2:	6a3b      	ldr	r3, [r7, #32]
 8001bb4:	601a      	str	r2, [r3, #0]
 8001bb6:	e002      	b.n	8001bbe <_ZN14GenericChannel13getSensorDataEPhRh+0xc2>
			continue;
 8001bb8:	bf00      	nop
 8001bba:	e000      	b.n	8001bbe <_ZN14GenericChannel13getSensorDataEPhRh+0xc2>
			continue;
 8001bbc:	bf00      	nop
	for (AbstractChannel *channel : channels)
 8001bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc0:	3304      	adds	r3, #4
 8001bc2:	627b      	str	r3, [r7, #36]	; 0x24
 8001bc4:	e7c0      	b.n	8001b48 <_ZN14GenericChannel13getSensorDataEPhRh+0x4c>
	}
	n += 1 * sizeof(uint32_t);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	3304      	adds	r3, #4
 8001bcc:	b2da      	uxtb	r2, r3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	701a      	strb	r2, [r3, #0]

	if (loggingEnabled && !flash.lock)
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d011      	beq.n	8001c00 <_ZN14GenericChannel13getSensorDataEPhRh+0x104>
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8001be2:	791b      	ldrb	r3, [r3, #4]
 8001be4:	f083 0301 	eor.w	r3, r3, #1
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d008      	beq.n	8001c00 <_ZN14GenericChannel13getSensorDataEPhRh+0x104>
		flash.addLog(data, n);
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	f8d3 00b4 	ldr.w	r0, [r3, #180]	; 0xb4
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	68b9      	ldr	r1, [r7, #8]
 8001bfc:	f000 fd19 	bl	8002632 <_ZN12W25Qxx_Flash6addLogEPhh>
	return 0;
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3728      	adds	r7, #40	; 0x28
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}

08001c0a <_ZN14GenericChannel17getFlashClearInfoEPhRh>:

int GenericChannel::getFlashClearInfo(uint8_t *data, uint8_t &n)
{
 8001c0a:	b580      	push	{r7, lr}
 8001c0c:	b086      	sub	sp, #24
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	60f8      	str	r0, [r7, #12]
 8001c12:	60b9      	str	r1, [r7, #8]
 8001c14:	607a      	str	r2, [r7, #4]

	FlashStatusMsg_t *info = (FlashStatusMsg_t*) data;
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	617b      	str	r3, [r7, #20]

	FlashState flashState = flash.getState();
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8001c20:	4618      	mov	r0, r3
 8001c22:	f000 fc82 	bl	800252a <_ZN12W25Qxx_Flash8getStateEv>
 8001c26:	6138      	str	r0, [r7, #16]
	if (flashState == FlashState::IDLE || flashState == FlashState::CLEARING)
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d002      	beq.n	8001c34 <_ZN14GenericChannel17getFlashClearInfoEPhRh+0x2a>
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d103      	bne.n	8001c3c <_ZN14GenericChannel17getFlashClearInfoEPhRh+0x32>
	{ //TODO actually check if clearing has initiated
		info->status = INITIATED;
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	2200      	movs	r2, #0
 8001c38:	701a      	strb	r2, [r3, #0]
 8001c3a:	e009      	b.n	8001c50 <_ZN14GenericChannel17getFlashClearInfoEPhRh+0x46>
	}
	else if (flashState == FlashState::READY)
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	2b02      	cmp	r3, #2
 8001c40:	d103      	bne.n	8001c4a <_ZN14GenericChannel17getFlashClearInfoEPhRh+0x40>
	{
		info->status = COMPLETED;
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	2201      	movs	r2, #1
 8001c46:	701a      	strb	r2, [r3, #0]
 8001c48:	e002      	b.n	8001c50 <_ZN14GenericChannel17getFlashClearInfoEPhRh+0x46>
	}
	else
	{
		info->status = INITIATED;
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	701a      	strb	r2, [r3, #0]
	}

	n = sizeof(FlashStatusMsg_t);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2201      	movs	r2, #1
 8001c54:	701a      	strb	r2, [r3, #0]
	return 0;
 8001c56:	2300      	movs	r3, #0
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3718      	adds	r7, #24
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <_ZN14GenericChannel11getNodeInfoEPhRh>:

int GenericChannel::getNodeInfo(uint8_t *data, uint8_t &n)
{
 8001c60:	b590      	push	{r4, r7, lr}
 8001c62:	b08d      	sub	sp, #52	; 0x34
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	60f8      	str	r0, [r7, #12]
 8001c68:	60b9      	str	r1, [r7, #8]
 8001c6a:	607a      	str	r2, [r7, #4]
	NodeInfoMsg_t *info = (NodeInfoMsg_t*) data;
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	623b      	str	r3, [r7, #32]

	info->firmware_version = firmwareVersion;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 8001c76:	6a3b      	ldr	r3, [r7, #32]
 8001c78:	601a      	str	r2, [r3, #0]

	info->channel_mask = 0x00000000;
 8001c7a:	6a3b      	ldr	r3, [r7, #32]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	711a      	strb	r2, [r3, #4]
 8001c80:	2200      	movs	r2, #0
 8001c82:	715a      	strb	r2, [r3, #5]
 8001c84:	2200      	movs	r2, #0
 8001c86:	719a      	strb	r2, [r3, #6]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	71da      	strb	r2, [r3, #7]
	uint32_t length = 0;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint8_t i = 0;
 8001c90:	2300      	movs	r3, #0
 8001c92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	for (AbstractChannel *channel : channels)
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	3310      	adds	r3, #16
 8001c9a:	61fb      	str	r3, [r7, #28]
 8001c9c:	69fb      	ldr	r3, [r7, #28]
 8001c9e:	627b      	str	r3, [r7, #36]	; 0x24
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	3380      	adds	r3, #128	; 0x80
 8001ca4:	61bb      	str	r3, [r7, #24]
 8001ca6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d02a      	beq.n	8001d04 <_ZN14GenericChannel11getNodeInfoEPhRh+0xa4>
 8001cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	617b      	str	r3, [r7, #20]
	{
		if (channel == nullptr)
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d01f      	beq.n	8001cfa <_ZN14GenericChannel11getNodeInfoEPhRh+0x9a>
			continue;

		info->channel_type[i] = channel->getChannelType();
 8001cba:	f897 402b 	ldrb.w	r4, [r7, #43]	; 0x2b
 8001cbe:	6978      	ldr	r0, [r7, #20]
 8001cc0:	f7ff fa7a 	bl	80011b8 <_ZNK15AbstractChannel14getChannelTypeEv>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	6a3b      	ldr	r3, [r7, #32]
 8001cca:	4423      	add	r3, r4
 8001ccc:	721a      	strb	r2, [r3, #8]
		info->channel_mask |= 1 << channel->getChannelId();
 8001cce:	6978      	ldr	r0, [r7, #20]
 8001cd0:	f7ff fa8a 	bl	80011e8 <_ZNK15AbstractChannel12getChannelIdEv>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	2301      	movs	r3, #1
 8001cda:	fa03 f202 	lsl.w	r2, r3, r2
 8001cde:	6a3b      	ldr	r3, [r7, #32]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	431a      	orrs	r2, r3
 8001ce4:	6a3b      	ldr	r3, [r7, #32]
 8001ce6:	605a      	str	r2, [r3, #4]
		length++;
 8001ce8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cea:	3301      	adds	r3, #1
 8001cec:	62fb      	str	r3, [r7, #44]	; 0x2c
		i++;
 8001cee:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8001cf8:	e000      	b.n	8001cfc <_ZN14GenericChannel11getNodeInfoEPhRh+0x9c>
			continue;
 8001cfa:	bf00      	nop
	for (AbstractChannel *channel : channels)
 8001cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cfe:	3304      	adds	r3, #4
 8001d00:	627b      	str	r3, [r7, #36]	; 0x24
 8001d02:	e7d0      	b.n	8001ca6 <_ZN14GenericChannel11getNodeInfoEPhRh+0x46>
	}
	n = length + 2 * sizeof(uint32_t);
 8001d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	3308      	adds	r3, #8
 8001d0a:	b2da      	uxtb	r2, r3
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	701a      	strb	r2, [r3, #0]
	return 0;
 8001d10:	2300      	movs	r3, #0
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3734      	adds	r7, #52	; 0x34
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd90      	pop	{r4, r7, pc}

08001d1a <_ZN14GenericChannel15registerChannelEP15AbstractChannel>:

void GenericChannel::registerChannel(AbstractChannel *channel)
{
 8001d1a:	b580      	push	{r7, lr}
 8001d1c:	b082      	sub	sp, #8
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	6078      	str	r0, [r7, #4]
 8001d22:	6039      	str	r1, [r7, #0]
	if (channel->getChannelId() < MAX_CHANNELS)
 8001d24:	6838      	ldr	r0, [r7, #0]
 8001d26:	f7ff fa5f 	bl	80011e8 <_ZNK15AbstractChannel12getChannelIdEv>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b1f      	cmp	r3, #31
 8001d2e:	bf94      	ite	ls
 8001d30:	2301      	movls	r3, #1
 8001d32:	2300      	movhi	r3, #0
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d009      	beq.n	8001d4e <_ZN14GenericChannel15registerChannelEP15AbstractChannel+0x34>
		channels[channel->getChannelId()] = channel;
 8001d3a:	6838      	ldr	r0, [r7, #0]
 8001d3c:	f7ff fa54 	bl	80011e8 <_ZNK15AbstractChannel12getChannelIdEv>
 8001d40:	4603      	mov	r3, r0
 8001d42:	461a      	mov	r2, r3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	3204      	adds	r2, #4
 8001d48:	6839      	ldr	r1, [r7, #0]
 8001d4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001d4e:	bf00      	nop
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}

08001d56 <_ZN14GenericChannel14registerModuleEP14AbstractModule>:
		registerChannel(channels[i]);
	}
}

void GenericChannel::registerModule(AbstractModule *module)
{
 8001d56:	b480      	push	{r7}
 8001d58:	b083      	sub	sp, #12
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	6078      	str	r0, [r7, #4]
 8001d5e:	6039      	str	r1, [r7, #0]
	if (moduleIndex < MAX_MODULES)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	f893 30c5 	ldrb.w	r3, [r3, #197]	; 0xc5
 8001d66:	2b07      	cmp	r3, #7
 8001d68:	d810      	bhi.n	8001d8c <_ZN14GenericChannel14registerModuleEP14AbstractModule+0x36>
	{
		modules[moduleIndex] = module;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f893 30c5 	ldrb.w	r3, [r3, #197]	; 0xc5
 8001d70:	461a      	mov	r2, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	3224      	adds	r2, #36	; 0x24
 8001d76:	6839      	ldr	r1, [r7, #0]
 8001d78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		moduleIndex++;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	f893 30c5 	ldrb.w	r3, [r3, #197]	; 0xc5
 8001d82:	3301      	adds	r3, #1
 8001d84:	b2da      	uxtb	r2, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
	}
}
 8001d8c:	bf00      	nop
 8001d8e:	370c      	adds	r7, #12
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <_ZN14GenericChannel13setLoraActiveEb>:
	{
		printLog();
	}
}

void GenericChannel::setLoraActive(bool enable) {
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	4603      	mov	r3, r0
 8001da0:	71fb      	strb	r3, [r7, #7]
	loraActive = enable;
 8001da2:	4a04      	ldr	r2, [pc, #16]	; (8001db4 <_ZN14GenericChannel13setLoraActiveEb+0x1c>)
 8001da4:	79fb      	ldrb	r3, [r7, #7]
 8001da6:	7013      	strb	r3, [r2, #0]
}
 8001da8:	bf00      	nop
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr
 8001db4:	2000081c 	.word	0x2000081c

08001db8 <_ZN14GenericChannel8receptorEmPhm>:

	(void) STRHAL_CAN_Send(STRHAL_FDCAN1, msgId.uint32, msgData.uint8, CAN_MSG_LENGTH(ret_n));
}

void GenericChannel::receptor(uint32_t id, uint8_t *data, uint32_t n)
{
 8001db8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dba:	b0ab      	sub	sp, #172	; 0xac
 8001dbc:	af02      	add	r7, sp, #8
 8001dbe:	60f8      	str	r0, [r7, #12]
 8001dc0:	60b9      	str	r1, [r7, #8]
 8001dc2:	607a      	str	r2, [r7, #4]
	Can_MessageId_t msgId =
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	{ 0 };
	Can_MessageData_t msgData =
 8001dca:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001dce:	2242      	movs	r2, #66	; 0x42
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f006 ff5c 	bl	8008c90 <memset>
	{ 0 };

	msgId.uint32 = id;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	memcpy(msgData.uint8, data, 64); //TODO only copy n bytes
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	461c      	mov	r4, r3
 8001de2:	f107 0654 	add.w	r6, r7, #84	; 0x54
 8001de6:	f104 0c40 	add.w	ip, r4, #64	; 0x40
 8001dea:	4635      	mov	r5, r6
 8001dec:	4623      	mov	r3, r4
 8001dee:	6818      	ldr	r0, [r3, #0]
 8001df0:	6859      	ldr	r1, [r3, #4]
 8001df2:	689a      	ldr	r2, [r3, #8]
 8001df4:	68db      	ldr	r3, [r3, #12]
 8001df6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001df8:	3410      	adds	r4, #16
 8001dfa:	3610      	adds	r6, #16
 8001dfc:	4564      	cmp	r4, ip
 8001dfe:	d1f4      	bne.n	8001dea <_ZN14GenericChannel8receptorEmPhm+0x32>
	uint8_t commandId = msgData.bit.cmd_id;
 8001e00:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8001e04:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	uint8_t channelId = msgData.bit.info.channel_id;
 8001e08:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001e0c:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
	uint8_t ret_n = 0;
 8001e16:	2300      	movs	r3, #0
 8001e18:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

	if (channelId == GENERIC_CHANNEL_ID)
 8001e1c:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 8001e20:	2b3f      	cmp	r3, #63	; 0x3f
 8001e22:	d118      	bne.n	8001e56 <_ZN14GenericChannel8receptorEmPhm+0x9e>
	{
		if (gcPtr->processMessage(commandId, msgData.bit.data.uint8, ret_n) != 0)
 8001e24:	4b4b      	ldr	r3, [pc, #300]	; (8001f54 <_ZN14GenericChannel8receptorEmPhm+0x19c>)
 8001e26:	6818      	ldr	r0, [r3, #0]
 8001e28:	4b4a      	ldr	r3, [pc, #296]	; (8001f54 <_ZN14GenericChannel8receptorEmPhm+0x19c>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	3314      	adds	r3, #20
 8001e30:	681c      	ldr	r4, [r3, #0]
 8001e32:	f107 0553 	add.w	r5, r7, #83	; 0x53
 8001e36:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001e3a:	1c9a      	adds	r2, r3, #2
 8001e3c:	f897 109f 	ldrb.w	r1, [r7, #159]	; 0x9f
 8001e40:	462b      	mov	r3, r5
 8001e42:	47a0      	blx	r4
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	bf14      	ite	ne
 8001e4a:	2301      	movne	r3, #1
 8001e4c:	2300      	moveq	r3, #0
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d017      	beq.n	8001e84 <_ZN14GenericChannel8receptorEmPhm+0xcc>
			return;
 8001e54:	e07a      	b.n	8001f4c <_ZN14GenericChannel8receptorEmPhm+0x194>
	}
	else
	{
		if (gcPtr->processMessage(commandId, msgData.bit.data.uint8, ret_n, channelId) != 0)
 8001e56:	4b3f      	ldr	r3, [pc, #252]	; (8001f54 <_ZN14GenericChannel8receptorEmPhm+0x19c>)
 8001e58:	6818      	ldr	r0, [r3, #0]
 8001e5a:	f107 0453 	add.w	r4, r7, #83	; 0x53
 8001e5e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001e62:	1c9a      	adds	r2, r3, #2
 8001e64:	f897 109f 	ldrb.w	r1, [r7, #159]	; 0x9f
 8001e68:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 8001e6c:	9300      	str	r3, [sp, #0]
 8001e6e:	4623      	mov	r3, r4
 8001e70:	f7ff fd82 	bl	8001978 <_ZN14GenericChannel14processMessageEhPhRhh>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	bf14      	ite	ne
 8001e7a:	2301      	movne	r3, #1
 8001e7c:	2300      	moveq	r3, #0
 8001e7e:	b2db      	uxtb	r3, r3
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d162      	bne.n	8001f4a <_ZN14GenericChannel8receptorEmPhm+0x192>
			return;
	}

	msgId.info.direction = NODE2MASTER_DIRECTION;
 8001e84:	f897 3098 	ldrb.w	r3, [r7, #152]	; 0x98
 8001e88:	f043 0301 	orr.w	r3, r3, #1
 8001e8c:	f887 3098 	strb.w	r3, [r7, #152]	; 0x98
	msgId.info.node_id = gcPtr->getNodeId();
 8001e90:	4b30      	ldr	r3, [pc, #192]	; (8001f54 <_ZN14GenericChannel8receptorEmPhm+0x19c>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7ff fc17 	bl	80016c8 <_ZNK14GenericChannel9getNodeIdEv>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ea0:	b2da      	uxtb	r2, r3
 8001ea2:	f897 3098 	ldrb.w	r3, [r7, #152]	; 0x98
 8001ea6:	f362 0346 	bfi	r3, r2, #1, #6
 8001eaa:	f887 3098 	strb.w	r3, [r7, #152]	; 0x98
	msgId.info.special_cmd = STANDARD_SPECIAL_CMD;
 8001eae:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8001eb2:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8001eb6:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
	msgId.info.priority = STANDARD_PRIORITY;
 8001eba:	f897 3099 	ldrb.w	r3, [r7, #153]	; 0x99
 8001ebe:	2202      	movs	r2, #2
 8001ec0:	f362 0342 	bfi	r3, r2, #1, #2
 8001ec4:	f887 3099 	strb.w	r3, [r7, #153]	; 0x99
	msgData.bit.cmd_id = commandId + 1;
 8001ec8:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8001ecc:	3301      	adds	r3, #1
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

#ifdef UART_DEBUG
	uint8_t msgBuf[66] =
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	613b      	str	r3, [r7, #16]
 8001ed8:	f107 0314 	add.w	r3, r7, #20
 8001edc:	223e      	movs	r2, #62	; 0x3e
 8001ede:	2100      	movs	r1, #0
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f006 fed5 	bl	8008c90 <memset>
	{ 0 };
	msgBuf[0] = 0x3A;
 8001ee6:	233a      	movs	r3, #58	; 0x3a
 8001ee8:	743b      	strb	r3, [r7, #16]
	msgBuf[1] = gcPtr->getNodeId();
 8001eea:	4b1a      	ldr	r3, [pc, #104]	; (8001f54 <_ZN14GenericChannel8receptorEmPhm+0x19c>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7ff fbea 	bl	80016c8 <_ZNK14GenericChannel9getNodeIdEv>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	b2db      	uxtb	r3, r3
 8001ef8:	747b      	strb	r3, [r7, #17]
	memcpy(&msgBuf[2], msgData.uint8, CAN_MSG_LENGTH(ret_n));
 8001efa:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001efe:	1c9a      	adds	r2, r3, #2
 8001f00:	f107 0154 	add.w	r1, r7, #84	; 0x54
 8001f04:	f107 0310 	add.w	r3, r7, #16
 8001f08:	3302      	adds	r3, #2
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f006 feb2 	bl	8008c74 <memcpy>
	msgBuf[CAN_MSG_LENGTH(ret_n) + 2] = 0x0A;
 8001f10:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001f14:	3304      	adds	r3, #4
 8001f16:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8001f1a:	4413      	add	r3, r2
 8001f1c:	220a      	movs	r2, #10
 8001f1e:	f803 2c90 	strb.w	r2, [r3, #-144]
	STRHAL_UART_Debug_Write_DMA((char *) msgBuf, CAN_MSG_LENGTH(ret_n) + 3);
 8001f22:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001f26:	1d5a      	adds	r2, r3, #5
 8001f28:	f107 0310 	add.w	r3, r7, #16
 8001f2c:	4611      	mov	r1, r2
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f006 fbde 	bl	80086f0 <STRHAL_UART_Debug_Write_DMA>
#endif

	(void) STRHAL_CAN_Send(STRHAL_FDCAN1, msgId.uint32, msgData.uint8, CAN_MSG_LENGTH(ret_n));
 8001f34:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8001f38:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001f3c:	3302      	adds	r3, #2
 8001f3e:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8001f42:	2000      	movs	r0, #0
 8001f44:	f004 f8fe 	bl	8006144 <STRHAL_CAN_Send>
 8001f48:	e000      	b.n	8001f4c <_ZN14GenericChannel8receptorEmPhm+0x194>
			return;
 8001f4a:	bf00      	nop
}
 8001f4c:	37a4      	adds	r7, #164	; 0xa4
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f52:	bf00      	nop
 8001f54:	20000818 	.word	0x20000818

08001f58 <_ZN14GenericChannel12heartbeatCanEv>:

void GenericChannel::heartbeatCan()
{
 8001f58:	b590      	push	{r4, r7, lr}
 8001f5a:	b0a5      	sub	sp, #148	; 0x94
 8001f5c:	af00      	add	r7, sp, #0
	Can_MessageId_t msgId =
 8001f5e:	2300      	movs	r3, #0
 8001f60:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	{ 0 };
	msgId.info.special_cmd = STANDARD_SPECIAL_CMD;
 8001f64:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 8001f68:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8001f6c:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
	msgId.info.direction = NODE2MASTER_DIRECTION;
 8001f70:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8001f74:	f043 0301 	orr.w	r3, r3, #1
 8001f78:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
	msgId.info.node_id = gcPtr->getNodeId();
 8001f7c:	4b49      	ldr	r3, [pc, #292]	; (80020a4 <_ZN14GenericChannel12heartbeatCanEv+0x14c>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4618      	mov	r0, r3
 8001f82:	f7ff fba1 	bl	80016c8 <_ZNK14GenericChannel9getNodeIdEv>
 8001f86:	4603      	mov	r3, r0
 8001f88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f8c:	b2da      	uxtb	r2, r3
 8001f8e:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8001f92:	f362 0346 	bfi	r3, r2, #1, #6
 8001f96:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
	msgId.info.priority = STANDARD_PRIORITY;
 8001f9a:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8001f9e:	2202      	movs	r2, #2
 8001fa0:	f362 0342 	bfi	r3, r2, #1, #2
 8001fa4:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d

	Can_MessageData_t msgData =
 8001fa8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001fac:	2242      	movs	r2, #66	; 0x42
 8001fae:	2100      	movs	r1, #0
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f006 fe6d 	bl	8008c90 <memset>
	{ 0 };
	msgData.bit.cmd_id = GENERIC_RES_DATA;
 8001fb6:	230b      	movs	r3, #11
 8001fb8:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
	msgData.bit.info.channel_id = GENERIC_CHANNEL_ID;
 8001fbc:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001fc0:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8001fc4:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	msgData.bit.info.buffer = DIRECT_BUFFER;
 8001fc8:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001fcc:	f36f 1387 	bfc	r3, #6, #2
 8001fd0:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48

	uint8_t n = 0;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (gcPtr->getSensorData(&msgData.bit.data.uint8[0], n) != 0)
 8001fda:	4b32      	ldr	r3, [pc, #200]	; (80020a4 <_ZN14GenericChannel12heartbeatCanEv+0x14c>)
 8001fdc:	6818      	ldr	r0, [r3, #0]
 8001fde:	4b31      	ldr	r3, [pc, #196]	; (80020a4 <_ZN14GenericChannel12heartbeatCanEv+0x14c>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	3318      	adds	r3, #24
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f107 0447 	add.w	r4, r7, #71	; 0x47
 8001fec:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8001ff0:	1c91      	adds	r1, r2, #2
 8001ff2:	4622      	mov	r2, r4
 8001ff4:	4798      	blx	r3
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	bf14      	ite	ne
 8001ffc:	2301      	movne	r3, #1
 8001ffe:	2300      	moveq	r3, #0
 8002000:	b2db      	uxtb	r3, r3
 8002002:	2b00      	cmp	r3, #0
 8002004:	d149      	bne.n	800209a <_ZN14GenericChannel12heartbeatCanEv+0x142>
	{ // Sensor Data collection failed, or Refresh Divider not yet met
		return;
	}

	if (loraActive)
 8002006:	4b28      	ldr	r3, [pc, #160]	; (80020a8 <_ZN14GenericChannel12heartbeatCanEv+0x150>)
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d00d      	beq.n	800202a <_ZN14GenericChannel12heartbeatCanEv+0xd2>
	{
		Radio::msgArray[Radio::RCU_START_ADDR] = 1;
 800200e:	4b27      	ldr	r3, [pc, #156]	; (80020ac <_ZN14GenericChannel12heartbeatCanEv+0x154>)
 8002010:	2201      	movs	r2, #1
 8002012:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
		memcpy(&Radio::msgArray[Radio::RCU_START_ADDR + 1], msgData.bit.data.uint8, n);
 8002016:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800201a:	461a      	mov	r2, r3
 800201c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002020:	3302      	adds	r3, #2
 8002022:	4619      	mov	r1, r3
 8002024:	4822      	ldr	r0, [pc, #136]	; (80020b0 <_ZN14GenericChannel12heartbeatCanEv+0x158>)
 8002026:	f006 fe25 	bl	8008c74 <memcpy>
	}

#ifdef UART_DEBUG
	uint8_t msgBuf[66] =
 800202a:	2300      	movs	r3, #0
 800202c:	607b      	str	r3, [r7, #4]
 800202e:	f107 0308 	add.w	r3, r7, #8
 8002032:	223e      	movs	r2, #62	; 0x3e
 8002034:	2100      	movs	r1, #0
 8002036:	4618      	mov	r0, r3
 8002038:	f006 fe2a 	bl	8008c90 <memset>
	{ 0 };
	msgBuf[0] = 0x3A;
 800203c:	233a      	movs	r3, #58	; 0x3a
 800203e:	713b      	strb	r3, [r7, #4]
	msgBuf[1] = gcPtr->getNodeId();
 8002040:	4b18      	ldr	r3, [pc, #96]	; (80020a4 <_ZN14GenericChannel12heartbeatCanEv+0x14c>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4618      	mov	r0, r3
 8002046:	f7ff fb3f 	bl	80016c8 <_ZNK14GenericChannel9getNodeIdEv>
 800204a:	4603      	mov	r3, r0
 800204c:	b2db      	uxtb	r3, r3
 800204e:	717b      	strb	r3, [r7, #5]
	memcpy(&msgBuf[2], msgData.uint8, CAN_MSG_LENGTH(n));
 8002050:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002054:	1c9a      	adds	r2, r3, #2
 8002056:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800205a:	1d3b      	adds	r3, r7, #4
 800205c:	3302      	adds	r3, #2
 800205e:	4618      	mov	r0, r3
 8002060:	f006 fe08 	bl	8008c74 <memcpy>
	msgBuf[CAN_MSG_LENGTH(n) + 2] = 0x0A;
 8002064:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002068:	3304      	adds	r3, #4
 800206a:	f107 0290 	add.w	r2, r7, #144	; 0x90
 800206e:	4413      	add	r3, r2
 8002070:	220a      	movs	r2, #10
 8002072:	f803 2c8c 	strb.w	r2, [r3, #-140]
	STRHAL_UART_Debug_Write_DMA((char *) msgBuf, CAN_MSG_LENGTH(n) + 3);
 8002076:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800207a:	1d5a      	adds	r2, r3, #5
 800207c:	1d3b      	adds	r3, r7, #4
 800207e:	4611      	mov	r1, r2
 8002080:	4618      	mov	r0, r3
 8002082:	f006 fb35 	bl	80086f0 <STRHAL_UART_Debug_Write_DMA>
#endif

	(void) STRHAL_CAN_Send(STRHAL_FDCAN1, msgId.uint32, msgData.uint8, n);
 8002086:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800208a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800208e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8002092:	2000      	movs	r0, #0
 8002094:	f004 f856 	bl	8006144 <STRHAL_CAN_Send>
 8002098:	e000      	b.n	800209c <_ZN14GenericChannel12heartbeatCanEv+0x144>
		return;
 800209a:	bf00      	nop
}
 800209c:	3794      	adds	r7, #148	; 0x94
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd90      	pop	{r4, r7, pc}
 80020a2:	bf00      	nop
 80020a4:	20000818 	.word	0x20000818
 80020a8:	2000081c 	.word	0x2000081c
 80020ac:	200007b8 	.word	0x200007b8
 80020b0:	200007f0 	.word	0x200007f0

080020b4 <_ZN14AbstractModuleC1Ev>:
#ifndef ABSTRACTMODULE_H
#define ABSTRACTMODULE_H

class AbstractModule
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	4a04      	ldr	r2, [pc, #16]	; (80020d0 <_ZN14AbstractModuleC1Ev+0x1c>)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	601a      	str	r2, [r3, #0]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4618      	mov	r0, r3
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr
 80020d0:	08009010 	.word	0x08009010

080020d4 <_ZN12W25Qxx_FlashC1Ev>:
#include <STRHAL.h>
#include <channels/generic_channel_def.h>

#include <cstring>

W25Qxx_Flash::W25Qxx_Flash() :
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
		state(FlashState::IDLE), pageCount(0), sectorCount(0), can(Can::instance())
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4618      	mov	r0, r3
 80020e0:	f7ff ffe8 	bl	80020b4 <_ZN14AbstractModuleC1Ev>
 80020e4:	4a1a      	ldr	r2, [pc, #104]	; (8002150 <_ZN12W25Qxx_FlashC1Ev+0x7c>)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	601a      	str	r2, [r3, #0]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2200      	movs	r2, #0
 80020ee:	711a      	strb	r2, [r3, #4]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2200      	movs	r2, #0
 80020f4:	609a      	str	r2, [r3, #8]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	60da      	str	r2, [r3, #12]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2200      	movs	r2, #0
 8002100:	611a      	str	r2, [r3, #16]
 8002102:	6879      	ldr	r1, [r7, #4]
 8002104:	f04f 0200 	mov.w	r2, #0
 8002108:	f04f 0300 	mov.w	r3, #0
 800210c:	e9c1 2346 	strd	r2, r3, [r1, #280]	; 0x118
 8002110:	6879      	ldr	r1, [r7, #4]
 8002112:	f04f 0200 	mov.w	r2, #0
 8002116:	f04f 0300 	mov.w	r3, #0
 800211a:	e9c1 2348 	strd	r2, r3, [r1, #288]	; 0x120
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2200      	movs	r2, #0
 8002122:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2200      	movs	r2, #0
 8002132:	f883 2230 	strb.w	r2, [r3, #560]	; 0x230
 8002136:	2000      	movs	r0, #0
 8002138:	f7fe f896 	bl	8000268 <_ZN3Can8instanceEm>
 800213c:	4602      	mov	r2, r0
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
{
}
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	4618      	mov	r0, r3
 8002148:	3708      	adds	r7, #8
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	08009024 	.word	0x08009024

08002154 <_ZN12W25Qxx_Flash8instanceEv>:

W25Qxx_Flash& W25Qxx_Flash::instance()
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
	static W25Qxx_Flash instance;
 8002158:	4b10      	ldr	r3, [pc, #64]	; (800219c <_ZN12W25Qxx_Flash8instanceEv+0x48>)
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	f3bf 8f5b 	dmb	ish
 8002160:	b2db      	uxtb	r3, r3
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	2b00      	cmp	r3, #0
 8002168:	bf0c      	ite	eq
 800216a:	2301      	moveq	r3, #1
 800216c:	2300      	movne	r3, #0
 800216e:	b2db      	uxtb	r3, r3
 8002170:	2b00      	cmp	r3, #0
 8002172:	d010      	beq.n	8002196 <_ZN12W25Qxx_Flash8instanceEv+0x42>
 8002174:	4809      	ldr	r0, [pc, #36]	; (800219c <_ZN12W25Qxx_Flash8instanceEv+0x48>)
 8002176:	f006 fd1f 	bl	8008bb8 <__cxa_guard_acquire>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	bf14      	ite	ne
 8002180:	2301      	movne	r3, #1
 8002182:	2300      	moveq	r3, #0
 8002184:	b2db      	uxtb	r3, r3
 8002186:	2b00      	cmp	r3, #0
 8002188:	d005      	beq.n	8002196 <_ZN12W25Qxx_Flash8instanceEv+0x42>
 800218a:	4805      	ldr	r0, [pc, #20]	; (80021a0 <_ZN12W25Qxx_Flash8instanceEv+0x4c>)
 800218c:	f7ff ffa2 	bl	80020d4 <_ZN12W25Qxx_FlashC1Ev>
 8002190:	4802      	ldr	r0, [pc, #8]	; (800219c <_ZN12W25Qxx_Flash8instanceEv+0x48>)
 8002192:	f006 fd1d 	bl	8008bd0 <__cxa_guard_release>

	return instance;
 8002196:	4b02      	ldr	r3, [pc, #8]	; (80021a0 <_ZN12W25Qxx_Flash8instanceEv+0x4c>)
}
 8002198:	4618      	mov	r0, r3
 800219a:	bd80      	pop	{r7, pc}
 800219c:	20000a58 	.word	0x20000a58
 80021a0:	20000820 	.word	0x20000820

080021a4 <_ZN12W25Qxx_Flash4initEv>:

int W25Qxx_Flash::init()
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
	memset(loggingBuffer, 0, 256);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	f503 7398 	add.w	r3, r3, #304	; 0x130
 80021b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80021b6:	2100      	movs	r1, #0
 80021b8:	4618      	mov	r0, r3
 80021ba:	f006 fd69 	bl	8008c90 <memset>

	STRHAL_QSPI_Config_t qspi_conf;
	qspi_conf.clk_level = 0x0;
 80021be:	7bbb      	ldrb	r3, [r7, #14]
 80021c0:	f36f 0300 	bfc	r3, #0, #1
 80021c4:	73bb      	strb	r3, [r7, #14]
	qspi_conf.flash_size = SIZE_2N;
 80021c6:	7b7b      	ldrb	r3, [r7, #13]
 80021c8:	f043 031f 	orr.w	r3, r3, #31
 80021cc:	737b      	strb	r3, [r7, #13]
	qspi_conf.ncs_high_time = 0x7;
 80021ce:	7b7b      	ldrb	r3, [r7, #13]
 80021d0:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 80021d4:	737b      	strb	r3, [r7, #13]
	qspi_conf.psc = 19;
 80021d6:	7b3b      	ldrb	r3, [r7, #12]
 80021d8:	2213      	movs	r2, #19
 80021da:	f362 0304 	bfi	r3, r2, #0, #5
 80021de:	733b      	strb	r3, [r7, #12]

	if (STRHAL_QSPI_Flash_Init(&qspi_conf) < 0)
 80021e0:	f107 030c 	add.w	r3, r7, #12
 80021e4:	4618      	mov	r0, r3
 80021e6:	f004 fcf1 	bl	8006bcc <STRHAL_QSPI_Flash_Init>
 80021ea:	4603      	mov	r3, r0
 80021ec:	0fdb      	lsrs	r3, r3, #31
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d002      	beq.n	80021fa <_ZN12W25Qxx_Flash4initEv+0x56>
		return -1;
 80021f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80021f8:	e029      	b.n	800224e <_ZN12W25Qxx_Flash4initEv+0xaa>

	STRHAL_QSPI_Run();
 80021fa:	f004 fd59 	bl	8006cb0 <STRHAL_QSPI_Run>

	if (!enter4ByteAddrMode())
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f000 fad8 	bl	80027b4 <_ZN12W25Qxx_Flash18enter4ByteAddrModeEv>
 8002204:	4603      	mov	r3, r0
 8002206:	f083 0301 	eor.w	r3, r3, #1
 800220a:	b2db      	uxtb	r3, r3
 800220c:	2b00      	cmp	r3, #0
 800220e:	d002      	beq.n	8002216 <_ZN12W25Qxx_Flash4initEv+0x72>
	{
		return -1;
 8002210:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002214:	e01b      	b.n	800224e <_ZN12W25Qxx_Flash4initEv+0xaa>
	}

	if (!writeEnable())
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f000 fa5f 	bl	80026da <_ZN12W25Qxx_Flash11writeEnableEv>
 800221c:	4603      	mov	r3, r0
 800221e:	f083 0301 	eor.w	r3, r3, #1
 8002222:	b2db      	uxtb	r3, r3
 8002224:	2b00      	cmp	r3, #0
 8002226:	d002      	beq.n	800222e <_ZN12W25Qxx_Flash4initEv+0x8a>
	{
		return -1;
 8002228:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800222c:	e00f      	b.n	800224e <_ZN12W25Qxx_Flash4initEv+0xaa>
	}

	if (!disableWPS())
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f000 fa7f 	bl	8002732 <_ZN12W25Qxx_Flash10disableWPSEv>
 8002234:	4603      	mov	r3, r0
 8002236:	f083 0301 	eor.w	r3, r3, #1
 800223a:	b2db      	uxtb	r3, r3
 800223c:	2b00      	cmp	r3, #0
 800223e:	d002      	beq.n	8002246 <_ZN12W25Qxx_Flash4initEv+0xa2>
	{
		return -1;
 8002240:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002244:	e003      	b.n	800224e <_ZN12W25Qxx_Flash4initEv+0xaa>
	}

	LL_mDelay(10);
 8002246:	200a      	movs	r0, #10
 8002248:	f002 fa16 	bl	8004678 <LL_mDelay>

	return 0;
 800224c:	2300      	movs	r3, #0
}
 800224e:	4618      	mov	r0, r3
 8002250:	3710      	adds	r7, #16
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}

08002256 <_ZN12W25Qxx_Flash4execEv>:

int W25Qxx_Flash::exec()
{
 8002256:	b5b0      	push	{r4, r5, r7, lr}
 8002258:	b086      	sub	sp, #24
 800225a:	af00      	add	r7, sp, #0
 800225c:	6078      	str	r0, [r7, #4]
	uint64_t time = STRHAL_Systick_GetTick();
 800225e:	f004 ffdd 	bl	800721c <STRHAL_Systick_GetTick>
 8002262:	e9c7 0102 	strd	r0, r1, [r7, #8]
	if ((time - timeLastSample) < EXEC_SAMPLE_TICKS)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	e9d3 2346 	ldrd	r2, r3, [r3, #280]	; 0x118
 800226c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002270:	1a84      	subs	r4, r0, r2
 8002272:	eb61 0503 	sbc.w	r5, r1, r3
 8002276:	2d00      	cmp	r5, #0
 8002278:	bf08      	it	eq
 800227a:	2c0a      	cmpeq	r4, #10
 800227c:	d201      	bcs.n	8002282 <_ZN12W25Qxx_Flash4execEv+0x2c>
		return 0;
 800227e:	2300      	movs	r3, #0
 8002280:	e039      	b.n	80022f6 <_ZN12W25Qxx_Flash4execEv+0xa0>

	timeLastSample = time;
 8002282:	6879      	ldr	r1, [r7, #4]
 8002284:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002288:	e9c1 2346 	strd	r2, r3, [r1, #280]	; 0x118

	// Current State Logic - executes state logic, also returns new state if transition conditions are met
	internalNextState = currentStateLogic(time);
 800228c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002290:	6878      	ldr	r0, [r7, #4]
 8002292:	f000 f849 	bl	8002328 <_ZN12W25Qxx_Flash17currentStateLogicEy>
 8002296:	4602      	mov	r2, r0
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128

	FlashState nextState = state;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	617b      	str	r3, [r7, #20]

	if (externalNextState != state)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d004      	beq.n	80022bc <_ZN12W25Qxx_Flash4execEv+0x66>
	{ // Prioritize external event - there has to be some kind of priority, because internal could be different to external -> external means CAN -> either Sequence or Abort
		nextState = externalNextState;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80022b8:	617b      	str	r3, [r7, #20]
 80022ba:	e010      	b.n	80022de <_ZN12W25Qxx_Flash4execEv+0x88>
	}
	else if (internalNextState != state)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d009      	beq.n	80022de <_ZN12W25Qxx_Flash4execEv+0x88>
	{
		externalNextState = internalNextState; // Incase an internal state change happens, the external state, which is from some previous change would block it, so it is updated here
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
		nextState = internalNextState;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80022dc:	617b      	str	r3, [r7, #20]
	}

	// Next State Logic
	if (nextState != state)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	697a      	ldr	r2, [r7, #20]
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d005      	beq.n	80022f4 <_ZN12W25Qxx_Flash4execEv+0x9e>
	{
		nextStateLogic(nextState, time);
 80022e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80022ec:	6979      	ldr	r1, [r7, #20]
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f000 f86c 	bl	80023cc <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey>
	}

	return 0;
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3718      	adds	r7, #24
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bdb0      	pop	{r4, r5, r7, pc}

080022fe <_ZN12W25Qxx_Flash5resetEv>:

int W25Qxx_Flash::reset()
{
 80022fe:	b480      	push	{r7}
 8002300:	b083      	sub	sp, #12
 8002302:	af00      	add	r7, sp, #0
 8002304:	6078      	str	r0, [r7, #4]
	state = FlashState::IDLE;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2200      	movs	r2, #0
 800230a:	609a      	str	r2, [r3, #8]
	pageCount = 0;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2200      	movs	r2, #0
 8002310:	60da      	str	r2, [r3, #12]
	sectorCount = 0;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2200      	movs	r2, #0
 8002316:	611a      	str	r2, [r3, #16]
	return 0;
 8002318:	2300      	movs	r3, #0
}
 800231a:	4618      	mov	r0, r3
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
	...

08002328 <_ZN12W25Qxx_Flash17currentStateLogicEy>:

FlashState W25Qxx_Flash::currentStateLogic(uint64_t time)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b086      	sub	sp, #24
 800232c:	af00      	add	r7, sp, #0
 800232e:	60f8      	str	r0, [r7, #12]
 8002330:	e9c7 2300 	strd	r2, r3, [r7]
	switch (state)
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	2b04      	cmp	r3, #4
 800233a:	d839      	bhi.n	80023b0 <_ZN12W25Qxx_Flash17currentStateLogicEy+0x88>
 800233c:	a201      	add	r2, pc, #4	; (adr r2, 8002344 <_ZN12W25Qxx_Flash17currentStateLogicEy+0x1c>)
 800233e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002342:	bf00      	nop
 8002344:	080023b1 	.word	0x080023b1
 8002348:	08002359 	.word	0x08002359
 800234c:	080023b1 	.word	0x080023b1
 8002350:	0800237f 	.word	0x0800237f
 8002354:	080023b1 	.word	0x080023b1
		case FlashState::IDLE:
			break;
		case FlashState::CLEARING:
		{
			uint8_t sreg1;
			if (!readSREG1(sreg1))
 8002358:	f107 0317 	add.w	r3, r7, #23
 800235c:	4619      	mov	r1, r3
 800235e:	68f8      	ldr	r0, [r7, #12]
 8002360:	f000 f996 	bl	8002690 <_ZNK12W25Qxx_Flash9readSREG1ERh>
 8002364:	4603      	mov	r3, r0
 8002366:	f083 0301 	eor.w	r3, r3, #1
 800236a:	b2db      	uxtb	r3, r3
 800236c:	2b00      	cmp	r3, #0
 800236e:	d121      	bne.n	80023b4 <_ZN12W25Qxx_Flash17currentStateLogicEy+0x8c>
				break;
			if (!(sreg1 & 0x01))
 8002370:	7dfb      	ldrb	r3, [r7, #23]
 8002372:	f003 0301 	and.w	r3, r3, #1
 8002376:	2b00      	cmp	r3, #0
 8002378:	d11e      	bne.n	80023b8 <_ZN12W25Qxx_Flash17currentStateLogicEy+0x90>
				return FlashState::READY;
 800237a:	2302      	movs	r3, #2
 800237c:	e021      	b.n	80023c2 <_ZN12W25Qxx_Flash17currentStateLogicEy+0x9a>
			break;
		}
		case FlashState::READY:
			break;
		case FlashState::LOGGING:
			if (loggingIndex + 64 >= 256)
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	f893 3230 	ldrb.w	r3, [r3, #560]	; 0x230
 8002384:	2bbf      	cmp	r3, #191	; 0xbf
 8002386:	d919      	bls.n	80023bc <_ZN12W25Qxx_Flash17currentStateLogicEy+0x94>
			{
				lock = true;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2201      	movs	r2, #1
 800238c:	711a      	strb	r2, [r3, #4]
				writeNextPage(loggingBuffer, 256);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8002394:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002398:	4619      	mov	r1, r3
 800239a:	68f8      	ldr	r0, [r7, #12]
 800239c:	f000 fa30 	bl	8002800 <_ZN12W25Qxx_Flash13writeNextPageEPKhm>
				loggingIndex = 0;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2200      	movs	r2, #0
 80023a4:	f883 2230 	strb.w	r2, [r3, #560]	; 0x230
				lock = false;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2200      	movs	r2, #0
 80023ac:	711a      	strb	r2, [r3, #4]
			}
			break;
 80023ae:	e005      	b.n	80023bc <_ZN12W25Qxx_Flash17currentStateLogicEy+0x94>
		case FlashState::FULL:
			break;
		default:
			break;
 80023b0:	bf00      	nop
 80023b2:	e004      	b.n	80023be <_ZN12W25Qxx_Flash17currentStateLogicEy+0x96>
				break;
 80023b4:	bf00      	nop
 80023b6:	e002      	b.n	80023be <_ZN12W25Qxx_Flash17currentStateLogicEy+0x96>
			break;
 80023b8:	bf00      	nop
 80023ba:	e000      	b.n	80023be <_ZN12W25Qxx_Flash17currentStateLogicEy+0x96>
			break;
 80023bc:	bf00      	nop
	}
	return state;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	689b      	ldr	r3, [r3, #8]
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3718      	adds	r7, #24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop

080023cc <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey>:

void W25Qxx_Flash::nextStateLogic(FlashState nextState, uint64_t time)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	e9c7 2300 	strd	r2, r3, [r7]
	timeLastTransition = time;
 80023da:	68f9      	ldr	r1, [r7, #12]
 80023dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80023e0:	e9c1 2348 	strd	r2, r3, [r1, #288]	; 0x120
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	2b04      	cmp	r3, #4
 80023e8:	d86f      	bhi.n	80024ca <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0xfe>
 80023ea:	a201      	add	r2, pc, #4	; (adr r2, 80023f0 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x24>)
 80023ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023f0:	08002405 	.word	0x08002405
 80023f4:	0800241b 	.word	0x0800241b
 80023f8:	08002467 	.word	0x08002467
 80023fc:	080024a1 	.word	0x080024a1
 8002400:	080024b7 	.word	0x080024b7
	switch (nextState)
	{
		case FlashState::IDLE:
			if (state != FlashState::LOGGING)
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	2b03      	cmp	r3, #3
 800240a:	d167      	bne.n	80024dc <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x110>
			{
				return;
			}
			pageCount = 0;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2200      	movs	r2, #0
 8002410:	60da      	str	r2, [r3, #12]
			sectorCount = 0;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2200      	movs	r2, #0
 8002416:	611a      	str	r2, [r3, #16]
			break;
 8002418:	e05c      	b.n	80024d4 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x108>
		case FlashState::CLEARING:
			if (state != FlashState::IDLE)
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d15e      	bne.n	80024e0 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x114>
			{
				return;
			}
			STRHAL_UART_Write_Blocking(STRHAL_UART_DEBUG, "CLEARING!\n", 10, 100);
 8002422:	2364      	movs	r3, #100	; 0x64
 8002424:	220a      	movs	r2, #10
 8002426:	4936      	ldr	r1, [pc, #216]	; (8002500 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x134>)
 8002428:	2002      	movs	r0, #2
 800242a:	f006 fa25 	bl	8008878 <STRHAL_UART_Write_Blocking>
			if (!sendClearInitiated())
 800242e:	68f8      	ldr	r0, [r7, #12]
 8002430:	f000 f887 	bl	8002542 <_ZN12W25Qxx_Flash18sendClearInitiatedEv>
 8002434:	4603      	mov	r3, r0
 8002436:	f083 0301 	eor.w	r3, r3, #1
 800243a:	b2db      	uxtb	r3, r3
 800243c:	2b00      	cmp	r3, #0
 800243e:	d151      	bne.n	80024e4 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x118>
				return;
			if (!readConfig())
 8002440:	68f8      	ldr	r0, [r7, #12]
 8002442:	f000 fac1 	bl	80029c8 <_ZN12W25Qxx_Flash10readConfigEv>
 8002446:	4603      	mov	r3, r0
 8002448:	f083 0301 	eor.w	r3, r3, #1
 800244c:	b2db      	uxtb	r3, r3
 800244e:	2b00      	cmp	r3, #0
 8002450:	d14a      	bne.n	80024e8 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x11c>
				return;

			if (!chipErase())
 8002452:	68f8      	ldr	r0, [r7, #12]
 8002454:	f000 fb4c 	bl	8002af0 <_ZN12W25Qxx_Flash9chipEraseEv>
 8002458:	4603      	mov	r3, r0
 800245a:	f083 0301 	eor.w	r3, r3, #1
 800245e:	b2db      	uxtb	r3, r3
 8002460:	2b00      	cmp	r3, #0
 8002462:	d034      	beq.n	80024ce <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x102>
				return;
 8002464:	e049      	b.n	80024fa <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
			break;
		case FlashState::READY:
			STRHAL_UART_Write_Blocking(STRHAL_UART_DEBUG, "READY!\n", 7, 100);
 8002466:	2364      	movs	r3, #100	; 0x64
 8002468:	2207      	movs	r2, #7
 800246a:	4926      	ldr	r1, [pc, #152]	; (8002504 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x138>)
 800246c:	2002      	movs	r0, #2
 800246e:	f006 fa03 	bl	8008878 <STRHAL_UART_Write_Blocking>
			if (state != FlashState::CLEARING)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	2b01      	cmp	r3, #1
 8002478:	d138      	bne.n	80024ec <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x120>
			{
				return;
			}
			if (!writeTempConfig())
 800247a:	68f8      	ldr	r0, [r7, #12]
 800247c:	f000 fa8c 	bl	8002998 <_ZN12W25Qxx_Flash15writeTempConfigEv>
 8002480:	4603      	mov	r3, r0
 8002482:	f083 0301 	eor.w	r3, r3, #1
 8002486:	b2db      	uxtb	r3, r3
 8002488:	2b00      	cmp	r3, #0
 800248a:	d131      	bne.n	80024f0 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x124>
				return;
			if (!sendClearDone())
 800248c:	68f8      	ldr	r0, [r7, #12]
 800248e:	f000 f880 	bl	8002592 <_ZN12W25Qxx_Flash13sendClearDoneEv>
 8002492:	4603      	mov	r3, r0
 8002494:	f083 0301 	eor.w	r3, r3, #1
 8002498:	b2db      	uxtb	r3, r3
 800249a:	2b00      	cmp	r3, #0
 800249c:	d019      	beq.n	80024d2 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x106>
				return;
 800249e:	e02c      	b.n	80024fa <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>

			break;
		case FlashState::LOGGING:
			if (state != FlashState::READY)
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	d125      	bne.n	80024f4 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x128>
			{
				return;
			}
			STRHAL_UART_Write_Blocking(STRHAL_UART_DEBUG, "LOGGING!\n", 9, 100);
 80024a8:	2364      	movs	r3, #100	; 0x64
 80024aa:	2209      	movs	r2, #9
 80024ac:	4916      	ldr	r1, [pc, #88]	; (8002508 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x13c>)
 80024ae:	2002      	movs	r0, #2
 80024b0:	f006 f9e2 	bl	8008878 <STRHAL_UART_Write_Blocking>
			break;
 80024b4:	e00e      	b.n	80024d4 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x108>
		case FlashState::FULL:
			if (!sendFull())
 80024b6:	68f8      	ldr	r0, [r7, #12]
 80024b8:	f000 f893 	bl	80025e2 <_ZN12W25Qxx_Flash8sendFullEv>
 80024bc:	4603      	mov	r3, r0
 80024be:	f083 0301 	eor.w	r3, r3, #1
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d117      	bne.n	80024f8 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12c>
				return;
			break;
 80024c8:	e004      	b.n	80024d4 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x108>
		default:
			break;
 80024ca:	bf00      	nop
 80024cc:	e002      	b.n	80024d4 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x108>
			break;
 80024ce:	bf00      	nop
 80024d0:	e000      	b.n	80024d4 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x108>
			break;
 80024d2:	bf00      	nop
	}
	state = nextState;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	68ba      	ldr	r2, [r7, #8]
 80024d8:	609a      	str	r2, [r3, #8]
	return;
 80024da:	e00e      	b.n	80024fa <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 80024dc:	bf00      	nop
 80024de:	e00c      	b.n	80024fa <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 80024e0:	bf00      	nop
 80024e2:	e00a      	b.n	80024fa <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 80024e4:	bf00      	nop
 80024e6:	e008      	b.n	80024fa <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 80024e8:	bf00      	nop
 80024ea:	e006      	b.n	80024fa <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 80024ec:	bf00      	nop
 80024ee:	e004      	b.n	80024fa <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 80024f0:	bf00      	nop
 80024f2:	e002      	b.n	80024fa <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 80024f4:	bf00      	nop
 80024f6:	e000      	b.n	80024fa <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 80024f8:	bf00      	nop
}
 80024fa:	3710      	adds	r7, #16
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	08008ef4 	.word	0x08008ef4
 8002504:	08008f00 	.word	0x08008f00
 8002508:	08008f08 	.word	0x08008f08

0800250c <_ZN12W25Qxx_Flash8setStateE10FlashState>:

void W25Qxx_Flash::setState(FlashState nextState)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	6039      	str	r1, [r7, #0]
	externalNextState = nextState;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	683a      	ldr	r2, [r7, #0]
 800251a:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
}
 800251e:	bf00      	nop
 8002520:	370c      	adds	r7, #12
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr

0800252a <_ZN12W25Qxx_Flash8getStateEv>:

FlashState W25Qxx_Flash::getState()
{
 800252a:	b480      	push	{r7}
 800252c:	b083      	sub	sp, #12
 800252e:	af00      	add	r7, sp, #0
 8002530:	6078      	str	r0, [r7, #4]
	return state;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	689b      	ldr	r3, [r3, #8]
}
 8002536:	4618      	mov	r0, r3
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr

08002542 <_ZN12W25Qxx_Flash18sendClearInitiatedEv>:

bool W25Qxx_Flash::sendClearInitiated()
{
 8002542:	b580      	push	{r7, lr}
 8002544:	b094      	sub	sp, #80	; 0x50
 8002546:	af00      	add	r7, sp, #0
 8002548:	6078      	str	r0, [r7, #4]
	Can_MessageData_t msgData =
 800254a:	f107 030c 	add.w	r3, r7, #12
 800254e:	2242      	movs	r2, #66	; 0x42
 8002550:	2100      	movs	r1, #0
 8002552:	4618      	mov	r0, r3
 8002554:	f006 fb9c 	bl	8008c90 <memset>
	{ 0 };
	msgData.bit.cmd_id = GENERIC_RES_FLASH_STATUS;
 8002558:	2313      	movs	r3, #19
 800255a:	737b      	strb	r3, [r7, #13]
	msgData.bit.info.channel_id = GENERIC_CHANNEL_ID;
 800255c:	7b3b      	ldrb	r3, [r7, #12]
 800255e:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8002562:	733b      	strb	r3, [r7, #12]
	msgData.bit.info.buffer = DIRECT_BUFFER;
 8002564:	7b3b      	ldrb	r3, [r7, #12]
 8002566:	f36f 1387 	bfc	r3, #6, #2
 800256a:	733b      	strb	r3, [r7, #12]
	msgData.bit.data.uint8[0] = INITIATED;
 800256c:	2300      	movs	r3, #0
 800256e:	73bb      	strb	r3, [r7, #14]

	return (can.send(0, (uint8_t*) &msgData, 1 + sizeof(uint32_t)) == 0) ? true : false;
 8002570:	f107 030c 	add.w	r3, r7, #12
 8002574:	2205      	movs	r2, #5
 8002576:	4619      	mov	r1, r3
 8002578:	2000      	movs	r0, #0
 800257a:	f7fe f879 	bl	8000670 <_ZN3Can4sendEmPhh>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	bf0c      	ite	eq
 8002584:	2301      	moveq	r3, #1
 8002586:	2300      	movne	r3, #0
 8002588:	b2db      	uxtb	r3, r3
}
 800258a:	4618      	mov	r0, r3
 800258c:	3750      	adds	r7, #80	; 0x50
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}

08002592 <_ZN12W25Qxx_Flash13sendClearDoneEv>:

bool W25Qxx_Flash::sendClearDone()
{
 8002592:	b580      	push	{r7, lr}
 8002594:	b094      	sub	sp, #80	; 0x50
 8002596:	af00      	add	r7, sp, #0
 8002598:	6078      	str	r0, [r7, #4]
	Can_MessageData_t msgData =
 800259a:	f107 030c 	add.w	r3, r7, #12
 800259e:	2242      	movs	r2, #66	; 0x42
 80025a0:	2100      	movs	r1, #0
 80025a2:	4618      	mov	r0, r3
 80025a4:	f006 fb74 	bl	8008c90 <memset>
	{ 0 };
	msgData.bit.cmd_id = GENERIC_RES_FLASH_STATUS;
 80025a8:	2313      	movs	r3, #19
 80025aa:	737b      	strb	r3, [r7, #13]
	msgData.bit.info.channel_id = GENERIC_CHANNEL_ID;
 80025ac:	7b3b      	ldrb	r3, [r7, #12]
 80025ae:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 80025b2:	733b      	strb	r3, [r7, #12]
	msgData.bit.info.buffer = DIRECT_BUFFER;
 80025b4:	7b3b      	ldrb	r3, [r7, #12]
 80025b6:	f36f 1387 	bfc	r3, #6, #2
 80025ba:	733b      	strb	r3, [r7, #12]
	msgData.bit.data.uint8[0] = COMPLETED;
 80025bc:	2301      	movs	r3, #1
 80025be:	73bb      	strb	r3, [r7, #14]

	return (can.send(0, (uint8_t*) &msgData, 1 + sizeof(uint32_t)) == 0) ? true : false;
 80025c0:	f107 030c 	add.w	r3, r7, #12
 80025c4:	2205      	movs	r2, #5
 80025c6:	4619      	mov	r1, r3
 80025c8:	2000      	movs	r0, #0
 80025ca:	f7fe f851 	bl	8000670 <_ZN3Can4sendEmPhh>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	bf0c      	ite	eq
 80025d4:	2301      	moveq	r3, #1
 80025d6:	2300      	movne	r3, #0
 80025d8:	b2db      	uxtb	r3, r3
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3750      	adds	r7, #80	; 0x50
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}

080025e2 <_ZN12W25Qxx_Flash8sendFullEv>:

bool W25Qxx_Flash::sendFull()
{
 80025e2:	b580      	push	{r7, lr}
 80025e4:	b094      	sub	sp, #80	; 0x50
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	6078      	str	r0, [r7, #4]
	Can_MessageData_t msgData =
 80025ea:	f107 030c 	add.w	r3, r7, #12
 80025ee:	2242      	movs	r2, #66	; 0x42
 80025f0:	2100      	movs	r1, #0
 80025f2:	4618      	mov	r0, r3
 80025f4:	f006 fb4c 	bl	8008c90 <memset>
	{ 0 };
	msgData.bit.cmd_id = GENERIC_RES_FLASH_STATUS;
 80025f8:	2313      	movs	r3, #19
 80025fa:	737b      	strb	r3, [r7, #13]
	msgData.bit.info.channel_id = GENERIC_CHANNEL_ID;
 80025fc:	7b3b      	ldrb	r3, [r7, #12]
 80025fe:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8002602:	733b      	strb	r3, [r7, #12]
	msgData.bit.info.buffer = DIRECT_BUFFER;
 8002604:	7b3b      	ldrb	r3, [r7, #12]
 8002606:	f36f 1387 	bfc	r3, #6, #2
 800260a:	733b      	strb	r3, [r7, #12]
	msgData.bit.data.uint8[0] = FULL;
 800260c:	2302      	movs	r3, #2
 800260e:	73bb      	strb	r3, [r7, #14]

	return (can.send(0, (uint8_t*) &msgData, 1 + sizeof(uint32_t)) == 0) ? true : false;
 8002610:	f107 030c 	add.w	r3, r7, #12
 8002614:	2205      	movs	r2, #5
 8002616:	4619      	mov	r1, r3
 8002618:	2000      	movs	r0, #0
 800261a:	f7fe f829 	bl	8000670 <_ZN3Can4sendEmPhh>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	bf0c      	ite	eq
 8002624:	2301      	moveq	r3, #1
 8002626:	2300      	movne	r3, #0
 8002628:	b2db      	uxtb	r3, r3
}
 800262a:	4618      	mov	r0, r3
 800262c:	3750      	adds	r7, #80	; 0x50
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}

08002632 <_ZN12W25Qxx_Flash6addLogEPhh>:

void W25Qxx_Flash::addLog(uint8_t *data, uint8_t n)
{
 8002632:	b580      	push	{r7, lr}
 8002634:	b084      	sub	sp, #16
 8002636:	af00      	add	r7, sp, #0
 8002638:	60f8      	str	r0, [r7, #12]
 800263a:	60b9      	str	r1, [r7, #8]
 800263c:	4613      	mov	r3, r2
 800263e:	71fb      	strb	r3, [r7, #7]
	if (state != FlashState::LOGGING)
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	2b03      	cmp	r3, #3
 8002646:	d11d      	bne.n	8002684 <_ZN12W25Qxx_Flash6addLogEPhh+0x52>
		return;
	if (loggingIndex + n >= 256)
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	f893 3230 	ldrb.w	r3, [r3, #560]	; 0x230
 800264e:	461a      	mov	r2, r3
 8002650:	79fb      	ldrb	r3, [r7, #7]
 8002652:	4413      	add	r3, r2
 8002654:	2bff      	cmp	r3, #255	; 0xff
 8002656:	dc17      	bgt.n	8002688 <_ZN12W25Qxx_Flash6addLogEPhh+0x56>
		return;
	memcpy(&loggingBuffer[loggingIndex], data, n);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f893 3230 	ldrb.w	r3, [r3, #560]	; 0x230
 800265e:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8002662:	68fa      	ldr	r2, [r7, #12]
 8002664:	4413      	add	r3, r2
 8002666:	79fa      	ldrb	r2, [r7, #7]
 8002668:	68b9      	ldr	r1, [r7, #8]
 800266a:	4618      	mov	r0, r3
 800266c:	f006 fb02 	bl	8008c74 <memcpy>
	loggingIndex += n;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	f893 2230 	ldrb.w	r2, [r3, #560]	; 0x230
 8002676:	79fb      	ldrb	r3, [r7, #7]
 8002678:	4413      	add	r3, r2
 800267a:	b2da      	uxtb	r2, r3
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f883 2230 	strb.w	r2, [r3, #560]	; 0x230
 8002682:	e002      	b.n	800268a <_ZN12W25Qxx_Flash6addLogEPhh+0x58>
		return;
 8002684:	bf00      	nop
 8002686:	e000      	b.n	800268a <_ZN12W25Qxx_Flash6addLogEPhh+0x58>
		return;
 8002688:	bf00      	nop
}
 800268a:	3710      	adds	r7, #16
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}

08002690 <_ZNK12W25Qxx_Flash9readSREG1ERh>:

bool W25Qxx_Flash::readSREG1(uint8_t &sreg1) const
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b088      	sub	sp, #32
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction_size = 1;
 800269a:	2301      	movs	r3, #1
 800269c:	737b      	strb	r3, [r7, #13]
	cmd.addr_size = 0;
 800269e:	2300      	movs	r3, #0
 80026a0:	753b      	strb	r3, [r7, #20]
	cmd.alt_size = 0;
 80026a2:	2300      	movs	r3, #0
 80026a4:	757b      	strb	r3, [r7, #21]
	cmd.dummy_size = 0;
 80026a6:	2300      	movs	r3, #0
 80026a8:	773b      	strb	r3, [r7, #28]

	cmd.instruction = 0x05;
 80026aa:	2305      	movs	r3, #5
 80026ac:	733b      	strb	r3, [r7, #12]
	if (STRHAL_QSPI_Indirect_Read(&cmd, &sreg1, 1, 100) != 1)
 80026ae:	f107 000c 	add.w	r0, r7, #12
 80026b2:	2364      	movs	r3, #100	; 0x64
 80026b4:	2201      	movs	r2, #1
 80026b6:	6839      	ldr	r1, [r7, #0]
 80026b8:	f004 fbc4 	bl	8006e44 <STRHAL_QSPI_Indirect_Read>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b01      	cmp	r3, #1
 80026c0:	bf14      	ite	ne
 80026c2:	2301      	movne	r3, #1
 80026c4:	2300      	moveq	r3, #0
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d001      	beq.n	80026d0 <_ZNK12W25Qxx_Flash9readSREG1ERh+0x40>
		return false;
 80026cc:	2300      	movs	r3, #0
 80026ce:	e000      	b.n	80026d2 <_ZNK12W25Qxx_Flash9readSREG1ERh+0x42>

	return true;
 80026d0:	2301      	movs	r3, #1
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3720      	adds	r7, #32
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}

080026da <_ZN12W25Qxx_Flash11writeEnableEv>:
{
	return readSREG1(sreg1) && readSREG2(sreg2) && readSREG3(sreg3);
}

bool W25Qxx_Flash::writeEnable()
{
 80026da:	b580      	push	{r7, lr}
 80026dc:	b088      	sub	sp, #32
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction = 0x06;
 80026e2:	2306      	movs	r3, #6
 80026e4:	733b      	strb	r3, [r7, #12]
	cmd.instruction_size = 1;
 80026e6:	2301      	movs	r3, #1
 80026e8:	737b      	strb	r3, [r7, #13]
	cmd.addr_size = 0;
 80026ea:	2300      	movs	r3, #0
 80026ec:	753b      	strb	r3, [r7, #20]
	cmd.alt_size = 0;
 80026ee:	2300      	movs	r3, #0
 80026f0:	757b      	strb	r3, [r7, #21]
	cmd.dummy_size = 0;
 80026f2:	2300      	movs	r3, #0
 80026f4:	773b      	strb	r3, [r7, #28]

	if (waitForSREGFlag(0x01, false, 100) < 0)
 80026f6:	2364      	movs	r3, #100	; 0x64
 80026f8:	2200      	movs	r2, #0
 80026fa:	2101      	movs	r1, #1
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f000 fa35 	bl	8002b6c <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>
 8002702:	4603      	mov	r3, r0
 8002704:	0fdb      	lsrs	r3, r3, #31
 8002706:	b2db      	uxtb	r3, r3
 8002708:	2b00      	cmp	r3, #0
 800270a:	d001      	beq.n	8002710 <_ZN12W25Qxx_Flash11writeEnableEv+0x36>
		return false;
 800270c:	2300      	movs	r3, #0
 800270e:	e00c      	b.n	800272a <_ZN12W25Qxx_Flash11writeEnableEv+0x50>

	return STRHAL_QSPI_Indirect_Write(&cmd, nullptr, 0, 100) == 0;
 8002710:	f107 000c 	add.w	r0, r7, #12
 8002714:	2364      	movs	r3, #100	; 0x64
 8002716:	2200      	movs	r2, #0
 8002718:	2100      	movs	r1, #0
 800271a:	f004 fad9 	bl	8006cd0 <STRHAL_QSPI_Indirect_Write>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	bf0c      	ite	eq
 8002724:	2301      	moveq	r3, #1
 8002726:	2300      	movne	r3, #0
 8002728:	b2db      	uxtb	r3, r3
}
 800272a:	4618      	mov	r0, r3
 800272c:	3720      	adds	r7, #32
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <_ZN12W25Qxx_Flash10disableWPSEv>:

	return true;
}

bool W25Qxx_Flash::disableWPS()
{
 8002732:	b580      	push	{r7, lr}
 8002734:	b088      	sub	sp, #32
 8002736:	af00      	add	r7, sp, #0
 8002738:	6078      	str	r0, [r7, #4]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction = 0x11;
 800273a:	2311      	movs	r3, #17
 800273c:	733b      	strb	r3, [r7, #12]
	//cmd.instruction = 0x98;
	cmd.instruction_size = 1;
 800273e:	2301      	movs	r3, #1
 8002740:	737b      	strb	r3, [r7, #13]
	cmd.addr = 0;
 8002742:	2300      	movs	r3, #0
 8002744:	613b      	str	r3, [r7, #16]
	cmd.addr_size = 0;
 8002746:	2300      	movs	r3, #0
 8002748:	753b      	strb	r3, [r7, #20]
	cmd.alt_size = 0;
 800274a:	2300      	movs	r3, #0
 800274c:	757b      	strb	r3, [r7, #21]
	cmd.dummy_size = 0;
 800274e:	2300      	movs	r3, #0
 8002750:	773b      	strb	r3, [r7, #28]

	uint8_t value = 0xFB;
 8002752:	23fb      	movs	r3, #251	; 0xfb
 8002754:	72fb      	strb	r3, [r7, #11]

	if (waitForSREGFlag(0x01, false, 10) < 0)
 8002756:	230a      	movs	r3, #10
 8002758:	2200      	movs	r2, #0
 800275a:	2101      	movs	r1, #1
 800275c:	6878      	ldr	r0, [r7, #4]
 800275e:	f000 fa05 	bl	8002b6c <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>
 8002762:	4603      	mov	r3, r0
 8002764:	0fdb      	lsrs	r3, r3, #31
 8002766:	b2db      	uxtb	r3, r3
 8002768:	2b00      	cmp	r3, #0
 800276a:	d001      	beq.n	8002770 <_ZN12W25Qxx_Flash10disableWPSEv+0x3e>
		return false;
 800276c:	2300      	movs	r3, #0
 800276e:	e01d      	b.n	80027ac <_ZN12W25Qxx_Flash10disableWPSEv+0x7a>

	if (!writeEnable())
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	f7ff ffb2 	bl	80026da <_ZN12W25Qxx_Flash11writeEnableEv>
 8002776:	4603      	mov	r3, r0
 8002778:	f083 0301 	eor.w	r3, r3, #1
 800277c:	b2db      	uxtb	r3, r3
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <_ZN12W25Qxx_Flash10disableWPSEv+0x54>
		return false;
 8002782:	2300      	movs	r3, #0
 8002784:	e012      	b.n	80027ac <_ZN12W25Qxx_Flash10disableWPSEv+0x7a>

	if (STRHAL_QSPI_Indirect_Write(&cmd, &value, 1, 100) != 1)
 8002786:	f107 010b 	add.w	r1, r7, #11
 800278a:	f107 000c 	add.w	r0, r7, #12
 800278e:	2364      	movs	r3, #100	; 0x64
 8002790:	2201      	movs	r2, #1
 8002792:	f004 fa9d 	bl	8006cd0 <STRHAL_QSPI_Indirect_Write>
 8002796:	4603      	mov	r3, r0
 8002798:	2b01      	cmp	r3, #1
 800279a:	bf14      	ite	ne
 800279c:	2301      	movne	r3, #1
 800279e:	2300      	moveq	r3, #0
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d001      	beq.n	80027aa <_ZN12W25Qxx_Flash10disableWPSEv+0x78>
		return false;
 80027a6:	2300      	movs	r3, #0
 80027a8:	e000      	b.n	80027ac <_ZN12W25Qxx_Flash10disableWPSEv+0x7a>

	return true;
 80027aa:	2301      	movs	r3, #1
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3720      	adds	r7, #32
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}

080027b4 <_ZN12W25Qxx_Flash18enter4ByteAddrModeEv>:

bool W25Qxx_Flash::enter4ByteAddrMode()
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b088      	sub	sp, #32
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction = 0xB7;
 80027bc:	23b7      	movs	r3, #183	; 0xb7
 80027be:	733b      	strb	r3, [r7, #12]
	cmd.instruction_size = 1;
 80027c0:	2301      	movs	r3, #1
 80027c2:	737b      	strb	r3, [r7, #13]
	cmd.addr_size = 0;
 80027c4:	2300      	movs	r3, #0
 80027c6:	753b      	strb	r3, [r7, #20]
	cmd.addr = 0x000000;
 80027c8:	2300      	movs	r3, #0
 80027ca:	613b      	str	r3, [r7, #16]
	cmd.alt_size = 0;
 80027cc:	2300      	movs	r3, #0
 80027ce:	757b      	strb	r3, [r7, #21]
	cmd.dummy_size = 0;
 80027d0:	2300      	movs	r3, #0
 80027d2:	773b      	strb	r3, [r7, #28]

	if (STRHAL_QSPI_Indirect_Write(&cmd, nullptr, 0, 100) != 0)
 80027d4:	f107 000c 	add.w	r0, r7, #12
 80027d8:	2364      	movs	r3, #100	; 0x64
 80027da:	2200      	movs	r2, #0
 80027dc:	2100      	movs	r1, #0
 80027de:	f004 fa77 	bl	8006cd0 <STRHAL_QSPI_Indirect_Write>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	bf14      	ite	ne
 80027e8:	2301      	movne	r3, #1
 80027ea:	2300      	moveq	r3, #0
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <_ZN12W25Qxx_Flash18enter4ByteAddrModeEv+0x42>
		return false;
 80027f2:	2300      	movs	r3, #0
 80027f4:	e000      	b.n	80027f8 <_ZN12W25Qxx_Flash18enter4ByteAddrModeEv+0x44>

	return true;
 80027f6:	2301      	movs	r3, #1
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3720      	adds	r7, #32
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}

08002800 <_ZN12W25Qxx_Flash13writeNextPageEPKhm>:

	return true;
}

uint32_t W25Qxx_Flash::writeNextPage(const uint8_t *data, uint32_t n)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b086      	sub	sp, #24
 8002804:	af00      	add	r7, sp, #0
 8002806:	60f8      	str	r0, [r7, #12]
 8002808:	60b9      	str	r1, [r7, #8]
 800280a:	607a      	str	r2, [r7, #4]
	if (sectorCount == 8192 - 1)
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	691b      	ldr	r3, [r3, #16]
 8002810:	f641 72ff 	movw	r2, #8191	; 0x1fff
 8002814:	4293      	cmp	r3, r2
 8002816:	d101      	bne.n	800281c <_ZN12W25Qxx_Flash13writeNextPageEPKhm+0x1c>
	{
		return 0;
 8002818:	2300      	movs	r3, #0
 800281a:	e020      	b.n	800285e <_ZN12W25Qxx_Flash13writeNextPageEPKhm+0x5e>
	 return 0;
	 if(!sectorErase(sectorCount))
	 return 0;
	 }*/

	uint32_t numWritten = write((pageCount << 8) | (sectorCount << 12), data, n);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	68db      	ldr	r3, [r3, #12]
 8002820:	021a      	lsls	r2, r3, #8
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	691b      	ldr	r3, [r3, #16]
 8002826:	031b      	lsls	r3, r3, #12
 8002828:	ea42 0103 	orr.w	r1, r2, r3
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	68ba      	ldr	r2, [r7, #8]
 8002830:	68f8      	ldr	r0, [r7, #12]
 8002832:	f000 f818 	bl	8002866 <_ZN12W25Qxx_Flash5writeEmPKhm>
 8002836:	6178      	str	r0, [r7, #20]
	(void) numWritten;
	/*if(numWritten == n)
	 return 0;*/

	if (pageCount == 15)
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	2b0f      	cmp	r3, #15
 800283e:	d108      	bne.n	8002852 <_ZN12W25Qxx_Flash13writeNextPageEPKhm+0x52>
	{
		pageCount = 0;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2200      	movs	r2, #0
 8002844:	60da      	str	r2, [r3, #12]
		sectorCount++;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	691b      	ldr	r3, [r3, #16]
 800284a:	1c5a      	adds	r2, r3, #1
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	611a      	str	r2, [r3, #16]
 8002850:	e004      	b.n	800285c <_ZN12W25Qxx_Flash13writeNextPageEPKhm+0x5c>
	}
	else
	{
		pageCount++;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	1c5a      	adds	r2, r3, #1
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	60da      	str	r2, [r3, #12]
	}

	return n;
 800285c:	687b      	ldr	r3, [r7, #4]
}
 800285e:	4618      	mov	r0, r3
 8002860:	3718      	adds	r7, #24
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}

08002866 <_ZN12W25Qxx_Flash5writeEmPKhm>:

uint32_t W25Qxx_Flash::write(uint32_t address, const uint8_t *data, uint32_t n)
{
 8002866:	b580      	push	{r7, lr}
 8002868:	b08a      	sub	sp, #40	; 0x28
 800286a:	af00      	add	r7, sp, #0
 800286c:	60f8      	str	r0, [r7, #12]
 800286e:	60b9      	str	r1, [r7, #8]
 8002870:	607a      	str	r2, [r7, #4]
 8002872:	603b      	str	r3, [r7, #0]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction = 0x12;
 8002874:	2312      	movs	r3, #18
 8002876:	753b      	strb	r3, [r7, #20]
	cmd.instruction_size = 1;
 8002878:	2301      	movs	r3, #1
 800287a:	757b      	strb	r3, [r7, #21]
	cmd.addr = address;
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	61bb      	str	r3, [r7, #24]
	cmd.addr_size = 4;
 8002880:	2304      	movs	r3, #4
 8002882:	773b      	strb	r3, [r7, #28]
	cmd.alt_size = 0;
 8002884:	2300      	movs	r3, #0
 8002886:	777b      	strb	r3, [r7, #29]
	cmd.dummy_size = 0;
 8002888:	2300      	movs	r3, #0
 800288a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	if (waitForSREGFlag(0x01, false, 100) < 0)
 800288e:	2364      	movs	r3, #100	; 0x64
 8002890:	2200      	movs	r2, #0
 8002892:	2101      	movs	r1, #1
 8002894:	68f8      	ldr	r0, [r7, #12]
 8002896:	f000 f969 	bl	8002b6c <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>
 800289a:	4603      	mov	r3, r0
 800289c:	0fdb      	lsrs	r3, r3, #31
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <_ZN12W25Qxx_Flash5writeEmPKhm+0x42>
		return 0;
 80028a4:	2300      	movs	r3, #0
 80028a6:	e024      	b.n	80028f2 <_ZN12W25Qxx_Flash5writeEmPKhm+0x8c>

	if (!writeEnable())
 80028a8:	68f8      	ldr	r0, [r7, #12]
 80028aa:	f7ff ff16 	bl	80026da <_ZN12W25Qxx_Flash11writeEnableEv>
 80028ae:	4603      	mov	r3, r0
 80028b0:	f083 0301 	eor.w	r3, r3, #1
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d001      	beq.n	80028be <_ZN12W25Qxx_Flash5writeEmPKhm+0x58>
		return 0;
 80028ba:	2300      	movs	r3, #0
 80028bc:	e019      	b.n	80028f2 <_ZN12W25Qxx_Flash5writeEmPKhm+0x8c>

	if (n > PAGE_SIZE)
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028c4:	d902      	bls.n	80028cc <_ZN12W25Qxx_Flash5writeEmPKhm+0x66>
		n = PAGE_SIZE;
 80028c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028ca:	603b      	str	r3, [r7, #0]

	if (STRHAL_QSPI_Indirect_Write(&cmd, data, n, 100) != n)
 80028cc:	f107 0014 	add.w	r0, r7, #20
 80028d0:	2364      	movs	r3, #100	; 0x64
 80028d2:	683a      	ldr	r2, [r7, #0]
 80028d4:	6879      	ldr	r1, [r7, #4]
 80028d6:	f004 f9fb 	bl	8006cd0 <STRHAL_QSPI_Indirect_Write>
 80028da:	4602      	mov	r2, r0
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	4293      	cmp	r3, r2
 80028e0:	bf14      	ite	ne
 80028e2:	2301      	movne	r3, #1
 80028e4:	2300      	moveq	r3, #0
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d001      	beq.n	80028f0 <_ZN12W25Qxx_Flash5writeEmPKhm+0x8a>
		return 0;
 80028ec:	2300      	movs	r3, #0
 80028ee:	e000      	b.n	80028f2 <_ZN12W25Qxx_Flash5writeEmPKhm+0x8c>

	return n;
 80028f0:	683b      	ldr	r3, [r7, #0]
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3728      	adds	r7, #40	; 0x28
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}

080028fa <_ZN12W25Qxx_Flash4readEmPhm>:

uint32_t W25Qxx_Flash::read(uint32_t address, uint8_t *data, uint32_t n)
{
 80028fa:	b5b0      	push	{r4, r5, r7, lr}
 80028fc:	b08a      	sub	sp, #40	; 0x28
 80028fe:	af00      	add	r7, sp, #0
 8002900:	60f8      	str	r0, [r7, #12]
 8002902:	60b9      	str	r1, [r7, #8]
 8002904:	607a      	str	r2, [r7, #4]
 8002906:	603b      	str	r3, [r7, #0]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction = 0x13;
 8002908:	2313      	movs	r3, #19
 800290a:	753b      	strb	r3, [r7, #20]
	cmd.instruction_size = 1;
 800290c:	2301      	movs	r3, #1
 800290e:	757b      	strb	r3, [r7, #21]
	cmd.addr = address;
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	61bb      	str	r3, [r7, #24]
	cmd.addr_size = 4;
 8002914:	2304      	movs	r3, #4
 8002916:	773b      	strb	r3, [r7, #28]
	cmd.alt_size = 0;
 8002918:	2300      	movs	r3, #0
 800291a:	777b      	strb	r3, [r7, #29]
	cmd.dummy_size = 0;
 800291c:	2300      	movs	r3, #0
 800291e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	if ((uint64_t) address + n > (uint64_t) (1 << SIZE_2N))
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	4618      	mov	r0, r3
 8002926:	f04f 0100 	mov.w	r1, #0
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	461a      	mov	r2, r3
 800292e:	f04f 0300 	mov.w	r3, #0
 8002932:	1884      	adds	r4, r0, r2
 8002934:	eb41 0503 	adc.w	r5, r1, r3
 8002938:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800293c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002940:	42ab      	cmp	r3, r5
 8002942:	bf08      	it	eq
 8002944:	42a2      	cmpeq	r2, r4
 8002946:	d202      	bcs.n	800294e <_ZN12W25Qxx_Flash4readEmPhm+0x54>
		n = 0xFFFFFFFF - address;
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	43db      	mvns	r3, r3
 800294c:	603b      	str	r3, [r7, #0]

	if (waitForSREGFlag(0x01, false, 100) < 0)
 800294e:	2364      	movs	r3, #100	; 0x64
 8002950:	2200      	movs	r2, #0
 8002952:	2101      	movs	r1, #1
 8002954:	68f8      	ldr	r0, [r7, #12]
 8002956:	f000 f909 	bl	8002b6c <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>
 800295a:	4603      	mov	r3, r0
 800295c:	0fdb      	lsrs	r3, r3, #31
 800295e:	b2db      	uxtb	r3, r3
 8002960:	2b00      	cmp	r3, #0
 8002962:	d001      	beq.n	8002968 <_ZN12W25Qxx_Flash4readEmPhm+0x6e>
		return 0;
 8002964:	2300      	movs	r3, #0
 8002966:	e013      	b.n	8002990 <_ZN12W25Qxx_Flash4readEmPhm+0x96>

	if (STRHAL_QSPI_Indirect_Read(&cmd, data, n, 1000) != n)
 8002968:	f107 0014 	add.w	r0, r7, #20
 800296c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002970:	683a      	ldr	r2, [r7, #0]
 8002972:	6879      	ldr	r1, [r7, #4]
 8002974:	f004 fa66 	bl	8006e44 <STRHAL_QSPI_Indirect_Read>
 8002978:	4602      	mov	r2, r0
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	4293      	cmp	r3, r2
 800297e:	bf14      	ite	ne
 8002980:	2301      	movne	r3, #1
 8002982:	2300      	moveq	r3, #0
 8002984:	b2db      	uxtb	r3, r3
 8002986:	2b00      	cmp	r3, #0
 8002988:	d001      	beq.n	800298e <_ZN12W25Qxx_Flash4readEmPhm+0x94>
		return 0;
 800298a:	2300      	movs	r3, #0
 800298c:	e000      	b.n	8002990 <_ZN12W25Qxx_Flash4readEmPhm+0x96>

	return n;
 800298e:	683b      	ldr	r3, [r7, #0]
}
 8002990:	4618      	mov	r0, r3
 8002992:	3728      	adds	r7, #40	; 0x28
 8002994:	46bd      	mov	sp, r7
 8002996:	bdb0      	pop	{r4, r5, r7, pc}

08002998 <_ZN12W25Qxx_Flash15writeTempConfigEv>:

	return write(CONFIG_BASE, config.bytes, sizeof(config.bytes)) == sizeof(config.bytes);
}

bool W25Qxx_Flash::writeTempConfig()
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
	return write(CONFIG_BASE, config.bytes, sizeof(config.bytes)) == sizeof(config.bytes);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f103 0214 	add.w	r2, r3, #20
 80029a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029aa:	2100      	movs	r1, #0
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f7ff ff5a 	bl	8002866 <_ZN12W25Qxx_Flash5writeEmPKhm>
 80029b2:	4603      	mov	r3, r0
 80029b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029b8:	bf0c      	ite	eq
 80029ba:	2301      	moveq	r3, #1
 80029bc:	2300      	movne	r3, #0
 80029be:	b2db      	uxtb	r3, r3
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3708      	adds	r7, #8
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}

080029c8 <_ZN12W25Qxx_Flash10readConfigEv>:

	return write(CONFIG_BASE, config.bytes, sizeof(config.bytes)) == sizeof(config.bytes);
}

bool W25Qxx_Flash::readConfig()
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b082      	sub	sp, #8
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
	return read(CONFIG_BASE, config.bytes, sizeof(config.bytes)) == sizeof(config.bytes);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f103 0214 	add.w	r2, r3, #20
 80029d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029da:	2100      	movs	r1, #0
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f7ff ff8c 	bl	80028fa <_ZN12W25Qxx_Flash4readEmPhm>
 80029e2:	4603      	mov	r3, r0
 80029e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029e8:	bf0c      	ite	eq
 80029ea:	2301      	moveq	r3, #1
 80029ec:	2300      	movne	r3, #0
 80029ee:	b2db      	uxtb	r3, r3
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3708      	adds	r7, #8
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}

080029f8 <_ZN12W25Qxx_Flash11configResetEv>:
	return sectorErase(CONFIG_BASE >> 12);
}

// Resets config, i.e. sets all config registers to 0x000
bool W25Qxx_Flash::configReset()
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b084      	sub	sp, #16
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < PAGE_SIZE / 4; i++)
 8002a00:	2300      	movs	r3, #0
 8002a02:	60fb      	str	r3, [r7, #12]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2b3f      	cmp	r3, #63	; 0x3f
 8002a08:	dc0a      	bgt.n	8002a20 <_ZN12W25Qxx_Flash11configResetEv+0x28>
	{
		config.reg[i] = 0;
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	3304      	adds	r3, #4
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	4413      	add	r3, r2
 8002a14:	2200      	movs	r2, #0
 8002a16:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < PAGE_SIZE / 4; i++)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	3301      	adds	r3, #1
 8002a1c:	60fb      	str	r3, [r7, #12]
 8002a1e:	e7f1      	b.n	8002a04 <_ZN12W25Qxx_Flash11configResetEv+0xc>
	}
	return sectorErase(CONFIG_BASE >> 12) && write(CONFIG_BASE, config.bytes, sizeof(config.bytes)) == sizeof(config.bytes);
 8002a20:	2100      	movs	r1, #0
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f000 f817 	bl	8002a56 <_ZN12W25Qxx_Flash11sectorEraseEm>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d00e      	beq.n	8002a4c <_ZN12W25Qxx_Flash11configResetEv+0x54>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	f103 0214 	add.w	r2, r3, #20
 8002a34:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a38:	2100      	movs	r1, #0
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f7ff ff13 	bl	8002866 <_ZN12W25Qxx_Flash5writeEmPKhm>
 8002a40:	4603      	mov	r3, r0
 8002a42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a46:	d101      	bne.n	8002a4c <_ZN12W25Qxx_Flash11configResetEv+0x54>
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e000      	b.n	8002a4e <_ZN12W25Qxx_Flash11configResetEv+0x56>
 8002a4c:	2300      	movs	r3, #0
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3710      	adds	r7, #16
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}

08002a56 <_ZN12W25Qxx_Flash11sectorEraseEm>:

bool W25Qxx_Flash::sectorErase(uint32_t sector)
{
 8002a56:	b580      	push	{r7, lr}
 8002a58:	b088      	sub	sp, #32
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	6078      	str	r0, [r7, #4]
 8002a5e:	6039      	str	r1, [r7, #0]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction = 0x21;
 8002a60:	2321      	movs	r3, #33	; 0x21
 8002a62:	733b      	strb	r3, [r7, #12]
	cmd.instruction_size = 1;
 8002a64:	2301      	movs	r3, #1
 8002a66:	737b      	strb	r3, [r7, #13]
	cmd.addr_size = 4;
 8002a68:	2304      	movs	r3, #4
 8002a6a:	753b      	strb	r3, [r7, #20]
	cmd.addr = sector << 12;
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	031b      	lsls	r3, r3, #12
 8002a70:	613b      	str	r3, [r7, #16]
	cmd.alt_size = 0;
 8002a72:	2300      	movs	r3, #0
 8002a74:	757b      	strb	r3, [r7, #21]
	cmd.dummy_size = 0;
 8002a76:	2300      	movs	r3, #0
 8002a78:	773b      	strb	r3, [r7, #28]

	if (waitForSREGFlag(0x01, false, 100) < 0)
 8002a7a:	2364      	movs	r3, #100	; 0x64
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	2101      	movs	r1, #1
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f000 f873 	bl	8002b6c <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>
 8002a86:	4603      	mov	r3, r0
 8002a88:	0fdb      	lsrs	r3, r3, #31
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <_ZN12W25Qxx_Flash11sectorEraseEm+0x3e>
		return false;
 8002a90:	2300      	movs	r3, #0
 8002a92:	e029      	b.n	8002ae8 <_ZN12W25Qxx_Flash11sectorEraseEm+0x92>

	if (!writeEnable())
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f7ff fe20 	bl	80026da <_ZN12W25Qxx_Flash11writeEnableEv>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	f083 0301 	eor.w	r3, r3, #1
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <_ZN12W25Qxx_Flash11sectorEraseEm+0x54>
		return false;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	e01e      	b.n	8002ae8 <_ZN12W25Qxx_Flash11sectorEraseEm+0x92>

	if (STRHAL_QSPI_Indirect_Write(&cmd, nullptr, 0, 100) != 0)
 8002aaa:	f107 000c 	add.w	r0, r7, #12
 8002aae:	2364      	movs	r3, #100	; 0x64
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	2100      	movs	r1, #0
 8002ab4:	f004 f90c 	bl	8006cd0 <STRHAL_QSPI_Indirect_Write>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	bf14      	ite	ne
 8002abe:	2301      	movne	r3, #1
 8002ac0:	2300      	moveq	r3, #0
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d001      	beq.n	8002acc <_ZN12W25Qxx_Flash11sectorEraseEm+0x76>
		return false;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	e00d      	b.n	8002ae8 <_ZN12W25Qxx_Flash11sectorEraseEm+0x92>

	if (waitForSREGFlag(0x01, false, 100) < 0)
 8002acc:	2364      	movs	r3, #100	; 0x64
 8002ace:	2200      	movs	r2, #0
 8002ad0:	2101      	movs	r1, #1
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f000 f84a 	bl	8002b6c <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	0fdb      	lsrs	r3, r3, #31
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d001      	beq.n	8002ae6 <_ZN12W25Qxx_Flash11sectorEraseEm+0x90>
		return false;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	e000      	b.n	8002ae8 <_ZN12W25Qxx_Flash11sectorEraseEm+0x92>

	return true;
 8002ae6:	2301      	movs	r3, #1
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3720      	adds	r7, #32
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <_ZN12W25Qxx_Flash9chipEraseEv>:

bool W25Qxx_Flash::chipErase()
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b088      	sub	sp, #32
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction = 0xC7;
 8002af8:	23c7      	movs	r3, #199	; 0xc7
 8002afa:	733b      	strb	r3, [r7, #12]
	cmd.instruction_size = 1;
 8002afc:	2301      	movs	r3, #1
 8002afe:	737b      	strb	r3, [r7, #13]
	cmd.addr_size = 0;
 8002b00:	2300      	movs	r3, #0
 8002b02:	753b      	strb	r3, [r7, #20]
	cmd.addr = 0;
 8002b04:	2300      	movs	r3, #0
 8002b06:	613b      	str	r3, [r7, #16]
	cmd.alt_size = 0;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	757b      	strb	r3, [r7, #21]
	cmd.dummy_size = 0;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	773b      	strb	r3, [r7, #28]

	if (waitForSREGFlag(0x01, false, 100) < 0)
 8002b10:	2364      	movs	r3, #100	; 0x64
 8002b12:	2200      	movs	r2, #0
 8002b14:	2101      	movs	r1, #1
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f000 f828 	bl	8002b6c <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	0fdb      	lsrs	r3, r3, #31
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d001      	beq.n	8002b2a <_ZN12W25Qxx_Flash9chipEraseEv+0x3a>
		return false;
 8002b26:	2300      	movs	r3, #0
 8002b28:	e01c      	b.n	8002b64 <_ZN12W25Qxx_Flash9chipEraseEv+0x74>

	if (!writeEnable())
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f7ff fdd5 	bl	80026da <_ZN12W25Qxx_Flash11writeEnableEv>
 8002b30:	4603      	mov	r3, r0
 8002b32:	f083 0301 	eor.w	r3, r3, #1
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d001      	beq.n	8002b40 <_ZN12W25Qxx_Flash9chipEraseEv+0x50>
		return false;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	e011      	b.n	8002b64 <_ZN12W25Qxx_Flash9chipEraseEv+0x74>

	if (STRHAL_QSPI_Indirect_Write(&cmd, nullptr, 0, 100) != 0)
 8002b40:	f107 000c 	add.w	r0, r7, #12
 8002b44:	2364      	movs	r3, #100	; 0x64
 8002b46:	2200      	movs	r2, #0
 8002b48:	2100      	movs	r1, #0
 8002b4a:	f004 f8c1 	bl	8006cd0 <STRHAL_QSPI_Indirect_Write>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	bf14      	ite	ne
 8002b54:	2301      	movne	r3, #1
 8002b56:	2300      	moveq	r3, #0
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d001      	beq.n	8002b62 <_ZN12W25Qxx_Flash9chipEraseEv+0x72>
		return false;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	e000      	b.n	8002b64 <_ZN12W25Qxx_Flash9chipEraseEv+0x74>

	//if(waitForSREGFlag(0x01, false, 100) < 0)
	//return false;

	return true;
 8002b62:	2301      	movs	r3, #1
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	3720      	adds	r7, #32
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>:

int W25Qxx_Flash::waitForSREGFlag(uint8_t flag, bool state, uint16_t tot)
{
 8002b6c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002b70:	b086      	sub	sp, #24
 8002b72:	af00      	add	r7, sp, #0
 8002b74:	6078      	str	r0, [r7, #4]
 8002b76:	4608      	mov	r0, r1
 8002b78:	4611      	mov	r1, r2
 8002b7a:	461a      	mov	r2, r3
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	70fb      	strb	r3, [r7, #3]
 8002b80:	460b      	mov	r3, r1
 8002b82:	70bb      	strb	r3, [r7, #2]
 8002b84:	4613      	mov	r3, r2
 8002b86:	803b      	strh	r3, [r7, #0]
	uint64_t start = STRHAL_Systick_GetTick();
 8002b88:	f004 fb48 	bl	800721c <STRHAL_Systick_GetTick>
 8002b8c:	e9c7 0104 	strd	r0, r1, [r7, #16]
	uint8_t sreg1;

	if (state)
 8002b90:	78bb      	ldrb	r3, [r7, #2]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d02b      	beq.n	8002bee <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0x82>
	{
		do
		{
			if (!readSREG1(sreg1))
 8002b96:	f107 030f 	add.w	r3, r7, #15
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	f7ff fd77 	bl	8002690 <_ZNK12W25Qxx_Flash9readSREG1ERh>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	f083 0301 	eor.w	r3, r3, #1
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d002      	beq.n	8002bb4 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0x48>
				return -1;
 8002bae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002bb2:	e046      	b.n	8002c42 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xd6>

			if (STRHAL_Systick_GetTick() - start > 100)
 8002bb4:	f004 fb32 	bl	800721c <STRHAL_Systick_GetTick>
 8002bb8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002bbc:	ebb0 0802 	subs.w	r8, r0, r2
 8002bc0:	eb61 0903 	sbc.w	r9, r1, r3
 8002bc4:	f1b9 0f00 	cmp.w	r9, #0
 8002bc8:	bf08      	it	eq
 8002bca:	f1b8 0f65 	cmpeq.w	r8, #101	; 0x65
 8002bce:	bf2c      	ite	cs
 8002bd0:	2301      	movcs	r3, #1
 8002bd2:	2300      	movcc	r3, #0
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d002      	beq.n	8002be0 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0x74>
				return -1;
 8002bda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002bde:	e030      	b.n	8002c42 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xd6>
		} while (!(sreg1 & flag));
 8002be0:	7bfa      	ldrb	r2, [r7, #15]
 8002be2:	78fb      	ldrb	r3, [r7, #3]
 8002be4:	4013      	ands	r3, r2
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d129      	bne.n	8002c40 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xd4>
		do
 8002bec:	e7d3      	b.n	8002b96 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0x2a>
	}
	else
	{
		do
		{
			if (!readSREG1(sreg1))
 8002bee:	f107 030f 	add.w	r3, r7, #15
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f7ff fd4b 	bl	8002690 <_ZNK12W25Qxx_Flash9readSREG1ERh>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	f083 0301 	eor.w	r3, r3, #1
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d002      	beq.n	8002c0c <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xa0>
				return -1;
 8002c06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c0a:	e01a      	b.n	8002c42 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xd6>

			if (STRHAL_Systick_GetTick() - start > 100)
 8002c0c:	f004 fb06 	bl	800721c <STRHAL_Systick_GetTick>
 8002c10:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002c14:	1a84      	subs	r4, r0, r2
 8002c16:	eb61 0503 	sbc.w	r5, r1, r3
 8002c1a:	2d00      	cmp	r5, #0
 8002c1c:	bf08      	it	eq
 8002c1e:	2c65      	cmpeq	r4, #101	; 0x65
 8002c20:	bf2c      	ite	cs
 8002c22:	2301      	movcs	r3, #1
 8002c24:	2300      	movcc	r3, #0
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d002      	beq.n	8002c32 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xc6>
				return -1;
 8002c2c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c30:	e007      	b.n	8002c42 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xd6>
		} while (sreg1 & flag);
 8002c32:	7bfa      	ldrb	r2, [r7, #15]
 8002c34:	78fb      	ldrb	r3, [r7, #3]
 8002c36:	4013      	ands	r3, r2
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d000      	beq.n	8002c40 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xd4>
		do
 8002c3e:	e7d6      	b.n	8002bee <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0x82>
	}

	return 0;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3718      	adds	r7, #24
 8002c46:	46bd      	mov	sp, r7
 8002c48:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08002c4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002c4c:	480d      	ldr	r0, [pc, #52]	; (8002c84 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002c4e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c50:	480d      	ldr	r0, [pc, #52]	; (8002c88 <LoopForever+0x6>)
  ldr r1, =_edata
 8002c52:	490e      	ldr	r1, [pc, #56]	; (8002c8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002c54:	4a0e      	ldr	r2, [pc, #56]	; (8002c90 <LoopForever+0xe>)
  movs r3, #0
 8002c56:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002c58:	e002      	b.n	8002c60 <LoopCopyDataInit>

08002c5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c5e:	3304      	adds	r3, #4

08002c60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c64:	d3f9      	bcc.n	8002c5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c66:	4a0b      	ldr	r2, [pc, #44]	; (8002c94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002c68:	4c0b      	ldr	r4, [pc, #44]	; (8002c98 <LoopForever+0x16>)
  movs r3, #0
 8002c6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c6c:	e001      	b.n	8002c72 <LoopFillZerobss>

08002c6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c70:	3204      	adds	r2, #4

08002c72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c74:	d3fb      	bcc.n	8002c6e <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002c76:	f7fe fa65 	bl	8001144 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c7a:	f005 ffcf 	bl	8008c1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002c7e:	f7fe f9c3 	bl	8001008 <main>

08002c82 <LoopForever>:

LoopForever:
    b LoopForever
 8002c82:	e7fe      	b.n	8002c82 <LoopForever>
  ldr   r0, =_estack
 8002c84:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 8002c88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c8c:	20000784 	.word	0x20000784
  ldr r2, =_sidata
 8002c90:	0800a0a4 	.word	0x0800a0a4
  ldr r2, =_sbss
 8002c94:	20000788 	.word	0x20000788
  ldr r4, =_ebss
 8002c98:	20000b74 	.word	0x20000b74

08002c9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002c9c:	e7fe      	b.n	8002c9c <ADC1_2_IRQHandler>

08002c9e <LL_ADC_REG_SetSequencerLength>:
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	b083      	sub	sp, #12
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
 8002ca6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cac:	f023 020f 	bic.w	r2, r3, #15
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	431a      	orrs	r2, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002cb8:	bf00      	nop
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr

08002cc4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	f003 0301 	and.w	r3, r3, #1
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d101      	bne.n	8002cdc <LL_ADC_IsEnabled+0x18>
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e000      	b.n	8002cde <LL_ADC_IsEnabled+0x1a>
 8002cdc:	2300      	movs	r3, #0
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	370c      	adds	r7, #12
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
	...

08002cec <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8002cec:	b590      	push	{r4, r7, lr}
 8002cee:	b085      	sub	sp, #20
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a27      	ldr	r2, [pc, #156]	; (8002d9c <LL_ADC_CommonInit+0xb0>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d10f      	bne.n	8002d22 <LL_ADC_CommonInit+0x36>
 8002d02:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002d06:	f7ff ffdd 	bl	8002cc4 <LL_ADC_IsEnabled>
 8002d0a:	4604      	mov	r4, r0
 8002d0c:	4824      	ldr	r0, [pc, #144]	; (8002da0 <LL_ADC_CommonInit+0xb4>)
 8002d0e:	f7ff ffd9 	bl	8002cc4 <LL_ADC_IsEnabled>
 8002d12:	4603      	mov	r3, r0
 8002d14:	4323      	orrs	r3, r4
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	bf0c      	ite	eq
 8002d1a:	2301      	moveq	r3, #1
 8002d1c:	2300      	movne	r3, #0
 8002d1e:	b2db      	uxtb	r3, r3
 8002d20:	e012      	b.n	8002d48 <LL_ADC_CommonInit+0x5c>
 8002d22:	4820      	ldr	r0, [pc, #128]	; (8002da4 <LL_ADC_CommonInit+0xb8>)
 8002d24:	f7ff ffce 	bl	8002cc4 <LL_ADC_IsEnabled>
 8002d28:	4604      	mov	r4, r0
 8002d2a:	481f      	ldr	r0, [pc, #124]	; (8002da8 <LL_ADC_CommonInit+0xbc>)
 8002d2c:	f7ff ffca 	bl	8002cc4 <LL_ADC_IsEnabled>
 8002d30:	4603      	mov	r3, r0
 8002d32:	431c      	orrs	r4, r3
 8002d34:	481d      	ldr	r0, [pc, #116]	; (8002dac <LL_ADC_CommonInit+0xc0>)
 8002d36:	f7ff ffc5 	bl	8002cc4 <LL_ADC_IsEnabled>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	4323      	orrs	r3, r4
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	bf0c      	ite	eq
 8002d42:	2301      	moveq	r3, #1
 8002d44:	2300      	movne	r3, #0
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d020      	beq.n	8002d8e <LL_ADC_CommonInit+0xa2>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d012      	beq.n	8002d7a <LL_ADC_CommonInit+0x8e>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	689a      	ldr	r2, [r3, #8]
 8002d58:	4b15      	ldr	r3, [pc, #84]	; (8002db0 <LL_ADC_CommonInit+0xc4>)
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	683a      	ldr	r2, [r7, #0]
 8002d5e:	6811      	ldr	r1, [r2, #0]
 8002d60:	683a      	ldr	r2, [r7, #0]
 8002d62:	6852      	ldr	r2, [r2, #4]
 8002d64:	4311      	orrs	r1, r2
 8002d66:	683a      	ldr	r2, [r7, #0]
 8002d68:	6892      	ldr	r2, [r2, #8]
 8002d6a:	4311      	orrs	r1, r2
 8002d6c:	683a      	ldr	r2, [r7, #0]
 8002d6e:	68d2      	ldr	r2, [r2, #12]
 8002d70:	430a      	orrs	r2, r1
 8002d72:	431a      	orrs	r2, r3
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	609a      	str	r2, [r3, #8]
 8002d78:	e00b      	b.n	8002d92 <LL_ADC_CommonInit+0xa6>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	689a      	ldr	r2, [r3, #8]
 8002d7e:	4b0c      	ldr	r3, [pc, #48]	; (8002db0 <LL_ADC_CommonInit+0xc4>)
 8002d80:	4013      	ands	r3, r2
 8002d82:	683a      	ldr	r2, [r7, #0]
 8002d84:	6812      	ldr	r2, [r2, #0]
 8002d86:	431a      	orrs	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	609a      	str	r2, [r3, #8]
 8002d8c:	e001      	b.n	8002d92 <LL_ADC_CommonInit+0xa6>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8002d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	3714      	adds	r7, #20
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd90      	pop	{r4, r7, pc}
 8002d9c:	50000300 	.word	0x50000300
 8002da0:	50000100 	.word	0x50000100
 8002da4:	50000400 	.word	0x50000400
 8002da8:	50000500 	.word	0x50000500
 8002dac:	50000600 	.word	0x50000600
 8002db0:	ffc030e0 	.word	0xffc030e0

08002db4 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b084      	sub	sp, #16
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
 8002dbc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f7ff ff7e 	bl	8002cc4 <LL_ADC_IsEnabled>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d111      	bne.n	8002df2 <LL_ADC_Init+0x3e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002dd6:	f023 0318 	bic.w	r3, r3, #24
 8002dda:	683a      	ldr	r2, [r7, #0]
 8002ddc:	6811      	ldr	r1, [r2, #0]
 8002dde:	683a      	ldr	r2, [r7, #0]
 8002de0:	6852      	ldr	r2, [r2, #4]
 8002de2:	4311      	orrs	r1, r2
 8002de4:	683a      	ldr	r2, [r7, #0]
 8002de6:	6892      	ldr	r2, [r2, #8]
 8002de8:	430a      	orrs	r2, r1
 8002dea:	431a      	orrs	r2, r3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	60da      	str	r2, [r3, #12]
 8002df0:	e001      	b.n	8002df6 <LL_ADC_Init+0x42>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8002df6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3710      	adds	r7, #16
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	f7ff ff58 	bl	8002cc4 <LL_ADC_IsEnabled>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d132      	bne.n	8002e80 <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */
    /*       setting of trigger source to SW start.                           */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d015      	beq.n	8002e4e <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	68da      	ldr	r2, [r3, #12]
 8002e26:	4b1a      	ldr	r3, [pc, #104]	; (8002e90 <LL_ADC_REG_Init+0x90>)
 8002e28:	4013      	ands	r3, r2
 8002e2a:	683a      	ldr	r2, [r7, #0]
 8002e2c:	6811      	ldr	r1, [r2, #0]
 8002e2e:	683a      	ldr	r2, [r7, #0]
 8002e30:	6892      	ldr	r2, [r2, #8]
 8002e32:	4311      	orrs	r1, r2
 8002e34:	683a      	ldr	r2, [r7, #0]
 8002e36:	68d2      	ldr	r2, [r2, #12]
 8002e38:	4311      	orrs	r1, r2
 8002e3a:	683a      	ldr	r2, [r7, #0]
 8002e3c:	6912      	ldr	r2, [r2, #16]
 8002e3e:	4311      	orrs	r1, r2
 8002e40:	683a      	ldr	r2, [r7, #0]
 8002e42:	6952      	ldr	r2, [r2, #20]
 8002e44:	430a      	orrs	r2, r1
 8002e46:	431a      	orrs	r2, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	60da      	str	r2, [r3, #12]
 8002e4c:	e011      	b.n	8002e72 <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	68da      	ldr	r2, [r3, #12]
 8002e52:	4b0f      	ldr	r3, [pc, #60]	; (8002e90 <LL_ADC_REG_Init+0x90>)
 8002e54:	4013      	ands	r3, r2
 8002e56:	683a      	ldr	r2, [r7, #0]
 8002e58:	6811      	ldr	r1, [r2, #0]
 8002e5a:	683a      	ldr	r2, [r7, #0]
 8002e5c:	68d2      	ldr	r2, [r2, #12]
 8002e5e:	4311      	orrs	r1, r2
 8002e60:	683a      	ldr	r2, [r7, #0]
 8002e62:	6912      	ldr	r2, [r2, #16]
 8002e64:	4311      	orrs	r1, r2
 8002e66:	683a      	ldr	r2, [r7, #0]
 8002e68:	6952      	ldr	r2, [r2, #20]
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	431a      	orrs	r2, r3
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	4619      	mov	r1, r3
 8002e78:	6878      	ldr	r0, [r7, #4]
 8002e7a:	f7ff ff10 	bl	8002c9e <LL_ADC_REG_SetSequencerLength>
 8002e7e:	e001      	b.n	8002e84 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8002e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3710      	adds	r7, #16
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	fff0c01c 	.word	0xfff0c01c

08002e94 <LL_DMA_ConfigTransfer>:
  *         @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDATAALIGN_WORD
  *         @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HIGH or @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configuration)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b087      	sub	sp, #28
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	60f8      	str	r0, [r7, #12]
 8002e9c:	60b9      	str	r1, [r7, #8]
 8002e9e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8002ea4:	4a0e      	ldr	r2, [pc, #56]	; (8002ee0 <LL_DMA_ConfigTransfer+0x4c>)
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	4413      	add	r3, r2
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	461a      	mov	r2, r3
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	4413      	add	r3, r2
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002eb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ebc:	4908      	ldr	r1, [pc, #32]	; (8002ee0 <LL_DMA_ConfigTransfer+0x4c>)
 8002ebe:	68ba      	ldr	r2, [r7, #8]
 8002ec0:	440a      	add	r2, r1
 8002ec2:	7812      	ldrb	r2, [r2, #0]
 8002ec4:	4611      	mov	r1, r2
 8002ec6:	697a      	ldr	r2, [r7, #20]
 8002ec8:	440a      	add	r2, r1
 8002eca:	4611      	mov	r1, r2
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_PSIZE | DMA_CCR_MSIZE | DMA_CCR_PL,
             Configuration);
}
 8002ed2:	bf00      	nop
 8002ed4:	371c      	adds	r7, #28
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	08009030 	.word	0x08009030

08002ee4 <LL_DMA_SetDataLength>:
  *         (*) Not on all G4 devices
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b087      	sub	sp, #28
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	60f8      	str	r0, [r7, #12]
 8002eec:	60b9      	str	r1, [r7, #8]
 8002eee:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8002ef4:	4a0d      	ldr	r2, [pc, #52]	; (8002f2c <LL_DMA_SetDataLength+0x48>)
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	4413      	add	r3, r2
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	461a      	mov	r2, r3
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	4413      	add	r3, r2
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	0c1b      	lsrs	r3, r3, #16
 8002f06:	041b      	lsls	r3, r3, #16
 8002f08:	4908      	ldr	r1, [pc, #32]	; (8002f2c <LL_DMA_SetDataLength+0x48>)
 8002f0a:	68ba      	ldr	r2, [r7, #8]
 8002f0c:	440a      	add	r2, r1
 8002f0e:	7812      	ldrb	r2, [r2, #0]
 8002f10:	4611      	mov	r1, r2
 8002f12:	697a      	ldr	r2, [r7, #20]
 8002f14:	440a      	add	r2, r1
 8002f16:	4611      	mov	r1, r2
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 8002f1e:	bf00      	nop
 8002f20:	371c      	adds	r7, #28
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	08009030 	.word	0x08009030

08002f30 <LL_DMA_SetMemoryAddress>:
  *         (*) Not on all G4 devices
  * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b087      	sub	sp, #28
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	60b9      	str	r1, [r7, #8]
 8002f3a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8002f40:	4a07      	ldr	r2, [pc, #28]	; (8002f60 <LL_DMA_SetMemoryAddress+0x30>)
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	4413      	add	r3, r2
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	461a      	mov	r2, r3
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	4413      	add	r3, r2
 8002f4e:	461a      	mov	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	60d3      	str	r3, [r2, #12]
}
 8002f54:	bf00      	nop
 8002f56:	371c      	adds	r7, #28
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr
 8002f60:	08009030 	.word	0x08009030

08002f64 <LL_DMA_SetPeriphAddress>:
  *         (*) Not on all G4 devices
  * @param  PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b087      	sub	sp, #28
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	60f8      	str	r0, [r7, #12]
 8002f6c:	60b9      	str	r1, [r7, #8]
 8002f6e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8002f74:	4a07      	ldr	r2, [pc, #28]	; (8002f94 <LL_DMA_SetPeriphAddress+0x30>)
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	4413      	add	r3, r2
 8002f7a:	781b      	ldrb	r3, [r3, #0]
 8002f7c:	461a      	mov	r2, r3
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	4413      	add	r3, r2
 8002f82:	461a      	mov	r2, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6093      	str	r3, [r2, #8]
}
 8002f88:	bf00      	nop
 8002f8a:	371c      	adds	r7, #28
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr
 8002f94:	08009030 	.word	0x08009030

08002f98 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b087      	sub	sp, #28
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	60f8      	str	r0, [r7, #12]
 8002fa0:	60b9      	str	r1, [r7, #8]
 8002fa2:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	0a9b      	lsrs	r3, r3, #10
 8002fa8:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8002fac:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 8002fb0:	00db      	lsls	r3, r3, #3
 8002fb2:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 8002fb4:	68ba      	ldr	r2, [r7, #8]
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	4413      	add	r3, r2
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002fc0:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002fca:	68ba      	ldr	r2, [r7, #8]
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	4413      	add	r3, r2
 8002fd0:	009b      	lsls	r3, r3, #2
 8002fd2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002fd6:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	430a      	orrs	r2, r1
 8002fde:	601a      	str	r2, [r3, #0]
}
 8002fe0:	bf00      	nop
 8002fe2:	371c      	adds	r7, #28
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr

08002fec <LL_DMA_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DMA registers are initialized
  *          - ERROR: Not applicable
  */
uint32_t LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b084      	sub	sp, #16
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	60f8      	str	r0, [r7, #12]
 8002ff4:	60b9      	str	r1, [r7, #8]
 8002ff6:	607a      	str	r2, [r7, #4]
   * - MemoryOrM2MDstIncMode:  DMA_CCR_MINC bit
   * - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits
   * - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits
   * - Priority:               DMA_CCR_PL[1:0] bits
   */
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	689a      	ldr	r2, [r3, #8]
                        DMA_InitStruct->Mode                   | \
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	68db      	ldr	r3, [r3, #12]
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 8003000:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	691b      	ldr	r3, [r3, #16]
                        DMA_InitStruct->Mode                   | \
 8003006:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	695b      	ldr	r3, [r3, #20]
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 800300c:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	699b      	ldr	r3, [r3, #24]
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 8003012:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstDataSize | \
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	69db      	ldr	r3, [r3, #28]
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 8003018:	431a      	orrs	r2, r3
                        DMA_InitStruct->Priority);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800301e:	4313      	orrs	r3, r2
 8003020:	461a      	mov	r2, r3
 8003022:	68b9      	ldr	r1, [r7, #8]
 8003024:	68f8      	ldr	r0, [r7, #12]
 8003026:	f7ff ff35 	bl	8002e94 <LL_DMA_ConfigTransfer>

  /*-------------------------- DMAx CMAR Configuration -------------------------
   * Configure the memory or destination base address with parameter :
   * - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits
   */
  LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	461a      	mov	r2, r3
 8003030:	68b9      	ldr	r1, [r7, #8]
 8003032:	68f8      	ldr	r0, [r7, #12]
 8003034:	f7ff ff7c 	bl	8002f30 <LL_DMA_SetMemoryAddress>

  /*-------------------------- DMAx CPAR Configuration -------------------------
   * Configure the peripheral or source base address with parameter :
   * - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits
   */
  LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	461a      	mov	r2, r3
 800303e:	68b9      	ldr	r1, [r7, #8]
 8003040:	68f8      	ldr	r0, [r7, #12]
 8003042:	f7ff ff8f 	bl	8002f64 <LL_DMA_SetPeriphAddress>

  /*--------------------------- DMAx CNDTR Configuration -----------------------
   * Configure the peripheral base address with parameter :
   * - NbData: DMA_CNDTR_NDT[15:0] bits
   */
  LL_DMA_SetDataLength(DMAx, Channel, DMA_InitStruct->NbData);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6a1b      	ldr	r3, [r3, #32]
 800304a:	461a      	mov	r2, r3
 800304c:	68b9      	ldr	r1, [r7, #8]
 800304e:	68f8      	ldr	r0, [r7, #12]
 8003050:	f7ff ff48 	bl	8002ee4 <LL_DMA_SetDataLength>

  /*--------------------------- DMAMUXx CCR Configuration ----------------------
   * Configure the DMA request for DMA Channels on DMAMUX Channel x with parameter :
   * - PeriphRequest: DMA_CxCR[7:0] bits
   */
  LL_DMA_SetPeriphRequest(DMAx, Channel, DMA_InitStruct->PeriphRequest);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003058:	461a      	mov	r2, r3
 800305a:	68b9      	ldr	r1, [r7, #8]
 800305c:	68f8      	ldr	r0, [r7, #12]
 800305e:	f7ff ff9b 	bl	8002f98 <LL_DMA_SetPeriphRequest>

  return (uint32_t)SUCCESS;
 8003062:	2300      	movs	r3, #0
}
 8003064:	4618      	mov	r0, r3
 8003066:	3710      	adds	r7, #16
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}

0800306c <LL_GPIO_SetPinMode>:
{
 800306c:	b480      	push	{r7}
 800306e:	b08b      	sub	sp, #44	; 0x2c
 8003070:	af00      	add	r7, sp, #0
 8003072:	60f8      	str	r0, [r7, #12]
 8003074:	60b9      	str	r1, [r7, #8]
 8003076:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	fa93 f3a3 	rbit	r3, r3
 8003086:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d101      	bne.n	8003096 <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 8003092:	2320      	movs	r3, #32
 8003094:	e003      	b.n	800309e <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 8003096:	69bb      	ldr	r3, [r7, #24]
 8003098:	fab3 f383 	clz	r3, r3
 800309c:	b2db      	uxtb	r3, r3
 800309e:	005b      	lsls	r3, r3, #1
 80030a0:	2103      	movs	r1, #3
 80030a2:	fa01 f303 	lsl.w	r3, r1, r3
 80030a6:	43db      	mvns	r3, r3
 80030a8:	401a      	ands	r2, r3
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ae:	6a3b      	ldr	r3, [r7, #32]
 80030b0:	fa93 f3a3 	rbit	r3, r3
 80030b4:	61fb      	str	r3, [r7, #28]
  return result;
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80030ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d101      	bne.n	80030c4 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80030c0:	2320      	movs	r3, #32
 80030c2:	e003      	b.n	80030cc <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80030c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c6:	fab3 f383 	clz	r3, r3
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	005b      	lsls	r3, r3, #1
 80030ce:	6879      	ldr	r1, [r7, #4]
 80030d0:	fa01 f303 	lsl.w	r3, r1, r3
 80030d4:	431a      	orrs	r2, r3
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	601a      	str	r2, [r3, #0]
}
 80030da:	bf00      	nop
 80030dc:	372c      	adds	r7, #44	; 0x2c
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr

080030e6 <LL_GPIO_SetPinOutputType>:
{
 80030e6:	b480      	push	{r7}
 80030e8:	b085      	sub	sp, #20
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	60f8      	str	r0, [r7, #12]
 80030ee:	60b9      	str	r1, [r7, #8]
 80030f0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	685a      	ldr	r2, [r3, #4]
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	43db      	mvns	r3, r3
 80030fa:	401a      	ands	r2, r3
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	6879      	ldr	r1, [r7, #4]
 8003100:	fb01 f303 	mul.w	r3, r1, r3
 8003104:	431a      	orrs	r2, r3
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	605a      	str	r2, [r3, #4]
}
 800310a:	bf00      	nop
 800310c:	3714      	adds	r7, #20
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr

08003116 <LL_GPIO_SetPinSpeed>:
{
 8003116:	b480      	push	{r7}
 8003118:	b08b      	sub	sp, #44	; 0x2c
 800311a:	af00      	add	r7, sp, #0
 800311c:	60f8      	str	r0, [r7, #12]
 800311e:	60b9      	str	r1, [r7, #8]
 8003120:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	689a      	ldr	r2, [r3, #8]
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	fa93 f3a3 	rbit	r3, r3
 8003130:	613b      	str	r3, [r7, #16]
  return result;
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d101      	bne.n	8003140 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800313c:	2320      	movs	r3, #32
 800313e:	e003      	b.n	8003148 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8003140:	69bb      	ldr	r3, [r7, #24]
 8003142:	fab3 f383 	clz	r3, r3
 8003146:	b2db      	uxtb	r3, r3
 8003148:	005b      	lsls	r3, r3, #1
 800314a:	2103      	movs	r1, #3
 800314c:	fa01 f303 	lsl.w	r3, r1, r3
 8003150:	43db      	mvns	r3, r3
 8003152:	401a      	ands	r2, r3
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003158:	6a3b      	ldr	r3, [r7, #32]
 800315a:	fa93 f3a3 	rbit	r3, r3
 800315e:	61fb      	str	r3, [r7, #28]
  return result;
 8003160:	69fb      	ldr	r3, [r7, #28]
 8003162:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003166:	2b00      	cmp	r3, #0
 8003168:	d101      	bne.n	800316e <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800316a:	2320      	movs	r3, #32
 800316c:	e003      	b.n	8003176 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800316e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003170:	fab3 f383 	clz	r3, r3
 8003174:	b2db      	uxtb	r3, r3
 8003176:	005b      	lsls	r3, r3, #1
 8003178:	6879      	ldr	r1, [r7, #4]
 800317a:	fa01 f303 	lsl.w	r3, r1, r3
 800317e:	431a      	orrs	r2, r3
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	609a      	str	r2, [r3, #8]
}
 8003184:	bf00      	nop
 8003186:	372c      	adds	r7, #44	; 0x2c
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr

08003190 <LL_GPIO_SetPinPull>:
{
 8003190:	b480      	push	{r7}
 8003192:	b08b      	sub	sp, #44	; 0x2c
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	68da      	ldr	r2, [r3, #12]
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	fa93 f3a3 	rbit	r3, r3
 80031aa:	613b      	str	r3, [r7, #16]
  return result;
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80031b0:	69bb      	ldr	r3, [r7, #24]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d101      	bne.n	80031ba <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80031b6:	2320      	movs	r3, #32
 80031b8:	e003      	b.n	80031c2 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80031ba:	69bb      	ldr	r3, [r7, #24]
 80031bc:	fab3 f383 	clz	r3, r3
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	005b      	lsls	r3, r3, #1
 80031c4:	2103      	movs	r1, #3
 80031c6:	fa01 f303 	lsl.w	r3, r1, r3
 80031ca:	43db      	mvns	r3, r3
 80031cc:	401a      	ands	r2, r3
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031d2:	6a3b      	ldr	r3, [r7, #32]
 80031d4:	fa93 f3a3 	rbit	r3, r3
 80031d8:	61fb      	str	r3, [r7, #28]
  return result;
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80031de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d101      	bne.n	80031e8 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80031e4:	2320      	movs	r3, #32
 80031e6:	e003      	b.n	80031f0 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80031e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ea:	fab3 f383 	clz	r3, r3
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	005b      	lsls	r3, r3, #1
 80031f2:	6879      	ldr	r1, [r7, #4]
 80031f4:	fa01 f303 	lsl.w	r3, r1, r3
 80031f8:	431a      	orrs	r2, r3
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	60da      	str	r2, [r3, #12]
}
 80031fe:	bf00      	nop
 8003200:	372c      	adds	r7, #44	; 0x2c
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr

0800320a <LL_GPIO_SetAFPin_0_7>:
{
 800320a:	b480      	push	{r7}
 800320c:	b08b      	sub	sp, #44	; 0x2c
 800320e:	af00      	add	r7, sp, #0
 8003210:	60f8      	str	r0, [r7, #12]
 8003212:	60b9      	str	r1, [r7, #8]
 8003214:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6a1a      	ldr	r2, [r3, #32]
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	fa93 f3a3 	rbit	r3, r3
 8003224:	613b      	str	r3, [r7, #16]
  return result;
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d101      	bne.n	8003234 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8003230:	2320      	movs	r3, #32
 8003232:	e003      	b.n	800323c <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8003234:	69bb      	ldr	r3, [r7, #24]
 8003236:	fab3 f383 	clz	r3, r3
 800323a:	b2db      	uxtb	r3, r3
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	210f      	movs	r1, #15
 8003240:	fa01 f303 	lsl.w	r3, r1, r3
 8003244:	43db      	mvns	r3, r3
 8003246:	401a      	ands	r2, r3
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800324c:	6a3b      	ldr	r3, [r7, #32]
 800324e:	fa93 f3a3 	rbit	r3, r3
 8003252:	61fb      	str	r3, [r7, #28]
  return result;
 8003254:	69fb      	ldr	r3, [r7, #28]
 8003256:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800325a:	2b00      	cmp	r3, #0
 800325c:	d101      	bne.n	8003262 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800325e:	2320      	movs	r3, #32
 8003260:	e003      	b.n	800326a <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8003262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003264:	fab3 f383 	clz	r3, r3
 8003268:	b2db      	uxtb	r3, r3
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	6879      	ldr	r1, [r7, #4]
 800326e:	fa01 f303 	lsl.w	r3, r1, r3
 8003272:	431a      	orrs	r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	621a      	str	r2, [r3, #32]
}
 8003278:	bf00      	nop
 800327a:	372c      	adds	r7, #44	; 0x2c
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr

08003284 <LL_GPIO_SetAFPin_8_15>:
{
 8003284:	b480      	push	{r7}
 8003286:	b08b      	sub	sp, #44	; 0x2c
 8003288:	af00      	add	r7, sp, #0
 800328a:	60f8      	str	r0, [r7, #12]
 800328c:	60b9      	str	r1, [r7, #8]
 800328e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	0a1b      	lsrs	r3, r3, #8
 8003298:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	fa93 f3a3 	rbit	r3, r3
 80032a0:	613b      	str	r3, [r7, #16]
  return result;
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80032a6:	69bb      	ldr	r3, [r7, #24]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d101      	bne.n	80032b0 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80032ac:	2320      	movs	r3, #32
 80032ae:	e003      	b.n	80032b8 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80032b0:	69bb      	ldr	r3, [r7, #24]
 80032b2:	fab3 f383 	clz	r3, r3
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	210f      	movs	r1, #15
 80032bc:	fa01 f303 	lsl.w	r3, r1, r3
 80032c0:	43db      	mvns	r3, r3
 80032c2:	401a      	ands	r2, r3
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	0a1b      	lsrs	r3, r3, #8
 80032c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ca:	6a3b      	ldr	r3, [r7, #32]
 80032cc:	fa93 f3a3 	rbit	r3, r3
 80032d0:	61fb      	str	r3, [r7, #28]
  return result;
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80032d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d101      	bne.n	80032e0 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80032dc:	2320      	movs	r3, #32
 80032de:	e003      	b.n	80032e8 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80032e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e2:	fab3 f383 	clz	r3, r3
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	6879      	ldr	r1, [r7, #4]
 80032ec:	fa01 f303 	lsl.w	r3, r1, r3
 80032f0:	431a      	orrs	r2, r3
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	625a      	str	r2, [r3, #36]	; 0x24
}
 80032f6:	bf00      	nop
 80032f8:	372c      	adds	r7, #44	; 0x2c
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr

08003302 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003302:	b580      	push	{r7, lr}
 8003304:	b088      	sub	sp, #32
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
 800330a:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	fa93 f3a3 	rbit	r3, r3
 8003318:	60fb      	str	r3, [r7, #12]
  return result;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d101      	bne.n	8003328 <LL_GPIO_Init+0x26>
    return 32U;
 8003324:	2320      	movs	r3, #32
 8003326:	e003      	b.n	8003330 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	fab3 f383 	clz	r3, r3
 800332e:	b2db      	uxtb	r3, r3
 8003330:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003332:	e048      	b.n	80033c6 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	2101      	movs	r1, #1
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	fa01 f303 	lsl.w	r3, r1, r3
 8003340:	4013      	ands	r3, r2
 8003342:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d03a      	beq.n	80033c0 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d003      	beq.n	800335a <LL_GPIO_Init+0x58>
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	2b02      	cmp	r3, #2
 8003358:	d10e      	bne.n	8003378 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	461a      	mov	r2, r3
 8003360:	69b9      	ldr	r1, [r7, #24]
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f7ff fed7 	bl	8003116 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	6819      	ldr	r1, [r3, #0]
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	461a      	mov	r2, r3
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f7ff feb7 	bl	80030e6 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	691b      	ldr	r3, [r3, #16]
 800337c:	461a      	mov	r2, r3
 800337e:	69b9      	ldr	r1, [r7, #24]
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f7ff ff05 	bl	8003190 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	2b02      	cmp	r3, #2
 800338c:	d111      	bne.n	80033b2 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800338e:	69bb      	ldr	r3, [r7, #24]
 8003390:	2bff      	cmp	r3, #255	; 0xff
 8003392:	d807      	bhi.n	80033a4 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	695b      	ldr	r3, [r3, #20]
 8003398:	461a      	mov	r2, r3
 800339a:	69b9      	ldr	r1, [r7, #24]
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f7ff ff34 	bl	800320a <LL_GPIO_SetAFPin_0_7>
 80033a2:	e006      	b.n	80033b2 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	695b      	ldr	r3, [r3, #20]
 80033a8:	461a      	mov	r2, r3
 80033aa:	69b9      	ldr	r1, [r7, #24]
 80033ac:	6878      	ldr	r0, [r7, #4]
 80033ae:	f7ff ff69 	bl	8003284 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	461a      	mov	r2, r3
 80033b8:	69b9      	ldr	r1, [r7, #24]
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f7ff fe56 	bl	800306c <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	3301      	adds	r3, #1
 80033c4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	fa22 f303 	lsr.w	r3, r2, r3
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d1af      	bne.n	8003334 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 80033d4:	2300      	movs	r3, #0
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3720      	adds	r7, #32
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
	...

080033e0 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80033e0:	b480      	push	{r7}
 80033e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80033e4:	4b07      	ldr	r3, [pc, #28]	; (8003404 <LL_RCC_HSI_IsReady+0x24>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033f0:	d101      	bne.n	80033f6 <LL_RCC_HSI_IsReady+0x16>
 80033f2:	2301      	movs	r3, #1
 80033f4:	e000      	b.n	80033f8 <LL_RCC_HSI_IsReady+0x18>
 80033f6:	2300      	movs	r3, #0
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop
 8003404:	40021000 	.word	0x40021000

08003408 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8003408:	b480      	push	{r7}
 800340a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800340c:	4b07      	ldr	r3, [pc, #28]	; (800342c <LL_RCC_LSE_IsReady+0x24>)
 800340e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	2b02      	cmp	r3, #2
 8003418:	d101      	bne.n	800341e <LL_RCC_LSE_IsReady+0x16>
 800341a:	2301      	movs	r3, #1
 800341c:	e000      	b.n	8003420 <LL_RCC_LSE_IsReady+0x18>
 800341e:	2300      	movs	r3, #0
}
 8003420:	4618      	mov	r0, r3
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr
 800342a:	bf00      	nop
 800342c:	40021000 	.word	0x40021000

08003430 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003434:	4b04      	ldr	r3, [pc, #16]	; (8003448 <LL_RCC_GetSysClkSource+0x18>)
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f003 030c 	and.w	r3, r3, #12
}
 800343c:	4618      	mov	r0, r3
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop
 8003448:	40021000 	.word	0x40021000

0800344c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800344c:	b480      	push	{r7}
 800344e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003450:	4b04      	ldr	r3, [pc, #16]	; (8003464 <LL_RCC_GetAHBPrescaler+0x18>)
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003458:	4618      	mov	r0, r3
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	40021000 	.word	0x40021000

08003468 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003468:	b480      	push	{r7}
 800346a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800346c:	4b04      	ldr	r3, [pc, #16]	; (8003480 <LL_RCC_GetAPB1Prescaler+0x18>)
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8003474:	4618      	mov	r0, r3
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	40021000 	.word	0x40021000

08003484 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8003484:	b480      	push	{r7}
 8003486:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003488:	4b04      	ldr	r3, [pc, #16]	; (800349c <LL_RCC_GetAPB2Prescaler+0x18>)
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8003490:	4618      	mov	r0, r3
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop
 800349c:	40021000 	.word	0x40021000

080034a0 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b083      	sub	sp, #12
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80034a8:	4b06      	ldr	r3, [pc, #24]	; (80034c4 <LL_RCC_GetUSARTClockSource+0x24>)
 80034aa:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	401a      	ands	r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	041b      	lsls	r3, r3, #16
 80034b6:	4313      	orrs	r3, r2
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	370c      	adds	r7, #12
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr
 80034c4:	40021000 	.word	0x40021000

080034c8 <LL_RCC_GetUARTClockSource>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b083      	sub	sp, #12
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 80034d0:	4b06      	ldr	r3, [pc, #24]	; (80034ec <LL_RCC_GetUARTClockSource+0x24>)
 80034d2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	401a      	ands	r2, r3
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	041b      	lsls	r3, r3, #16
 80034de:	4313      	orrs	r3, r2
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	370c      	adds	r7, #12
 80034e4:	46bd      	mov	sp, r7
 80034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ea:	4770      	bx	lr
 80034ec:	40021000 	.word	0x40021000

080034f0 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80034f0:	b480      	push	{r7}
 80034f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80034f4:	4b04      	ldr	r3, [pc, #16]	; (8003508 <LL_RCC_PLL_GetMainSource+0x18>)
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	f003 0303 	and.w	r3, r3, #3
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop
 8003508:	40021000 	.word	0x40021000

0800350c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between Min_Data = 8 and Max_Data = 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800350c:	b480      	push	{r7}
 800350e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003510:	4b04      	ldr	r3, [pc, #16]	; (8003524 <LL_RCC_PLL_GetN+0x18>)
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	0a1b      	lsrs	r3, r3, #8
 8003516:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800351a:	4618      	mov	r0, r3
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr
 8003524:	40021000 	.word	0x40021000

08003528 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8003528:	b480      	push	{r7}
 800352a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800352c:	4b04      	ldr	r3, [pc, #16]	; (8003540 <LL_RCC_PLL_GetR+0x18>)
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8003534:	4618      	mov	r0, r3
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	40021000 	.word	0x40021000

08003544 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_14
  *         @arg @ref LL_RCC_PLLM_DIV_15
  *         @arg @ref LL_RCC_PLLM_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003544:	b480      	push	{r7}
 8003546:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003548:	4b04      	ldr	r3, [pc, #16]	; (800355c <LL_RCC_PLL_GetDivider+0x18>)
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003550:	4618      	mov	r0, r3
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr
 800355a:	bf00      	nop
 800355c:	40021000 	.word	0x40021000

08003560 <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b084      	sub	sp, #16
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8003568:	2300      	movs	r3, #0
 800356a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2b03      	cmp	r3, #3
 8003570:	d132      	bne.n	80035d8 <LL_RCC_GetUSARTClockFreq+0x78>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f7ff ff94 	bl	80034a0 <LL_RCC_GetUSARTClockSource>
 8003578:	4603      	mov	r3, r0
 800357a:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 800357e:	d016      	beq.n	80035ae <LL_RCC_GetUSARTClockFreq+0x4e>
 8003580:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8003584:	d81c      	bhi.n	80035c0 <LL_RCC_GetUSARTClockFreq+0x60>
 8003586:	4a52      	ldr	r2, [pc, #328]	; (80036d0 <LL_RCC_GetUSARTClockFreq+0x170>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d003      	beq.n	8003594 <LL_RCC_GetUSARTClockFreq+0x34>
 800358c:	4a51      	ldr	r2, [pc, #324]	; (80036d4 <LL_RCC_GetUSARTClockFreq+0x174>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d004      	beq.n	800359c <LL_RCC_GetUSARTClockFreq+0x3c>
 8003592:	e015      	b.n	80035c0 <LL_RCC_GetUSARTClockFreq+0x60>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8003594:	f000 f934 	bl	8003800 <RCC_GetSystemClockFreq>
 8003598:	60f8      	str	r0, [r7, #12]
        break;
 800359a:	e094      	b.n	80036c6 <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800359c:	f7ff ff20 	bl	80033e0 <LL_RCC_HSI_IsReady>
 80035a0:	4603      	mov	r3, r0
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	f000 8082 	beq.w	80036ac <LL_RCC_GetUSARTClockFreq+0x14c>
        {
          usart_frequency = HSI_VALUE;
 80035a8:	4b4b      	ldr	r3, [pc, #300]	; (80036d8 <LL_RCC_GetUSARTClockFreq+0x178>)
 80035aa:	60fb      	str	r3, [r7, #12]
        }
        break;
 80035ac:	e07e      	b.n	80036ac <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80035ae:	f7ff ff2b 	bl	8003408 <LL_RCC_LSE_IsReady>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d07b      	beq.n	80036b0 <LL_RCC_GetUSARTClockFreq+0x150>
        {
          usart_frequency = LSE_VALUE;
 80035b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035bc:	60fb      	str	r3, [r7, #12]
        }
        break;
 80035be:	e077      	b.n	80036b0 <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80035c0:	f000 f91e 	bl	8003800 <RCC_GetSystemClockFreq>
 80035c4:	4603      	mov	r3, r0
 80035c6:	4618      	mov	r0, r3
 80035c8:	f000 f940 	bl	800384c <RCC_GetHCLKClockFreq>
 80035cc:	4603      	mov	r3, r0
 80035ce:	4618      	mov	r0, r3
 80035d0:	f000 f96a 	bl	80038a8 <RCC_GetPCLK2ClockFreq>
 80035d4:	60f8      	str	r0, [r7, #12]
        break;
 80035d6:	e076      	b.n	80036c6 <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2b0c      	cmp	r3, #12
 80035dc:	d131      	bne.n	8003642 <LL_RCC_GetUSARTClockFreq+0xe2>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f7ff ff5e 	bl	80034a0 <LL_RCC_GetUSARTClockSource>
 80035e4:	4603      	mov	r3, r0
 80035e6:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 80035ea:	d015      	beq.n	8003618 <LL_RCC_GetUSARTClockFreq+0xb8>
 80035ec:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 80035f0:	d81b      	bhi.n	800362a <LL_RCC_GetUSARTClockFreq+0xca>
 80035f2:	4a3a      	ldr	r2, [pc, #232]	; (80036dc <LL_RCC_GetUSARTClockFreq+0x17c>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d003      	beq.n	8003600 <LL_RCC_GetUSARTClockFreq+0xa0>
 80035f8:	4a39      	ldr	r2, [pc, #228]	; (80036e0 <LL_RCC_GetUSARTClockFreq+0x180>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d004      	beq.n	8003608 <LL_RCC_GetUSARTClockFreq+0xa8>
 80035fe:	e014      	b.n	800362a <LL_RCC_GetUSARTClockFreq+0xca>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8003600:	f000 f8fe 	bl	8003800 <RCC_GetSystemClockFreq>
 8003604:	60f8      	str	r0, [r7, #12]
        break;
 8003606:	e05e      	b.n	80036c6 <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8003608:	f7ff feea 	bl	80033e0 <LL_RCC_HSI_IsReady>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d050      	beq.n	80036b4 <LL_RCC_GetUSARTClockFreq+0x154>
        {
          usart_frequency = HSI_VALUE;
 8003612:	4b31      	ldr	r3, [pc, #196]	; (80036d8 <LL_RCC_GetUSARTClockFreq+0x178>)
 8003614:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003616:	e04d      	b.n	80036b4 <LL_RCC_GetUSARTClockFreq+0x154>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8003618:	f7ff fef6 	bl	8003408 <LL_RCC_LSE_IsReady>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d04a      	beq.n	80036b8 <LL_RCC_GetUSARTClockFreq+0x158>
        {
          usart_frequency = LSE_VALUE;
 8003622:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003626:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003628:	e046      	b.n	80036b8 <LL_RCC_GetUSARTClockFreq+0x158>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800362a:	f000 f8e9 	bl	8003800 <RCC_GetSystemClockFreq>
 800362e:	4603      	mov	r3, r0
 8003630:	4618      	mov	r0, r3
 8003632:	f000 f90b 	bl	800384c <RCC_GetHCLKClockFreq>
 8003636:	4603      	mov	r3, r0
 8003638:	4618      	mov	r0, r3
 800363a:	f000 f91f 	bl	800387c <RCC_GetPCLK1ClockFreq>
 800363e:	60f8      	str	r0, [r7, #12]
        break;
 8003640:	e041      	b.n	80036c6 <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2b30      	cmp	r3, #48	; 0x30
 8003646:	d139      	bne.n	80036bc <LL_RCC_GetUSARTClockFreq+0x15c>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	f7ff ff29 	bl	80034a0 <LL_RCC_GetUSARTClockSource>
 800364e:	4603      	mov	r3, r0
 8003650:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8003654:	d015      	beq.n	8003682 <LL_RCC_GetUSARTClockFreq+0x122>
 8003656:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 800365a:	d81b      	bhi.n	8003694 <LL_RCC_GetUSARTClockFreq+0x134>
 800365c:	4a21      	ldr	r2, [pc, #132]	; (80036e4 <LL_RCC_GetUSARTClockFreq+0x184>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d003      	beq.n	800366a <LL_RCC_GetUSARTClockFreq+0x10a>
 8003662:	4a21      	ldr	r2, [pc, #132]	; (80036e8 <LL_RCC_GetUSARTClockFreq+0x188>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d004      	beq.n	8003672 <LL_RCC_GetUSARTClockFreq+0x112>
 8003668:	e014      	b.n	8003694 <LL_RCC_GetUSARTClockFreq+0x134>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 800366a:	f000 f8c9 	bl	8003800 <RCC_GetSystemClockFreq>
 800366e:	60f8      	str	r0, [r7, #12]
          break;
 8003670:	e029      	b.n	80036c6 <LL_RCC_GetUSARTClockFreq+0x166>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 8003672:	f7ff feb5 	bl	80033e0 <LL_RCC_HSI_IsReady>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d021      	beq.n	80036c0 <LL_RCC_GetUSARTClockFreq+0x160>
          {
            usart_frequency = HSI_VALUE;
 800367c:	4b16      	ldr	r3, [pc, #88]	; (80036d8 <LL_RCC_GetUSARTClockFreq+0x178>)
 800367e:	60fb      	str	r3, [r7, #12]
          }
          break;
 8003680:	e01e      	b.n	80036c0 <LL_RCC_GetUSARTClockFreq+0x160>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 8003682:	f7ff fec1 	bl	8003408 <LL_RCC_LSE_IsReady>
 8003686:	4603      	mov	r3, r0
 8003688:	2b00      	cmp	r3, #0
 800368a:	d01b      	beq.n	80036c4 <LL_RCC_GetUSARTClockFreq+0x164>
          {
            usart_frequency = LSE_VALUE;
 800368c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003690:	60fb      	str	r3, [r7, #12]
          }
          break;
 8003692:	e017      	b.n	80036c4 <LL_RCC_GetUSARTClockFreq+0x164>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003694:	f000 f8b4 	bl	8003800 <RCC_GetSystemClockFreq>
 8003698:	4603      	mov	r3, r0
 800369a:	4618      	mov	r0, r3
 800369c:	f000 f8d6 	bl	800384c <RCC_GetHCLKClockFreq>
 80036a0:	4603      	mov	r3, r0
 80036a2:	4618      	mov	r0, r3
 80036a4:	f000 f8ea 	bl	800387c <RCC_GetPCLK1ClockFreq>
 80036a8:	60f8      	str	r0, [r7, #12]
          break;
 80036aa:	e00c      	b.n	80036c6 <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 80036ac:	bf00      	nop
 80036ae:	e00a      	b.n	80036c6 <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 80036b0:	bf00      	nop
 80036b2:	e008      	b.n	80036c6 <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 80036b4:	bf00      	nop
 80036b6:	e006      	b.n	80036c6 <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 80036b8:	bf00      	nop
 80036ba:	e004      	b.n	80036c6 <LL_RCC_GetUSARTClockFreq+0x166>
      }
    }
 80036bc:	bf00      	nop
 80036be:	e002      	b.n	80036c6 <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 80036c0:	bf00      	nop
 80036c2:	e000      	b.n	80036c6 <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 80036c4:	bf00      	nop
  }
  return usart_frequency;
 80036c6:	68fb      	ldr	r3, [r7, #12]
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3710      	adds	r7, #16
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}
 80036d0:	00030001 	.word	0x00030001
 80036d4:	00030002 	.word	0x00030002
 80036d8:	00f42400 	.word	0x00f42400
 80036dc:	000c0004 	.word	0x000c0004
 80036e0:	000c0008 	.word	0x000c0008
 80036e4:	00300010 	.word	0x00300010
 80036e8:	00300020 	.word	0x00300020

080036ec <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80036f4:	2300      	movs	r3, #0
 80036f6:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2bc0      	cmp	r3, #192	; 0xc0
 80036fc:	d131      	bne.n	8003762 <LL_RCC_GetUARTClockFreq+0x76>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f7ff fee2 	bl	80034c8 <LL_RCC_GetUARTClockSource>
 8003704:	4603      	mov	r3, r0
 8003706:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 800370a:	d015      	beq.n	8003738 <LL_RCC_GetUARTClockFreq+0x4c>
 800370c:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8003710:	d81b      	bhi.n	800374a <LL_RCC_GetUARTClockFreq+0x5e>
 8003712:	4a36      	ldr	r2, [pc, #216]	; (80037ec <LL_RCC_GetUARTClockFreq+0x100>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d003      	beq.n	8003720 <LL_RCC_GetUARTClockFreq+0x34>
 8003718:	4a35      	ldr	r2, [pc, #212]	; (80037f0 <LL_RCC_GetUARTClockFreq+0x104>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d004      	beq.n	8003728 <LL_RCC_GetUARTClockFreq+0x3c>
 800371e:	e014      	b.n	800374a <LL_RCC_GetUARTClockFreq+0x5e>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8003720:	f000 f86e 	bl	8003800 <RCC_GetSystemClockFreq>
 8003724:	60f8      	str	r0, [r7, #12]
        break;
 8003726:	e021      	b.n	800376c <LL_RCC_GetUARTClockFreq+0x80>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8003728:	f7ff fe5a 	bl	80033e0 <LL_RCC_HSI_IsReady>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d019      	beq.n	8003766 <LL_RCC_GetUARTClockFreq+0x7a>
        {
          uart_frequency = HSI_VALUE;
 8003732:	4b30      	ldr	r3, [pc, #192]	; (80037f4 <LL_RCC_GetUARTClockFreq+0x108>)
 8003734:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003736:	e016      	b.n	8003766 <LL_RCC_GetUARTClockFreq+0x7a>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8003738:	f7ff fe66 	bl	8003408 <LL_RCC_LSE_IsReady>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d013      	beq.n	800376a <LL_RCC_GetUARTClockFreq+0x7e>
        {
          uart_frequency = LSE_VALUE;
 8003742:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003746:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003748:	e00f      	b.n	800376a <LL_RCC_GetUARTClockFreq+0x7e>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800374a:	f000 f859 	bl	8003800 <RCC_GetSystemClockFreq>
 800374e:	4603      	mov	r3, r0
 8003750:	4618      	mov	r0, r3
 8003752:	f000 f87b 	bl	800384c <RCC_GetHCLKClockFreq>
 8003756:	4603      	mov	r3, r0
 8003758:	4618      	mov	r0, r3
 800375a:	f000 f88f 	bl	800387c <RCC_GetPCLK1ClockFreq>
 800375e:	60f8      	str	r0, [r7, #12]
        break;
 8003760:	e004      	b.n	800376c <LL_RCC_GetUARTClockFreq+0x80>
    }
  }
 8003762:	bf00      	nop
 8003764:	e002      	b.n	800376c <LL_RCC_GetUARTClockFreq+0x80>
        break;
 8003766:	bf00      	nop
 8003768:	e000      	b.n	800376c <LL_RCC_GetUARTClockFreq+0x80>
        break;
 800376a:	bf00      	nop

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003772:	d131      	bne.n	80037d8 <LL_RCC_GetUARTClockFreq+0xec>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f7ff fea7 	bl	80034c8 <LL_RCC_GetUARTClockSource>
 800377a:	4603      	mov	r3, r0
 800377c:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8003780:	d015      	beq.n	80037ae <LL_RCC_GetUARTClockFreq+0xc2>
 8003782:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8003786:	d81b      	bhi.n	80037c0 <LL_RCC_GetUARTClockFreq+0xd4>
 8003788:	4a1b      	ldr	r2, [pc, #108]	; (80037f8 <LL_RCC_GetUARTClockFreq+0x10c>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d003      	beq.n	8003796 <LL_RCC_GetUARTClockFreq+0xaa>
 800378e:	4a1b      	ldr	r2, [pc, #108]	; (80037fc <LL_RCC_GetUARTClockFreq+0x110>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d004      	beq.n	800379e <LL_RCC_GetUARTClockFreq+0xb2>
 8003794:	e014      	b.n	80037c0 <LL_RCC_GetUARTClockFreq+0xd4>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8003796:	f000 f833 	bl	8003800 <RCC_GetSystemClockFreq>
 800379a:	60f8      	str	r0, [r7, #12]
        break;
 800379c:	e021      	b.n	80037e2 <LL_RCC_GetUARTClockFreq+0xf6>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800379e:	f7ff fe1f 	bl	80033e0 <LL_RCC_HSI_IsReady>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d019      	beq.n	80037dc <LL_RCC_GetUARTClockFreq+0xf0>
        {
          uart_frequency = HSI_VALUE;
 80037a8:	4b12      	ldr	r3, [pc, #72]	; (80037f4 <LL_RCC_GetUARTClockFreq+0x108>)
 80037aa:	60fb      	str	r3, [r7, #12]
        }
        break;
 80037ac:	e016      	b.n	80037dc <LL_RCC_GetUARTClockFreq+0xf0>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80037ae:	f7ff fe2b 	bl	8003408 <LL_RCC_LSE_IsReady>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d013      	beq.n	80037e0 <LL_RCC_GetUARTClockFreq+0xf4>
        {
          uart_frequency = LSE_VALUE;
 80037b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80037bc:	60fb      	str	r3, [r7, #12]
        }
        break;
 80037be:	e00f      	b.n	80037e0 <LL_RCC_GetUARTClockFreq+0xf4>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80037c0:	f000 f81e 	bl	8003800 <RCC_GetSystemClockFreq>
 80037c4:	4603      	mov	r3, r0
 80037c6:	4618      	mov	r0, r3
 80037c8:	f000 f840 	bl	800384c <RCC_GetHCLKClockFreq>
 80037cc:	4603      	mov	r3, r0
 80037ce:	4618      	mov	r0, r3
 80037d0:	f000 f854 	bl	800387c <RCC_GetPCLK1ClockFreq>
 80037d4:	60f8      	str	r0, [r7, #12]
        break;
 80037d6:	e004      	b.n	80037e2 <LL_RCC_GetUARTClockFreq+0xf6>
    }
  }
 80037d8:	bf00      	nop
 80037da:	e002      	b.n	80037e2 <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 80037dc:	bf00      	nop
 80037de:	e000      	b.n	80037e2 <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 80037e0:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 80037e2:	68fb      	ldr	r3, [r7, #12]
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3710      	adds	r7, #16
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	00c00040 	.word	0x00c00040
 80037f0:	00c00080 	.word	0x00c00080
 80037f4:	00f42400 	.word	0x00f42400
 80037f8:	03000100 	.word	0x03000100
 80037fc:	03000200 	.word	0x03000200

08003800 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b082      	sub	sp, #8
 8003804:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8003806:	f7ff fe13 	bl	8003430 <LL_RCC_GetSysClkSource>
 800380a:	4603      	mov	r3, r0
 800380c:	2b0c      	cmp	r3, #12
 800380e:	d00c      	beq.n	800382a <RCC_GetSystemClockFreq+0x2a>
 8003810:	2b0c      	cmp	r3, #12
 8003812:	d80e      	bhi.n	8003832 <RCC_GetSystemClockFreq+0x32>
 8003814:	2b04      	cmp	r3, #4
 8003816:	d002      	beq.n	800381e <RCC_GetSystemClockFreq+0x1e>
 8003818:	2b08      	cmp	r3, #8
 800381a:	d003      	beq.n	8003824 <RCC_GetSystemClockFreq+0x24>
 800381c:	e009      	b.n	8003832 <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800381e:	4b09      	ldr	r3, [pc, #36]	; (8003844 <RCC_GetSystemClockFreq+0x44>)
 8003820:	607b      	str	r3, [r7, #4]
      break;
 8003822:	e009      	b.n	8003838 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8003824:	4b08      	ldr	r3, [pc, #32]	; (8003848 <RCC_GetSystemClockFreq+0x48>)
 8003826:	607b      	str	r3, [r7, #4]
      break;
 8003828:	e006      	b.n	8003838 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800382a:	f000 f853 	bl	80038d4 <RCC_PLL_GetFreqDomain_SYS>
 800382e:	6078      	str	r0, [r7, #4]
      break;
 8003830:	e002      	b.n	8003838 <RCC_GetSystemClockFreq+0x38>

    default:
      frequency = HSI_VALUE;
 8003832:	4b04      	ldr	r3, [pc, #16]	; (8003844 <RCC_GetSystemClockFreq+0x44>)
 8003834:	607b      	str	r3, [r7, #4]
      break;
 8003836:	bf00      	nop
  }

  return frequency;
 8003838:	687b      	ldr	r3, [r7, #4]
}
 800383a:	4618      	mov	r0, r3
 800383c:	3708      	adds	r7, #8
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	00f42400 	.word	0x00f42400
 8003848:	007a1200 	.word	0x007a1200

0800384c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b082      	sub	sp, #8
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003854:	f7ff fdfa 	bl	800344c <LL_RCC_GetAHBPrescaler>
 8003858:	4603      	mov	r3, r0
 800385a:	091b      	lsrs	r3, r3, #4
 800385c:	f003 030f 	and.w	r3, r3, #15
 8003860:	4a05      	ldr	r2, [pc, #20]	; (8003878 <RCC_GetHCLKClockFreq+0x2c>)
 8003862:	5cd3      	ldrb	r3, [r2, r3]
 8003864:	f003 031f 	and.w	r3, r3, #31
 8003868:	687a      	ldr	r2, [r7, #4]
 800386a:	fa22 f303 	lsr.w	r3, r2, r3
}
 800386e:	4618      	mov	r0, r3
 8003870:	3708      	adds	r7, #8
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	08008f6c 	.word	0x08008f6c

0800387c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003884:	f7ff fdf0 	bl	8003468 <LL_RCC_GetAPB1Prescaler>
 8003888:	4603      	mov	r3, r0
 800388a:	0a1b      	lsrs	r3, r3, #8
 800388c:	4a05      	ldr	r2, [pc, #20]	; (80038a4 <RCC_GetPCLK1ClockFreq+0x28>)
 800388e:	5cd3      	ldrb	r3, [r2, r3]
 8003890:	f003 031f 	and.w	r3, r3, #31
 8003894:	687a      	ldr	r2, [r7, #4]
 8003896:	fa22 f303 	lsr.w	r3, r2, r3
}
 800389a:	4618      	mov	r0, r3
 800389c:	3708      	adds	r7, #8
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	08008f7c 	.word	0x08008f7c

080038a8 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b082      	sub	sp, #8
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80038b0:	f7ff fde8 	bl	8003484 <LL_RCC_GetAPB2Prescaler>
 80038b4:	4603      	mov	r3, r0
 80038b6:	0adb      	lsrs	r3, r3, #11
 80038b8:	4a05      	ldr	r2, [pc, #20]	; (80038d0 <RCC_GetPCLK2ClockFreq+0x28>)
 80038ba:	5cd3      	ldrb	r3, [r2, r3]
 80038bc:	f003 031f 	and.w	r3, r3, #31
 80038c0:	687a      	ldr	r2, [r7, #4]
 80038c2:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3708      	adds	r7, #8
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	08008f7c 	.word	0x08008f7c

080038d4 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80038d4:	b590      	push	{r4, r7, lr}
 80038d6:	b083      	sub	sp, #12
 80038d8:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80038da:	f7ff fe09 	bl	80034f0 <LL_RCC_PLL_GetMainSource>
 80038de:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d003      	beq.n	80038ee <RCC_PLL_GetFreqDomain_SYS+0x1a>
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	2b03      	cmp	r3, #3
 80038ea:	d003      	beq.n	80038f4 <RCC_PLL_GetFreqDomain_SYS+0x20>
 80038ec:	e005      	b.n	80038fa <RCC_PLL_GetFreqDomain_SYS+0x26>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80038ee:	4b11      	ldr	r3, [pc, #68]	; (8003934 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 80038f0:	607b      	str	r3, [r7, #4]
      break;
 80038f2:	e005      	b.n	8003900 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80038f4:	4b10      	ldr	r3, [pc, #64]	; (8003938 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 80038f6:	607b      	str	r3, [r7, #4]
      break;
 80038f8:	e002      	b.n	8003900 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    default:
      pllinputfreq = HSI_VALUE;
 80038fa:	4b0e      	ldr	r3, [pc, #56]	; (8003934 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 80038fc:	607b      	str	r3, [r7, #4]
      break;
 80038fe:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003900:	f7ff fe04 	bl	800350c <LL_RCC_PLL_GetN>
 8003904:	4602      	mov	r2, r0
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	fb03 f402 	mul.w	r4, r3, r2
 800390c:	f7ff fe1a 	bl	8003544 <LL_RCC_PLL_GetDivider>
 8003910:	4603      	mov	r3, r0
 8003912:	091b      	lsrs	r3, r3, #4
 8003914:	3301      	adds	r3, #1
 8003916:	fbb4 f4f3 	udiv	r4, r4, r3
 800391a:	f7ff fe05 	bl	8003528 <LL_RCC_PLL_GetR>
 800391e:	4603      	mov	r3, r0
 8003920:	0e5b      	lsrs	r3, r3, #25
 8003922:	3301      	adds	r3, #1
 8003924:	005b      	lsls	r3, r3, #1
 8003926:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800392a:	4618      	mov	r0, r3
 800392c:	370c      	adds	r7, #12
 800392e:	46bd      	mov	sp, r7
 8003930:	bd90      	pop	{r4, r7, pc}
 8003932:	bf00      	nop
 8003934:	00f42400 	.word	0x00f42400
 8003938:	007a1200 	.word	0x007a1200

0800393c <LL_APB1_GRP1_ForceReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
{
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8003944:	4b05      	ldr	r3, [pc, #20]	; (800395c <LL_APB1_GRP1_ForceReset+0x20>)
 8003946:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003948:	4904      	ldr	r1, [pc, #16]	; (800395c <LL_APB1_GRP1_ForceReset+0x20>)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4313      	orrs	r3, r2
 800394e:	638b      	str	r3, [r1, #56]	; 0x38
}
 8003950:	bf00      	nop
 8003952:	370c      	adds	r7, #12
 8003954:	46bd      	mov	sp, r7
 8003956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395a:	4770      	bx	lr
 800395c:	40021000 	.word	0x40021000

08003960 <LL_APB1_GRP1_ReleaseReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
{
 8003960:	b480      	push	{r7}
 8003962:	b083      	sub	sp, #12
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8003968:	4b06      	ldr	r3, [pc, #24]	; (8003984 <LL_APB1_GRP1_ReleaseReset+0x24>)
 800396a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	43db      	mvns	r3, r3
 8003970:	4904      	ldr	r1, [pc, #16]	; (8003984 <LL_APB1_GRP1_ReleaseReset+0x24>)
 8003972:	4013      	ands	r3, r2
 8003974:	638b      	str	r3, [r1, #56]	; 0x38
}
 8003976:	bf00      	nop
 8003978:	370c      	adds	r7, #12
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr
 8003982:	bf00      	nop
 8003984:	40021000 	.word	0x40021000

08003988 <LL_APB2_GRP1_ForceReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 8003990:	4b05      	ldr	r3, [pc, #20]	; (80039a8 <LL_APB2_GRP1_ForceReset+0x20>)
 8003992:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003994:	4904      	ldr	r1, [pc, #16]	; (80039a8 <LL_APB2_GRP1_ForceReset+0x20>)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4313      	orrs	r3, r2
 800399a:	640b      	str	r3, [r1, #64]	; 0x40
}
 800399c:	bf00      	nop
 800399e:	370c      	adds	r7, #12
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr
 80039a8:	40021000 	.word	0x40021000

080039ac <LL_APB2_GRP1_ReleaseReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b083      	sub	sp, #12
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 80039b4:	4b06      	ldr	r3, [pc, #24]	; (80039d0 <LL_APB2_GRP1_ReleaseReset+0x24>)
 80039b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	43db      	mvns	r3, r3
 80039bc:	4904      	ldr	r1, [pc, #16]	; (80039d0 <LL_APB2_GRP1_ReleaseReset+0x24>)
 80039be:	4013      	ands	r3, r2
 80039c0:	640b      	str	r3, [r1, #64]	; 0x40
}
 80039c2:	bf00      	nop
 80039c4:	370c      	adds	r7, #12
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop
 80039d0:	40021000 	.word	0x40021000

080039d4 <LL_SPI_DeInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: SPI registers are de-initialized
  *          - ERROR: SPI registers are not de-initialized
  */
ErrorStatus LL_SPI_DeInit(SPI_TypeDef *SPIx)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b084      	sub	sp, #16
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  ErrorStatus status = ERROR;
 80039dc:	2301      	movs	r3, #1
 80039de:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(SPIx));

#if defined(SPI1)
  if (SPIx == SPI1)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	4a1e      	ldr	r2, [pc, #120]	; (8003a5c <LL_SPI_DeInit+0x88>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d109      	bne.n	80039fc <LL_SPI_DeInit+0x28>
  {
    /* Force reset of SPI clock */
    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_SPI1);
 80039e8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80039ec:	f7ff ffcc 	bl	8003988 <LL_APB2_GRP1_ForceReset>

    /* Release reset of SPI clock */
    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_SPI1);
 80039f0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80039f4:	f7ff ffda 	bl	80039ac <LL_APB2_GRP1_ReleaseReset>

    status = SUCCESS;
 80039f8:	2300      	movs	r3, #0
 80039fa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* SPI1 */
#if defined(SPI2)
  if (SPIx == SPI2)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4a18      	ldr	r2, [pc, #96]	; (8003a60 <LL_SPI_DeInit+0x8c>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d109      	bne.n	8003a18 <LL_SPI_DeInit+0x44>
  {
    /* Force reset of SPI clock */
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_SPI2);
 8003a04:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003a08:	f7ff ff98 	bl	800393c <LL_APB1_GRP1_ForceReset>

    /* Release reset of SPI clock */
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_SPI2);
 8003a0c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003a10:	f7ff ffa6 	bl	8003960 <LL_APB1_GRP1_ReleaseReset>

    status = SUCCESS;
 8003a14:	2300      	movs	r3, #0
 8003a16:	73fb      	strb	r3, [r7, #15]
  }
#endif /* SPI2 */
#if defined(SPI3)
  if (SPIx == SPI3)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	4a12      	ldr	r2, [pc, #72]	; (8003a64 <LL_SPI_DeInit+0x90>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d109      	bne.n	8003a34 <LL_SPI_DeInit+0x60>
  {
    /* Force reset of SPI clock */
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_SPI3);
 8003a20:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003a24:	f7ff ff8a 	bl	800393c <LL_APB1_GRP1_ForceReset>

    /* Release reset of SPI clock */
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_SPI3);
 8003a28:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003a2c:	f7ff ff98 	bl	8003960 <LL_APB1_GRP1_ReleaseReset>

    status = SUCCESS;
 8003a30:	2300      	movs	r3, #0
 8003a32:	73fb      	strb	r3, [r7, #15]
  }
#endif /* SPI3 */
#if defined(SPI4)
  if (SPIx == SPI4)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	4a0c      	ldr	r2, [pc, #48]	; (8003a68 <LL_SPI_DeInit+0x94>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d109      	bne.n	8003a50 <LL_SPI_DeInit+0x7c>
  {
    /* Force reset of SPI clock */
    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_SPI4);
 8003a3c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003a40:	f7ff ffa2 	bl	8003988 <LL_APB2_GRP1_ForceReset>

    /* Release reset of SPI clock */
    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_SPI4);
 8003a44:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003a48:	f7ff ffb0 	bl	80039ac <LL_APB2_GRP1_ReleaseReset>

    status = SUCCESS;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* SPI4 */

  return status;
 8003a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3710      	adds	r7, #16
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	40013000 	.word	0x40013000
 8003a60:	40003800 	.word	0x40003800
 8003a64:	40003c00 	.word	0x40003c00
 8003a68:	40013c00 	.word	0x40013c00

08003a6c <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
 8003a74:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	683a      	ldr	r2, [r7, #0]
 8003a7a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003a7c:	bf00      	nop
 8003a7e:	370c      	adds	r7, #12
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr

08003a88 <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b083      	sub	sp, #12
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	683a      	ldr	r2, [r7, #0]
 8003a96:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003a98:	bf00      	nop
 8003a9a:	370c      	adds	r7, #12
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr

08003aa4 <LL_TIM_SetRepetitionCounter>:
  * @param  TIMx Timer instance
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255 or 65535 for advanced timer.
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	683a      	ldr	r2, [r7, #0]
 8003ab2:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003ab4:	bf00      	nop
 8003ab6:	370c      	adds	r7, #12
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr

08003ac0 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b083      	sub	sp, #12
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	683a      	ldr	r2, [r7, #0]
 8003ace:	635a      	str	r2, [r3, #52]	; 0x34
}
 8003ad0:	bf00      	nop
 8003ad2:	370c      	adds	r7, #12
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr

08003adc <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	683a      	ldr	r2, [r7, #0]
 8003aea:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003aec:	bf00      	nop
 8003aee:	370c      	adds	r7, #12
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr

08003af8 <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b083      	sub	sp, #12
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	683a      	ldr	r2, [r7, #0]
 8003b06:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003b08:	bf00      	nop
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	683a      	ldr	r2, [r7, #0]
 8003b22:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003b24:	bf00      	nop
 8003b26:	370c      	adds	r7, #12
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr

08003b30 <LL_TIM_OC_SetCompareCH5>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b083      	sub	sp, #12
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
 8003b38:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	683a      	ldr	r2, [r7, #0]
 8003b42:	649a      	str	r2, [r3, #72]	; 0x48
}
 8003b44:	bf00      	nop
 8003b46:	370c      	adds	r7, #12
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr

08003b50 <LL_TIM_OC_SetCompareCH6>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	683a      	ldr	r2, [r7, #0]
 8003b5e:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8003b60:	bf00      	nop
 8003b62:	370c      	adds	r7, #12
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr

08003b6c <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b083      	sub	sp, #12
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	695b      	ldr	r3, [r3, #20]
 8003b78:	f043 0201 	orr.w	r2, r3, #1
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	615a      	str	r2, [r3, #20]
}
 8003b80:	bf00      	nop
 8003b82:	370c      	adds	r7, #12
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr

08003b8c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b084      	sub	sp, #16
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
 8003b94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	4a43      	ldr	r2, [pc, #268]	; (8003cac <LL_TIM_Init+0x120>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d017      	beq.n	8003bd4 <LL_TIM_Init+0x48>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003baa:	d013      	beq.n	8003bd4 <LL_TIM_Init+0x48>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	4a40      	ldr	r2, [pc, #256]	; (8003cb0 <LL_TIM_Init+0x124>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d00f      	beq.n	8003bd4 <LL_TIM_Init+0x48>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	4a3f      	ldr	r2, [pc, #252]	; (8003cb4 <LL_TIM_Init+0x128>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d00b      	beq.n	8003bd4 <LL_TIM_Init+0x48>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	4a3e      	ldr	r2, [pc, #248]	; (8003cb8 <LL_TIM_Init+0x12c>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d007      	beq.n	8003bd4 <LL_TIM_Init+0x48>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4a3d      	ldr	r2, [pc, #244]	; (8003cbc <LL_TIM_Init+0x130>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d003      	beq.n	8003bd4 <LL_TIM_Init+0x48>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	4a3c      	ldr	r2, [pc, #240]	; (8003cc0 <LL_TIM_Init+0x134>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d106      	bne.n	8003be2 <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	4a31      	ldr	r2, [pc, #196]	; (8003cac <LL_TIM_Init+0x120>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d023      	beq.n	8003c32 <LL_TIM_Init+0xa6>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bf0:	d01f      	beq.n	8003c32 <LL_TIM_Init+0xa6>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	4a2e      	ldr	r2, [pc, #184]	; (8003cb0 <LL_TIM_Init+0x124>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d01b      	beq.n	8003c32 <LL_TIM_Init+0xa6>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	4a2d      	ldr	r2, [pc, #180]	; (8003cb4 <LL_TIM_Init+0x128>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d017      	beq.n	8003c32 <LL_TIM_Init+0xa6>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	4a2c      	ldr	r2, [pc, #176]	; (8003cb8 <LL_TIM_Init+0x12c>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d013      	beq.n	8003c32 <LL_TIM_Init+0xa6>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	4a2b      	ldr	r2, [pc, #172]	; (8003cbc <LL_TIM_Init+0x130>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d00f      	beq.n	8003c32 <LL_TIM_Init+0xa6>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	4a2b      	ldr	r2, [pc, #172]	; (8003cc4 <LL_TIM_Init+0x138>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d00b      	beq.n	8003c32 <LL_TIM_Init+0xa6>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	4a2a      	ldr	r2, [pc, #168]	; (8003cc8 <LL_TIM_Init+0x13c>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d007      	beq.n	8003c32 <LL_TIM_Init+0xa6>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	4a29      	ldr	r2, [pc, #164]	; (8003ccc <LL_TIM_Init+0x140>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d003      	beq.n	8003c32 <LL_TIM_Init+0xa6>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a24      	ldr	r2, [pc, #144]	; (8003cc0 <LL_TIM_Init+0x134>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d106      	bne.n	8003c40 <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	68fa      	ldr	r2, [r7, #12]
 8003c44:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	f7ff ff1b 	bl	8003a88 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	881b      	ldrh	r3, [r3, #0]
 8003c56:	4619      	mov	r1, r3
 8003c58:	6878      	ldr	r0, [r7, #4]
 8003c5a:	f7ff ff07 	bl	8003a6c <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	4a12      	ldr	r2, [pc, #72]	; (8003cac <LL_TIM_Init+0x120>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d013      	beq.n	8003c8e <LL_TIM_Init+0x102>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	4a14      	ldr	r2, [pc, #80]	; (8003cbc <LL_TIM_Init+0x130>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d00f      	beq.n	8003c8e <LL_TIM_Init+0x102>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	4a14      	ldr	r2, [pc, #80]	; (8003cc4 <LL_TIM_Init+0x138>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d00b      	beq.n	8003c8e <LL_TIM_Init+0x102>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	4a13      	ldr	r2, [pc, #76]	; (8003cc8 <LL_TIM_Init+0x13c>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d007      	beq.n	8003c8e <LL_TIM_Init+0x102>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	4a12      	ldr	r2, [pc, #72]	; (8003ccc <LL_TIM_Init+0x140>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d003      	beq.n	8003c8e <LL_TIM_Init+0x102>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	4a0d      	ldr	r2, [pc, #52]	; (8003cc0 <LL_TIM_Init+0x134>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d105      	bne.n	8003c9a <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	691b      	ldr	r3, [r3, #16]
 8003c92:	4619      	mov	r1, r3
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	f7ff ff05 	bl	8003aa4 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f7ff ff66 	bl	8003b6c <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8003ca0:	2300      	movs	r3, #0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3710      	adds	r7, #16
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop
 8003cac:	40012c00 	.word	0x40012c00
 8003cb0:	40000400 	.word	0x40000400
 8003cb4:	40000800 	.word	0x40000800
 8003cb8:	40000c00 	.word	0x40000c00
 8003cbc:	40013400 	.word	0x40013400
 8003cc0:	40015000 	.word	0x40015000
 8003cc4:	40014000 	.word	0x40014000
 8003cc8:	40014400 	.word	0x40014400
 8003ccc:	40014800 	.word	0x40014800

08003cd0 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b086      	sub	sp, #24
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	60f8      	str	r0, [r7, #12]
 8003cd8:	60b9      	str	r1, [r7, #8]
 8003cda:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ce6:	d045      	beq.n	8003d74 <LL_TIM_OC_Init+0xa4>
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003cee:	d848      	bhi.n	8003d82 <LL_TIM_OC_Init+0xb2>
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cf6:	d036      	beq.n	8003d66 <LL_TIM_OC_Init+0x96>
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cfe:	d840      	bhi.n	8003d82 <LL_TIM_OC_Init+0xb2>
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d06:	d027      	beq.n	8003d58 <LL_TIM_OC_Init+0x88>
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d0e:	d838      	bhi.n	8003d82 <LL_TIM_OC_Init+0xb2>
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d16:	d018      	beq.n	8003d4a <LL_TIM_OC_Init+0x7a>
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d1e:	d830      	bhi.n	8003d82 <LL_TIM_OC_Init+0xb2>
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d003      	beq.n	8003d2e <LL_TIM_OC_Init+0x5e>
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	2b10      	cmp	r3, #16
 8003d2a:	d007      	beq.n	8003d3c <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8003d2c:	e029      	b.n	8003d82 <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8003d2e:	6879      	ldr	r1, [r7, #4]
 8003d30:	68f8      	ldr	r0, [r7, #12]
 8003d32:	f000 f82d 	bl	8003d90 <OC1Config>
 8003d36:	4603      	mov	r3, r0
 8003d38:	75fb      	strb	r3, [r7, #23]
      break;
 8003d3a:	e023      	b.n	8003d84 <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8003d3c:	6879      	ldr	r1, [r7, #4]
 8003d3e:	68f8      	ldr	r0, [r7, #12]
 8003d40:	f000 f8ac 	bl	8003e9c <OC2Config>
 8003d44:	4603      	mov	r3, r0
 8003d46:	75fb      	strb	r3, [r7, #23]
      break;
 8003d48:	e01c      	b.n	8003d84 <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8003d4a:	6879      	ldr	r1, [r7, #4]
 8003d4c:	68f8      	ldr	r0, [r7, #12]
 8003d4e:	f000 f92f 	bl	8003fb0 <OC3Config>
 8003d52:	4603      	mov	r3, r0
 8003d54:	75fb      	strb	r3, [r7, #23]
      break;
 8003d56:	e015      	b.n	8003d84 <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8003d58:	6879      	ldr	r1, [r7, #4]
 8003d5a:	68f8      	ldr	r0, [r7, #12]
 8003d5c:	f000 f9b2 	bl	80040c4 <OC4Config>
 8003d60:	4603      	mov	r3, r0
 8003d62:	75fb      	strb	r3, [r7, #23]
      break;
 8003d64:	e00e      	b.n	8003d84 <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 8003d66:	6879      	ldr	r1, [r7, #4]
 8003d68:	68f8      	ldr	r0, [r7, #12]
 8003d6a:	f000 fa35 	bl	80041d8 <OC5Config>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	75fb      	strb	r3, [r7, #23]
      break;
 8003d72:	e007      	b.n	8003d84 <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8003d74:	6879      	ldr	r1, [r7, #4]
 8003d76:	68f8      	ldr	r0, [r7, #12]
 8003d78:	f000 fa98 	bl	80042ac <OC6Config>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	75fb      	strb	r3, [r7, #23]
      break;
 8003d80:	e000      	b.n	8003d84 <LL_TIM_OC_Init+0xb4>
      break;
 8003d82:	bf00      	nop
  }

  return result;
 8003d84:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	3718      	adds	r7, #24
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}
	...

08003d90 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b086      	sub	sp, #24
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6a1b      	ldr	r3, [r3, #32]
 8003d9e:	f023 0201 	bic.w	r2, r3, #1
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6a1b      	ldr	r3, [r3, #32]
 8003daa:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	699b      	ldr	r3, [r3, #24]
 8003db6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f023 0303 	bic.w	r3, r3, #3
 8003dbe:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dca:	683a      	ldr	r2, [r7, #0]
 8003dcc:	6812      	ldr	r2, [r2, #0]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	f023 0202 	bic.w	r2, r3, #2
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	691b      	ldr	r3, [r3, #16]
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	f023 0201 	bic.w	r2, r3, #1
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a24      	ldr	r2, [pc, #144]	; (8003e84 <OC1Config+0xf4>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d013      	beq.n	8003e1e <OC1Config+0x8e>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	4a23      	ldr	r2, [pc, #140]	; (8003e88 <OC1Config+0xf8>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d00f      	beq.n	8003e1e <OC1Config+0x8e>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4a22      	ldr	r2, [pc, #136]	; (8003e8c <OC1Config+0xfc>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d00b      	beq.n	8003e1e <OC1Config+0x8e>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4a21      	ldr	r2, [pc, #132]	; (8003e90 <OC1Config+0x100>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d007      	beq.n	8003e1e <OC1Config+0x8e>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a20      	ldr	r2, [pc, #128]	; (8003e94 <OC1Config+0x104>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d003      	beq.n	8003e1e <OC1Config+0x8e>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a1f      	ldr	r2, [pc, #124]	; (8003e98 <OC1Config+0x108>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d11e      	bne.n	8003e5c <OC1Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	f023 0208 	bic.w	r2, r3, #8
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	695b      	ldr	r3, [r3, #20]
 8003e28:	009b      	lsls	r3, r3, #2
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	f023 0204 	bic.w	r2, r3, #4
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	699b      	ldr	r3, [r3, #24]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	69db      	ldr	r3, [r3, #28]
 8003e56:	005b      	lsls	r3, r3, #1
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	693a      	ldr	r2, [r7, #16]
 8003e60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	68fa      	ldr	r2, [r7, #12]
 8003e66:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	4619      	mov	r1, r3
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f7ff fe26 	bl	8003ac0 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	697a      	ldr	r2, [r7, #20]
 8003e78:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003e7a:	2300      	movs	r3, #0
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3718      	adds	r7, #24
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	40012c00 	.word	0x40012c00
 8003e88:	40013400 	.word	0x40013400
 8003e8c:	40014000 	.word	0x40014000
 8003e90:	40014400 	.word	0x40014400
 8003e94:	40014800 	.word	0x40014800
 8003e98:	40015000 	.word	0x40015000

08003e9c <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b086      	sub	sp, #24
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
 8003ea4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a1b      	ldr	r3, [r3, #32]
 8003eaa:	f023 0210 	bic.w	r2, r3, #16
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6a1b      	ldr	r3, [r3, #32]
 8003eb6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003eca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003ed2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ed6:	683a      	ldr	r2, [r7, #0]
 8003ed8:	6812      	ldr	r2, [r2, #0]
 8003eda:	0212      	lsls	r2, r2, #8
 8003edc:	4313      	orrs	r3, r2
 8003ede:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	f023 0220 	bic.w	r2, r3, #32
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	691b      	ldr	r3, [r3, #16]
 8003eea:	011b      	lsls	r3, r3, #4
 8003eec:	4313      	orrs	r3, r2
 8003eee:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	f023 0210 	bic.w	r2, r3, #16
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	011b      	lsls	r3, r3, #4
 8003efc:	4313      	orrs	r3, r2
 8003efe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	4a25      	ldr	r2, [pc, #148]	; (8003f98 <OC2Config+0xfc>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d013      	beq.n	8003f30 <OC2Config+0x94>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	4a24      	ldr	r2, [pc, #144]	; (8003f9c <OC2Config+0x100>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d00f      	beq.n	8003f30 <OC2Config+0x94>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	4a23      	ldr	r2, [pc, #140]	; (8003fa0 <OC2Config+0x104>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d00b      	beq.n	8003f30 <OC2Config+0x94>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	4a22      	ldr	r2, [pc, #136]	; (8003fa4 <OC2Config+0x108>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d007      	beq.n	8003f30 <OC2Config+0x94>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	4a21      	ldr	r2, [pc, #132]	; (8003fa8 <OC2Config+0x10c>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d003      	beq.n	8003f30 <OC2Config+0x94>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	4a20      	ldr	r2, [pc, #128]	; (8003fac <OC2Config+0x110>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d11f      	bne.n	8003f70 <OC2Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	695b      	ldr	r3, [r3, #20]
 8003f3a:	019b      	lsls	r3, r3, #6
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	019b      	lsls	r3, r3, #6
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	699b      	ldr	r3, [r3, #24]
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	69db      	ldr	r3, [r3, #28]
 8003f6a:	00db      	lsls	r3, r3, #3
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	693a      	ldr	r2, [r7, #16]
 8003f74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	68fa      	ldr	r2, [r7, #12]
 8003f7a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	4619      	mov	r1, r3
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f7ff fdaa 	bl	8003adc <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	697a      	ldr	r2, [r7, #20]
 8003f8c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003f8e:	2300      	movs	r3, #0
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	3718      	adds	r7, #24
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	40012c00 	.word	0x40012c00
 8003f9c:	40013400 	.word	0x40013400
 8003fa0:	40014000 	.word	0x40014000
 8003fa4:	40014400 	.word	0x40014400
 8003fa8:	40014800 	.word	0x40014800
 8003fac:	40015000 	.word	0x40015000

08003fb0 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b086      	sub	sp, #24
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6a1b      	ldr	r3, [r3, #32]
 8003fbe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6a1b      	ldr	r3, [r3, #32]
 8003fca:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	69db      	ldr	r3, [r3, #28]
 8003fd6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	f023 0303 	bic.w	r3, r3, #3
 8003fde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fe6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fea:	683a      	ldr	r2, [r7, #0]
 8003fec:	6812      	ldr	r2, [r2, #0]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	691b      	ldr	r3, [r3, #16]
 8003ffc:	021b      	lsls	r3, r3, #8
 8003ffe:	4313      	orrs	r3, r2
 8004000:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	021b      	lsls	r3, r3, #8
 800400e:	4313      	orrs	r3, r2
 8004010:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4a25      	ldr	r2, [pc, #148]	; (80040ac <OC3Config+0xfc>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d013      	beq.n	8004042 <OC3Config+0x92>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4a24      	ldr	r2, [pc, #144]	; (80040b0 <OC3Config+0x100>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d00f      	beq.n	8004042 <OC3Config+0x92>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	4a23      	ldr	r2, [pc, #140]	; (80040b4 <OC3Config+0x104>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d00b      	beq.n	8004042 <OC3Config+0x92>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4a22      	ldr	r2, [pc, #136]	; (80040b8 <OC3Config+0x108>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d007      	beq.n	8004042 <OC3Config+0x92>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	4a21      	ldr	r2, [pc, #132]	; (80040bc <OC3Config+0x10c>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d003      	beq.n	8004042 <OC3Config+0x92>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	4a20      	ldr	r2, [pc, #128]	; (80040c0 <OC3Config+0x110>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d11f      	bne.n	8004082 <OC3Config+0xd2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	695b      	ldr	r3, [r3, #20]
 800404c:	029b      	lsls	r3, r3, #10
 800404e:	4313      	orrs	r3, r2
 8004050:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	029b      	lsls	r3, r3, #10
 800405e:	4313      	orrs	r3, r2
 8004060:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	699b      	ldr	r3, [r3, #24]
 800406c:	011b      	lsls	r3, r3, #4
 800406e:	4313      	orrs	r3, r2
 8004070:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	69db      	ldr	r3, [r3, #28]
 800407c:	015b      	lsls	r3, r3, #5
 800407e:	4313      	orrs	r3, r2
 8004080:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	693a      	ldr	r2, [r7, #16]
 8004086:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	68fa      	ldr	r2, [r7, #12]
 800408c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	68db      	ldr	r3, [r3, #12]
 8004092:	4619      	mov	r1, r3
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f7ff fd2f 	bl	8003af8 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	697a      	ldr	r2, [r7, #20]
 800409e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80040a0:	2300      	movs	r3, #0
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3718      	adds	r7, #24
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	bf00      	nop
 80040ac:	40012c00 	.word	0x40012c00
 80040b0:	40013400 	.word	0x40013400
 80040b4:	40014000 	.word	0x40014000
 80040b8:	40014400 	.word	0x40014400
 80040bc:	40014800 	.word	0x40014800
 80040c0:	40015000 	.word	0x40015000

080040c4 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b086      	sub	sp, #24
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6a1b      	ldr	r3, [r3, #32]
 80040d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6a1b      	ldr	r3, [r3, #32]
 80040de:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	69db      	ldr	r3, [r3, #28]
 80040ea:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80040fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040fe:	683a      	ldr	r2, [r7, #0]
 8004100:	6812      	ldr	r2, [r2, #0]
 8004102:	0212      	lsls	r2, r2, #8
 8004104:	4313      	orrs	r3, r2
 8004106:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	691b      	ldr	r3, [r3, #16]
 8004112:	031b      	lsls	r3, r3, #12
 8004114:	4313      	orrs	r3, r2
 8004116:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	031b      	lsls	r3, r3, #12
 8004124:	4313      	orrs	r3, r2
 8004126:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	4a25      	ldr	r2, [pc, #148]	; (80041c0 <OC4Config+0xfc>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d013      	beq.n	8004158 <OC4Config+0x94>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	4a24      	ldr	r2, [pc, #144]	; (80041c4 <OC4Config+0x100>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d00f      	beq.n	8004158 <OC4Config+0x94>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	4a23      	ldr	r2, [pc, #140]	; (80041c8 <OC4Config+0x104>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d00b      	beq.n	8004158 <OC4Config+0x94>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	4a22      	ldr	r2, [pc, #136]	; (80041cc <OC4Config+0x108>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d007      	beq.n	8004158 <OC4Config+0x94>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	4a21      	ldr	r2, [pc, #132]	; (80041d0 <OC4Config+0x10c>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d003      	beq.n	8004158 <OC4Config+0x94>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	4a20      	ldr	r2, [pc, #128]	; (80041d4 <OC4Config+0x110>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d11f      	bne.n	8004198 <OC4Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	695b      	ldr	r3, [r3, #20]
 8004162:	039b      	lsls	r3, r3, #14
 8004164:	4313      	orrs	r3, r2
 8004166:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	039b      	lsls	r3, r3, #14
 8004174:	4313      	orrs	r3, r2
 8004176:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	699b      	ldr	r3, [r3, #24]
 8004182:	019b      	lsls	r3, r3, #6
 8004184:	4313      	orrs	r3, r2
 8004186:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	69db      	ldr	r3, [r3, #28]
 8004192:	01db      	lsls	r3, r3, #7
 8004194:	4313      	orrs	r3, r2
 8004196:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	693a      	ldr	r2, [r7, #16]
 800419c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	68fa      	ldr	r2, [r7, #12]
 80041a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	4619      	mov	r1, r3
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f7ff fcb2 	bl	8003b14 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	697a      	ldr	r2, [r7, #20]
 80041b4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80041b6:	2300      	movs	r3, #0
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	3718      	adds	r7, #24
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	40012c00 	.word	0x40012c00
 80041c4:	40013400 	.word	0x40013400
 80041c8:	40014000 	.word	0x40014000
 80041cc:	40014400 	.word	0x40014400
 80041d0:	40014800 	.word	0x40014800
 80041d4:	40015000 	.word	0x40015000

080041d8 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6a1b      	ldr	r3, [r3, #32]
 80041e6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6a1b      	ldr	r3, [r3, #32]
 80041f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041f8:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004200:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004204:	683a      	ldr	r2, [r7, #0]
 8004206:	6812      	ldr	r2, [r2, #0]
 8004208:	4313      	orrs	r3, r2
 800420a:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	691b      	ldr	r3, [r3, #16]
 8004216:	041b      	lsls	r3, r3, #16
 8004218:	4313      	orrs	r3, r2
 800421a:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	041b      	lsls	r3, r3, #16
 8004228:	4313      	orrs	r3, r2
 800422a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	4a19      	ldr	r2, [pc, #100]	; (8004294 <OC5Config+0xbc>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d013      	beq.n	800425c <OC5Config+0x84>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	4a18      	ldr	r2, [pc, #96]	; (8004298 <OC5Config+0xc0>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d00f      	beq.n	800425c <OC5Config+0x84>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	4a17      	ldr	r2, [pc, #92]	; (800429c <OC5Config+0xc4>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d00b      	beq.n	800425c <OC5Config+0x84>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	4a16      	ldr	r2, [pc, #88]	; (80042a0 <OC5Config+0xc8>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d007      	beq.n	800425c <OC5Config+0x84>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	4a15      	ldr	r2, [pc, #84]	; (80042a4 <OC5Config+0xcc>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d003      	beq.n	800425c <OC5Config+0x84>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	4a14      	ldr	r2, [pc, #80]	; (80042a8 <OC5Config+0xd0>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d109      	bne.n	8004270 <OC5Config+0x98>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	699b      	ldr	r3, [r3, #24]
 8004268:	021b      	lsls	r3, r3, #8
 800426a:	431a      	orrs	r2, r3
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	68ba      	ldr	r2, [r7, #8]
 8004274:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	68db      	ldr	r3, [r3, #12]
 800427a:	4619      	mov	r1, r3
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f7ff fc57 	bl	8003b30 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	68fa      	ldr	r2, [r7, #12]
 8004286:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004288:	2300      	movs	r3, #0
}
 800428a:	4618      	mov	r0, r3
 800428c:	3710      	adds	r7, #16
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	40012c00 	.word	0x40012c00
 8004298:	40013400 	.word	0x40013400
 800429c:	40014000 	.word	0x40014000
 80042a0:	40014400 	.word	0x40014400
 80042a4:	40014800 	.word	0x40014800
 80042a8:	40015000 	.word	0x40015000

080042ac <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b084      	sub	sp, #16
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
 80042b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6a1b      	ldr	r3, [r3, #32]
 80042ba:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6a1b      	ldr	r3, [r3, #32]
 80042c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042cc:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042d8:	683a      	ldr	r2, [r7, #0]
 80042da:	6812      	ldr	r2, [r2, #0]
 80042dc:	0212      	lsls	r2, r2, #8
 80042de:	4313      	orrs	r3, r2
 80042e0:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	691b      	ldr	r3, [r3, #16]
 80042ec:	051b      	lsls	r3, r3, #20
 80042ee:	4313      	orrs	r3, r2
 80042f0:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	051b      	lsls	r3, r3, #20
 80042fe:	4313      	orrs	r3, r2
 8004300:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a18      	ldr	r2, [pc, #96]	; (8004368 <OC6Config+0xbc>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d013      	beq.n	8004332 <OC6Config+0x86>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a17      	ldr	r2, [pc, #92]	; (800436c <OC6Config+0xc0>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d00f      	beq.n	8004332 <OC6Config+0x86>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a16      	ldr	r2, [pc, #88]	; (8004370 <OC6Config+0xc4>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d00b      	beq.n	8004332 <OC6Config+0x86>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4a15      	ldr	r2, [pc, #84]	; (8004374 <OC6Config+0xc8>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d007      	beq.n	8004332 <OC6Config+0x86>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a14      	ldr	r2, [pc, #80]	; (8004378 <OC6Config+0xcc>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d003      	beq.n	8004332 <OC6Config+0x86>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a13      	ldr	r2, [pc, #76]	; (800437c <OC6Config+0xd0>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d109      	bne.n	8004346 <OC6Config+0x9a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	699b      	ldr	r3, [r3, #24]
 800433e:	029b      	lsls	r3, r3, #10
 8004340:	431a      	orrs	r2, r3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	68ba      	ldr	r2, [r7, #8]
 800434a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	4619      	mov	r1, r3
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f7ff fbfc 	bl	8003b50 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	68fa      	ldr	r2, [r7, #12]
 800435c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800435e:	2300      	movs	r3, #0
}
 8004360:	4618      	mov	r0, r3
 8004362:	3710      	adds	r7, #16
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}
 8004368:	40012c00 	.word	0x40012c00
 800436c:	40013400 	.word	0x40013400
 8004370:	40014000 	.word	0x40014000
 8004374:	40014400 	.word	0x40014400
 8004378:	40014800 	.word	0x40014800
 800437c:	40015000 	.word	0x40015000

08004380 <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 8004380:	b480      	push	{r7}
 8004382:	b083      	sub	sp, #12
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 0301 	and.w	r3, r3, #1
 8004390:	2b01      	cmp	r3, #1
 8004392:	d101      	bne.n	8004398 <LL_USART_IsEnabled+0x18>
 8004394:	2301      	movs	r3, #1
 8004396:	e000      	b.n	800439a <LL_USART_IsEnabled+0x1a>
 8004398:	2300      	movs	r3, #0
}
 800439a:	4618      	mov	r0, r3
 800439c:	370c      	adds	r7, #12
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr

080043a6 <LL_USART_SetPrescaler>:
  *         @arg @ref LL_USART_PRESCALER_DIV128
  *         @arg @ref LL_USART_PRESCALER_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue)
{
 80043a6:	b480      	push	{r7}
 80043a8:	b083      	sub	sp, #12
 80043aa:	af00      	add	r7, sp, #0
 80043ac:	6078      	str	r0, [r7, #4]
 80043ae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043b4:	f023 030f 	bic.w	r3, r3, #15
 80043b8:	683a      	ldr	r2, [r7, #0]
 80043ba:	b292      	uxth	r2, r2
 80043bc:	431a      	orrs	r2, r3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80043c2:	bf00      	nop
 80043c4:	370c      	adds	r7, #12
 80043c6:	46bd      	mov	sp, r7
 80043c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043cc:	4770      	bx	lr

080043ce <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 80043ce:	b480      	push	{r7}
 80043d0:	b083      	sub	sp, #12
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	6078      	str	r0, [r7, #4]
 80043d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	431a      	orrs	r2, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	605a      	str	r2, [r3, #4]
}
 80043e8:	bf00      	nop
 80043ea:	370c      	adds	r7, #12
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr

080043f4 <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	431a      	orrs	r2, r3
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	609a      	str	r2, [r3, #8]
}
 800440e:	bf00      	nop
 8004410:	370c      	adds	r7, #12
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr
	...

0800441c <LL_USART_SetBaudRate>:
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t PrescalerValue,
                                          uint32_t OverSampling,
                                          uint32_t BaudRate)
{
 800441c:	b480      	push	{r7}
 800441e:	b087      	sub	sp, #28
 8004420:	af00      	add	r7, sp, #0
 8004422:	60f8      	str	r0, [r7, #12]
 8004424:	60b9      	str	r1, [r7, #8]
 8004426:	607a      	str	r2, [r7, #4]
 8004428:	603b      	str	r3, [r7, #0]
  uint32_t usartdiv;
  uint32_t brrtemp;

  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2b0b      	cmp	r3, #11
 800442e:	d83c      	bhi.n	80044aa <LL_USART_SetBaudRate+0x8e>
  {
    /* Do not overstep the size of USART_PRESCALER_TAB */
  }
  else if (BaudRate == 0U)
 8004430:	6a3b      	ldr	r3, [r7, #32]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d039      	beq.n	80044aa <LL_USART_SetBaudRate+0x8e>
  {
    /* Can Not divide per 0 */
  }
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800443c:	d122      	bne.n	8004484 <LL_USART_SetBaudRate+0x68>
  {
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	b2db      	uxtb	r3, r3
 8004442:	461a      	mov	r2, r3
 8004444:	4b1c      	ldr	r3, [pc, #112]	; (80044b8 <LL_USART_SetBaudRate+0x9c>)
 8004446:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800444a:	68ba      	ldr	r2, [r7, #8]
 800444c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004450:	005a      	lsls	r2, r3, #1
 8004452:	6a3b      	ldr	r3, [r7, #32]
 8004454:	085b      	lsrs	r3, r3, #1
 8004456:	441a      	add	r2, r3
 8004458:	6a3b      	ldr	r3, [r7, #32]
 800445a:	fbb2 f3f3 	udiv	r3, r2, r3
 800445e:	b29b      	uxth	r3, r3
 8004460:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8004462:	697a      	ldr	r2, [r7, #20]
 8004464:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8004468:	4013      	ands	r3, r2
 800446a:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	085b      	lsrs	r3, r3, #1
 8004470:	b29b      	uxth	r3, r3
 8004472:	f003 0307 	and.w	r3, r3, #7
 8004476:	693a      	ldr	r2, [r7, #16]
 8004478:	4313      	orrs	r3, r2
 800447a:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	693a      	ldr	r2, [r7, #16]
 8004480:	60da      	str	r2, [r3, #12]
  }
  else
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
  }
}
 8004482:	e012      	b.n	80044aa <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	b2db      	uxtb	r3, r3
 8004488:	461a      	mov	r2, r3
 800448a:	4b0b      	ldr	r3, [pc, #44]	; (80044b8 <LL_USART_SetBaudRate+0x9c>)
 800448c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004490:	68ba      	ldr	r2, [r7, #8]
 8004492:	fbb2 f2f3 	udiv	r2, r2, r3
 8004496:	6a3b      	ldr	r3, [r7, #32]
 8004498:	085b      	lsrs	r3, r3, #1
 800449a:	441a      	add	r2, r3
 800449c:	6a3b      	ldr	r3, [r7, #32]
 800449e:	fbb2 f3f3 	udiv	r3, r2, r3
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	461a      	mov	r2, r3
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	60da      	str	r2, [r3, #12]
}
 80044aa:	bf00      	nop
 80044ac:	371c      	adds	r7, #28
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	08009038 	.word	0x08009038

080044bc <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b086      	sub	sp, #24
 80044c0:	af02      	add	r7, sp, #8
 80044c2:	6078      	str	r0, [r7, #4]
 80044c4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80044ca:	2300      	movs	r3, #0
 80044cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f7ff ff56 	bl	8004380 <LL_USART_IsEnabled>
 80044d4:	4603      	mov	r3, r0
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d165      	bne.n	80045a6 <LL_USART_Init+0xea>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	4b34      	ldr	r3, [pc, #208]	; (80045b0 <LL_USART_Init+0xf4>)
 80044e0:	4013      	ands	r3, r2
 80044e2:	683a      	ldr	r2, [r7, #0]
 80044e4:	6891      	ldr	r1, [r2, #8]
 80044e6:	683a      	ldr	r2, [r7, #0]
 80044e8:	6912      	ldr	r2, [r2, #16]
 80044ea:	4311      	orrs	r1, r2
 80044ec:	683a      	ldr	r2, [r7, #0]
 80044ee:	6952      	ldr	r2, [r2, #20]
 80044f0:	4311      	orrs	r1, r2
 80044f2:	683a      	ldr	r2, [r7, #0]
 80044f4:	69d2      	ldr	r2, [r2, #28]
 80044f6:	430a      	orrs	r2, r1
 80044f8:	431a      	orrs	r2, r3
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	4619      	mov	r1, r3
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f7ff ff62 	bl	80043ce <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	699b      	ldr	r3, [r3, #24]
 800450e:	4619      	mov	r1, r3
 8004510:	6878      	ldr	r0, [r7, #4]
 8004512:	f7ff ff6f 	bl	80043f4 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4a26      	ldr	r2, [pc, #152]	; (80045b4 <LL_USART_Init+0xf8>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d104      	bne.n	8004528 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800451e:	2003      	movs	r0, #3
 8004520:	f7ff f81e 	bl	8003560 <LL_RCC_GetUSARTClockFreq>
 8004524:	60b8      	str	r0, [r7, #8]
 8004526:	e023      	b.n	8004570 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	4a23      	ldr	r2, [pc, #140]	; (80045b8 <LL_USART_Init+0xfc>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d104      	bne.n	800453a <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8004530:	200c      	movs	r0, #12
 8004532:	f7ff f815 	bl	8003560 <LL_RCC_GetUSARTClockFreq>
 8004536:	60b8      	str	r0, [r7, #8]
 8004538:	e01a      	b.n	8004570 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART3)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	4a1f      	ldr	r2, [pc, #124]	; (80045bc <LL_USART_Init+0x100>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d104      	bne.n	800454c <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8004542:	2030      	movs	r0, #48	; 0x30
 8004544:	f7ff f80c 	bl	8003560 <LL_RCC_GetUSARTClockFreq>
 8004548:	60b8      	str	r0, [r7, #8]
 800454a:	e011      	b.n	8004570 <LL_USART_Init+0xb4>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	4a1c      	ldr	r2, [pc, #112]	; (80045c0 <LL_USART_Init+0x104>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d104      	bne.n	800455e <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8004554:	20c0      	movs	r0, #192	; 0xc0
 8004556:	f7ff f8c9 	bl	80036ec <LL_RCC_GetUARTClockFreq>
 800455a:	60b8      	str	r0, [r7, #8]
 800455c:	e008      	b.n	8004570 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	4a18      	ldr	r2, [pc, #96]	; (80045c4 <LL_USART_Init+0x108>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d104      	bne.n	8004570 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 8004566:	f44f 7040 	mov.w	r0, #768	; 0x300
 800456a:	f7ff f8bf 	bl	80036ec <LL_RCC_GetUARTClockFreq>
 800456e:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d011      	beq.n	800459a <LL_USART_Init+0xde>
        && (USART_InitStruct->BaudRate != 0U))
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d00d      	beq.n	800459a <LL_USART_Init+0xde>
    {
      status = SUCCESS;
 800457e:	2300      	movs	r3, #0
 8004580:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	69d9      	ldr	r1, [r3, #28]
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	9300      	str	r3, [sp, #0]
 8004590:	460b      	mov	r3, r1
 8004592:	68b9      	ldr	r1, [r7, #8]
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	f7ff ff41 	bl	800441c <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4619      	mov	r1, r3
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	f7ff ff00 	bl	80043a6 <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80045a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	3710      	adds	r7, #16
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	efff69f3 	.word	0xefff69f3
 80045b4:	40013800 	.word	0x40013800
 80045b8:	40004400 	.word	0x40004400
 80045bc:	40004800 	.word	0x40004800
 80045c0:	40004c00 	.word	0x40004c00
 80045c4:	40005000 	.word	0x40005000

080045c8 <LL_PWR_GetRegulVoltageScaling>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  */
__STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
{
 80045c8:	b480      	push	{r7}
 80045ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_VOS));
 80045cc:	4b04      	ldr	r3, [pc, #16]	; (80045e0 <LL_PWR_GetRegulVoltageScaling+0x18>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop
 80045e0:	40007000 	.word	0x40007000

080045e4 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b083      	sub	sp, #12
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80045ec:	4b06      	ldr	r3, [pc, #24]	; (8004608 <LL_FLASH_SetLatency+0x24>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f023 020f 	bic.w	r2, r3, #15
 80045f4:	4904      	ldr	r1, [pc, #16]	; (8004608 <LL_FLASH_SetLatency+0x24>)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4313      	orrs	r3, r2
 80045fa:	600b      	str	r3, [r1, #0]
}
 80045fc:	bf00      	nop
 80045fe:	370c      	adds	r7, #12
 8004600:	46bd      	mov	sp, r7
 8004602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004606:	4770      	bx	lr
 8004608:	40022000 	.word	0x40022000

0800460c <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 800460c:	b480      	push	{r7}
 800460e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8004610:	4b04      	ldr	r3, [pc, #16]	; (8004624 <LL_FLASH_GetLatency+0x18>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 030f 	and.w	r3, r3, #15
}
 8004618:	4618      	mov	r0, r3
 800461a:	46bd      	mov	sp, r7
 800461c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004620:	4770      	bx	lr
 8004622:	bf00      	nop
 8004624:	40022000 	.word	0x40022000

08004628 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8004628:	b480      	push	{r7}
 800462a:	b083      	sub	sp, #12
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	fbb2 f3f3 	udiv	r3, r2, r3
 800463a:	4a07      	ldr	r2, [pc, #28]	; (8004658 <LL_InitTick+0x30>)
 800463c:	3b01      	subs	r3, #1
 800463e:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8004640:	4b05      	ldr	r3, [pc, #20]	; (8004658 <LL_InitTick+0x30>)
 8004642:	2200      	movs	r2, #0
 8004644:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004646:	4b04      	ldr	r3, [pc, #16]	; (8004658 <LL_InitTick+0x30>)
 8004648:	2205      	movs	r2, #5
 800464a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 800464c:	bf00      	nop
 800464e:	370c      	adds	r7, #12
 8004650:	46bd      	mov	sp, r7
 8004652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004656:	4770      	bx	lr
 8004658:	e000e010 	.word	0xe000e010

0800465c <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8004664:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f7ff ffdd 	bl	8004628 <LL_InitTick>
}
 800466e:	bf00      	nop
 8004670:	3708      	adds	r7, #8
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
	...

08004678 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8004678:	b480      	push	{r7}
 800467a:	b085      	sub	sp, #20
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8004680:	4b10      	ldr	r3, [pc, #64]	; (80046c4 <LL_mDelay+0x4c>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay; /* MISRAC2012-Rule-17.8 */
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8004686:	68bb      	ldr	r3, [r7, #8]
  tmpDelay = Delay;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	60fb      	str	r3, [r7, #12]
  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004692:	d00c      	beq.n	80046ae <LL_mDelay+0x36>
  {
    tmpDelay++;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	3301      	adds	r3, #1
 8004698:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 800469a:	e008      	b.n	80046ae <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 800469c:	4b09      	ldr	r3, [pc, #36]	; (80046c4 <LL_mDelay+0x4c>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d002      	beq.n	80046ae <LL_mDelay+0x36>
    {
      tmpDelay--;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	3b01      	subs	r3, #1
 80046ac:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d1f3      	bne.n	800469c <LL_mDelay+0x24>
    }
  }
}
 80046b4:	bf00      	nop
 80046b6:	bf00      	nop
 80046b8:	3714      	adds	r7, #20
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr
 80046c2:	bf00      	nop
 80046c4:	e000e010 	.word	0xe000e010

080046c8 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80046d0:	4a04      	ldr	r2, [pc, #16]	; (80046e4 <LL_SetSystemCoreClock+0x1c>)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6013      	str	r3, [r2, #0]
}
 80046d6:	bf00      	nop
 80046d8:	370c      	adds	r7, #12
 80046da:	46bd      	mov	sp, r7
 80046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e0:	4770      	bx	lr
 80046e2:	bf00      	nop
 80046e4:	20000000 	.word	0x20000000

080046e8 <LL_SetFlashLatency>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Latency has been modified
  *          - ERROR: Latency cannot be modified
  */
ErrorStatus LL_SetFlashLatency(uint32_t HCLKFrequency)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b086      	sub	sp, #24
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  uint32_t timeout;
  uint32_t getlatency;
  ErrorStatus status = SUCCESS;
 80046f0:	2300      	movs	r3, #0
 80046f2:	74fb      	strb	r3, [r7, #19]

  uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */
 80046f4:	2300      	movs	r3, #0
 80046f6:	60fb      	str	r3, [r7, #12]

  /* Frequency cannot be equal to 0 or greater than max clock */
  if((HCLKFrequency == 0U) || (HCLKFrequency > UTILS_SCALE1_LATENCY9_FREQ))
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d003      	beq.n	8004706 <LL_SetFlashLatency+0x1e>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	4a38      	ldr	r2, [pc, #224]	; (80047e4 <LL_SetFlashLatency+0xfc>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d902      	bls.n	800470c <LL_SetFlashLatency+0x24>
  {
    status = ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	74fb      	strb	r3, [r7, #19]
 800470a:	e065      	b.n	80047d8 <LL_SetFlashLatency+0xf0>
  }
  else
  {
    if(LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE1)
 800470c:	f7ff ff5c 	bl	80045c8 <LL_PWR_GetRegulVoltageScaling>
 8004710:	4603      	mov	r3, r0
 8004712:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004716:	d137      	bne.n	8004788 <LL_SetFlashLatency+0xa0>
    {
      if(HCLKFrequency > UTILS_SCALE1_LATENCY8_FREQ)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a33      	ldr	r2, [pc, #204]	; (80047e8 <LL_SetFlashLatency+0x100>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d902      	bls.n	8004726 <LL_SetFlashLatency+0x3e>
      {
        /* 160 < HCLK <= 170 => 8WS (9 CPU cycles) */
        latency = LL_FLASH_LATENCY_8;
 8004720:	2308      	movs	r3, #8
 8004722:	60fb      	str	r3, [r7, #12]
 8004724:	e03d      	b.n	80047a2 <LL_SetFlashLatency+0xba>
      }
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY7_FREQ)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a30      	ldr	r2, [pc, #192]	; (80047ec <LL_SetFlashLatency+0x104>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d902      	bls.n	8004734 <LL_SetFlashLatency+0x4c>
      {
        /* 140 < HCLK <= 160 => 7WS (8 CPU cycles) */
        latency = LL_FLASH_LATENCY_7;
 800472e:	2307      	movs	r3, #7
 8004730:	60fb      	str	r3, [r7, #12]
 8004732:	e036      	b.n	80047a2 <LL_SetFlashLatency+0xba>
      }
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY6_FREQ)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	4a2e      	ldr	r2, [pc, #184]	; (80047f0 <LL_SetFlashLatency+0x108>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d902      	bls.n	8004742 <LL_SetFlashLatency+0x5a>
      {
        /* 120 < HCLK <= 140 => 6WS (7 CPU cycles) */
        latency = LL_FLASH_LATENCY_6;
 800473c:	2306      	movs	r3, #6
 800473e:	60fb      	str	r3, [r7, #12]
 8004740:	e02f      	b.n	80047a2 <LL_SetFlashLatency+0xba>
      }
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY5_FREQ)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	4a2b      	ldr	r2, [pc, #172]	; (80047f4 <LL_SetFlashLatency+0x10c>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d902      	bls.n	8004750 <LL_SetFlashLatency+0x68>
      {
        /* 100 < HCLK <= 120 => 5WS (6 CPU cycles) */
        latency = LL_FLASH_LATENCY_5;
 800474a:	2305      	movs	r3, #5
 800474c:	60fb      	str	r3, [r7, #12]
 800474e:	e028      	b.n	80047a2 <LL_SetFlashLatency+0xba>
      }
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY4_FREQ)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	4a29      	ldr	r2, [pc, #164]	; (80047f8 <LL_SetFlashLatency+0x110>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d902      	bls.n	800475e <LL_SetFlashLatency+0x76>
      {
        /* 80 < HCLK <= 100 => 4WS (5 CPU cycles) */
        latency = LL_FLASH_LATENCY_4;
 8004758:	2304      	movs	r3, #4
 800475a:	60fb      	str	r3, [r7, #12]
 800475c:	e021      	b.n	80047a2 <LL_SetFlashLatency+0xba>
      }
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY3_FREQ)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a26      	ldr	r2, [pc, #152]	; (80047fc <LL_SetFlashLatency+0x114>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d902      	bls.n	800476c <LL_SetFlashLatency+0x84>
      {
        /* 60 < HCLK <= 80 => 3WS (4 CPU cycles) */
        latency = LL_FLASH_LATENCY_3;
 8004766:	2303      	movs	r3, #3
 8004768:	60fb      	str	r3, [r7, #12]
 800476a:	e01a      	b.n	80047a2 <LL_SetFlashLatency+0xba>
      }
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY2_FREQ)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	4a24      	ldr	r2, [pc, #144]	; (8004800 <LL_SetFlashLatency+0x118>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d902      	bls.n	800477a <LL_SetFlashLatency+0x92>
      {
        /* 40 < HCLK <= 60 => 2WS (3 CPU cycles) */
        latency = LL_FLASH_LATENCY_2;
 8004774:	2302      	movs	r3, #2
 8004776:	60fb      	str	r3, [r7, #12]
 8004778:	e013      	b.n	80047a2 <LL_SetFlashLatency+0xba>
      }
      else
      {
        if(HCLKFrequency > UTILS_SCALE1_LATENCY1_FREQ)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4a21      	ldr	r2, [pc, #132]	; (8004804 <LL_SetFlashLatency+0x11c>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d90f      	bls.n	80047a2 <LL_SetFlashLatency+0xba>
        {
          /* 20 < HCLK <= 40 => 1WS (2 CPU cycles) */
          latency = LL_FLASH_LATENCY_1;
 8004782:	2301      	movs	r3, #1
 8004784:	60fb      	str	r3, [r7, #12]
 8004786:	e00c      	b.n	80047a2 <LL_SetFlashLatency+0xba>
        /* else HCLKFrequency <= 10MHz default LL_FLASH_LATENCY_0 0WS */
      }
    }
    else /* SCALE2 */
    {
      if(HCLKFrequency > UTILS_SCALE2_LATENCY2_FREQ)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	4a1f      	ldr	r2, [pc, #124]	; (8004808 <LL_SetFlashLatency+0x120>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d902      	bls.n	8004796 <LL_SetFlashLatency+0xae>
      {
        /* 16 < HCLK <= 26 => 2WS (3 CPU cycles) */
        latency = LL_FLASH_LATENCY_2;
 8004790:	2302      	movs	r3, #2
 8004792:	60fb      	str	r3, [r7, #12]
 8004794:	e005      	b.n	80047a2 <LL_SetFlashLatency+0xba>
      }
      else
      {
        if(HCLKFrequency > UTILS_SCALE2_LATENCY1_FREQ)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	4a1c      	ldr	r2, [pc, #112]	; (800480c <LL_SetFlashLatency+0x124>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d901      	bls.n	80047a2 <LL_SetFlashLatency+0xba>
        {
          /* 8 < HCLK <= 16 => 1WS (2 CPU cycles) */
          latency = LL_FLASH_LATENCY_1;
 800479e:	2301      	movs	r3, #1
 80047a0:	60fb      	str	r3, [r7, #12]
        }
        /* else HCLKFrequency <= 8MHz default LL_FLASH_LATENCY_0 0WS */
      }
    }

    if (status != ERROR)
 80047a2:	7cfb      	ldrb	r3, [r7, #19]
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d017      	beq.n	80047d8 <LL_SetFlashLatency+0xf0>
    {
      LL_FLASH_SetLatency(latency);
 80047a8:	68f8      	ldr	r0, [r7, #12]
 80047aa:	f7ff ff1b 	bl	80045e4 <LL_FLASH_SetLatency>

      /* Check that the new number of wait states is taken into account to access the Flash
         memory by reading the FLASH_ACR register */
      timeout = 2U;
 80047ae:	2302      	movs	r3, #2
 80047b0:	617b      	str	r3, [r7, #20]
      do
      {
        /* Wait for Flash latency to be updated */
        getlatency = LL_FLASH_GetLatency();
 80047b2:	f7ff ff2b 	bl	800460c <LL_FLASH_GetLatency>
 80047b6:	60b8      	str	r0, [r7, #8]
        timeout--;
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	3b01      	subs	r3, #1
 80047bc:	617b      	str	r3, [r7, #20]
      } while ((getlatency != latency) && (timeout > 0U));
 80047be:	68ba      	ldr	r2, [r7, #8]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d002      	beq.n	80047cc <LL_SetFlashLatency+0xe4>
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d1f2      	bne.n	80047b2 <LL_SetFlashLatency+0xca>

      if(getlatency != latency)
 80047cc:	68ba      	ldr	r2, [r7, #8]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d001      	beq.n	80047d8 <LL_SetFlashLatency+0xf0>
      {
        status = ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	74fb      	strb	r3, [r7, #19]
      }
    }
  }

  return status;
 80047d8:	7cfb      	ldrb	r3, [r7, #19]
}
 80047da:	4618      	mov	r0, r3
 80047dc:	3718      	adds	r7, #24
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
 80047e2:	bf00      	nop
 80047e4:	0a21fe80 	.word	0x0a21fe80
 80047e8:	09896800 	.word	0x09896800
 80047ec:	08583b00 	.word	0x08583b00
 80047f0:	07270e00 	.word	0x07270e00
 80047f4:	05f5e100 	.word	0x05f5e100
 80047f8:	04c4b400 	.word	0x04c4b400
 80047fc:	03938700 	.word	0x03938700
 8004800:	02625a00 	.word	0x02625a00
 8004804:	01312d00 	.word	0x01312d00
 8004808:	00f42400 	.word	0x00f42400
 800480c:	007a1200 	.word	0x007a1200

08004810 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004810:	b480      	push	{r7}
 8004812:	b085      	sub	sp, #20
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f003 0307 	and.w	r3, r3, #7
 800481e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004820:	4b0c      	ldr	r3, [pc, #48]	; (8004854 <__NVIC_SetPriorityGrouping+0x44>)
 8004822:	68db      	ldr	r3, [r3, #12]
 8004824:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004826:	68ba      	ldr	r2, [r7, #8]
 8004828:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800482c:	4013      	ands	r3, r2
 800482e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004838:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800483c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004840:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004842:	4a04      	ldr	r2, [pc, #16]	; (8004854 <__NVIC_SetPriorityGrouping+0x44>)
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	60d3      	str	r3, [r2, #12]
}
 8004848:	bf00      	nop
 800484a:	3714      	adds	r7, #20
 800484c:	46bd      	mov	sp, r7
 800484e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004852:	4770      	bx	lr
 8004854:	e000ed00 	.word	0xe000ed00

08004858 <LL_RCC_HSE_EnableBypass>:
{
 8004858:	b480      	push	{r7}
 800485a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 800485c:	4b05      	ldr	r3, [pc, #20]	; (8004874 <LL_RCC_HSE_EnableBypass+0x1c>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a04      	ldr	r2, [pc, #16]	; (8004874 <LL_RCC_HSE_EnableBypass+0x1c>)
 8004862:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004866:	6013      	str	r3, [r2, #0]
}
 8004868:	bf00      	nop
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr
 8004872:	bf00      	nop
 8004874:	40021000 	.word	0x40021000

08004878 <LL_RCC_HSE_Enable>:
{
 8004878:	b480      	push	{r7}
 800487a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800487c:	4b05      	ldr	r3, [pc, #20]	; (8004894 <LL_RCC_HSE_Enable+0x1c>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a04      	ldr	r2, [pc, #16]	; (8004894 <LL_RCC_HSE_Enable+0x1c>)
 8004882:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004886:	6013      	str	r3, [r2, #0]
}
 8004888:	bf00      	nop
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr
 8004892:	bf00      	nop
 8004894:	40021000 	.word	0x40021000

08004898 <LL_RCC_HSE_Disable>:
{
 8004898:	b480      	push	{r7}
 800489a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800489c:	4b05      	ldr	r3, [pc, #20]	; (80048b4 <LL_RCC_HSE_Disable+0x1c>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a04      	ldr	r2, [pc, #16]	; (80048b4 <LL_RCC_HSE_Disable+0x1c>)
 80048a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048a6:	6013      	str	r3, [r2, #0]
}
 80048a8:	bf00      	nop
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr
 80048b2:	bf00      	nop
 80048b4:	40021000 	.word	0x40021000

080048b8 <LL_RCC_HSE_IsReady>:
{
 80048b8:	b480      	push	{r7}
 80048ba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80048bc:	4b07      	ldr	r3, [pc, #28]	; (80048dc <LL_RCC_HSE_IsReady+0x24>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048c4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80048c8:	d101      	bne.n	80048ce <LL_RCC_HSE_IsReady+0x16>
 80048ca:	2301      	movs	r3, #1
 80048cc:	e000      	b.n	80048d0 <LL_RCC_HSE_IsReady+0x18>
 80048ce:	2300      	movs	r3, #0
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	4770      	bx	lr
 80048da:	bf00      	nop
 80048dc:	40021000 	.word	0x40021000

080048e0 <LL_RCC_HSI_Enable>:
{
 80048e0:	b480      	push	{r7}
 80048e2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80048e4:	4b05      	ldr	r3, [pc, #20]	; (80048fc <LL_RCC_HSI_Enable+0x1c>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a04      	ldr	r2, [pc, #16]	; (80048fc <LL_RCC_HSI_Enable+0x1c>)
 80048ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048ee:	6013      	str	r3, [r2, #0]
}
 80048f0:	bf00      	nop
 80048f2:	46bd      	mov	sp, r7
 80048f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f8:	4770      	bx	lr
 80048fa:	bf00      	nop
 80048fc:	40021000 	.word	0x40021000

08004900 <LL_RCC_HSI_IsReady>:
{
 8004900:	b480      	push	{r7}
 8004902:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004904:	4b07      	ldr	r3, [pc, #28]	; (8004924 <LL_RCC_HSI_IsReady+0x24>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800490c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004910:	d101      	bne.n	8004916 <LL_RCC_HSI_IsReady+0x16>
 8004912:	2301      	movs	r3, #1
 8004914:	e000      	b.n	8004918 <LL_RCC_HSI_IsReady+0x18>
 8004916:	2300      	movs	r3, #0
}
 8004918:	4618      	mov	r0, r3
 800491a:	46bd      	mov	sp, r7
 800491c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004920:	4770      	bx	lr
 8004922:	bf00      	nop
 8004924:	40021000 	.word	0x40021000

08004928 <LL_RCC_HSI_SetCalibTrimming>:
{
 8004928:	b480      	push	{r7}
 800492a:	b083      	sub	sp, #12
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8004930:	4b07      	ldr	r3, [pc, #28]	; (8004950 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	061b      	lsls	r3, r3, #24
 800493c:	4904      	ldr	r1, [pc, #16]	; (8004950 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800493e:	4313      	orrs	r3, r2
 8004940:	604b      	str	r3, [r1, #4]
}
 8004942:	bf00      	nop
 8004944:	370c      	adds	r7, #12
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
 800494e:	bf00      	nop
 8004950:	40021000 	.word	0x40021000

08004954 <LL_RCC_SetSysClkSource>:
{
 8004954:	b480      	push	{r7}
 8004956:	b083      	sub	sp, #12
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800495c:	4b06      	ldr	r3, [pc, #24]	; (8004978 <LL_RCC_SetSysClkSource+0x24>)
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	f023 0203 	bic.w	r2, r3, #3
 8004964:	4904      	ldr	r1, [pc, #16]	; (8004978 <LL_RCC_SetSysClkSource+0x24>)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	4313      	orrs	r3, r2
 800496a:	608b      	str	r3, [r1, #8]
}
 800496c:	bf00      	nop
 800496e:	370c      	adds	r7, #12
 8004970:	46bd      	mov	sp, r7
 8004972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004976:	4770      	bx	lr
 8004978:	40021000 	.word	0x40021000

0800497c <LL_RCC_GetSysClkSource>:
{
 800497c:	b480      	push	{r7}
 800497e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004980:	4b04      	ldr	r3, [pc, #16]	; (8004994 <LL_RCC_GetSysClkSource+0x18>)
 8004982:	689b      	ldr	r3, [r3, #8]
 8004984:	f003 030c 	and.w	r3, r3, #12
}
 8004988:	4618      	mov	r0, r3
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr
 8004992:	bf00      	nop
 8004994:	40021000 	.word	0x40021000

08004998 <LL_RCC_SetAHBPrescaler>:
{
 8004998:	b480      	push	{r7}
 800499a:	b083      	sub	sp, #12
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80049a0:	4b06      	ldr	r3, [pc, #24]	; (80049bc <LL_RCC_SetAHBPrescaler+0x24>)
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049a8:	4904      	ldr	r1, [pc, #16]	; (80049bc <LL_RCC_SetAHBPrescaler+0x24>)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	4313      	orrs	r3, r2
 80049ae:	608b      	str	r3, [r1, #8]
}
 80049b0:	bf00      	nop
 80049b2:	370c      	adds	r7, #12
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr
 80049bc:	40021000 	.word	0x40021000

080049c0 <LL_RCC_SetAPB1Prescaler>:
{
 80049c0:	b480      	push	{r7}
 80049c2:	b083      	sub	sp, #12
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80049c8:	4b06      	ldr	r3, [pc, #24]	; (80049e4 <LL_RCC_SetAPB1Prescaler+0x24>)
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80049d0:	4904      	ldr	r1, [pc, #16]	; (80049e4 <LL_RCC_SetAPB1Prescaler+0x24>)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	608b      	str	r3, [r1, #8]
}
 80049d8:	bf00      	nop
 80049da:	370c      	adds	r7, #12
 80049dc:	46bd      	mov	sp, r7
 80049de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e2:	4770      	bx	lr
 80049e4:	40021000 	.word	0x40021000

080049e8 <LL_RCC_SetAPB2Prescaler>:
{
 80049e8:	b480      	push	{r7}
 80049ea:	b083      	sub	sp, #12
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80049f0:	4b06      	ldr	r3, [pc, #24]	; (8004a0c <LL_RCC_SetAPB2Prescaler+0x24>)
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80049f8:	4904      	ldr	r1, [pc, #16]	; (8004a0c <LL_RCC_SetAPB2Prescaler+0x24>)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	608b      	str	r3, [r1, #8]
}
 8004a00:	bf00      	nop
 8004a02:	370c      	adds	r7, #12
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr
 8004a0c:	40021000 	.word	0x40021000

08004a10 <LL_RCC_PLL_Enable>:
{
 8004a10:	b480      	push	{r7}
 8004a12:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8004a14:	4b05      	ldr	r3, [pc, #20]	; (8004a2c <LL_RCC_PLL_Enable+0x1c>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4a04      	ldr	r2, [pc, #16]	; (8004a2c <LL_RCC_PLL_Enable+0x1c>)
 8004a1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a1e:	6013      	str	r3, [r2, #0]
}
 8004a20:	bf00      	nop
 8004a22:	46bd      	mov	sp, r7
 8004a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a28:	4770      	bx	lr
 8004a2a:	bf00      	nop
 8004a2c:	40021000 	.word	0x40021000

08004a30 <LL_RCC_PLL_Disable>:
{
 8004a30:	b480      	push	{r7}
 8004a32:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8004a34:	4b05      	ldr	r3, [pc, #20]	; (8004a4c <LL_RCC_PLL_Disable+0x1c>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a04      	ldr	r2, [pc, #16]	; (8004a4c <LL_RCC_PLL_Disable+0x1c>)
 8004a3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a3e:	6013      	str	r3, [r2, #0]
}
 8004a40:	bf00      	nop
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop
 8004a4c:	40021000 	.word	0x40021000

08004a50 <LL_RCC_PLL_IsReady>:
{
 8004a50:	b480      	push	{r7}
 8004a52:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8004a54:	4b07      	ldr	r3, [pc, #28]	; (8004a74 <LL_RCC_PLL_IsReady+0x24>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a5c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004a60:	d101      	bne.n	8004a66 <LL_RCC_PLL_IsReady+0x16>
 8004a62:	2301      	movs	r3, #1
 8004a64:	e000      	b.n	8004a68 <LL_RCC_PLL_IsReady+0x18>
 8004a66:	2300      	movs	r3, #0
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr
 8004a72:	bf00      	nop
 8004a74:	40021000 	.word	0x40021000

08004a78 <LL_RCC_PLL_ConfigDomain_SYS>:
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b085      	sub	sp, #20
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	607a      	str	r2, [r7, #4]
 8004a84:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8004a86:	4b0a      	ldr	r3, [pc, #40]	; (8004ab0 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8004a88:	68da      	ldr	r2, [r3, #12]
 8004a8a:	4b0a      	ldr	r3, [pc, #40]	; (8004ab4 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	68f9      	ldr	r1, [r7, #12]
 8004a90:	68ba      	ldr	r2, [r7, #8]
 8004a92:	4311      	orrs	r1, r2
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	0212      	lsls	r2, r2, #8
 8004a98:	4311      	orrs	r1, r2
 8004a9a:	683a      	ldr	r2, [r7, #0]
 8004a9c:	430a      	orrs	r2, r1
 8004a9e:	4904      	ldr	r1, [pc, #16]	; (8004ab0 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	60cb      	str	r3, [r1, #12]
}
 8004aa4:	bf00      	nop
 8004aa6:	3714      	adds	r7, #20
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr
 8004ab0:	40021000 	.word	0x40021000
 8004ab4:	f9ff800c 	.word	0xf9ff800c

08004ab8 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8004abc:	4b05      	ldr	r3, [pc, #20]	; (8004ad4 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	4a04      	ldr	r2, [pc, #16]	; (8004ad4 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8004ac2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ac6:	60d3      	str	r3, [r2, #12]
}
 8004ac8:	bf00      	nop
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr
 8004ad2:	bf00      	nop
 8004ad4:	40021000 	.word	0x40021000

08004ad8 <LL_APB1_GRP1_EnableClock>:
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b085      	sub	sp, #20
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8004ae0:	4b08      	ldr	r3, [pc, #32]	; (8004b04 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004ae2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004ae4:	4907      	ldr	r1, [pc, #28]	; (8004b04 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004aec:	4b05      	ldr	r3, [pc, #20]	; (8004b04 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004aee:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	4013      	ands	r3, r2
 8004af4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004af6:	68fb      	ldr	r3, [r7, #12]
}
 8004af8:	bf00      	nop
 8004afa:	3714      	adds	r7, #20
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr
 8004b04:	40021000 	.word	0x40021000

08004b08 <LL_APB2_GRP1_EnableClock>:
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b085      	sub	sp, #20
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8004b10:	4b08      	ldr	r3, [pc, #32]	; (8004b34 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004b12:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004b14:	4907      	ldr	r1, [pc, #28]	; (8004b34 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004b1c:	4b05      	ldr	r3, [pc, #20]	; (8004b34 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004b1e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	4013      	ands	r3, r2
 8004b24:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004b26:	68fb      	ldr	r3, [r7, #12]
}
 8004b28:	bf00      	nop
 8004b2a:	3714      	adds	r7, #20
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr
 8004b34:	40021000 	.word	0x40021000

08004b38 <LL_PWR_SetRegulVoltageScaling>:
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b083      	sub	sp, #12
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004b40:	4b06      	ldr	r3, [pc, #24]	; (8004b5c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8004b48:	4904      	ldr	r1, [pc, #16]	; (8004b5c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	600b      	str	r3, [r1, #0]
}
 8004b50:	bf00      	nop
 8004b52:	370c      	adds	r7, #12
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr
 8004b5c:	40007000 	.word	0x40007000

08004b60 <LL_PWR_EnableRange1BoostMode>:
  * @brief  Enable main regulator voltage range 1 boost mode
  * @rmtoll CR5          R1MODE        LL_PWR_EnableRange1BoostMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableRange1BoostMode(void)
{
 8004b60:	b480      	push	{r7}
 8004b62:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004b64:	4b06      	ldr	r3, [pc, #24]	; (8004b80 <LL_PWR_EnableRange1BoostMode+0x20>)
 8004b66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b6a:	4a05      	ldr	r2, [pc, #20]	; (8004b80 <LL_PWR_EnableRange1BoostMode+0x20>)
 8004b6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b70:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8004b74:	bf00      	nop
 8004b76:	46bd      	mov	sp, r7
 8004b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7c:	4770      	bx	lr
 8004b7e:	bf00      	nop
 8004b80:	40007000 	.word	0x40007000

08004b84 <LL_PWR_DisableRange1BoostMode>:
  * @brief  Disable main regulator voltage range 1 boost mode
  * @rmtoll CR5          R1MODE        LL_PWR_DisableRange1BoostMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableRange1BoostMode(void)
{
 8004b84:	b480      	push	{r7}
 8004b86:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004b88:	4b06      	ldr	r3, [pc, #24]	; (8004ba4 <LL_PWR_DisableRange1BoostMode+0x20>)
 8004b8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b8e:	4a05      	ldr	r2, [pc, #20]	; (8004ba4 <LL_PWR_DisableRange1BoostMode+0x20>)
 8004b90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b94:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8004b98:	bf00      	nop
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop
 8004ba4:	40007000 	.word	0x40007000

08004ba8 <LL_FLASH_SetLatency>:
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b083      	sub	sp, #12
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8004bb0:	4b06      	ldr	r3, [pc, #24]	; (8004bcc <LL_FLASH_SetLatency+0x24>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f023 020f 	bic.w	r2, r3, #15
 8004bb8:	4904      	ldr	r1, [pc, #16]	; (8004bcc <LL_FLASH_SetLatency+0x24>)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	600b      	str	r3, [r1, #0]
}
 8004bc0:	bf00      	nop
 8004bc2:	370c      	adds	r7, #12
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr
 8004bcc:	40022000 	.word	0x40022000

08004bd0 <LL_FLASH_GetLatency>:
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8004bd4:	4b04      	ldr	r3, [pc, #16]	; (8004be8 <LL_FLASH_GetLatency+0x18>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 030f 	and.w	r3, r3, #15
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	46bd      	mov	sp, r7
 8004be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be4:	4770      	bx	lr
 8004be6:	bf00      	nop
 8004be8:	40022000 	.word	0x40022000

08004bec <STRHAL_Init>:

static inline STRHAL_SysClk_Src_t _SysClk_Init(STRHAL_SysClk_Src_t src, uint32_t freq);
static inline STRHAL_SysClk_Src_t _SysClk_Backup();

STRHAL_Oof_t STRHAL_Init(STRHAL_SysClk_Src_t src, uint32_t freq)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	6039      	str	r1, [r7, #0]
 8004bf6:	71fb      	strb	r3, [r7, #7]
	if (_INITIALIZED)
 8004bf8:	4b21      	ldr	r3, [pc, #132]	; (8004c80 <STRHAL_Init+0x94>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d002      	beq.n	8004c06 <STRHAL_Init+0x1a>
		return _status;
 8004c00:	4b20      	ldr	r3, [pc, #128]	; (8004c84 <STRHAL_Init+0x98>)
 8004c02:	781b      	ldrb	r3, [r3, #0]
 8004c04:	e037      	b.n	8004c76 <STRHAL_Init+0x8a>

	_status = STRHAL_NOICE;
 8004c06:	4b1f      	ldr	r3, [pc, #124]	; (8004c84 <STRHAL_Init+0x98>)
 8004c08:	2200      	movs	r2, #0
 8004c0a:	701a      	strb	r2, [r3, #0]

	NVIC_SetPriorityGrouping(0x03);
 8004c0c:	2003      	movs	r0, #3
 8004c0e:	f7ff fdff 	bl	8004810 <__NVIC_SetPriorityGrouping>
	if (_SysClk_Init(src, freq) != src)
 8004c12:	79fb      	ldrb	r3, [r7, #7]
 8004c14:	6839      	ldr	r1, [r7, #0]
 8004c16:	4618      	mov	r0, r3
 8004c18:	f000 f836 	bl	8004c88 <_SysClk_Init>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	461a      	mov	r2, r3
 8004c20:	79fb      	ldrb	r3, [r7, #7]
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d006      	beq.n	8004c34 <STRHAL_Init+0x48>
		_status |= STRHAL_OOF_SYSCLK;
 8004c26:	4b17      	ldr	r3, [pc, #92]	; (8004c84 <STRHAL_Init+0x98>)
 8004c28:	781b      	ldrb	r3, [r3, #0]
 8004c2a:	f043 0301 	orr.w	r3, r3, #1
 8004c2e:	b2da      	uxtb	r2, r3
 8004c30:	4b14      	ldr	r3, [pc, #80]	; (8004c84 <STRHAL_Init+0x98>)
 8004c32:	701a      	strb	r2, [r3, #0]

	STRHAL_Clock_Init();
 8004c34:	f001 fd40 	bl	80066b8 <STRHAL_Clock_Init>
	STRHAL_SysTick_Init();
 8004c38:	f002 fae0 	bl	80071fc <STRHAL_SysTick_Init>
	STRHAL_GPIO_Init();
 8004c3c:	f001 fd84 	bl	8006748 <STRHAL_GPIO_Init>
	STRHAL_OPAMP_Init();
 8004c40:	f001 ff10 	bl	8006a64 <STRHAL_OPAMP_Init>
	STRHAL_UART_Init();
 8004c44:	f003 fbea 	bl	800841c <STRHAL_UART_Init>
	STRHAL_ADC_Init();
 8004c48:	f000 fc84 	bl	8005554 <STRHAL_ADC_Init>
	STRHAL_TIM_Init();
 8004c4c:	f002 fd2d 	bl	80076aa <STRHAL_TIM_Init>
	STRHAL_SPI_Init();
 8004c50:	f002 fa7e 	bl	8007150 <STRHAL_SPI_Init>
	_status |= STRHAL_CAN_Init();
 8004c54:	f001 fa6a 	bl	800612c <STRHAL_CAN_Init>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	461a      	mov	r2, r3
 8004c5c:	4b09      	ldr	r3, [pc, #36]	; (8004c84 <STRHAL_Init+0x98>)
 8004c5e:	781b      	ldrb	r3, [r3, #0]
 8004c60:	4313      	orrs	r3, r2
 8004c62:	b2da      	uxtb	r2, r3
 8004c64:	4b07      	ldr	r3, [pc, #28]	; (8004c84 <STRHAL_Init+0x98>)
 8004c66:	701a      	strb	r2, [r3, #0]
	STRHAL_QSPI_Init();
 8004c68:	f001 ffa8 	bl	8006bbc <STRHAL_QSPI_Init>

	_INITIALIZED = 1;
 8004c6c:	4b04      	ldr	r3, [pc, #16]	; (8004c80 <STRHAL_Init+0x94>)
 8004c6e:	2201      	movs	r2, #1
 8004c70:	601a      	str	r2, [r3, #0]

	return _status;
 8004c72:	4b04      	ldr	r3, [pc, #16]	; (8004c84 <STRHAL_Init+0x98>)
 8004c74:	781b      	ldrb	r3, [r3, #0]
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3708      	adds	r7, #8
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	bf00      	nop
 8004c80:	20000a60 	.word	0x20000a60
 8004c84:	20000a64 	.word	0x20000a64

08004c88 <_SysClk_Init>:

inline STRHAL_SysClk_Src_t _SysClk_Init(STRHAL_SysClk_Src_t src, uint32_t freq)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	4603      	mov	r3, r0
 8004c90:	6039      	str	r1, [r7, #0]
 8004c92:	71fb      	strb	r3, [r7, #7]
	uint32_t tot;
	if (src == STRHAL_SYSCLK_SRC_INT)
 8004c94:	79fb      	ldrb	r3, [r7, #7]
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d164      	bne.n	8004d64 <_SysClk_Init+0xdc>
	{
		if (LL_SetFlashLatency(STRHAL_SYSCLK_FREQ) != SUCCESS)
 8004c9a:	487c      	ldr	r0, [pc, #496]	; (8004e8c <_SysClk_Init+0x204>)
 8004c9c:	f7ff fd24 	bl	80046e8 <LL_SetFlashLatency>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d003      	beq.n	8004cae <_SysClk_Init+0x26>
			return _SysClk_Backup();
 8004ca6:	f000 f8f9 	bl	8004e9c <_SysClk_Backup>
 8004caa:	4603      	mov	r3, r0
 8004cac:	e0ea      	b.n	8004e84 <_SysClk_Init+0x1fc>

		LL_PWR_EnableRange1BoostMode();
 8004cae:	f7ff ff57 	bl	8004b60 <LL_PWR_EnableRange1BoostMode>

		LL_RCC_PLL_Disable();
 8004cb2:	f7ff febd 	bl	8004a30 <LL_RCC_PLL_Disable>
		LL_RCC_HSI_Enable();
 8004cb6:	f7ff fe13 	bl	80048e0 <LL_RCC_HSI_Enable>

		for (tot = 0; LL_RCC_PLL_IsReady() && !LL_RCC_HSI_IsReady(); ++tot)
 8004cba:	2300      	movs	r3, #0
 8004cbc:	60fb      	str	r3, [r7, #12]
 8004cbe:	e00a      	b.n	8004cd6 <_SysClk_Init+0x4e>
		{
			if (tot > STRHAL_SYSCLK_START_TOT)
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	4a73      	ldr	r2, [pc, #460]	; (8004e90 <_SysClk_Init+0x208>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d903      	bls.n	8004cd0 <_SysClk_Init+0x48>
				return _SysClk_Backup();
 8004cc8:	f000 f8e8 	bl	8004e9c <_SysClk_Backup>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	e0d9      	b.n	8004e84 <_SysClk_Init+0x1fc>
		for (tot = 0; LL_RCC_PLL_IsReady() && !LL_RCC_HSI_IsReady(); ++tot)
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	60fb      	str	r3, [r7, #12]
 8004cd6:	f7ff febb 	bl	8004a50 <LL_RCC_PLL_IsReady>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d004      	beq.n	8004cea <_SysClk_Init+0x62>
 8004ce0:	f7ff fe0e 	bl	8004900 <LL_RCC_HSI_IsReady>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d0ea      	beq.n	8004cc0 <_SysClk_Init+0x38>
		}

		LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI,
 8004cea:	2300      	movs	r3, #0
 8004cec:	2228      	movs	r2, #40	; 0x28
 8004cee:	2110      	movs	r1, #16
 8004cf0:	2002      	movs	r0, #2
 8004cf2:	f7ff fec1 	bl	8004a78 <LL_RCC_PLL_ConfigDomain_SYS>
		STRHAL_SYSCLK_INT_PLL_M, 4 * STRHAL_SYSCLK_FREQ / HSI_VALUE,
		STRHAL_SYSCLK_INT_PLL_R);

		LL_RCC_PLL_EnableDomain_SYS();
 8004cf6:	f7ff fedf 	bl	8004ab8 <LL_RCC_PLL_EnableDomain_SYS>
		LL_RCC_PLL_Enable();
 8004cfa:	f7ff fe89 	bl	8004a10 <LL_RCC_PLL_Enable>

		for (tot = 0; !LL_RCC_PLL_IsReady(); ++tot)
 8004cfe:	2300      	movs	r3, #0
 8004d00:	60fb      	str	r3, [r7, #12]
 8004d02:	e00a      	b.n	8004d1a <_SysClk_Init+0x92>
		{
			if (tot > STRHAL_SYSCLK_START_TOT)
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	4a62      	ldr	r2, [pc, #392]	; (8004e90 <_SysClk_Init+0x208>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d903      	bls.n	8004d14 <_SysClk_Init+0x8c>
				return _SysClk_Backup();
 8004d0c:	f000 f8c6 	bl	8004e9c <_SysClk_Backup>
 8004d10:	4603      	mov	r3, r0
 8004d12:	e0b7      	b.n	8004e84 <_SysClk_Init+0x1fc>
		for (tot = 0; !LL_RCC_PLL_IsReady(); ++tot)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	3301      	adds	r3, #1
 8004d18:	60fb      	str	r3, [r7, #12]
 8004d1a:	f7ff fe99 	bl	8004a50 <LL_RCC_PLL_IsReady>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d0ef      	beq.n	8004d04 <_SysClk_Init+0x7c>
		}
		LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8004d24:	2003      	movs	r0, #3
 8004d26:	f7ff fe15 	bl	8004954 <LL_RCC_SetSysClkSource>

		for (tot = 0; LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL; ++tot)
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	60fb      	str	r3, [r7, #12]
 8004d2e:	e00a      	b.n	8004d46 <_SysClk_Init+0xbe>
		{
			if (tot > STRHAL_SYSCLK_START_TOT)
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	4a57      	ldr	r2, [pc, #348]	; (8004e90 <_SysClk_Init+0x208>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d903      	bls.n	8004d40 <_SysClk_Init+0xb8>
				return _SysClk_Backup();
 8004d38:	f000 f8b0 	bl	8004e9c <_SysClk_Backup>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	e0a1      	b.n	8004e84 <_SysClk_Init+0x1fc>
		for (tot = 0; LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL; ++tot)
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	3301      	adds	r3, #1
 8004d44:	60fb      	str	r3, [r7, #12]
 8004d46:	f7ff fe19 	bl	800497c <LL_RCC_GetSysClkSource>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b0c      	cmp	r3, #12
 8004d4e:	d1ef      	bne.n	8004d30 <_SysClk_Init+0xa8>
		}

		LL_Init1msTick(STRHAL_SYSCLK_FREQ);
 8004d50:	484e      	ldr	r0, [pc, #312]	; (8004e8c <_SysClk_Init+0x204>)
 8004d52:	f7ff fc83 	bl	800465c <LL_Init1msTick>
		LL_SetSystemCoreClock(STRHAL_SYSCLK_FREQ);
 8004d56:	484d      	ldr	r0, [pc, #308]	; (8004e8c <_SysClk_Init+0x204>)
 8004d58:	f7ff fcb6 	bl	80046c8 <LL_SetSystemCoreClock>
		_SysClk_Src = STRHAL_SYSCLK_SRC_INT;
 8004d5c:	4b4d      	ldr	r3, [pc, #308]	; (8004e94 <_SysClk_Init+0x20c>)
 8004d5e:	2201      	movs	r2, #1
 8004d60:	701a      	strb	r2, [r3, #0]
 8004d62:	e084      	b.n	8004e6e <_SysClk_Init+0x1e6>
	}
	else if (src == STRHAL_SYSCLK_SRC_EXT)
 8004d64:	79fb      	ldrb	r3, [r7, #7]
 8004d66:	2b02      	cmp	r3, #2
 8004d68:	f040 8081 	bne.w	8004e6e <_SysClk_Init+0x1e6>
	{
		if (LL_SetFlashLatency(STRHAL_SYSCLK_FREQ) != SUCCESS)
 8004d6c:	4847      	ldr	r0, [pc, #284]	; (8004e8c <_SysClk_Init+0x204>)
 8004d6e:	f7ff fcbb 	bl	80046e8 <LL_SetFlashLatency>
 8004d72:	4603      	mov	r3, r0
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d003      	beq.n	8004d80 <_SysClk_Init+0xf8>
			return _SysClk_Backup();
 8004d78:	f000 f890 	bl	8004e9c <_SysClk_Backup>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	e081      	b.n	8004e84 <_SysClk_Init+0x1fc>

		LL_RCC_PLL_Disable();
 8004d80:	f7ff fe56 	bl	8004a30 <LL_RCC_PLL_Disable>
		if (LL_RCC_HSE_IsReady())
 8004d84:	f7ff fd98 	bl	80048b8 <LL_RCC_HSE_IsReady>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d014      	beq.n	8004db8 <_SysClk_Init+0x130>
		{
			LL_RCC_HSE_Disable();
 8004d8e:	f7ff fd83 	bl	8004898 <LL_RCC_HSE_Disable>

			for (tot = 0; LL_RCC_HSE_IsReady(); ++tot)
 8004d92:	2300      	movs	r3, #0
 8004d94:	60fb      	str	r3, [r7, #12]
 8004d96:	e00a      	b.n	8004dae <_SysClk_Init+0x126>
			{
				if (tot > STRHAL_SYSCLK_START_TOT)
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	4a3d      	ldr	r2, [pc, #244]	; (8004e90 <_SysClk_Init+0x208>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d903      	bls.n	8004da8 <_SysClk_Init+0x120>
					return _SysClk_Backup();
 8004da0:	f000 f87c 	bl	8004e9c <_SysClk_Backup>
 8004da4:	4603      	mov	r3, r0
 8004da6:	e06d      	b.n	8004e84 <_SysClk_Init+0x1fc>
			for (tot = 0; LL_RCC_HSE_IsReady(); ++tot)
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	3301      	adds	r3, #1
 8004dac:	60fb      	str	r3, [r7, #12]
 8004dae:	f7ff fd83 	bl	80048b8 <LL_RCC_HSE_IsReady>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d1ef      	bne.n	8004d98 <_SysClk_Init+0x110>
			}
		}

		LL_RCC_HSE_EnableBypass();
 8004db8:	f7ff fd4e 	bl	8004858 <LL_RCC_HSE_EnableBypass>
		LL_RCC_HSE_Enable();
 8004dbc:	f7ff fd5c 	bl	8004878 <LL_RCC_HSE_Enable>

		for (tot = 0; LL_RCC_PLL_IsReady() && !LL_RCC_HSE_IsReady(); ++tot)
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	60fb      	str	r3, [r7, #12]
 8004dc4:	e00a      	b.n	8004ddc <_SysClk_Init+0x154>
		{
			if (tot > STRHAL_SYSCLK_START_TOT)
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	4a31      	ldr	r2, [pc, #196]	; (8004e90 <_SysClk_Init+0x208>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d903      	bls.n	8004dd6 <_SysClk_Init+0x14e>
				return _SysClk_Backup();
 8004dce:	f000 f865 	bl	8004e9c <_SysClk_Backup>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	e056      	b.n	8004e84 <_SysClk_Init+0x1fc>
		for (tot = 0; LL_RCC_PLL_IsReady() && !LL_RCC_HSE_IsReady(); ++tot)
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	3301      	adds	r3, #1
 8004dda:	60fb      	str	r3, [r7, #12]
 8004ddc:	f7ff fe38 	bl	8004a50 <LL_RCC_PLL_IsReady>
 8004de0:	4603      	mov	r3, r0
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d004      	beq.n	8004df0 <_SysClk_Init+0x168>
 8004de6:	f7ff fd67 	bl	80048b8 <LL_RCC_HSE_IsReady>
 8004dea:	4603      	mov	r3, r0
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d0ea      	beq.n	8004dc6 <_SysClk_Init+0x13e>
		}

		LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE,
 8004df0:	4a29      	ldr	r2, [pc, #164]	; (8004e98 <_SysClk_Init+0x210>)
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004df8:	2300      	movs	r3, #0
 8004dfa:	2100      	movs	r1, #0
 8004dfc:	2003      	movs	r0, #3
 8004dfe:	f7ff fe3b 	bl	8004a78 <LL_RCC_PLL_ConfigDomain_SYS>
		STRHAL_SYSCLK_EXT_PLL_M, 2 * STRHAL_SYSCLK_FREQ / freq,
		STRHAL_SYSCLK_EXT_PLL_R);

		LL_RCC_PLL_EnableDomain_SYS();
 8004e02:	f7ff fe59 	bl	8004ab8 <LL_RCC_PLL_EnableDomain_SYS>
		LL_RCC_PLL_Enable();
 8004e06:	f7ff fe03 	bl	8004a10 <LL_RCC_PLL_Enable>

		for (tot = 0; !LL_RCC_PLL_IsReady(); ++tot)
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	60fb      	str	r3, [r7, #12]
 8004e0e:	e00a      	b.n	8004e26 <_SysClk_Init+0x19e>
		{
			if (tot > STRHAL_SYSCLK_START_TOT)
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	4a1f      	ldr	r2, [pc, #124]	; (8004e90 <_SysClk_Init+0x208>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d903      	bls.n	8004e20 <_SysClk_Init+0x198>
				return _SysClk_Backup();
 8004e18:	f000 f840 	bl	8004e9c <_SysClk_Backup>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	e031      	b.n	8004e84 <_SysClk_Init+0x1fc>
		for (tot = 0; !LL_RCC_PLL_IsReady(); ++tot)
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	3301      	adds	r3, #1
 8004e24:	60fb      	str	r3, [r7, #12]
 8004e26:	f7ff fe13 	bl	8004a50 <LL_RCC_PLL_IsReady>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d0ef      	beq.n	8004e10 <_SysClk_Init+0x188>
		}
		LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8004e30:	2003      	movs	r0, #3
 8004e32:	f7ff fd8f 	bl	8004954 <LL_RCC_SetSysClkSource>

		for (tot = 0; LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL; ++tot)
 8004e36:	2300      	movs	r3, #0
 8004e38:	60fb      	str	r3, [r7, #12]
 8004e3a:	e00a      	b.n	8004e52 <_SysClk_Init+0x1ca>
		{
			if (tot > STRHAL_SYSCLK_START_TOT)
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	4a14      	ldr	r2, [pc, #80]	; (8004e90 <_SysClk_Init+0x208>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d903      	bls.n	8004e4c <_SysClk_Init+0x1c4>
				return _SysClk_Backup();
 8004e44:	f000 f82a 	bl	8004e9c <_SysClk_Backup>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	e01b      	b.n	8004e84 <_SysClk_Init+0x1fc>
		for (tot = 0; LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL; ++tot)
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	3301      	adds	r3, #1
 8004e50:	60fb      	str	r3, [r7, #12]
 8004e52:	f7ff fd93 	bl	800497c <LL_RCC_GetSysClkSource>
 8004e56:	4603      	mov	r3, r0
 8004e58:	2b0c      	cmp	r3, #12
 8004e5a:	d1ef      	bne.n	8004e3c <_SysClk_Init+0x1b4>
		}

		LL_Init1msTick(STRHAL_SYSCLK_FREQ);
 8004e5c:	480b      	ldr	r0, [pc, #44]	; (8004e8c <_SysClk_Init+0x204>)
 8004e5e:	f7ff fbfd 	bl	800465c <LL_Init1msTick>
		LL_SetSystemCoreClock(STRHAL_SYSCLK_FREQ);
 8004e62:	480a      	ldr	r0, [pc, #40]	; (8004e8c <_SysClk_Init+0x204>)
 8004e64:	f7ff fc30 	bl	80046c8 <LL_SetSystemCoreClock>
		_SysClk_Src = STRHAL_SYSCLK_SRC_EXT;
 8004e68:	4b0a      	ldr	r3, [pc, #40]	; (8004e94 <_SysClk_Init+0x20c>)
 8004e6a:	2202      	movs	r2, #2
 8004e6c:	701a      	strb	r2, [r3, #0]
	}

	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8004e6e:	2000      	movs	r0, #0
 8004e70:	f7ff fd92 	bl	8004998 <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8004e74:	2000      	movs	r0, #0
 8004e76:	f7ff fda3 	bl	80049c0 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8004e7a:	2000      	movs	r0, #0
 8004e7c:	f7ff fdb4 	bl	80049e8 <LL_RCC_SetAPB2Prescaler>
	return _SysClk_Src;
 8004e80:	4b04      	ldr	r3, [pc, #16]	; (8004e94 <_SysClk_Init+0x20c>)
 8004e82:	781b      	ldrb	r3, [r3, #0]
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3710      	adds	r7, #16
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	09896800 	.word	0x09896800
 8004e90:	00f42400 	.word	0x00f42400
 8004e94:	20000a5c 	.word	0x20000a5c
 8004e98:	1312d000 	.word	0x1312d000

08004e9c <_SysClk_Backup>:

inline STRHAL_SysClk_Src_t _SysClk_Backup()
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	af00      	add	r7, sp, #0
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8004ea0:	2001      	movs	r0, #1
 8004ea2:	f7ff fe31 	bl	8004b08 <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8004ea6:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8004eaa:	f7ff fe15 	bl	8004ad8 <LL_APB1_GRP1_EnableClock>

	LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8004eae:	2000      	movs	r0, #0
 8004eb0:	f7ff fe7a 	bl	8004ba8 <LL_FLASH_SetLatency>
	while (LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0);
 8004eb4:	bf00      	nop
 8004eb6:	f7ff fe8b 	bl	8004bd0 <LL_FLASH_GetLatency>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d1fa      	bne.n	8004eb6 <_SysClk_Backup+0x1a>

	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8004ec0:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004ec4:	f7ff fe38 	bl	8004b38 <LL_PWR_SetRegulVoltageScaling>
	LL_PWR_DisableRange1BoostMode();
 8004ec8:	f7ff fe5c 	bl	8004b84 <LL_PWR_DisableRange1BoostMode>

	LL_RCC_HSI_Enable();
 8004ecc:	f7ff fd08 	bl	80048e0 <LL_RCC_HSI_Enable>
	while (!LL_RCC_HSI_IsReady());
 8004ed0:	bf00      	nop
 8004ed2:	f7ff fd15 	bl	8004900 <LL_RCC_HSI_IsReady>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d0fa      	beq.n	8004ed2 <_SysClk_Backup+0x36>

	LL_RCC_HSI_SetCalibTrimming(64);
 8004edc:	2040      	movs	r0, #64	; 0x40
 8004ede:	f7ff fd23 	bl	8004928 <LL_RCC_HSI_SetCalibTrimming>

	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8004ee2:	2001      	movs	r0, #1
 8004ee4:	f7ff fd36 	bl	8004954 <LL_RCC_SetSysClkSource>
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI);
 8004ee8:	bf00      	nop
 8004eea:	f7ff fd47 	bl	800497c <LL_RCC_GetSysClkSource>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	2b04      	cmp	r3, #4
 8004ef2:	d1fa      	bne.n	8004eea <_SysClk_Backup+0x4e>

	/* Set AHB prescaler*/
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8004ef4:	2000      	movs	r0, #0
 8004ef6:	f7ff fd4f 	bl	8004998 <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8004efa:	2000      	movs	r0, #0
 8004efc:	f7ff fd60 	bl	80049c0 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8004f00:	2000      	movs	r0, #0
 8004f02:	f7ff fd71 	bl	80049e8 <LL_RCC_SetAPB2Prescaler>

	LL_Init1msTick(HSI_VALUE);
 8004f06:	4806      	ldr	r0, [pc, #24]	; (8004f20 <_SysClk_Backup+0x84>)
 8004f08:	f7ff fba8 	bl	800465c <LL_Init1msTick>
	LL_SetSystemCoreClock(HSI_VALUE);
 8004f0c:	4804      	ldr	r0, [pc, #16]	; (8004f20 <_SysClk_Backup+0x84>)
 8004f0e:	f7ff fbdb 	bl	80046c8 <LL_SetSystemCoreClock>

	_SysClk_Src = STRHAL_SYSCLK_SRC_BKP;
 8004f12:	4b04      	ldr	r3, [pc, #16]	; (8004f24 <_SysClk_Backup+0x88>)
 8004f14:	2200      	movs	r2, #0
 8004f16:	701a      	strb	r2, [r3, #0]

	return _SysClk_Src;
 8004f18:	4b02      	ldr	r3, [pc, #8]	; (8004f24 <_SysClk_Backup+0x88>)
 8004f1a:	781b      	ldrb	r3, [r3, #0]
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	bd80      	pop	{r7, pc}
 8004f20:	00f42400 	.word	0x00f42400
 8004f24:	20000a5c 	.word	0x20000a5c

08004f28 <LL_ADC_DMA_GetRegAddr>:
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b085      	sub	sp, #20
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
 8004f30:	6039      	str	r1, [r7, #0]
  if (Register == LL_ADC_DMA_REG_REGULAR_DATA)
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d103      	bne.n	8004f40 <LL_ADC_DMA_GetRegAddr+0x18>
    data_reg_addr = (uint32_t) &(ADCx->DR);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	3340      	adds	r3, #64	; 0x40
 8004f3c:	60fb      	str	r3, [r7, #12]
 8004f3e:	e00c      	b.n	8004f5a <LL_ADC_DMA_GetRegAddr+0x32>
    data_reg_addr = (uint32_t) &((__LL_ADC_COMMON_INSTANCE(ADCx))->CDR);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004f46:	d003      	beq.n	8004f50 <LL_ADC_DMA_GetRegAddr+0x28>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	4a07      	ldr	r2, [pc, #28]	; (8004f68 <LL_ADC_DMA_GetRegAddr+0x40>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d101      	bne.n	8004f54 <LL_ADC_DMA_GetRegAddr+0x2c>
 8004f50:	4b06      	ldr	r3, [pc, #24]	; (8004f6c <LL_ADC_DMA_GetRegAddr+0x44>)
 8004f52:	e000      	b.n	8004f56 <LL_ADC_DMA_GetRegAddr+0x2e>
 8004f54:	4b06      	ldr	r3, [pc, #24]	; (8004f70 <LL_ADC_DMA_GetRegAddr+0x48>)
 8004f56:	330c      	adds	r3, #12
 8004f58:	60fb      	str	r3, [r7, #12]
  return data_reg_addr;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	3714      	adds	r7, #20
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr
 8004f68:	50000100 	.word	0x50000100
 8004f6c:	50000300 	.word	0x50000300
 8004f70:	50000700 	.word	0x50000700

08004f74 <LL_ADC_SetGainCompensation>:
{
 8004f74:	b480      	push	{r7}
 8004f76:	b083      	sub	sp, #12
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004f84:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004f88:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004f8c:	683a      	ldr	r2, [r7, #0]
 8004f8e:	431a      	orrs	r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_CFGR2_GCOMP_Pos);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	691b      	ldr	r3, [r3, #16]
 8004f9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f9e:	683a      	ldr	r2, [r7, #0]
 8004fa0:	2a00      	cmp	r2, #0
 8004fa2:	d002      	beq.n	8004faa <LL_ADC_SetGainCompensation+0x36>
 8004fa4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004fa8:	e000      	b.n	8004fac <LL_ADC_SetGainCompensation+0x38>
 8004faa:	2200      	movs	r2, #0
 8004fac:	431a      	orrs	r2, r3
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	611a      	str	r2, [r3, #16]
}
 8004fb2:	bf00      	nop
 8004fb4:	370c      	adds	r7, #12
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr

08004fbe <LL_ADC_REG_SetSequencerLength>:
{
 8004fbe:	b480      	push	{r7}
 8004fc0:	b083      	sub	sp, #12
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	6078      	str	r0, [r7, #4]
 8004fc6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fcc:	f023 020f 	bic.w	r2, r3, #15
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	431a      	orrs	r2, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004fd8:	bf00      	nop
 8004fda:	370c      	adds	r7, #12
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe2:	4770      	bx	lr

08004fe4 <LL_ADC_REG_SetSequencerRanks>:
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b087      	sub	sp, #28
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	60f8      	str	r0, [r7, #12]
 8004fec:	60b9      	str	r1, [r7, #8]
 8004fee:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	3330      	adds	r3, #48	; 0x30
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	0a1b      	lsrs	r3, r3, #8
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	f003 030c 	and.w	r3, r3, #12
 8005000:	4413      	add	r3, r2
 8005002:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	681a      	ldr	r2, [r3, #0]
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	f003 031f 	and.w	r3, r3, #31
 800500e:	211f      	movs	r1, #31
 8005010:	fa01 f303 	lsl.w	r3, r1, r3
 8005014:	43db      	mvns	r3, r3
 8005016:	401a      	ands	r2, r3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	0e9b      	lsrs	r3, r3, #26
 800501c:	f003 011f 	and.w	r1, r3, #31
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	f003 031f 	and.w	r3, r3, #31
 8005026:	fa01 f303 	lsl.w	r3, r1, r3
 800502a:	431a      	orrs	r2, r3
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	601a      	str	r2, [r3, #0]
}
 8005030:	bf00      	nop
 8005032:	371c      	adds	r7, #28
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <LL_ADC_SetChannelSamplingTime>:
{
 800503c:	b480      	push	{r7}
 800503e:	b087      	sub	sp, #28
 8005040:	af00      	add	r7, sp, #0
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	60b9      	str	r1, [r7, #8]
 8005046:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	3314      	adds	r3, #20
 800504c:	461a      	mov	r2, r3
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	0e5b      	lsrs	r3, r3, #25
 8005052:	009b      	lsls	r3, r3, #2
 8005054:	f003 0304 	and.w	r3, r3, #4
 8005058:	4413      	add	r3, r2
 800505a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	681a      	ldr	r2, [r3, #0]
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	0d1b      	lsrs	r3, r3, #20
 8005064:	f003 031f 	and.w	r3, r3, #31
 8005068:	2107      	movs	r1, #7
 800506a:	fa01 f303 	lsl.w	r3, r1, r3
 800506e:	43db      	mvns	r3, r3
 8005070:	401a      	ands	r2, r3
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	0d1b      	lsrs	r3, r3, #20
 8005076:	f003 031f 	and.w	r3, r3, #31
 800507a:	6879      	ldr	r1, [r7, #4]
 800507c:	fa01 f303 	lsl.w	r3, r1, r3
 8005080:	431a      	orrs	r2, r3
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	601a      	str	r2, [r3, #0]
}
 8005086:	bf00      	nop
 8005088:	371c      	adds	r7, #28
 800508a:	46bd      	mov	sp, r7
 800508c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005090:	4770      	bx	lr
	...

08005094 <LL_ADC_SetChannelSingleDiff>:
{
 8005094:	b480      	push	{r7}
 8005096:	b085      	sub	sp, #20
 8005098:	af00      	add	r7, sp, #0
 800509a:	60f8      	str	r0, [r7, #12]
 800509c:	60b9      	str	r1, [r7, #8]
 800509e:	607a      	str	r2, [r7, #4]
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	4a0f      	ldr	r2, [pc, #60]	; (80050e0 <LL_ADC_SetChannelSingleDiff+0x4c>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d10a      	bne.n	80050be <LL_ADC_SetChannelSingleDiff+0x2a>
    SET_BIT(ADCx->DIFSEL,
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050b4:	431a      	orrs	r2, r3
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 80050bc:	e00a      	b.n	80050d4 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050ca:	43db      	mvns	r3, r3
 80050cc:	401a      	ands	r2, r3
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 80050d4:	bf00      	nop
 80050d6:	3714      	adds	r7, #20
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr
 80050e0:	407f0000 	.word	0x407f0000

080050e4 <LL_ADC_SetOverSamplingScope>:
{
 80050e4:	b480      	push	{r7}
 80050e6:	b083      	sub	sp, #12
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
 80050ec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	691b      	ldr	r3, [r3, #16]
 80050f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80050f6:	f023 0303 	bic.w	r3, r3, #3
 80050fa:	683a      	ldr	r2, [r7, #0]
 80050fc:	431a      	orrs	r2, r3
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	611a      	str	r2, [r3, #16]
}
 8005102:	bf00      	nop
 8005104:	370c      	adds	r7, #12
 8005106:	46bd      	mov	sp, r7
 8005108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510c:	4770      	bx	lr

0800510e <LL_ADC_DisableDeepPowerDown>:
{
 800510e:	b480      	push	{r7}
 8005110:	b083      	sub	sp, #12
 8005112:	af00      	add	r7, sp, #0
 8005114:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800511e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	6093      	str	r3, [r2, #8]
}
 8005126:	bf00      	nop
 8005128:	370c      	adds	r7, #12
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr

08005132 <LL_ADC_EnableInternalRegulator>:
{
 8005132:	b480      	push	{r7}
 8005134:	b083      	sub	sp, #12
 8005136:	af00      	add	r7, sp, #0
 8005138:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8005142:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005146:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	609a      	str	r2, [r3, #8]
}
 800514e:	bf00      	nop
 8005150:	370c      	adds	r7, #12
 8005152:	46bd      	mov	sp, r7
 8005154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005158:	4770      	bx	lr

0800515a <LL_ADC_Enable>:
{
 800515a:	b480      	push	{r7}
 800515c:	b083      	sub	sp, #12
 800515e:	af00      	add	r7, sp, #0
 8005160:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800516a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800516e:	f043 0201 	orr.w	r2, r3, #1
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	609a      	str	r2, [r3, #8]
}
 8005176:	bf00      	nop
 8005178:	370c      	adds	r7, #12
 800517a:	46bd      	mov	sp, r7
 800517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005180:	4770      	bx	lr

08005182 <LL_ADC_StartCalibration>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
{
 8005182:	b480      	push	{r7}
 8005184:	b083      	sub	sp, #12
 8005186:	af00      	add	r7, sp, #0
 8005188:	6078      	str	r0, [r7, #4]
 800518a:	6039      	str	r1, [r7, #0]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8005194:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005198:	683a      	ldr	r2, [r7, #0]
 800519a:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800519e:	4313      	orrs	r3, r2
 80051a0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	609a      	str	r2, [r3, #8]
             ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
}
 80051a8:	bf00      	nop
 80051aa:	370c      	adds	r7, #12
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr

080051b4 <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b083      	sub	sp, #12
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80051c4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80051c8:	d101      	bne.n	80051ce <LL_ADC_IsCalibrationOnGoing+0x1a>
 80051ca:	2301      	movs	r3, #1
 80051cc:	e000      	b.n	80051d0 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80051ce:	2300      	movs	r3, #0
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	370c      	adds	r7, #12
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr

080051dc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80051dc:	b480      	push	{r7}
 80051de:	b083      	sub	sp, #12
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80051ec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80051f0:	f043 0204 	orr.w	r2, r3, #4
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80051f8:	bf00      	nop
 80051fa:	370c      	adds	r7, #12
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr

08005204 <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
{
 8005204:	b480      	push	{r7}
 8005206:	b083      	sub	sp, #12
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f003 0301 	and.w	r3, r3, #1
 8005214:	2b01      	cmp	r3, #1
 8005216:	d101      	bne.n	800521c <LL_ADC_IsActiveFlag_ADRDY+0x18>
 8005218:	2301      	movs	r3, #1
 800521a:	e000      	b.n	800521e <LL_ADC_IsActiveFlag_ADRDY+0x1a>
 800521c:	2300      	movs	r3, #0
}
 800521e:	4618      	mov	r0, r3
 8005220:	370c      	adds	r7, #12
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr
	...

0800522c <LL_AHB1_GRP1_EnableClock>:
{
 800522c:	b480      	push	{r7}
 800522e:	b085      	sub	sp, #20
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8005234:	4b08      	ldr	r3, [pc, #32]	; (8005258 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8005236:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005238:	4907      	ldr	r1, [pc, #28]	; (8005258 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	4313      	orrs	r3, r2
 800523e:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8005240:	4b05      	ldr	r3, [pc, #20]	; (8005258 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8005242:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	4013      	ands	r3, r2
 8005248:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800524a:	68fb      	ldr	r3, [r7, #12]
}
 800524c:	bf00      	nop
 800524e:	3714      	adds	r7, #20
 8005250:	46bd      	mov	sp, r7
 8005252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005256:	4770      	bx	lr
 8005258:	40021000 	.word	0x40021000

0800525c <LL_AHB2_GRP1_EnableClock>:
{
 800525c:	b480      	push	{r7}
 800525e:	b085      	sub	sp, #20
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005264:	4b08      	ldr	r3, [pc, #32]	; (8005288 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005266:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005268:	4907      	ldr	r1, [pc, #28]	; (8005288 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4313      	orrs	r3, r2
 800526e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005270:	4b05      	ldr	r3, [pc, #20]	; (8005288 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005272:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4013      	ands	r3, r2
 8005278:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800527a:	68fb      	ldr	r3, [r7, #12]
}
 800527c:	bf00      	nop
 800527e:	3714      	adds	r7, #20
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr
 8005288:	40021000 	.word	0x40021000

0800528c <LL_DMA_EnableChannel>:
{
 800528c:	b480      	push	{r7}
 800528e:	b085      	sub	sp, #20
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
 8005294:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 800529a:	4a0c      	ldr	r2, [pc, #48]	; (80052cc <LL_DMA_EnableChannel+0x40>)
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	4413      	add	r3, r2
 80052a0:	781b      	ldrb	r3, [r3, #0]
 80052a2:	461a      	mov	r2, r3
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	4413      	add	r3, r2
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4908      	ldr	r1, [pc, #32]	; (80052cc <LL_DMA_EnableChannel+0x40>)
 80052ac:	683a      	ldr	r2, [r7, #0]
 80052ae:	440a      	add	r2, r1
 80052b0:	7812      	ldrb	r2, [r2, #0]
 80052b2:	4611      	mov	r1, r2
 80052b4:	68fa      	ldr	r2, [r7, #12]
 80052b6:	440a      	add	r2, r1
 80052b8:	f043 0301 	orr.w	r3, r3, #1
 80052bc:	6013      	str	r3, [r2, #0]
}
 80052be:	bf00      	nop
 80052c0:	3714      	adds	r7, #20
 80052c2:	46bd      	mov	sp, r7
 80052c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c8:	4770      	bx	lr
 80052ca:	bf00      	nop
 80052cc:	08009068 	.word	0x08009068

080052d0 <LL_DMA_IsEnabledChannel>:
{
 80052d0:	b480      	push	{r7}
 80052d2:	b085      	sub	sp, #20
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
 80052d8:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	60fb      	str	r3, [r7, #12]
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 80052de:	4a0a      	ldr	r2, [pc, #40]	; (8005308 <LL_DMA_IsEnabledChannel+0x38>)
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	4413      	add	r3, r2
 80052e4:	781b      	ldrb	r3, [r3, #0]
 80052e6:	461a      	mov	r2, r3
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	4413      	add	r3, r2
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 0301 	and.w	r3, r3, #1
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d101      	bne.n	80052fa <LL_DMA_IsEnabledChannel+0x2a>
 80052f6:	2301      	movs	r3, #1
 80052f8:	e000      	b.n	80052fc <LL_DMA_IsEnabledChannel+0x2c>
 80052fa:	2300      	movs	r3, #0
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	3714      	adds	r7, #20
 8005300:	46bd      	mov	sp, r7
 8005302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005306:	4770      	bx	lr
 8005308:	08009068 	.word	0x08009068

0800530c <LL_DMA_SetDataLength>:
{
 800530c:	b480      	push	{r7}
 800530e:	b087      	sub	sp, #28
 8005310:	af00      	add	r7, sp, #0
 8005312:	60f8      	str	r0, [r7, #12]
 8005314:	60b9      	str	r1, [r7, #8]
 8005316:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 800531c:	4a0d      	ldr	r2, [pc, #52]	; (8005354 <LL_DMA_SetDataLength+0x48>)
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	4413      	add	r3, r2
 8005322:	781b      	ldrb	r3, [r3, #0]
 8005324:	461a      	mov	r2, r3
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	4413      	add	r3, r2
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	0c1b      	lsrs	r3, r3, #16
 800532e:	041b      	lsls	r3, r3, #16
 8005330:	4908      	ldr	r1, [pc, #32]	; (8005354 <LL_DMA_SetDataLength+0x48>)
 8005332:	68ba      	ldr	r2, [r7, #8]
 8005334:	440a      	add	r2, r1
 8005336:	7812      	ldrb	r2, [r2, #0]
 8005338:	4611      	mov	r1, r2
 800533a:	697a      	ldr	r2, [r7, #20]
 800533c:	440a      	add	r2, r1
 800533e:	4611      	mov	r1, r2
 8005340:	687a      	ldr	r2, [r7, #4]
 8005342:	4313      	orrs	r3, r2
 8005344:	604b      	str	r3, [r1, #4]
}
 8005346:	bf00      	nop
 8005348:	371c      	adds	r7, #28
 800534a:	46bd      	mov	sp, r7
 800534c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005350:	4770      	bx	lr
 8005352:	bf00      	nop
 8005354:	08009068 	.word	0x08009068

08005358 <LL_RCC_SetADCClockSource>:
{
 8005358:	b480      	push	{r7}
 800535a:	b083      	sub	sp, #12
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, 3U << ((ADCxSource & 0x001F0000U) >> 16U), ((ADCxSource & 0x000000FFU) << ((ADCxSource & 0x001F0000U) >> 16U)));
 8005360:	4b0e      	ldr	r3, [pc, #56]	; (800539c <LL_RCC_SetADCClockSource+0x44>)
 8005362:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	0c1b      	lsrs	r3, r3, #16
 800536a:	f003 031f 	and.w	r3, r3, #31
 800536e:	2103      	movs	r1, #3
 8005370:	fa01 f303 	lsl.w	r3, r1, r3
 8005374:	43db      	mvns	r3, r3
 8005376:	401a      	ands	r2, r3
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	b2d9      	uxtb	r1, r3
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	0c1b      	lsrs	r3, r3, #16
 8005380:	f003 031f 	and.w	r3, r3, #31
 8005384:	fa01 f303 	lsl.w	r3, r1, r3
 8005388:	4904      	ldr	r1, [pc, #16]	; (800539c <LL_RCC_SetADCClockSource+0x44>)
 800538a:	4313      	orrs	r3, r2
 800538c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005390:	bf00      	nop
 8005392:	370c      	adds	r7, #12
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr
 800539c:	40021000 	.word	0x40021000

080053a0 <STRHAL_ADC_RegInit>:
} adc1_buf, adc2_buf, adc3_buf, adc4_buf, adc5_buf;

static volatile uint64_t STRHAL_ADC_ChannelState[2] = { 0, 0 };

static void STRHAL_ADC_RegInit(ADC_TypeDef *ADCx)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b08c      	sub	sp, #48	; 0x30
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
	LL_ADC_InitTypeDef ADC_InitStruct =
 80053a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80053ac:	2200      	movs	r2, #0
 80053ae:	601a      	str	r2, [r3, #0]
 80053b0:	605a      	str	r2, [r3, #4]
 80053b2:	609a      	str	r2, [r3, #8]
	{ 0 };
	LL_ADC_REG_InitTypeDef ADC_REG_InitStruct =
 80053b4:	f107 030c 	add.w	r3, r7, #12
 80053b8:	2200      	movs	r2, #0
 80053ba:	601a      	str	r2, [r3, #0]
 80053bc:	605a      	str	r2, [r3, #4]
 80053be:	609a      	str	r2, [r3, #8]
 80053c0:	60da      	str	r2, [r3, #12]
 80053c2:	611a      	str	r2, [r3, #16]
 80053c4:	615a      	str	r2, [r3, #20]
	{ 0 };
	ADC_InitStruct.Resolution = STRHAL_ADC_RESOLUTION;
 80053c6:	2300      	movs	r3, #0
 80053c8:	627b      	str	r3, [r7, #36]	; 0x24
	ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 80053ca:	2300      	movs	r3, #0
 80053cc:	62bb      	str	r3, [r7, #40]	; 0x28
	ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 80053ce:	2300      	movs	r3, #0
 80053d0:	62fb      	str	r3, [r7, #44]	; 0x2c
	LL_ADC_Init(ADCx, &ADC_InitStruct);
 80053d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80053d6:	4619      	mov	r1, r3
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f7fd fceb 	bl	8002db4 <LL_ADC_Init>
	ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 80053de:	2300      	movs	r3, #0
 80053e0:	60fb      	str	r3, [r7, #12]
	ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 80053e2:	2300      	movs	r3, #0
 80053e4:	613b      	str	r3, [r7, #16]
	ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 80053e6:	2300      	movs	r3, #0
 80053e8:	617b      	str	r3, [r7, #20]
	ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 80053ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80053ee:	61bb      	str	r3, [r7, #24]
	//ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
	ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 80053f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80053f4:	623b      	str	r3, [r7, #32]
	ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_UNLIMITED;
 80053f6:	2303      	movs	r3, #3
 80053f8:	61fb      	str	r3, [r7, #28]
	LL_ADC_REG_Init(ADCx, &ADC_REG_InitStruct);
 80053fa:	f107 030c 	add.w	r3, r7, #12
 80053fe:	4619      	mov	r1, r3
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f7fd fcfd 	bl	8002e00 <LL_ADC_REG_Init>
	LL_ADC_SetGainCompensation(ADCx, 0);
 8005406:	2100      	movs	r1, #0
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f7ff fdb3 	bl	8004f74 <LL_ADC_SetGainCompensation>
	LL_ADC_SetOverSamplingScope(ADCx, LL_ADC_OVS_DISABLE);
 800540e:	2100      	movs	r1, #0
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f7ff fe67 	bl	80050e4 <LL_ADC_SetOverSamplingScope>
	LL_ADC_DisableDeepPowerDown(ADCx);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f7ff fe79 	bl	800510e <LL_ADC_DisableDeepPowerDown>
}
 800541c:	bf00      	nop
 800541e:	3730      	adds	r7, #48	; 0x30
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}

08005424 <STRHAL_ADC_DmaInit>:

static void STRHAL_ADC_DmaInit(DMA_TypeDef *DMAx, uint32_t dmaChannel, uint32_t dest, uint32_t src, uint32_t periph)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b090      	sub	sp, #64	; 0x40
 8005428:	af00      	add	r7, sp, #0
 800542a:	60f8      	str	r0, [r7, #12]
 800542c:	60b9      	str	r1, [r7, #8]
 800542e:	607a      	str	r2, [r7, #4]
 8005430:	603b      	str	r3, [r7, #0]
	LL_DMA_InitTypeDef DMA_InitStruct =
 8005432:	f107 0314 	add.w	r3, r7, #20
 8005436:	222c      	movs	r2, #44	; 0x2c
 8005438:	2100      	movs	r1, #0
 800543a:	4618      	mov	r0, r3
 800543c:	f003 fc28 	bl	8008c90 <memset>
	{ 0 };

	DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 8005440:	2300      	movs	r3, #0
 8005442:	61fb      	str	r3, [r7, #28]
	DMA_InitStruct.MemoryOrM2MDstAddress = dest;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	61bb      	str	r3, [r7, #24]
	DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_HALFWORD;
 8005448:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800544c:	633b      	str	r3, [r7, #48]	; 0x30
	DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 800544e:	2380      	movs	r3, #128	; 0x80
 8005450:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_InitStruct.Mode = LL_DMA_MODE_CIRCULAR;
 8005452:	2320      	movs	r3, #32
 8005454:	623b      	str	r3, [r7, #32]
	DMA_InitStruct.NbData = 0;
 8005456:	2300      	movs	r3, #0
 8005458:	637b      	str	r3, [r7, #52]	; 0x34
	DMA_InitStruct.PeriphOrM2MSrcAddress = src;
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	617b      	str	r3, [r7, #20]
	DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_HALFWORD;
 800545e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005462:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 8005464:	2300      	movs	r3, #0
 8005466:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitStruct.PeriphRequest = periph;
 8005468:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800546a:	63bb      	str	r3, [r7, #56]	; 0x38
	DMA_InitStruct.Priority = STRHAL_ADC_DMA_PRIORITY;
 800546c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005470:	63fb      	str	r3, [r7, #60]	; 0x3c

	LL_DMA_Init(DMAx, dmaChannel, &DMA_InitStruct);
 8005472:	f107 0314 	add.w	r3, r7, #20
 8005476:	461a      	mov	r2, r3
 8005478:	68b9      	ldr	r1, [r7, #8]
 800547a:	68f8      	ldr	r0, [r7, #12]
 800547c:	f7fd fdb6 	bl	8002fec <LL_DMA_Init>
}
 8005480:	bf00      	nop
 8005482:	3740      	adds	r7, #64	; 0x40
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}

08005488 <STRHAL_ADC_Calibrate>:

static void STRHAL_ADC_Calibrate()
{
 8005488:	b580      	push	{r7, lr}
 800548a:	af00      	add	r7, sp, #0
	LL_ADC_EnableInternalRegulator(ADC1);
 800548c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005490:	f7ff fe4f 	bl	8005132 <LL_ADC_EnableInternalRegulator>
	LL_mDelay(100);
 8005494:	2064      	movs	r0, #100	; 0x64
 8005496:	f7ff f8ef 	bl	8004678 <LL_mDelay>
	LL_ADC_StartCalibration(ADC1, STRHAL_ADC_SINGLEDIFF);
 800549a:	217f      	movs	r1, #127	; 0x7f
 800549c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80054a0:	f7ff fe6f 	bl	8005182 <LL_ADC_StartCalibration>
	while (LL_ADC_IsCalibrationOnGoing(ADC1));
 80054a4:	bf00      	nop
 80054a6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80054aa:	f7ff fe83 	bl	80051b4 <LL_ADC_IsCalibrationOnGoing>
 80054ae:	4603      	mov	r3, r0
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d1f8      	bne.n	80054a6 <STRHAL_ADC_Calibrate+0x1e>

	LL_ADC_EnableInternalRegulator(ADC2);
 80054b4:	4823      	ldr	r0, [pc, #140]	; (8005544 <STRHAL_ADC_Calibrate+0xbc>)
 80054b6:	f7ff fe3c 	bl	8005132 <LL_ADC_EnableInternalRegulator>
	LL_mDelay(100);
 80054ba:	2064      	movs	r0, #100	; 0x64
 80054bc:	f7ff f8dc 	bl	8004678 <LL_mDelay>
	LL_ADC_StartCalibration(ADC2, STRHAL_ADC_SINGLEDIFF);
 80054c0:	217f      	movs	r1, #127	; 0x7f
 80054c2:	4820      	ldr	r0, [pc, #128]	; (8005544 <STRHAL_ADC_Calibrate+0xbc>)
 80054c4:	f7ff fe5d 	bl	8005182 <LL_ADC_StartCalibration>
	while (LL_ADC_IsCalibrationOnGoing(ADC2));
 80054c8:	bf00      	nop
 80054ca:	481e      	ldr	r0, [pc, #120]	; (8005544 <STRHAL_ADC_Calibrate+0xbc>)
 80054cc:	f7ff fe72 	bl	80051b4 <LL_ADC_IsCalibrationOnGoing>
 80054d0:	4603      	mov	r3, r0
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d1f9      	bne.n	80054ca <STRHAL_ADC_Calibrate+0x42>

	LL_ADC_EnableInternalRegulator(ADC3);
 80054d6:	481c      	ldr	r0, [pc, #112]	; (8005548 <STRHAL_ADC_Calibrate+0xc0>)
 80054d8:	f7ff fe2b 	bl	8005132 <LL_ADC_EnableInternalRegulator>
	LL_mDelay(100);
 80054dc:	2064      	movs	r0, #100	; 0x64
 80054de:	f7ff f8cb 	bl	8004678 <LL_mDelay>
	LL_ADC_StartCalibration(ADC3, STRHAL_ADC_SINGLEDIFF);
 80054e2:	217f      	movs	r1, #127	; 0x7f
 80054e4:	4818      	ldr	r0, [pc, #96]	; (8005548 <STRHAL_ADC_Calibrate+0xc0>)
 80054e6:	f7ff fe4c 	bl	8005182 <LL_ADC_StartCalibration>
	while (LL_ADC_IsCalibrationOnGoing(ADC3));
 80054ea:	bf00      	nop
 80054ec:	4816      	ldr	r0, [pc, #88]	; (8005548 <STRHAL_ADC_Calibrate+0xc0>)
 80054ee:	f7ff fe61 	bl	80051b4 <LL_ADC_IsCalibrationOnGoing>
 80054f2:	4603      	mov	r3, r0
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d1f9      	bne.n	80054ec <STRHAL_ADC_Calibrate+0x64>

	LL_ADC_EnableInternalRegulator(ADC4);
 80054f8:	4814      	ldr	r0, [pc, #80]	; (800554c <STRHAL_ADC_Calibrate+0xc4>)
 80054fa:	f7ff fe1a 	bl	8005132 <LL_ADC_EnableInternalRegulator>
	LL_mDelay(100);
 80054fe:	2064      	movs	r0, #100	; 0x64
 8005500:	f7ff f8ba 	bl	8004678 <LL_mDelay>
	LL_ADC_StartCalibration(ADC4, STRHAL_ADC_SINGLEDIFF);
 8005504:	217f      	movs	r1, #127	; 0x7f
 8005506:	4811      	ldr	r0, [pc, #68]	; (800554c <STRHAL_ADC_Calibrate+0xc4>)
 8005508:	f7ff fe3b 	bl	8005182 <LL_ADC_StartCalibration>
	while (LL_ADC_IsCalibrationOnGoing(ADC4));
 800550c:	bf00      	nop
 800550e:	480f      	ldr	r0, [pc, #60]	; (800554c <STRHAL_ADC_Calibrate+0xc4>)
 8005510:	f7ff fe50 	bl	80051b4 <LL_ADC_IsCalibrationOnGoing>
 8005514:	4603      	mov	r3, r0
 8005516:	2b00      	cmp	r3, #0
 8005518:	d1f9      	bne.n	800550e <STRHAL_ADC_Calibrate+0x86>

	LL_ADC_EnableInternalRegulator(ADC5);
 800551a:	480d      	ldr	r0, [pc, #52]	; (8005550 <STRHAL_ADC_Calibrate+0xc8>)
 800551c:	f7ff fe09 	bl	8005132 <LL_ADC_EnableInternalRegulator>
	LL_mDelay(100);
 8005520:	2064      	movs	r0, #100	; 0x64
 8005522:	f7ff f8a9 	bl	8004678 <LL_mDelay>
	LL_ADC_StartCalibration(ADC5, STRHAL_ADC_SINGLEDIFF);
 8005526:	217f      	movs	r1, #127	; 0x7f
 8005528:	4809      	ldr	r0, [pc, #36]	; (8005550 <STRHAL_ADC_Calibrate+0xc8>)
 800552a:	f7ff fe2a 	bl	8005182 <LL_ADC_StartCalibration>
	while (LL_ADC_IsCalibrationOnGoing(ADC5));
 800552e:	bf00      	nop
 8005530:	4807      	ldr	r0, [pc, #28]	; (8005550 <STRHAL_ADC_Calibrate+0xc8>)
 8005532:	f7ff fe3f 	bl	80051b4 <LL_ADC_IsCalibrationOnGoing>
 8005536:	4603      	mov	r3, r0
 8005538:	2b00      	cmp	r3, #0
 800553a:	d1f9      	bne.n	8005530 <STRHAL_ADC_Calibrate+0xa8>
}
 800553c:	bf00      	nop
 800553e:	bf00      	nop
 8005540:	bd80      	pop	{r7, pc}
 8005542:	bf00      	nop
 8005544:	50000100 	.word	0x50000100
 8005548:	50000400 	.word	0x50000400
 800554c:	50000500 	.word	0x50000500
 8005550:	50000600 	.word	0x50000600

08005554 <STRHAL_ADC_Init>:

void STRHAL_ADC_Init()
{
 8005554:	b590      	push	{r4, r7, lr}
 8005556:	b087      	sub	sp, #28
 8005558:	af02      	add	r7, sp, #8
	{
		LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
	}
	else if (STRHAL_ADC_DMA == DMA2)
	{
		LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA2);
 800555a:	2002      	movs	r0, #2
 800555c:	f7ff fe66 	bl	800522c <LL_AHB1_GRP1_EnableClock>
	}

	LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSOURCE_SYSCLK);
 8005560:	4846      	ldr	r0, [pc, #280]	; (800567c <STRHAL_ADC_Init+0x128>)
 8005562:	f7ff fef9 	bl	8005358 <LL_RCC_SetADCClockSource>
	LL_RCC_SetADCClockSource(LL_RCC_ADC345_CLKSOURCE_SYSCLK);
 8005566:	4846      	ldr	r0, [pc, #280]	; (8005680 <STRHAL_ADC_Init+0x12c>)
 8005568:	f7ff fef6 	bl	8005358 <LL_RCC_SetADCClockSource>

	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1);
 800556c:	2004      	movs	r0, #4
 800556e:	f7ff fe5d 	bl	800522c <LL_AHB1_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC12);
 8005572:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005576:	f7ff fe71 	bl	800525c <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC345);
 800557a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800557e:	f7ff fe6d 	bl	800525c <LL_AHB2_GRP1_EnableClock>

	//Init DMA for ADC123
	STRHAL_ADC_DmaInit(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL, (uint32_t) adc1_buf.data, LL_ADC_DMA_GetRegAddr(ADC1, LL_ADC_DMA_REG_REGULAR_DATA), LL_DMAMUX_REQ_ADC1);
 8005582:	4c40      	ldr	r4, [pc, #256]	; (8005684 <STRHAL_ADC_Init+0x130>)
 8005584:	2100      	movs	r1, #0
 8005586:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800558a:	f7ff fccd 	bl	8004f28 <LL_ADC_DMA_GetRegAddr>
 800558e:	4603      	mov	r3, r0
 8005590:	2205      	movs	r2, #5
 8005592:	9200      	str	r2, [sp, #0]
 8005594:	4622      	mov	r2, r4
 8005596:	2100      	movs	r1, #0
 8005598:	483b      	ldr	r0, [pc, #236]	; (8005688 <STRHAL_ADC_Init+0x134>)
 800559a:	f7ff ff43 	bl	8005424 <STRHAL_ADC_DmaInit>
	STRHAL_ADC_DmaInit(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 1, (uint32_t) adc2_buf.data, LL_ADC_DMA_GetRegAddr(ADC2, LL_ADC_DMA_REG_REGULAR_DATA), LL_DMAMUX_REQ_ADC2);
 800559e:	4c3b      	ldr	r4, [pc, #236]	; (800568c <STRHAL_ADC_Init+0x138>)
 80055a0:	2100      	movs	r1, #0
 80055a2:	483b      	ldr	r0, [pc, #236]	; (8005690 <STRHAL_ADC_Init+0x13c>)
 80055a4:	f7ff fcc0 	bl	8004f28 <LL_ADC_DMA_GetRegAddr>
 80055a8:	4603      	mov	r3, r0
 80055aa:	2224      	movs	r2, #36	; 0x24
 80055ac:	9200      	str	r2, [sp, #0]
 80055ae:	4622      	mov	r2, r4
 80055b0:	2101      	movs	r1, #1
 80055b2:	4835      	ldr	r0, [pc, #212]	; (8005688 <STRHAL_ADC_Init+0x134>)
 80055b4:	f7ff ff36 	bl	8005424 <STRHAL_ADC_DmaInit>
	STRHAL_ADC_DmaInit(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 2, (uint32_t) adc3_buf.data, LL_ADC_DMA_GetRegAddr(ADC3, LL_ADC_DMA_REG_REGULAR_DATA), LL_DMAMUX_REQ_ADC3);
 80055b8:	4c36      	ldr	r4, [pc, #216]	; (8005694 <STRHAL_ADC_Init+0x140>)
 80055ba:	2100      	movs	r1, #0
 80055bc:	4836      	ldr	r0, [pc, #216]	; (8005698 <STRHAL_ADC_Init+0x144>)
 80055be:	f7ff fcb3 	bl	8004f28 <LL_ADC_DMA_GetRegAddr>
 80055c2:	4603      	mov	r3, r0
 80055c4:	2225      	movs	r2, #37	; 0x25
 80055c6:	9200      	str	r2, [sp, #0]
 80055c8:	4622      	mov	r2, r4
 80055ca:	2102      	movs	r1, #2
 80055cc:	482e      	ldr	r0, [pc, #184]	; (8005688 <STRHAL_ADC_Init+0x134>)
 80055ce:	f7ff ff29 	bl	8005424 <STRHAL_ADC_DmaInit>
	STRHAL_ADC_DmaInit(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 3, (uint32_t) adc4_buf.data, LL_ADC_DMA_GetRegAddr(ADC4, LL_ADC_DMA_REG_REGULAR_DATA), LL_DMAMUX_REQ_ADC4);
 80055d2:	4c32      	ldr	r4, [pc, #200]	; (800569c <STRHAL_ADC_Init+0x148>)
 80055d4:	2100      	movs	r1, #0
 80055d6:	4832      	ldr	r0, [pc, #200]	; (80056a0 <STRHAL_ADC_Init+0x14c>)
 80055d8:	f7ff fca6 	bl	8004f28 <LL_ADC_DMA_GetRegAddr>
 80055dc:	4603      	mov	r3, r0
 80055de:	2226      	movs	r2, #38	; 0x26
 80055e0:	9200      	str	r2, [sp, #0]
 80055e2:	4622      	mov	r2, r4
 80055e4:	2103      	movs	r1, #3
 80055e6:	4828      	ldr	r0, [pc, #160]	; (8005688 <STRHAL_ADC_Init+0x134>)
 80055e8:	f7ff ff1c 	bl	8005424 <STRHAL_ADC_DmaInit>
	STRHAL_ADC_DmaInit(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 4, (uint32_t) adc5_buf.data, LL_ADC_DMA_GetRegAddr(ADC5, LL_ADC_DMA_REG_REGULAR_DATA), LL_DMAMUX_REQ_ADC5);
 80055ec:	4c2d      	ldr	r4, [pc, #180]	; (80056a4 <STRHAL_ADC_Init+0x150>)
 80055ee:	2100      	movs	r1, #0
 80055f0:	482d      	ldr	r0, [pc, #180]	; (80056a8 <STRHAL_ADC_Init+0x154>)
 80055f2:	f7ff fc99 	bl	8004f28 <LL_ADC_DMA_GetRegAddr>
 80055f6:	4603      	mov	r3, r0
 80055f8:	2227      	movs	r2, #39	; 0x27
 80055fa:	9200      	str	r2, [sp, #0]
 80055fc:	4622      	mov	r2, r4
 80055fe:	2104      	movs	r1, #4
 8005600:	4821      	ldr	r0, [pc, #132]	; (8005688 <STRHAL_ADC_Init+0x134>)
 8005602:	f7ff ff0f 	bl	8005424 <STRHAL_ADC_DmaInit>

	LL_ADC_CommonInitTypeDef ADC_CommonInitStruct =
 8005606:	463b      	mov	r3, r7
 8005608:	2200      	movs	r2, #0
 800560a:	601a      	str	r2, [r3, #0]
 800560c:	605a      	str	r2, [r3, #4]
 800560e:	609a      	str	r2, [r3, #8]
 8005610:	60da      	str	r2, [r3, #12]
	{ 0 };

	ADC_CommonInitStruct.CommonClock = STRHAL_ADC_COMMONCLOCK;
 8005612:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8005616:	603b      	str	r3, [r7, #0]
	ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8005618:	2300      	movs	r3, #0
 800561a:	607b      	str	r3, [r7, #4]
	LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 800561c:	463b      	mov	r3, r7
 800561e:	4619      	mov	r1, r3
 8005620:	4822      	ldr	r0, [pc, #136]	; (80056ac <STRHAL_ADC_Init+0x158>)
 8005622:	f7fd fb63 	bl	8002cec <LL_ADC_CommonInit>
	LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC2), &ADC_CommonInitStruct);
 8005626:	463b      	mov	r3, r7
 8005628:	4619      	mov	r1, r3
 800562a:	4820      	ldr	r0, [pc, #128]	; (80056ac <STRHAL_ADC_Init+0x158>)
 800562c:	f7fd fb5e 	bl	8002cec <LL_ADC_CommonInit>
	LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC3), &ADC_CommonInitStruct);
 8005630:	463b      	mov	r3, r7
 8005632:	4619      	mov	r1, r3
 8005634:	481e      	ldr	r0, [pc, #120]	; (80056b0 <STRHAL_ADC_Init+0x15c>)
 8005636:	f7fd fb59 	bl	8002cec <LL_ADC_CommonInit>
	LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC4), &ADC_CommonInitStruct);
 800563a:	463b      	mov	r3, r7
 800563c:	4619      	mov	r1, r3
 800563e:	481c      	ldr	r0, [pc, #112]	; (80056b0 <STRHAL_ADC_Init+0x15c>)
 8005640:	f7fd fb54 	bl	8002cec <LL_ADC_CommonInit>
	LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC5), &ADC_CommonInitStruct);
 8005644:	463b      	mov	r3, r7
 8005646:	4619      	mov	r1, r3
 8005648:	4819      	ldr	r0, [pc, #100]	; (80056b0 <STRHAL_ADC_Init+0x15c>)
 800564a:	f7fd fb4f 	bl	8002cec <LL_ADC_CommonInit>

	STRHAL_ADC_RegInit(ADC1);
 800564e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005652:	f7ff fea5 	bl	80053a0 <STRHAL_ADC_RegInit>
	STRHAL_ADC_RegInit(ADC2);
 8005656:	480e      	ldr	r0, [pc, #56]	; (8005690 <STRHAL_ADC_Init+0x13c>)
 8005658:	f7ff fea2 	bl	80053a0 <STRHAL_ADC_RegInit>
	STRHAL_ADC_RegInit(ADC3);
 800565c:	480e      	ldr	r0, [pc, #56]	; (8005698 <STRHAL_ADC_Init+0x144>)
 800565e:	f7ff fe9f 	bl	80053a0 <STRHAL_ADC_RegInit>
	STRHAL_ADC_RegInit(ADC4);
 8005662:	480f      	ldr	r0, [pc, #60]	; (80056a0 <STRHAL_ADC_Init+0x14c>)
 8005664:	f7ff fe9c 	bl	80053a0 <STRHAL_ADC_RegInit>
	STRHAL_ADC_RegInit(ADC5);
 8005668:	480f      	ldr	r0, [pc, #60]	; (80056a8 <STRHAL_ADC_Init+0x154>)
 800566a:	f7ff fe99 	bl	80053a0 <STRHAL_ADC_RegInit>

	STRHAL_ADC_Calibrate();
 800566e:	f7ff ff0b 	bl	8005488 <STRHAL_ADC_Calibrate>
}
 8005672:	bf00      	nop
 8005674:	3714      	adds	r7, #20
 8005676:	46bd      	mov	sp, r7
 8005678:	bd90      	pop	{r4, r7, pc}
 800567a:	bf00      	nop
 800567c:	001c0002 	.word	0x001c0002
 8005680:	001e0002 	.word	0x001e0002
 8005684:	20000a68 	.word	0x20000a68
 8005688:	40020400 	.word	0x40020400
 800568c:	20000a94 	.word	0x20000a94
 8005690:	50000100 	.word	0x50000100
 8005694:	20000ac0 	.word	0x20000ac0
 8005698:	50000400 	.word	0x50000400
 800569c:	20000aec 	.word	0x20000aec
 80056a0:	50000500 	.word	0x50000500
 80056a4:	20000b18 	.word	0x20000b18
 80056a8:	50000600 	.word	0x50000600
 80056ac:	50000300 	.word	0x50000300
 80056b0:	50000700 	.word	0x50000700

080056b4 <STRHAL_ADC_SubscribeChannel>:

STRHAL_ADC_Data_t* STRHAL_ADC_SubscribeChannel(STRHAL_ADC_Channel_t *channel, STRHAL_ADC_InType_t type)
{
 80056b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056b8:	b097      	sub	sp, #92	; 0x5c
 80056ba:	af00      	add	r7, sp, #0
 80056bc:	60f8      	str	r0, [r7, #12]
 80056be:	460b      	mov	r3, r1
 80056c0:	72fb      	strb	r3, [r7, #11]

	STRHAL_ADC_AnalogPin_t analogPin;
	STRHAL_ADC_Data_t *data_ptr = NULL;
 80056c2:	2300      	movs	r3, #0
 80056c4:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t *length_ptr = NULL;
 80056c6:	2300      	movs	r3, #0
 80056c8:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t dmaChannel = 0;
 80056ca:	2300      	movs	r3, #0
 80056cc:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint64_t adcChannelMsk[2] = { 0, 0 };
 80056ce:	f04f 0200 	mov.w	r2, #0
 80056d2:	f04f 0300 	mov.w	r3, #0
 80056d6:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80056da:	f04f 0200 	mov.w	r2, #0
 80056de:	f04f 0300 	mov.w	r3, #0
 80056e2:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	if (channel->ADCx == ADC1)
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80056ee:	d11a      	bne.n	8005726 <STRHAL_ADC_SubscribeChannel+0x72>
	{
		analogPin = gpioMapping[0][channel->channelId];
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	791b      	ldrb	r3, [r3, #4]
 80056f4:	4a9c      	ldr	r2, [pc, #624]	; (8005968 <STRHAL_ADC_SubscribeChannel+0x2b4>)
 80056f6:	011b      	lsls	r3, r3, #4
 80056f8:	4413      	add	r3, r2
 80056fa:	f107 0638 	add.w	r6, r7, #56	; 0x38
 80056fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005700:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
		data_ptr = adc1_buf.data;
 8005704:	4b99      	ldr	r3, [pc, #612]	; (800596c <STRHAL_ADC_SubscribeChannel+0x2b8>)
 8005706:	657b      	str	r3, [r7, #84]	; 0x54
		length_ptr = &adc1_buf.length;
 8005708:	4b99      	ldr	r3, [pc, #612]	; (8005970 <STRHAL_ADC_SubscribeChannel+0x2bc>)
 800570a:	653b      	str	r3, [r7, #80]	; 0x50
		dmaChannel = STRHAL_ADC_DMA_CHANNEL;
 800570c:	2300      	movs	r3, #0
 800570e:	64fb      	str	r3, [r7, #76]	; 0x4c
		adcChannelMsk[0] = (1U) << (channel->channelId);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	791b      	ldrb	r3, [r3, #4]
 8005714:	461a      	mov	r2, r3
 8005716:	2301      	movs	r3, #1
 8005718:	4093      	lsls	r3, r2
 800571a:	461a      	mov	r2, r3
 800571c:	f04f 0300 	mov.w	r3, #0
 8005720:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8005724:	e089      	b.n	800583a <STRHAL_ADC_SubscribeChannel+0x186>
	}
	else if (channel->ADCx == ADC2)
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a92      	ldr	r2, [pc, #584]	; (8005974 <STRHAL_ADC_SubscribeChannel+0x2c0>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d11c      	bne.n	800576a <STRHAL_ADC_SubscribeChannel+0xb6>
	{
		analogPin = gpioMapping[1][channel->channelId];
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	791b      	ldrb	r3, [r3, #4]
 8005734:	4a8c      	ldr	r2, [pc, #560]	; (8005968 <STRHAL_ADC_SubscribeChannel+0x2b4>)
 8005736:	3313      	adds	r3, #19
 8005738:	011b      	lsls	r3, r3, #4
 800573a:	4413      	add	r3, r2
 800573c:	f107 0638 	add.w	r6, r7, #56	; 0x38
 8005740:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005742:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
		data_ptr = adc2_buf.data;
 8005746:	4b8c      	ldr	r3, [pc, #560]	; (8005978 <STRHAL_ADC_SubscribeChannel+0x2c4>)
 8005748:	657b      	str	r3, [r7, #84]	; 0x54
		length_ptr = &adc2_buf.length;
 800574a:	4b8c      	ldr	r3, [pc, #560]	; (800597c <STRHAL_ADC_SubscribeChannel+0x2c8>)
 800574c:	653b      	str	r3, [r7, #80]	; 0x50
		dmaChannel = STRHAL_ADC_DMA_CHANNEL + 1;
 800574e:	2301      	movs	r3, #1
 8005750:	64fb      	str	r3, [r7, #76]	; 0x4c
		adcChannelMsk[0] = (1U) << (STRHAL_ADC_CHANNEL_LAST + channel->channelId);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	791b      	ldrb	r3, [r3, #4]
 8005756:	3313      	adds	r3, #19
 8005758:	2201      	movs	r2, #1
 800575a:	fa02 f303 	lsl.w	r3, r2, r3
 800575e:	461a      	mov	r2, r3
 8005760:	f04f 0300 	mov.w	r3, #0
 8005764:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8005768:	e067      	b.n	800583a <STRHAL_ADC_SubscribeChannel+0x186>
	}
	else if (channel->ADCx == ADC3)
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a84      	ldr	r2, [pc, #528]	; (8005980 <STRHAL_ADC_SubscribeChannel+0x2cc>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d11c      	bne.n	80057ae <STRHAL_ADC_SubscribeChannel+0xfa>
	{
		analogPin = gpioMapping[2][channel->channelId];
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	791b      	ldrb	r3, [r3, #4]
 8005778:	4a7b      	ldr	r2, [pc, #492]	; (8005968 <STRHAL_ADC_SubscribeChannel+0x2b4>)
 800577a:	3326      	adds	r3, #38	; 0x26
 800577c:	011b      	lsls	r3, r3, #4
 800577e:	4413      	add	r3, r2
 8005780:	f107 0638 	add.w	r6, r7, #56	; 0x38
 8005784:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005786:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
		data_ptr = adc3_buf.data;
 800578a:	4b7e      	ldr	r3, [pc, #504]	; (8005984 <STRHAL_ADC_SubscribeChannel+0x2d0>)
 800578c:	657b      	str	r3, [r7, #84]	; 0x54
		length_ptr = &adc3_buf.length;
 800578e:	4b7e      	ldr	r3, [pc, #504]	; (8005988 <STRHAL_ADC_SubscribeChannel+0x2d4>)
 8005790:	653b      	str	r3, [r7, #80]	; 0x50
		dmaChannel = STRHAL_ADC_DMA_CHANNEL + 2;
 8005792:	2302      	movs	r3, #2
 8005794:	64fb      	str	r3, [r7, #76]	; 0x4c
		adcChannelMsk[0] = (1U) << (2 * STRHAL_ADC_CHANNEL_LAST + channel->channelId);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	791b      	ldrb	r3, [r3, #4]
 800579a:	3326      	adds	r3, #38	; 0x26
 800579c:	2201      	movs	r2, #1
 800579e:	fa02 f303 	lsl.w	r3, r2, r3
 80057a2:	461a      	mov	r2, r3
 80057a4:	f04f 0300 	mov.w	r3, #0
 80057a8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80057ac:	e045      	b.n	800583a <STRHAL_ADC_SubscribeChannel+0x186>
	}
	else if (channel->ADCx == ADC4)
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a76      	ldr	r2, [pc, #472]	; (800598c <STRHAL_ADC_SubscribeChannel+0x2d8>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d11c      	bne.n	80057f2 <STRHAL_ADC_SubscribeChannel+0x13e>
	{
		analogPin = gpioMapping[3][channel->channelId];
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	791b      	ldrb	r3, [r3, #4]
 80057bc:	4a6a      	ldr	r2, [pc, #424]	; (8005968 <STRHAL_ADC_SubscribeChannel+0x2b4>)
 80057be:	3339      	adds	r3, #57	; 0x39
 80057c0:	011b      	lsls	r3, r3, #4
 80057c2:	4413      	add	r3, r2
 80057c4:	f107 0638 	add.w	r6, r7, #56	; 0x38
 80057c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80057ca:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
		data_ptr = adc4_buf.data;
 80057ce:	4b70      	ldr	r3, [pc, #448]	; (8005990 <STRHAL_ADC_SubscribeChannel+0x2dc>)
 80057d0:	657b      	str	r3, [r7, #84]	; 0x54
		length_ptr = &adc4_buf.length;
 80057d2:	4b70      	ldr	r3, [pc, #448]	; (8005994 <STRHAL_ADC_SubscribeChannel+0x2e0>)
 80057d4:	653b      	str	r3, [r7, #80]	; 0x50
		dmaChannel = STRHAL_ADC_DMA_CHANNEL + 3;
 80057d6:	2303      	movs	r3, #3
 80057d8:	64fb      	str	r3, [r7, #76]	; 0x4c
		adcChannelMsk[1] = (1U) << (2 * STRHAL_ADC_CHANNEL_LAST + channel->channelId);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	791b      	ldrb	r3, [r3, #4]
 80057de:	3326      	adds	r3, #38	; 0x26
 80057e0:	2201      	movs	r2, #1
 80057e2:	fa02 f303 	lsl.w	r3, r2, r3
 80057e6:	461a      	mov	r2, r3
 80057e8:	f04f 0300 	mov.w	r3, #0
 80057ec:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 80057f0:	e023      	b.n	800583a <STRHAL_ADC_SubscribeChannel+0x186>
	}
	else if (channel->ADCx == ADC5)
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a68      	ldr	r2, [pc, #416]	; (8005998 <STRHAL_ADC_SubscribeChannel+0x2e4>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d11c      	bne.n	8005836 <STRHAL_ADC_SubscribeChannel+0x182>
	{
		analogPin = gpioMapping[4][channel->channelId];
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	791b      	ldrb	r3, [r3, #4]
 8005800:	4a59      	ldr	r2, [pc, #356]	; (8005968 <STRHAL_ADC_SubscribeChannel+0x2b4>)
 8005802:	334c      	adds	r3, #76	; 0x4c
 8005804:	011b      	lsls	r3, r3, #4
 8005806:	4413      	add	r3, r2
 8005808:	f107 0638 	add.w	r6, r7, #56	; 0x38
 800580c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800580e:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
		data_ptr = adc5_buf.data;
 8005812:	4b62      	ldr	r3, [pc, #392]	; (800599c <STRHAL_ADC_SubscribeChannel+0x2e8>)
 8005814:	657b      	str	r3, [r7, #84]	; 0x54
		length_ptr = &adc5_buf.length;
 8005816:	4b62      	ldr	r3, [pc, #392]	; (80059a0 <STRHAL_ADC_SubscribeChannel+0x2ec>)
 8005818:	653b      	str	r3, [r7, #80]	; 0x50
		dmaChannel = STRHAL_ADC_DMA_CHANNEL + 4;
 800581a:	2304      	movs	r3, #4
 800581c:	64fb      	str	r3, [r7, #76]	; 0x4c
		adcChannelMsk[1] = (1U) << (2 * STRHAL_ADC_CHANNEL_LAST + channel->channelId);
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	791b      	ldrb	r3, [r3, #4]
 8005822:	3326      	adds	r3, #38	; 0x26
 8005824:	2201      	movs	r2, #1
 8005826:	fa02 f303 	lsl.w	r3, r2, r3
 800582a:	461a      	mov	r2, r3
 800582c:	f04f 0300 	mov.w	r3, #0
 8005830:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8005834:	e001      	b.n	800583a <STRHAL_ADC_SubscribeChannel+0x186>
	}
	else
	{
		return NULL;
 8005836:	2300      	movs	r3, #0
 8005838:	e091      	b.n	800595e <STRHAL_ADC_SubscribeChannel+0x2aa>
	}

	// wrong input type passed
	if (analogPin.type != type)
 800583a:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800583e:	7afa      	ldrb	r2, [r7, #11]
 8005840:	429a      	cmp	r2, r3
 8005842:	d001      	beq.n	8005848 <STRHAL_ADC_SubscribeChannel+0x194>
	{
		return NULL;
 8005844:	2300      	movs	r3, #0
 8005846:	e08a      	b.n	800595e <STRHAL_ADC_SubscribeChannel+0x2aa>
	}

	// channel already initialized
	if ((STRHAL_ADC_ChannelState[0] & adcChannelMsk[0]) && (STRHAL_ADC_ChannelState[1] & adcChannelMsk[1]))
 8005848:	4b56      	ldr	r3, [pc, #344]	; (80059a4 <STRHAL_ADC_SubscribeChannel+0x2f0>)
 800584a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800584e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005852:	ea00 0602 	and.w	r6, r0, r2
 8005856:	603e      	str	r6, [r7, #0]
 8005858:	400b      	ands	r3, r1
 800585a:	607b      	str	r3, [r7, #4]
 800585c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005860:	4313      	orrs	r3, r2
 8005862:	d00d      	beq.n	8005880 <STRHAL_ADC_SubscribeChannel+0x1cc>
 8005864:	4b4f      	ldr	r3, [pc, #316]	; (80059a4 <STRHAL_ADC_SubscribeChannel+0x2f0>)
 8005866:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800586a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800586e:	ea00 0a02 	and.w	sl, r0, r2
 8005872:	ea01 0b03 	and.w	fp, r1, r3
 8005876:	ea5a 030b 	orrs.w	r3, sl, fp
 800587a:	d001      	beq.n	8005880 <STRHAL_ADC_SubscribeChannel+0x1cc>
	{
		return NULL;
 800587c:	2300      	movs	r3, #0
 800587e:	e06e      	b.n	800595e <STRHAL_ADC_SubscribeChannel+0x2aa>
	}

	STRHAL_ADC_ChannelState[0] |= adcChannelMsk[0];
 8005880:	4b48      	ldr	r3, [pc, #288]	; (80059a4 <STRHAL_ADC_SubscribeChannel+0x2f0>)
 8005882:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005886:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800588a:	ea40 0802 	orr.w	r8, r0, r2
 800588e:	ea41 0903 	orr.w	r9, r1, r3
 8005892:	4b44      	ldr	r3, [pc, #272]	; (80059a4 <STRHAL_ADC_SubscribeChannel+0x2f0>)
 8005894:	e9c3 8900 	strd	r8, r9, [r3]
	STRHAL_ADC_ChannelState[1] |= adcChannelMsk[1];
 8005898:	4b42      	ldr	r3, [pc, #264]	; (80059a4 <STRHAL_ADC_SubscribeChannel+0x2f0>)
 800589a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800589e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80058a2:	ea40 0402 	orr.w	r4, r0, r2
 80058a6:	ea41 0503 	orr.w	r5, r1, r3
 80058aa:	4b3e      	ldr	r3, [pc, #248]	; (80059a4 <STRHAL_ADC_SubscribeChannel+0x2f0>)
 80058ac:	e9c3 4502 	strd	r4, r5, [r3, #8]

	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80058b0:	2004      	movs	r0, #4
 80058b2:	f7ff fcd3 	bl	800525c <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 80058b6:	2020      	movs	r0, #32
 80058b8:	f7ff fcd0 	bl	800525c <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80058bc:	2001      	movs	r0, #1
 80058be:	f7ff fccd 	bl	800525c <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80058c2:	2002      	movs	r0, #2
 80058c4:	f7ff fcca 	bl	800525c <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 80058c8:	2010      	movs	r0, #16
 80058ca:	f7ff fcc7 	bl	800525c <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 80058ce:	2008      	movs	r0, #8
 80058d0:	f7ff fcc4 	bl	800525c <LL_AHB2_GRP1_EnableClock>

	if (type == STRHAL_ADC_INTYPE_REGULAR)
 80058d4:	7afb      	ldrb	r3, [r7, #11]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d115      	bne.n	8005906 <STRHAL_ADC_SubscribeChannel+0x252>
	{
		LL_GPIO_InitTypeDef GPIO_InitStruct =
 80058da:	f107 0310 	add.w	r3, r7, #16
 80058de:	2200      	movs	r2, #0
 80058e0:	601a      	str	r2, [r3, #0]
 80058e2:	605a      	str	r2, [r3, #4]
 80058e4:	609a      	str	r2, [r3, #8]
 80058e6:	60da      	str	r2, [r3, #12]
 80058e8:	611a      	str	r2, [r3, #16]
 80058ea:	615a      	str	r2, [r3, #20]
		{ 0 };

		GPIO_InitStruct.Pin = analogPin.pin;
 80058ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80058ee:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80058f0:	2303      	movs	r3, #3
 80058f2:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80058f4:	2300      	movs	r3, #0
 80058f6:	623b      	str	r3, [r7, #32]
		LL_GPIO_Init(analogPin.port, &GPIO_InitStruct);
 80058f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058fa:	f107 0210 	add.w	r2, r7, #16
 80058fe:	4611      	mov	r1, r2
 8005900:	4618      	mov	r0, r3
 8005902:	f7fd fcfe 	bl	8003302 <LL_GPIO_Init>
	}

	LL_ADC_SetChannelSamplingTime(channel->ADCx, analogPin.channel, STRHAL_ADC_CHANNEL_SAMPLINGTIME);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800590c:	2206      	movs	r2, #6
 800590e:	4618      	mov	r0, r3
 8005910:	f7ff fb94 	bl	800503c <LL_ADC_SetChannelSamplingTime>
	LL_ADC_SetChannelSingleDiff(channel->ADCx, analogPin.channel, STRHAL_ADC_SINGLEDIFF);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800591a:	227f      	movs	r2, #127	; 0x7f
 800591c:	4618      	mov	r0, r3
 800591e:	f7ff fbb9 	bl	8005094 <LL_ADC_SetChannelSingleDiff>

	LL_ADC_REG_SetSequencerRanks(channel->ADCx, adcRanks[*length_ptr], analogPin.channel);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	6818      	ldr	r0, [r3, #0]
 8005926:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a1f      	ldr	r2, [pc, #124]	; (80059a8 <STRHAL_ADC_SubscribeChannel+0x2f4>)
 800592c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005930:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005932:	4619      	mov	r1, r3
 8005934:	f7ff fb56 	bl	8004fe4 <LL_ADC_REG_SetSequencerRanks>
	uint32_t length = *length_ptr;
 8005938:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	64bb      	str	r3, [r7, #72]	; 0x48
	LL_DMA_SetDataLength(STRHAL_ADC_DMA, dmaChannel, length + 1);
 800593e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005940:	3301      	adds	r3, #1
 8005942:	461a      	mov	r2, r3
 8005944:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8005946:	4819      	ldr	r0, [pc, #100]	; (80059ac <STRHAL_ADC_SubscribeChannel+0x2f8>)
 8005948:	f7ff fce0 	bl	800530c <LL_DMA_SetDataLength>
	(*length_ptr)++;
 800594c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	1c5a      	adds	r2, r3, #1
 8005952:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005954:	601a      	str	r2, [r3, #0]
	return &data_ptr[length];
 8005956:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005958:	005b      	lsls	r3, r3, #1
 800595a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800595c:	4413      	add	r3, r2
}
 800595e:	4618      	mov	r0, r3
 8005960:	375c      	adds	r7, #92	; 0x5c
 8005962:	46bd      	mov	sp, r7
 8005964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005968:	080090f0 	.word	0x080090f0
 800596c:	20000a68 	.word	0x20000a68
 8005970:	20000a90 	.word	0x20000a90
 8005974:	50000100 	.word	0x50000100
 8005978:	20000a94 	.word	0x20000a94
 800597c:	20000abc 	.word	0x20000abc
 8005980:	50000400 	.word	0x50000400
 8005984:	20000ac0 	.word	0x20000ac0
 8005988:	20000ae8 	.word	0x20000ae8
 800598c:	50000500 	.word	0x50000500
 8005990:	20000aec 	.word	0x20000aec
 8005994:	20000b14 	.word	0x20000b14
 8005998:	50000600 	.word	0x50000600
 800599c:	20000b18 	.word	0x20000b18
 80059a0:	20000b40 	.word	0x20000b40
 80059a4:	20000b48 	.word	0x20000b48
 80059a8:	08009070 	.word	0x08009070
 80059ac:	40020400 	.word	0x40020400

080059b0 <STRHAL_ADC_Run>:

void STRHAL_ADC_Run()
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	af00      	add	r7, sp, #0
	LL_ADC_REG_SetSequencerLength(ADC1, adcSeqRanks[adc1_buf.length - 1]);
 80059b4:	4b5a      	ldr	r3, [pc, #360]	; (8005b20 <STRHAL_ADC_Run+0x170>)
 80059b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059b8:	3b01      	subs	r3, #1
 80059ba:	4a5a      	ldr	r2, [pc, #360]	; (8005b24 <STRHAL_ADC_Run+0x174>)
 80059bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059c0:	4619      	mov	r1, r3
 80059c2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80059c6:	f7ff fafa 	bl	8004fbe <LL_ADC_REG_SetSequencerLength>
	LL_ADC_REG_SetSequencerLength(ADC2, adcSeqRanks[adc2_buf.length - 1]);
 80059ca:	4b57      	ldr	r3, [pc, #348]	; (8005b28 <STRHAL_ADC_Run+0x178>)
 80059cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059ce:	3b01      	subs	r3, #1
 80059d0:	4a54      	ldr	r2, [pc, #336]	; (8005b24 <STRHAL_ADC_Run+0x174>)
 80059d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059d6:	4619      	mov	r1, r3
 80059d8:	4854      	ldr	r0, [pc, #336]	; (8005b2c <STRHAL_ADC_Run+0x17c>)
 80059da:	f7ff faf0 	bl	8004fbe <LL_ADC_REG_SetSequencerLength>
	LL_ADC_REG_SetSequencerLength(ADC3, adcSeqRanks[adc3_buf.length - 1]);
 80059de:	4b54      	ldr	r3, [pc, #336]	; (8005b30 <STRHAL_ADC_Run+0x180>)
 80059e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059e2:	3b01      	subs	r3, #1
 80059e4:	4a4f      	ldr	r2, [pc, #316]	; (8005b24 <STRHAL_ADC_Run+0x174>)
 80059e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059ea:	4619      	mov	r1, r3
 80059ec:	4851      	ldr	r0, [pc, #324]	; (8005b34 <STRHAL_ADC_Run+0x184>)
 80059ee:	f7ff fae6 	bl	8004fbe <LL_ADC_REG_SetSequencerLength>
	LL_ADC_REG_SetSequencerLength(ADC4, adcSeqRanks[adc4_buf.length - 1]);
 80059f2:	4b51      	ldr	r3, [pc, #324]	; (8005b38 <STRHAL_ADC_Run+0x188>)
 80059f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059f6:	3b01      	subs	r3, #1
 80059f8:	4a4a      	ldr	r2, [pc, #296]	; (8005b24 <STRHAL_ADC_Run+0x174>)
 80059fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059fe:	4619      	mov	r1, r3
 8005a00:	484e      	ldr	r0, [pc, #312]	; (8005b3c <STRHAL_ADC_Run+0x18c>)
 8005a02:	f7ff fadc 	bl	8004fbe <LL_ADC_REG_SetSequencerLength>
	LL_ADC_REG_SetSequencerLength(ADC5, adcSeqRanks[adc5_buf.length - 1]);
 8005a06:	4b4e      	ldr	r3, [pc, #312]	; (8005b40 <STRHAL_ADC_Run+0x190>)
 8005a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a0a:	3b01      	subs	r3, #1
 8005a0c:	4a45      	ldr	r2, [pc, #276]	; (8005b24 <STRHAL_ADC_Run+0x174>)
 8005a0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a12:	4619      	mov	r1, r3
 8005a14:	484b      	ldr	r0, [pc, #300]	; (8005b44 <STRHAL_ADC_Run+0x194>)
 8005a16:	f7ff fad2 	bl	8004fbe <LL_ADC_REG_SetSequencerLength>

	LL_DMA_EnableChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL);
 8005a1a:	2100      	movs	r1, #0
 8005a1c:	484a      	ldr	r0, [pc, #296]	; (8005b48 <STRHAL_ADC_Run+0x198>)
 8005a1e:	f7ff fc35 	bl	800528c <LL_DMA_EnableChannel>
	while (!LL_DMA_IsEnabledChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL));
 8005a22:	bf00      	nop
 8005a24:	2100      	movs	r1, #0
 8005a26:	4848      	ldr	r0, [pc, #288]	; (8005b48 <STRHAL_ADC_Run+0x198>)
 8005a28:	f7ff fc52 	bl	80052d0 <LL_DMA_IsEnabledChannel>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d0f8      	beq.n	8005a24 <STRHAL_ADC_Run+0x74>
	LL_DMA_EnableChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 1);
 8005a32:	2101      	movs	r1, #1
 8005a34:	4844      	ldr	r0, [pc, #272]	; (8005b48 <STRHAL_ADC_Run+0x198>)
 8005a36:	f7ff fc29 	bl	800528c <LL_DMA_EnableChannel>
	while (!LL_DMA_IsEnabledChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 1));
 8005a3a:	bf00      	nop
 8005a3c:	2101      	movs	r1, #1
 8005a3e:	4842      	ldr	r0, [pc, #264]	; (8005b48 <STRHAL_ADC_Run+0x198>)
 8005a40:	f7ff fc46 	bl	80052d0 <LL_DMA_IsEnabledChannel>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d0f8      	beq.n	8005a3c <STRHAL_ADC_Run+0x8c>
	LL_DMA_EnableChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 2);
 8005a4a:	2102      	movs	r1, #2
 8005a4c:	483e      	ldr	r0, [pc, #248]	; (8005b48 <STRHAL_ADC_Run+0x198>)
 8005a4e:	f7ff fc1d 	bl	800528c <LL_DMA_EnableChannel>
	while (!LL_DMA_IsEnabledChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 2));
 8005a52:	bf00      	nop
 8005a54:	2102      	movs	r1, #2
 8005a56:	483c      	ldr	r0, [pc, #240]	; (8005b48 <STRHAL_ADC_Run+0x198>)
 8005a58:	f7ff fc3a 	bl	80052d0 <LL_DMA_IsEnabledChannel>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d0f8      	beq.n	8005a54 <STRHAL_ADC_Run+0xa4>
	LL_DMA_EnableChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 3);
 8005a62:	2103      	movs	r1, #3
 8005a64:	4838      	ldr	r0, [pc, #224]	; (8005b48 <STRHAL_ADC_Run+0x198>)
 8005a66:	f7ff fc11 	bl	800528c <LL_DMA_EnableChannel>
	while (!LL_DMA_IsEnabledChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 3));
 8005a6a:	bf00      	nop
 8005a6c:	2103      	movs	r1, #3
 8005a6e:	4836      	ldr	r0, [pc, #216]	; (8005b48 <STRHAL_ADC_Run+0x198>)
 8005a70:	f7ff fc2e 	bl	80052d0 <LL_DMA_IsEnabledChannel>
 8005a74:	4603      	mov	r3, r0
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d0f8      	beq.n	8005a6c <STRHAL_ADC_Run+0xbc>
	LL_DMA_EnableChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 4);
 8005a7a:	2104      	movs	r1, #4
 8005a7c:	4832      	ldr	r0, [pc, #200]	; (8005b48 <STRHAL_ADC_Run+0x198>)
 8005a7e:	f7ff fc05 	bl	800528c <LL_DMA_EnableChannel>
	while (!LL_DMA_IsEnabledChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 4));
 8005a82:	bf00      	nop
 8005a84:	2104      	movs	r1, #4
 8005a86:	4830      	ldr	r0, [pc, #192]	; (8005b48 <STRHAL_ADC_Run+0x198>)
 8005a88:	f7ff fc22 	bl	80052d0 <LL_DMA_IsEnabledChannel>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d0f8      	beq.n	8005a84 <STRHAL_ADC_Run+0xd4>

	LL_ADC_Enable(ADC1);
 8005a92:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005a96:	f7ff fb60 	bl	800515a <LL_ADC_Enable>
	while (LL_ADC_IsActiveFlag_ADRDY(ADC1) == 0);
 8005a9a:	bf00      	nop
 8005a9c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005aa0:	f7ff fbb0 	bl	8005204 <LL_ADC_IsActiveFlag_ADRDY>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d0f8      	beq.n	8005a9c <STRHAL_ADC_Run+0xec>
	LL_ADC_Enable(ADC2);
 8005aaa:	4820      	ldr	r0, [pc, #128]	; (8005b2c <STRHAL_ADC_Run+0x17c>)
 8005aac:	f7ff fb55 	bl	800515a <LL_ADC_Enable>
	while (LL_ADC_IsActiveFlag_ADRDY(ADC2) == 0);
 8005ab0:	bf00      	nop
 8005ab2:	481e      	ldr	r0, [pc, #120]	; (8005b2c <STRHAL_ADC_Run+0x17c>)
 8005ab4:	f7ff fba6 	bl	8005204 <LL_ADC_IsActiveFlag_ADRDY>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d0f9      	beq.n	8005ab2 <STRHAL_ADC_Run+0x102>
	LL_ADC_Enable(ADC3);
 8005abe:	481d      	ldr	r0, [pc, #116]	; (8005b34 <STRHAL_ADC_Run+0x184>)
 8005ac0:	f7ff fb4b 	bl	800515a <LL_ADC_Enable>
	while (LL_ADC_IsActiveFlag_ADRDY(ADC3) == 0);
 8005ac4:	bf00      	nop
 8005ac6:	481b      	ldr	r0, [pc, #108]	; (8005b34 <STRHAL_ADC_Run+0x184>)
 8005ac8:	f7ff fb9c 	bl	8005204 <LL_ADC_IsActiveFlag_ADRDY>
 8005acc:	4603      	mov	r3, r0
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d0f9      	beq.n	8005ac6 <STRHAL_ADC_Run+0x116>
	LL_ADC_Enable(ADC4);
 8005ad2:	481a      	ldr	r0, [pc, #104]	; (8005b3c <STRHAL_ADC_Run+0x18c>)
 8005ad4:	f7ff fb41 	bl	800515a <LL_ADC_Enable>
	while (LL_ADC_IsActiveFlag_ADRDY(ADC4) == 0);
 8005ad8:	bf00      	nop
 8005ada:	4818      	ldr	r0, [pc, #96]	; (8005b3c <STRHAL_ADC_Run+0x18c>)
 8005adc:	f7ff fb92 	bl	8005204 <LL_ADC_IsActiveFlag_ADRDY>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d0f9      	beq.n	8005ada <STRHAL_ADC_Run+0x12a>
	LL_ADC_Enable(ADC5);
 8005ae6:	4817      	ldr	r0, [pc, #92]	; (8005b44 <STRHAL_ADC_Run+0x194>)
 8005ae8:	f7ff fb37 	bl	800515a <LL_ADC_Enable>
	while (LL_ADC_IsActiveFlag_ADRDY(ADC5) == 0);
 8005aec:	bf00      	nop
 8005aee:	4815      	ldr	r0, [pc, #84]	; (8005b44 <STRHAL_ADC_Run+0x194>)
 8005af0:	f7ff fb88 	bl	8005204 <LL_ADC_IsActiveFlag_ADRDY>
 8005af4:	4603      	mov	r3, r0
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d0f9      	beq.n	8005aee <STRHAL_ADC_Run+0x13e>

	LL_ADC_REG_StartConversion(ADC1);
 8005afa:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005afe:	f7ff fb6d 	bl	80051dc <LL_ADC_REG_StartConversion>
	LL_ADC_REG_StartConversion(ADC2);
 8005b02:	480a      	ldr	r0, [pc, #40]	; (8005b2c <STRHAL_ADC_Run+0x17c>)
 8005b04:	f7ff fb6a 	bl	80051dc <LL_ADC_REG_StartConversion>
	LL_ADC_REG_StartConversion(ADC3);
 8005b08:	480a      	ldr	r0, [pc, #40]	; (8005b34 <STRHAL_ADC_Run+0x184>)
 8005b0a:	f7ff fb67 	bl	80051dc <LL_ADC_REG_StartConversion>
	LL_ADC_REG_StartConversion(ADC4);
 8005b0e:	480b      	ldr	r0, [pc, #44]	; (8005b3c <STRHAL_ADC_Run+0x18c>)
 8005b10:	f7ff fb64 	bl	80051dc <LL_ADC_REG_StartConversion>
	LL_ADC_REG_StartConversion(ADC5);
 8005b14:	480b      	ldr	r0, [pc, #44]	; (8005b44 <STRHAL_ADC_Run+0x194>)
 8005b16:	f7ff fb61 	bl	80051dc <LL_ADC_REG_StartConversion>
}
 8005b1a:	bf00      	nop
 8005b1c:	bd80      	pop	{r7, pc}
 8005b1e:	bf00      	nop
 8005b20:	20000a68 	.word	0x20000a68
 8005b24:	080090b0 	.word	0x080090b0
 8005b28:	20000a94 	.word	0x20000a94
 8005b2c:	50000100 	.word	0x50000100
 8005b30:	20000ac0 	.word	0x20000ac0
 8005b34:	50000400 	.word	0x50000400
 8005b38:	20000aec 	.word	0x20000aec
 8005b3c:	50000500 	.word	0x50000500
 8005b40:	20000b18 	.word	0x20000b18
 8005b44:	50000600 	.word	0x50000600
 8005b48:	40020400 	.word	0x40020400

08005b4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005b50:	4b04      	ldr	r3, [pc, #16]	; (8005b64 <__NVIC_GetPriorityGrouping+0x18>)
 8005b52:	68db      	ldr	r3, [r3, #12]
 8005b54:	0a1b      	lsrs	r3, r3, #8
 8005b56:	f003 0307 	and.w	r3, r3, #7
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr
 8005b64:	e000ed00 	.word	0xe000ed00

08005b68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b083      	sub	sp, #12
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	4603      	mov	r3, r0
 8005b70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	db0b      	blt.n	8005b92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005b7a:	79fb      	ldrb	r3, [r7, #7]
 8005b7c:	f003 021f 	and.w	r2, r3, #31
 8005b80:	4907      	ldr	r1, [pc, #28]	; (8005ba0 <__NVIC_EnableIRQ+0x38>)
 8005b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b86:	095b      	lsrs	r3, r3, #5
 8005b88:	2001      	movs	r0, #1
 8005b8a:	fa00 f202 	lsl.w	r2, r0, r2
 8005b8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005b92:	bf00      	nop
 8005b94:	370c      	adds	r7, #12
 8005b96:	46bd      	mov	sp, r7
 8005b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9c:	4770      	bx	lr
 8005b9e:	bf00      	nop
 8005ba0:	e000e100 	.word	0xe000e100

08005ba4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b083      	sub	sp, #12
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	4603      	mov	r3, r0
 8005bac:	6039      	str	r1, [r7, #0]
 8005bae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005bb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	db0a      	blt.n	8005bce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	b2da      	uxtb	r2, r3
 8005bbc:	490c      	ldr	r1, [pc, #48]	; (8005bf0 <__NVIC_SetPriority+0x4c>)
 8005bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bc2:	0112      	lsls	r2, r2, #4
 8005bc4:	b2d2      	uxtb	r2, r2
 8005bc6:	440b      	add	r3, r1
 8005bc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005bcc:	e00a      	b.n	8005be4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	b2da      	uxtb	r2, r3
 8005bd2:	4908      	ldr	r1, [pc, #32]	; (8005bf4 <__NVIC_SetPriority+0x50>)
 8005bd4:	79fb      	ldrb	r3, [r7, #7]
 8005bd6:	f003 030f 	and.w	r3, r3, #15
 8005bda:	3b04      	subs	r3, #4
 8005bdc:	0112      	lsls	r2, r2, #4
 8005bde:	b2d2      	uxtb	r2, r2
 8005be0:	440b      	add	r3, r1
 8005be2:	761a      	strb	r2, [r3, #24]
}
 8005be4:	bf00      	nop
 8005be6:	370c      	adds	r7, #12
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr
 8005bf0:	e000e100 	.word	0xe000e100
 8005bf4:	e000ed00 	.word	0xe000ed00

08005bf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b089      	sub	sp, #36	; 0x24
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	60f8      	str	r0, [r7, #12]
 8005c00:	60b9      	str	r1, [r7, #8]
 8005c02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f003 0307 	and.w	r3, r3, #7
 8005c0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005c0c:	69fb      	ldr	r3, [r7, #28]
 8005c0e:	f1c3 0307 	rsb	r3, r3, #7
 8005c12:	2b04      	cmp	r3, #4
 8005c14:	bf28      	it	cs
 8005c16:	2304      	movcs	r3, #4
 8005c18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005c1a:	69fb      	ldr	r3, [r7, #28]
 8005c1c:	3304      	adds	r3, #4
 8005c1e:	2b06      	cmp	r3, #6
 8005c20:	d902      	bls.n	8005c28 <NVIC_EncodePriority+0x30>
 8005c22:	69fb      	ldr	r3, [r7, #28]
 8005c24:	3b03      	subs	r3, #3
 8005c26:	e000      	b.n	8005c2a <NVIC_EncodePriority+0x32>
 8005c28:	2300      	movs	r3, #0
 8005c2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c2c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005c30:	69bb      	ldr	r3, [r7, #24]
 8005c32:	fa02 f303 	lsl.w	r3, r2, r3
 8005c36:	43da      	mvns	r2, r3
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	401a      	ands	r2, r3
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005c40:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	fa01 f303 	lsl.w	r3, r1, r3
 8005c4a:	43d9      	mvns	r1, r3
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c50:	4313      	orrs	r3, r2
         );
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3724      	adds	r7, #36	; 0x24
 8005c56:	46bd      	mov	sp, r7
 8005c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5c:	4770      	bx	lr
	...

08005c60 <LL_AHB2_GRP1_EnableClock>:
{
 8005c60:	b480      	push	{r7}
 8005c62:	b085      	sub	sp, #20
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005c68:	4b08      	ldr	r3, [pc, #32]	; (8005c8c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005c6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005c6c:	4907      	ldr	r1, [pc, #28]	; (8005c8c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4313      	orrs	r3, r2
 8005c72:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005c74:	4b05      	ldr	r3, [pc, #20]	; (8005c8c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005c76:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	4013      	ands	r3, r2
 8005c7c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
}
 8005c80:	bf00      	nop
 8005c82:	3714      	adds	r7, #20
 8005c84:	46bd      	mov	sp, r7
 8005c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8a:	4770      	bx	lr
 8005c8c:	40021000 	.word	0x40021000

08005c90 <LL_APB1_GRP1_EnableClock>:
{
 8005c90:	b480      	push	{r7}
 8005c92:	b085      	sub	sp, #20
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8005c98:	4b08      	ldr	r3, [pc, #32]	; (8005cbc <LL_APB1_GRP1_EnableClock+0x2c>)
 8005c9a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005c9c:	4907      	ldr	r1, [pc, #28]	; (8005cbc <LL_APB1_GRP1_EnableClock+0x2c>)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8005ca4:	4b05      	ldr	r3, [pc, #20]	; (8005cbc <LL_APB1_GRP1_EnableClock+0x2c>)
 8005ca6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	4013      	ands	r3, r2
 8005cac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005cae:	68fb      	ldr	r3, [r7, #12]
}
 8005cb0:	bf00      	nop
 8005cb2:	3714      	adds	r7, #20
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr
 8005cbc:	40021000 	.word	0x40021000

08005cc0 <LL_RCC_SetFDCANClockSource>:
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b083      	sub	sp, #12
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_FDCANSEL, FDCANxSource);
 8005cc8:	4b07      	ldr	r3, [pc, #28]	; (8005ce8 <LL_RCC_SetFDCANClockSource+0x28>)
 8005cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cce:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005cd2:	4905      	ldr	r1, [pc, #20]	; (8005ce8 <LL_RCC_SetFDCANClockSource+0x28>)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005cdc:	bf00      	nop
 8005cde:	370c      	adds	r7, #12
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr
 8005ce8:	40021000 	.word	0x40021000

08005cec <STRHAL_CAN_Init_GPIO>:
{ [STRHAL_FDCAN1] =
{ .can = FDCAN1, .can_ram = FDCAN1_MESSAGE_RAM, .state = STRHAL_CAN_STATE_0, .filter_n = 0, .fifo_sub_state = 0 }, [STRHAL_FDCAN2] =
{ .can = FDCAN2, .can_ram = FDCAN2_MESSAGE_RAM, .state = STRHAL_CAN_STATE_0, .filter_n = 0, .fifo_sub_state = 0 } };

static void STRHAL_CAN_Init_GPIO(void)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b086      	sub	sp, #24
 8005cf0:	af00      	add	r7, sp, #0

	LL_GPIO_InitTypeDef GPIO_InitStruct =
 8005cf2:	463b      	mov	r3, r7
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	601a      	str	r2, [r3, #0]
 8005cf8:	605a      	str	r2, [r3, #4]
 8005cfa:	609a      	str	r2, [r3, #8]
 8005cfc:	60da      	str	r2, [r3, #12]
 8005cfe:	611a      	str	r2, [r3, #16]
 8005d00:	615a      	str	r2, [r3, #20]
	{ 0 };

	LL_RCC_SetFDCANClockSource(LL_RCC_FDCAN_CLKSOURCE_PCLK1);
 8005d02:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8005d06:	f7ff ffdb 	bl	8005cc0 <LL_RCC_SetFDCANClockSource>

	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_FDCAN);
 8005d0a:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8005d0e:	f7ff ffbf 	bl	8005c90 <LL_APB1_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8005d12:	2001      	movs	r0, #1
 8005d14:	f7ff ffa4 	bl	8005c60 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8005d18:	2002      	movs	r0, #2
 8005d1a:	f7ff ffa1 	bl	8005c60 <LL_AHB2_GRP1_EnableClock>

	//FDCAN1 GPIO Configuration
	//PA11     ------> FDCAN1_RX
	//PA12     ------> FDCAN1_TX

	GPIO_InitStruct.Pin = LL_GPIO_PIN_11 | LL_GPIO_PIN_12;
 8005d1e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8005d22:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005d24:	2302      	movs	r3, #2
 8005d26:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8005d30:	2303      	movs	r3, #3
 8005d32:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_9;
 8005d34:	2309      	movs	r3, #9
 8005d36:	617b      	str	r3, [r7, #20]

	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d38:	463b      	mov	r3, r7
 8005d3a:	4619      	mov	r1, r3
 8005d3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005d40:	f7fd fadf 	bl	8003302 <LL_GPIO_Init>

	//FDCAN2 GPIO Configuration
	//PB5     ------> FDCAN2_RX
	//PB6     ------> FDCAN2_TX

	GPIO_InitStruct.Pin = LL_GPIO_PIN_5 | LL_GPIO_PIN_6;
 8005d44:	2360      	movs	r3, #96	; 0x60
 8005d46:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005d48:	2302      	movs	r3, #2
 8005d4a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005d50:	2300      	movs	r3, #0
 8005d52:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8005d54:	2303      	movs	r3, #3
 8005d56:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_9;
 8005d58:	2309      	movs	r3, #9
 8005d5a:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d5c:	463b      	mov	r3, r7
 8005d5e:	4619      	mov	r1, r3
 8005d60:	4803      	ldr	r0, [pc, #12]	; (8005d70 <STRHAL_CAN_Init_GPIO+0x84>)
 8005d62:	f7fd face 	bl	8003302 <LL_GPIO_Init>

}
 8005d66:	bf00      	nop
 8005d68:	3718      	adds	r7, #24
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd80      	pop	{r7, pc}
 8005d6e:	bf00      	nop
 8005d70:	48000400 	.word	0x48000400

08005d74 <STRHAL_CAN_Instance_Init>:

int STRHAL_CAN_Instance_Init(STRHAL_FDCAN_Id_t fdcan_id)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b084      	sub	sp, #16
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	71fb      	strb	r3, [r7, #7]
	if (fdcan_id < 0 || fdcan_id >= STRHAL_N_FDCAN)
 8005d7e:	79fb      	ldrb	r3, [r7, #7]
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d902      	bls.n	8005d8a <STRHAL_CAN_Instance_Init+0x16>
		return -1;
 8005d84:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005d88:	e0e9      	b.n	8005f5e <STRHAL_CAN_Instance_Init+0x1ea>

	_fdcans[fdcan_id].state = STRHAL_CAN_STATE_INITIALISING;
 8005d8a:	79fa      	ldrb	r2, [r7, #7]
 8005d8c:	4976      	ldr	r1, [pc, #472]	; (8005f68 <STRHAL_CAN_Instance_Init+0x1f4>)
 8005d8e:	4613      	mov	r3, r2
 8005d90:	005b      	lsls	r3, r3, #1
 8005d92:	4413      	add	r3, r2
 8005d94:	00db      	lsls	r3, r3, #3
 8005d96:	440b      	add	r3, r1
 8005d98:	3308      	adds	r3, #8
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	701a      	strb	r2, [r3, #0]

	FDCAN_GlobalTypeDef *can = _fdcans[fdcan_id].can;
 8005d9e:	79fa      	ldrb	r2, [r7, #7]
 8005da0:	4971      	ldr	r1, [pc, #452]	; (8005f68 <STRHAL_CAN_Instance_Init+0x1f4>)
 8005da2:	4613      	mov	r3, r2
 8005da4:	005b      	lsls	r3, r3, #1
 8005da6:	4413      	add	r3, r2
 8005da8:	00db      	lsls	r3, r3, #3
 8005daa:	440b      	add	r3, r1
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	60bb      	str	r3, [r7, #8]
	//Can_Message_RAM *can_ram = handles[can_handle_index].can_ram;
	LL_RCC_SetFDCANClockSource(LL_RCC_FDCAN_CLKSOURCE_PCLK1);
 8005db0:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8005db4:	f7ff ff84 	bl	8005cc0 <LL_RCC_SetFDCANClockSource>

	CLEAR_BIT(can->CCCR, FDCAN_CCCR_CSR);
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	699b      	ldr	r3, [r3, #24]
 8005dbc:	f023 0210 	bic.w	r2, r3, #16
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	619a      	str	r2, [r3, #24]

	uint32_t tot = 0;
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	60fb      	str	r3, [r7, #12]

	// Check Sleep mode acknowledge
	while ((can->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005dc8:	e009      	b.n	8005dde <STRHAL_CAN_Instance_Init+0x6a>
	{
		tot++;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	3301      	adds	r3, #1
 8005dce:	60fb      	str	r3, [r7, #12]
		if (tot > STRHAL_CAN_START_TOT)
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	4a66      	ldr	r2, [pc, #408]	; (8005f6c <STRHAL_CAN_Instance_Init+0x1f8>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d902      	bls.n	8005dde <STRHAL_CAN_Instance_Init+0x6a>
			return -1;
 8005dd8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005ddc:	e0bf      	b.n	8005f5e <STRHAL_CAN_Instance_Init+0x1ea>
	while ((can->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	699b      	ldr	r3, [r3, #24]
 8005de2:	f003 0308 	and.w	r3, r3, #8
 8005de6:	2b08      	cmp	r3, #8
 8005de8:	d0ef      	beq.n	8005dca <STRHAL_CAN_Instance_Init+0x56>
	}

	SET_BIT(can->CCCR, FDCAN_CCCR_INIT);
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	699b      	ldr	r3, [r3, #24]
 8005dee:	f043 0201 	orr.w	r2, r3, #1
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	619a      	str	r2, [r3, #24]

	// Wait until the INIT bit into CCCR register is set
	while ((can->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005df6:	e009      	b.n	8005e0c <STRHAL_CAN_Instance_Init+0x98>
	{
		tot++;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	3301      	adds	r3, #1
 8005dfc:	60fb      	str	r3, [r7, #12]
		if (tot > STRHAL_CAN_START_TOT)
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	4a5a      	ldr	r2, [pc, #360]	; (8005f6c <STRHAL_CAN_Instance_Init+0x1f8>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d902      	bls.n	8005e0c <STRHAL_CAN_Instance_Init+0x98>
			return -1;
 8005e06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005e0a:	e0a8      	b.n	8005f5e <STRHAL_CAN_Instance_Init+0x1ea>
	while ((can->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	699b      	ldr	r3, [r3, #24]
 8005e10:	f003 0301 	and.w	r3, r3, #1
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d0ef      	beq.n	8005df8 <STRHAL_CAN_Instance_Init+0x84>
	}

	// Enable configuration change
	SET_BIT(can->CCCR, FDCAN_CCCR_CCE);
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	699b      	ldr	r3, [r3, #24]
 8005e1c:	f043 0202 	orr.w	r2, r3, #2
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	619a      	str	r2, [r3, #24]
	// Wait until the CCE bit into CCCR register is set
	while ((can->CCCR & FDCAN_CCCR_CCE) == 0U)
 8005e24:	e009      	b.n	8005e3a <STRHAL_CAN_Instance_Init+0xc6>
	{
		tot++;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	3301      	adds	r3, #1
 8005e2a:	60fb      	str	r3, [r7, #12]
		if (tot > STRHAL_CAN_START_TOT)
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	4a4f      	ldr	r2, [pc, #316]	; (8005f6c <STRHAL_CAN_Instance_Init+0x1f8>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d902      	bls.n	8005e3a <STRHAL_CAN_Instance_Init+0xc6>
			return -1;
 8005e34:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005e38:	e091      	b.n	8005f5e <STRHAL_CAN_Instance_Init+0x1ea>
	while ((can->CCCR & FDCAN_CCCR_CCE) == 0U)
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	699b      	ldr	r3, [r3, #24]
 8005e3e:	f003 0302 	and.w	r3, r3, #2
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d0ef      	beq.n	8005e26 <STRHAL_CAN_Instance_Init+0xb2>
	}

	//SET_BIT(can->CCCR, FDCAN_CCCR_DAR);  //AutoRetransmission Disabled
	CLEAR_BIT(can->CCCR, FDCAN_CCCR_DAR);  //AutoRetransmission Enabled
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	699b      	ldr	r3, [r3, #24]
 8005e4a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	619a      	str	r2, [r3, #24]

	CLEAR_BIT(can->CCCR, FDCAN_CCCR_TXP);  //transmit pause Disabled
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	699b      	ldr	r3, [r3, #24]
 8005e56:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	619a      	str	r2, [r3, #24]

	SET_BIT(can->CCCR, FDCAN_CCCR_PXHD); //Protocol Exception Handling  Disabled
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	699b      	ldr	r3, [r3, #24]
 8005e62:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	619a      	str	r2, [r3, #24]

	SET_BIT(can->CCCR, FDCAN_FRAME_FD_BRS); //FD mode with BitRate Switching
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	699b      	ldr	r3, [r3, #24]
 8005e6e:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	619a      	str	r2, [r3, #24]

	CLEAR_BIT(can->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	699b      	ldr	r3, [r3, #24]
 8005e7a:	f023 02a4 	bic.w	r2, r3, #164	; 0xa4
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	619a      	str	r2, [r3, #24]
	CLEAR_BIT(can->TEST, FDCAN_TEST_LBCK);
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	691b      	ldr	r3, [r3, #16]
 8005e86:	f023 0210 	bic.w	r2, r3, #16
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	611a      	str	r2, [r3, #16]

	//if(fdcan_id == STRHAL_FDCAN1) { // TODO find out why this is here - it is here because the FDCAN_CONFIG reg needs only to be set once
	MODIFY_REG(FDCAN_CONFIG->CKDIV, FDCAN_CKDIV_PDIV, FDCAN_CLOCK_DIV2);
 8005e8e:	4b38      	ldr	r3, [pc, #224]	; (8005f70 <STRHAL_CAN_Instance_Init+0x1fc>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f023 030f 	bic.w	r3, r3, #15
 8005e96:	4a36      	ldr	r2, [pc, #216]	; (8005f70 <STRHAL_CAN_Instance_Init+0x1fc>)
 8005e98:	f043 0301 	orr.w	r3, r3, #1
 8005e9c:	6013      	str	r3, [r2, #0]
	//}

	// Set the nominal bit timing register
	can->NBTP = ((((uint32_t) FDCAN_NOMINAL_SYNC_JUMP_WIDTH - 1U) << FDCAN_NBTP_NSJW_Pos) | (((uint32_t) FDCAN_NOMINAL_TIMESEG_1 - 1U) << FDCAN_NBTP_NTSEG1_Pos) | (((uint32_t) FDCAN_NOMINAL_TIMESEG_2 - 1U) << FDCAN_NBTP_NTSEG2_Pos) | (((uint32_t) FDCAN_NOMINAL_PRESCALER - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	4a34      	ldr	r2, [pc, #208]	; (8005f74 <STRHAL_CAN_Instance_Init+0x200>)
 8005ea2:	61da      	str	r2, [r3, #28]

	// Bit Rate Switching Enable
	can->DBTP = ((((uint32_t) FDCAN_DATA_SYNC_JUMP_WIDTH - 1U) << FDCAN_DBTP_DSJW_Pos) | (((uint32_t) FDCAN_DATA_TIMESEG_1 - 1U) << FDCAN_DBTP_DTSEG1_Pos) | (((uint32_t) FDCAN_DATA_TIMESEG_2 - 1U) << FDCAN_DBTP_DTSEG2_Pos) | (((uint32_t) FDCAN_DATA_PRESCALER - 1U) << FDCAN_DBTP_DBRP_Pos));
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	4a34      	ldr	r2, [pc, #208]	; (8005f78 <STRHAL_CAN_Instance_Init+0x204>)
 8005ea8:	60da      	str	r2, [r3, #12]

	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_LSS, (STRHAL_CAN_STD_FILTER_NUMBER << FDCAN_RXGFC_LSS_Pos)); // Standard filter elements number
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005eb0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_LSE, (STRHAL_CAN_EXT_FILTER_NUMBER << FDCAN_RXGFC_LSE_Pos)); // Extended filter elements number
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005ec0:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_F0OM, (FDCAN_RX_FIFO_BLOCKING << FDCAN_RXGFC_F0OM_Pos)); // FIFO 0 operation mode
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005ed0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_F1OM, (FDCAN_RX_FIFO_BLOCKING << FDCAN_RXGFC_F1OM_Pos)); // FIFO 1 operation mode
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005ee0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_ANFS, (FDCAN_REJECT << FDCAN_RXGFC_ANFS_Pos)); // Accept Non-matching Frames Standard
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005ef0:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8005ef4:	f043 0220 	orr.w	r2, r3, #32
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_ANFE, (FDCAN_REJECT << FDCAN_RXGFC_ANFE_Pos)); // Accept Non-matching Frames Extended
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005f04:	f023 030c 	bic.w	r3, r3, #12
 8005f08:	f043 0208 	orr.w	r2, r3, #8
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_RRFS, (FDCAN_FILTER_REMOTE << FDCAN_RXGFC_RRFS_Pos)); // Reject Remote Frames Standard
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005f18:	f023 0202 	bic.w	r2, r3, #2
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_RRFE, (FDCAN_REJECT_REMOTE << FDCAN_RXGFC_RRFE_Pos)); // Reject Remote Frames Extended
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005f28:	f043 0201 	orr.w	r2, r3, #1
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

	CLEAR_BIT(can->TXBC, FDCAN_TXBC_TFQM); // Tx FIFO/Queue Mode
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005f38:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	//Config TxDelayCompensation
	can->TDCR = ((FDCAN_TDC_FILTER << FDCAN_TDCR_TDCF_Pos) | (FDCAN_TDC_OFFSET << FDCAN_TDCR_TDCO_Pos));
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	f240 5206 	movw	r2, #1286	; 0x506
 8005f48:	649a      	str	r2, [r3, #72]	; 0x48

	// Enable transmitter delay compensation
	SET_BIT(can->DBTP, FDCAN_DBTP_TDC);
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	68db      	ldr	r3, [r3, #12]
 8005f4e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	60da      	str	r2, [r3, #12]

	LL_mDelay(100);
 8005f56:	2064      	movs	r0, #100	; 0x64
 8005f58:	f7fe fb8e 	bl	8004678 <LL_mDelay>

	return 0;
 8005f5c:	2300      	movs	r3, #0
}
 8005f5e:	4618      	mov	r0, r3
 8005f60:	3710      	adds	r7, #16
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bd80      	pop	{r7, pc}
 8005f66:	bf00      	nop
 8005f68:	20000004 	.word	0x20000004
 8005f6c:	00f42400 	.word	0x00f42400
 8005f70:	40006500 	.word	0x40006500
 8005f74:	0001160f 	.word	0x0001160f
 8005f78:	00010611 	.word	0x00010611

08005f7c <STRHAL_CAN_Subscribe>:

int STRHAL_CAN_Subscribe(STRHAL_FDCAN_Id_t fdcan_id, STRHAL_FDCAN_Rx_Id_t rx_id, STRHAL_FDCAN_Filter_t *filter, uint8_t n, STRHAL_CAN_Receptor_t receptor)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b087      	sub	sp, #28
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	603a      	str	r2, [r7, #0]
 8005f84:	461a      	mov	r2, r3
 8005f86:	4603      	mov	r3, r0
 8005f88:	71fb      	strb	r3, [r7, #7]
 8005f8a:	460b      	mov	r3, r1
 8005f8c:	71bb      	strb	r3, [r7, #6]
 8005f8e:	4613      	mov	r3, r2
 8005f90:	717b      	strb	r3, [r7, #5]
	/* Error handling for user inputs */
	if (fdcan_id < 0 || fdcan_id >= STRHAL_N_FDCAN) // invalid fdcan instance
 8005f92:	79fb      	ldrb	r3, [r7, #7]
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d902      	bls.n	8005f9e <STRHAL_CAN_Subscribe+0x22>
		return -1;
 8005f98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005f9c:	e0bd      	b.n	800611a <STRHAL_CAN_Subscribe+0x19e>

	STRHAL_CAN_Handle_t *fdcan = &_fdcans[fdcan_id];
 8005f9e:	79fa      	ldrb	r2, [r7, #7]
 8005fa0:	4613      	mov	r3, r2
 8005fa2:	005b      	lsls	r3, r3, #1
 8005fa4:	4413      	add	r3, r2
 8005fa6:	00db      	lsls	r3, r3, #3
 8005fa8:	4a5f      	ldr	r2, [pc, #380]	; (8006128 <STRHAL_CAN_Subscribe+0x1ac>)
 8005faa:	4413      	add	r3, r2
 8005fac:	613b      	str	r3, [r7, #16]
	if (fdcan->state != STRHAL_CAN_STATE_INITIALISING)	// fdcan not in init mode (Subscribe called in wrong order)
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	7a1b      	ldrb	r3, [r3, #8]
 8005fb2:	b2db      	uxtb	r3, r3
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d002      	beq.n	8005fbe <STRHAL_CAN_Subscribe+0x42>
		return -1;
 8005fb8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005fbc:	e0ad      	b.n	800611a <STRHAL_CAN_Subscribe+0x19e>

	if (filter == NULL || receptor == NULL) // Nullptr check
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d002      	beq.n	8005fca <STRHAL_CAN_Subscribe+0x4e>
 8005fc4:	6a3b      	ldr	r3, [r7, #32]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d101      	bne.n	8005fce <STRHAL_CAN_Subscribe+0x52>
		return 0;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	e0a5      	b.n	800611a <STRHAL_CAN_Subscribe+0x19e>

	if (n > STRHAL_CAN_RAM_N_FILTER - fdcan->filter_n) // Correct Filter Nbr
 8005fce:	797a      	ldrb	r2, [r7, #5]
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	7d1b      	ldrb	r3, [r3, #20]
 8005fd4:	f1c3 031c 	rsb	r3, r3, #28
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	dd04      	ble.n	8005fe6 <STRHAL_CAN_Subscribe+0x6a>
		n = fdcan->filter_n - n;
 8005fdc:	693b      	ldr	r3, [r7, #16]
 8005fde:	7d1a      	ldrb	r2, [r3, #20]
 8005fe0:	797b      	ldrb	r3, [r7, #5]
 8005fe2:	1ad3      	subs	r3, r2, r3
 8005fe4:	717b      	strb	r3, [r7, #5]

	if (fdcan->fifo_sub_state & (1U << rx_id)) // Already subscribed to this fifo
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	7d5b      	ldrb	r3, [r3, #21]
 8005fea:	461a      	mov	r2, r3
 8005fec:	79bb      	ldrb	r3, [r7, #6]
 8005fee:	fa22 f303 	lsr.w	r3, r2, r3
 8005ff2:	f003 0301 	and.w	r3, r3, #1
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d002      	beq.n	8006000 <STRHAL_CAN_Subscribe+0x84>
		return -1;
 8005ffa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005ffe:	e08c      	b.n	800611a <STRHAL_CAN_Subscribe+0x19e>

	Can_Message_RAM *can_ram = fdcan->can_ram;
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	60fb      	str	r3, [r7, #12]

	uint32_t sfec;

	switch (rx_id)
 8006006:	79bb      	ldrb	r3, [r7, #6]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d002      	beq.n	8006012 <STRHAL_CAN_Subscribe+0x96>
 800600c:	2b01      	cmp	r3, #1
 800600e:	d010      	beq.n	8006032 <STRHAL_CAN_Subscribe+0xb6>
 8006010:	e01b      	b.n	800604a <STRHAL_CAN_Subscribe+0xce>
	{
		case STRHAL_FDCAN_RX0:
			fdcan->rxReceptors[0] = receptor;
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	6a3a      	ldr	r2, [r7, #32]
 8006016:	60da      	str	r2, [r3, #12]
			fdcan->fifo_sub_state |= 1U << STRHAL_FDCAN_RX0;
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	7d5b      	ldrb	r3, [r3, #21]
 800601c:	f043 0301 	orr.w	r3, r3, #1
 8006020:	b2da      	uxtb	r2, r3
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	755a      	strb	r2, [r3, #21]
			sfec = FDCAN_FILTER_TO_RXFIFO0;
 8006026:	2301      	movs	r3, #1
 8006028:	60bb      	str	r3, [r7, #8]
			break;
 800602a:	bf00      	nop
		default:
			return -1;
	}

	uint8_t i;
	for (i = 0; i < n; i++, fdcan->filter_n++)
 800602c:	2300      	movs	r3, #0
 800602e:	75fb      	strb	r3, [r7, #23]
 8006030:	e05f      	b.n	80060f2 <STRHAL_CAN_Subscribe+0x176>
			fdcan->rxReceptors[1] = receptor;
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	6a3a      	ldr	r2, [r7, #32]
 8006036:	611a      	str	r2, [r3, #16]
			fdcan->fifo_sub_state |= 1U << STRHAL_FDCAN_RX1;
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	7d5b      	ldrb	r3, [r3, #21]
 800603c:	f043 0302 	orr.w	r3, r3, #2
 8006040:	b2da      	uxtb	r2, r3
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	755a      	strb	r2, [r3, #21]
			sfec = FDCAN_FILTER_TO_RXFIFO1;
 8006046:	2302      	movs	r3, #2
 8006048:	60bb      	str	r3, [r7, #8]
			return -1;
 800604a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800604e:	e064      	b.n	800611a <STRHAL_CAN_Subscribe+0x19e>
	{
		can_ram->std_filters[i].S0.bit.SFEC = sfec;
 8006050:	7df9      	ldrb	r1, [r7, #23]
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	f003 0307 	and.w	r3, r3, #7
 8006058:	b2d8      	uxtb	r0, r3
 800605a:	68fa      	ldr	r2, [r7, #12]
 800605c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006060:	f360 63dd 	bfi	r3, r0, #27, #3
 8006064:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		can_ram->std_filters[i].S0.bit.SFID1 = filter[i].value_id1;
 8006068:	7dfa      	ldrb	r2, [r7, #23]
 800606a:	4613      	mov	r3, r2
 800606c:	005b      	lsls	r3, r3, #1
 800606e:	4413      	add	r3, r2
 8006070:	009b      	lsls	r3, r3, #2
 8006072:	461a      	mov	r2, r3
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	4413      	add	r3, r2
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	7df9      	ldrb	r1, [r7, #23]
 800607c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006080:	b298      	uxth	r0, r3
 8006082:	68fa      	ldr	r2, [r7, #12]
 8006084:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006088:	f360 431a 	bfi	r3, r0, #16, #11
 800608c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		can_ram->std_filters[i].S0.bit.SFID2 = filter[i].mask_id2;
 8006090:	7dfa      	ldrb	r2, [r7, #23]
 8006092:	4613      	mov	r3, r2
 8006094:	005b      	lsls	r3, r3, #1
 8006096:	4413      	add	r3, r2
 8006098:	009b      	lsls	r3, r3, #2
 800609a:	461a      	mov	r2, r3
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	4413      	add	r3, r2
 80060a0:	685b      	ldr	r3, [r3, #4]
 80060a2:	7df9      	ldrb	r1, [r7, #23]
 80060a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80060a8:	b298      	uxth	r0, r3
 80060aa:	68fa      	ldr	r2, [r7, #12]
 80060ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80060b0:	f360 030a 	bfi	r3, r0, #0, #11
 80060b4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		can_ram->std_filters[i].S0.bit.SFT = filter[i].type;
 80060b8:	7dfa      	ldrb	r2, [r7, #23]
 80060ba:	4613      	mov	r3, r2
 80060bc:	005b      	lsls	r3, r3, #1
 80060be:	4413      	add	r3, r2
 80060c0:	009b      	lsls	r3, r3, #2
 80060c2:	461a      	mov	r2, r3
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	4413      	add	r3, r2
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	7df9      	ldrb	r1, [r7, #23]
 80060cc:	f003 0303 	and.w	r3, r3, #3
 80060d0:	b2d8      	uxtb	r0, r3
 80060d2:	68fa      	ldr	r2, [r7, #12]
 80060d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80060d8:	f360 739f 	bfi	r3, r0, #30, #2
 80060dc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	for (i = 0; i < n; i++, fdcan->filter_n++)
 80060e0:	7dfb      	ldrb	r3, [r7, #23]
 80060e2:	3301      	adds	r3, #1
 80060e4:	75fb      	strb	r3, [r7, #23]
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	7d1b      	ldrb	r3, [r3, #20]
 80060ea:	3301      	adds	r3, #1
 80060ec:	b2da      	uxtb	r2, r3
 80060ee:	693b      	ldr	r3, [r7, #16]
 80060f0:	751a      	strb	r2, [r3, #20]
 80060f2:	7dfa      	ldrb	r2, [r7, #23]
 80060f4:	797b      	ldrb	r3, [r7, #5]
 80060f6:	429a      	cmp	r2, r3
 80060f8:	d3aa      	bcc.n	8006050 <STRHAL_CAN_Subscribe+0xd4>
	}
	MODIFY_REG(fdcan->can->RXGFC, FDCAN_RXGFC_LSS, (fdcan->filter_n << FDCAN_RXGFC_LSS_Pos)); // Standard filter elements number
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006102:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	7d1b      	ldrb	r3, [r3, #20]
 800610a:	041b      	lsls	r3, r3, #16
 800610c:	4619      	mov	r1, r3
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	430a      	orrs	r2, r1
 8006114:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	return n;
 8006118:	797b      	ldrb	r3, [r7, #5]
}
 800611a:	4618      	mov	r0, r3
 800611c:	371c      	adds	r7, #28
 800611e:	46bd      	mov	sp, r7
 8006120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006124:	4770      	bx	lr
 8006126:	bf00      	nop
 8006128:	20000004 	.word	0x20000004

0800612c <STRHAL_CAN_Init>:

STRHAL_Oof_t STRHAL_CAN_Init()
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b082      	sub	sp, #8
 8006130:	af00      	add	r7, sp, #0
	STRHAL_Oof_t status = STRHAL_NOICE;
 8006132:	2300      	movs	r3, #0
 8006134:	71fb      	strb	r3, [r7, #7]
	STRHAL_CAN_Init_GPIO();
 8006136:	f7ff fdd9 	bl	8005cec <STRHAL_CAN_Init_GPIO>

	return status;
 800613a:	79fb      	ldrb	r3, [r7, #7]
}
 800613c:	4618      	mov	r0, r3
 800613e:	3708      	adds	r7, #8
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}

08006144 <STRHAL_CAN_Send>:
	*rxfXA = i & 0x7;
	return n;
}

int32_t STRHAL_CAN_Send(STRHAL_FDCAN_Id_t fdcan_id, uint32_t id, const uint8_t *data, uint32_t n)
{
 8006144:	b480      	push	{r7}
 8006146:	b08b      	sub	sp, #44	; 0x2c
 8006148:	af00      	add	r7, sp, #0
 800614a:	60b9      	str	r1, [r7, #8]
 800614c:	607a      	str	r2, [r7, #4]
 800614e:	603b      	str	r3, [r7, #0]
 8006150:	4603      	mov	r3, r0
 8006152:	73fb      	strb	r3, [r7, #15]
	if (fdcan_id < 0 || fdcan_id >= STRHAL_N_FDCAN)
 8006154:	7bfb      	ldrb	r3, [r7, #15]
 8006156:	2b01      	cmp	r3, #1
 8006158:	d902      	bls.n	8006160 <STRHAL_CAN_Send+0x1c>
		return -1;
 800615a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800615e:	e0b8      	b.n	80062d2 <STRHAL_CAN_Send+0x18e>

	if (n == 0)
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d101      	bne.n	800616a <STRHAL_CAN_Send+0x26>
		return 0;
 8006166:	2300      	movs	r3, #0
 8006168:	e0b3      	b.n	80062d2 <STRHAL_CAN_Send+0x18e>

	FDCAN_GlobalTypeDef *can = _fdcans[fdcan_id].can;
 800616a:	7bfa      	ldrb	r2, [r7, #15]
 800616c:	495c      	ldr	r1, [pc, #368]	; (80062e0 <STRHAL_CAN_Send+0x19c>)
 800616e:	4613      	mov	r3, r2
 8006170:	005b      	lsls	r3, r3, #1
 8006172:	4413      	add	r3, r2
 8006174:	00db      	lsls	r3, r3, #3
 8006176:	440b      	add	r3, r1
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	61fb      	str	r3, [r7, #28]
	Can_Message_RAM *can_ram = _fdcans[fdcan_id].can_ram;
 800617c:	7bfa      	ldrb	r2, [r7, #15]
 800617e:	4958      	ldr	r1, [pc, #352]	; (80062e0 <STRHAL_CAN_Send+0x19c>)
 8006180:	4613      	mov	r3, r2
 8006182:	005b      	lsls	r3, r3, #1
 8006184:	4413      	add	r3, r2
 8006186:	00db      	lsls	r3, r3, #3
 8006188:	440b      	add	r3, r1
 800618a:	3304      	adds	r3, #4
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	61bb      	str	r3, [r7, #24]

	if (!(can->TXFQS & FDCAN_TXFQS_TFFL))
 8006190:	69fb      	ldr	r3, [r7, #28]
 8006192:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8006196:	f003 0307 	and.w	r3, r3, #7
 800619a:	2b00      	cmp	r3, #0
 800619c:	d102      	bne.n	80061a4 <STRHAL_CAN_Send+0x60>
		return -1;
 800619e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80061a2:	e096      	b.n	80062d2 <STRHAL_CAN_Send+0x18e>

	if (n > FDCAN_ELMTS_ARRAY_SIZE)
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	2b40      	cmp	r3, #64	; 0x40
 80061a8:	d901      	bls.n	80061ae <STRHAL_CAN_Send+0x6a>
		n = FDCAN_ELMTS_ARRAY_SIZE;
 80061aa:	2340      	movs	r3, #64	; 0x40
 80061ac:	603b      	str	r3, [r7, #0]

	uint8_t i = ((can->TXFQS & FDCAN_TXFQS_TFQPI_Msk) >> FDCAN_TXFQS_TFQPI_Pos);
 80061ae:	69fb      	ldr	r3, [r7, #28]
 80061b0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80061b4:	0c1b      	lsrs	r3, r3, #16
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	f003 0303 	and.w	r3, r3, #3
 80061bc:	75fb      	strb	r3, [r7, #23]

	Can_Tx_Element *frame = &can_ram->tx_buffer[i];
 80061be:	7dfa      	ldrb	r2, [r7, #23]
 80061c0:	4613      	mov	r3, r2
 80061c2:	00db      	lsls	r3, r3, #3
 80061c4:	4413      	add	r3, r2
 80061c6:	00db      	lsls	r3, r3, #3
 80061c8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80061cc:	69ba      	ldr	r2, [r7, #24]
 80061ce:	4413      	add	r3, r2
 80061d0:	613b      	str	r3, [r7, #16]
	frame->T0.bit.XTD = 0;
 80061d2:	693a      	ldr	r2, [r7, #16]
 80061d4:	6813      	ldr	r3, [r2, #0]
 80061d6:	f36f 739e 	bfc	r3, #30, #1
 80061da:	6013      	str	r3, [r2, #0]
	frame->T0.bit.ID = id << 18;
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	049b      	lsls	r3, r3, #18
 80061e0:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80061e4:	693a      	ldr	r2, [r7, #16]
 80061e6:	6813      	ldr	r3, [r2, #0]
 80061e8:	f361 031c 	bfi	r3, r1, #0, #29
 80061ec:	6013      	str	r3, [r2, #0]
	frame->T0.bit.RTR = 0;
 80061ee:	693a      	ldr	r2, [r7, #16]
 80061f0:	6813      	ldr	r3, [r2, #0]
 80061f2:	f36f 735d 	bfc	r3, #29, #1
 80061f6:	6013      	str	r3, [r2, #0]
	frame->T1.bit.FDF = 1;
 80061f8:	693a      	ldr	r2, [r7, #16]
 80061fa:	6853      	ldr	r3, [r2, #4]
 80061fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006200:	6053      	str	r3, [r2, #4]
	frame->T1.bit.BRS = 1;
 8006202:	693a      	ldr	r2, [r7, #16]
 8006204:	6853      	ldr	r3, [r2, #4]
 8006206:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800620a:	6053      	str	r3, [r2, #4]
	frame->T1.bit.DLC = Can_LengthToDlc[n];
 800620c:	4a35      	ldr	r2, [pc, #212]	; (80062e4 <STRHAL_CAN_Send+0x1a0>)
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006214:	f003 030f 	and.w	r3, r3, #15
 8006218:	b2d9      	uxtb	r1, r3
 800621a:	693a      	ldr	r2, [r7, #16]
 800621c:	6853      	ldr	r3, [r2, #4]
 800621e:	f361 4313 	bfi	r3, r1, #16, #4
 8006222:	6053      	str	r3, [r2, #4]
	frame->T1.bit.EFCC = 0;
 8006224:	693a      	ldr	r2, [r7, #16]
 8006226:	6853      	ldr	r3, [r2, #4]
 8006228:	f36f 53d7 	bfc	r3, #23, #1
 800622c:	6053      	str	r3, [r2, #4]
	frame->T1.bit.MM = 0;
 800622e:	693a      	ldr	r2, [r7, #16]
 8006230:	6853      	ldr	r3, [r2, #4]
 8006232:	f36f 631f 	bfc	r3, #24, #8
 8006236:	6053      	str	r3, [r2, #4]
	/*if(frame->T0.bit.ID == 0 || frame->T1.bit.DLC == 0) {
	 uint8_t temp = 1;
	 (void) temp;
	 }*/

	uint32_t j = 0;
 8006238:	2300      	movs	r3, #0
 800623a:	627b      	str	r3, [r7, #36]	; 0x24
	for (uint32_t c = 0; c < n; c += 4)
 800623c:	2300      	movs	r3, #0
 800623e:	623b      	str	r3, [r7, #32]
 8006240:	e025      	b.n	800628e <STRHAL_CAN_Send+0x14a>
		frame->data.word[j++] = data[c] | data[c + 1] << 8 | data[c + 2] << 16 | data[c + 3] << 24;
 8006242:	687a      	ldr	r2, [r7, #4]
 8006244:	6a3b      	ldr	r3, [r7, #32]
 8006246:	4413      	add	r3, r2
 8006248:	781b      	ldrb	r3, [r3, #0]
 800624a:	4619      	mov	r1, r3
 800624c:	6a3b      	ldr	r3, [r7, #32]
 800624e:	3301      	adds	r3, #1
 8006250:	687a      	ldr	r2, [r7, #4]
 8006252:	4413      	add	r3, r2
 8006254:	781b      	ldrb	r3, [r3, #0]
 8006256:	021b      	lsls	r3, r3, #8
 8006258:	ea41 0203 	orr.w	r2, r1, r3
 800625c:	6a3b      	ldr	r3, [r7, #32]
 800625e:	3302      	adds	r3, #2
 8006260:	6879      	ldr	r1, [r7, #4]
 8006262:	440b      	add	r3, r1
 8006264:	781b      	ldrb	r3, [r3, #0]
 8006266:	041b      	lsls	r3, r3, #16
 8006268:	431a      	orrs	r2, r3
 800626a:	6a3b      	ldr	r3, [r7, #32]
 800626c:	3303      	adds	r3, #3
 800626e:	6879      	ldr	r1, [r7, #4]
 8006270:	440b      	add	r3, r1
 8006272:	781b      	ldrb	r3, [r3, #0]
 8006274:	061b      	lsls	r3, r3, #24
 8006276:	ea42 0103 	orr.w	r1, r2, r3
 800627a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800627c:	1c5a      	adds	r2, r3, #1
 800627e:	627a      	str	r2, [r7, #36]	; 0x24
 8006280:	693a      	ldr	r2, [r7, #16]
 8006282:	3302      	adds	r3, #2
 8006284:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (uint32_t c = 0; c < n; c += 4)
 8006288:	6a3b      	ldr	r3, [r7, #32]
 800628a:	3304      	adds	r3, #4
 800628c:	623b      	str	r3, [r7, #32]
 800628e:	6a3a      	ldr	r2, [r7, #32]
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	429a      	cmp	r2, r3
 8006294:	d3d5      	bcc.n	8006242 <STRHAL_CAN_Send+0xfe>
	while (j < Can_DlcToLength[Can_LengthToDlc[n]] / 4)
 8006296:	e007      	b.n	80062a8 <STRHAL_CAN_Send+0x164>
		frame->data.word[j++] = 0;
 8006298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800629a:	1c5a      	adds	r2, r3, #1
 800629c:	627a      	str	r2, [r7, #36]	; 0x24
 800629e:	693a      	ldr	r2, [r7, #16]
 80062a0:	3302      	adds	r3, #2
 80062a2:	2100      	movs	r1, #0
 80062a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	while (j < Can_DlcToLength[Can_LengthToDlc[n]] / 4)
 80062a8:	4a0e      	ldr	r2, [pc, #56]	; (80062e4 <STRHAL_CAN_Send+0x1a0>)
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062b0:	4a0d      	ldr	r2, [pc, #52]	; (80062e8 <STRHAL_CAN_Send+0x1a4>)
 80062b2:	5cd3      	ldrb	r3, [r2, r3]
 80062b4:	089b      	lsrs	r3, r3, #2
 80062b6:	b2db      	uxtb	r3, r3
 80062b8:	461a      	mov	r2, r3
 80062ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062bc:	4293      	cmp	r3, r2
 80062be:	d3eb      	bcc.n	8006298 <STRHAL_CAN_Send+0x154>

	can->TXBAR = (1 << i);
 80062c0:	7dfb      	ldrb	r3, [r7, #23]
 80062c2:	2201      	movs	r2, #1
 80062c4:	fa02 f303 	lsl.w	r3, r2, r3
 80062c8:	461a      	mov	r2, r3
 80062ca:	69fb      	ldr	r3, [r7, #28]
 80062cc:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

	return n;
 80062d0:	683b      	ldr	r3, [r7, #0]
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	372c      	adds	r7, #44	; 0x2c
 80062d6:	46bd      	mov	sp, r7
 80062d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062dc:	4770      	bx	lr
 80062de:	bf00      	nop
 80062e0:	20000004 	.word	0x20000004
 80062e4:	080096f0 	.word	0x080096f0
 80062e8:	080096e0 	.word	0x080096e0

080062ec <STRHAL_CAN_Run>:

void STRHAL_CAN_Run()
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b082      	sub	sp, #8
 80062f0:	af00      	add	r7, sp, #0
	// End initialisation - start FDCANs
	STRHAL_CAN_Handle_t *fdcan1 = &_fdcans[STRHAL_FDCAN1];
 80062f2:	4b55      	ldr	r3, [pc, #340]	; (8006448 <STRHAL_CAN_Run+0x15c>)
 80062f4:	607b      	str	r3, [r7, #4]
	STRHAL_CAN_Handle_t *fdcan2 = &_fdcans[STRHAL_FDCAN2];
 80062f6:	4b55      	ldr	r3, [pc, #340]	; (800644c <STRHAL_CAN_Run+0x160>)
 80062f8:	603b      	str	r3, [r7, #0]
	if (fdcan1->state == STRHAL_CAN_STATE_INITIALISING)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	7a1b      	ldrb	r3, [r3, #8]
 80062fe:	b2db      	uxtb	r3, r3
 8006300:	2b01      	cmp	r3, #1
 8006302:	d14b      	bne.n	800639c <STRHAL_CAN_Run+0xb0>
	{
		if (fdcan1->fifo_sub_state & (1U << STRHAL_FDCAN_RX0))
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	7d5b      	ldrb	r3, [r3, #21]
 8006308:	f003 0301 	and.w	r3, r3, #1
 800630c:	2b00      	cmp	r3, #0
 800630e:	d011      	beq.n	8006334 <STRHAL_CAN_Run+0x48>
		{
			CLEAR_BIT(FDCAN1->ILS, FDCAN_ILS_RXFIFO0);
 8006310:	4b4f      	ldr	r3, [pc, #316]	; (8006450 <STRHAL_CAN_Run+0x164>)
 8006312:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006314:	4a4e      	ldr	r2, [pc, #312]	; (8006450 <STRHAL_CAN_Run+0x164>)
 8006316:	f023 0301 	bic.w	r3, r3, #1
 800631a:	6593      	str	r3, [r2, #88]	; 0x58
			SET_BIT(FDCAN1->ILE, FDCAN_ILE_EINT0);
 800631c:	4b4c      	ldr	r3, [pc, #304]	; (8006450 <STRHAL_CAN_Run+0x164>)
 800631e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006320:	4a4b      	ldr	r2, [pc, #300]	; (8006450 <STRHAL_CAN_Run+0x164>)
 8006322:	f043 0301 	orr.w	r3, r3, #1
 8006326:	65d3      	str	r3, [r2, #92]	; 0x5c
			SET_BIT(FDCAN1->IE, FDCAN_IE_RF0NE);
 8006328:	4b49      	ldr	r3, [pc, #292]	; (8006450 <STRHAL_CAN_Run+0x164>)
 800632a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800632c:	4a48      	ldr	r2, [pc, #288]	; (8006450 <STRHAL_CAN_Run+0x164>)
 800632e:	f043 0301 	orr.w	r3, r3, #1
 8006332:	6553      	str	r3, [r2, #84]	; 0x54
		}
		if (fdcan1->fifo_sub_state & (1U << STRHAL_FDCAN_RX1))
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	7d5b      	ldrb	r3, [r3, #21]
 8006338:	f003 0302 	and.w	r3, r3, #2
 800633c:	2b00      	cmp	r3, #0
 800633e:	d011      	beq.n	8006364 <STRHAL_CAN_Run+0x78>
		{
			CLEAR_BIT(FDCAN1->ILS, FDCAN_ILS_RXFIFO1);
 8006340:	4b43      	ldr	r3, [pc, #268]	; (8006450 <STRHAL_CAN_Run+0x164>)
 8006342:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006344:	4a42      	ldr	r2, [pc, #264]	; (8006450 <STRHAL_CAN_Run+0x164>)
 8006346:	f023 0302 	bic.w	r3, r3, #2
 800634a:	6593      	str	r3, [r2, #88]	; 0x58
			SET_BIT(FDCAN1->ILE, FDCAN_ILE_EINT0);
 800634c:	4b40      	ldr	r3, [pc, #256]	; (8006450 <STRHAL_CAN_Run+0x164>)
 800634e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006350:	4a3f      	ldr	r2, [pc, #252]	; (8006450 <STRHAL_CAN_Run+0x164>)
 8006352:	f043 0301 	orr.w	r3, r3, #1
 8006356:	65d3      	str	r3, [r2, #92]	; 0x5c
			SET_BIT(FDCAN1->IE, FDCAN_IE_RF1NE);
 8006358:	4b3d      	ldr	r3, [pc, #244]	; (8006450 <STRHAL_CAN_Run+0x164>)
 800635a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800635c:	4a3c      	ldr	r2, [pc, #240]	; (8006450 <STRHAL_CAN_Run+0x164>)
 800635e:	f043 0308 	orr.w	r3, r3, #8
 8006362:	6553      	str	r3, [r2, #84]	; 0x54
		}

		NVIC_SetPriority(FDCAN1_IT0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 1));
 8006364:	f7ff fbf2 	bl	8005b4c <__NVIC_GetPriorityGrouping>
 8006368:	4603      	mov	r3, r0
 800636a:	2201      	movs	r2, #1
 800636c:	2100      	movs	r1, #0
 800636e:	4618      	mov	r0, r3
 8006370:	f7ff fc42 	bl	8005bf8 <NVIC_EncodePriority>
 8006374:	4603      	mov	r3, r0
 8006376:	4619      	mov	r1, r3
 8006378:	2015      	movs	r0, #21
 800637a:	f7ff fc13 	bl	8005ba4 <__NVIC_SetPriority>
		NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800637e:	2015      	movs	r0, #21
 8006380:	f7ff fbf2 	bl	8005b68 <__NVIC_EnableIRQ>

		CLEAR_BIT(FDCAN1->CCCR, FDCAN_CCCR_INIT);
 8006384:	4b32      	ldr	r3, [pc, #200]	; (8006450 <STRHAL_CAN_Run+0x164>)
 8006386:	699b      	ldr	r3, [r3, #24]
 8006388:	4a31      	ldr	r2, [pc, #196]	; (8006450 <STRHAL_CAN_Run+0x164>)
 800638a:	f023 0301 	bic.w	r3, r3, #1
 800638e:	6193      	str	r3, [r2, #24]

		_fdcans[STRHAL_FDCAN1].state = STRHAL_CAN_STATE_RUNNING;
 8006390:	4b2d      	ldr	r3, [pc, #180]	; (8006448 <STRHAL_CAN_Run+0x15c>)
 8006392:	2202      	movs	r2, #2
 8006394:	721a      	strb	r2, [r3, #8]
		LL_mDelay(100);
 8006396:	2064      	movs	r0, #100	; 0x64
 8006398:	f7fe f96e 	bl	8004678 <LL_mDelay>
	}
	if (fdcan2->state == STRHAL_CAN_STATE_INITIALISING)
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	7a1b      	ldrb	r3, [r3, #8]
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d14c      	bne.n	8006440 <STRHAL_CAN_Run+0x154>
	{
		if (fdcan2->fifo_sub_state & (1U << STRHAL_FDCAN_RX0))
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	7d5b      	ldrb	r3, [r3, #21]
 80063aa:	f003 0301 	and.w	r3, r3, #1
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d011      	beq.n	80063d6 <STRHAL_CAN_Run+0xea>
		{
			CLEAR_BIT(FDCAN2->ILS, FDCAN_ILS_RXFIFO0);
 80063b2:	4b28      	ldr	r3, [pc, #160]	; (8006454 <STRHAL_CAN_Run+0x168>)
 80063b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063b6:	4a27      	ldr	r2, [pc, #156]	; (8006454 <STRHAL_CAN_Run+0x168>)
 80063b8:	f023 0301 	bic.w	r3, r3, #1
 80063bc:	6593      	str	r3, [r2, #88]	; 0x58
			SET_BIT(FDCAN2->ILE, FDCAN_ILE_EINT0);
 80063be:	4b25      	ldr	r3, [pc, #148]	; (8006454 <STRHAL_CAN_Run+0x168>)
 80063c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063c2:	4a24      	ldr	r2, [pc, #144]	; (8006454 <STRHAL_CAN_Run+0x168>)
 80063c4:	f043 0301 	orr.w	r3, r3, #1
 80063c8:	65d3      	str	r3, [r2, #92]	; 0x5c
			SET_BIT(FDCAN2->IE, FDCAN_IE_RF0NE);
 80063ca:	4b22      	ldr	r3, [pc, #136]	; (8006454 <STRHAL_CAN_Run+0x168>)
 80063cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063ce:	4a21      	ldr	r2, [pc, #132]	; (8006454 <STRHAL_CAN_Run+0x168>)
 80063d0:	f043 0301 	orr.w	r3, r3, #1
 80063d4:	6553      	str	r3, [r2, #84]	; 0x54
		}
		if (fdcan2->fifo_sub_state & (1U << STRHAL_FDCAN_RX1))
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	7d5b      	ldrb	r3, [r3, #21]
 80063da:	f003 0302 	and.w	r3, r3, #2
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d011      	beq.n	8006406 <STRHAL_CAN_Run+0x11a>
		{
			CLEAR_BIT(FDCAN2->ILS, FDCAN_ILS_RXFIFO1);
 80063e2:	4b1c      	ldr	r3, [pc, #112]	; (8006454 <STRHAL_CAN_Run+0x168>)
 80063e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063e6:	4a1b      	ldr	r2, [pc, #108]	; (8006454 <STRHAL_CAN_Run+0x168>)
 80063e8:	f023 0302 	bic.w	r3, r3, #2
 80063ec:	6593      	str	r3, [r2, #88]	; 0x58
			SET_BIT(FDCAN2->ILE, FDCAN_ILE_EINT0);
 80063ee:	4b19      	ldr	r3, [pc, #100]	; (8006454 <STRHAL_CAN_Run+0x168>)
 80063f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063f2:	4a18      	ldr	r2, [pc, #96]	; (8006454 <STRHAL_CAN_Run+0x168>)
 80063f4:	f043 0301 	orr.w	r3, r3, #1
 80063f8:	65d3      	str	r3, [r2, #92]	; 0x5c
			SET_BIT(FDCAN2->IE, FDCAN_IE_RF1NE);
 80063fa:	4b16      	ldr	r3, [pc, #88]	; (8006454 <STRHAL_CAN_Run+0x168>)
 80063fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063fe:	4a15      	ldr	r2, [pc, #84]	; (8006454 <STRHAL_CAN_Run+0x168>)
 8006400:	f043 0308 	orr.w	r3, r3, #8
 8006404:	6553      	str	r3, [r2, #84]	; 0x54
		}

		NVIC_SetPriority(FDCAN2_IT0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 2));
 8006406:	f7ff fba1 	bl	8005b4c <__NVIC_GetPriorityGrouping>
 800640a:	4603      	mov	r3, r0
 800640c:	2202      	movs	r2, #2
 800640e:	2100      	movs	r1, #0
 8006410:	4618      	mov	r0, r3
 8006412:	f7ff fbf1 	bl	8005bf8 <NVIC_EncodePriority>
 8006416:	4603      	mov	r3, r0
 8006418:	4619      	mov	r1, r3
 800641a:	2056      	movs	r0, #86	; 0x56
 800641c:	f7ff fbc2 	bl	8005ba4 <__NVIC_SetPriority>
		NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8006420:	2056      	movs	r0, #86	; 0x56
 8006422:	f7ff fba1 	bl	8005b68 <__NVIC_EnableIRQ>

		CLEAR_BIT(FDCAN2->CCCR, FDCAN_CCCR_INIT);
 8006426:	4b0b      	ldr	r3, [pc, #44]	; (8006454 <STRHAL_CAN_Run+0x168>)
 8006428:	699b      	ldr	r3, [r3, #24]
 800642a:	4a0a      	ldr	r2, [pc, #40]	; (8006454 <STRHAL_CAN_Run+0x168>)
 800642c:	f023 0301 	bic.w	r3, r3, #1
 8006430:	6193      	str	r3, [r2, #24]
		_fdcans[STRHAL_FDCAN2].state = STRHAL_CAN_STATE_RUNNING;
 8006432:	4b05      	ldr	r3, [pc, #20]	; (8006448 <STRHAL_CAN_Run+0x15c>)
 8006434:	2202      	movs	r2, #2
 8006436:	f883 2020 	strb.w	r2, [r3, #32]
		LL_mDelay(100);
 800643a:	2064      	movs	r0, #100	; 0x64
 800643c:	f7fe f91c 	bl	8004678 <LL_mDelay>
	}

}
 8006440:	bf00      	nop
 8006442:	3708      	adds	r7, #8
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}
 8006448:	20000004 	.word	0x20000004
 800644c:	2000001c 	.word	0x2000001c
 8006450:	40006400 	.word	0x40006400
 8006454:	40006800 	.word	0x40006800

08006458 <FDCAN1_IT0_IRQHandler>:

void FDCAN1_IT0_IRQHandler(void)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b08c      	sub	sp, #48	; 0x30
 800645c:	af00      	add	r7, sp, #0
	if (FDCAN1->IR & FDCAN_IR_RF0N)
 800645e:	4b47      	ldr	r3, [pc, #284]	; (800657c <FDCAN1_IT0_IRQHandler+0x124>)
 8006460:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006462:	f003 0301 	and.w	r3, r3, #1
 8006466:	2b00      	cmp	r3, #0
 8006468:	d03f      	beq.n	80064ea <FDCAN1_IT0_IRQHandler+0x92>
	{
		SET_BIT(FDCAN1->IR, FDCAN_IR_RF0N);
 800646a:	4b44      	ldr	r3, [pc, #272]	; (800657c <FDCAN1_IT0_IRQHandler+0x124>)
 800646c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800646e:	4a43      	ldr	r2, [pc, #268]	; (800657c <FDCAN1_IT0_IRQHandler+0x124>)
 8006470:	f043 0301 	orr.w	r3, r3, #1
 8006474:	6513      	str	r3, [r2, #80]	; 0x50

		STRHAL_CAN_Receptor_t rec = _fdcans[STRHAL_FDCAN1].rxReceptors[0];
 8006476:	4b42      	ldr	r3, [pc, #264]	; (8006580 <FDCAN1_IT0_IRQHandler+0x128>)
 8006478:	68db      	ldr	r3, [r3, #12]
 800647a:	62fb      	str	r3, [r7, #44]	; 0x2c
		Can_Message_RAM *can_ram = _fdcans[STRHAL_FDCAN1].can_ram;
 800647c:	4b40      	ldr	r3, [pc, #256]	; (8006580 <FDCAN1_IT0_IRQHandler+0x128>)
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	62bb      	str	r3, [r7, #40]	; 0x28

		uint8_t i;
		uint32_t l;
		uint32_t id;

		i = ((FDCAN_RXF0S_F0GI_Msk & FDCAN1->RXF0S) >> FDCAN_RXF0S_F0GI_Pos);
 8006482:	4b3e      	ldr	r3, [pc, #248]	; (800657c <FDCAN1_IT0_IRQHandler+0x124>)
 8006484:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006488:	0a1b      	lsrs	r3, r3, #8
 800648a:	b2db      	uxtb	r3, r3
 800648c:	f003 0303 	and.w	r3, r3, #3
 8006490:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		Can_Rx_Element *rx_fifo = &can_ram->rx_fifo0[i];
 8006494:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8006498:	4613      	mov	r3, r2
 800649a:	00db      	lsls	r3, r3, #3
 800649c:	4413      	add	r3, r2
 800649e:	00db      	lsls	r3, r3, #3
 80064a0:	33b0      	adds	r3, #176	; 0xb0
 80064a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80064a4:	4413      	add	r3, r2
 80064a6:	623b      	str	r3, [r7, #32]

		id = rx_fifo->R0.bit.ID >> 18;
 80064a8:	6a3b      	ldr	r3, [r7, #32]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f3c3 031c 	ubfx	r3, r3, #0, #29
 80064b0:	149b      	asrs	r3, r3, #18
 80064b2:	61fb      	str	r3, [r7, #28]
		l = Can_DlcToLength[rx_fifo->R1.bit.DLC];
 80064b4:	6a3b      	ldr	r3, [r7, #32]
 80064b6:	799b      	ldrb	r3, [r3, #6]
 80064b8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80064bc:	b2db      	uxtb	r3, r3
 80064be:	461a      	mov	r2, r3
 80064c0:	4b30      	ldr	r3, [pc, #192]	; (8006584 <FDCAN1_IT0_IRQHandler+0x12c>)
 80064c2:	5c9b      	ldrb	r3, [r3, r2]
 80064c4:	61bb      	str	r3, [r7, #24]

		if (rec != NULL)
 80064c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d007      	beq.n	80064dc <FDCAN1_IT0_IRQHandler+0x84>
			rec(id, rx_fifo->data.byte, l - 2);
 80064cc:	6a3b      	ldr	r3, [r7, #32]
 80064ce:	f103 0108 	add.w	r1, r3, #8
 80064d2:	69bb      	ldr	r3, [r7, #24]
 80064d4:	1e9a      	subs	r2, r3, #2
 80064d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064d8:	69f8      	ldr	r0, [r7, #28]
 80064da:	4798      	blx	r3

		FDCAN1->RXF0A = i & 0x7;
 80064dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80064e0:	4a26      	ldr	r2, [pc, #152]	; (800657c <FDCAN1_IT0_IRQHandler+0x124>)
 80064e2:	f003 0307 	and.w	r3, r3, #7
 80064e6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	}
	if (FDCAN1->IR & FDCAN_IR_RF1N)
 80064ea:	4b24      	ldr	r3, [pc, #144]	; (800657c <FDCAN1_IT0_IRQHandler+0x124>)
 80064ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064ee:	f003 0308 	and.w	r3, r3, #8
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d03d      	beq.n	8006572 <FDCAN1_IT0_IRQHandler+0x11a>
	{
		SET_BIT(FDCAN1->IR, FDCAN_IR_RF1N);
 80064f6:	4b21      	ldr	r3, [pc, #132]	; (800657c <FDCAN1_IT0_IRQHandler+0x124>)
 80064f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064fa:	4a20      	ldr	r2, [pc, #128]	; (800657c <FDCAN1_IT0_IRQHandler+0x124>)
 80064fc:	f043 0308 	orr.w	r3, r3, #8
 8006500:	6513      	str	r3, [r2, #80]	; 0x50

		STRHAL_CAN_Receptor_t rec = _fdcans[STRHAL_FDCAN1].rxReceptors[1];
 8006502:	4b1f      	ldr	r3, [pc, #124]	; (8006580 <FDCAN1_IT0_IRQHandler+0x128>)
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	617b      	str	r3, [r7, #20]
		Can_Message_RAM *can_ram = _fdcans[STRHAL_FDCAN1].can_ram;
 8006508:	4b1d      	ldr	r3, [pc, #116]	; (8006580 <FDCAN1_IT0_IRQHandler+0x128>)
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	613b      	str	r3, [r7, #16]

		uint8_t i;
		uint32_t l;
		uint32_t id;

		i = ((FDCAN_RXF1S_F1GI_Msk & FDCAN1->RXF1S) >> FDCAN_RXF1S_F1GI_Pos);
 800650e:	4b1b      	ldr	r3, [pc, #108]	; (800657c <FDCAN1_IT0_IRQHandler+0x124>)
 8006510:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006514:	0a1b      	lsrs	r3, r3, #8
 8006516:	b2db      	uxtb	r3, r3
 8006518:	f003 0303 	and.w	r3, r3, #3
 800651c:	73fb      	strb	r3, [r7, #15]

		Can_Rx_Element *rx_fifo = &can_ram->rx_fifo1[i];
 800651e:	7bfa      	ldrb	r2, [r7, #15]
 8006520:	4613      	mov	r3, r2
 8006522:	00db      	lsls	r3, r3, #3
 8006524:	4413      	add	r3, r2
 8006526:	00db      	lsls	r3, r3, #3
 8006528:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800652c:	693a      	ldr	r2, [r7, #16]
 800652e:	4413      	add	r3, r2
 8006530:	60bb      	str	r3, [r7, #8]

		id = rx_fifo->R0.bit.ID >> 18;
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f3c3 031c 	ubfx	r3, r3, #0, #29
 800653a:	149b      	asrs	r3, r3, #18
 800653c:	607b      	str	r3, [r7, #4]
		l = Can_DlcToLength[rx_fifo->R1.bit.DLC];
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	799b      	ldrb	r3, [r3, #6]
 8006542:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8006546:	b2db      	uxtb	r3, r3
 8006548:	461a      	mov	r2, r3
 800654a:	4b0e      	ldr	r3, [pc, #56]	; (8006584 <FDCAN1_IT0_IRQHandler+0x12c>)
 800654c:	5c9b      	ldrb	r3, [r3, r2]
 800654e:	603b      	str	r3, [r7, #0]

		//rec(id, rx_fifo->data.byte, l);
		if (rec != NULL)
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d007      	beq.n	8006566 <FDCAN1_IT0_IRQHandler+0x10e>
			rec(id, rx_fifo->data.byte, l - 2);
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	f103 0108 	add.w	r1, r3, #8
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	1e9a      	subs	r2, r3, #2
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	4798      	blx	r3
		FDCAN1->RXF1A = i & 0x7;
 8006566:	7bfb      	ldrb	r3, [r7, #15]
 8006568:	4a04      	ldr	r2, [pc, #16]	; (800657c <FDCAN1_IT0_IRQHandler+0x124>)
 800656a:	f003 0307 	and.w	r3, r3, #7
 800656e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	}
}
 8006572:	bf00      	nop
 8006574:	3730      	adds	r7, #48	; 0x30
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}
 800657a:	bf00      	nop
 800657c:	40006400 	.word	0x40006400
 8006580:	20000004 	.word	0x20000004
 8006584:	080096e0 	.word	0x080096e0

08006588 <FDCAN2_IT0_IRQHandler>:

void FDCAN2_IT0_IRQHandler(void)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b08c      	sub	sp, #48	; 0x30
 800658c:	af00      	add	r7, sp, #0
	if (FDCAN2->IR & FDCAN_IR_RF0N)
 800658e:	4b47      	ldr	r3, [pc, #284]	; (80066ac <FDCAN2_IT0_IRQHandler+0x124>)
 8006590:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006592:	f003 0301 	and.w	r3, r3, #1
 8006596:	2b00      	cmp	r3, #0
 8006598:	d03f      	beq.n	800661a <FDCAN2_IT0_IRQHandler+0x92>
	{
		CLEAR_BIT(FDCAN2->IR, FDCAN_IR_RF0N);
 800659a:	4b44      	ldr	r3, [pc, #272]	; (80066ac <FDCAN2_IT0_IRQHandler+0x124>)
 800659c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800659e:	4a43      	ldr	r2, [pc, #268]	; (80066ac <FDCAN2_IT0_IRQHandler+0x124>)
 80065a0:	f023 0301 	bic.w	r3, r3, #1
 80065a4:	6513      	str	r3, [r2, #80]	; 0x50

		STRHAL_CAN_Receptor_t rec = _fdcans[STRHAL_FDCAN2].rxReceptors[0];
 80065a6:	4b42      	ldr	r3, [pc, #264]	; (80066b0 <FDCAN2_IT0_IRQHandler+0x128>)
 80065a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065aa:	62fb      	str	r3, [r7, #44]	; 0x2c
		Can_Message_RAM *can_ram = _fdcans[STRHAL_FDCAN2].can_ram;
 80065ac:	4b40      	ldr	r3, [pc, #256]	; (80066b0 <FDCAN2_IT0_IRQHandler+0x128>)
 80065ae:	69db      	ldr	r3, [r3, #28]
 80065b0:	62bb      	str	r3, [r7, #40]	; 0x28

		uint8_t i;
		uint32_t l;
		uint32_t id;

		i = ((FDCAN_RXF0S_F0GI_Msk & FDCAN2->RXF0S) >> FDCAN_RXF0S_F0GI_Pos);
 80065b2:	4b3e      	ldr	r3, [pc, #248]	; (80066ac <FDCAN2_IT0_IRQHandler+0x124>)
 80065b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065b8:	0a1b      	lsrs	r3, r3, #8
 80065ba:	b2db      	uxtb	r3, r3
 80065bc:	f003 0303 	and.w	r3, r3, #3
 80065c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		Can_Rx_Element *rx_fifo = &can_ram->rx_fifo0[i];
 80065c4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80065c8:	4613      	mov	r3, r2
 80065ca:	00db      	lsls	r3, r3, #3
 80065cc:	4413      	add	r3, r2
 80065ce:	00db      	lsls	r3, r3, #3
 80065d0:	33b0      	adds	r3, #176	; 0xb0
 80065d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80065d4:	4413      	add	r3, r2
 80065d6:	623b      	str	r3, [r7, #32]

		id = rx_fifo->R0.bit.ID >> 18;
 80065d8:	6a3b      	ldr	r3, [r7, #32]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f3c3 031c 	ubfx	r3, r3, #0, #29
 80065e0:	149b      	asrs	r3, r3, #18
 80065e2:	61fb      	str	r3, [r7, #28]
		l = Can_DlcToLength[rx_fifo->R1.bit.DLC];
 80065e4:	6a3b      	ldr	r3, [r7, #32]
 80065e6:	799b      	ldrb	r3, [r3, #6]
 80065e8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80065ec:	b2db      	uxtb	r3, r3
 80065ee:	461a      	mov	r2, r3
 80065f0:	4b30      	ldr	r3, [pc, #192]	; (80066b4 <FDCAN2_IT0_IRQHandler+0x12c>)
 80065f2:	5c9b      	ldrb	r3, [r3, r2]
 80065f4:	61bb      	str	r3, [r7, #24]

		//rec(id, rx_fifo->data.byte, l);
		if (rec != NULL)
 80065f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d007      	beq.n	800660c <FDCAN2_IT0_IRQHandler+0x84>
			rec(id, rx_fifo->data.byte, l - 2);
 80065fc:	6a3b      	ldr	r3, [r7, #32]
 80065fe:	f103 0108 	add.w	r1, r3, #8
 8006602:	69bb      	ldr	r3, [r7, #24]
 8006604:	1e9a      	subs	r2, r3, #2
 8006606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006608:	69f8      	ldr	r0, [r7, #28]
 800660a:	4798      	blx	r3

		FDCAN2->RXF0A = i & 0x7;
 800660c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006610:	4a26      	ldr	r2, [pc, #152]	; (80066ac <FDCAN2_IT0_IRQHandler+0x124>)
 8006612:	f003 0307 	and.w	r3, r3, #7
 8006616:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

	}
	if (FDCAN2->IR & FDCAN_IR_RF1N)
 800661a:	4b24      	ldr	r3, [pc, #144]	; (80066ac <FDCAN2_IT0_IRQHandler+0x124>)
 800661c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800661e:	f003 0308 	and.w	r3, r3, #8
 8006622:	2b00      	cmp	r3, #0
 8006624:	d03d      	beq.n	80066a2 <FDCAN2_IT0_IRQHandler+0x11a>
	{
		CLEAR_BIT(FDCAN2->IR, FDCAN_IR_RF1N);
 8006626:	4b21      	ldr	r3, [pc, #132]	; (80066ac <FDCAN2_IT0_IRQHandler+0x124>)
 8006628:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800662a:	4a20      	ldr	r2, [pc, #128]	; (80066ac <FDCAN2_IT0_IRQHandler+0x124>)
 800662c:	f023 0308 	bic.w	r3, r3, #8
 8006630:	6513      	str	r3, [r2, #80]	; 0x50

		STRHAL_CAN_Receptor_t rec = _fdcans[STRHAL_FDCAN2].rxReceptors[1];
 8006632:	4b1f      	ldr	r3, [pc, #124]	; (80066b0 <FDCAN2_IT0_IRQHandler+0x128>)
 8006634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006636:	617b      	str	r3, [r7, #20]
		Can_Message_RAM *can_ram = _fdcans[STRHAL_FDCAN2].can_ram;
 8006638:	4b1d      	ldr	r3, [pc, #116]	; (80066b0 <FDCAN2_IT0_IRQHandler+0x128>)
 800663a:	69db      	ldr	r3, [r3, #28]
 800663c:	613b      	str	r3, [r7, #16]

		uint8_t i;
		uint32_t l;
		uint32_t id;

		i = ((FDCAN_RXF1S_F1GI_Msk & FDCAN2->RXF1S) >> FDCAN_RXF1S_F1GI_Pos);
 800663e:	4b1b      	ldr	r3, [pc, #108]	; (80066ac <FDCAN2_IT0_IRQHandler+0x124>)
 8006640:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006644:	0a1b      	lsrs	r3, r3, #8
 8006646:	b2db      	uxtb	r3, r3
 8006648:	f003 0303 	and.w	r3, r3, #3
 800664c:	73fb      	strb	r3, [r7, #15]

		Can_Rx_Element *rx_fifo = &can_ram->rx_fifo1[i];
 800664e:	7bfa      	ldrb	r2, [r7, #15]
 8006650:	4613      	mov	r3, r2
 8006652:	00db      	lsls	r3, r3, #3
 8006654:	4413      	add	r3, r2
 8006656:	00db      	lsls	r3, r3, #3
 8006658:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800665c:	693a      	ldr	r2, [r7, #16]
 800665e:	4413      	add	r3, r2
 8006660:	60bb      	str	r3, [r7, #8]

		id = rx_fifo->R0.bit.ID >> 18;
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f3c3 031c 	ubfx	r3, r3, #0, #29
 800666a:	149b      	asrs	r3, r3, #18
 800666c:	607b      	str	r3, [r7, #4]
		l = Can_DlcToLength[rx_fifo->R1.bit.DLC];
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	799b      	ldrb	r3, [r3, #6]
 8006672:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8006676:	b2db      	uxtb	r3, r3
 8006678:	461a      	mov	r2, r3
 800667a:	4b0e      	ldr	r3, [pc, #56]	; (80066b4 <FDCAN2_IT0_IRQHandler+0x12c>)
 800667c:	5c9b      	ldrb	r3, [r3, r2]
 800667e:	603b      	str	r3, [r7, #0]

		//rec(id, rx_fifo->data.byte, l);
		if (rec != NULL)
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d007      	beq.n	8006696 <FDCAN2_IT0_IRQHandler+0x10e>
			rec(id, rx_fifo->data.byte, l - 2);
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	f103 0108 	add.w	r1, r3, #8
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	1e9a      	subs	r2, r3, #2
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	4798      	blx	r3
		FDCAN2->RXF1A = i & 0x7;
 8006696:	7bfb      	ldrb	r3, [r7, #15]
 8006698:	4a04      	ldr	r2, [pc, #16]	; (80066ac <FDCAN2_IT0_IRQHandler+0x124>)
 800669a:	f003 0307 	and.w	r3, r3, #7
 800669e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	}
}
 80066a2:	bf00      	nop
 80066a4:	3730      	adds	r7, #48	; 0x30
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bd80      	pop	{r7, pc}
 80066aa:	bf00      	nop
 80066ac:	40006800 	.word	0x40006800
 80066b0:	20000004 	.word	0x20000004
 80066b4:	080096e0 	.word	0x080096e0

080066b8 <STRHAL_Clock_Init>:
#include <STRHAL_Clock.h>

void STRHAL_Clock_Init()
{
 80066b8:	b480      	push	{r7}
 80066ba:	af00      	add	r7, sp, #0

}
 80066bc:	bf00      	nop
 80066be:	46bd      	mov	sp, r7
 80066c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c4:	4770      	bx	lr

080066c6 <LL_GPIO_ReadOutputPort>:
{
 80066c6:	b480      	push	{r7}
 80066c8:	b083      	sub	sp, #12
 80066ca:	af00      	add	r7, sp, #0
 80066cc:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(GPIOx->ODR));
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	695b      	ldr	r3, [r3, #20]
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	370c      	adds	r7, #12
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr

080066de <LL_GPIO_SetOutputPin>:
{
 80066de:	b480      	push	{r7}
 80066e0:	b083      	sub	sp, #12
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	6078      	str	r0, [r7, #4]
 80066e6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	683a      	ldr	r2, [r7, #0]
 80066ec:	619a      	str	r2, [r3, #24]
}
 80066ee:	bf00      	nop
 80066f0:	370c      	adds	r7, #12
 80066f2:	46bd      	mov	sp, r7
 80066f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f8:	4770      	bx	lr

080066fa <LL_GPIO_ResetOutputPin>:
{
 80066fa:	b480      	push	{r7}
 80066fc:	b083      	sub	sp, #12
 80066fe:	af00      	add	r7, sp, #0
 8006700:	6078      	str	r0, [r7, #4]
 8006702:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	683a      	ldr	r2, [r7, #0]
 8006708:	629a      	str	r2, [r3, #40]	; 0x28
}
 800670a:	bf00      	nop
 800670c:	370c      	adds	r7, #12
 800670e:	46bd      	mov	sp, r7
 8006710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006714:	4770      	bx	lr
	...

08006718 <LL_AHB2_GRP1_EnableClock>:
{
 8006718:	b480      	push	{r7}
 800671a:	b085      	sub	sp, #20
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006720:	4b08      	ldr	r3, [pc, #32]	; (8006744 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006722:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006724:	4907      	ldr	r1, [pc, #28]	; (8006744 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	4313      	orrs	r3, r2
 800672a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800672c:	4b05      	ldr	r3, [pc, #20]	; (8006744 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800672e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	4013      	ands	r3, r2
 8006734:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006736:	68fb      	ldr	r3, [r7, #12]
}
 8006738:	bf00      	nop
 800673a:	3714      	adds	r7, #20
 800673c:	46bd      	mov	sp, r7
 800673e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006742:	4770      	bx	lr
 8006744:	40021000 	.word	0x40021000

08006748 <STRHAL_GPIO_Init>:
#include <stm32g4xx_ll_gpio.h>
#include <stm32g4xx_ll_rcc.h>
#include <STRHAL_GPIO.h>

void STRHAL_GPIO_Init()
{
 8006748:	b580      	push	{r7, lr}
 800674a:	af00      	add	r7, sp, #0
	/* GPIO Ports Clock Enable */
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800674c:	2001      	movs	r0, #1
 800674e:	f7ff ffe3 	bl	8006718 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8006752:	2002      	movs	r0, #2
 8006754:	f7ff ffe0 	bl	8006718 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8006758:	2004      	movs	r0, #4
 800675a:	f7ff ffdd 	bl	8006718 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 800675e:	2008      	movs	r0, #8
 8006760:	f7ff ffda 	bl	8006718 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 8006764:	2010      	movs	r0, #16
 8006766:	f7ff ffd7 	bl	8006718 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 800676a:	2020      	movs	r0, #32
 800676c:	f7ff ffd4 	bl	8006718 <LL_AHB2_GRP1_EnableClock>
}
 8006770:	bf00      	nop
 8006772:	bd80      	pop	{r7, pc}

08006774 <STRHAL_GPIO_SingleInit>:

// requires the type parameter and the gpio type to be the same TODO: find a better way to enforce that!
void STRHAL_GPIO_SingleInit(const STRHAL_GPIO_t *gpio, STRHAL_GPIO_Type_t type)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b088      	sub	sp, #32
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	460b      	mov	r3, r1
 800677e:	70fb      	strb	r3, [r7, #3]
	if (gpio->pin > 0x1F)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	791b      	ldrb	r3, [r3, #4]
 8006784:	2b1f      	cmp	r3, #31
 8006786:	d84d      	bhi.n	8006824 <STRHAL_GPIO_SingleInit+0xb0>
		return;

	LL_GPIO_InitTypeDef GPIO_InitStruct =
 8006788:	f107 0308 	add.w	r3, r7, #8
 800678c:	2200      	movs	r2, #0
 800678e:	601a      	str	r2, [r3, #0]
 8006790:	605a      	str	r2, [r3, #4]
 8006792:	609a      	str	r2, [r3, #8]
 8006794:	60da      	str	r2, [r3, #12]
 8006796:	611a      	str	r2, [r3, #16]
 8006798:	615a      	str	r2, [r3, #20]
	{ 0 };

	LL_GPIO_ResetOutputPin(gpio->port, (1 << gpio->pin));
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	791b      	ldrb	r3, [r3, #4]
 80067a2:	4619      	mov	r1, r3
 80067a4:	2301      	movs	r3, #1
 80067a6:	408b      	lsls	r3, r1
 80067a8:	4619      	mov	r1, r3
 80067aa:	4610      	mov	r0, r2
 80067ac:	f7ff ffa5 	bl	80066fa <LL_GPIO_ResetOutputPin>

	GPIO_InitStruct.Pin = (1 << gpio->pin);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	791b      	ldrb	r3, [r3, #4]
 80067b4:	461a      	mov	r2, r3
 80067b6:	2301      	movs	r3, #1
 80067b8:	4093      	lsls	r3, r2
 80067ba:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80067bc:	2302      	movs	r3, #2
 80067be:	613b      	str	r3, [r7, #16]
	switch (type)
 80067c0:	78fb      	ldrb	r3, [r7, #3]
 80067c2:	2b04      	cmp	r3, #4
 80067c4:	d825      	bhi.n	8006812 <STRHAL_GPIO_SingleInit+0x9e>
 80067c6:	a201      	add	r2, pc, #4	; (adr r2, 80067cc <STRHAL_GPIO_SingleInit+0x58>)
 80067c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067cc:	080067e1 	.word	0x080067e1
 80067d0:	080067eb 	.word	0x080067eb
 80067d4:	080067f5 	.word	0x080067f5
 80067d8:	080067ff 	.word	0x080067ff
 80067dc:	08006809 	.word	0x08006809
	{
		case STRHAL_GPIO_TYPE_OPP:
			GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80067e0:	2301      	movs	r3, #1
 80067e2:	60fb      	str	r3, [r7, #12]
			GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80067e4:	2300      	movs	r3, #0
 80067e6:	617b      	str	r3, [r7, #20]
			break;
 80067e8:	e013      	b.n	8006812 <STRHAL_GPIO_SingleInit+0x9e>

		case STRHAL_GPIO_TYPE_OOD:
			GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80067ea:	2301      	movs	r3, #1
 80067ec:	60fb      	str	r3, [r7, #12]
			GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 80067ee:	2301      	movs	r3, #1
 80067f0:	617b      	str	r3, [r7, #20]
			break;
 80067f2:	e00e      	b.n	8006812 <STRHAL_GPIO_SingleInit+0x9e>

		case STRHAL_GPIO_TYPE_IHZ:
			GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80067f4:	2300      	movs	r3, #0
 80067f6:	60fb      	str	r3, [r7, #12]
			GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80067f8:	2300      	movs	r3, #0
 80067fa:	61bb      	str	r3, [r7, #24]
			break;
 80067fc:	e009      	b.n	8006812 <STRHAL_GPIO_SingleInit+0x9e>

		case STRHAL_GPIO_TYPE_IPU:
			GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80067fe:	2300      	movs	r3, #0
 8006800:	60fb      	str	r3, [r7, #12]
			GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8006802:	2301      	movs	r3, #1
 8006804:	61bb      	str	r3, [r7, #24]
			break;
 8006806:	e004      	b.n	8006812 <STRHAL_GPIO_SingleInit+0x9e>

		case STRHAL_GPIO_TYPE_IPD:
			GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8006808:	2300      	movs	r3, #0
 800680a:	60fb      	str	r3, [r7, #12]
			GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 800680c:	2302      	movs	r3, #2
 800680e:	61bb      	str	r3, [r7, #24]
			break;
 8006810:	bf00      	nop
	}
	LL_GPIO_Init(gpio->port, &GPIO_InitStruct);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f107 0208 	add.w	r2, r7, #8
 800681a:	4611      	mov	r1, r2
 800681c:	4618      	mov	r0, r3
 800681e:	f7fc fd70 	bl	8003302 <LL_GPIO_Init>
 8006822:	e000      	b.n	8006826 <STRHAL_GPIO_SingleInit+0xb2>
		return;
 8006824:	bf00      	nop
	//gpio->type = type;
}
 8006826:	3720      	adds	r7, #32
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}

0800682c <STRHAL_GPIO_Write>:
		STRHAL_GPIO_SingleInit(&gpios->gpios[i], type);
	}
}

inline void STRHAL_GPIO_Write(const STRHAL_GPIO_t *gpio, STRHAL_GPIO_Value_t value)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b082      	sub	sp, #8
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	460b      	mov	r3, r1
 8006836:	70fb      	strb	r3, [r7, #3]
	if (gpio->pin > 0x1F)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	791b      	ldrb	r3, [r3, #4]
 800683c:	2b1f      	cmp	r3, #31
 800683e:	d81a      	bhi.n	8006876 <STRHAL_GPIO_Write+0x4a>
		return;

	if (value == STRHAL_GPIO_VALUE_H)
 8006840:	78fb      	ldrb	r3, [r7, #3]
 8006842:	2b01      	cmp	r3, #1
 8006844:	d10b      	bne.n	800685e <STRHAL_GPIO_Write+0x32>
	{
		LL_GPIO_SetOutputPin(gpio->port, (1 << gpio->pin));
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	791b      	ldrb	r3, [r3, #4]
 800684e:	4619      	mov	r1, r3
 8006850:	2301      	movs	r3, #1
 8006852:	408b      	lsls	r3, r1
 8006854:	4619      	mov	r1, r3
 8006856:	4610      	mov	r0, r2
 8006858:	f7ff ff41 	bl	80066de <LL_GPIO_SetOutputPin>
 800685c:	e00c      	b.n	8006878 <STRHAL_GPIO_Write+0x4c>
	}
	else
	{
		LL_GPIO_ResetOutputPin(gpio->port, (1 << gpio->pin));
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681a      	ldr	r2, [r3, #0]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	791b      	ldrb	r3, [r3, #4]
 8006866:	4619      	mov	r1, r3
 8006868:	2301      	movs	r3, #1
 800686a:	408b      	lsls	r3, r1
 800686c:	4619      	mov	r1, r3
 800686e:	4610      	mov	r0, r2
 8006870:	f7ff ff43 	bl	80066fa <LL_GPIO_ResetOutputPin>
 8006874:	e000      	b.n	8006878 <STRHAL_GPIO_Write+0x4c>
		return;
 8006876:	bf00      	nop
	}

}
 8006878:	3708      	adds	r7, #8
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}

0800687e <STRHAL_GPIO_ReadOutput>:

	return (LL_GPIO_ReadInputPort(gpio->port) & (1 << gpio->pin)) ? 1 : 0;
}

STRHAL_GPIO_Value_t STRHAL_GPIO_ReadOutput(const STRHAL_GPIO_t *gpio)
{
 800687e:	b580      	push	{r7, lr}
 8006880:	b082      	sub	sp, #8
 8006882:	af00      	add	r7, sp, #0
 8006884:	6078      	str	r0, [r7, #4]
	if (gpio->pin > 0x1F)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	791b      	ldrb	r3, [r3, #4]
 800688a:	2b1f      	cmp	r3, #31
 800688c:	d901      	bls.n	8006892 <STRHAL_GPIO_ReadOutput+0x14>
		return STRHAL_GPIO_VALUE_L;
 800688e:	2300      	movs	r3, #0
 8006890:	e010      	b.n	80068b4 <STRHAL_GPIO_ReadOutput+0x36>

	return (LL_GPIO_ReadOutputPort(gpio->port) & (1 << gpio->pin)) ? 1 : 0;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4618      	mov	r0, r3
 8006898:	f7ff ff15 	bl	80066c6 <LL_GPIO_ReadOutputPort>
 800689c:	4602      	mov	r2, r0
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	791b      	ldrb	r3, [r3, #4]
 80068a2:	4619      	mov	r1, r3
 80068a4:	2301      	movs	r3, #1
 80068a6:	408b      	lsls	r3, r1
 80068a8:	4013      	ands	r3, r2
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	bf14      	ite	ne
 80068ae:	2301      	movne	r3, #1
 80068b0:	2300      	moveq	r3, #0
 80068b2:	b2db      	uxtb	r3, r3
}
 80068b4:	4618      	mov	r0, r3
 80068b6:	3708      	adds	r7, #8
 80068b8:	46bd      	mov	sp, r7
 80068ba:	bd80      	pop	{r7, pc}

080068bc <LL_AHB2_GRP1_EnableClock>:
{
 80068bc:	b480      	push	{r7}
 80068be:	b085      	sub	sp, #20
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80068c4:	4b08      	ldr	r3, [pc, #32]	; (80068e8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80068c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80068c8:	4907      	ldr	r1, [pc, #28]	; (80068e8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	4313      	orrs	r3, r2
 80068ce:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80068d0:	4b05      	ldr	r3, [pc, #20]	; (80068e8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80068d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	4013      	ands	r3, r2
 80068d8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80068da:	68fb      	ldr	r3, [r7, #12]
}
 80068dc:	bf00      	nop
 80068de:	3714      	adds	r7, #20
 80068e0:	46bd      	mov	sp, r7
 80068e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e6:	4770      	bx	lr
 80068e8:	40021000 	.word	0x40021000

080068ec <LL_APB2_GRP1_EnableClock>:
{
 80068ec:	b480      	push	{r7}
 80068ee:	b085      	sub	sp, #20
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80068f4:	4b08      	ldr	r3, [pc, #32]	; (8006918 <LL_APB2_GRP1_EnableClock+0x2c>)
 80068f6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80068f8:	4907      	ldr	r1, [pc, #28]	; (8006918 <LL_APB2_GRP1_EnableClock+0x2c>)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	4313      	orrs	r3, r2
 80068fe:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8006900:	4b05      	ldr	r3, [pc, #20]	; (8006918 <LL_APB2_GRP1_EnableClock+0x2c>)
 8006902:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	4013      	ands	r3, r2
 8006908:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800690a:	68fb      	ldr	r3, [r7, #12]
}
 800690c:	bf00      	nop
 800690e:	3714      	adds	r7, #20
 8006910:	46bd      	mov	sp, r7
 8006912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006916:	4770      	bx	lr
 8006918:	40021000 	.word	0x40021000

0800691c <LL_GPIO_SetPinMode>:
{
 800691c:	b480      	push	{r7}
 800691e:	b08b      	sub	sp, #44	; 0x2c
 8006920:	af00      	add	r7, sp, #0
 8006922:	60f8      	str	r0, [r7, #12]
 8006924:	60b9      	str	r1, [r7, #8]
 8006926:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	68bb      	ldr	r3, [r7, #8]
 800692e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	fa93 f3a3 	rbit	r3, r3
 8006936:	613b      	str	r3, [r7, #16]
  return result;
 8006938:	693b      	ldr	r3, [r7, #16]
 800693a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800693c:	69bb      	ldr	r3, [r7, #24]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d101      	bne.n	8006946 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8006942:	2320      	movs	r3, #32
 8006944:	e003      	b.n	800694e <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8006946:	69bb      	ldr	r3, [r7, #24]
 8006948:	fab3 f383 	clz	r3, r3
 800694c:	b2db      	uxtb	r3, r3
 800694e:	005b      	lsls	r3, r3, #1
 8006950:	2103      	movs	r1, #3
 8006952:	fa01 f303 	lsl.w	r3, r1, r3
 8006956:	43db      	mvns	r3, r3
 8006958:	401a      	ands	r2, r3
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800695e:	6a3b      	ldr	r3, [r7, #32]
 8006960:	fa93 f3a3 	rbit	r3, r3
 8006964:	61fb      	str	r3, [r7, #28]
  return result;
 8006966:	69fb      	ldr	r3, [r7, #28]
 8006968:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800696a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800696c:	2b00      	cmp	r3, #0
 800696e:	d101      	bne.n	8006974 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8006970:	2320      	movs	r3, #32
 8006972:	e003      	b.n	800697c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8006974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006976:	fab3 f383 	clz	r3, r3
 800697a:	b2db      	uxtb	r3, r3
 800697c:	005b      	lsls	r3, r3, #1
 800697e:	6879      	ldr	r1, [r7, #4]
 8006980:	fa01 f303 	lsl.w	r3, r1, r3
 8006984:	431a      	orrs	r2, r3
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	601a      	str	r2, [r3, #0]
}
 800698a:	bf00      	nop
 800698c:	372c      	adds	r7, #44	; 0x2c
 800698e:	46bd      	mov	sp, r7
 8006990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006994:	4770      	bx	lr

08006996 <LL_OPAMP_SetFunctionalMode>:
  *         @arg @ref LL_OPAMP_MODE_PGA_IO0_BIAS
  *         @arg @ref LL_OPAMP_MODE_PGA_IO0_IO1_BIAS
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_SetFunctionalMode(OPAMP_TypeDef *OPAMPx, uint32_t FunctionalMode)
{
 8006996:	b480      	push	{r7}
 8006998:	b083      	sub	sp, #12
 800699a:	af00      	add	r7, sp, #0
 800699c:	6078      	str	r0, [r7, #4]
 800699e:	6039      	str	r1, [r7, #0]
  /* Note: Bit OPAMP_CSR_CALON reset to ensure to be in functional mode */
  MODIFY_REG(OPAMPx->CSR, OPAMP_CSR_PGGAIN_4 | OPAMP_CSR_PGGAIN_3 | OPAMP_CSR_VMSEL | OPAMP_CSR_CALON, FunctionalMode);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f423 23c1 	bic.w	r3, r3, #395264	; 0x60800
 80069a8:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80069ac:	683a      	ldr	r2, [r7, #0]
 80069ae:	431a      	orrs	r2, r3
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	601a      	str	r2, [r3, #0]
}
 80069b4:	bf00      	nop
 80069b6:	370c      	adds	r7, #12
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr

080069c0 <LL_OPAMP_SetPGAGain>:
  *         @arg @ref LL_OPAMP_PGA_GAIN_32_OR_MINUS_31
  *         @arg @ref LL_OPAMP_PGA_GAIN_64_OR_MINUS_63
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_SetPGAGain(OPAMP_TypeDef *OPAMPx, uint32_t PGAGain)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b083      	sub	sp, #12
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
 80069c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(OPAMPx->CSR, OPAMP_CSR_PGGAIN_2 | OPAMP_CSR_PGGAIN_1 | OPAMP_CSR_PGGAIN_0, PGAGain);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f423 32e0 	bic.w	r2, r3, #114688	; 0x1c000
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	431a      	orrs	r2, r3
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	601a      	str	r2, [r3, #0]
}
 80069da:	bf00      	nop
 80069dc:	370c      	adds	r7, #12
 80069de:	46bd      	mov	sp, r7
 80069e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e4:	4770      	bx	lr

080069e6 <LL_OPAMP_SetInputNonInverting>:
  *         @arg @ref LL_OPAMP_INPUT_NONINVERT_IO3
  *         @arg @ref LL_OPAMP_INPUT_NONINVERT_DAC
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_SetInputNonInverting(OPAMP_TypeDef *OPAMPx, uint32_t InputNonInverting)
{
 80069e6:	b480      	push	{r7}
 80069e8:	b083      	sub	sp, #12
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	6078      	str	r0, [r7, #4]
 80069ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(OPAMPx->CSR, OPAMP_CSR_VPSEL, InputNonInverting);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f023 020c 	bic.w	r2, r3, #12
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	431a      	orrs	r2, r3
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	601a      	str	r2, [r3, #0]
}
 8006a00:	bf00      	nop
 8006a02:	370c      	adds	r7, #12
 8006a04:	46bd      	mov	sp, r7
 8006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0a:	4770      	bx	lr

08006a0c <LL_OPAMP_SetInputInverting>:
  *         @arg @ref LL_OPAMP_INPUT_INVERT_IO1
  *         @arg @ref LL_OPAMP_INPUT_INVERT_CONNECT_NO
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_SetInputInverting(OPAMP_TypeDef *OPAMPx, uint32_t InputInverting)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b083      	sub	sp, #12
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
 8006a14:	6039      	str	r1, [r7, #0]
  /* Manage cases of OPAMP inverting input not connected (0x10 and 0x11)      */
  /* to not modify OPAMP mode follower or PGA.                                */
  /* Bit OPAMP_CSR_VMSEL_1 is set by OPAMP mode (follower, PGA). */
  MODIFY_REG(OPAMPx->CSR, (~(InputInverting >> 1)) & OPAMP_CSR_VMSEL_0, InputInverting);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681a      	ldr	r2, [r3, #0]
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	085b      	lsrs	r3, r3, #1
 8006a1e:	43db      	mvns	r3, r3
 8006a20:	f003 0320 	and.w	r3, r3, #32
 8006a24:	43db      	mvns	r3, r3
 8006a26:	401a      	ands	r2, r3
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	431a      	orrs	r2, r3
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	601a      	str	r2, [r3, #0]
}
 8006a30:	bf00      	nop
 8006a32:	370c      	adds	r7, #12
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr

08006a3c <LL_OPAMP_SetInternalOutput>:
  *         @arg @ref LL_OPAMP_INTERNAL_OUPUT_DISABLED
  *         @arg @ref LL_OPAMP_INTERNAL_OUPUT_ENABLED
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_SetInternalOutput(OPAMP_TypeDef *OPAMPx, uint32_t InternalOutput)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b083      	sub	sp, #12
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
 8006a44:	6039      	str	r1, [r7, #0]
  MODIFY_REG(OPAMPx->CSR, OPAMP_CSR_OPAMPINTEN, InternalOutput);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	431a      	orrs	r2, r3
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	601a      	str	r2, [r3, #0]
}
 8006a56:	bf00      	nop
 8006a58:	370c      	adds	r7, #12
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a60:	4770      	bx	lr
	...

08006a64 <STRHAL_OPAMP_Init>:
#include <STRHAL_OPAMP.h>

void STRHAL_OPAMP_Init()
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	af00      	add	r7, sp, #0

	// GPIO init
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8006a68:	2004      	movs	r0, #4
 8006a6a:	f7ff ff27 	bl	80068bc <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8006a6e:	2020      	movs	r0, #32
 8006a70:	f7ff ff24 	bl	80068bc <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8006a74:	2001      	movs	r0, #1
 8006a76:	f7ff ff21 	bl	80068bc <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8006a7a:	2002      	movs	r0, #2
 8006a7c:	f7ff ff1e 	bl	80068bc <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 8006a80:	2010      	movs	r0, #16
 8006a82:	f7ff ff1b 	bl	80068bc <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 8006a86:	2008      	movs	r0, #8
 8006a88:	f7ff ff18 	bl	80068bc <LL_AHB2_GRP1_EnableClock>

	LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_7, LL_GPIO_MODE_ANALOG);
 8006a8c:	2203      	movs	r2, #3
 8006a8e:	2180      	movs	r1, #128	; 0x80
 8006a90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006a94:	f7ff ff42 	bl	800691c <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_0, LL_GPIO_MODE_ANALOG);
 8006a98:	2203      	movs	r2, #3
 8006a9a:	2101      	movs	r1, #1
 8006a9c:	4819      	ldr	r0, [pc, #100]	; (8006b04 <STRHAL_OPAMP_Init+0xa0>)
 8006a9e:	f7ff ff3d 	bl	800691c <LL_GPIO_SetPinMode>

	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8006aa2:	2001      	movs	r0, #1
 8006aa4:	f7ff ff22 	bl	80068ec <LL_APB2_GRP1_EnableClock>

	LL_OPAMP_SetFunctionalMode(OPAMP2, LL_OPAMP_MODE_PGA);
 8006aa8:	2140      	movs	r1, #64	; 0x40
 8006aaa:	4817      	ldr	r0, [pc, #92]	; (8006b08 <STRHAL_OPAMP_Init+0xa4>)
 8006aac:	f7ff ff73 	bl	8006996 <LL_OPAMP_SetFunctionalMode>
	LL_OPAMP_SetPGAGain(OPAMP2, LL_OPAMP_PGA_GAIN_32_OR_MINUS_31);
 8006ab0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8006ab4:	4814      	ldr	r0, [pc, #80]	; (8006b08 <STRHAL_OPAMP_Init+0xa4>)
 8006ab6:	f7ff ff83 	bl	80069c0 <LL_OPAMP_SetPGAGain>
	LL_OPAMP_SetInputNonInverting(OPAMP2, LL_OPAMP_INPUT_NONINVERT_IO0);
 8006aba:	2100      	movs	r1, #0
 8006abc:	4812      	ldr	r0, [pc, #72]	; (8006b08 <STRHAL_OPAMP_Init+0xa4>)
 8006abe:	f7ff ff92 	bl	80069e6 <LL_OPAMP_SetInputNonInverting>
	LL_OPAMP_SetInputInverting(OPAMP2, LL_OPAMP_INPUT_INVERT_CONNECT_NO);
 8006ac2:	2140      	movs	r1, #64	; 0x40
 8006ac4:	4810      	ldr	r0, [pc, #64]	; (8006b08 <STRHAL_OPAMP_Init+0xa4>)
 8006ac6:	f7ff ffa1 	bl	8006a0c <LL_OPAMP_SetInputInverting>
	LL_OPAMP_SetInternalOutput(OPAMP2, LL_OPAMP_INTERNAL_OUPUT_ENABLED);
 8006aca:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006ace:	480e      	ldr	r0, [pc, #56]	; (8006b08 <STRHAL_OPAMP_Init+0xa4>)
 8006ad0:	f7ff ffb4 	bl	8006a3c <LL_OPAMP_SetInternalOutput>
	LL_OPAMP_SetFunctionalMode(OPAMP3, LL_OPAMP_MODE_PGA);
 8006ad4:	2140      	movs	r1, #64	; 0x40
 8006ad6:	480d      	ldr	r0, [pc, #52]	; (8006b0c <STRHAL_OPAMP_Init+0xa8>)
 8006ad8:	f7ff ff5d 	bl	8006996 <LL_OPAMP_SetFunctionalMode>
	LL_OPAMP_SetPGAGain(OPAMP3, LL_OPAMP_PGA_GAIN_32_OR_MINUS_31);
 8006adc:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8006ae0:	480a      	ldr	r0, [pc, #40]	; (8006b0c <STRHAL_OPAMP_Init+0xa8>)
 8006ae2:	f7ff ff6d 	bl	80069c0 <LL_OPAMP_SetPGAGain>
	LL_OPAMP_SetInputNonInverting(OPAMP3, LL_OPAMP_INPUT_NONINVERT_IO0);
 8006ae6:	2100      	movs	r1, #0
 8006ae8:	4808      	ldr	r0, [pc, #32]	; (8006b0c <STRHAL_OPAMP_Init+0xa8>)
 8006aea:	f7ff ff7c 	bl	80069e6 <LL_OPAMP_SetInputNonInverting>
	LL_OPAMP_SetInputInverting(OPAMP3, LL_OPAMP_INPUT_INVERT_CONNECT_NO);
 8006aee:	2140      	movs	r1, #64	; 0x40
 8006af0:	4806      	ldr	r0, [pc, #24]	; (8006b0c <STRHAL_OPAMP_Init+0xa8>)
 8006af2:	f7ff ff8b 	bl	8006a0c <LL_OPAMP_SetInputInverting>
	LL_OPAMP_SetInternalOutput(OPAMP3, LL_OPAMP_INTERNAL_OUPUT_ENABLED);
 8006af6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006afa:	4804      	ldr	r0, [pc, #16]	; (8006b0c <STRHAL_OPAMP_Init+0xa8>)
 8006afc:	f7ff ff9e 	bl	8006a3c <LL_OPAMP_SetInternalOutput>
}
 8006b00:	bf00      	nop
 8006b02:	bd80      	pop	{r7, pc}
 8006b04:	48000400 	.word	0x48000400
 8006b08:	40010304 	.word	0x40010304
 8006b0c:	40010308 	.word	0x40010308

08006b10 <LL_AHB2_GRP1_EnableClock>:
{
 8006b10:	b480      	push	{r7}
 8006b12:	b085      	sub	sp, #20
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006b18:	4b08      	ldr	r3, [pc, #32]	; (8006b3c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006b1a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006b1c:	4907      	ldr	r1, [pc, #28]	; (8006b3c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	4313      	orrs	r3, r2
 8006b22:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006b24:	4b05      	ldr	r3, [pc, #20]	; (8006b3c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006b26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	4013      	ands	r3, r2
 8006b2c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
}
 8006b30:	bf00      	nop
 8006b32:	3714      	adds	r7, #20
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr
 8006b3c:	40021000 	.word	0x40021000

08006b40 <LL_AHB3_GRP1_EnableClock>:
{
 8006b40:	b480      	push	{r7}
 8006b42:	b085      	sub	sp, #20
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8006b48:	4b08      	ldr	r3, [pc, #32]	; (8006b6c <LL_AHB3_GRP1_EnableClock+0x2c>)
 8006b4a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006b4c:	4907      	ldr	r1, [pc, #28]	; (8006b6c <LL_AHB3_GRP1_EnableClock+0x2c>)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	4313      	orrs	r3, r2
 8006b52:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8006b54:	4b05      	ldr	r3, [pc, #20]	; (8006b6c <LL_AHB3_GRP1_EnableClock+0x2c>)
 8006b56:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	4013      	ands	r3, r2
 8006b5c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
}
 8006b60:	bf00      	nop
 8006b62:	3714      	adds	r7, #20
 8006b64:	46bd      	mov	sp, r7
 8006b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6a:	4770      	bx	lr
 8006b6c:	40021000 	.word	0x40021000

08006b70 <_init_GPIO>:
static inline int _wait_for_status(uint32_t flag, uint16_t tot);
static inline int _wait_for_status_clear(uint32_t flag, uint16_t);
static inline void _clear_status(uint32_t flags);

static void _init_GPIO()
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b086      	sub	sp, #24
 8006b74:	af00      	add	r7, sp, #0
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 8006b76:	2010      	movs	r0, #16
 8006b78:	f7ff ffca 	bl	8006b10 <LL_AHB2_GRP1_EnableClock>

	LL_GPIO_InitTypeDef GPIO_InitStruct =
 8006b7c:	463b      	mov	r3, r7
 8006b7e:	2200      	movs	r2, #0
 8006b80:	601a      	str	r2, [r3, #0]
 8006b82:	605a      	str	r2, [r3, #4]
 8006b84:	609a      	str	r2, [r3, #8]
 8006b86:	60da      	str	r2, [r3, #12]
 8006b88:	611a      	str	r2, [r3, #16]
 8006b8a:	615a      	str	r2, [r3, #20]
	{ 0 };
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006b90:	2300      	movs	r3, #0
 8006b92:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8006b94:	2302      	movs	r3, #2
 8006b96:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pin = LL_GPIO_PIN_10 | LL_GPIO_PIN_11 | LL_GPIO_PIN_12 | LL_GPIO_PIN_13 | LL_GPIO_PIN_14 | LL_GPIO_PIN_15;
 8006b98:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8006b9c:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006b9e:	2302      	movs	r3, #2
 8006ba0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_10;
 8006ba2:	230a      	movs	r3, #10
 8006ba4:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006ba6:	463b      	mov	r3, r7
 8006ba8:	4619      	mov	r1, r3
 8006baa:	4803      	ldr	r0, [pc, #12]	; (8006bb8 <_init_GPIO+0x48>)
 8006bac:	f7fc fba9 	bl	8003302 <LL_GPIO_Init>
}
 8006bb0:	bf00      	nop
 8006bb2:	3718      	adds	r7, #24
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	bd80      	pop	{r7, pc}
 8006bb8:	48001000 	.word	0x48001000

08006bbc <STRHAL_QSPI_Init>:

void STRHAL_QSPI_Init()
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	af00      	add	r7, sp, #0
	LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_QSPI);
 8006bc0:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006bc4:	f7ff ffbc 	bl	8006b40 <LL_AHB3_GRP1_EnableClock>
}
 8006bc8:	bf00      	nop
 8006bca:	bd80      	pop	{r7, pc}

08006bcc <STRHAL_QSPI_Flash_Init>:

int STRHAL_QSPI_Flash_Init(const STRHAL_QSPI_Config_t *config)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b082      	sub	sp, #8
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
	STRHAL_QSPI_Reset();
 8006bd4:	f000 f848 	bl	8006c68 <STRHAL_QSPI_Reset>

	_init_GPIO();
 8006bd8:	f7ff ffca 	bl	8006b70 <_init_GPIO>

	QUADSPI->CR |= STRHAL_QSPI_FIFO_THRESH << QUADSPI_CR_FTHRES_Pos;
 8006bdc:	4b21      	ldr	r3, [pc, #132]	; (8006c64 <STRHAL_QSPI_Flash_Init+0x98>)
 8006bde:	4a21      	ldr	r2, [pc, #132]	; (8006c64 <STRHAL_QSPI_Flash_Init+0x98>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	6013      	str	r3, [r2, #0]

	if (_wait_for_status_clear(QUADSPI_SR_BUSY, 100) < 0)
 8006be4:	2164      	movs	r1, #100	; 0x64
 8006be6:	2020      	movs	r0, #32
 8006be8:	f000 fa1e 	bl	8007028 <_wait_for_status_clear>
 8006bec:	4603      	mov	r3, r0
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	da02      	bge.n	8006bf8 <STRHAL_QSPI_Flash_Init+0x2c>
		return -1;
 8006bf2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006bf6:	e031      	b.n	8006c5c <STRHAL_QSPI_Flash_Init+0x90>

	QUADSPI->CR |= config->psc << QUADSPI_CR_PRESCALER_Pos;
 8006bf8:	4b1a      	ldr	r3, [pc, #104]	; (8006c64 <STRHAL_QSPI_Flash_Init+0x98>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	687a      	ldr	r2, [r7, #4]
 8006bfe:	7812      	ldrb	r2, [r2, #0]
 8006c00:	f3c2 0204 	ubfx	r2, r2, #0, #5
 8006c04:	b2d2      	uxtb	r2, r2
 8006c06:	0612      	lsls	r2, r2, #24
 8006c08:	4611      	mov	r1, r2
 8006c0a:	4a16      	ldr	r2, [pc, #88]	; (8006c64 <STRHAL_QSPI_Flash_Init+0x98>)
 8006c0c:	430b      	orrs	r3, r1
 8006c0e:	6013      	str	r3, [r2, #0]
	QUADSPI->DCR |= config->flash_size << QUADSPI_DCR_FSIZE_Pos;
 8006c10:	4b14      	ldr	r3, [pc, #80]	; (8006c64 <STRHAL_QSPI_Flash_Init+0x98>)
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	687a      	ldr	r2, [r7, #4]
 8006c16:	7852      	ldrb	r2, [r2, #1]
 8006c18:	f3c2 0204 	ubfx	r2, r2, #0, #5
 8006c1c:	b2d2      	uxtb	r2, r2
 8006c1e:	0412      	lsls	r2, r2, #16
 8006c20:	4611      	mov	r1, r2
 8006c22:	4a10      	ldr	r2, [pc, #64]	; (8006c64 <STRHAL_QSPI_Flash_Init+0x98>)
 8006c24:	430b      	orrs	r3, r1
 8006c26:	6053      	str	r3, [r2, #4]
	QUADSPI->DCR |= config->ncs_high_time << QUADSPI_DCR_CSHT_Pos;
 8006c28:	4b0e      	ldr	r3, [pc, #56]	; (8006c64 <STRHAL_QSPI_Flash_Init+0x98>)
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	7852      	ldrb	r2, [r2, #1]
 8006c30:	f3c2 1242 	ubfx	r2, r2, #5, #3
 8006c34:	b2d2      	uxtb	r2, r2
 8006c36:	0212      	lsls	r2, r2, #8
 8006c38:	4611      	mov	r1, r2
 8006c3a:	4a0a      	ldr	r2, [pc, #40]	; (8006c64 <STRHAL_QSPI_Flash_Init+0x98>)
 8006c3c:	430b      	orrs	r3, r1
 8006c3e:	6053      	str	r3, [r2, #4]
	QUADSPI->DCR |= config->clk_level << QUADSPI_DCR_CKMODE_Pos;
 8006c40:	4b08      	ldr	r3, [pc, #32]	; (8006c64 <STRHAL_QSPI_Flash_Init+0x98>)
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	687a      	ldr	r2, [r7, #4]
 8006c46:	7892      	ldrb	r2, [r2, #2]
 8006c48:	f3c2 0200 	ubfx	r2, r2, #0, #1
 8006c4c:	b2d2      	uxtb	r2, r2
 8006c4e:	4611      	mov	r1, r2
 8006c50:	4a04      	ldr	r2, [pc, #16]	; (8006c64 <STRHAL_QSPI_Flash_Init+0x98>)
 8006c52:	430b      	orrs	r3, r1
 8006c54:	6053      	str	r3, [r2, #4]

	STRHAL_QSPI_Run();
 8006c56:	f000 f82b 	bl	8006cb0 <STRHAL_QSPI_Run>

	return 0;
 8006c5a:	2300      	movs	r3, #0
}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	3708      	adds	r7, #8
 8006c60:	46bd      	mov	sp, r7
 8006c62:	bd80      	pop	{r7, pc}
 8006c64:	a0001000 	.word	0xa0001000

08006c68 <STRHAL_QSPI_Reset>:

void STRHAL_QSPI_Reset()
{
 8006c68:	b480      	push	{r7}
 8006c6a:	af00      	add	r7, sp, #0
	if (QUADSPI->CR & QUADSPI_CR_EN)
 8006c6c:	4b0f      	ldr	r3, [pc, #60]	; (8006cac <STRHAL_QSPI_Reset+0x44>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f003 0301 	and.w	r3, r3, #1
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d005      	beq.n	8006c84 <STRHAL_QSPI_Reset+0x1c>
		QUADSPI->CR &= ~QUADSPI_CR_EN;
 8006c78:	4b0c      	ldr	r3, [pc, #48]	; (8006cac <STRHAL_QSPI_Reset+0x44>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4a0b      	ldr	r2, [pc, #44]	; (8006cac <STRHAL_QSPI_Reset+0x44>)
 8006c7e:	f023 0301 	bic.w	r3, r3, #1
 8006c82:	6013      	str	r3, [r2, #0]

	CLEAR_REG(QUADSPI->CR);
 8006c84:	4b09      	ldr	r3, [pc, #36]	; (8006cac <STRHAL_QSPI_Reset+0x44>)
 8006c86:	2200      	movs	r2, #0
 8006c88:	601a      	str	r2, [r3, #0]
	CLEAR_REG(QUADSPI->DCR);
 8006c8a:	4b08      	ldr	r3, [pc, #32]	; (8006cac <STRHAL_QSPI_Reset+0x44>)
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	605a      	str	r2, [r3, #4]
	CLEAR_REG(QUADSPI->CCR);
 8006c90:	4b06      	ldr	r3, [pc, #24]	; (8006cac <STRHAL_QSPI_Reset+0x44>)
 8006c92:	2200      	movs	r2, #0
 8006c94:	615a      	str	r2, [r3, #20]

	QUADSPI->FCR |= (QUADSPI_FCR_CSMF | QUADSPI_FCR_CTCF | QUADSPI_FCR_CTEF | QUADSPI_FCR_CTOF);
 8006c96:	4b05      	ldr	r3, [pc, #20]	; (8006cac <STRHAL_QSPI_Reset+0x44>)
 8006c98:	68db      	ldr	r3, [r3, #12]
 8006c9a:	4a04      	ldr	r2, [pc, #16]	; (8006cac <STRHAL_QSPI_Reset+0x44>)
 8006c9c:	f043 031b 	orr.w	r3, r3, #27
 8006ca0:	60d3      	str	r3, [r2, #12]
}
 8006ca2:	bf00      	nop
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr
 8006cac:	a0001000 	.word	0xa0001000

08006cb0 <STRHAL_QSPI_Run>:

void STRHAL_QSPI_Run()
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	af00      	add	r7, sp, #0
	QUADSPI->CR |= QUADSPI_CR_EN; // Enable QSPI
 8006cb4:	4b05      	ldr	r3, [pc, #20]	; (8006ccc <STRHAL_QSPI_Run+0x1c>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a04      	ldr	r2, [pc, #16]	; (8006ccc <STRHAL_QSPI_Run+0x1c>)
 8006cba:	f043 0301 	orr.w	r3, r3, #1
 8006cbe:	6013      	str	r3, [r2, #0]
}
 8006cc0:	bf00      	nop
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc8:	4770      	bx	lr
 8006cca:	bf00      	nop
 8006ccc:	a0001000 	.word	0xa0001000

08006cd0 <STRHAL_QSPI_Indirect_Write>:
{
	QUADSPI->CR &= ~QUADSPI_CR_EN;  // Enable QSPI
}

uint32_t STRHAL_QSPI_Indirect_Write(const STRHAL_QSPI_Command_t *cmd, const uint8_t *data, uint32_t n, uint16_t tot)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b088      	sub	sp, #32
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	60f8      	str	r0, [r7, #12]
 8006cd8:	60b9      	str	r1, [r7, #8]
 8006cda:	607a      	str	r2, [r7, #4]
 8006cdc:	807b      	strh	r3, [r7, #2]
	if (_wait_for_status_clear(QUADSPI_SR_BUSY, tot) < 0)
 8006cde:	887b      	ldrh	r3, [r7, #2]
 8006ce0:	4619      	mov	r1, r3
 8006ce2:	2020      	movs	r0, #32
 8006ce4:	f000 f9a0 	bl	8007028 <_wait_for_status_clear>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	da02      	bge.n	8006cf4 <STRHAL_QSPI_Indirect_Write+0x24>
		return -1;
 8006cee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006cf2:	e09e      	b.n	8006e32 <STRHAL_QSPI_Indirect_Write+0x162>

	__IO uint32_t *data_reg = &QUADSPI->DR;
 8006cf4:	4b51      	ldr	r3, [pc, #324]	; (8006e3c <STRHAL_QSPI_Indirect_Write+0x16c>)
 8006cf6:	617b      	str	r3, [r7, #20]
	_clear_status(QUADSPI_FCR_CSMF | QUADSPI_FCR_CTCF | QUADSPI_FCR_CTEF | QUADSPI_FCR_CTOF);
 8006cf8:	201b      	movs	r0, #27
 8006cfa:	f000 f9bf 	bl	800707c <_clear_status>

	uint32_t ccr = 0x00000000;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	61fb      	str	r3, [r7, #28]

	if (n > 0)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d007      	beq.n	8006d18 <STRHAL_QSPI_Indirect_Write+0x48>
	{
		ccr |= QUADSPI_CCR_DMODE_0;
 8006d08:	69fb      	ldr	r3, [r7, #28]
 8006d0a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006d0e:	61fb      	str	r3, [r7, #28]
		WRITE_REG(QUADSPI->DLR, n - 1U);
 8006d10:	4a4b      	ldr	r2, [pc, #300]	; (8006e40 <STRHAL_QSPI_Indirect_Write+0x170>)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	3b01      	subs	r3, #1
 8006d16:	6113      	str	r3, [r2, #16]
	}

	if (cmd->alt_size > 0)
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	7a5b      	ldrb	r3, [r3, #9]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d010      	beq.n	8006d42 <STRHAL_QSPI_Indirect_Write+0x72>
	{
		ccr |= QUADSPI_CCR_ABMODE_0;
 8006d20:	69fb      	ldr	r3, [r7, #28]
 8006d22:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006d26:	61fb      	str	r3, [r7, #28]
		ccr |= ((cmd->alt_size - 1) & 0x3) << QUADSPI_CCR_ABSIZE_Pos;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	7a5b      	ldrb	r3, [r3, #9]
 8006d2c:	3b01      	subs	r3, #1
 8006d2e:	041b      	lsls	r3, r3, #16
 8006d30:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006d34:	69fa      	ldr	r2, [r7, #28]
 8006d36:	4313      	orrs	r3, r2
 8006d38:	61fb      	str	r3, [r7, #28]
		WRITE_REG(QUADSPI->ABR, cmd->alt);
 8006d3a:	4a41      	ldr	r2, [pc, #260]	; (8006e40 <STRHAL_QSPI_Indirect_Write+0x170>)
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	68db      	ldr	r3, [r3, #12]
 8006d40:	61d3      	str	r3, [r2, #28]
	}

	ccr |= (cmd->dummy_size & 0x1F) << QUADSPI_CCR_DCYC_Pos;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	7c1b      	ldrb	r3, [r3, #16]
 8006d46:	049b      	lsls	r3, r3, #18
 8006d48:	f403 03f8 	and.w	r3, r3, #8126464	; 0x7c0000
 8006d4c:	69fa      	ldr	r2, [r7, #28]
 8006d4e:	4313      	orrs	r3, r2
 8006d50:	61fb      	str	r3, [r7, #28]

	if (cmd->instruction_size > 0)
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	785b      	ldrb	r3, [r3, #1]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d026      	beq.n	8006da8 <STRHAL_QSPI_Indirect_Write+0xd8>
	{
		ccr |= QUADSPI_CCR_IMODE_0;
 8006d5a:	69fb      	ldr	r3, [r7, #28]
 8006d5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d60:	61fb      	str	r3, [r7, #28]
		ccr |= cmd->instruction << QUADSPI_CCR_INSTRUCTION_Pos;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	781b      	ldrb	r3, [r3, #0]
 8006d66:	461a      	mov	r2, r3
 8006d68:	69fb      	ldr	r3, [r7, #28]
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	61fb      	str	r3, [r7, #28]
		if (cmd->addr_size > 0)
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	7a1b      	ldrb	r3, [r3, #8]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d014      	beq.n	8006da0 <STRHAL_QSPI_Indirect_Write+0xd0>
		{
			ccr |= QUADSPI_CCR_ADMODE_0;
 8006d76:	69fb      	ldr	r3, [r7, #28]
 8006d78:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006d7c:	61fb      	str	r3, [r7, #28]
			ccr |= ((cmd->addr_size - 1) & 0x3) << QUADSPI_CCR_ADSIZE_Pos;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	7a1b      	ldrb	r3, [r3, #8]
 8006d82:	3b01      	subs	r3, #1
 8006d84:	031b      	lsls	r3, r3, #12
 8006d86:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006d8a:	69fa      	ldr	r2, [r7, #28]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	61fb      	str	r3, [r7, #28]
			WRITE_REG(QUADSPI->CCR, ccr);
 8006d90:	4a2b      	ldr	r2, [pc, #172]	; (8006e40 <STRHAL_QSPI_Indirect_Write+0x170>)
 8006d92:	69fb      	ldr	r3, [r7, #28]
 8006d94:	6153      	str	r3, [r2, #20]
			WRITE_REG(QUADSPI->AR, cmd->addr);
 8006d96:	4a2a      	ldr	r2, [pc, #168]	; (8006e40 <STRHAL_QSPI_Indirect_Write+0x170>)
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	685b      	ldr	r3, [r3, #4]
 8006d9c:	6193      	str	r3, [r2, #24]
 8006d9e:	e01f      	b.n	8006de0 <STRHAL_QSPI_Indirect_Write+0x110>
		}
		else
		{
			WRITE_REG(QUADSPI->CCR, ccr);
 8006da0:	4a27      	ldr	r2, [pc, #156]	; (8006e40 <STRHAL_QSPI_Indirect_Write+0x170>)
 8006da2:	69fb      	ldr	r3, [r7, #28]
 8006da4:	6153      	str	r3, [r2, #20]
 8006da6:	e01b      	b.n	8006de0 <STRHAL_QSPI_Indirect_Write+0x110>
		}
	}
	else
	{
		if (cmd->addr_size > 0)
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	7a1b      	ldrb	r3, [r3, #8]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d014      	beq.n	8006dda <STRHAL_QSPI_Indirect_Write+0x10a>
		{
			ccr |= QUADSPI_CCR_ADMODE_0;
 8006db0:	69fb      	ldr	r3, [r7, #28]
 8006db2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006db6:	61fb      	str	r3, [r7, #28]
			ccr |= ((cmd->addr_size - 1) & 0x3) << QUADSPI_CCR_ADSIZE_Pos;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	7a1b      	ldrb	r3, [r3, #8]
 8006dbc:	3b01      	subs	r3, #1
 8006dbe:	031b      	lsls	r3, r3, #12
 8006dc0:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006dc4:	69fa      	ldr	r2, [r7, #28]
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	61fb      	str	r3, [r7, #28]
			WRITE_REG(QUADSPI->CCR, ccr);
 8006dca:	4a1d      	ldr	r2, [pc, #116]	; (8006e40 <STRHAL_QSPI_Indirect_Write+0x170>)
 8006dcc:	69fb      	ldr	r3, [r7, #28]
 8006dce:	6153      	str	r3, [r2, #20]
			WRITE_REG(QUADSPI->AR, cmd->addr);
 8006dd0:	4a1b      	ldr	r2, [pc, #108]	; (8006e40 <STRHAL_QSPI_Indirect_Write+0x170>)
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	6193      	str	r3, [r2, #24]
 8006dd8:	e002      	b.n	8006de0 <STRHAL_QSPI_Indirect_Write+0x110>
		}
		else
		{
			WRITE_REG(QUADSPI->CCR, ccr);
 8006dda:	4a19      	ldr	r2, [pc, #100]	; (8006e40 <STRHAL_QSPI_Indirect_Write+0x170>)
 8006ddc:	69fb      	ldr	r3, [r7, #28]
 8006dde:	6153      	str	r3, [r2, #20]
		}
	}

	uint32_t i;
	for (i = 0; i < n; ++i)
 8006de0:	2300      	movs	r3, #0
 8006de2:	61bb      	str	r3, [r7, #24]
 8006de4:	e012      	b.n	8006e0c <STRHAL_QSPI_Indirect_Write+0x13c>
	{
		if (_wait_for_status(QUADSPI_SR_FTF, tot) < 0)
 8006de6:	887b      	ldrh	r3, [r7, #2]
 8006de8:	4619      	mov	r1, r3
 8006dea:	2004      	movs	r0, #4
 8006dec:	f000 f8f2 	bl	8006fd4 <_wait_for_status>
 8006df0:	4603      	mov	r3, r0
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	da01      	bge.n	8006dfa <STRHAL_QSPI_Indirect_Write+0x12a>
			return i;
 8006df6:	69bb      	ldr	r3, [r7, #24]
 8006df8:	e01b      	b.n	8006e32 <STRHAL_QSPI_Indirect_Write+0x162>

		*((__IO uint8_t*) data_reg) = data[i];
 8006dfa:	68ba      	ldr	r2, [r7, #8]
 8006dfc:	69bb      	ldr	r3, [r7, #24]
 8006dfe:	4413      	add	r3, r2
 8006e00:	781a      	ldrb	r2, [r3, #0]
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < n; ++i)
 8006e06:	69bb      	ldr	r3, [r7, #24]
 8006e08:	3301      	adds	r3, #1
 8006e0a:	61bb      	str	r3, [r7, #24]
 8006e0c:	69ba      	ldr	r2, [r7, #24]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	429a      	cmp	r2, r3
 8006e12:	d3e8      	bcc.n	8006de6 <STRHAL_QSPI_Indirect_Write+0x116>

	}

	if (_wait_for_status(QUADSPI_SR_TCF, tot) == 0)
 8006e14:	887b      	ldrh	r3, [r7, #2]
 8006e16:	4619      	mov	r1, r3
 8006e18:	2002      	movs	r0, #2
 8006e1a:	f000 f8db 	bl	8006fd4 <_wait_for_status>
 8006e1e:	4603      	mov	r3, r0
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d105      	bne.n	8006e30 <STRHAL_QSPI_Indirect_Write+0x160>
	{
		SET_BIT(QUADSPI->FCR, QUADSPI_FCR_CTCF);
 8006e24:	4b06      	ldr	r3, [pc, #24]	; (8006e40 <STRHAL_QSPI_Indirect_Write+0x170>)
 8006e26:	68db      	ldr	r3, [r3, #12]
 8006e28:	4a05      	ldr	r2, [pc, #20]	; (8006e40 <STRHAL_QSPI_Indirect_Write+0x170>)
 8006e2a:	f043 0302 	orr.w	r3, r3, #2
 8006e2e:	60d3      	str	r3, [r2, #12]
	}

	return i;
 8006e30:	69bb      	ldr	r3, [r7, #24]
}
 8006e32:	4618      	mov	r0, r3
 8006e34:	3720      	adds	r7, #32
 8006e36:	46bd      	mov	sp, r7
 8006e38:	bd80      	pop	{r7, pc}
 8006e3a:	bf00      	nop
 8006e3c:	a0001020 	.word	0xa0001020
 8006e40:	a0001000 	.word	0xa0001000

08006e44 <STRHAL_QSPI_Indirect_Read>:

uint32_t STRHAL_QSPI_Indirect_Read(const STRHAL_QSPI_Command_t *cmd, uint8_t *data, uint32_t n, uint16_t tot)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b088      	sub	sp, #32
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	60f8      	str	r0, [r7, #12]
 8006e4c:	60b9      	str	r1, [r7, #8]
 8006e4e:	607a      	str	r2, [r7, #4]
 8006e50:	807b      	strh	r3, [r7, #2]
	if (_wait_for_status_clear(QUADSPI_SR_BUSY, tot) < 0)
 8006e52:	887b      	ldrh	r3, [r7, #2]
 8006e54:	4619      	mov	r1, r3
 8006e56:	2020      	movs	r0, #32
 8006e58:	f000 f8e6 	bl	8007028 <_wait_for_status_clear>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	da02      	bge.n	8006e68 <STRHAL_QSPI_Indirect_Read+0x24>
		return -1;
 8006e62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006e66:	e0ad      	b.n	8006fc4 <STRHAL_QSPI_Indirect_Read+0x180>

	__IO uint32_t *data_reg = &QUADSPI->DR;
 8006e68:	4b58      	ldr	r3, [pc, #352]	; (8006fcc <STRHAL_QSPI_Indirect_Read+0x188>)
 8006e6a:	617b      	str	r3, [r7, #20]
	_clear_status(QUADSPI_FCR_CSMF | QUADSPI_FCR_CTCF | QUADSPI_FCR_CTEF | QUADSPI_FCR_CTOF);
 8006e6c:	201b      	movs	r0, #27
 8006e6e:	f000 f905 	bl	800707c <_clear_status>

	uint32_t ccr = 0x00000000;
 8006e72:	2300      	movs	r3, #0
 8006e74:	61fb      	str	r3, [r7, #28]

	ccr |= QUADSPI_CCR_FMODE_0;
 8006e76:	69fb      	ldr	r3, [r7, #28]
 8006e78:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006e7c:	61fb      	str	r3, [r7, #28]

	if (n > 0)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d007      	beq.n	8006e94 <STRHAL_QSPI_Indirect_Read+0x50>
	{
		ccr |= QUADSPI_CCR_DMODE_0;
 8006e84:	69fb      	ldr	r3, [r7, #28]
 8006e86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006e8a:	61fb      	str	r3, [r7, #28]
		WRITE_REG(QUADSPI->DLR, n - 1U);
 8006e8c:	4a50      	ldr	r2, [pc, #320]	; (8006fd0 <STRHAL_QSPI_Indirect_Read+0x18c>)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	3b01      	subs	r3, #1
 8006e92:	6113      	str	r3, [r2, #16]
	}
	if (cmd->alt_size > 0)
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	7a5b      	ldrb	r3, [r3, #9]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d010      	beq.n	8006ebe <STRHAL_QSPI_Indirect_Read+0x7a>
	{
		ccr |= QUADSPI_CCR_ABMODE_0;
 8006e9c:	69fb      	ldr	r3, [r7, #28]
 8006e9e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006ea2:	61fb      	str	r3, [r7, #28]
		ccr |= ((cmd->alt_size - 1) & 0x3) << QUADSPI_CCR_ABSIZE_Pos;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	7a5b      	ldrb	r3, [r3, #9]
 8006ea8:	3b01      	subs	r3, #1
 8006eaa:	041b      	lsls	r3, r3, #16
 8006eac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006eb0:	69fa      	ldr	r2, [r7, #28]
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	61fb      	str	r3, [r7, #28]
		WRITE_REG(QUADSPI->ABR, cmd->alt);
 8006eb6:	4a46      	ldr	r2, [pc, #280]	; (8006fd0 <STRHAL_QSPI_Indirect_Read+0x18c>)
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	68db      	ldr	r3, [r3, #12]
 8006ebc:	61d3      	str	r3, [r2, #28]
	}

	ccr |= (cmd->dummy_size & 0x1F) << QUADSPI_CCR_DCYC_Pos;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	7c1b      	ldrb	r3, [r3, #16]
 8006ec2:	049b      	lsls	r3, r3, #18
 8006ec4:	f403 03f8 	and.w	r3, r3, #8126464	; 0x7c0000
 8006ec8:	69fa      	ldr	r2, [r7, #28]
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	61fb      	str	r3, [r7, #28]

	if (cmd->instruction_size > 0)
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	785b      	ldrb	r3, [r3, #1]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d026      	beq.n	8006f24 <STRHAL_QSPI_Indirect_Read+0xe0>
	{
		ccr |= QUADSPI_CCR_IMODE_0;
 8006ed6:	69fb      	ldr	r3, [r7, #28]
 8006ed8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006edc:	61fb      	str	r3, [r7, #28]
		ccr |= cmd->instruction << QUADSPI_CCR_INSTRUCTION_Pos;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	781b      	ldrb	r3, [r3, #0]
 8006ee2:	461a      	mov	r2, r3
 8006ee4:	69fb      	ldr	r3, [r7, #28]
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	61fb      	str	r3, [r7, #28]
		if (cmd->addr_size > 0)
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	7a1b      	ldrb	r3, [r3, #8]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d014      	beq.n	8006f1c <STRHAL_QSPI_Indirect_Read+0xd8>
		{
			ccr |= QUADSPI_CCR_ADMODE_0;
 8006ef2:	69fb      	ldr	r3, [r7, #28]
 8006ef4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006ef8:	61fb      	str	r3, [r7, #28]
			ccr |= ((cmd->addr_size - 1) & 0x3) << QUADSPI_CCR_ADSIZE_Pos;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	7a1b      	ldrb	r3, [r3, #8]
 8006efe:	3b01      	subs	r3, #1
 8006f00:	031b      	lsls	r3, r3, #12
 8006f02:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006f06:	69fa      	ldr	r2, [r7, #28]
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	61fb      	str	r3, [r7, #28]
			WRITE_REG(QUADSPI->CCR, ccr);
 8006f0c:	4a30      	ldr	r2, [pc, #192]	; (8006fd0 <STRHAL_QSPI_Indirect_Read+0x18c>)
 8006f0e:	69fb      	ldr	r3, [r7, #28]
 8006f10:	6153      	str	r3, [r2, #20]
			WRITE_REG(QUADSPI->AR, cmd->addr);
 8006f12:	4a2f      	ldr	r2, [pc, #188]	; (8006fd0 <STRHAL_QSPI_Indirect_Read+0x18c>)
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	6193      	str	r3, [r2, #24]
 8006f1a:	e01f      	b.n	8006f5c <STRHAL_QSPI_Indirect_Read+0x118>
		}
		else
		{
			WRITE_REG(QUADSPI->CCR, ccr);
 8006f1c:	4a2c      	ldr	r2, [pc, #176]	; (8006fd0 <STRHAL_QSPI_Indirect_Read+0x18c>)
 8006f1e:	69fb      	ldr	r3, [r7, #28]
 8006f20:	6153      	str	r3, [r2, #20]
 8006f22:	e01b      	b.n	8006f5c <STRHAL_QSPI_Indirect_Read+0x118>
		}
	}
	else
	{
		if (cmd->addr_size > 0)
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	7a1b      	ldrb	r3, [r3, #8]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d014      	beq.n	8006f56 <STRHAL_QSPI_Indirect_Read+0x112>
		{
			ccr |= QUADSPI_CCR_ADMODE_0;
 8006f2c:	69fb      	ldr	r3, [r7, #28]
 8006f2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006f32:	61fb      	str	r3, [r7, #28]
			ccr |= ((cmd->addr_size - 1) & 0x3) << QUADSPI_CCR_ADSIZE_Pos;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	7a1b      	ldrb	r3, [r3, #8]
 8006f38:	3b01      	subs	r3, #1
 8006f3a:	031b      	lsls	r3, r3, #12
 8006f3c:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006f40:	69fa      	ldr	r2, [r7, #28]
 8006f42:	4313      	orrs	r3, r2
 8006f44:	61fb      	str	r3, [r7, #28]
			WRITE_REG(QUADSPI->CCR, ccr);
 8006f46:	4a22      	ldr	r2, [pc, #136]	; (8006fd0 <STRHAL_QSPI_Indirect_Read+0x18c>)
 8006f48:	69fb      	ldr	r3, [r7, #28]
 8006f4a:	6153      	str	r3, [r2, #20]
			WRITE_REG(QUADSPI->AR, cmd->addr);
 8006f4c:	4a20      	ldr	r2, [pc, #128]	; (8006fd0 <STRHAL_QSPI_Indirect_Read+0x18c>)
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	685b      	ldr	r3, [r3, #4]
 8006f52:	6193      	str	r3, [r2, #24]
 8006f54:	e002      	b.n	8006f5c <STRHAL_QSPI_Indirect_Read+0x118>
		}
		else
		{
			WRITE_REG(QUADSPI->CCR, ccr);
 8006f56:	4a1e      	ldr	r2, [pc, #120]	; (8006fd0 <STRHAL_QSPI_Indirect_Read+0x18c>)
 8006f58:	69fb      	ldr	r3, [r7, #28]
 8006f5a:	6153      	str	r3, [r2, #20]
		}
	}

	if (_wait_for_status(QUADSPI_SR_BUSY, tot) < 0)
 8006f5c:	887b      	ldrh	r3, [r7, #2]
 8006f5e:	4619      	mov	r1, r3
 8006f60:	2020      	movs	r0, #32
 8006f62:	f000 f837 	bl	8006fd4 <_wait_for_status>
 8006f66:	4603      	mov	r3, r0
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	da01      	bge.n	8006f70 <STRHAL_QSPI_Indirect_Read+0x12c>
		return 0;
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	e029      	b.n	8006fc4 <STRHAL_QSPI_Indirect_Read+0x180>

	uint32_t i;
	for (i = 0; i < n; ++i)
 8006f70:	2300      	movs	r3, #0
 8006f72:	61bb      	str	r3, [r7, #24]
 8006f74:	e016      	b.n	8006fa4 <STRHAL_QSPI_Indirect_Read+0x160>
	{
		if (_wait_for_status(QUADSPI_SR_FTF | QUADSPI_SR_TCF, tot) < 0)
 8006f76:	887b      	ldrh	r3, [r7, #2]
 8006f78:	4619      	mov	r1, r3
 8006f7a:	2006      	movs	r0, #6
 8006f7c:	f000 f82a 	bl	8006fd4 <_wait_for_status>
 8006f80:	4603      	mov	r3, r0
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	da04      	bge.n	8006f90 <STRHAL_QSPI_Indirect_Read+0x14c>
		{
			_clear_status(QUADSPI_SR_TCF);
 8006f86:	2002      	movs	r0, #2
 8006f88:	f000 f878 	bl	800707c <_clear_status>
			return i;
 8006f8c:	69bb      	ldr	r3, [r7, #24]
 8006f8e:	e019      	b.n	8006fc4 <STRHAL_QSPI_Indirect_Read+0x180>
		}
		data[i] = *((__IO uint8_t*) data_reg);
 8006f90:	68ba      	ldr	r2, [r7, #8]
 8006f92:	69bb      	ldr	r3, [r7, #24]
 8006f94:	4413      	add	r3, r2
 8006f96:	697a      	ldr	r2, [r7, #20]
 8006f98:	7812      	ldrb	r2, [r2, #0]
 8006f9a:	b2d2      	uxtb	r2, r2
 8006f9c:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < n; ++i)
 8006f9e:	69bb      	ldr	r3, [r7, #24]
 8006fa0:	3301      	adds	r3, #1
 8006fa2:	61bb      	str	r3, [r7, #24]
 8006fa4:	69ba      	ldr	r2, [r7, #24]
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	429a      	cmp	r2, r3
 8006faa:	d3e4      	bcc.n	8006f76 <STRHAL_QSPI_Indirect_Read+0x132>
	}

	if (_wait_for_status(QUADSPI_SR_TCF, tot) == 0)
 8006fac:	887b      	ldrh	r3, [r7, #2]
 8006fae:	4619      	mov	r1, r3
 8006fb0:	2002      	movs	r0, #2
 8006fb2:	f000 f80f 	bl	8006fd4 <_wait_for_status>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d102      	bne.n	8006fc2 <STRHAL_QSPI_Indirect_Read+0x17e>
	{
		_clear_status(QUADSPI_SR_TCF);
 8006fbc:	2002      	movs	r0, #2
 8006fbe:	f000 f85d 	bl	800707c <_clear_status>
	}
	return i;
 8006fc2:	69bb      	ldr	r3, [r7, #24]
}
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	3720      	adds	r7, #32
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}
 8006fcc:	a0001020 	.word	0xa0001020
 8006fd0:	a0001000 	.word	0xa0001000

08006fd4 <_wait_for_status>:

int _wait_for_status(uint32_t flag, uint16_t tot)
{
 8006fd4:	b5b0      	push	{r4, r5, r7, lr}
 8006fd6:	b084      	sub	sp, #16
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
 8006fdc:	460b      	mov	r3, r1
 8006fde:	807b      	strh	r3, [r7, #2]
	uint64_t start = STRHAL_Systick_GetTick();
 8006fe0:	f000 f91c 	bl	800721c <STRHAL_Systick_GetTick>
 8006fe4:	e9c7 0102 	strd	r0, r1, [r7, #8]

	while (!(QUADSPI->SR & flag))
 8006fe8:	e010      	b.n	800700c <_wait_for_status+0x38>
	{
		if (STRHAL_Systick_GetTick() - start > tot)
 8006fea:	f000 f917 	bl	800721c <STRHAL_Systick_GetTick>
 8006fee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006ff2:	1a84      	subs	r4, r0, r2
 8006ff4:	eb61 0503 	sbc.w	r5, r1, r3
 8006ff8:	887a      	ldrh	r2, [r7, #2]
 8006ffa:	f04f 0300 	mov.w	r3, #0
 8006ffe:	42ab      	cmp	r3, r5
 8007000:	bf08      	it	eq
 8007002:	42a2      	cmpeq	r2, r4
 8007004:	d202      	bcs.n	800700c <_wait_for_status+0x38>
			return -1;
 8007006:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800700a:	e006      	b.n	800701a <_wait_for_status+0x46>
	while (!(QUADSPI->SR & flag))
 800700c:	4b05      	ldr	r3, [pc, #20]	; (8007024 <_wait_for_status+0x50>)
 800700e:	689a      	ldr	r2, [r3, #8]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	4013      	ands	r3, r2
 8007014:	2b00      	cmp	r3, #0
 8007016:	d0e8      	beq.n	8006fea <_wait_for_status+0x16>
	}
	return 0;
 8007018:	2300      	movs	r3, #0
}
 800701a:	4618      	mov	r0, r3
 800701c:	3710      	adds	r7, #16
 800701e:	46bd      	mov	sp, r7
 8007020:	bdb0      	pop	{r4, r5, r7, pc}
 8007022:	bf00      	nop
 8007024:	a0001000 	.word	0xa0001000

08007028 <_wait_for_status_clear>:

int _wait_for_status_clear(uint32_t flag, uint16_t tot)
{
 8007028:	b5b0      	push	{r4, r5, r7, lr}
 800702a:	b084      	sub	sp, #16
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
 8007030:	460b      	mov	r3, r1
 8007032:	807b      	strh	r3, [r7, #2]
	uint64_t start = STRHAL_Systick_GetTick();
 8007034:	f000 f8f2 	bl	800721c <STRHAL_Systick_GetTick>
 8007038:	e9c7 0102 	strd	r0, r1, [r7, #8]

	while (QUADSPI->SR & flag)
 800703c:	e010      	b.n	8007060 <_wait_for_status_clear+0x38>
	{
		if (STRHAL_Systick_GetTick() - start > tot)
 800703e:	f000 f8ed 	bl	800721c <STRHAL_Systick_GetTick>
 8007042:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007046:	1a84      	subs	r4, r0, r2
 8007048:	eb61 0503 	sbc.w	r5, r1, r3
 800704c:	887a      	ldrh	r2, [r7, #2]
 800704e:	f04f 0300 	mov.w	r3, #0
 8007052:	42ab      	cmp	r3, r5
 8007054:	bf08      	it	eq
 8007056:	42a2      	cmpeq	r2, r4
 8007058:	d202      	bcs.n	8007060 <_wait_for_status_clear+0x38>
			return -1;
 800705a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800705e:	e006      	b.n	800706e <_wait_for_status_clear+0x46>
	while (QUADSPI->SR & flag)
 8007060:	4b05      	ldr	r3, [pc, #20]	; (8007078 <_wait_for_status_clear+0x50>)
 8007062:	689a      	ldr	r2, [r3, #8]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	4013      	ands	r3, r2
 8007068:	2b00      	cmp	r3, #0
 800706a:	d1e8      	bne.n	800703e <_wait_for_status_clear+0x16>
	}
	return 0;
 800706c:	2300      	movs	r3, #0
}
 800706e:	4618      	mov	r0, r3
 8007070:	3710      	adds	r7, #16
 8007072:	46bd      	mov	sp, r7
 8007074:	bdb0      	pop	{r4, r5, r7, pc}
 8007076:	bf00      	nop
 8007078:	a0001000 	.word	0xa0001000

0800707c <_clear_status>:

void _clear_status(uint32_t flags)
{
 800707c:	b480      	push	{r7}
 800707e:	b083      	sub	sp, #12
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
	QUADSPI->FCR |= (flags);
 8007084:	4b05      	ldr	r3, [pc, #20]	; (800709c <_clear_status+0x20>)
 8007086:	68da      	ldr	r2, [r3, #12]
 8007088:	4904      	ldr	r1, [pc, #16]	; (800709c <_clear_status+0x20>)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	4313      	orrs	r3, r2
 800708e:	60cb      	str	r3, [r1, #12]
}
 8007090:	bf00      	nop
 8007092:	370c      	adds	r7, #12
 8007094:	46bd      	mov	sp, r7
 8007096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709a:	4770      	bx	lr
 800709c:	a0001000 	.word	0xa0001000

080070a0 <LL_AHB2_GRP1_EnableClock>:
{
 80070a0:	b480      	push	{r7}
 80070a2:	b085      	sub	sp, #20
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80070a8:	4b08      	ldr	r3, [pc, #32]	; (80070cc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80070aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80070ac:	4907      	ldr	r1, [pc, #28]	; (80070cc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	4313      	orrs	r3, r2
 80070b2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80070b4:	4b05      	ldr	r3, [pc, #20]	; (80070cc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80070b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	4013      	ands	r3, r2
 80070bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80070be:	68fb      	ldr	r3, [r7, #12]
}
 80070c0:	bf00      	nop
 80070c2:	3714      	adds	r7, #20
 80070c4:	46bd      	mov	sp, r7
 80070c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ca:	4770      	bx	lr
 80070cc:	40021000 	.word	0x40021000

080070d0 <LL_APB1_GRP1_EnableClock>:
{
 80070d0:	b480      	push	{r7}
 80070d2:	b085      	sub	sp, #20
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80070d8:	4b08      	ldr	r3, [pc, #32]	; (80070fc <LL_APB1_GRP1_EnableClock+0x2c>)
 80070da:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80070dc:	4907      	ldr	r1, [pc, #28]	; (80070fc <LL_APB1_GRP1_EnableClock+0x2c>)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	4313      	orrs	r3, r2
 80070e2:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80070e4:	4b05      	ldr	r3, [pc, #20]	; (80070fc <LL_APB1_GRP1_EnableClock+0x2c>)
 80070e6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	4013      	ands	r3, r2
 80070ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80070ee:	68fb      	ldr	r3, [r7, #12]
}
 80070f0:	bf00      	nop
 80070f2:	3714      	adds	r7, #20
 80070f4:	46bd      	mov	sp, r7
 80070f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fa:	4770      	bx	lr
 80070fc:	40021000 	.word	0x40021000

08007100 <LL_APB2_GRP1_EnableClock>:
{
 8007100:	b480      	push	{r7}
 8007102:	b085      	sub	sp, #20
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8007108:	4b08      	ldr	r3, [pc, #32]	; (800712c <LL_APB2_GRP1_EnableClock+0x2c>)
 800710a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800710c:	4907      	ldr	r1, [pc, #28]	; (800712c <LL_APB2_GRP1_EnableClock+0x2c>)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	4313      	orrs	r3, r2
 8007112:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8007114:	4b05      	ldr	r3, [pc, #20]	; (800712c <LL_APB2_GRP1_EnableClock+0x2c>)
 8007116:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	4013      	ands	r3, r2
 800711c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800711e:	68fb      	ldr	r3, [r7, #12]
}
 8007120:	bf00      	nop
 8007122:	3714      	adds	r7, #20
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr
 800712c:	40021000 	.word	0x40021000

08007130 <LL_SPI_Disable>:
  * @rmtoll CR1          SPE           LL_SPI_Disable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Disable(SPI_TypeDef *SPIx)
{
 8007130:	b480      	push	{r7}
 8007132:	b083      	sub	sp, #12
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	601a      	str	r2, [r3, #0]
}
 8007144:	bf00      	nop
 8007146:	370c      	adds	r7, #12
 8007148:	46bd      	mov	sp, r7
 800714a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714e:	4770      	bx	lr

08007150 <STRHAL_SPI_Init>:
static inline int _wait_for_rxtxend(SPI_TypeDef *spix, uint16_t tot);
static inline int _wait_for_rxne(SPI_TypeDef *spix, uint16_t tot);
static inline int _rx_flush(SPI_TypeDef *spix, uint16_t tot);

void STRHAL_SPI_Init()
{
 8007150:	b580      	push	{r7, lr}
 8007152:	af00      	add	r7, sp, #0
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8007154:	2004      	movs	r0, #4
 8007156:	f7ff ffa3 	bl	80070a0 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 800715a:	2020      	movs	r0, #32
 800715c:	f7ff ffa0 	bl	80070a0 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8007160:	2001      	movs	r0, #1
 8007162:	f7ff ff9d 	bl	80070a0 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8007166:	2002      	movs	r0, #2
 8007168:	f7ff ff9a 	bl	80070a0 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 800716c:	2010      	movs	r0, #16
 800716e:	f7ff ff97 	bl	80070a0 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 8007172:	2008      	movs	r0, #8
 8007174:	f7ff ff94 	bl	80070a0 <LL_AHB2_GRP1_EnableClock>

	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8007178:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800717c:	f7ff ffc0 	bl	8007100 <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8007180:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007184:	f7ff ffa4 	bl	80070d0 <LL_APB1_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8007188:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800718c:	f7ff ffa0 	bl	80070d0 <LL_APB1_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI4);
 8007190:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007194:	f7ff ff9c 	bl	80070d0 <LL_APB1_GRP1_EnableClock>

	LL_SPI_DeInit(SPI1);
 8007198:	480c      	ldr	r0, [pc, #48]	; (80071cc <STRHAL_SPI_Init+0x7c>)
 800719a:	f7fc fc1b 	bl	80039d4 <LL_SPI_DeInit>
	LL_SPI_DeInit(SPI2);
 800719e:	480c      	ldr	r0, [pc, #48]	; (80071d0 <STRHAL_SPI_Init+0x80>)
 80071a0:	f7fc fc18 	bl	80039d4 <LL_SPI_DeInit>
	LL_SPI_DeInit(SPI3);
 80071a4:	480b      	ldr	r0, [pc, #44]	; (80071d4 <STRHAL_SPI_Init+0x84>)
 80071a6:	f7fc fc15 	bl	80039d4 <LL_SPI_DeInit>
	LL_SPI_DeInit(SPI4);
 80071aa:	480b      	ldr	r0, [pc, #44]	; (80071d8 <STRHAL_SPI_Init+0x88>)
 80071ac:	f7fc fc12 	bl	80039d4 <LL_SPI_DeInit>

	LL_SPI_Disable(SPI1);
 80071b0:	4806      	ldr	r0, [pc, #24]	; (80071cc <STRHAL_SPI_Init+0x7c>)
 80071b2:	f7ff ffbd 	bl	8007130 <LL_SPI_Disable>
	LL_SPI_Disable(SPI2);
 80071b6:	4806      	ldr	r0, [pc, #24]	; (80071d0 <STRHAL_SPI_Init+0x80>)
 80071b8:	f7ff ffba 	bl	8007130 <LL_SPI_Disable>
	LL_SPI_Disable(SPI3);
 80071bc:	4805      	ldr	r0, [pc, #20]	; (80071d4 <STRHAL_SPI_Init+0x84>)
 80071be:	f7ff ffb7 	bl	8007130 <LL_SPI_Disable>
	LL_SPI_Disable(SPI4);
 80071c2:	4805      	ldr	r0, [pc, #20]	; (80071d8 <STRHAL_SPI_Init+0x88>)
 80071c4:	f7ff ffb4 	bl	8007130 <LL_SPI_Disable>
}
 80071c8:	bf00      	nop
 80071ca:	bd80      	pop	{r7, pc}
 80071cc:	40013000 	.word	0x40013000
 80071d0:	40003800 	.word	0x40003800
 80071d4:	40003c00 	.word	0x40003c00
 80071d8:	40013c00 	.word	0x40013c00

080071dc <LL_SYSTICK_EnableIT>:
  * @brief  Enable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_EnableIT(void)
{
 80071dc:	b480      	push	{r7}
 80071de:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80071e0:	4b05      	ldr	r3, [pc, #20]	; (80071f8 <LL_SYSTICK_EnableIT+0x1c>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4a04      	ldr	r2, [pc, #16]	; (80071f8 <LL_SYSTICK_EnableIT+0x1c>)
 80071e6:	f043 0302 	orr.w	r3, r3, #2
 80071ea:	6013      	str	r3, [r2, #0]
}
 80071ec:	bf00      	nop
 80071ee:	46bd      	mov	sp, r7
 80071f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f4:	4770      	bx	lr
 80071f6:	bf00      	nop
 80071f8:	e000e010 	.word	0xe000e010

080071fc <STRHAL_SysTick_Init>:
#include <STRHAL_SysTick.h>

static volatile uint64_t systick_count = 0;

void STRHAL_SysTick_Init()
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	af00      	add	r7, sp, #0
	//LL_Init1msTick(SystemCoreClock);
	//1ms tick already in STRHAL.c sysclock init
	LL_SYSTICK_EnableIT();
 8007200:	f7ff ffec 	bl	80071dc <LL_SYSTICK_EnableIT>
	systick_count = 0;
 8007204:	4904      	ldr	r1, [pc, #16]	; (8007218 <STRHAL_SysTick_Init+0x1c>)
 8007206:	f04f 0200 	mov.w	r2, #0
 800720a:	f04f 0300 	mov.w	r3, #0
 800720e:	e9c1 2300 	strd	r2, r3, [r1]
}
 8007212:	bf00      	nop
 8007214:	bd80      	pop	{r7, pc}
 8007216:	bf00      	nop
 8007218:	20000b58 	.word	0x20000b58

0800721c <STRHAL_Systick_GetTick>:
	uint64_t end = systick_count + ticks;
	while (systick_count < end);
}

uint64_t STRHAL_Systick_GetTick()
{
 800721c:	b480      	push	{r7}
 800721e:	af00      	add	r7, sp, #0
	return systick_count;
 8007220:	4b04      	ldr	r3, [pc, #16]	; (8007234 <STRHAL_Systick_GetTick+0x18>)
 8007222:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 8007226:	4610      	mov	r0, r2
 8007228:	4619      	mov	r1, r3
 800722a:	46bd      	mov	sp, r7
 800722c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007230:	4770      	bx	lr
 8007232:	bf00      	nop
 8007234:	20000b58 	.word	0x20000b58

08007238 <SysTick_Handler>:

void SysTick_Handler()
{
 8007238:	b480      	push	{r7}
 800723a:	af00      	add	r7, sp, #0
	systick_count++;
 800723c:	4b06      	ldr	r3, [pc, #24]	; (8007258 <SysTick_Handler+0x20>)
 800723e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007242:	1c50      	adds	r0, r2, #1
 8007244:	f143 0100 	adc.w	r1, r3, #0
 8007248:	4b03      	ldr	r3, [pc, #12]	; (8007258 <SysTick_Handler+0x20>)
 800724a:	e9c3 0100 	strd	r0, r1, [r3]
}
 800724e:	bf00      	nop
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr
 8007258:	20000b58 	.word	0x20000b58

0800725c <__NVIC_GetPriorityGrouping>:
{
 800725c:	b480      	push	{r7}
 800725e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007260:	4b04      	ldr	r3, [pc, #16]	; (8007274 <__NVIC_GetPriorityGrouping+0x18>)
 8007262:	68db      	ldr	r3, [r3, #12]
 8007264:	0a1b      	lsrs	r3, r3, #8
 8007266:	f003 0307 	and.w	r3, r3, #7
}
 800726a:	4618      	mov	r0, r3
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr
 8007274:	e000ed00 	.word	0xe000ed00

08007278 <__NVIC_EnableIRQ>:
{
 8007278:	b480      	push	{r7}
 800727a:	b083      	sub	sp, #12
 800727c:	af00      	add	r7, sp, #0
 800727e:	4603      	mov	r3, r0
 8007280:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007286:	2b00      	cmp	r3, #0
 8007288:	db0b      	blt.n	80072a2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800728a:	79fb      	ldrb	r3, [r7, #7]
 800728c:	f003 021f 	and.w	r2, r3, #31
 8007290:	4907      	ldr	r1, [pc, #28]	; (80072b0 <__NVIC_EnableIRQ+0x38>)
 8007292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007296:	095b      	lsrs	r3, r3, #5
 8007298:	2001      	movs	r0, #1
 800729a:	fa00 f202 	lsl.w	r2, r0, r2
 800729e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80072a2:	bf00      	nop
 80072a4:	370c      	adds	r7, #12
 80072a6:	46bd      	mov	sp, r7
 80072a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ac:	4770      	bx	lr
 80072ae:	bf00      	nop
 80072b0:	e000e100 	.word	0xe000e100

080072b4 <__NVIC_SetPriority>:
{
 80072b4:	b480      	push	{r7}
 80072b6:	b083      	sub	sp, #12
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	4603      	mov	r3, r0
 80072bc:	6039      	str	r1, [r7, #0]
 80072be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80072c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	db0a      	blt.n	80072de <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	b2da      	uxtb	r2, r3
 80072cc:	490c      	ldr	r1, [pc, #48]	; (8007300 <__NVIC_SetPriority+0x4c>)
 80072ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072d2:	0112      	lsls	r2, r2, #4
 80072d4:	b2d2      	uxtb	r2, r2
 80072d6:	440b      	add	r3, r1
 80072d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80072dc:	e00a      	b.n	80072f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	b2da      	uxtb	r2, r3
 80072e2:	4908      	ldr	r1, [pc, #32]	; (8007304 <__NVIC_SetPriority+0x50>)
 80072e4:	79fb      	ldrb	r3, [r7, #7]
 80072e6:	f003 030f 	and.w	r3, r3, #15
 80072ea:	3b04      	subs	r3, #4
 80072ec:	0112      	lsls	r2, r2, #4
 80072ee:	b2d2      	uxtb	r2, r2
 80072f0:	440b      	add	r3, r1
 80072f2:	761a      	strb	r2, [r3, #24]
}
 80072f4:	bf00      	nop
 80072f6:	370c      	adds	r7, #12
 80072f8:	46bd      	mov	sp, r7
 80072fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fe:	4770      	bx	lr
 8007300:	e000e100 	.word	0xe000e100
 8007304:	e000ed00 	.word	0xe000ed00

08007308 <NVIC_EncodePriority>:
{
 8007308:	b480      	push	{r7}
 800730a:	b089      	sub	sp, #36	; 0x24
 800730c:	af00      	add	r7, sp, #0
 800730e:	60f8      	str	r0, [r7, #12]
 8007310:	60b9      	str	r1, [r7, #8]
 8007312:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	f003 0307 	and.w	r3, r3, #7
 800731a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800731c:	69fb      	ldr	r3, [r7, #28]
 800731e:	f1c3 0307 	rsb	r3, r3, #7
 8007322:	2b04      	cmp	r3, #4
 8007324:	bf28      	it	cs
 8007326:	2304      	movcs	r3, #4
 8007328:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800732a:	69fb      	ldr	r3, [r7, #28]
 800732c:	3304      	adds	r3, #4
 800732e:	2b06      	cmp	r3, #6
 8007330:	d902      	bls.n	8007338 <NVIC_EncodePriority+0x30>
 8007332:	69fb      	ldr	r3, [r7, #28]
 8007334:	3b03      	subs	r3, #3
 8007336:	e000      	b.n	800733a <NVIC_EncodePriority+0x32>
 8007338:	2300      	movs	r3, #0
 800733a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800733c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007340:	69bb      	ldr	r3, [r7, #24]
 8007342:	fa02 f303 	lsl.w	r3, r2, r3
 8007346:	43da      	mvns	r2, r3
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	401a      	ands	r2, r3
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007350:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	fa01 f303 	lsl.w	r3, r1, r3
 800735a:	43d9      	mvns	r1, r3
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007360:	4313      	orrs	r3, r2
}
 8007362:	4618      	mov	r0, r3
 8007364:	3724      	adds	r7, #36	; 0x24
 8007366:	46bd      	mov	sp, r7
 8007368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736c:	4770      	bx	lr
	...

08007370 <LL_AHB2_GRP1_EnableClock>:
{
 8007370:	b480      	push	{r7}
 8007372:	b085      	sub	sp, #20
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8007378:	4b08      	ldr	r3, [pc, #32]	; (800739c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800737a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800737c:	4907      	ldr	r1, [pc, #28]	; (800739c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	4313      	orrs	r3, r2
 8007382:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8007384:	4b05      	ldr	r3, [pc, #20]	; (800739c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007386:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	4013      	ands	r3, r2
 800738c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800738e:	68fb      	ldr	r3, [r7, #12]
}
 8007390:	bf00      	nop
 8007392:	3714      	adds	r7, #20
 8007394:	46bd      	mov	sp, r7
 8007396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739a:	4770      	bx	lr
 800739c:	40021000 	.word	0x40021000

080073a0 <LL_APB1_GRP1_EnableClock>:
{
 80073a0:	b480      	push	{r7}
 80073a2:	b085      	sub	sp, #20
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80073a8:	4b08      	ldr	r3, [pc, #32]	; (80073cc <LL_APB1_GRP1_EnableClock+0x2c>)
 80073aa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80073ac:	4907      	ldr	r1, [pc, #28]	; (80073cc <LL_APB1_GRP1_EnableClock+0x2c>)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	4313      	orrs	r3, r2
 80073b2:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80073b4:	4b05      	ldr	r3, [pc, #20]	; (80073cc <LL_APB1_GRP1_EnableClock+0x2c>)
 80073b6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	4013      	ands	r3, r2
 80073bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80073be:	68fb      	ldr	r3, [r7, #12]
}
 80073c0:	bf00      	nop
 80073c2:	3714      	adds	r7, #20
 80073c4:	46bd      	mov	sp, r7
 80073c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ca:	4770      	bx	lr
 80073cc:	40021000 	.word	0x40021000

080073d0 <LL_APB2_GRP1_EnableClock>:
{
 80073d0:	b480      	push	{r7}
 80073d2:	b085      	sub	sp, #20
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80073d8:	4b08      	ldr	r3, [pc, #32]	; (80073fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80073da:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80073dc:	4907      	ldr	r1, [pc, #28]	; (80073fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	4313      	orrs	r3, r2
 80073e2:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80073e4:	4b05      	ldr	r3, [pc, #20]	; (80073fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80073e6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	4013      	ands	r3, r2
 80073ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80073ee:	68fb      	ldr	r3, [r7, #12]
}
 80073f0:	bf00      	nop
 80073f2:	3714      	adds	r7, #20
 80073f4:	46bd      	mov	sp, r7
 80073f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fa:	4770      	bx	lr
 80073fc:	40021000 	.word	0x40021000

08007400 <LL_TIM_EnableCounter>:
{
 8007400:	b480      	push	{r7}
 8007402:	b083      	sub	sp, #12
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f043 0201 	orr.w	r2, r3, #1
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	601a      	str	r2, [r3, #0]
}
 8007414:	bf00      	nop
 8007416:	370c      	adds	r7, #12
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr

08007420 <LL_TIM_IsEnabledCounter>:
{
 8007420:	b480      	push	{r7}
 8007422:	b083      	sub	sp, #12
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->CR1, TIM_CR1_CEN) == (TIM_CR1_CEN)) ? 1UL : 0UL);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f003 0301 	and.w	r3, r3, #1
 8007430:	2b01      	cmp	r3, #1
 8007432:	d101      	bne.n	8007438 <LL_TIM_IsEnabledCounter+0x18>
 8007434:	2301      	movs	r3, #1
 8007436:	e000      	b.n	800743a <LL_TIM_IsEnabledCounter+0x1a>
 8007438:	2300      	movs	r3, #0
}
 800743a:	4618      	mov	r0, r3
 800743c:	370c      	adds	r7, #12
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr

08007446 <LL_TIM_EnableARRPreload>:
{
 8007446:	b480      	push	{r7}
 8007448:	b083      	sub	sp, #12
 800744a:	af00      	add	r7, sp, #0
 800744c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	601a      	str	r2, [r3, #0]
}
 800745a:	bf00      	nop
 800745c:	370c      	adds	r7, #12
 800745e:	46bd      	mov	sp, r7
 8007460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007464:	4770      	bx	lr

08007466 <LL_TIM_CC_EnableChannel>:
{
 8007466:	b480      	push	{r7}
 8007468:	b083      	sub	sp, #12
 800746a:	af00      	add	r7, sp, #0
 800746c:	6078      	str	r0, [r7, #4]
 800746e:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6a1a      	ldr	r2, [r3, #32]
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	431a      	orrs	r2, r3
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	621a      	str	r2, [r3, #32]
}
 800747c:	bf00      	nop
 800747e:	370c      	adds	r7, #12
 8007480:	46bd      	mov	sp, r7
 8007482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007486:	4770      	bx	lr

08007488 <LL_TIM_CC_DisableChannel>:
{
 8007488:	b480      	push	{r7}
 800748a:	b083      	sub	sp, #12
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
 8007490:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6a1a      	ldr	r2, [r3, #32]
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	43db      	mvns	r3, r3
 800749a:	401a      	ands	r2, r3
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	621a      	str	r2, [r3, #32]
}
 80074a0:	bf00      	nop
 80074a2:	370c      	adds	r7, #12
 80074a4:	46bd      	mov	sp, r7
 80074a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074aa:	4770      	bx	lr

080074ac <LL_TIM_OC_DisableFast>:
{
 80074ac:	b480      	push	{r7}
 80074ae:	b085      	sub	sp, #20
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
 80074b4:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d02e      	beq.n	800751a <LL_TIM_OC_DisableFast+0x6e>
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	2b04      	cmp	r3, #4
 80074c0:	d029      	beq.n	8007516 <LL_TIM_OC_DisableFast+0x6a>
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	2b10      	cmp	r3, #16
 80074c6:	d024      	beq.n	8007512 <LL_TIM_OC_DisableFast+0x66>
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	2b40      	cmp	r3, #64	; 0x40
 80074cc:	d01f      	beq.n	800750e <LL_TIM_OC_DisableFast+0x62>
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074d4:	d019      	beq.n	800750a <LL_TIM_OC_DisableFast+0x5e>
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074dc:	d013      	beq.n	8007506 <LL_TIM_OC_DisableFast+0x5a>
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074e4:	d00d      	beq.n	8007502 <LL_TIM_OC_DisableFast+0x56>
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80074ec:	d007      	beq.n	80074fe <LL_TIM_OC_DisableFast+0x52>
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074f4:	d101      	bne.n	80074fa <LL_TIM_OC_DisableFast+0x4e>
 80074f6:	2308      	movs	r3, #8
 80074f8:	e010      	b.n	800751c <LL_TIM_OC_DisableFast+0x70>
 80074fa:	2309      	movs	r3, #9
 80074fc:	e00e      	b.n	800751c <LL_TIM_OC_DisableFast+0x70>
 80074fe:	2307      	movs	r3, #7
 8007500:	e00c      	b.n	800751c <LL_TIM_OC_DisableFast+0x70>
 8007502:	2306      	movs	r3, #6
 8007504:	e00a      	b.n	800751c <LL_TIM_OC_DisableFast+0x70>
 8007506:	2305      	movs	r3, #5
 8007508:	e008      	b.n	800751c <LL_TIM_OC_DisableFast+0x70>
 800750a:	2304      	movs	r3, #4
 800750c:	e006      	b.n	800751c <LL_TIM_OC_DisableFast+0x70>
 800750e:	2303      	movs	r3, #3
 8007510:	e004      	b.n	800751c <LL_TIM_OC_DisableFast+0x70>
 8007512:	2302      	movs	r3, #2
 8007514:	e002      	b.n	800751c <LL_TIM_OC_DisableFast+0x70>
 8007516:	2301      	movs	r3, #1
 8007518:	e000      	b.n	800751c <LL_TIM_OC_DisableFast+0x70>
 800751a:	2300      	movs	r3, #0
 800751c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	3318      	adds	r3, #24
 8007522:	4619      	mov	r1, r3
 8007524:	7bfb      	ldrb	r3, [r7, #15]
 8007526:	4a0b      	ldr	r2, [pc, #44]	; (8007554 <LL_TIM_OC_DisableFast+0xa8>)
 8007528:	5cd3      	ldrb	r3, [r2, r3]
 800752a:	440b      	add	r3, r1
 800752c:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	681a      	ldr	r2, [r3, #0]
 8007532:	7bfb      	ldrb	r3, [r7, #15]
 8007534:	4908      	ldr	r1, [pc, #32]	; (8007558 <LL_TIM_OC_DisableFast+0xac>)
 8007536:	5ccb      	ldrb	r3, [r1, r3]
 8007538:	4619      	mov	r1, r3
 800753a:	2304      	movs	r3, #4
 800753c:	408b      	lsls	r3, r1
 800753e:	43db      	mvns	r3, r3
 8007540:	401a      	ands	r2, r3
 8007542:	68bb      	ldr	r3, [r7, #8]
 8007544:	601a      	str	r2, [r3, #0]
}
 8007546:	bf00      	nop
 8007548:	3714      	adds	r7, #20
 800754a:	46bd      	mov	sp, r7
 800754c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007550:	4770      	bx	lr
 8007552:	bf00      	nop
 8007554:	080097f4 	.word	0x080097f4
 8007558:	08009800 	.word	0x08009800

0800755c <LL_TIM_OC_EnablePreload>:
{
 800755c:	b480      	push	{r7}
 800755e:	b085      	sub	sp, #20
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
 8007564:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	2b01      	cmp	r3, #1
 800756a:	d02e      	beq.n	80075ca <LL_TIM_OC_EnablePreload+0x6e>
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	2b04      	cmp	r3, #4
 8007570:	d029      	beq.n	80075c6 <LL_TIM_OC_EnablePreload+0x6a>
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	2b10      	cmp	r3, #16
 8007576:	d024      	beq.n	80075c2 <LL_TIM_OC_EnablePreload+0x66>
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	2b40      	cmp	r3, #64	; 0x40
 800757c:	d01f      	beq.n	80075be <LL_TIM_OC_EnablePreload+0x62>
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007584:	d019      	beq.n	80075ba <LL_TIM_OC_EnablePreload+0x5e>
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800758c:	d013      	beq.n	80075b6 <LL_TIM_OC_EnablePreload+0x5a>
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007594:	d00d      	beq.n	80075b2 <LL_TIM_OC_EnablePreload+0x56>
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800759c:	d007      	beq.n	80075ae <LL_TIM_OC_EnablePreload+0x52>
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075a4:	d101      	bne.n	80075aa <LL_TIM_OC_EnablePreload+0x4e>
 80075a6:	2308      	movs	r3, #8
 80075a8:	e010      	b.n	80075cc <LL_TIM_OC_EnablePreload+0x70>
 80075aa:	2309      	movs	r3, #9
 80075ac:	e00e      	b.n	80075cc <LL_TIM_OC_EnablePreload+0x70>
 80075ae:	2307      	movs	r3, #7
 80075b0:	e00c      	b.n	80075cc <LL_TIM_OC_EnablePreload+0x70>
 80075b2:	2306      	movs	r3, #6
 80075b4:	e00a      	b.n	80075cc <LL_TIM_OC_EnablePreload+0x70>
 80075b6:	2305      	movs	r3, #5
 80075b8:	e008      	b.n	80075cc <LL_TIM_OC_EnablePreload+0x70>
 80075ba:	2304      	movs	r3, #4
 80075bc:	e006      	b.n	80075cc <LL_TIM_OC_EnablePreload+0x70>
 80075be:	2303      	movs	r3, #3
 80075c0:	e004      	b.n	80075cc <LL_TIM_OC_EnablePreload+0x70>
 80075c2:	2302      	movs	r3, #2
 80075c4:	e002      	b.n	80075cc <LL_TIM_OC_EnablePreload+0x70>
 80075c6:	2301      	movs	r3, #1
 80075c8:	e000      	b.n	80075cc <LL_TIM_OC_EnablePreload+0x70>
 80075ca:	2300      	movs	r3, #0
 80075cc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	3318      	adds	r3, #24
 80075d2:	4619      	mov	r1, r3
 80075d4:	7bfb      	ldrb	r3, [r7, #15]
 80075d6:	4a0a      	ldr	r2, [pc, #40]	; (8007600 <LL_TIM_OC_EnablePreload+0xa4>)
 80075d8:	5cd3      	ldrb	r3, [r2, r3]
 80075da:	440b      	add	r3, r1
 80075dc:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	681a      	ldr	r2, [r3, #0]
 80075e2:	7bfb      	ldrb	r3, [r7, #15]
 80075e4:	4907      	ldr	r1, [pc, #28]	; (8007604 <LL_TIM_OC_EnablePreload+0xa8>)
 80075e6:	5ccb      	ldrb	r3, [r1, r3]
 80075e8:	4619      	mov	r1, r3
 80075ea:	2308      	movs	r3, #8
 80075ec:	408b      	lsls	r3, r1
 80075ee:	431a      	orrs	r2, r3
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	601a      	str	r2, [r3, #0]
}
 80075f4:	bf00      	nop
 80075f6:	3714      	adds	r7, #20
 80075f8:	46bd      	mov	sp, r7
 80075fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fe:	4770      	bx	lr
 8007600:	080097f4 	.word	0x080097f4
 8007604:	08009800 	.word	0x08009800

08007608 <LL_TIM_DisableMasterSlaveMode>:
{
 8007608:	b480      	push	{r7}
 800760a:	b083      	sub	sp, #12
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	689b      	ldr	r3, [r3, #8]
 8007614:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	609a      	str	r2, [r3, #8]
}
 800761c:	bf00      	nop
 800761e:	370c      	adds	r7, #12
 8007620:	46bd      	mov	sp, r7
 8007622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007626:	4770      	bx	lr

08007628 <LL_TIM_EnableAutomaticOutput>:
{
 8007628:	b480      	push	{r7}
 800762a:	b083      	sub	sp, #12
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_AOE);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007634:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	645a      	str	r2, [r3, #68]	; 0x44
}
 800763c:	bf00      	nop
 800763e:	370c      	adds	r7, #12
 8007640:	46bd      	mov	sp, r7
 8007642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007646:	4770      	bx	lr

08007648 <LL_TIM_ClearFlag_UPDATE>:
{
 8007648:	b480      	push	{r7}
 800764a:	b083      	sub	sp, #12
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f06f 0201 	mvn.w	r2, #1
 8007656:	611a      	str	r2, [r3, #16]
}
 8007658:	bf00      	nop
 800765a:	370c      	adds	r7, #12
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr

08007664 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8007664:	b480      	push	{r7}
 8007666:	b083      	sub	sp, #12
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	691b      	ldr	r3, [r3, #16]
 8007670:	f003 0301 	and.w	r3, r3, #1
 8007674:	2b01      	cmp	r3, #1
 8007676:	d101      	bne.n	800767c <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8007678:	2301      	movs	r3, #1
 800767a:	e000      	b.n	800767e <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 800767c:	2300      	movs	r3, #0
}
 800767e:	4618      	mov	r0, r3
 8007680:	370c      	adds	r7, #12
 8007682:	46bd      	mov	sp, r7
 8007684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007688:	4770      	bx	lr

0800768a <LL_TIM_EnableIT_UPDATE>:
{
 800768a:	b480      	push	{r7}
 800768c:	b083      	sub	sp, #12
 800768e:	af00      	add	r7, sp, #0
 8007690:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	68db      	ldr	r3, [r3, #12]
 8007696:	f043 0201 	orr.w	r2, r3, #1
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	60da      	str	r2, [r3, #12]
}
 800769e:	bf00      	nop
 80076a0:	370c      	adds	r7, #12
 80076a2:	46bd      	mov	sp, r7
 80076a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a8:	4770      	bx	lr

080076aa <STRHAL_TIM_Init>:
 [STRHAL_TIM_TIM8_CH4N_PC13] = { .tim = &_tims[STRHAL_TIM_TIM8], .port = GPIOC, .pin = LL_GPIO_PIN_13, .afn = LL_GPIO_AF_4,  .n = LL_TIM_CHANNEL_CH4N, .ccr = &TIM8->CCR4, },
 [STRHAL_TIM_TIM8_CH4N_PD0]  = { .tim = &_tims[STRHAL_TIM_TIM8], .port = GPIOC, .pin = LL_GPIO_PIN_0,  .afn = LL_GPIO_AF_6,  .n = LL_TIM_CHANNEL_CH4N, .ccr = &TIM8->CCR4, },
 [STRHAL_TIM_TIM8_CH4_PD1]   = { .tim = &_tims[STRHAL_TIM_TIM8], .port = GPIOC, .pin = LL_GPIO_PIN_1,  .afn = LL_GPIO_AF_4,  .n = LL_TIM_CHANNEL_CH4,  .ccr = &TIM8->CCR4, }, };

void STRHAL_TIM_Init()
{
 80076aa:	b580      	push	{r7, lr}
 80076ac:	af00      	add	r7, sp, #0
	/* GPIO Ports Clock Enable */
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80076ae:	2001      	movs	r0, #1
 80076b0:	f7ff fe5e 	bl	8007370 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80076b4:	2002      	movs	r0, #2
 80076b6:	f7ff fe5b 	bl	8007370 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80076ba:	2004      	movs	r0, #4
 80076bc:	f7ff fe58 	bl	8007370 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 80076c0:	2008      	movs	r0, #8
 80076c2:	f7ff fe55 	bl	8007370 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 80076c6:	2010      	movs	r0, #16
 80076c8:	f7ff fe52 	bl	8007370 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 80076cc:	2020      	movs	r0, #32
 80076ce:	f7ff fe4f 	bl	8007370 <LL_AHB2_GRP1_EnableClock>

	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 80076d2:	2001      	movs	r0, #1
 80076d4:	f7ff fe64 	bl	80073a0 <LL_APB1_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 80076d8:	2002      	movs	r0, #2
 80076da:	f7ff fe61 	bl	80073a0 <LL_APB1_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 80076de:	2004      	movs	r0, #4
 80076e0:	f7ff fe5e 	bl	80073a0 <LL_APB1_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 80076e4:	2010      	movs	r0, #16
 80076e6:	f7ff fe5b 	bl	80073a0 <LL_APB1_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM7);
 80076ea:	2020      	movs	r0, #32
 80076ec:	f7ff fe58 	bl	80073a0 <LL_APB1_GRP1_EnableClock>

	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 80076f0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80076f4:	f7ff fe6c 	bl	80073d0 <LL_APB2_GRP1_EnableClock>
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM8);
 80076f8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80076fc:	f7ff fe68 	bl	80073d0 <LL_APB2_GRP1_EnableClock>

	NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8007700:	2036      	movs	r0, #54	; 0x36
 8007702:	f7ff fdb9 	bl	8007278 <__NVIC_EnableIRQ>
	NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8007706:	2037      	movs	r0, #55	; 0x37
 8007708:	f7ff fdb6 	bl	8007278 <__NVIC_EnableIRQ>
	NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 3));
 800770c:	f7ff fda6 	bl	800725c <__NVIC_GetPriorityGrouping>
 8007710:	4603      	mov	r3, r0
 8007712:	2203      	movs	r2, #3
 8007714:	2101      	movs	r1, #1
 8007716:	4618      	mov	r0, r3
 8007718:	f7ff fdf6 	bl	8007308 <NVIC_EncodePriority>
 800771c:	4603      	mov	r3, r0
 800771e:	4619      	mov	r1, r3
 8007720:	2036      	movs	r0, #54	; 0x36
 8007722:	f7ff fdc7 	bl	80072b4 <__NVIC_SetPriority>
	NVIC_SetPriority(TIM7_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 2)); //TODO check priorities
 8007726:	f7ff fd99 	bl	800725c <__NVIC_GetPriorityGrouping>
 800772a:	4603      	mov	r3, r0
 800772c:	2202      	movs	r2, #2
 800772e:	2101      	movs	r1, #1
 8007730:	4618      	mov	r0, r3
 8007732:	f7ff fde9 	bl	8007308 <NVIC_EncodePriority>
 8007736:	4603      	mov	r3, r0
 8007738:	4619      	mov	r1, r3
 800773a:	2037      	movs	r0, #55	; 0x37
 800773c:	f7ff fdba 	bl	80072b4 <__NVIC_SetPriority>
}
 8007740:	bf00      	nop
 8007742:	bd80      	pop	{r7, pc}

08007744 <STRHAL_TIM_PWM_Init>:

int32_t STRHAL_TIM_PWM_Init(STRHAL_TIM_TimerId_t id, uint16_t psc, uint16_t res)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b08a      	sub	sp, #40	; 0x28
 8007748:	af00      	add	r7, sp, #0
 800774a:	4603      	mov	r3, r0
 800774c:	71fb      	strb	r3, [r7, #7]
 800774e:	460b      	mov	r3, r1
 8007750:	80bb      	strh	r3, [r7, #4]
 8007752:	4613      	mov	r3, r2
 8007754:	807b      	strh	r3, [r7, #2]
	if (id > STRHAL_TIM_N_TIM || id < 0)
 8007756:	79fb      	ldrb	r3, [r7, #7]
 8007758:	2b05      	cmp	r3, #5
 800775a:	d902      	bls.n	8007762 <STRHAL_TIM_PWM_Init+0x1e>
		return -1;
 800775c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007760:	e06e      	b.n	8007840 <STRHAL_TIM_PWM_Init+0xfc>

	STRHAL_TIM_Timer_t *tim = &_tims[id];
 8007762:	79fb      	ldrb	r3, [r7, #7]
 8007764:	00db      	lsls	r3, r3, #3
 8007766:	4a38      	ldr	r2, [pc, #224]	; (8007848 <STRHAL_TIM_PWM_Init+0x104>)
 8007768:	4413      	add	r3, r2
 800776a:	627b      	str	r3, [r7, #36]	; 0x24
	if (tim->utype == STRHAL_TIM_USAGE_PWM)
 800776c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800776e:	79db      	ldrb	r3, [r3, #7]
 8007770:	2b02      	cmp	r3, #2
 8007772:	d101      	bne.n	8007778 <STRHAL_TIM_PWM_Init+0x34>
		return 0; //TODO: return actual hardware Frequency
 8007774:	2300      	movs	r3, #0
 8007776:	e063      	b.n	8007840 <STRHAL_TIM_PWM_Init+0xfc>

	if (tim->utype != STRHAL_TIM_USAGE_000)
 8007778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800777a:	79db      	ldrb	r3, [r3, #7]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d002      	beq.n	8007786 <STRHAL_TIM_PWM_Init+0x42>
		return -1;
 8007780:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007784:	e05c      	b.n	8007840 <STRHAL_TIM_PWM_Init+0xfc>

	LL_TIM_InitTypeDef TIM_InitStruct =
 8007786:	f107 030c 	add.w	r3, r7, #12
 800778a:	2200      	movs	r2, #0
 800778c:	601a      	str	r2, [r3, #0]
 800778e:	605a      	str	r2, [r3, #4]
 8007790:	609a      	str	r2, [r3, #8]
 8007792:	60da      	str	r2, [r3, #12]
 8007794:	611a      	str	r2, [r3, #16]
	{ 0 };
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8007796:	2300      	movs	r3, #0
 8007798:	61bb      	str	r3, [r7, #24]
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERDIRECTION_UP;
 800779a:	2300      	movs	r3, #0
 800779c:	613b      	str	r3, [r7, #16]
	TIM_InitStruct.Autoreload = res - 1;
 800779e:	887b      	ldrh	r3, [r7, #2]
 80077a0:	3b01      	subs	r3, #1
 80077a2:	617b      	str	r3, [r7, #20]
	TIM_InitStruct.Prescaler = psc > 0 ? psc - 1 : psc;
 80077a4:	88bb      	ldrh	r3, [r7, #4]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d003      	beq.n	80077b2 <STRHAL_TIM_PWM_Init+0x6e>
 80077aa:	88bb      	ldrh	r3, [r7, #4]
 80077ac:	3b01      	subs	r3, #1
 80077ae:	b29b      	uxth	r3, r3
 80077b0:	e000      	b.n	80077b4 <STRHAL_TIM_PWM_Init+0x70>
 80077b2:	88bb      	ldrh	r3, [r7, #4]
 80077b4:	81bb      	strh	r3, [r7, #12]
	LL_TIM_Init(tim->timx, &TIM_InitStruct);
 80077b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f107 020c 	add.w	r2, r7, #12
 80077be:	4611      	mov	r1, r2
 80077c0:	4618      	mov	r0, r3
 80077c2:	f7fc f9e3 	bl	8003b8c <LL_TIM_Init>

	LL_TIM_EnableARRPreload(tim->timx);
 80077c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4618      	mov	r0, r3
 80077cc:	f7ff fe3b 	bl	8007446 <LL_TIM_EnableARRPreload>
	if (IS_TIM_BREAK_INSTANCE(tim->timx))
 80077d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	4a1d      	ldr	r2, [pc, #116]	; (800784c <STRHAL_TIM_PWM_Init+0x108>)
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d018      	beq.n	800780c <STRHAL_TIM_PWM_Init+0xc8>
 80077da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	4a1c      	ldr	r2, [pc, #112]	; (8007850 <STRHAL_TIM_PWM_Init+0x10c>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d013      	beq.n	800780c <STRHAL_TIM_PWM_Init+0xc8>
 80077e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	4a1a      	ldr	r2, [pc, #104]	; (8007854 <STRHAL_TIM_PWM_Init+0x110>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d00e      	beq.n	800780c <STRHAL_TIM_PWM_Init+0xc8>
 80077ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	4a19      	ldr	r2, [pc, #100]	; (8007858 <STRHAL_TIM_PWM_Init+0x114>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d009      	beq.n	800780c <STRHAL_TIM_PWM_Init+0xc8>
 80077f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	4a17      	ldr	r2, [pc, #92]	; (800785c <STRHAL_TIM_PWM_Init+0x118>)
 80077fe:	4293      	cmp	r3, r2
 8007800:	d004      	beq.n	800780c <STRHAL_TIM_PWM_Init+0xc8>
 8007802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	4a16      	ldr	r2, [pc, #88]	; (8007860 <STRHAL_TIM_PWM_Init+0x11c>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d104      	bne.n	8007816 <STRHAL_TIM_PWM_Init+0xd2>
		LL_TIM_EnableAutomaticOutput(tim->timx);
 800780c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	4618      	mov	r0, r3
 8007812:	f7ff ff09 	bl	8007628 <LL_TIM_EnableAutomaticOutput>

	LL_TIM_DisableMasterSlaveMode(tim->timx);
 8007816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	4618      	mov	r0, r3
 800781c:	f7ff fef4 	bl	8007608 <LL_TIM_DisableMasterSlaveMode>

	tim->cfreq = 0;
 8007820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007822:	2200      	movs	r2, #0
 8007824:	809a      	strh	r2, [r3, #4]
	tim->utype = STRHAL_TIM_USAGE_PWM;
 8007826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007828:	2202      	movs	r2, #2
 800782a:	71da      	strb	r2, [r3, #7]

	uint16_t freq = SystemCoreClock / (res * psc);
 800782c:	4b0d      	ldr	r3, [pc, #52]	; (8007864 <STRHAL_TIM_PWM_Init+0x120>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	887a      	ldrh	r2, [r7, #2]
 8007832:	88b9      	ldrh	r1, [r7, #4]
 8007834:	fb01 f202 	mul.w	r2, r1, r2
 8007838:	fbb3 f3f2 	udiv	r3, r3, r2
 800783c:	847b      	strh	r3, [r7, #34]	; 0x22
	return freq;
 800783e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
}
 8007840:	4618      	mov	r0, r3
 8007842:	3728      	adds	r7, #40	; 0x28
 8007844:	46bd      	mov	sp, r7
 8007846:	bd80      	pop	{r7, pc}
 8007848:	2000004c 	.word	0x2000004c
 800784c:	40012c00 	.word	0x40012c00
 8007850:	40013400 	.word	0x40013400
 8007854:	40014000 	.word	0x40014000
 8007858:	40014400 	.word	0x40014400
 800785c:	40014800 	.word	0x40014800
 8007860:	40015000 	.word	0x40015000
 8007864:	20000000 	.word	0x20000000

08007868 <STRHAL_TIM_PWM_AddChannel>:

int STRHAL_TIM_PWM_AddChannel(STRHAL_TIM_PWM_Channel_t *pwmChannel, STRHAL_TIM_ChannelId_t channelId, STRHAL_TIM_PWM_ChannelType_t pwmType)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b092      	sub	sp, #72	; 0x48
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
 8007870:	460b      	mov	r3, r1
 8007872:	70fb      	strb	r3, [r7, #3]
 8007874:	4613      	mov	r3, r2
 8007876:	70bb      	strb	r3, [r7, #2]
	if (channelId > STRHAL_TIM_N_TIM_CHANNELS)
 8007878:	78fb      	ldrb	r3, [r7, #3]
 800787a:	2b5b      	cmp	r3, #91	; 0x5b
 800787c:	d902      	bls.n	8007884 <STRHAL_TIM_PWM_AddChannel+0x1c>
		return -1;
 800787e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007882:	e060      	b.n	8007946 <STRHAL_TIM_PWM_AddChannel+0xde>

	const STRHAL_TIM_Channel_t *ch = &_tim_channels[channelId];
 8007884:	78fa      	ldrb	r2, [r7, #3]
 8007886:	4613      	mov	r3, r2
 8007888:	005b      	lsls	r3, r3, #1
 800788a:	4413      	add	r3, r2
 800788c:	00db      	lsls	r3, r3, #3
 800788e:	4a30      	ldr	r2, [pc, #192]	; (8007950 <STRHAL_TIM_PWM_AddChannel+0xe8>)
 8007890:	4413      	add	r3, r2
 8007892:	647b      	str	r3, [r7, #68]	; 0x44
	if (pwmType == STRHAL_TIM_PWM_CHANNELTYPE_SO)
 8007894:	78bb      	ldrb	r3, [r7, #2]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d14e      	bne.n	8007938 <STRHAL_TIM_PWM_AddChannel+0xd0>
	{

		LL_GPIO_InitTypeDef GPIO_InitStruct =
 800789a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800789e:	2200      	movs	r2, #0
 80078a0:	601a      	str	r2, [r3, #0]
 80078a2:	605a      	str	r2, [r3, #4]
 80078a4:	609a      	str	r2, [r3, #8]
 80078a6:	60da      	str	r2, [r3, #12]
 80078a8:	611a      	str	r2, [r3, #16]
 80078aa:	615a      	str	r2, [r3, #20]
		{ 0 };
		GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80078ac:	2302      	movs	r3, #2
 80078ae:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = ch->afn;
 80078b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80078b2:	68db      	ldr	r3, [r3, #12]
 80078b4:	643b      	str	r3, [r7, #64]	; 0x40
		GPIO_InitStruct.Pin = ch->pin;
 80078b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80078b8:	689b      	ldr	r3, [r3, #8]
 80078ba:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80078bc:	2300      	movs	r3, #0
 80078be:	63bb      	str	r3, [r7, #56]	; 0x38
		GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80078c0:	2300      	movs	r3, #0
 80078c2:	63fb      	str	r3, [r7, #60]	; 0x3c
		GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80078c4:	2302      	movs	r3, #2
 80078c6:	637b      	str	r3, [r7, #52]	; 0x34
		LL_GPIO_Init(ch->port, &GPIO_InitStruct);
 80078c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80078d0:	4611      	mov	r1, r2
 80078d2:	4618      	mov	r0, r3
 80078d4:	f7fb fd15 	bl	8003302 <LL_GPIO_Init>

		LL_TIM_OC_InitTypeDef OC_InitStruct =
 80078d8:	f107 030c 	add.w	r3, r7, #12
 80078dc:	2220      	movs	r2, #32
 80078de:	2100      	movs	r1, #0
 80078e0:	4618      	mov	r0, r3
 80078e2:	f001 f9d5 	bl	8008c90 <memset>
		{ 0 };
		OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80078e6:	2360      	movs	r3, #96	; 0x60
 80078e8:	60fb      	str	r3, [r7, #12]
		OC_InitStruct.OCState = LL_TIM_OCSTATE_ENABLE;
 80078ea:	2301      	movs	r3, #1
 80078ec:	613b      	str	r3, [r7, #16]
		OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80078ee:	2300      	movs	r3, #0
 80078f0:	61fb      	str	r3, [r7, #28]
		OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_LOW;
 80078f2:	2302      	movs	r3, #2
 80078f4:	623b      	str	r3, [r7, #32]
		OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 80078f6:	2300      	movs	r3, #0
 80078f8:	627b      	str	r3, [r7, #36]	; 0x24
		OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_HIGH;
 80078fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80078fe:	62bb      	str	r3, [r7, #40]	; 0x28
		LL_TIM_OC_Init(ch->tim->timx, ch->n, &OC_InitStruct);
 8007900:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	6818      	ldr	r0, [r3, #0]
 8007906:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007908:	691b      	ldr	r3, [r3, #16]
 800790a:	f107 020c 	add.w	r2, r7, #12
 800790e:	4619      	mov	r1, r3
 8007910:	f7fc f9de 	bl	8003cd0 <LL_TIM_OC_Init>
		LL_TIM_OC_EnablePreload(ch->tim->timx, ch->n);
 8007914:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	681a      	ldr	r2, [r3, #0]
 800791a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800791c:	691b      	ldr	r3, [r3, #16]
 800791e:	4619      	mov	r1, r3
 8007920:	4610      	mov	r0, r2
 8007922:	f7ff fe1b 	bl	800755c <LL_TIM_OC_EnablePreload>
		LL_TIM_OC_DisableFast(ch->tim->timx, ch->n);
 8007926:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	681a      	ldr	r2, [r3, #0]
 800792c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800792e:	691b      	ldr	r3, [r3, #16]
 8007930:	4619      	mov	r1, r3
 8007932:	4610      	mov	r0, r2
 8007934:	f7ff fdba 	bl	80074ac <LL_TIM_OC_DisableFast>
	else if (pwmType == STRHAL_TIM_PWM_CHANNELTYPE_IN)
	{
		//LL_TIM_IC_InitTypeDef IC_InitStruct = {0};
	}

	pwmChannel->channelId = channelId;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	78fa      	ldrb	r2, [r7, #3]
 800793c:	701a      	strb	r2, [r3, #0]
	pwmChannel->type = pwmType;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	78ba      	ldrb	r2, [r7, #2]
 8007942:	705a      	strb	r2, [r3, #1]
	return 0;
 8007944:	2300      	movs	r3, #0
}
 8007946:	4618      	mov	r0, r3
 8007948:	3748      	adds	r7, #72	; 0x48
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}
 800794e:	bf00      	nop
 8007950:	0800980c 	.word	0x0800980c

08007954 <STRHAL_TIM_PWM_SetDuty>:
	LL_TIM_SetAutoReload(tim->timx, res - 1);
	return SystemCoreClock / (psc * res);
}

int32_t STRHAL_TIM_PWM_SetDuty(STRHAL_TIM_PWM_Channel_t *pwmChannel, uint16_t duty)
{
 8007954:	b480      	push	{r7}
 8007956:	b085      	sub	sp, #20
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
 800795c:	460b      	mov	r3, r1
 800795e:	807b      	strh	r3, [r7, #2]
	if (pwmChannel->channelId > STRHAL_TIM_N_TIM_CHANNELS)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	781b      	ldrb	r3, [r3, #0]
 8007964:	2b5b      	cmp	r3, #91	; 0x5b
 8007966:	d902      	bls.n	800796e <STRHAL_TIM_PWM_SetDuty+0x1a>
		return -1;
 8007968:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800796c:	e016      	b.n	800799c <STRHAL_TIM_PWM_SetDuty+0x48>

	const STRHAL_TIM_Channel_t *ch = &_tim_channels[pwmChannel->channelId];
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	781b      	ldrb	r3, [r3, #0]
 8007972:	461a      	mov	r2, r3
 8007974:	4613      	mov	r3, r2
 8007976:	005b      	lsls	r3, r3, #1
 8007978:	4413      	add	r3, r2
 800797a:	00db      	lsls	r3, r3, #3
 800797c:	4a0a      	ldr	r2, [pc, #40]	; (80079a8 <STRHAL_TIM_PWM_SetDuty+0x54>)
 800797e:	4413      	add	r3, r2
 8007980:	60fb      	str	r3, [r7, #12]
	if (ch->tim->utype != STRHAL_TIM_USAGE_PWM)
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	79db      	ldrb	r3, [r3, #7]
 8007988:	2b02      	cmp	r3, #2
 800798a:	d002      	beq.n	8007992 <STRHAL_TIM_PWM_SetDuty+0x3e>
		return -1;
 800798c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007990:	e004      	b.n	800799c <STRHAL_TIM_PWM_SetDuty+0x48>

	*ch->ccr = duty;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	695b      	ldr	r3, [r3, #20]
 8007996:	887a      	ldrh	r2, [r7, #2]
 8007998:	601a      	str	r2, [r3, #0]
	return duty;
 800799a:	887b      	ldrh	r3, [r7, #2]
}
 800799c:	4618      	mov	r0, r3
 800799e:	3714      	adds	r7, #20
 80079a0:	46bd      	mov	sp, r7
 80079a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a6:	4770      	bx	lr
 80079a8:	0800980c 	.word	0x0800980c

080079ac <STRHAL_TIM_PWM_Enable>:

int STRHAL_TIM_PWM_Enable(STRHAL_TIM_PWM_Channel_t *pwmChannel, int enable)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b084      	sub	sp, #16
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
 80079b4:	6039      	str	r1, [r7, #0]
	if (pwmChannel->channelId > STRHAL_TIM_N_TIM_CHANNELS)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	781b      	ldrb	r3, [r3, #0]
 80079ba:	2b5b      	cmp	r3, #91	; 0x5b
 80079bc:	d902      	bls.n	80079c4 <STRHAL_TIM_PWM_Enable+0x18>
		return -1;
 80079be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80079c2:	e037      	b.n	8007a34 <STRHAL_TIM_PWM_Enable+0x88>

	const STRHAL_TIM_Channel_t *ch = &_tim_channels[pwmChannel->channelId];
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	781b      	ldrb	r3, [r3, #0]
 80079c8:	461a      	mov	r2, r3
 80079ca:	4613      	mov	r3, r2
 80079cc:	005b      	lsls	r3, r3, #1
 80079ce:	4413      	add	r3, r2
 80079d0:	00db      	lsls	r3, r3, #3
 80079d2:	4a1a      	ldr	r2, [pc, #104]	; (8007a3c <STRHAL_TIM_PWM_Enable+0x90>)
 80079d4:	4413      	add	r3, r2
 80079d6:	60fb      	str	r3, [r7, #12]
	if (ch->tim->utype != STRHAL_TIM_USAGE_PWM)
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	79db      	ldrb	r3, [r3, #7]
 80079de:	2b02      	cmp	r3, #2
 80079e0:	d002      	beq.n	80079e8 <STRHAL_TIM_PWM_Enable+0x3c>
		return -1;
 80079e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80079e6:	e025      	b.n	8007a34 <STRHAL_TIM_PWM_Enable+0x88>

	if (enable)
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d018      	beq.n	8007a20 <STRHAL_TIM_PWM_Enable+0x74>
	{
		LL_TIM_CC_EnableChannel(ch->tim->timx, ch->n);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	681a      	ldr	r2, [r3, #0]
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	691b      	ldr	r3, [r3, #16]
 80079f8:	4619      	mov	r1, r3
 80079fa:	4610      	mov	r0, r2
 80079fc:	f7ff fd33 	bl	8007466 <LL_TIM_CC_EnableChannel>
		if (!LL_TIM_IsEnabledCounter(ch->tim->timx))
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4618      	mov	r0, r3
 8007a08:	f7ff fd0a 	bl	8007420 <LL_TIM_IsEnabledCounter>
 8007a0c:	4603      	mov	r3, r0
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d10f      	bne.n	8007a32 <STRHAL_TIM_PWM_Enable+0x86>
			LL_TIM_EnableCounter(ch->tim->timx);
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	4618      	mov	r0, r3
 8007a1a:	f7ff fcf1 	bl	8007400 <LL_TIM_EnableCounter>
 8007a1e:	e008      	b.n	8007a32 <STRHAL_TIM_PWM_Enable+0x86>
	}
	else
	{
		LL_TIM_CC_DisableChannel(ch->tim->timx, ch->n);
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	681a      	ldr	r2, [r3, #0]
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	691b      	ldr	r3, [r3, #16]
 8007a2a:	4619      	mov	r1, r3
 8007a2c:	4610      	mov	r0, r2
 8007a2e:	f7ff fd2b 	bl	8007488 <LL_TIM_CC_DisableChannel>
	}

	return enable;
 8007a32:	683b      	ldr	r3, [r7, #0]
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	3710      	adds	r7, #16
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bd80      	pop	{r7, pc}
 8007a3c:	0800980c 	.word	0x0800980c

08007a40 <STRHAL_TIM_Heartbeat_Init>:

int32_t STRHAL_TIM_Heartbeat_Init(STRHAL_TIM_BasicTimerId_t id, uint16_t psc, uint16_t res)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b08a      	sub	sp, #40	; 0x28
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	4603      	mov	r3, r0
 8007a48:	71fb      	strb	r3, [r7, #7]
 8007a4a:	460b      	mov	r3, r1
 8007a4c:	80bb      	strh	r3, [r7, #4]
 8007a4e:	4613      	mov	r3, r2
 8007a50:	807b      	strh	r3, [r7, #2]
	if (id > STRHAL_TIM_N_BASICTIM || id < 0)
 8007a52:	79fb      	ldrb	r3, [r7, #7]
 8007a54:	2b02      	cmp	r3, #2
 8007a56:	d902      	bls.n	8007a5e <STRHAL_TIM_Heartbeat_Init+0x1e>
		return -1;
 8007a58:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007a5c:	e043      	b.n	8007ae6 <STRHAL_TIM_Heartbeat_Init+0xa6>

	STRHAL_TIM_BasicTimer_t *tim = &_basicTims[id];
 8007a5e:	79fa      	ldrb	r2, [r7, #7]
 8007a60:	4613      	mov	r3, r2
 8007a62:	005b      	lsls	r3, r3, #1
 8007a64:	4413      	add	r3, r2
 8007a66:	009b      	lsls	r3, r3, #2
 8007a68:	4a21      	ldr	r2, [pc, #132]	; (8007af0 <STRHAL_TIM_Heartbeat_Init+0xb0>)
 8007a6a:	4413      	add	r3, r2
 8007a6c:	627b      	str	r3, [r7, #36]	; 0x24
	if (tim->utype != STRHAL_TIM_USAGE_000)
 8007a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a70:	799b      	ldrb	r3, [r3, #6]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d002      	beq.n	8007a7c <STRHAL_TIM_Heartbeat_Init+0x3c>
		return -1;
 8007a76:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007a7a:	e034      	b.n	8007ae6 <STRHAL_TIM_Heartbeat_Init+0xa6>

	LL_TIM_InitTypeDef TIM_InitStruct =
 8007a7c:	f107 030c 	add.w	r3, r7, #12
 8007a80:	2200      	movs	r2, #0
 8007a82:	601a      	str	r2, [r3, #0]
 8007a84:	605a      	str	r2, [r3, #4]
 8007a86:	609a      	str	r2, [r3, #8]
 8007a88:	60da      	str	r2, [r3, #12]
 8007a8a:	611a      	str	r2, [r3, #16]
	{ 0 };
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	61bb      	str	r3, [r7, #24]
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERDIRECTION_UP;
 8007a90:	2300      	movs	r3, #0
 8007a92:	613b      	str	r3, [r7, #16]
	TIM_InitStruct.Autoreload = res - 1;
 8007a94:	887b      	ldrh	r3, [r7, #2]
 8007a96:	3b01      	subs	r3, #1
 8007a98:	617b      	str	r3, [r7, #20]
	TIM_InitStruct.Prescaler = psc > 0 ? psc - 1 : psc;
 8007a9a:	88bb      	ldrh	r3, [r7, #4]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d003      	beq.n	8007aa8 <STRHAL_TIM_Heartbeat_Init+0x68>
 8007aa0:	88bb      	ldrh	r3, [r7, #4]
 8007aa2:	3b01      	subs	r3, #1
 8007aa4:	b29b      	uxth	r3, r3
 8007aa6:	e000      	b.n	8007aaa <STRHAL_TIM_Heartbeat_Init+0x6a>
 8007aa8:	88bb      	ldrh	r3, [r7, #4]
 8007aaa:	81bb      	strh	r3, [r7, #12]
	LL_TIM_Init(tim->timx, &TIM_InitStruct);
 8007aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f107 020c 	add.w	r2, r7, #12
 8007ab4:	4611      	mov	r1, r2
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f7fc f868 	bl	8003b8c <LL_TIM_Init>

	LL_TIM_EnableARRPreload(tim->timx);
 8007abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	f7ff fcc0 	bl	8007446 <LL_TIM_EnableARRPreload>

	tim->cfreq = 0;
 8007ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ac8:	2200      	movs	r2, #0
 8007aca:	809a      	strh	r2, [r3, #4]
	tim->utype = STRHAL_TIM_USAGE_BRN;
 8007acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ace:	2203      	movs	r2, #3
 8007ad0:	719a      	strb	r2, [r3, #6]

	uint16_t freq = SystemCoreClock / (res * psc);
 8007ad2:	4b08      	ldr	r3, [pc, #32]	; (8007af4 <STRHAL_TIM_Heartbeat_Init+0xb4>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	887a      	ldrh	r2, [r7, #2]
 8007ad8:	88b9      	ldrh	r1, [r7, #4]
 8007ada:	fb01 f202 	mul.w	r2, r1, r2
 8007ade:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ae2:	847b      	strh	r3, [r7, #34]	; 0x22
	return freq;
 8007ae4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	3728      	adds	r7, #40	; 0x28
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}
 8007aee:	bf00      	nop
 8007af0:	20000034 	.word	0x20000034
 8007af4:	20000000 	.word	0x20000000

08007af8 <STRHAL_TIM_Heartbeat_Subscribe>:

int STRHAL_TIM_Heartbeat_Subscribe(STRHAL_TIM_BasicTimerId_t id, STRHAL_TIM_Burnable_t burn)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b085      	sub	sp, #20
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	4603      	mov	r3, r0
 8007b00:	6039      	str	r1, [r7, #0]
 8007b02:	71fb      	strb	r3, [r7, #7]
	if (id > STRHAL_TIM_N_BASICTIM || id < 0)
 8007b04:	79fb      	ldrb	r3, [r7, #7]
 8007b06:	2b02      	cmp	r3, #2
 8007b08:	d902      	bls.n	8007b10 <STRHAL_TIM_Heartbeat_Subscribe+0x18>
		return -1;
 8007b0a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007b0e:	e012      	b.n	8007b36 <STRHAL_TIM_Heartbeat_Subscribe+0x3e>

	STRHAL_TIM_BasicTimer_t *tim = &_basicTims[id];
 8007b10:	79fa      	ldrb	r2, [r7, #7]
 8007b12:	4613      	mov	r3, r2
 8007b14:	005b      	lsls	r3, r3, #1
 8007b16:	4413      	add	r3, r2
 8007b18:	009b      	lsls	r3, r3, #2
 8007b1a:	4a0a      	ldr	r2, [pc, #40]	; (8007b44 <STRHAL_TIM_Heartbeat_Subscribe+0x4c>)
 8007b1c:	4413      	add	r3, r2
 8007b1e:	60fb      	str	r3, [r7, #12]
	if (tim->utype != STRHAL_TIM_USAGE_BRN)
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	799b      	ldrb	r3, [r3, #6]
 8007b24:	2b03      	cmp	r3, #3
 8007b26:	d002      	beq.n	8007b2e <STRHAL_TIM_Heartbeat_Subscribe+0x36>
		return -1;
 8007b28:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007b2c:	e003      	b.n	8007b36 <STRHAL_TIM_Heartbeat_Subscribe+0x3e>

	tim->burnie = burn;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	683a      	ldr	r2, [r7, #0]
 8007b32:	609a      	str	r2, [r3, #8]
	return 0;
 8007b34:	2300      	movs	r3, #0
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3714      	adds	r7, #20
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b40:	4770      	bx	lr
 8007b42:	bf00      	nop
 8007b44:	20000034 	.word	0x20000034

08007b48 <STRHAL_TIM_Heartbeat_StartHeartbeat>:

int STRHAL_TIM_Heartbeat_StartHeartbeat(STRHAL_TIM_BasicTimerId_t id)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	4603      	mov	r3, r0
 8007b50:	71fb      	strb	r3, [r7, #7]
	if (id > STRHAL_TIM_N_BASICTIM || id < 0)
 8007b52:	79fb      	ldrb	r3, [r7, #7]
 8007b54:	2b02      	cmp	r3, #2
 8007b56:	d902      	bls.n	8007b5e <STRHAL_TIM_Heartbeat_StartHeartbeat+0x16>
		return -1;
 8007b58:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007b5c:	e01e      	b.n	8007b9c <STRHAL_TIM_Heartbeat_StartHeartbeat+0x54>

	STRHAL_TIM_BasicTimer_t *tim = &_basicTims[id];
 8007b5e:	79fa      	ldrb	r2, [r7, #7]
 8007b60:	4613      	mov	r3, r2
 8007b62:	005b      	lsls	r3, r3, #1
 8007b64:	4413      	add	r3, r2
 8007b66:	009b      	lsls	r3, r3, #2
 8007b68:	4a0e      	ldr	r2, [pc, #56]	; (8007ba4 <STRHAL_TIM_Heartbeat_StartHeartbeat+0x5c>)
 8007b6a:	4413      	add	r3, r2
 8007b6c:	60fb      	str	r3, [r7, #12]
	if (tim->utype != STRHAL_TIM_USAGE_BRN)
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	799b      	ldrb	r3, [r3, #6]
 8007b72:	2b03      	cmp	r3, #3
 8007b74:	d002      	beq.n	8007b7c <STRHAL_TIM_Heartbeat_StartHeartbeat+0x34>
		return -1;
 8007b76:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007b7a:	e00f      	b.n	8007b9c <STRHAL_TIM_Heartbeat_StartHeartbeat+0x54>

	LL_TIM_ClearFlag_UPDATE(tim->timx);
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	4618      	mov	r0, r3
 8007b82:	f7ff fd61 	bl	8007648 <LL_TIM_ClearFlag_UPDATE>
	LL_TIM_EnableIT_UPDATE(tim->timx);
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	f7ff fd7d 	bl	800768a <LL_TIM_EnableIT_UPDATE>
	LL_TIM_EnableCounter(tim->timx);
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4618      	mov	r0, r3
 8007b96:	f7ff fc33 	bl	8007400 <LL_TIM_EnableCounter>
	return 0;
 8007b9a:	2300      	movs	r3, #0
}
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	3710      	adds	r7, #16
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	bd80      	pop	{r7, pc}
 8007ba4:	20000034 	.word	0x20000034

08007ba8 <TIM6_DAC_IRQHandler>:

void TIM6_DAC_IRQHandler(void)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b082      	sub	sp, #8
 8007bac:	af00      	add	r7, sp, #0
	if (LL_TIM_IsActiveFlag_UPDATE(TIM6))
 8007bae:	480b      	ldr	r0, [pc, #44]	; (8007bdc <TIM6_DAC_IRQHandler+0x34>)
 8007bb0:	f7ff fd58 	bl	8007664 <LL_TIM_IsActiveFlag_UPDATE>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d00b      	beq.n	8007bd2 <TIM6_DAC_IRQHandler+0x2a>
	{
		STRHAL_TIM_BasicTimer_t *tim = &_basicTims[STRHAL_TIM_TIM6];
 8007bba:	4b09      	ldr	r3, [pc, #36]	; (8007be0 <TIM6_DAC_IRQHandler+0x38>)
 8007bbc:	607b      	str	r3, [r7, #4]

		if (tim->burnie != NULL)
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	689b      	ldr	r3, [r3, #8]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d002      	beq.n	8007bcc <TIM6_DAC_IRQHandler+0x24>
			tim->burnie();
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	689b      	ldr	r3, [r3, #8]
 8007bca:	4798      	blx	r3

		LL_TIM_ClearFlag_UPDATE(TIM6);
 8007bcc:	4803      	ldr	r0, [pc, #12]	; (8007bdc <TIM6_DAC_IRQHandler+0x34>)
 8007bce:	f7ff fd3b 	bl	8007648 <LL_TIM_ClearFlag_UPDATE>
	}
}
 8007bd2:	bf00      	nop
 8007bd4:	3708      	adds	r7, #8
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bd80      	pop	{r7, pc}
 8007bda:	bf00      	nop
 8007bdc:	40001000 	.word	0x40001000
 8007be0:	20000034 	.word	0x20000034

08007be4 <TIM7_IRQHandler>:

void TIM7_IRQHandler(void)
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b082      	sub	sp, #8
 8007be8:	af00      	add	r7, sp, #0
	if (LL_TIM_IsActiveFlag_UPDATE(TIM7))
 8007bea:	480b      	ldr	r0, [pc, #44]	; (8007c18 <TIM7_IRQHandler+0x34>)
 8007bec:	f7ff fd3a 	bl	8007664 <LL_TIM_IsActiveFlag_UPDATE>
 8007bf0:	4603      	mov	r3, r0
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d00b      	beq.n	8007c0e <TIM7_IRQHandler+0x2a>
	{
		STRHAL_TIM_BasicTimer_t *tim = &_basicTims[STRHAL_TIM_TIM7];
 8007bf6:	4b09      	ldr	r3, [pc, #36]	; (8007c1c <TIM7_IRQHandler+0x38>)
 8007bf8:	607b      	str	r3, [r7, #4]

		if (tim->burnie != NULL)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	689b      	ldr	r3, [r3, #8]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d002      	beq.n	8007c08 <TIM7_IRQHandler+0x24>
			tim->burnie();
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	689b      	ldr	r3, [r3, #8]
 8007c06:	4798      	blx	r3

		LL_TIM_ClearFlag_UPDATE(TIM7);
 8007c08:	4803      	ldr	r0, [pc, #12]	; (8007c18 <TIM7_IRQHandler+0x34>)
 8007c0a:	f7ff fd1d 	bl	8007648 <LL_TIM_ClearFlag_UPDATE>
	}
}
 8007c0e:	bf00      	nop
 8007c10:	3708      	adds	r7, #8
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bd80      	pop	{r7, pc}
 8007c16:	bf00      	nop
 8007c18:	40001400 	.word	0x40001400
 8007c1c:	20000040 	.word	0x20000040

08007c20 <__NVIC_GetPriorityGrouping>:
{
 8007c20:	b480      	push	{r7}
 8007c22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007c24:	4b04      	ldr	r3, [pc, #16]	; (8007c38 <__NVIC_GetPriorityGrouping+0x18>)
 8007c26:	68db      	ldr	r3, [r3, #12]
 8007c28:	0a1b      	lsrs	r3, r3, #8
 8007c2a:	f003 0307 	and.w	r3, r3, #7
}
 8007c2e:	4618      	mov	r0, r3
 8007c30:	46bd      	mov	sp, r7
 8007c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c36:	4770      	bx	lr
 8007c38:	e000ed00 	.word	0xe000ed00

08007c3c <__NVIC_EnableIRQ>:
{
 8007c3c:	b480      	push	{r7}
 8007c3e:	b083      	sub	sp, #12
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	4603      	mov	r3, r0
 8007c44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	db0b      	blt.n	8007c66 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007c4e:	79fb      	ldrb	r3, [r7, #7]
 8007c50:	f003 021f 	and.w	r2, r3, #31
 8007c54:	4907      	ldr	r1, [pc, #28]	; (8007c74 <__NVIC_EnableIRQ+0x38>)
 8007c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c5a:	095b      	lsrs	r3, r3, #5
 8007c5c:	2001      	movs	r0, #1
 8007c5e:	fa00 f202 	lsl.w	r2, r0, r2
 8007c62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007c66:	bf00      	nop
 8007c68:	370c      	adds	r7, #12
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c70:	4770      	bx	lr
 8007c72:	bf00      	nop
 8007c74:	e000e100 	.word	0xe000e100

08007c78 <__NVIC_SetPriority>:
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b083      	sub	sp, #12
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	4603      	mov	r3, r0
 8007c80:	6039      	str	r1, [r7, #0]
 8007c82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	db0a      	blt.n	8007ca2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	b2da      	uxtb	r2, r3
 8007c90:	490c      	ldr	r1, [pc, #48]	; (8007cc4 <__NVIC_SetPriority+0x4c>)
 8007c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c96:	0112      	lsls	r2, r2, #4
 8007c98:	b2d2      	uxtb	r2, r2
 8007c9a:	440b      	add	r3, r1
 8007c9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007ca0:	e00a      	b.n	8007cb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	b2da      	uxtb	r2, r3
 8007ca6:	4908      	ldr	r1, [pc, #32]	; (8007cc8 <__NVIC_SetPriority+0x50>)
 8007ca8:	79fb      	ldrb	r3, [r7, #7]
 8007caa:	f003 030f 	and.w	r3, r3, #15
 8007cae:	3b04      	subs	r3, #4
 8007cb0:	0112      	lsls	r2, r2, #4
 8007cb2:	b2d2      	uxtb	r2, r2
 8007cb4:	440b      	add	r3, r1
 8007cb6:	761a      	strb	r2, [r3, #24]
}
 8007cb8:	bf00      	nop
 8007cba:	370c      	adds	r7, #12
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc2:	4770      	bx	lr
 8007cc4:	e000e100 	.word	0xe000e100
 8007cc8:	e000ed00 	.word	0xe000ed00

08007ccc <NVIC_EncodePriority>:
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b089      	sub	sp, #36	; 0x24
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	60f8      	str	r0, [r7, #12]
 8007cd4:	60b9      	str	r1, [r7, #8]
 8007cd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	f003 0307 	and.w	r3, r3, #7
 8007cde:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007ce0:	69fb      	ldr	r3, [r7, #28]
 8007ce2:	f1c3 0307 	rsb	r3, r3, #7
 8007ce6:	2b04      	cmp	r3, #4
 8007ce8:	bf28      	it	cs
 8007cea:	2304      	movcs	r3, #4
 8007cec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007cee:	69fb      	ldr	r3, [r7, #28]
 8007cf0:	3304      	adds	r3, #4
 8007cf2:	2b06      	cmp	r3, #6
 8007cf4:	d902      	bls.n	8007cfc <NVIC_EncodePriority+0x30>
 8007cf6:	69fb      	ldr	r3, [r7, #28]
 8007cf8:	3b03      	subs	r3, #3
 8007cfa:	e000      	b.n	8007cfe <NVIC_EncodePriority+0x32>
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007d00:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007d04:	69bb      	ldr	r3, [r7, #24]
 8007d06:	fa02 f303 	lsl.w	r3, r2, r3
 8007d0a:	43da      	mvns	r2, r3
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	401a      	ands	r2, r3
 8007d10:	697b      	ldr	r3, [r7, #20]
 8007d12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007d14:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8007d1e:	43d9      	mvns	r1, r3
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007d24:	4313      	orrs	r3, r2
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3724      	adds	r7, #36	; 0x24
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d30:	4770      	bx	lr
	...

08007d34 <LL_AHB1_GRP1_EnableClock>:
{
 8007d34:	b480      	push	{r7}
 8007d36:	b085      	sub	sp, #20
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8007d3c:	4b08      	ldr	r3, [pc, #32]	; (8007d60 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8007d3e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007d40:	4907      	ldr	r1, [pc, #28]	; (8007d60 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	4313      	orrs	r3, r2
 8007d46:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8007d48:	4b05      	ldr	r3, [pc, #20]	; (8007d60 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8007d4a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	4013      	ands	r3, r2
 8007d50:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007d52:	68fb      	ldr	r3, [r7, #12]
}
 8007d54:	bf00      	nop
 8007d56:	3714      	adds	r7, #20
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5e:	4770      	bx	lr
 8007d60:	40021000 	.word	0x40021000

08007d64 <LL_AHB2_GRP1_EnableClock>:
{
 8007d64:	b480      	push	{r7}
 8007d66:	b085      	sub	sp, #20
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8007d6c:	4b08      	ldr	r3, [pc, #32]	; (8007d90 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007d6e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007d70:	4907      	ldr	r1, [pc, #28]	; (8007d90 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	4313      	orrs	r3, r2
 8007d76:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8007d78:	4b05      	ldr	r3, [pc, #20]	; (8007d90 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007d7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	4013      	ands	r3, r2
 8007d80:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007d82:	68fb      	ldr	r3, [r7, #12]
}
 8007d84:	bf00      	nop
 8007d86:	3714      	adds	r7, #20
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8e:	4770      	bx	lr
 8007d90:	40021000 	.word	0x40021000

08007d94 <LL_APB1_GRP1_EnableClock>:
{
 8007d94:	b480      	push	{r7}
 8007d96:	b085      	sub	sp, #20
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8007d9c:	4b08      	ldr	r3, [pc, #32]	; (8007dc0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8007d9e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007da0:	4907      	ldr	r1, [pc, #28]	; (8007dc0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	4313      	orrs	r3, r2
 8007da6:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8007da8:	4b05      	ldr	r3, [pc, #20]	; (8007dc0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8007daa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	4013      	ands	r3, r2
 8007db0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007db2:	68fb      	ldr	r3, [r7, #12]
}
 8007db4:	bf00      	nop
 8007db6:	3714      	adds	r7, #20
 8007db8:	46bd      	mov	sp, r7
 8007dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbe:	4770      	bx	lr
 8007dc0:	40021000 	.word	0x40021000

08007dc4 <LL_DMA_EnableChannel>:
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b085      	sub	sp, #20
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
 8007dcc:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8007dd2:	4a0c      	ldr	r2, [pc, #48]	; (8007e04 <LL_DMA_EnableChannel+0x40>)
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	4413      	add	r3, r2
 8007dd8:	781b      	ldrb	r3, [r3, #0]
 8007dda:	461a      	mov	r2, r3
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	4413      	add	r3, r2
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4908      	ldr	r1, [pc, #32]	; (8007e04 <LL_DMA_EnableChannel+0x40>)
 8007de4:	683a      	ldr	r2, [r7, #0]
 8007de6:	440a      	add	r2, r1
 8007de8:	7812      	ldrb	r2, [r2, #0]
 8007dea:	4611      	mov	r1, r2
 8007dec:	68fa      	ldr	r2, [r7, #12]
 8007dee:	440a      	add	r2, r1
 8007df0:	f043 0301 	orr.w	r3, r3, #1
 8007df4:	6013      	str	r3, [r2, #0]
}
 8007df6:	bf00      	nop
 8007df8:	3714      	adds	r7, #20
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e00:	4770      	bx	lr
 8007e02:	bf00      	nop
 8007e04:	0800a094 	.word	0x0800a094

08007e08 <LL_DMA_DisableChannel>:
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b085      	sub	sp, #20
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
 8007e10:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8007e16:	4a0c      	ldr	r2, [pc, #48]	; (8007e48 <LL_DMA_DisableChannel+0x40>)
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	4413      	add	r3, r2
 8007e1c:	781b      	ldrb	r3, [r3, #0]
 8007e1e:	461a      	mov	r2, r3
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	4413      	add	r3, r2
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	4908      	ldr	r1, [pc, #32]	; (8007e48 <LL_DMA_DisableChannel+0x40>)
 8007e28:	683a      	ldr	r2, [r7, #0]
 8007e2a:	440a      	add	r2, r1
 8007e2c:	7812      	ldrb	r2, [r2, #0]
 8007e2e:	4611      	mov	r1, r2
 8007e30:	68fa      	ldr	r2, [r7, #12]
 8007e32:	440a      	add	r2, r1
 8007e34:	f023 0301 	bic.w	r3, r3, #1
 8007e38:	6013      	str	r3, [r2, #0]
}
 8007e3a:	bf00      	nop
 8007e3c:	3714      	adds	r7, #20
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e44:	4770      	bx	lr
 8007e46:	bf00      	nop
 8007e48:	0800a094 	.word	0x0800a094

08007e4c <LL_DMA_IsEnabledChannel>:
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b085      	sub	sp, #20
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
 8007e54:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	60fb      	str	r3, [r7, #12]
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8007e5a:	4a0a      	ldr	r2, [pc, #40]	; (8007e84 <LL_DMA_IsEnabledChannel+0x38>)
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	4413      	add	r3, r2
 8007e60:	781b      	ldrb	r3, [r3, #0]
 8007e62:	461a      	mov	r2, r3
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	4413      	add	r3, r2
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f003 0301 	and.w	r3, r3, #1
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 8007e6e:	2b01      	cmp	r3, #1
 8007e70:	d101      	bne.n	8007e76 <LL_DMA_IsEnabledChannel+0x2a>
 8007e72:	2301      	movs	r3, #1
 8007e74:	e000      	b.n	8007e78 <LL_DMA_IsEnabledChannel+0x2c>
 8007e76:	2300      	movs	r3, #0
}
 8007e78:	4618      	mov	r0, r3
 8007e7a:	3714      	adds	r7, #20
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e82:	4770      	bx	lr
 8007e84:	0800a094 	.word	0x0800a094

08007e88 <LL_DMA_SetDataLength>:
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b087      	sub	sp, #28
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	60f8      	str	r0, [r7, #12]
 8007e90:	60b9      	str	r1, [r7, #8]
 8007e92:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8007e98:	4a0d      	ldr	r2, [pc, #52]	; (8007ed0 <LL_DMA_SetDataLength+0x48>)
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	4413      	add	r3, r2
 8007e9e:	781b      	ldrb	r3, [r3, #0]
 8007ea0:	461a      	mov	r2, r3
 8007ea2:	697b      	ldr	r3, [r7, #20]
 8007ea4:	4413      	add	r3, r2
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	0c1b      	lsrs	r3, r3, #16
 8007eaa:	041b      	lsls	r3, r3, #16
 8007eac:	4908      	ldr	r1, [pc, #32]	; (8007ed0 <LL_DMA_SetDataLength+0x48>)
 8007eae:	68ba      	ldr	r2, [r7, #8]
 8007eb0:	440a      	add	r2, r1
 8007eb2:	7812      	ldrb	r2, [r2, #0]
 8007eb4:	4611      	mov	r1, r2
 8007eb6:	697a      	ldr	r2, [r7, #20]
 8007eb8:	440a      	add	r2, r1
 8007eba:	4611      	mov	r1, r2
 8007ebc:	687a      	ldr	r2, [r7, #4]
 8007ebe:	4313      	orrs	r3, r2
 8007ec0:	604b      	str	r3, [r1, #4]
}
 8007ec2:	bf00      	nop
 8007ec4:	371c      	adds	r7, #28
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ecc:	4770      	bx	lr
 8007ece:	bf00      	nop
 8007ed0:	0800a094 	.word	0x0800a094

08007ed4 <LL_DMA_GetDataLength>:
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	b085      	sub	sp, #20
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
 8007edc:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	60fb      	str	r3, [r7, #12]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8007ee2:	4a07      	ldr	r2, [pc, #28]	; (8007f00 <LL_DMA_GetDataLength+0x2c>)
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	4413      	add	r3, r2
 8007ee8:	781b      	ldrb	r3, [r3, #0]
 8007eea:	461a      	mov	r2, r3
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	4413      	add	r3, r2
 8007ef0:	685b      	ldr	r3, [r3, #4]
 8007ef2:	b29b      	uxth	r3, r3
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	3714      	adds	r7, #20
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efe:	4770      	bx	lr
 8007f00:	0800a094 	.word	0x0800a094

08007f04 <LL_DMA_SetMemoryAddress>:
{
 8007f04:	b480      	push	{r7}
 8007f06:	b087      	sub	sp, #28
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	60f8      	str	r0, [r7, #12]
 8007f0c:	60b9      	str	r1, [r7, #8]
 8007f0e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8007f14:	4a07      	ldr	r2, [pc, #28]	; (8007f34 <LL_DMA_SetMemoryAddress+0x30>)
 8007f16:	68bb      	ldr	r3, [r7, #8]
 8007f18:	4413      	add	r3, r2
 8007f1a:	781b      	ldrb	r3, [r3, #0]
 8007f1c:	461a      	mov	r2, r3
 8007f1e:	697b      	ldr	r3, [r7, #20]
 8007f20:	4413      	add	r3, r2
 8007f22:	461a      	mov	r2, r3
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	60d3      	str	r3, [r2, #12]
}
 8007f28:	bf00      	nop
 8007f2a:	371c      	adds	r7, #28
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f32:	4770      	bx	lr
 8007f34:	0800a094 	.word	0x0800a094

08007f38 <LL_DMA_IsActiveFlag_TC1>:
  * @rmtoll ISR          TCIF1         LL_DMA_IsActiveFlag_TC1
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(DMA_TypeDef *DMAx)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b083      	sub	sp, #12
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)) ? 1UL : 0UL);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f003 0302 	and.w	r3, r3, #2
 8007f48:	2b02      	cmp	r3, #2
 8007f4a:	d101      	bne.n	8007f50 <LL_DMA_IsActiveFlag_TC1+0x18>
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	e000      	b.n	8007f52 <LL_DMA_IsActiveFlag_TC1+0x1a>
 8007f50:	2300      	movs	r3, #0
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	370c      	adds	r7, #12
 8007f56:	46bd      	mov	sp, r7
 8007f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5c:	4770      	bx	lr

08007f5e <LL_DMA_IsActiveFlag_TC2>:
  * @rmtoll ISR          TCIF2         LL_DMA_IsActiveFlag_TC2
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(DMA_TypeDef *DMAx)
{
 8007f5e:	b480      	push	{r7}
 8007f60:	b083      	sub	sp, #12
 8007f62:	af00      	add	r7, sp, #0
 8007f64:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	f003 0320 	and.w	r3, r3, #32
 8007f6e:	2b20      	cmp	r3, #32
 8007f70:	d101      	bne.n	8007f76 <LL_DMA_IsActiveFlag_TC2+0x18>
 8007f72:	2301      	movs	r3, #1
 8007f74:	e000      	b.n	8007f78 <LL_DMA_IsActiveFlag_TC2+0x1a>
 8007f76:	2300      	movs	r3, #0
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	370c      	adds	r7, #12
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f82:	4770      	bx	lr

08007f84 <LL_DMA_IsActiveFlag_TE1>:
  * @rmtoll ISR          TEIF1         LL_DMA_IsActiveFlag_TE1
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(DMA_TypeDef *DMAx)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b083      	sub	sp, #12
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF1) == (DMA_ISR_TEIF1)) ? 1UL : 0UL);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f003 0308 	and.w	r3, r3, #8
 8007f94:	2b08      	cmp	r3, #8
 8007f96:	d101      	bne.n	8007f9c <LL_DMA_IsActiveFlag_TE1+0x18>
 8007f98:	2301      	movs	r3, #1
 8007f9a:	e000      	b.n	8007f9e <LL_DMA_IsActiveFlag_TE1+0x1a>
 8007f9c:	2300      	movs	r3, #0
}
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	370c      	adds	r7, #12
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa8:	4770      	bx	lr

08007faa <LL_DMA_IsActiveFlag_TE2>:
  * @rmtoll ISR          TEIF2         LL_DMA_IsActiveFlag_TE2
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(DMA_TypeDef *DMAx)
{
 8007faa:	b480      	push	{r7}
 8007fac:	b083      	sub	sp, #12
 8007fae:	af00      	add	r7, sp, #0
 8007fb0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF2) == (DMA_ISR_TEIF2)) ? 1UL : 0UL);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fba:	2b80      	cmp	r3, #128	; 0x80
 8007fbc:	d101      	bne.n	8007fc2 <LL_DMA_IsActiveFlag_TE2+0x18>
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	e000      	b.n	8007fc4 <LL_DMA_IsActiveFlag_TE2+0x1a>
 8007fc2:	2300      	movs	r3, #0
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	370c      	adds	r7, #12
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fce:	4770      	bx	lr

08007fd0 <LL_DMA_ClearFlag_TC1>:
  * @rmtoll IFCR         CTCIF1        LL_DMA_ClearFlag_TC1
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b083      	sub	sp, #12
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2202      	movs	r2, #2
 8007fdc:	605a      	str	r2, [r3, #4]
}
 8007fde:	bf00      	nop
 8007fe0:	370c      	adds	r7, #12
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr

08007fea <LL_DMA_ClearFlag_TC2>:
  * @rmtoll IFCR         CTCIF2        LL_DMA_ClearFlag_TC2
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx)
{
 8007fea:	b480      	push	{r7}
 8007fec:	b083      	sub	sp, #12
 8007fee:	af00      	add	r7, sp, #0
 8007ff0:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF2);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2220      	movs	r2, #32
 8007ff6:	605a      	str	r2, [r3, #4]
}
 8007ff8:	bf00      	nop
 8007ffa:	370c      	adds	r7, #12
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008002:	4770      	bx	lr

08008004 <LL_DMA_ClearFlag_TC4>:
  * @rmtoll IFCR         CTCIF4        LL_DMA_ClearFlag_TC4
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx)
{
 8008004:	b480      	push	{r7}
 8008006:	b083      	sub	sp, #12
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF4);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008012:	605a      	str	r2, [r3, #4]
}
 8008014:	bf00      	nop
 8008016:	370c      	adds	r7, #12
 8008018:	46bd      	mov	sp, r7
 800801a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801e:	4770      	bx	lr

08008020 <LL_DMA_ClearFlag_TE1>:
  * @rmtoll IFCR         CTEIF1        LL_DMA_ClearFlag_TE1
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TE1(DMA_TypeDef *DMAx)
{
 8008020:	b480      	push	{r7}
 8008022:	b083      	sub	sp, #12
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF1);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2208      	movs	r2, #8
 800802c:	605a      	str	r2, [r3, #4]
}
 800802e:	bf00      	nop
 8008030:	370c      	adds	r7, #12
 8008032:	46bd      	mov	sp, r7
 8008034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008038:	4770      	bx	lr

0800803a <LL_DMA_ClearFlag_TE2>:
  * @rmtoll IFCR         CTEIF2        LL_DMA_ClearFlag_TE2
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TE2(DMA_TypeDef *DMAx)
{
 800803a:	b480      	push	{r7}
 800803c:	b083      	sub	sp, #12
 800803e:	af00      	add	r7, sp, #0
 8008040:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF2);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2280      	movs	r2, #128	; 0x80
 8008046:	605a      	str	r2, [r3, #4]
}
 8008048:	bf00      	nop
 800804a:	370c      	adds	r7, #12
 800804c:	46bd      	mov	sp, r7
 800804e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008052:	4770      	bx	lr

08008054 <LL_DMA_ClearFlag_TE4>:
  * @rmtoll IFCR         CTEIF4        LL_DMA_ClearFlag_TE4
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TE4(DMA_TypeDef *DMAx)
{
 8008054:	b480      	push	{r7}
 8008056:	b083      	sub	sp, #12
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF4);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8008062:	605a      	str	r2, [r3, #4]
}
 8008064:	bf00      	nop
 8008066:	370c      	adds	r7, #12
 8008068:	46bd      	mov	sp, r7
 800806a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806e:	4770      	bx	lr

08008070 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8008070:	b480      	push	{r7}
 8008072:	b085      	sub	sp, #20
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
 8008078:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 800807e:	4a0c      	ldr	r2, [pc, #48]	; (80080b0 <LL_DMA_EnableIT_TC+0x40>)
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	4413      	add	r3, r2
 8008084:	781b      	ldrb	r3, [r3, #0]
 8008086:	461a      	mov	r2, r3
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	4413      	add	r3, r2
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	4908      	ldr	r1, [pc, #32]	; (80080b0 <LL_DMA_EnableIT_TC+0x40>)
 8008090:	683a      	ldr	r2, [r7, #0]
 8008092:	440a      	add	r2, r1
 8008094:	7812      	ldrb	r2, [r2, #0]
 8008096:	4611      	mov	r1, r2
 8008098:	68fa      	ldr	r2, [r7, #12]
 800809a:	440a      	add	r2, r1
 800809c:	f043 0302 	orr.w	r3, r3, #2
 80080a0:	6013      	str	r3, [r2, #0]
}
 80080a2:	bf00      	nop
 80080a4:	3714      	adds	r7, #20
 80080a6:	46bd      	mov	sp, r7
 80080a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ac:	4770      	bx	lr
 80080ae:	bf00      	nop
 80080b0:	0800a094 	.word	0x0800a094

080080b4 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b085      	sub	sp, #20
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
 80080bc:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TEIE);
 80080c2:	4a0c      	ldr	r2, [pc, #48]	; (80080f4 <LL_DMA_EnableIT_TE+0x40>)
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	4413      	add	r3, r2
 80080c8:	781b      	ldrb	r3, [r3, #0]
 80080ca:	461a      	mov	r2, r3
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	4413      	add	r3, r2
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	4908      	ldr	r1, [pc, #32]	; (80080f4 <LL_DMA_EnableIT_TE+0x40>)
 80080d4:	683a      	ldr	r2, [r7, #0]
 80080d6:	440a      	add	r2, r1
 80080d8:	7812      	ldrb	r2, [r2, #0]
 80080da:	4611      	mov	r1, r2
 80080dc:	68fa      	ldr	r2, [r7, #12]
 80080de:	440a      	add	r2, r1
 80080e0:	f043 0308 	orr.w	r3, r3, #8
 80080e4:	6013      	str	r3, [r2, #0]
}
 80080e6:	bf00      	nop
 80080e8:	3714      	adds	r7, #20
 80080ea:	46bd      	mov	sp, r7
 80080ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f0:	4770      	bx	lr
 80080f2:	bf00      	nop
 80080f4:	0800a094 	.word	0x0800a094

080080f8 <LL_DMA_IsEnabledIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80080f8:	b480      	push	{r7}
 80080fa:	b085      	sub	sp, #20
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
 8008100:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	60fb      	str	r3, [r7, #12]
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8008106:	4a0a      	ldr	r2, [pc, #40]	; (8008130 <LL_DMA_IsEnabledIT_TC+0x38>)
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	4413      	add	r3, r2
 800810c:	781b      	ldrb	r3, [r3, #0]
 800810e:	461a      	mov	r2, r3
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	4413      	add	r3, r2
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f003 0302 	and.w	r3, r3, #2
                    DMA_CCR_TCIE) == (DMA_CCR_TCIE)) ? 1UL : 0UL);
 800811a:	2b02      	cmp	r3, #2
 800811c:	d101      	bne.n	8008122 <LL_DMA_IsEnabledIT_TC+0x2a>
 800811e:	2301      	movs	r3, #1
 8008120:	e000      	b.n	8008124 <LL_DMA_IsEnabledIT_TC+0x2c>
 8008122:	2300      	movs	r3, #0
}
 8008124:	4618      	mov	r0, r3
 8008126:	3714      	adds	r7, #20
 8008128:	46bd      	mov	sp, r7
 800812a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812e:	4770      	bx	lr
 8008130:	0800a094 	.word	0x0800a094

08008134 <LL_DMA_IsEnabledIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8008134:	b480      	push	{r7}
 8008136:	b085      	sub	sp, #20
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
 800813c:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	60fb      	str	r3, [r7, #12]
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8008142:	4a0a      	ldr	r2, [pc, #40]	; (800816c <LL_DMA_IsEnabledIT_TE+0x38>)
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	4413      	add	r3, r2
 8008148:	781b      	ldrb	r3, [r3, #0]
 800814a:	461a      	mov	r2, r3
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	4413      	add	r3, r2
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f003 0308 	and.w	r3, r3, #8
                    DMA_CCR_TEIE) == (DMA_CCR_TEIE)) ? 1UL : 0UL);
 8008156:	2b08      	cmp	r3, #8
 8008158:	d101      	bne.n	800815e <LL_DMA_IsEnabledIT_TE+0x2a>
 800815a:	2301      	movs	r3, #1
 800815c:	e000      	b.n	8008160 <LL_DMA_IsEnabledIT_TE+0x2c>
 800815e:	2300      	movs	r3, #0
}
 8008160:	4618      	mov	r0, r3
 8008162:	3714      	adds	r7, #20
 8008164:	46bd      	mov	sp, r7
 8008166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816a:	4770      	bx	lr
 800816c:	0800a094 	.word	0x0800a094

08008170 <LL_USART_Enable>:
{
 8008170:	b480      	push	{r7}
 8008172:	b083      	sub	sp, #12
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f043 0201 	orr.w	r2, r3, #1
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	601a      	str	r2, [r3, #0]
}
 8008184:	bf00      	nop
 8008186:	370c      	adds	r7, #12
 8008188:	46bd      	mov	sp, r7
 800818a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818e:	4770      	bx	lr

08008190 <LL_USART_Disable>:
{
 8008190:	b480      	push	{r7}
 8008192:	b083      	sub	sp, #12
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f023 0201 	bic.w	r2, r3, #1
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	601a      	str	r2, [r3, #0]
}
 80081a4:	bf00      	nop
 80081a6:	370c      	adds	r7, #12
 80081a8:	46bd      	mov	sp, r7
 80081aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ae:	4770      	bx	lr

080081b0 <LL_USART_DisableFIFO>:
{
 80081b0:	b480      	push	{r7}
 80081b2:	b083      	sub	sp, #12
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	601a      	str	r2, [r3, #0]
}
 80081c4:	bf00      	nop
 80081c6:	370c      	adds	r7, #12
 80081c8:	46bd      	mov	sp, r7
 80081ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ce:	4770      	bx	lr

080081d0 <LL_USART_SetTXFIFOThreshold>:
{
 80081d0:	b480      	push	{r7}
 80081d2:	b089      	sub	sp, #36	; 0x24
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
 80081d8:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	3308      	adds	r3, #8
 80081de:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	e853 3f00 	ldrex	r3, [r3]
 80081e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	075b      	lsls	r3, r3, #29
 80081f2:	4313      	orrs	r3, r2
 80081f4:	61fb      	str	r3, [r7, #28]
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	3308      	adds	r3, #8
 80081fa:	69fa      	ldr	r2, [r7, #28]
 80081fc:	61ba      	str	r2, [r7, #24]
 80081fe:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008200:	6979      	ldr	r1, [r7, #20]
 8008202:	69ba      	ldr	r2, [r7, #24]
 8008204:	e841 2300 	strex	r3, r2, [r1]
 8008208:	613b      	str	r3, [r7, #16]
   return(result);
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d1e4      	bne.n	80081da <LL_USART_SetTXFIFOThreshold+0xa>
}
 8008210:	bf00      	nop
 8008212:	bf00      	nop
 8008214:	3724      	adds	r7, #36	; 0x24
 8008216:	46bd      	mov	sp, r7
 8008218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821c:	4770      	bx	lr

0800821e <LL_USART_SetRXFIFOThreshold>:
{
 800821e:	b480      	push	{r7}
 8008220:	b089      	sub	sp, #36	; 0x24
 8008222:	af00      	add	r7, sp, #0
 8008224:	6078      	str	r0, [r7, #4]
 8008226:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	3308      	adds	r3, #8
 800822c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	e853 3f00 	ldrex	r3, [r3]
 8008234:	60bb      	str	r3, [r7, #8]
   return(result);
 8008236:	68bb      	ldr	r3, [r7, #8]
 8008238:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	065b      	lsls	r3, r3, #25
 8008240:	4313      	orrs	r3, r2
 8008242:	61fb      	str	r3, [r7, #28]
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	3308      	adds	r3, #8
 8008248:	69fa      	ldr	r2, [r7, #28]
 800824a:	61ba      	str	r2, [r7, #24]
 800824c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800824e:	6979      	ldr	r1, [r7, #20]
 8008250:	69ba      	ldr	r2, [r7, #24]
 8008252:	e841 2300 	strex	r3, r2, [r1]
 8008256:	613b      	str	r3, [r7, #16]
   return(result);
 8008258:	693b      	ldr	r3, [r7, #16]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d1e4      	bne.n	8008228 <LL_USART_SetRXFIFOThreshold+0xa>
}
 800825e:	bf00      	nop
 8008260:	bf00      	nop
 8008262:	3724      	adds	r7, #36	; 0x24
 8008264:	46bd      	mov	sp, r7
 8008266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826a:	4770      	bx	lr

0800826c <LL_USART_EnableDirectionRx>:
{
 800826c:	b480      	push	{r7}
 800826e:	b089      	sub	sp, #36	; 0x24
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RE);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	e853 3f00 	ldrex	r3, [r3]
 800827e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	f043 0304 	orr.w	r3, r3, #4
 8008286:	61fb      	str	r3, [r7, #28]
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	69fa      	ldr	r2, [r7, #28]
 800828c:	61ba      	str	r2, [r7, #24]
 800828e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008290:	6979      	ldr	r1, [r7, #20]
 8008292:	69ba      	ldr	r2, [r7, #24]
 8008294:	e841 2300 	strex	r3, r2, [r1]
 8008298:	613b      	str	r3, [r7, #16]
   return(result);
 800829a:	693b      	ldr	r3, [r7, #16]
 800829c:	2b00      	cmp	r3, #0
 800829e:	d1e9      	bne.n	8008274 <LL_USART_EnableDirectionRx+0x8>
}
 80082a0:	bf00      	nop
 80082a2:	bf00      	nop
 80082a4:	3724      	adds	r7, #36	; 0x24
 80082a6:	46bd      	mov	sp, r7
 80082a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ac:	4770      	bx	lr

080082ae <LL_USART_EnableDirectionTx>:
{
 80082ae:	b480      	push	{r7}
 80082b0:	b089      	sub	sp, #36	; 0x24
 80082b2:	af00      	add	r7, sp, #0
 80082b4:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TE);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	e853 3f00 	ldrex	r3, [r3]
 80082c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80082c2:	68bb      	ldr	r3, [r7, #8]
 80082c4:	f043 0308 	orr.w	r3, r3, #8
 80082c8:	61fb      	str	r3, [r7, #28]
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	69fa      	ldr	r2, [r7, #28]
 80082ce:	61ba      	str	r2, [r7, #24]
 80082d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082d2:	6979      	ldr	r1, [r7, #20]
 80082d4:	69ba      	ldr	r2, [r7, #24]
 80082d6:	e841 2300 	strex	r3, r2, [r1]
 80082da:	613b      	str	r3, [r7, #16]
   return(result);
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d1e9      	bne.n	80082b6 <LL_USART_EnableDirectionTx+0x8>
}
 80082e2:	bf00      	nop
 80082e4:	bf00      	nop
 80082e6:	3724      	adds	r7, #36	; 0x24
 80082e8:	46bd      	mov	sp, r7
 80082ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ee:	4770      	bx	lr

080082f0 <LL_USART_SetTXRXSwap>:
{
 80082f0:	b480      	push	{r7}
 80082f2:	b083      	sub	sp, #12
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_SWAP, SwapConfig);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	685b      	ldr	r3, [r3, #4]
 80082fe:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	431a      	orrs	r2, r3
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	605a      	str	r2, [r3, #4]
}
 800830a:	bf00      	nop
 800830c:	370c      	adds	r7, #12
 800830e:	46bd      	mov	sp, r7
 8008310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008314:	4770      	bx	lr

08008316 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8008316:	b480      	push	{r7}
 8008318:	b083      	sub	sp, #12
 800831a:	af00      	add	r7, sp, #0
 800831c:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	685b      	ldr	r3, [r3, #4]
 8008322:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	689b      	ldr	r3, [r3, #8]
 800832e:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	609a      	str	r2, [r3, #8]
}
 8008336:	bf00      	nop
 8008338:	370c      	adds	r7, #12
 800833a:	46bd      	mov	sp, r7
 800833c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008340:	4770      	bx	lr

08008342 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 8008342:	b480      	push	{r7}
 8008344:	b083      	sub	sp, #12
 8008346:	af00      	add	r7, sp, #0
 8008348:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	69db      	ldr	r3, [r3, #28]
 800834e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008352:	2b40      	cmp	r3, #64	; 0x40
 8008354:	d101      	bne.n	800835a <LL_USART_IsActiveFlag_TC+0x18>
 8008356:	2301      	movs	r3, #1
 8008358:	e000      	b.n	800835c <LL_USART_IsActiveFlag_TC+0x1a>
 800835a:	2300      	movs	r3, #0
}
 800835c:	4618      	mov	r0, r3
 800835e:	370c      	adds	r7, #12
 8008360:	46bd      	mov	sp, r7
 8008362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008366:	4770      	bx	lr

08008368 <LL_USART_IsActiveFlag_TXE_TXFNF>:
  * @rmtoll ISR          TXE_TXFNF     LL_USART_IsActiveFlag_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE_TXFNF(USART_TypeDef *USARTx)
{
 8008368:	b480      	push	{r7}
 800836a:	b083      	sub	sp, #12
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	69db      	ldr	r3, [r3, #28]
 8008374:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008378:	2b80      	cmp	r3, #128	; 0x80
 800837a:	d101      	bne.n	8008380 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 800837c:	2301      	movs	r3, #1
 800837e:	e000      	b.n	8008382 <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 8008380:	2300      	movs	r3, #0
}
 8008382:	4618      	mov	r0, r3
 8008384:	370c      	adds	r7, #12
 8008386:	46bd      	mov	sp, r7
 8008388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838c:	4770      	bx	lr

0800838e <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 800838e:	b480      	push	{r7}
 8008390:	b089      	sub	sp, #36	; 0x24
 8008392:	af00      	add	r7, sp, #0
 8008394:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	3308      	adds	r3, #8
 800839a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	e853 3f00 	ldrex	r3, [r3]
 80083a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083aa:	61fb      	str	r3, [r7, #28]
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	3308      	adds	r3, #8
 80083b0:	69fa      	ldr	r2, [r7, #28]
 80083b2:	61ba      	str	r2, [r7, #24]
 80083b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b6:	6979      	ldr	r1, [r7, #20]
 80083b8:	69ba      	ldr	r2, [r7, #24]
 80083ba:	e841 2300 	strex	r3, r2, [r1]
 80083be:	613b      	str	r3, [r7, #16]
   return(result);
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d1e7      	bne.n	8008396 <LL_USART_EnableDMAReq_RX+0x8>
}
 80083c6:	bf00      	nop
 80083c8:	bf00      	nop
 80083ca:	3724      	adds	r7, #36	; 0x24
 80083cc:	46bd      	mov	sp, r7
 80083ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d2:	4770      	bx	lr

080083d4 <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 80083d4:	b480      	push	{r7}
 80083d6:	b089      	sub	sp, #36	; 0x24
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	3308      	adds	r3, #8
 80083e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	e853 3f00 	ldrex	r3, [r3]
 80083e8:	60bb      	str	r3, [r7, #8]
   return(result);
 80083ea:	68bb      	ldr	r3, [r7, #8]
 80083ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083f0:	61fb      	str	r3, [r7, #28]
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	3308      	adds	r3, #8
 80083f6:	69fa      	ldr	r2, [r7, #28]
 80083f8:	61ba      	str	r2, [r7, #24]
 80083fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083fc:	6979      	ldr	r1, [r7, #20]
 80083fe:	69ba      	ldr	r2, [r7, #24]
 8008400:	e841 2300 	strex	r3, r2, [r1]
 8008404:	613b      	str	r3, [r7, #16]
   return(result);
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d1e7      	bne.n	80083dc <LL_USART_EnableDMAReq_TX+0x8>
}
 800840c:	bf00      	nop
 800840e:	bf00      	nop
 8008410:	3724      	adds	r7, #36	; 0x24
 8008412:	46bd      	mov	sp, r7
 8008414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008418:	4770      	bx	lr
	...

0800841c <STRHAL_UART_Init>:
//{ .uart = USART3, .dma_rx_channel = LL_DMA_CHANNEL_1, .dma_tx_channel = LL_DMA_CHANNEL_2, .dma_rx_request = LL_DMAMUX_REQ_USART3_RX, .dma_tx_request = LL_DMAMUX_REQ_USART3_TX, .it_rx_handler = DMA1_Channel3_IRQn, .it_tx_handler = DMA1_Channel4_IRQn, .baud_rate = 115200, .swap = 0 },
[STRHAL_UART4] =
{ .uart = UART4, .dma_rx_channel = LL_DMA_CHANNEL_1, .dma_tx_channel = LL_DMA_CHANNEL_2, .dma_rx_request = LL_DMAMUX_REQ_UART4_RX, .dma_tx_request = LL_DMAMUX_REQ_UART4_TX, .it_rx_handler = DMA1_Channel3_IRQn, .it_tx_handler = DMA1_Channel4_IRQn, .baud_rate = 115200, .swap = 0 } };

void STRHAL_UART_Init()
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b086      	sub	sp, #24
 8008420:	af00      	add	r7, sp, #0
	//LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART3);
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 8008422:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8008426:	f7ff fcb5 	bl	8007d94 <LL_APB1_GRP1_EnableClock>
	//LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 800842a:	2004      	movs	r0, #4
 800842c:	f7ff fc9a 	bl	8007d64 <LL_AHB2_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1);
 8008430:	2004      	movs	r0, #4
 8008432:	f7ff fc7f 	bl	8007d34 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8008436:	2001      	movs	r0, #1
 8008438:	f7ff fc7c 	bl	8007d34 <LL_AHB1_GRP1_EnableClock>

	LL_GPIO_InitTypeDef GPIO_InitStruct =
 800843c:	463b      	mov	r3, r7
 800843e:	2200      	movs	r2, #0
 8008440:	601a      	str	r2, [r3, #0]
 8008442:	605a      	str	r2, [r3, #4]
 8008444:	609a      	str	r2, [r3, #8]
 8008446:	60da      	str	r2, [r3, #12]
 8008448:	611a      	str	r2, [r3, #16]
 800844a:	615a      	str	r2, [r3, #20]
	{ 0 };
	GPIO_InitStruct.Pin = LL_GPIO_PIN_10 | LL_GPIO_PIN_11;
 800844c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8008450:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8008452:	2302      	movs	r3, #2
 8008454:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8008456:	2302      	movs	r3, #2
 8008458:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800845a:	2300      	movs	r3, #0
 800845c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800845e:	2301      	movs	r3, #1
 8008460:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8008462:	2305      	movs	r3, #5
 8008464:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008466:	463b      	mov	r3, r7
 8008468:	4619      	mov	r1, r3
 800846a:	4803      	ldr	r0, [pc, #12]	; (8008478 <STRHAL_UART_Init+0x5c>)
 800846c:	f7fa ff49 	bl	8003302 <LL_GPIO_Init>

//	GPIO_InitStruct.Pin = LL_GPIO_PIN_3 | LL_GPIO_PIN_4;
//	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
}
 8008470:	bf00      	nop
 8008472:	3718      	adds	r7, #24
 8008474:	46bd      	mov	sp, r7
 8008476:	bd80      	pop	{r7, pc}
 8008478:	48000800 	.word	0x48000800

0800847c <STRHAL_UART_Instance_Init>:

int STRHAL_UART_Instance_Init(STRHAL_UART_Id_t uart_id)
{
 800847c:	b590      	push	{r4, r7, lr}
 800847e:	b097      	sub	sp, #92	; 0x5c
 8008480:	af00      	add	r7, sp, #0
 8008482:	4603      	mov	r3, r0
 8008484:	71fb      	strb	r3, [r7, #7]
	if (uart_id < 0 || uart_id >= STRHAL_N_UART)
 8008486:	79fb      	ldrb	r3, [r7, #7]
 8008488:	2b02      	cmp	r3, #2
 800848a:	d902      	bls.n	8008492 <STRHAL_UART_Instance_Init+0x16>
		return -1;
 800848c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008490:	e126      	b.n	80086e0 <STRHAL_UART_Instance_Init+0x264>

	STRHAL_UART_Handle_t *_uart = &_uarts[uart_id];
 8008492:	79fb      	ldrb	r3, [r7, #7]
 8008494:	f44f 720e 	mov.w	r2, #568	; 0x238
 8008498:	fb02 f303 	mul.w	r3, r2, r3
 800849c:	4a92      	ldr	r2, [pc, #584]	; (80086e8 <STRHAL_UART_Instance_Init+0x26c>)
 800849e:	4413      	add	r3, r2
 80084a0:	657b      	str	r3, [r7, #84]	; 0x54

	LL_USART_Disable(_uart->uart);
 80084a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	4618      	mov	r0, r3
 80084a8:	f7ff fe72 	bl	8008190 <LL_USART_Disable>

	LL_USART_InitTypeDef UART_InitStruct =
 80084ac:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80084b0:	2220      	movs	r2, #32
 80084b2:	2100      	movs	r1, #0
 80084b4:	4618      	mov	r0, r3
 80084b6:	f000 fbeb 	bl	8008c90 <memset>
	{ 0 };
	UART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80084ba:	2300      	movs	r3, #0
 80084bc:	63fb      	str	r3, [r7, #60]	; 0x3c
	UART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80084be:	2300      	movs	r3, #0
 80084c0:	643b      	str	r3, [r7, #64]	; 0x40
	UART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80084c2:	2300      	movs	r3, #0
 80084c4:	647b      	str	r3, [r7, #68]	; 0x44
	UART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80084c6:	230c      	movs	r3, #12
 80084c8:	64bb      	str	r3, [r7, #72]	; 0x48
	UART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80084ca:	2300      	movs	r3, #0
 80084cc:	64fb      	str	r3, [r7, #76]	; 0x4c
	UART_InitStruct.BaudRate = _uart->baud_rate;
 80084ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80084d0:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 80084d4:	63bb      	str	r3, [r7, #56]	; 0x38
	UART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 80084d6:	2300      	movs	r3, #0
 80084d8:	637b      	str	r3, [r7, #52]	; 0x34
	UART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80084da:	2300      	movs	r3, #0
 80084dc:	653b      	str	r3, [r7, #80]	; 0x50
	LL_USART_Init(_uart->uart, &UART_InitStruct);
 80084de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80084e6:	4611      	mov	r1, r2
 80084e8:	4618      	mov	r0, r3
 80084ea:	f7fb ffe7 	bl	80044bc <LL_USART_Init>

	LL_USART_SetTXFIFOThreshold(_uart->uart, LL_USART_FIFOTHRESHOLD_1_8);
 80084ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	2100      	movs	r1, #0
 80084f4:	4618      	mov	r0, r3
 80084f6:	f7ff fe6b 	bl	80081d0 <LL_USART_SetTXFIFOThreshold>
	LL_USART_SetRXFIFOThreshold(_uart->uart, LL_USART_FIFOTHRESHOLD_1_8);
 80084fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	2100      	movs	r1, #0
 8008500:	4618      	mov	r0, r3
 8008502:	f7ff fe8c 	bl	800821e <LL_USART_SetRXFIFOThreshold>
	LL_USART_DisableFIFO(_uart->uart);
 8008506:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4618      	mov	r0, r3
 800850c:	f7ff fe50 	bl	80081b0 <LL_USART_DisableFIFO>
	LL_USART_ConfigAsyncMode(_uart->uart);
 8008510:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4618      	mov	r0, r3
 8008516:	f7ff fefe 	bl	8008316 <LL_USART_ConfigAsyncMode>
	if (_uart->swap)
 800851a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800851c:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 8008520:	2b00      	cmp	r3, #0
 8008522:	d006      	beq.n	8008532 <STRHAL_UART_Instance_Init+0xb6>
		LL_USART_SetTXRXSwap(_uart->uart, LL_USART_TXRX_SWAPPED);
 8008524:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800852c:	4618      	mov	r0, r3
 800852e:	f7ff fedf 	bl	80082f0 <LL_USART_SetTXRXSwap>

	LL_DMA_InitTypeDef DMA_InitStruct =
 8008532:	f107 0308 	add.w	r3, r7, #8
 8008536:	222c      	movs	r2, #44	; 0x2c
 8008538:	2100      	movs	r1, #0
 800853a:	4618      	mov	r0, r3
 800853c:	f000 fba8 	bl	8008c90 <memset>
	{ 0 };

	DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 8008540:	2300      	movs	r3, #0
 8008542:	613b      	str	r3, [r7, #16]
	DMA_InitStruct.MemoryOrM2MDstAddress = (uint32_t) _uart->rx_buf.data;
 8008544:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008546:	f503 7384 	add.w	r3, r3, #264	; 0x108
 800854a:	60fb      	str	r3, [r7, #12]
	DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 800854c:	2300      	movs	r3, #0
 800854e:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 8008550:	2380      	movs	r3, #128	; 0x80
 8008552:	61fb      	str	r3, [r7, #28]
	DMA_InitStruct.Mode = LL_DMA_MODE_CIRCULAR;
 8008554:	2320      	movs	r3, #32
 8008556:	617b      	str	r3, [r7, #20]
	DMA_InitStruct.NbData = STRHAL_UART_BUF_SIZE;
 8008558:	f44f 7380 	mov.w	r3, #256	; 0x100
 800855c:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_InitStruct.PeriphOrM2MSrcAddress = (uint32_t) &(_uart->uart->RDR);
 800855e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	3324      	adds	r3, #36	; 0x24
 8008564:	60bb      	str	r3, [r7, #8]
	DMA_InitStruct.PeriphOrM2MSrcDataSize = (uint32_t) LL_DMA_PDATAALIGN_BYTE;
 8008566:	2300      	movs	r3, #0
 8008568:	623b      	str	r3, [r7, #32]
	DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_MEMORY_NOINCREMENT;
 800856a:	2300      	movs	r3, #0
 800856c:	61bb      	str	r3, [r7, #24]
	DMA_InitStruct.PeriphRequest = _uart->dma_rx_request;
 800856e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008570:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8008574:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMA_InitStruct.Priority = LL_DMA_PRIORITY_HIGH;
 8008576:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800857a:	633b      	str	r3, [r7, #48]	; 0x30

	LL_DMA_Init(DMA1, _uart->dma_rx_channel, &DMA_InitStruct);
 800857c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800857e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8008582:	f107 0208 	add.w	r2, r7, #8
 8008586:	4619      	mov	r1, r3
 8008588:	4858      	ldr	r0, [pc, #352]	; (80086ec <STRHAL_UART_Instance_Init+0x270>)
 800858a:	f7fa fd2f 	bl	8002fec <LL_DMA_Init>

	LL_USART_EnableDMAReq_RX(_uart->uart);
 800858e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	4618      	mov	r0, r3
 8008594:	f7ff fefb 	bl	800838e <LL_USART_EnableDMAReq_RX>

	LL_DMA_EnableIT_TC(DMA1, _uart->dma_rx_channel);
 8008598:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800859a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800859e:	4619      	mov	r1, r3
 80085a0:	4852      	ldr	r0, [pc, #328]	; (80086ec <STRHAL_UART_Instance_Init+0x270>)
 80085a2:	f7ff fd65 	bl	8008070 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1, _uart->dma_rx_channel);
 80085a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80085a8:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80085ac:	4619      	mov	r1, r3
 80085ae:	484f      	ldr	r0, [pc, #316]	; (80086ec <STRHAL_UART_Instance_Init+0x270>)
 80085b0:	f7ff fd80 	bl	80080b4 <LL_DMA_EnableIT_TE>

	NVIC_SetPriority(_uart->it_rx_handler, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 1));
 80085b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80085b6:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 80085ba:	b25c      	sxtb	r4, r3
 80085bc:	f7ff fb30 	bl	8007c20 <__NVIC_GetPriorityGrouping>
 80085c0:	4603      	mov	r3, r0
 80085c2:	2201      	movs	r2, #1
 80085c4:	2101      	movs	r1, #1
 80085c6:	4618      	mov	r0, r3
 80085c8:	f7ff fb80 	bl	8007ccc <NVIC_EncodePriority>
 80085cc:	4603      	mov	r3, r0
 80085ce:	4619      	mov	r1, r3
 80085d0:	4620      	mov	r0, r4
 80085d2:	f7ff fb51 	bl	8007c78 <__NVIC_SetPriority>
	NVIC_EnableIRQ(_uart->it_rx_handler);
 80085d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80085d8:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 80085dc:	b25b      	sxtb	r3, r3
 80085de:	4618      	mov	r0, r3
 80085e0:	f7ff fb2c 	bl	8007c3c <__NVIC_EnableIRQ>

	/*DMA configuration for TX */
	DMA_InitStruct.Direction = LL_DMA_DIRECTION_MEMORY_TO_PERIPH;
 80085e4:	2310      	movs	r3, #16
 80085e6:	613b      	str	r3, [r7, #16]
	DMA_InitStruct.MemoryOrM2MDstAddress = (uint32_t) _uart->tx_buf.data;
 80085e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80085ea:	3304      	adds	r3, #4
 80085ec:	60fb      	str	r3, [r7, #12]
	DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 80085ee:	2300      	movs	r3, #0
 80085f0:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 80085f2:	2380      	movs	r3, #128	; 0x80
 80085f4:	61fb      	str	r3, [r7, #28]
	DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 80085f6:	2300      	movs	r3, #0
 80085f8:	617b      	str	r3, [r7, #20]
	DMA_InitStruct.NbData = STRHAL_UART_BUF_SIZE;
 80085fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80085fe:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_InitStruct.PeriphOrM2MSrcAddress = (uint32_t) &(_uart->uart->TDR);
 8008600:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	3328      	adds	r3, #40	; 0x28
 8008606:	60bb      	str	r3, [r7, #8]
	DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 8008608:	2300      	movs	r3, #0
 800860a:	623b      	str	r3, [r7, #32]
	DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_MEMORY_NOINCREMENT;
 800860c:	2300      	movs	r3, #0
 800860e:	61bb      	str	r3, [r7, #24]
	DMA_InitStruct.PeriphRequest = _uart->dma_tx_request;
 8008610:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008612:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8008616:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMA_InitStruct.Priority = LL_DMA_PRIORITY_HIGH;
 8008618:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800861c:	633b      	str	r3, [r7, #48]	; 0x30
	LL_DMA_Init(DMA1, _uart->dma_tx_channel, &DMA_InitStruct);
 800861e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008620:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8008624:	f107 0208 	add.w	r2, r7, #8
 8008628:	4619      	mov	r1, r3
 800862a:	4830      	ldr	r0, [pc, #192]	; (80086ec <STRHAL_UART_Instance_Init+0x270>)
 800862c:	f7fa fcde 	bl	8002fec <LL_DMA_Init>

	LL_USART_EnableDMAReq_TX(_uart->uart);
 8008630:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4618      	mov	r0, r3
 8008636:	f7ff fecd 	bl	80083d4 <LL_USART_EnableDMAReq_TX>

	LL_DMA_EnableIT_TC(DMA1, _uart->dma_tx_channel);
 800863a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800863c:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8008640:	4619      	mov	r1, r3
 8008642:	482a      	ldr	r0, [pc, #168]	; (80086ec <STRHAL_UART_Instance_Init+0x270>)
 8008644:	f7ff fd14 	bl	8008070 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1, _uart->dma_tx_channel);
 8008648:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800864a:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800864e:	4619      	mov	r1, r3
 8008650:	4826      	ldr	r0, [pc, #152]	; (80086ec <STRHAL_UART_Instance_Init+0x270>)
 8008652:	f7ff fd2f 	bl	80080b4 <LL_DMA_EnableIT_TE>

	NVIC_SetPriority(_uart->it_tx_handler, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 2));
 8008656:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008658:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800865c:	b25c      	sxtb	r4, r3
 800865e:	f7ff fadf 	bl	8007c20 <__NVIC_GetPriorityGrouping>
 8008662:	4603      	mov	r3, r0
 8008664:	2202      	movs	r2, #2
 8008666:	2101      	movs	r1, #1
 8008668:	4618      	mov	r0, r3
 800866a:	f7ff fb2f 	bl	8007ccc <NVIC_EncodePriority>
 800866e:	4603      	mov	r3, r0
 8008670:	4619      	mov	r1, r3
 8008672:	4620      	mov	r0, r4
 8008674:	f7ff fb00 	bl	8007c78 <__NVIC_SetPriority>
	NVIC_EnableIRQ(_uart->it_tx_handler);
 8008678:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800867a:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800867e:	b25b      	sxtb	r3, r3
 8008680:	4618      	mov	r0, r3
 8008682:	f7ff fadb 	bl	8007c3c <__NVIC_EnableIRQ>

	LL_USART_EnableDirectionTx(_uart->uart);
 8008686:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4618      	mov	r0, r3
 800868c:	f7ff fe0f 	bl	80082ae <LL_USART_EnableDirectionTx>
	LL_USART_EnableDirectionRx(_uart->uart);
 8008690:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4618      	mov	r0, r3
 8008696:	f7ff fde9 	bl	800826c <LL_USART_EnableDirectionRx>
	LL_USART_Enable(_uart->uart);
 800869a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	4618      	mov	r0, r3
 80086a0:	f7ff fd66 	bl	8008170 <LL_USART_Enable>

	_uart->state = STRHAL_UART_STATE_00;
 80086a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80086a6:	2200      	movs	r2, #0
 80086a8:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
	_uart->rx_buf.h = _uart->rx_buf.n = _uart->tx_buf.n = 0;
 80086ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80086ae:	2200      	movs	r2, #0
 80086b0:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 80086b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80086b6:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 80086ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80086bc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
 80086c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80086c2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80086c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80086c8:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
	_uart->rx_buf.n_dma = STRHAL_UART_BUF_SIZE;
 80086cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80086ce:	f44f 7280 	mov.w	r2, #256	; 0x100
 80086d2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	_uart->tx_buf.n = 0;
 80086d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80086d8:	2200      	movs	r2, #0
 80086da:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	return 0;
 80086de:	2300      	movs	r3, #0
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	375c      	adds	r7, #92	; 0x5c
 80086e4:	46bd      	mov	sp, r7
 80086e6:	bd90      	pop	{r4, r7, pc}
 80086e8:	20000074 	.word	0x20000074
 80086ec:	40020000 	.word	0x40020000

080086f0 <STRHAL_UART_Debug_Write_DMA>:

int32_t STRHAL_UART_Debug_Write_DMA(const char *data, uint32_t n)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b082      	sub	sp, #8
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
 80086f8:	6039      	str	r1, [r7, #0]
	return STRHAL_UART_Write_DMA(STRHAL_UART_DEBUG, data, n);
 80086fa:	683a      	ldr	r2, [r7, #0]
 80086fc:	6879      	ldr	r1, [r7, #4]
 80086fe:	2002      	movs	r0, #2
 8008700:	f000 f818 	bl	8008734 <STRHAL_UART_Write_DMA>
 8008704:	4603      	mov	r3, r0
}
 8008706:	4618      	mov	r0, r3
 8008708:	3708      	adds	r7, #8
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}

0800870e <STRHAL_UART_Debug_Write_Blocking>:

int32_t STRHAL_UART_Debug_Write_Blocking(const char *data, uint32_t n, uint16_t timeout)
{
 800870e:	b580      	push	{r7, lr}
 8008710:	b084      	sub	sp, #16
 8008712:	af00      	add	r7, sp, #0
 8008714:	60f8      	str	r0, [r7, #12]
 8008716:	60b9      	str	r1, [r7, #8]
 8008718:	4613      	mov	r3, r2
 800871a:	80fb      	strh	r3, [r7, #6]
	return STRHAL_UART_Write_Blocking(STRHAL_UART_DEBUG, data, n, timeout);
 800871c:	88fb      	ldrh	r3, [r7, #6]
 800871e:	68ba      	ldr	r2, [r7, #8]
 8008720:	68f9      	ldr	r1, [r7, #12]
 8008722:	2002      	movs	r0, #2
 8008724:	f000 f8a8 	bl	8008878 <STRHAL_UART_Write_Blocking>
 8008728:	4603      	mov	r3, r0
}
 800872a:	4618      	mov	r0, r3
 800872c:	3710      	adds	r7, #16
 800872e:	46bd      	mov	sp, r7
 8008730:	bd80      	pop	{r7, pc}
	...

08008734 <STRHAL_UART_Write_DMA>:

int32_t STRHAL_UART_Write_DMA(STRHAL_UART_Id_t uart_id, const char *data, uint32_t n)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b086      	sub	sp, #24
 8008738:	af00      	add	r7, sp, #0
 800873a:	4603      	mov	r3, r0
 800873c:	60b9      	str	r1, [r7, #8]
 800873e:	607a      	str	r2, [r7, #4]
 8008740:	73fb      	strb	r3, [r7, #15]
	if (uart_id < 0 || uart_id >= STRHAL_N_UART)
 8008742:	7bfb      	ldrb	r3, [r7, #15]
 8008744:	2b02      	cmp	r3, #2
 8008746:	d902      	bls.n	800874e <STRHAL_UART_Write_DMA+0x1a>
		return -1;
 8008748:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800874c:	e08b      	b.n	8008866 <STRHAL_UART_Write_DMA+0x132>

	STRHAL_UART_Handle_t *_uart = &_uarts[uart_id];
 800874e:	7bfb      	ldrb	r3, [r7, #15]
 8008750:	f44f 720e 	mov.w	r2, #568	; 0x238
 8008754:	fb02 f303 	mul.w	r3, r2, r3
 8008758:	4a45      	ldr	r2, [pc, #276]	; (8008870 <STRHAL_UART_Write_DMA+0x13c>)
 800875a:	4413      	add	r3, r2
 800875c:	613b      	str	r3, [r7, #16]

	if (_uart->state & (STRHAL_UART_STATE_TX | STRHAL_UART_STATE_TE) || n > STRHAL_UART_BUF_SIZE)
 800875e:	693b      	ldr	r3, [r7, #16]
 8008760:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008764:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008768:	2b00      	cmp	r3, #0
 800876a:	d103      	bne.n	8008774 <STRHAL_UART_Write_DMA+0x40>
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008772:	d901      	bls.n	8008778 <STRHAL_UART_Write_DMA+0x44>
		return 0;
 8008774:	2300      	movs	r3, #0
 8008776:	e076      	b.n	8008866 <STRHAL_UART_Write_DMA+0x132>

	uint32_t i;
	for (i = 0; i < n; ++i)
 8008778:	2300      	movs	r3, #0
 800877a:	617b      	str	r3, [r7, #20]
 800877c:	e00c      	b.n	8008798 <STRHAL_UART_Write_DMA+0x64>
		_uart->tx_buf.data[i] = data[i];
 800877e:	68ba      	ldr	r2, [r7, #8]
 8008780:	697b      	ldr	r3, [r7, #20]
 8008782:	4413      	add	r3, r2
 8008784:	7819      	ldrb	r1, [r3, #0]
 8008786:	693a      	ldr	r2, [r7, #16]
 8008788:	697b      	ldr	r3, [r7, #20]
 800878a:	4413      	add	r3, r2
 800878c:	3304      	adds	r3, #4
 800878e:	460a      	mov	r2, r1
 8008790:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < n; ++i)
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	3301      	adds	r3, #1
 8008796:	617b      	str	r3, [r7, #20]
 8008798:	697a      	ldr	r2, [r7, #20]
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	429a      	cmp	r2, r3
 800879e:	d3ee      	bcc.n	800877e <STRHAL_UART_Write_DMA+0x4a>

	_uart->tx_buf.n = n;
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	687a      	ldr	r2, [r7, #4]
 80087a4:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104

	LL_DMA_DisableChannel(DMA1, _uart->dma_tx_channel);
 80087a8:	693b      	ldr	r3, [r7, #16]
 80087aa:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80087ae:	4619      	mov	r1, r3
 80087b0:	4830      	ldr	r0, [pc, #192]	; (8008874 <STRHAL_UART_Write_DMA+0x140>)
 80087b2:	f7ff fb29 	bl	8007e08 <LL_DMA_DisableChannel>
	while (LL_DMA_IsEnabledChannel(DMA1, _uart->dma_tx_channel));
 80087b6:	bf00      	nop
 80087b8:	693b      	ldr	r3, [r7, #16]
 80087ba:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80087be:	4619      	mov	r1, r3
 80087c0:	482c      	ldr	r0, [pc, #176]	; (8008874 <STRHAL_UART_Write_DMA+0x140>)
 80087c2:	f7ff fb43 	bl	8007e4c <LL_DMA_IsEnabledChannel>
 80087c6:	4603      	mov	r3, r0
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d1f5      	bne.n	80087b8 <STRHAL_UART_Write_DMA+0x84>

	if (_uart->dma_tx_channel == 1U)
 80087cc:	693b      	ldr	r3, [r7, #16]
 80087ce:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80087d2:	2b01      	cmp	r3, #1
 80087d4:	d106      	bne.n	80087e4 <STRHAL_UART_Write_DMA+0xb0>
	{
		LL_DMA_ClearFlag_TC2(DMA1);
 80087d6:	4827      	ldr	r0, [pc, #156]	; (8008874 <STRHAL_UART_Write_DMA+0x140>)
 80087d8:	f7ff fc07 	bl	8007fea <LL_DMA_ClearFlag_TC2>
		LL_DMA_ClearFlag_TE2(DMA1);
 80087dc:	4825      	ldr	r0, [pc, #148]	; (8008874 <STRHAL_UART_Write_DMA+0x140>)
 80087de:	f7ff fc2c 	bl	800803a <LL_DMA_ClearFlag_TE2>
 80087e2:	e00a      	b.n	80087fa <STRHAL_UART_Write_DMA+0xc6>
	}
	else if (_uart->dma_tx_channel == 3U)
 80087e4:	693b      	ldr	r3, [r7, #16]
 80087e6:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80087ea:	2b03      	cmp	r3, #3
 80087ec:	d105      	bne.n	80087fa <STRHAL_UART_Write_DMA+0xc6>
	{
		LL_DMA_ClearFlag_TC4(DMA1);
 80087ee:	4821      	ldr	r0, [pc, #132]	; (8008874 <STRHAL_UART_Write_DMA+0x140>)
 80087f0:	f7ff fc08 	bl	8008004 <LL_DMA_ClearFlag_TC4>
		LL_DMA_ClearFlag_TE4(DMA1);
 80087f4:	481f      	ldr	r0, [pc, #124]	; (8008874 <STRHAL_UART_Write_DMA+0x140>)
 80087f6:	f7ff fc2d 	bl	8008054 <LL_DMA_ClearFlag_TE4>
	}

	_uart->state &= ~STRHAL_UART_STATE_TC;
 80087fa:	693b      	ldr	r3, [r7, #16]
 80087fc:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008800:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008804:	b2da      	uxtb	r2, r3
 8008806:	693b      	ldr	r3, [r7, #16]
 8008808:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
	_uart->state |= STRHAL_UART_STATE_TX;
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008812:	f043 0320 	orr.w	r3, r3, #32
 8008816:	b2da      	uxtb	r2, r3
 8008818:	693b      	ldr	r3, [r7, #16]
 800881a:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214

	LL_DMA_SetMemoryAddress(DMA1, _uart->dma_tx_channel, (uint32_t) _uart->tx_buf.data);
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 8008824:	693b      	ldr	r3, [r7, #16]
 8008826:	3304      	adds	r3, #4
 8008828:	461a      	mov	r2, r3
 800882a:	4812      	ldr	r0, [pc, #72]	; (8008874 <STRHAL_UART_Write_DMA+0x140>)
 800882c:	f7ff fb6a 	bl	8007f04 <LL_DMA_SetMemoryAddress>
	LL_DMA_SetDataLength(DMA1, _uart->dma_tx_channel, n);
 8008830:	693b      	ldr	r3, [r7, #16]
 8008832:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8008836:	687a      	ldr	r2, [r7, #4]
 8008838:	4619      	mov	r1, r3
 800883a:	480e      	ldr	r0, [pc, #56]	; (8008874 <STRHAL_UART_Write_DMA+0x140>)
 800883c:	f7ff fb24 	bl	8007e88 <LL_DMA_SetDataLength>

	LL_DMA_EnableChannel(DMA1, _uart->dma_tx_channel);
 8008840:	693b      	ldr	r3, [r7, #16]
 8008842:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8008846:	4619      	mov	r1, r3
 8008848:	480a      	ldr	r0, [pc, #40]	; (8008874 <STRHAL_UART_Write_DMA+0x140>)
 800884a:	f7ff fabb 	bl	8007dc4 <LL_DMA_EnableChannel>
	while (!LL_DMA_IsEnabledChannel(DMA1, _uart->dma_tx_channel));
 800884e:	bf00      	nop
 8008850:	693b      	ldr	r3, [r7, #16]
 8008852:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8008856:	4619      	mov	r1, r3
 8008858:	4806      	ldr	r0, [pc, #24]	; (8008874 <STRHAL_UART_Write_DMA+0x140>)
 800885a:	f7ff faf7 	bl	8007e4c <LL_DMA_IsEnabledChannel>
 800885e:	4603      	mov	r3, r0
 8008860:	2b00      	cmp	r3, #0
 8008862:	d0f5      	beq.n	8008850 <STRHAL_UART_Write_DMA+0x11c>

	return n;
 8008864:	687b      	ldr	r3, [r7, #4]
}
 8008866:	4618      	mov	r0, r3
 8008868:	3718      	adds	r7, #24
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}
 800886e:	bf00      	nop
 8008870:	20000074 	.word	0x20000074
 8008874:	40020000 	.word	0x40020000

08008878 <STRHAL_UART_Write_Blocking>:

int32_t STRHAL_UART_Write_Blocking(STRHAL_UART_Id_t uart_id, const char *data, uint32_t n, uint16_t timeout)
{
 8008878:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800887c:	b08a      	sub	sp, #40	; 0x28
 800887e:	af00      	add	r7, sp, #0
 8008880:	60b9      	str	r1, [r7, #8]
 8008882:	607a      	str	r2, [r7, #4]
 8008884:	461a      	mov	r2, r3
 8008886:	4603      	mov	r3, r0
 8008888:	73fb      	strb	r3, [r7, #15]
 800888a:	4613      	mov	r3, r2
 800888c:	81bb      	strh	r3, [r7, #12]
	if (uart_id < 0 || uart_id >= STRHAL_N_UART)
 800888e:	7bfb      	ldrb	r3, [r7, #15]
 8008890:	2b02      	cmp	r3, #2
 8008892:	d902      	bls.n	800889a <STRHAL_UART_Write_Blocking+0x22>
		return -1;
 8008894:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008898:	e0a1      	b.n	80089de <STRHAL_UART_Write_Blocking+0x166>

	STRHAL_UART_Handle_t *_uart = &_uarts[uart_id];
 800889a:	7bfb      	ldrb	r3, [r7, #15]
 800889c:	f44f 720e 	mov.w	r2, #568	; 0x238
 80088a0:	fb02 f303 	mul.w	r3, r2, r3
 80088a4:	4a50      	ldr	r2, [pc, #320]	; (80089e8 <STRHAL_UART_Write_Blocking+0x170>)
 80088a6:	4413      	add	r3, r2
 80088a8:	61fb      	str	r3, [r7, #28]

	if (_uart->state & (STRHAL_UART_STATE_TX | STRHAL_UART_STATE_TE) || n > STRHAL_UART_BUF_SIZE)
 80088aa:	69fb      	ldr	r3, [r7, #28]
 80088ac:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 80088b0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d103      	bne.n	80088c0 <STRHAL_UART_Write_Blocking+0x48>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80088be:	d901      	bls.n	80088c4 <STRHAL_UART_Write_Blocking+0x4c>
		return 0;
 80088c0:	2300      	movs	r3, #0
 80088c2:	e08c      	b.n	80089de <STRHAL_UART_Write_Blocking+0x166>

	uint32_t i;
	for (i = 0; i < n; ++i)
 80088c4:	2300      	movs	r3, #0
 80088c6:	627b      	str	r3, [r7, #36]	; 0x24
 80088c8:	e00c      	b.n	80088e4 <STRHAL_UART_Write_Blocking+0x6c>
		_uart->tx_buf.data[i] = data[i];
 80088ca:	68ba      	ldr	r2, [r7, #8]
 80088cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ce:	4413      	add	r3, r2
 80088d0:	7819      	ldrb	r1, [r3, #0]
 80088d2:	69fa      	ldr	r2, [r7, #28]
 80088d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088d6:	4413      	add	r3, r2
 80088d8:	3304      	adds	r3, #4
 80088da:	460a      	mov	r2, r1
 80088dc:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < n; ++i)
 80088de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088e0:	3301      	adds	r3, #1
 80088e2:	627b      	str	r3, [r7, #36]	; 0x24
 80088e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	429a      	cmp	r2, r3
 80088ea:	d3ee      	bcc.n	80088ca <STRHAL_UART_Write_Blocking+0x52>

	_uart->tx_buf.n = n;
 80088ec:	69fb      	ldr	r3, [r7, #28]
 80088ee:	687a      	ldr	r2, [r7, #4]
 80088f0:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104

	_uart->state &= ~STRHAL_UART_STATE_TC;
 80088f4:	69fb      	ldr	r3, [r7, #28]
 80088f6:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 80088fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80088fe:	b2da      	uxtb	r2, r3
 8008900:	69fb      	ldr	r3, [r7, #28]
 8008902:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
	_uart->state |= STRHAL_UART_STATE_TX;
 8008906:	69fb      	ldr	r3, [r7, #28]
 8008908:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 800890c:	f043 0320 	orr.w	r3, r3, #32
 8008910:	b2da      	uxtb	r2, r3
 8008912:	69fb      	ldr	r3, [r7, #28]
 8008914:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214

	uint8_t *tx_data = (uint8_t*) _uart->tx_buf.data;
 8008918:	69fb      	ldr	r3, [r7, #28]
 800891a:	3304      	adds	r3, #4
 800891c:	623b      	str	r3, [r7, #32]

	uint64_t tx_starttime = STRHAL_Systick_GetTick();
 800891e:	f7fe fc7d 	bl	800721c <STRHAL_Systick_GetTick>
 8008922:	e9c7 0104 	strd	r0, r1, [r7, #16]

	while (_uart->tx_buf.n > 0)
 8008926:	e028      	b.n	800897a <STRHAL_UART_Write_Blocking+0x102>
	{
		// wait until byte transmitted, or timeout
		while (!LL_USART_IsActiveFlag_TXE_TXFNF(_uart->uart))
		{
			if (STRHAL_Systick_GetTick() - tx_starttime > timeout)
 8008928:	f7fe fc78 	bl	800721c <STRHAL_Systick_GetTick>
 800892c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008930:	ebb0 0802 	subs.w	r8, r0, r2
 8008934:	eb61 0903 	sbc.w	r9, r1, r3
 8008938:	89ba      	ldrh	r2, [r7, #12]
 800893a:	f04f 0300 	mov.w	r3, #0
 800893e:	454b      	cmp	r3, r9
 8008940:	bf08      	it	eq
 8008942:	4542      	cmpeq	r2, r8
 8008944:	d202      	bcs.n	800894c <STRHAL_UART_Write_Blocking+0xd4>
				return -1;
 8008946:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800894a:	e048      	b.n	80089de <STRHAL_UART_Write_Blocking+0x166>
		while (!LL_USART_IsActiveFlag_TXE_TXFNF(_uart->uart))
 800894c:	69fb      	ldr	r3, [r7, #28]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4618      	mov	r0, r3
 8008952:	f7ff fd09 	bl	8008368 <LL_USART_IsActiveFlag_TXE_TXFNF>
 8008956:	4603      	mov	r3, r0
 8008958:	2b00      	cmp	r3, #0
 800895a:	d0e5      	beq.n	8008928 <STRHAL_UART_Write_Blocking+0xb0>
		}
		_uart->uart->TDR = (uint8_t) (*tx_data & 0xFFU);
 800895c:	6a3b      	ldr	r3, [r7, #32]
 800895e:	781a      	ldrb	r2, [r3, #0]
 8008960:	69fb      	ldr	r3, [r7, #28]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	629a      	str	r2, [r3, #40]	; 0x28
		tx_data++;
 8008966:	6a3b      	ldr	r3, [r7, #32]
 8008968:	3301      	adds	r3, #1
 800896a:	623b      	str	r3, [r7, #32]
		_uart->tx_buf.n--;
 800896c:	69fb      	ldr	r3, [r7, #28]
 800896e:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8008972:	1e5a      	subs	r2, r3, #1
 8008974:	69fb      	ldr	r3, [r7, #28]
 8008976:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	while (_uart->tx_buf.n > 0)
 800897a:	69fb      	ldr	r3, [r7, #28]
 800897c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8008980:	2b00      	cmp	r3, #0
 8008982:	d1e3      	bne.n	800894c <STRHAL_UART_Write_Blocking+0xd4>
	}

	// wait until transmission complete, or timeout
	while (!LL_USART_IsActiveFlag_TC(_uart->uart))
 8008984:	e010      	b.n	80089a8 <STRHAL_UART_Write_Blocking+0x130>
	{
		if (STRHAL_Systick_GetTick() - tx_starttime > timeout)
 8008986:	f7fe fc49 	bl	800721c <STRHAL_Systick_GetTick>
 800898a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800898e:	1a84      	subs	r4, r0, r2
 8008990:	eb61 0503 	sbc.w	r5, r1, r3
 8008994:	89ba      	ldrh	r2, [r7, #12]
 8008996:	f04f 0300 	mov.w	r3, #0
 800899a:	42ab      	cmp	r3, r5
 800899c:	bf08      	it	eq
 800899e:	42a2      	cmpeq	r2, r4
 80089a0:	d202      	bcs.n	80089a8 <STRHAL_UART_Write_Blocking+0x130>
			return -1;
 80089a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80089a6:	e01a      	b.n	80089de <STRHAL_UART_Write_Blocking+0x166>
	while (!LL_USART_IsActiveFlag_TC(_uart->uart))
 80089a8:	69fb      	ldr	r3, [r7, #28]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	4618      	mov	r0, r3
 80089ae:	f7ff fcc8 	bl	8008342 <LL_USART_IsActiveFlag_TC>
 80089b2:	4603      	mov	r3, r0
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d0e6      	beq.n	8008986 <STRHAL_UART_Write_Blocking+0x10e>
	}

	_uart->state &= ~STRHAL_UART_STATE_TX;
 80089b8:	69fb      	ldr	r3, [r7, #28]
 80089ba:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 80089be:	f023 0320 	bic.w	r3, r3, #32
 80089c2:	b2da      	uxtb	r2, r3
 80089c4:	69fb      	ldr	r3, [r7, #28]
 80089c6:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
	_uart->state |= STRHAL_UART_STATE_TC;
 80089ca:	69fb      	ldr	r3, [r7, #28]
 80089cc:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 80089d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089d4:	b2da      	uxtb	r2, r3
 80089d6:	69fb      	ldr	r3, [r7, #28]
 80089d8:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214

	return n;
 80089dc:	687b      	ldr	r3, [r7, #4]
}
 80089de:	4618      	mov	r0, r3
 80089e0:	3728      	adds	r7, #40	; 0x28
 80089e2:	46bd      	mov	sp, r7
 80089e4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80089e8:	20000074 	.word	0x20000074

080089ec <DMA1_Channel1_IRQHandler>:
{
	return _uarts[uart_id].state;
}

void DMA1_Channel1_IRQHandler(void)
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b082      	sub	sp, #8
 80089f0:	af00      	add	r7, sp, #0
	STRHAL_UART_Handle_t *_uart = &_uarts[STRHAL_UART4];
 80089f2:	4b3f      	ldr	r3, [pc, #252]	; (8008af0 <DMA1_Channel1_IRQHandler+0x104>)
 80089f4:	607b      	str	r3, [r7, #4]
	if (LL_DMA_IsEnabledIT_TC(DMA1, LL_DMA_CHANNEL_1) && LL_DMA_IsActiveFlag_TC1(DMA1))
 80089f6:	2100      	movs	r1, #0
 80089f8:	483e      	ldr	r0, [pc, #248]	; (8008af4 <DMA1_Channel1_IRQHandler+0x108>)
 80089fa:	f7ff fb7d 	bl	80080f8 <LL_DMA_IsEnabledIT_TC>
 80089fe:	4603      	mov	r3, r0
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d037      	beq.n	8008a74 <DMA1_Channel1_IRQHandler+0x88>
 8008a04:	483b      	ldr	r0, [pc, #236]	; (8008af4 <DMA1_Channel1_IRQHandler+0x108>)
 8008a06:	f7ff fa97 	bl	8007f38 <LL_DMA_IsActiveFlag_TC1>
 8008a0a:	4603      	mov	r3, r0
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d031      	beq.n	8008a74 <DMA1_Channel1_IRQHandler+0x88>
	{
		LL_DMA_ClearFlag_TC1(DMA1);
 8008a10:	4838      	ldr	r0, [pc, #224]	; (8008af4 <DMA1_Channel1_IRQHandler+0x108>)
 8008a12:	f7ff fadd 	bl	8007fd0 <LL_DMA_ClearFlag_TC1>
		_uart->rx_buf.n += _uart->rx_buf.n_dma;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008a22:	441a      	add	r2, r3
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
		_uart->rx_buf.n_dma = STRHAL_UART_BUF_SIZE;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008a30:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

		if (_uart->rx_buf.n > STRHAL_UART_BUF_SIZE)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8008a3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a3e:	d953      	bls.n	8008ae8 <DMA1_Channel1_IRQHandler+0xfc>
		{
			_uart->rx_buf.h += _uart->rx_buf.n % STRHAL_UART_BUF_SIZE;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8008a4c:	b2db      	uxtb	r3, r3
 8008a4e:	441a      	add	r2, r3
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			_uart->rx_buf.n = STRHAL_UART_BUF_SIZE;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008a5c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

			_uart->state |= STRHAL_UART_STATE_RO;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008a66:	f043 0308 	orr.w	r3, r3, #8
 8008a6a:	b2da      	uxtb	r2, r3
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
		if (_uart->rx_buf.n > STRHAL_UART_BUF_SIZE)
 8008a72:	e039      	b.n	8008ae8 <DMA1_Channel1_IRQHandler+0xfc>
		}
	}

	else if (LL_DMA_IsEnabledIT_TE(DMA1, LL_DMA_CHANNEL_1) && LL_DMA_IsActiveFlag_TE1(DMA1))
 8008a74:	2100      	movs	r1, #0
 8008a76:	481f      	ldr	r0, [pc, #124]	; (8008af4 <DMA1_Channel1_IRQHandler+0x108>)
 8008a78:	f7ff fb5c 	bl	8008134 <LL_DMA_IsEnabledIT_TE>
 8008a7c:	4603      	mov	r3, r0
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d032      	beq.n	8008ae8 <DMA1_Channel1_IRQHandler+0xfc>
 8008a82:	481c      	ldr	r0, [pc, #112]	; (8008af4 <DMA1_Channel1_IRQHandler+0x108>)
 8008a84:	f7ff fa7e 	bl	8007f84 <LL_DMA_IsActiveFlag_TE1>
 8008a88:	4603      	mov	r3, r0
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d02c      	beq.n	8008ae8 <DMA1_Channel1_IRQHandler+0xfc>
	{
		LL_DMA_ClearFlag_TE1(DMA1);
 8008a8e:	4819      	ldr	r0, [pc, #100]	; (8008af4 <DMA1_Channel1_IRQHandler+0x108>)
 8008a90:	f7ff fac6 	bl	8008020 <LL_DMA_ClearFlag_TE1>
		_uart->rx_buf.n = STRHAL_UART_BUF_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_1);
 8008a94:	2100      	movs	r1, #0
 8008a96:	4817      	ldr	r0, [pc, #92]	; (8008af4 <DMA1_Channel1_IRQHandler+0x108>)
 8008a98:	f7ff fa1c 	bl	8007ed4 <LL_DMA_GetDataLength>
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	f5c3 7280 	rsb	r2, r3, #256	; 0x100
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

		_uart->state &= ~STRHAL_UART_STATE_RX;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008aae:	f023 0302 	bic.w	r3, r3, #2
 8008ab2:	b2da      	uxtb	r2, r3
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
		_uart->state &= ~STRHAL_UART_STATE_RC;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008ac0:	f023 0304 	bic.w	r3, r3, #4
 8008ac4:	b2da      	uxtb	r2, r3
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
		_uart->state |= STRHAL_UART_STATE_RE;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008ad2:	f043 0310 	orr.w	r3, r3, #16
 8008ad6:	b2da      	uxtb	r2, r3
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214

		STRHAL_OofHandler(STRHAL_OOF_UART, "DMA FAIL");
 8008ade:	4906      	ldr	r1, [pc, #24]	; (8008af8 <DMA1_Channel1_IRQHandler+0x10c>)
 8008ae0:	2008      	movs	r0, #8
 8008ae2:	f7f8 fac3 	bl	800106c <STRHAL_OofHandler>
	}
}
 8008ae6:	e7ff      	b.n	8008ae8 <DMA1_Channel1_IRQHandler+0xfc>
 8008ae8:	bf00      	nop
 8008aea:	3708      	adds	r7, #8
 8008aec:	46bd      	mov	sp, r7
 8008aee:	bd80      	pop	{r7, pc}
 8008af0:	200004e4 	.word	0x200004e4
 8008af4:	40020000 	.word	0x40020000
 8008af8:	08008f14 	.word	0x08008f14

08008afc <DMA1_Channel2_IRQHandler>:

void DMA1_Channel2_IRQHandler(void)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b082      	sub	sp, #8
 8008b00:	af00      	add	r7, sp, #0
	STRHAL_UART_Handle_t *_uart = &_uarts[STRHAL_UART4];
 8008b02:	4b2a      	ldr	r3, [pc, #168]	; (8008bac <DMA1_Channel2_IRQHandler+0xb0>)
 8008b04:	607b      	str	r3, [r7, #4]
	if (LL_DMA_IsEnabledIT_TC(DMA1, LL_DMA_CHANNEL_2) && LL_DMA_IsActiveFlag_TC2(DMA1))
 8008b06:	2101      	movs	r1, #1
 8008b08:	4829      	ldr	r0, [pc, #164]	; (8008bb0 <DMA1_Channel2_IRQHandler+0xb4>)
 8008b0a:	f7ff faf5 	bl	80080f8 <LL_DMA_IsEnabledIT_TC>
 8008b0e:	4603      	mov	r3, r0
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d01b      	beq.n	8008b4c <DMA1_Channel2_IRQHandler+0x50>
 8008b14:	4826      	ldr	r0, [pc, #152]	; (8008bb0 <DMA1_Channel2_IRQHandler+0xb4>)
 8008b16:	f7ff fa22 	bl	8007f5e <LL_DMA_IsActiveFlag_TC2>
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d015      	beq.n	8008b4c <DMA1_Channel2_IRQHandler+0x50>
	{
		LL_DMA_ClearFlag_TC2(DMA1);
 8008b20:	4823      	ldr	r0, [pc, #140]	; (8008bb0 <DMA1_Channel2_IRQHandler+0xb4>)
 8008b22:	f7ff fa62 	bl	8007fea <LL_DMA_ClearFlag_TC2>
		_uart->state &= ~STRHAL_UART_STATE_TX;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008b2c:	f023 0320 	bic.w	r3, r3, #32
 8008b30:	b2da      	uxtb	r2, r3
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
		_uart->state |= STRHAL_UART_STATE_TC;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008b3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b42:	b2da      	uxtb	r2, r3
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
		LL_DMA_ClearFlag_TE2(DMA1);
		_uart->state &= ~STRHAL_UART_STATE_TX;
		_uart->state &= ~STRHAL_UART_STATE_TC;
		_uart->state |= STRHAL_UART_STATE_TE;
	}
}
 8008b4a:	e02a      	b.n	8008ba2 <DMA1_Channel2_IRQHandler+0xa6>
	else if (LL_DMA_IsEnabledIT_TE(DMA1, LL_DMA_CHANNEL_2) && LL_DMA_IsActiveFlag_TE2(DMA1))
 8008b4c:	2101      	movs	r1, #1
 8008b4e:	4818      	ldr	r0, [pc, #96]	; (8008bb0 <DMA1_Channel2_IRQHandler+0xb4>)
 8008b50:	f7ff faf0 	bl	8008134 <LL_DMA_IsEnabledIT_TE>
 8008b54:	4603      	mov	r3, r0
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d023      	beq.n	8008ba2 <DMA1_Channel2_IRQHandler+0xa6>
 8008b5a:	4815      	ldr	r0, [pc, #84]	; (8008bb0 <DMA1_Channel2_IRQHandler+0xb4>)
 8008b5c:	f7ff fa25 	bl	8007faa <LL_DMA_IsActiveFlag_TE2>
 8008b60:	4603      	mov	r3, r0
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d01d      	beq.n	8008ba2 <DMA1_Channel2_IRQHandler+0xa6>
		LL_DMA_ClearFlag_TE2(DMA1);
 8008b66:	4812      	ldr	r0, [pc, #72]	; (8008bb0 <DMA1_Channel2_IRQHandler+0xb4>)
 8008b68:	f7ff fa67 	bl	800803a <LL_DMA_ClearFlag_TE2>
		_uart->state &= ~STRHAL_UART_STATE_TX;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008b72:	f023 0320 	bic.w	r3, r3, #32
 8008b76:	b2da      	uxtb	r2, r3
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
		_uart->state &= ~STRHAL_UART_STATE_TC;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008b84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b88:	b2da      	uxtb	r2, r3
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
		_uart->state |= STRHAL_UART_STATE_TE;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008b96:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008b9a:	b2da      	uxtb	r2, r3
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
}
 8008ba2:	bf00      	nop
 8008ba4:	3708      	adds	r7, #8
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}
 8008baa:	bf00      	nop
 8008bac:	200004e4 	.word	0x200004e4
 8008bb0:	40020000 	.word	0x40020000

08008bb4 <_ZdlPvj>:
 8008bb4:	f000 b812 	b.w	8008bdc <_ZdlPv>

08008bb8 <__cxa_guard_acquire>:
 8008bb8:	6803      	ldr	r3, [r0, #0]
 8008bba:	07db      	lsls	r3, r3, #31
 8008bbc:	d406      	bmi.n	8008bcc <__cxa_guard_acquire+0x14>
 8008bbe:	7843      	ldrb	r3, [r0, #1]
 8008bc0:	b103      	cbz	r3, 8008bc4 <__cxa_guard_acquire+0xc>
 8008bc2:	deff      	udf	#255	; 0xff
 8008bc4:	2301      	movs	r3, #1
 8008bc6:	7043      	strb	r3, [r0, #1]
 8008bc8:	4618      	mov	r0, r3
 8008bca:	4770      	bx	lr
 8008bcc:	2000      	movs	r0, #0
 8008bce:	4770      	bx	lr

08008bd0 <__cxa_guard_release>:
 8008bd0:	2301      	movs	r3, #1
 8008bd2:	6003      	str	r3, [r0, #0]
 8008bd4:	4770      	bx	lr

08008bd6 <__cxa_pure_virtual>:
 8008bd6:	b508      	push	{r3, lr}
 8008bd8:	f000 f80e 	bl	8008bf8 <_ZSt9terminatev>

08008bdc <_ZdlPv>:
 8008bdc:	f000 b842 	b.w	8008c64 <free>

08008be0 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8008be0:	b508      	push	{r3, lr}
 8008be2:	4780      	blx	r0
 8008be4:	f000 f80d 	bl	8008c02 <abort>

08008be8 <_ZSt13get_terminatev>:
 8008be8:	4b02      	ldr	r3, [pc, #8]	; (8008bf4 <_ZSt13get_terminatev+0xc>)
 8008bea:	6818      	ldr	r0, [r3, #0]
 8008bec:	f3bf 8f5b 	dmb	ish
 8008bf0:	4770      	bx	lr
 8008bf2:	bf00      	nop
 8008bf4:	2000071c 	.word	0x2000071c

08008bf8 <_ZSt9terminatev>:
 8008bf8:	b508      	push	{r3, lr}
 8008bfa:	f7ff fff5 	bl	8008be8 <_ZSt13get_terminatev>
 8008bfe:	f7ff ffef 	bl	8008be0 <_ZN10__cxxabiv111__terminateEPFvvE>

08008c02 <abort>:
 8008c02:	b508      	push	{r3, lr}
 8008c04:	2006      	movs	r0, #6
 8008c06:	f000 f8c3 	bl	8008d90 <raise>
 8008c0a:	2001      	movs	r0, #1
 8008c0c:	f7f8 fa90 	bl	8001130 <_exit>

08008c10 <__errno>:
 8008c10:	4b01      	ldr	r3, [pc, #4]	; (8008c18 <__errno+0x8>)
 8008c12:	6818      	ldr	r0, [r3, #0]
 8008c14:	4770      	bx	lr
 8008c16:	bf00      	nop
 8008c18:	20000720 	.word	0x20000720

08008c1c <__libc_init_array>:
 8008c1c:	b570      	push	{r4, r5, r6, lr}
 8008c1e:	4d0d      	ldr	r5, [pc, #52]	; (8008c54 <__libc_init_array+0x38>)
 8008c20:	4c0d      	ldr	r4, [pc, #52]	; (8008c58 <__libc_init_array+0x3c>)
 8008c22:	1b64      	subs	r4, r4, r5
 8008c24:	10a4      	asrs	r4, r4, #2
 8008c26:	2600      	movs	r6, #0
 8008c28:	42a6      	cmp	r6, r4
 8008c2a:	d109      	bne.n	8008c40 <__libc_init_array+0x24>
 8008c2c:	4d0b      	ldr	r5, [pc, #44]	; (8008c5c <__libc_init_array+0x40>)
 8008c2e:	4c0c      	ldr	r4, [pc, #48]	; (8008c60 <__libc_init_array+0x44>)
 8008c30:	f000 f8d8 	bl	8008de4 <_init>
 8008c34:	1b64      	subs	r4, r4, r5
 8008c36:	10a4      	asrs	r4, r4, #2
 8008c38:	2600      	movs	r6, #0
 8008c3a:	42a6      	cmp	r6, r4
 8008c3c:	d105      	bne.n	8008c4a <__libc_init_array+0x2e>
 8008c3e:	bd70      	pop	{r4, r5, r6, pc}
 8008c40:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c44:	4798      	blx	r3
 8008c46:	3601      	adds	r6, #1
 8008c48:	e7ee      	b.n	8008c28 <__libc_init_array+0xc>
 8008c4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c4e:	4798      	blx	r3
 8008c50:	3601      	adds	r6, #1
 8008c52:	e7f2      	b.n	8008c3a <__libc_init_array+0x1e>
 8008c54:	0800a09c 	.word	0x0800a09c
 8008c58:	0800a09c 	.word	0x0800a09c
 8008c5c:	0800a09c 	.word	0x0800a09c
 8008c60:	0800a0a0 	.word	0x0800a0a0

08008c64 <free>:
 8008c64:	4b02      	ldr	r3, [pc, #8]	; (8008c70 <free+0xc>)
 8008c66:	4601      	mov	r1, r0
 8008c68:	6818      	ldr	r0, [r3, #0]
 8008c6a:	f000 b819 	b.w	8008ca0 <_free_r>
 8008c6e:	bf00      	nop
 8008c70:	20000720 	.word	0x20000720

08008c74 <memcpy>:
 8008c74:	440a      	add	r2, r1
 8008c76:	4291      	cmp	r1, r2
 8008c78:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008c7c:	d100      	bne.n	8008c80 <memcpy+0xc>
 8008c7e:	4770      	bx	lr
 8008c80:	b510      	push	{r4, lr}
 8008c82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c86:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c8a:	4291      	cmp	r1, r2
 8008c8c:	d1f9      	bne.n	8008c82 <memcpy+0xe>
 8008c8e:	bd10      	pop	{r4, pc}

08008c90 <memset>:
 8008c90:	4402      	add	r2, r0
 8008c92:	4603      	mov	r3, r0
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d100      	bne.n	8008c9a <memset+0xa>
 8008c98:	4770      	bx	lr
 8008c9a:	f803 1b01 	strb.w	r1, [r3], #1
 8008c9e:	e7f9      	b.n	8008c94 <memset+0x4>

08008ca0 <_free_r>:
 8008ca0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008ca2:	2900      	cmp	r1, #0
 8008ca4:	d048      	beq.n	8008d38 <_free_r+0x98>
 8008ca6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008caa:	9001      	str	r0, [sp, #4]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	f1a1 0404 	sub.w	r4, r1, #4
 8008cb2:	bfb8      	it	lt
 8008cb4:	18e4      	addlt	r4, r4, r3
 8008cb6:	f000 f887 	bl	8008dc8 <__malloc_lock>
 8008cba:	4a20      	ldr	r2, [pc, #128]	; (8008d3c <_free_r+0x9c>)
 8008cbc:	9801      	ldr	r0, [sp, #4]
 8008cbe:	6813      	ldr	r3, [r2, #0]
 8008cc0:	4615      	mov	r5, r2
 8008cc2:	b933      	cbnz	r3, 8008cd2 <_free_r+0x32>
 8008cc4:	6063      	str	r3, [r4, #4]
 8008cc6:	6014      	str	r4, [r2, #0]
 8008cc8:	b003      	add	sp, #12
 8008cca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008cce:	f000 b881 	b.w	8008dd4 <__malloc_unlock>
 8008cd2:	42a3      	cmp	r3, r4
 8008cd4:	d90b      	bls.n	8008cee <_free_r+0x4e>
 8008cd6:	6821      	ldr	r1, [r4, #0]
 8008cd8:	1862      	adds	r2, r4, r1
 8008cda:	4293      	cmp	r3, r2
 8008cdc:	bf04      	itt	eq
 8008cde:	681a      	ldreq	r2, [r3, #0]
 8008ce0:	685b      	ldreq	r3, [r3, #4]
 8008ce2:	6063      	str	r3, [r4, #4]
 8008ce4:	bf04      	itt	eq
 8008ce6:	1852      	addeq	r2, r2, r1
 8008ce8:	6022      	streq	r2, [r4, #0]
 8008cea:	602c      	str	r4, [r5, #0]
 8008cec:	e7ec      	b.n	8008cc8 <_free_r+0x28>
 8008cee:	461a      	mov	r2, r3
 8008cf0:	685b      	ldr	r3, [r3, #4]
 8008cf2:	b10b      	cbz	r3, 8008cf8 <_free_r+0x58>
 8008cf4:	42a3      	cmp	r3, r4
 8008cf6:	d9fa      	bls.n	8008cee <_free_r+0x4e>
 8008cf8:	6811      	ldr	r1, [r2, #0]
 8008cfa:	1855      	adds	r5, r2, r1
 8008cfc:	42a5      	cmp	r5, r4
 8008cfe:	d10b      	bne.n	8008d18 <_free_r+0x78>
 8008d00:	6824      	ldr	r4, [r4, #0]
 8008d02:	4421      	add	r1, r4
 8008d04:	1854      	adds	r4, r2, r1
 8008d06:	42a3      	cmp	r3, r4
 8008d08:	6011      	str	r1, [r2, #0]
 8008d0a:	d1dd      	bne.n	8008cc8 <_free_r+0x28>
 8008d0c:	681c      	ldr	r4, [r3, #0]
 8008d0e:	685b      	ldr	r3, [r3, #4]
 8008d10:	6053      	str	r3, [r2, #4]
 8008d12:	4421      	add	r1, r4
 8008d14:	6011      	str	r1, [r2, #0]
 8008d16:	e7d7      	b.n	8008cc8 <_free_r+0x28>
 8008d18:	d902      	bls.n	8008d20 <_free_r+0x80>
 8008d1a:	230c      	movs	r3, #12
 8008d1c:	6003      	str	r3, [r0, #0]
 8008d1e:	e7d3      	b.n	8008cc8 <_free_r+0x28>
 8008d20:	6825      	ldr	r5, [r4, #0]
 8008d22:	1961      	adds	r1, r4, r5
 8008d24:	428b      	cmp	r3, r1
 8008d26:	bf04      	itt	eq
 8008d28:	6819      	ldreq	r1, [r3, #0]
 8008d2a:	685b      	ldreq	r3, [r3, #4]
 8008d2c:	6063      	str	r3, [r4, #4]
 8008d2e:	bf04      	itt	eq
 8008d30:	1949      	addeq	r1, r1, r5
 8008d32:	6021      	streq	r1, [r4, #0]
 8008d34:	6054      	str	r4, [r2, #4]
 8008d36:	e7c7      	b.n	8008cc8 <_free_r+0x28>
 8008d38:	b003      	add	sp, #12
 8008d3a:	bd30      	pop	{r4, r5, pc}
 8008d3c:	20000b60 	.word	0x20000b60

08008d40 <_raise_r>:
 8008d40:	291f      	cmp	r1, #31
 8008d42:	b538      	push	{r3, r4, r5, lr}
 8008d44:	4604      	mov	r4, r0
 8008d46:	460d      	mov	r5, r1
 8008d48:	d904      	bls.n	8008d54 <_raise_r+0x14>
 8008d4a:	2316      	movs	r3, #22
 8008d4c:	6003      	str	r3, [r0, #0]
 8008d4e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008d52:	bd38      	pop	{r3, r4, r5, pc}
 8008d54:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008d56:	b112      	cbz	r2, 8008d5e <_raise_r+0x1e>
 8008d58:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008d5c:	b94b      	cbnz	r3, 8008d72 <_raise_r+0x32>
 8008d5e:	4620      	mov	r0, r4
 8008d60:	f000 f830 	bl	8008dc4 <_getpid_r>
 8008d64:	462a      	mov	r2, r5
 8008d66:	4601      	mov	r1, r0
 8008d68:	4620      	mov	r0, r4
 8008d6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d6e:	f000 b817 	b.w	8008da0 <_kill_r>
 8008d72:	2b01      	cmp	r3, #1
 8008d74:	d00a      	beq.n	8008d8c <_raise_r+0x4c>
 8008d76:	1c59      	adds	r1, r3, #1
 8008d78:	d103      	bne.n	8008d82 <_raise_r+0x42>
 8008d7a:	2316      	movs	r3, #22
 8008d7c:	6003      	str	r3, [r0, #0]
 8008d7e:	2001      	movs	r0, #1
 8008d80:	e7e7      	b.n	8008d52 <_raise_r+0x12>
 8008d82:	2400      	movs	r4, #0
 8008d84:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008d88:	4628      	mov	r0, r5
 8008d8a:	4798      	blx	r3
 8008d8c:	2000      	movs	r0, #0
 8008d8e:	e7e0      	b.n	8008d52 <_raise_r+0x12>

08008d90 <raise>:
 8008d90:	4b02      	ldr	r3, [pc, #8]	; (8008d9c <raise+0xc>)
 8008d92:	4601      	mov	r1, r0
 8008d94:	6818      	ldr	r0, [r3, #0]
 8008d96:	f7ff bfd3 	b.w	8008d40 <_raise_r>
 8008d9a:	bf00      	nop
 8008d9c:	20000720 	.word	0x20000720

08008da0 <_kill_r>:
 8008da0:	b538      	push	{r3, r4, r5, lr}
 8008da2:	4d07      	ldr	r5, [pc, #28]	; (8008dc0 <_kill_r+0x20>)
 8008da4:	2300      	movs	r3, #0
 8008da6:	4604      	mov	r4, r0
 8008da8:	4608      	mov	r0, r1
 8008daa:	4611      	mov	r1, r2
 8008dac:	602b      	str	r3, [r5, #0]
 8008dae:	f7f8 f9af 	bl	8001110 <_kill>
 8008db2:	1c43      	adds	r3, r0, #1
 8008db4:	d102      	bne.n	8008dbc <_kill_r+0x1c>
 8008db6:	682b      	ldr	r3, [r5, #0]
 8008db8:	b103      	cbz	r3, 8008dbc <_kill_r+0x1c>
 8008dba:	6023      	str	r3, [r4, #0]
 8008dbc:	bd38      	pop	{r3, r4, r5, pc}
 8008dbe:	bf00      	nop
 8008dc0:	20000b64 	.word	0x20000b64

08008dc4 <_getpid_r>:
 8008dc4:	f7f8 b99c 	b.w	8001100 <_getpid>

08008dc8 <__malloc_lock>:
 8008dc8:	4801      	ldr	r0, [pc, #4]	; (8008dd0 <__malloc_lock+0x8>)
 8008dca:	f000 b809 	b.w	8008de0 <__retarget_lock_acquire_recursive>
 8008dce:	bf00      	nop
 8008dd0:	20000b6c 	.word	0x20000b6c

08008dd4 <__malloc_unlock>:
 8008dd4:	4801      	ldr	r0, [pc, #4]	; (8008ddc <__malloc_unlock+0x8>)
 8008dd6:	f000 b804 	b.w	8008de2 <__retarget_lock_release_recursive>
 8008dda:	bf00      	nop
 8008ddc:	20000b6c 	.word	0x20000b6c

08008de0 <__retarget_lock_acquire_recursive>:
 8008de0:	4770      	bx	lr

08008de2 <__retarget_lock_release_recursive>:
 8008de2:	4770      	bx	lr

08008de4 <_init>:
 8008de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008de6:	bf00      	nop
 8008de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dea:	bc08      	pop	{r3}
 8008dec:	469e      	mov	lr, r3
 8008dee:	4770      	bx	lr

08008df0 <_fini>:
 8008df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008df2:	bf00      	nop
 8008df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008df6:	bc08      	pop	{r3}
 8008df8:	469e      	mov	lr, r3
 8008dfa:	4770      	bx	lr
