/* test.v */
/* AUTO-GENERATED FILE, DO NOT EDIT! */
/* generated from test.bin assembler file */


module test (
  input  wire           clock,
  input  wire [ 07-1:0] address,
  output reg  [ 16-1:0] q
);


always @ (posedge clock) begin
  case(address)
    0 : q <= 16'h0000;
    1 : q <= 16'h01cc;
    2 : q <= 16'h001d;
    3 : q <= 16'h0008;
    4 : q <= 16'h4280;
    5 : q <= 16'h4281;
    6 : q <= 16'h4282;
    7 : q <= 16'h4283;
    8 : q <= 16'h4284;
    9 : q <= 16'h4285;
    10 : q <= 16'h4286;
    11 : q <= 16'h4287;
    12 : q <= 16'h2040;
    13 : q <= 16'h2240;
    14 : q <= 16'h2440;
    15 : q <= 16'h2640;
    16 : q <= 16'h2840;
    17 : q <= 16'h2a40;
    18 : q <= 16'h2c40;
    19 : q <= 16'h7099;
    20 : q <= 16'h11fc;
    21 : q <= 16'h00ff;
    22 : q <= 16'hfe00;
    23 : q <= 16'h11fc;
    24 : q <= 16'h0055;
    25 : q <= 16'hfe02;
    26 : q <= 16'h1038;
    27 : q <= 16'hfe02;
    28 : q <= 16'h21fc;
    29 : q <= 16'h1234;
    30 : q <= 16'h5678;
    31 : q <= 16'h0000;
    32 : q <= 16'h2038;
    33 : q <= 16'h0000;
    34 : q <= 16'h23fc;
    35 : q <= 16'h789a;
    36 : q <= 16'hbcde;
    37 : q <= 16'h0001;
    38 : q <= 16'hd000;
    39 : q <= 16'h2239;
    40 : q <= 16'h0001;
    41 : q <= 16'hd000;
    42 : q <= 16'h43f8;
    43 : q <= 16'hfee0;
    44 : q <= 16'h12bc;
    45 : q <= 16'h0004;
    46 : q <= 16'h41f9;
    47 : q <= 16'h0080;
    48 : q <= 16'h0000;
    49 : q <= 16'h4280;
    50 : q <= 16'h7e7f;
    51 : q <= 16'h20c0;
    52 : q <= 16'h5280;
    53 : q <= 16'h51cf;
    54 : q <= 16'hfffa;
    55 : q <= 16'h33fc;
    56 : q <= 16'h1234;
    57 : q <= 16'h0081;
    58 : q <= 16'hfe00;
    59 : q <= 16'h7002;
    60 : q <= 16'h0189;
    61 : q <= 16'h0008;
    62 : q <= 16'h4e71;
    63 : q <= 16'h0309;
    64 : q <= 16'h0008;
    65 : q <= 16'h5240;
    66 : q <= 16'h11fc;
    67 : q <= 16'h0037;
    68 : q <= 16'hfee0;
    69 : q <= 16'h41f9;
    70 : q <= 16'h0002;
    71 : q <= 16'hff00;
    72 : q <= 16'h43f9;
    73 : q <= 16'h001e;
    74 : q <= 16'h0000;
    75 : q <= 16'h30bc;
    76 : q <= 16'h7654;
    77 : q <= 16'h317c;
    78 : q <= 16'h3210;
    79 : q <= 16'h00fe;
    80 : q <= 16'h7001;
    81 : q <= 16'h243c;
    82 : q <= 16'h0000;
    83 : q <= 16'h0200;
    84 : q <= 16'h3c3c;
    85 : q <= 16'h00ff;
    86 : q <= 16'h7e7f;
    87 : q <= 16'h3080;
    88 : q <= 16'h3280;
    89 : q <= 16'h3218;
    90 : q <= 16'h3619;
    91 : q <= 16'hb240;
    92 : q <= 16'h6610;
    93 : q <= 16'hb640;
    94 : q <= 16'h660c;
    95 : q <= 16'h5240;
    96 : q <= 16'h51cf;
    97 : q <= 16'hffec;
    98 : q <= 16'h91c2;
    99 : q <= 16'h51ce;
    100 : q <= 16'hffe4;
    101 : q <= 16'h60fe;
    102 : q <= 16'hffff;
    103 : q <= 16'hffff;
    104 : q <= 16'hffff;
    105 : q <= 16'hffff;
    106 : q <= 16'hffff;
    107 : q <= 16'hffff;
    108 : q <= 16'hffff;
    109 : q <= 16'hffff;
    110 : q <= 16'hffff;
    111 : q <= 16'hffff;
    112 : q <= 16'hffff;
    113 : q <= 16'hffff;
    114 : q <= 16'hffff;
    115 : q <= 16'hffff;
    116 : q <= 16'hffff;
    117 : q <= 16'hffff;
    118 : q <= 16'hffff;
    119 : q <= 16'hffff;
    120 : q <= 16'hffff;
    121 : q <= 16'hffff;
    122 : q <= 16'hffff;
    123 : q <= 16'hffff;
    124 : q <= 16'hffff;
    125 : q <= 16'hffff;
    126 : q <= 16'hffff;
    127 : q <= 16'hffff;
  default: q <= 16'hffff;
  endcase
end


endmodule

