# Power-Estimation-Accelerator
A lightweight and modular framework for extracting switching activity features from RTL and Gate-Level (GL) VCD files, enabling early-stage power estimation for digital circuits.

---

## ğŸš€ Project Overview  
This project automates the extraction of dynamic power-related features from synthesized RTL and gate-level designs.  
It processes VCD files generated after simulation and produces numerical feature sets that can be used for:

- Machine Learningâ€“based power prediction  
- Gate-level vs RTL power comparison  
- Activity factor analysis  
- Design exploration and optimization

---

## ğŸ“ Repository Structure  

Power-Estimation-Accelerator/
â”‚
â”œâ”€â”€ data/
â”‚ â”œâ”€â”€ rtl_vcd_features/ # RTL switching activity features
â”‚ â”œâ”€â”€ gl_vcd_features/ # GL switching + glitch features
â”‚
â”œâ”€â”€ rtl/ # RTL Verilog modules
â”œâ”€â”€ gl_netlist/ # Synthesized gate-level designs
â”œâ”€â”€ tb/ # Testbenches for simulation
â”œâ”€â”€ vcd/ # Generated RTL + GL VCD files
â”œâ”€â”€ synth/ # Synthesis logs and scripts
â”‚
â”œâ”€â”€ scripts/
â”‚ â”œâ”€â”€ extract_rtl_features.py # RTL VCD feature extractor
â”‚ â”œâ”€â”€ extract_gl_features.py # GL VCD feature extractor
â”‚
â””â”€â”€ README.md

---

## ğŸ” Current Features  
âœ… Automatic parsing of RTL and GL VCD files  
âœ… Extraction of switching counts for each signal  
âœ… Aggregation of toggles into CSV feature datasets  
âœ… Support for multiple logic blocks (adder, mux, decoder, FFs, etc.)  
âœ… Clean folder hierarchy for ML pipelines

---

## ğŸ› ï¸ Technology Stack  
- **Python 3**  
- **VCDVCD / custom parsers**  
- **Verilog (RTL & Gate-Level)**  
- **Synthesis tools (Yosys)**  
- **VCD simulation tools (Icarus Verilog)**

---

## ğŸ“Œ Future Work  
- ML model for power prediction  
- Training pipeline for regression models  
- Power vs area vs delay multi-objective estimation  
- SHAP explainability for feature attribution  
- Web dashboard or Jupyter-based visualization

---


## ğŸ‘©â€ğŸ’» Collaborators  
**Koyel Roy** â€” Electronics and Communication Engineering  
**Ishita Gupta** â€” Electronics and Communication Engineering  

Both contributors collaborated in RTL design, gate-level synthesis, VCD generation, and feature extraction automation.
---

## â­ Contributions  
Feel free to fork, submit pull requests, or open issues.

---

