##############################################################
# Reference methodology option settings selected by the user.
#
# Copyright (C) 2011 Synopsys, Inc. All rights reserved.
##############################################################
 
Option Name:  Setting
=====================
RTL Source Format:  VERILOG
Hierarchical Flow:  FALSE
Multivoltage-Multisupply UPF Flow:  FALSE
DFT Synthesis:  TRUE
Adaptive Scan:  FALSE
On-Chip Clocking:  FALSE
QoR Strategy:  DEFAULT
Clock Gating:  TRUE
Leakage Power Optimization:  TRUE
Dynamic Power Optimization:  FALSE
Lynx Compatible:  FALSE

