
---------- Begin Simulation Statistics ----------
sim_seconds                                  4.794307                       # Number of seconds simulated
sim_ticks                                4794306572000                       # Number of ticks simulated
final_tick                               4794306572000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1590105                       # Simulator instruction rate (inst/s)
host_op_rate                                  4083019                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            29646704091                       # Simulator tick rate (ticks/s)
host_mem_usage                                1267864                       # Number of bytes of host memory used
host_seconds                                   161.71                       # Real time elapsed on the host
sim_insts                                   257143178                       # Number of instructions simulated
sim_ops                                     660283930                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::pc.south_bridge.ide        35648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.dtb.walker         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst         716032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       32193600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          92864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        3179904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         156608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        1916288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         168448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         866496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39329152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       716032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        92864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       156608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       168448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1133952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     35059968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::pc.south_bridge.ide      2665472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        37725440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::pc.south_bridge.ide          557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst           11188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          503025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            1451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           49686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            2447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           29942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            2632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           13539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              614518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        547812                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::pc.south_bridge.ide        41648                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             589460                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::pc.south_bridge.ide         7435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.dtb.walker          400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker           53                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst            149350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data           6714965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker          133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker           13                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst             19370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            663267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker           13                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst             32665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data            399701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker           67                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst             35135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data            180734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               8203304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst       149350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst        19370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst        32665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst        35135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           236521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7312834                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::pc.south_bridge.ide       555966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7868800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7312834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::pc.south_bridge.ide       563402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker          400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker           53                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst           149350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data          6714965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker          133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker           13                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst            19370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           663267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker           13                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst            32665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data           399701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker           67                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst            35135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data           180734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             16072104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   4634213435000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    160092400000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        313140734400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        313140734400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        103712166900                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        103712166900                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2785607907750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2785607907750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3202460809050                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3202460809050                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971742                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971742                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            5435529                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           5435529                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             28985                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            28985                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1689519                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          197335                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         197335                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           605232                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          605232                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       680992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     10708888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         4329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side         3201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       476836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       721203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         2808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side         2084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       556788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       682799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         3736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         2718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       152176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       219286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side         3307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side         2530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14223681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     21791744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    202285933                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side       139008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side       103424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     15258752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     19840577                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side        90880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        67392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     17817216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     21306741                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side       120640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side        87744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4869632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      6741305                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side       106816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side        82176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              310709980                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           43393                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          5047411                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           15.008480                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.091697                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15               5004608     99.15%     99.15% # Request fanout histogram
system.tol2bus.snoop_fanout::16                 42803      0.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5047411                       # Request fanout histogram
system.membus.trans_dist::ReadReq             3116865                       # Transaction distribution
system.membus.trans_dist::ReadResp            3116865                       # Transaction distribution
system.membus.trans_dist::WriteReq              28985                       # Transaction distribution
system.membus.trans_dist::WriteResp             28985                       # Transaction distribution
system.membus.trans_dist::Writeback            547812                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        41648                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        41648                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           202426                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           53738                       # Transaction distribution
system.membus.trans_dist::ReadExReq            471971                       # Transaction distribution
system.membus.trans_dist::ReadExResp           421258                       # Transaction distribution
system.membus.trans_dist::MessageReq             4519                       # Transaction distribution
system.membus.trans_dist::MessageResp            4519                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave          270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu1.interrupts.int_slave          142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu2.interrupts.int_slave          142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu3.interrupts.int_slave          140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        85606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        85606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave      5861602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio        11290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio        17742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu2.interrupts.pio         9798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu3.interrupts.pio         3552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2082611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7986595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave         2068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu2.interrupts.int_slave          202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu3.interrupts.int_slave          182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::total         2452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave         1874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu2.interrupts.int_slave         1668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu3.interrupts.int_slave          220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::total         3762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu0.interrupts.int_slave           78                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu1.interrupts.int_slave         1772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu3.interrupts.int_slave           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::total         1904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu0.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu1.interrupts.int_slave          214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu2.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::total          226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8081239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave          540                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu1.interrupts.int_slave          284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu2.interrupts.int_slave          284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu3.interrupts.int_slave          280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total         1388                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2739392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2739392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave      2959744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio        22580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio        35484                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu2.interrupts.pio        19596                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu3.interrupts.pio         7104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     74353472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     77397980                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave         4136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu2.interrupts.int_slave          404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu3.interrupts.int_slave          364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::total         4904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave         3748                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu2.interrupts.int_slave         3336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu3.interrupts.int_slave          440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::total         7524                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu0.interrupts.int_slave          156                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu1.interrupts.int_slave         3544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu3.interrupts.int_slave          108                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::total         3808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu0.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu1.interrupts.int_slave          428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu2.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::total          452                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80155448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1457715                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1457715    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1457715                       # Request fanout histogram
system.pc.south_bridge.ide.disks0.dma_read_full_pages            9                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes        36864                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            9                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages          649                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes      2661376                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs          653                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages            1                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes         4096                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            1                       # Number of DMA write transactions.
system.l2.tags.replacements                    581056                       # number of replacements
system.l2.tags.tagsinuse                 32087.031931                       # Cycle average of tags in use
system.l2.tags.total_refs                     2166425                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    581056                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.728427                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               54211260500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    20595.233173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker     1.352611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     0.005390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      1579.215240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      7421.879619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     0.090416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     0.000959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       133.088665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       225.711834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker     0.000458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       204.647116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data      1443.875041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     0.001872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        48.537953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       433.391585                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.628517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.048194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.226498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.004062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.006888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.006245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.044064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.001481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.013226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979219                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         31019                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          799                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8553                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16584                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5005                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.946625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37326472                       # Number of tag accesses
system.l2.tags.data_accesses                 37326472                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker           898                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker          1182                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst              329306                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data             1002752                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker           731                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker           980                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst              236959                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               40341                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker           660                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker           850                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst              275939                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               50182                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker           633                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker           852                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst               73448                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data               16199                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2031912                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1689519                       # number of Writeback hits
system.l2.Writeback_hits::total               1689519                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data              970                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data              221                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data              161                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data               93                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1445                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data             67525                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data             44109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data             11867                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              3224                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                126725                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker            898                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker           1182                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst               329306                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data              1070277                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker            731                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker            980                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst               236959                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                84450                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker            660                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker            850                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst               275939                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                62049                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker            633                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker            852                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                73448                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                19423                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2158637                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker           898                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker          1182                       # number of overall hits
system.l2.overall_hits::cpu0.inst              329306                       # number of overall hits
system.l2.overall_hits::cpu0.data             1070277                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker           731                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker           980                       # number of overall hits
system.l2.overall_hits::cpu1.inst              236959                       # number of overall hits
system.l2.overall_hits::cpu1.data               84450                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker           660                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker           850                       # number of overall hits
system.l2.overall_hits::cpu2.inst              275939                       # number of overall hits
system.l2.overall_hits::cpu2.data               62049                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker           633                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker           852                       # number of overall hits
system.l2.overall_hits::cpu3.inst               73448                       # number of overall hits
system.l2.overall_hits::cpu3.data               19423                       # number of overall hits
system.l2.overall_hits::total                 2158637                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker           30                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst             11188                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data            160013                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker           10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst              1451                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data              4771                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst              2447                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data              7177                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst              2632                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data              2973                       # number of ReadReq misses
system.l2.ReadReq_misses::total                192703                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data          16561                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          14906                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data           9109                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data           6626                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              47202                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data          344050                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data           49835                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data           23258                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data           10651                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              427794                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker           30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst              11188                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data             504063                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker           10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst               1451                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data              54606                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               2447                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data              30435                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst               2632                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data              13624                       # number of demand (read+write) misses
system.l2.demand_misses::total                 620497                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker           30                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker            4                       # number of overall misses
system.l2.overall_misses::cpu0.inst             11188                       # number of overall misses
system.l2.overall_misses::cpu0.data            504063                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker           10                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker            1                       # number of overall misses
system.l2.overall_misses::cpu1.inst              1451                       # number of overall misses
system.l2.overall_misses::cpu1.data             54606                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::cpu2.inst              2447                       # number of overall misses
system.l2.overall_misses::cpu2.data             30435                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker            5                       # number of overall misses
system.l2.overall_misses::cpu3.inst              2632                       # number of overall misses
system.l2.overall_misses::cpu3.data             13624                       # number of overall misses
system.l2.overall_misses::total                620497                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker          928                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker         1186                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst          340494                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data         1162765                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker          741                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker          981                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst          238410                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data           45112                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker          661                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker          850                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst          278386                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           57359                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker          638                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker          852                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst           76080                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data           19172                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2224615                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1689519                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1689519                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data        17531                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        15127                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data         9270                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data         6719                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            48647                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data        411575                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data         93944                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data         35125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data         13875                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            554519                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker          928                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker         1186                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst           340494                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data          1574340                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker          741                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker          981                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst           238410                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           139056                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker          661                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker          850                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst           278386                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            92484                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker          638                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker          852                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst            76080                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data            33047                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2779134                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker          928                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker         1186                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst          340494                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data         1574340                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker          741                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker          981                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst          238410                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          139056                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker          661                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker          850                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst          278386                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           92484                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker          638                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker          852                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst           76080                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data           33047                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2779134                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.032328                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.003373                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.032858                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.137614                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.013495                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.001019                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.006086                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.105759                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.001513                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.008790                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.125124                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.007837                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.034595                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.155070                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.086623                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.944669                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.985390                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.982632                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.986159                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.970296                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.835935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.530476                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.662149                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.767640                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.771469                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.032328                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.003373                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.032858                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.320174                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.013495                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.001019                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.006086                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.392691                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.001513                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.008790                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.329084                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.007837                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.034595                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.412261                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.223270                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.032328                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.003373                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.032858                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.320174                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.013495                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.001019                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.006086                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.392691                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.001513                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.008790                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.329084                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.007837                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.034595                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.412261                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.223270                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               547812                       # number of writebacks
system.l2.writebacks::total                    547812                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq              2920012                       # Transaction distribution
system.iobus.trans_dist::ReadResp             2920012                       # Transaction distribution
system.iobus.trans_dist::WriteReq               53592                       # Transaction distribution
system.iobus.trans_dist::WriteResp              11944                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        41648                       # Transaction distribution
system.iobus.trans_dist::MessageReq               347                       # Transaction distribution
system.iobus.trans_dist::MessageResp              347                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.cmos.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.dma1.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio         6350                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide-pciconf          180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.keyboard.pio         1376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic1.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic2.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pit.pio      5795590                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.speaker.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio         1236                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.i_dont_exist.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.behind_pci.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio        37796                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_2.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_3.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_4.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_floppy.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.pciconfig.pio        18780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total      5861602                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        85606                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        85606                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          694                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          694                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 5947902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.cmos.pio           34                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.dma1.pio            3                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio         4011                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide-pciconf          219                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.keyboard.pio          688                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pic1.pio           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pic2.pio           26                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pit.pio      2897795                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.speaker.pio            2                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio         2472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.i_dont_exist.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.behind_pci.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio        18898                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_2.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_3.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_4.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_floppy.pio            5                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.pciconfig.pio        35514                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total      2959744                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side      2706968                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total      2706968                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave         1388                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         1388                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  5668100                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.numCycles                      9589930571                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  223547900                       # Number of instructions committed
system.cpu0.committedOps                    592536489                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            525290009                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                 12497                       # Number of float alu accesses
system.cpu0.num_func_calls                    2429496                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     75120449                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   525290009                       # number of integer instructions
system.cpu0.num_fp_insts                        12497                       # number of float instructions
system.cpu0.num_int_register_reads          843890844                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         438598028                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               20466                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               9833                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           392045922                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          169415366                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     85736254                       # number of memory refs
system.cpu0.num_load_insts                   66140623                       # Number of load instructions
system.cpu0.num_store_insts                  19595631                       # Number of store instructions
system.cpu0.num_idle_cycles              8926383671.645004                       # Number of idle cycles
system.cpu0.num_busy_cycles              663546899.354995                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.069192                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.930808                       # Percentage of idle cycles
system.cpu0.Branches                         79099341                       # Number of branches fetched
system.cpu0.op_class::No_OpClass             12317953      2.08%      2.08% # Class of executed instruction
system.cpu0.op_class::IntAlu                494200893     83.40%     85.48% # Class of executed instruction
system.cpu0.op_class::IntMult                  253233      0.04%     85.53% # Class of executed instruction
system.cpu0.op_class::IntDiv                    19573      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::FloatAdd                   8714      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     85.53% # Class of executed instruction
system.cpu0.op_class::MemRead                66140623     11.16%     96.69% # Class of executed instruction
system.cpu0.op_class::MemWrite               19595631      3.31%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 592536620                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    5431                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements           339981                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.257037                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          295365897                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           339981                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           868.771775                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle      61436598500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.257037                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998549                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998549                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          387                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        591904076                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       591904076                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst    295441294                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      295441294                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst    295441294                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       295441294                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst    295441294                       # number of overall hits
system.cpu0.icache.overall_hits::total      295441294                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       340496                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       340496                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       340496                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        340496                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       340496                       # number of overall misses
system.cpu0.icache.overall_misses::total       340496                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst    295781790                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    295781790                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst    295781790                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    295781790                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst    295781790                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    295781790                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.001151                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001151                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.001151                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001151                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.001151                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001151                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.itb_walker_cache.tags.replacements         1910                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse     3.023091                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs          296                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs         1910                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     0.154974                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle 4794263073500                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::cpu0.itb.walker     3.023091                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::cpu0.itb.walker     0.188943                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.188943                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses         7147                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses         7147                       # Number of data accesses
system.cpu0.itb_walker_cache.ReadReq_hits::cpu0.itb.walker          336                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total          336                       # number of ReadReq hits
system.cpu0.itb_walker_cache.WriteReq_hits::cpu0.itb.walker            2                       # number of WriteReq hits
system.cpu0.itb_walker_cache.WriteReq_hits::total            2                       # number of WriteReq hits
system.cpu0.itb_walker_cache.demand_hits::cpu0.itb.walker          338                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total          338                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::cpu0.itb.walker          338                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total          338                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::cpu0.itb.walker         2157                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total         2157                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::cpu0.itb.walker         2157                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total         2157                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::cpu0.itb.walker         2157                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total         2157                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_accesses::cpu0.itb.walker         2493                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total         2493                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.WriteReq_accesses::cpu0.itb.walker            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.itb_walker_cache.WriteReq_accesses::total            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::cpu0.itb.walker         2495                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total         2495                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::cpu0.itb.walker         2495                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total         2495                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::cpu0.itb.walker     0.865223                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.865223                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::cpu0.itb.walker     0.864529                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.864529                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::cpu0.itb.walker     0.864529                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.864529                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu0.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu0.itb_walker_cache.writebacks::writebacks           15                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total           15                       # number of writebacks
system.cpu0.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu0.dtb_walker_cache.tags.replacements         1354                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse     7.835705                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs          378                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs         1354                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     0.279173                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::cpu0.dtb.walker     7.835705                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::cpu0.dtb.walker     0.489732                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.489732                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses         5675                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses         5675                       # Number of data accesses
system.cpu0.dtb_walker_cache.ReadReq_hits::cpu0.dtb.walker          460                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total          460                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::cpu0.dtb.walker          460                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total          460                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::cpu0.dtb.walker          460                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total          460                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::cpu0.dtb.walker         1585                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total         1585                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::cpu0.dtb.walker         1585                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total         1585                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::cpu0.dtb.walker         1585                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total         1585                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_accesses::cpu0.dtb.walker         2045                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total         2045                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::cpu0.dtb.walker         2045                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total         2045                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::cpu0.dtb.walker         2045                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total         2045                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::cpu0.dtb.walker     0.775061                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.775061                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::cpu0.dtb.walker     0.775061                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.775061                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::cpu0.dtb.walker     0.775061                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.775061                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu0.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu0.dtb_walker_cache.writebacks::writebacks           31                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total           31                       # number of writebacks
system.cpu0.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          1578394                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1004.377303                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           81105813                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1578394                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            51.385024                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle        126717000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1004.377303                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.980837                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.980837                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          772                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        167235784                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       167235784                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     61969247                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       61969247                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     19112001                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      19112001                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data        37245                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        37245                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::cpu0.data     81081248                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        81081248                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     81118493                       # number of overall hits
system.cpu0.dcache.overall_hits::total       81118493                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      1085072                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1085072                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       463124                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       463124                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data       134108                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       134108                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::cpu0.data      1548196                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1548196                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      1682304                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1682304                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data     63054319                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     63054319                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     19575125                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     19575125                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       171353                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       171353                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     82629444                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     82629444                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     82800797                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     82800797                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.017209                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017209                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.023659                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.023659                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.782642                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.782642                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.018737                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018737                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.020317                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020317                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      1480008                       # number of writebacks
system.cpu0.dcache.writebacks::total          1480008                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.numCycles                      9587904636                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   13860658                       # Number of instructions committed
system.cpu1.committedOps                     29198261                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             28245651                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                  5908                       # Number of float alu accesses
system.cpu1.num_func_calls                     628273                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      2255052                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    28245651                       # number of integer instructions
system.cpu1.num_fp_insts                         5908                       # number of float instructions
system.cpu1.num_int_register_reads           58055364                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          22961483                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                9654                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               4760                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            16172344                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            9203760                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      7233646                       # number of memory refs
system.cpu1.num_load_insts                    4359908                       # Number of load instructions
system.cpu1.num_store_insts                   2873738                       # Number of store instructions
system.cpu1.num_idle_cycles              9554329451.554535                       # Number of idle cycles
system.cpu1.num_busy_cycles              33575184.445466                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.003502                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.996498                       # Percentage of idle cycles
system.cpu1.Branches                          3103223                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               656765      2.25%      2.25% # Class of executed instruction
system.cpu1.op_class::IntAlu                 21236380     72.73%     74.98% # Class of executed instruction
system.cpu1.op_class::IntMult                   52718      0.18%     75.16% # Class of executed instruction
system.cpu1.op_class::IntDiv                    14587      0.05%     75.21% # Class of executed instruction
system.cpu1.op_class::FloatAdd                   4216      0.01%     75.23% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     75.23% # Class of executed instruction
system.cpu1.op_class::MemRead                 4359908     14.93%     90.16% # Class of executed instruction
system.cpu1.op_class::MemWrite                2873738      9.84%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  29198312                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     209                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements           237891                       # number of replacements
system.cpu1.icache.tags.tagsinuse          457.050947                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18122348                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           237891                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            76.179208                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     4681799088000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   457.050947                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.892678                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.892678                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          508                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         37072002                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        37072002                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     18178374                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18178374                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     18178374                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18178374                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     18178374                       # number of overall hits
system.cpu1.icache.overall_hits::total       18178374                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       238418                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       238418                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       238418                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        238418                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       238418                       # number of overall misses
system.cpu1.icache.overall_misses::total       238418                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst     18416792                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18416792                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     18416792                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18416792                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     18416792                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18416792                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.012946                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012946                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.012946                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012946                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.012946                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012946                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.itb_walker_cache.tags.replacements         1240                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse     3.730245                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs          106                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs         1240                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     0.085484                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::cpu1.itb.walker     3.730245                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::cpu1.itb.walker     0.233140                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.233140                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses         4542                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses         4542                       # Number of data accesses
system.cpu1.itb_walker_cache.ReadReq_hits::cpu1.itb.walker          189                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total          189                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::cpu1.itb.walker          189                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total          189                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::cpu1.itb.walker          189                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total          189                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::cpu1.itb.walker         1388                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total         1388                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::cpu1.itb.walker         1388                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total         1388                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::cpu1.itb.walker         1388                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total         1388                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_accesses::cpu1.itb.walker         1577                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total         1577                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::cpu1.itb.walker         1577                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total         1577                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::cpu1.itb.walker         1577                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total         1577                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::cpu1.itb.walker     0.880152                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.880152                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::cpu1.itb.walker     0.880152                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.880152                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::cpu1.itb.walker     0.880152                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.880152                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu1.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu1.itb_walker_cache.writebacks::writebacks           32                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total           32                       # number of writebacks
system.cpu1.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu1.dtb_walker_cache.tags.replacements          904                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse     6.501472                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs          124                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs          904                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     0.137168                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::cpu1.dtb.walker     6.501472                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::cpu1.dtb.walker     0.406342                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.406342                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024            3                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses         3501                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses         3501                       # Number of data accesses
system.cpu1.dtb_walker_cache.ReadReq_hits::cpu1.dtb.walker          204                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total          204                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::cpu1.dtb.walker          204                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total          204                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::cpu1.dtb.walker          204                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total          204                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::cpu1.dtb.walker         1031                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total         1031                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::cpu1.dtb.walker         1031                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total         1031                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::cpu1.dtb.walker         1031                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total         1031                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_accesses::cpu1.dtb.walker         1235                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total         1235                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::cpu1.dtb.walker         1235                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total         1235                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::cpu1.dtb.walker         1235                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total         1235                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::cpu1.dtb.walker     0.834818                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.834818                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::cpu1.dtb.walker     0.834818                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.834818                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::cpu1.dtb.walker     0.834818                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.834818                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu1.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu1.dtb_walker_cache.writebacks::writebacks           22                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total           22                       # number of writebacks
system.cpu1.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            92778                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          682.758797                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6963815                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            92778                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            75.058904                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     4787820661500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   682.758797                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.666757                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.666757                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.457031                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14706766                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14706766                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      4211126                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4211126                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2695158                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2695158                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data         8984                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         8984                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data      6906284                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         6906284                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      6915268                       # number of overall hits
system.cpu1.dcache.overall_hits::total        6915268                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       133957                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       133957                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       175299                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       175299                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data         7682                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         7682                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::cpu1.data       309256                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        309256                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       316938                       # number of overall misses
system.cpu1.dcache.overall_misses::total       316938                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data      4345083                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4345083                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2870457                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2870457                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data        16666                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        16666                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      7215540                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      7215540                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      7232206                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      7232206                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.030830                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.030830                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.061070                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.061070                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.460938                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.460938                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.042860                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.042860                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.043823                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.043823                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        67077                       # number of writebacks
system.cpu1.dcache.writebacks::total            67077                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.numCycles                      9588553468                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   13481127                       # Number of instructions committed
system.cpu2.committedOps                     26329761                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             25851525                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                  8319                       # Number of float alu accesses
system.cpu2.num_func_calls                     694803                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      1826168                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    25851525                       # number of integer instructions
system.cpu2.num_fp_insts                         8319                       # number of float instructions
system.cpu2.num_int_register_reads           51745839                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          20791414                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads               13726                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               6678                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            13751187                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes            8342724                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      6169935                       # number of memory refs
system.cpu2.num_load_insts                    3708280                       # Number of load instructions
system.cpu2.num_store_insts                   2461655                       # Number of store instructions
system.cpu2.num_idle_cycles              9558009229.283293                       # Number of idle cycles
system.cpu2.num_busy_cycles              30544238.716708                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.003185                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.996815                       # Percentage of idle cycles
system.cpu2.Branches                          2743095                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               136256      0.52%      0.52% # Class of executed instruction
system.cpu2.op_class::IntAlu                 19964101     75.82%     76.34% # Class of executed instruction
system.cpu2.op_class::IntMult                   44946      0.17%     76.51% # Class of executed instruction
system.cpu2.op_class::IntDiv                     8716      0.03%     76.54% # Class of executed instruction
system.cpu2.op_class::FloatAdd                   5906      0.02%     76.57% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     76.57% # Class of executed instruction
system.cpu2.op_class::MemRead                 3708280     14.08%     90.65% # Class of executed instruction
system.cpu2.op_class::MemWrite                2461655      9.35%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  26329860                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     648                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements           277875                       # number of replacements
system.cpu2.icache.tags.tagsinuse          469.873547                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           17562785                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           277875                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            63.203905                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     4680878086500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   469.873547                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.917722                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.917722                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          492                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         36063588                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        36063588                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     17614203                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17614203                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     17614203                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17614203                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     17614203                       # number of overall hits
system.cpu2.icache.overall_hits::total       17614203                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       278394                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       278394                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       278394                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        278394                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       278394                       # number of overall misses
system.cpu2.icache.overall_misses::total       278394                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst     17892597                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17892597                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     17892597                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17892597                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     17892597                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17892597                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.015559                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.015559                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.015559                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.015559                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.015559                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.015559                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.itb_walker_cache.tags.replacements         1667                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse     3.724974                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs          173                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs         1667                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs     0.103779                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle 4790108262500                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::cpu2.itb.walker     3.724974                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::cpu2.itb.walker     0.232811                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.232811                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses         6069                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses         6069                       # Number of data accesses
system.cpu2.itb_walker_cache.ReadReq_hits::cpu2.itb.walker          258                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total          258                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::cpu2.itb.walker          258                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total          258                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::cpu2.itb.walker          258                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total          258                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::cpu2.itb.walker         1851                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total         1851                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::cpu2.itb.walker         1851                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total         1851                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::cpu2.itb.walker         1851                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total         1851                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_accesses::cpu2.itb.walker         2109                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         2109                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::cpu2.itb.walker         2109                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         2109                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::cpu2.itb.walker         2109                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         2109                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::cpu2.itb.walker     0.877667                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.877667                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::cpu2.itb.walker     0.877667                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.877667                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::cpu2.itb.walker     0.877667                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.877667                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu2.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu2.itb_walker_cache.writebacks::writebacks           34                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total           34                       # number of writebacks
system.cpu2.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu2.dtb_walker_cache.tags.replacements         1168                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse     6.488610                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs          159                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs         1168                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     0.136130                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle 4790146098000                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::cpu2.dtb.walker     6.488610                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::cpu2.dtb.walker     0.405538                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.405538                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses         4517                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses         4517                       # Number of data accesses
system.cpu2.dtb_walker_cache.ReadReq_hits::cpu2.dtb.walker          238                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total          238                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::cpu2.dtb.walker          238                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total          238                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::cpu2.dtb.walker          238                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total          238                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::cpu2.dtb.walker         1347                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total         1347                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::cpu2.dtb.walker         1347                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total         1347                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::cpu2.dtb.walker         1347                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total         1347                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_accesses::cpu2.dtb.walker         1585                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         1585                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::cpu2.dtb.walker         1585                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         1585                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::cpu2.dtb.walker         1585                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         1585                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::cpu2.dtb.walker     0.849842                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.849842                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::cpu2.dtb.walker     0.849842                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.849842                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::cpu2.dtb.walker     0.849842                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.849842                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu2.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu2.dtb_walker_cache.writebacks::writebacks           24                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total           24                       # number of writebacks
system.cpu2.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           149077                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          926.732442                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5929388                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           149077                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            39.773996                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     372278859500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   926.732442                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.905012                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.905012                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          554                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          527                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         12558846                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        12558846                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      3551350                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3551350                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      2331766                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2331766                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data         8387                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         8387                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data      5883116                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5883116                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      5891503                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5891503                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       138629                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       138629                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       128205                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       128205                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data        11180                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        11180                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::cpu2.data       266834                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        266834                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       278014                       # number of overall misses
system.cpu2.dcache.overall_misses::total       278014                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data      3689979                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3689979                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      2459971                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2459971                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data        19567                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        19567                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      6149950                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6149950                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      6169517                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6169517                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.037569                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.037569                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.052116                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.052116                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.571370                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.571370                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.043388                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.043388                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.045063                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.045063                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       112763                       # number of writebacks
system.cpu2.dcache.writebacks::total           112763                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.numCycles                      9588506920                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    6253493                       # Number of instructions committed
system.cpu3.committedOps                     12219419                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             11970313                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                 11023                       # Number of float alu accesses
system.cpu3.num_func_calls                     282246                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       893890                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    11970313                       # number of integer instructions
system.cpu3.num_fp_insts                        11023                       # number of float instructions
system.cpu3.num_int_register_reads           23676067                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           9755834                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads               18241                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes               8761                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads             6887158                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes            4110625                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      2728397                       # number of memory refs
system.cpu3.num_load_insts                    1707497                       # Number of load instructions
system.cpu3.num_store_insts                   1020900                       # Number of store instructions
system.cpu3.num_idle_cycles              9574235465.394928                       # Number of idle cycles
system.cpu3.num_busy_cycles              14271454.605072                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.001488                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.998512                       # Percentage of idle cycles
system.cpu3.Branches                          1271566                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                73560      0.60%      0.60% # Class of executed instruction
system.cpu3.op_class::IntAlu                  9383379     76.79%     77.39% # Class of executed instruction
system.cpu3.op_class::IntMult                   24005      0.20%     77.59% # Class of executed instruction
system.cpu3.op_class::IntDiv                     2339      0.02%     77.61% # Class of executed instruction
system.cpu3.op_class::FloatAdd                   7884      0.06%     77.67% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     77.67% # Class of executed instruction
system.cpu3.op_class::MemRead                 1707497     13.97%     91.65% # Class of executed instruction
system.cpu3.op_class::MemWrite                1020900      8.35%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  12219564                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      59                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            75573                       # number of replacements
system.cpu3.icache.tags.tagsinuse          467.549706                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8250770                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            75573                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           109.176161                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     4683365668000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   467.549706                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.913183                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.913183                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          504                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         16795818                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        16795818                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      8283777                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8283777                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      8283777                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8283777                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      8283777                       # number of overall hits
system.cpu3.icache.overall_hits::total        8283777                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        76088                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        76088                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        76088                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         76088                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        76088                       # number of overall misses
system.cpu3.icache.overall_misses::total        76088                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst      8359865                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8359865                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      8359865                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8359865                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      8359865                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8359865                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.009102                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009102                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.009102                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009102                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.009102                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009102                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.itb_walker_cache.tags.replacements         1431                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse     3.711998                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs          122                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs         1431                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     0.085255                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::cpu3.itb.walker     3.711998                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::cpu3.itb.walker     0.232000                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.232000                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.tag_accesses         5320                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses         5320                       # Number of data accesses
system.cpu3.itb_walker_cache.ReadReq_hits::cpu3.itb.walker          203                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total          203                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::cpu3.itb.walker          203                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total          203                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::cpu3.itb.walker          203                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total          203                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::cpu3.itb.walker         1638                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total         1638                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::cpu3.itb.walker         1638                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total         1638                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::cpu3.itb.walker         1638                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total         1638                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_accesses::cpu3.itb.walker         1841                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total         1841                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::cpu3.itb.walker         1841                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total         1841                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::cpu3.itb.walker         1841                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total         1841                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::cpu3.itb.walker     0.889734                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.889734                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::cpu3.itb.walker     0.889734                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.889734                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::cpu3.itb.walker     0.889734                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.889734                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu3.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu3.itb_walker_cache.writebacks::writebacks           31                       # number of writebacks
system.cpu3.itb_walker_cache.writebacks::total           31                       # number of writebacks
system.cpu3.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu3.dtb_walker_cache.tags.replacements         1011                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse     6.469783                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs          364                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs         1011                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs     0.360040                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::cpu3.dtb.walker     6.469783                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::cpu3.dtb.walker     0.404361                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.404361                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.tag_accesses         4970                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses         4970                       # Number of data accesses
system.cpu3.dtb_walker_cache.ReadReq_hits::cpu3.dtb.walker          616                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total          616                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::cpu3.dtb.walker          616                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total          616                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::cpu3.dtb.walker          616                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total          616                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::cpu3.dtb.walker         1246                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total         1246                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::cpu3.dtb.walker         1246                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total         1246                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::cpu3.dtb.walker         1246                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total         1246                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_accesses::cpu3.dtb.walker         1862                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total         1862                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::cpu3.dtb.walker         1862                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total         1862                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::cpu3.dtb.walker         1862                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total         1862                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::cpu3.dtb.walker     0.669173                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.669173                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::cpu3.dtb.walker     0.669173                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.669173                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::cpu3.dtb.walker     0.669173                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.669173                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu3.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu3.dtb_walker_cache.writebacks::writebacks           38                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total           38                       # number of writebacks
system.cpu3.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            39599                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          759.858325                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            2627853                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            39599                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            66.361600                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     4793320144500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   759.858325                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.742049                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.742049                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          749                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          740                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.731445                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          5537081                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         5537081                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      1647481                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1647481                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       985304                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        985304                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data         5682                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         5682                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data      2632785                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2632785                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      2638467                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2638467                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        53593                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        53593                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        35939                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        35939                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data         2662                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total         2662                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::cpu3.data        89532                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         89532                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        92194                       # number of overall misses
system.cpu3.dcache.overall_misses::total        92194                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1701074                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1701074                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1021243                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1021243                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data         8344                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         8344                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      2722317                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2722317                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      2730661                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2730661                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.031505                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.031505                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.035191                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.035191                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.319032                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.319032                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.032888                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.032888                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.033763                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.033763                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        29444                       # number of writebacks
system.cpu3.dcache.writebacks::total            29444                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                42753                       # number of replacements
system.iocache.tags.tagsinuse                0.025197                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                42753                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         4677612084509                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide     0.025197                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide     0.001575                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.001575                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               385227                       # Number of tag accesses
system.iocache.tags.data_accesses              385227                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::pc.south_bridge.ide        41648                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        41648                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::pc.south_bridge.ide         1155                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1155                       # number of ReadReq misses
system.iocache.demand_misses::pc.south_bridge.ide         1155                       # number of demand (read+write) misses
system.iocache.demand_misses::total              1155                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide         1155                       # number of overall misses
system.iocache.overall_misses::total             1155                       # number of overall misses
system.iocache.ReadReq_accesses::pc.south_bridge.ide         1155                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1155                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::pc.south_bridge.ide        41648                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        41648                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide         1155                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            1155                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide         1155                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           1155                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      41648                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.051845                       # Number of seconds simulated
sim_ticks                                 51845220000                       # Number of ticks simulated
final_tick                               4846353379500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               10699831                       # Simulator instruction rate (inst/s)
host_op_rate                                 26269526                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1820541321                       # Simulator tick rate (ticks/s)
host_mem_usage                                1424536                       # Number of bytes of host memory used
host_seconds                                    28.48                       # Real time elapsed on the host
sim_insts                                   304708657                       # Number of instructions simulated
sim_ops                                     748101085                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.dtb.walker          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst          95296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         608768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         164352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         608512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         121600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         708224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          18688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         600192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2927040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        95296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       164352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       121600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        18688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        399936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1588416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::pc.south_bridge.ide      3297280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4885696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst            1489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            9512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            2568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            9508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            1900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           11066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            9378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               45735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         24819                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::pc.south_bridge.ide        51520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              76339                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.dtb.walker        12344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker         6172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst           1838087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          11742028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker         2469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker         1234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           3170051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          11737090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker         1234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           2345443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          13660353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker         3703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            360458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          11576612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              56457278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      1838087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      3170051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      2345443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       360458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7714038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        30637656                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::pc.south_bridge.ide     63598534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             94236190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        30637656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::pc.south_bridge.ide     63598534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker        12344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker         6172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          1838087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         11742028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker         2469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker         1234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          3170051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         11737090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker         1234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          2345443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         13660353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker         3703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           360458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         11576612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            150693468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    50109772500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1731340000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        316539949440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        316539949440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        104837986440                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        104837986440                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2815846323750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2815846323750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3237224259630                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3237224259630                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971742                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971742                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq             271714                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            271714                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2040                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2040                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            93648                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           17477                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17477                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            56136                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           56136                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        86228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       117964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         4589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side         5989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       111112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       137576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         7033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side         6596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        56198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       105212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         3622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         3397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        56908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        82051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side         1839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side         2068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                788382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2759296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      4111167                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side       147392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side       193984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3555584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      4979104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side       226688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side       214208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1798336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      3847578                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side       117952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side       111616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1821056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      2882703                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side        59008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side        66752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               26892424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           53128                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           489911                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           15.106803                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.308863                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                437587     89.32%     89.32% # Request fanout histogram
system.tol2bus.snoop_fanout::16                 52324     10.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             489911                       # Request fanout histogram
system.membus.trans_dist::ReadReq               23881                       # Transaction distribution
system.membus.trans_dist::ReadResp              23881                       # Transaction distribution
system.membus.trans_dist::WriteReq               2040                       # Transaction distribution
system.membus.trans_dist::WriteResp              2040                       # Transaction distribution
system.membus.trans_dist::Writeback             24819                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        51520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        51520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            17436                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            3650                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28008                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24046                       # Transaction distribution
system.membus.trans_dist::MessageReq              316                       # Transaction distribution
system.membus.trans_dist::MessageResp             316                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave          120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu1.interrupts.int_slave          120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu2.interrupts.int_slave          118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu3.interrupts.int_slave          120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       104648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       104648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         5738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio          312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio          284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu2.interrupts.pio          290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu3.interrupts.pio          232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       141337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       148193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu2.interrupts.int_slave           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu3.interrupts.int_slave           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::total           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu2.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu3.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::total           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu0.interrupts.int_slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu1.interrupts.int_slave           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu3.interrupts.int_slave           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::total           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu0.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu1.interrupts.int_slave           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu2.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::total           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 253473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave          240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu1.interrupts.int_slave          240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu2.interrupts.int_slave          236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu3.interrupts.int_slave          240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          956                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      3348736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      3348736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3148                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio          624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio          568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu2.interrupts.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu3.interrupts.pio          464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4515456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4520840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave           60                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu2.interrupts.int_slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu3.interrupts.int_slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::total          108                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu2.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu3.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::total           60                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu0.interrupts.int_slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu1.interrupts.int_slave           36                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu3.interrupts.int_slave           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu0.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu1.interrupts.int_slave           28                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu2.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::total           44                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7870840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            144276                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  144276    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              144276                       # Request fanout histogram
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages          805                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes      3297280                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs          805                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.l2.tags.replacements                     37951                       # number of replacements
system.l2.tags.tagsinuse                 31497.237635                       # Cycle average of tags in use
system.l2.tags.total_refs                      528852                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     37951                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.935127                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    15874.813060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker     3.828237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     4.429625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      2166.535562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      3285.377915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     5.152900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     1.833151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst      2248.563962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data      1660.212030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker     1.057762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst      1690.958573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data      1473.486540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     3.047117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst      1157.022519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data      1920.918682                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.484461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.066117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.100262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.068621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.050666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.051604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.044967                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.035310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.058622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961219                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32386                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          875                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1519                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28884                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988342                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3232236                       # Number of tag accesses
system.l2.tags.data_accesses                  3232236                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker          1859                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker          1344                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst               41625                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data               15567                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker          2188                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker          2150                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst               52988                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               20686                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker           932                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker           959                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst               26199                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               13620                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker           676                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker           503                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst               28162                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data               10220                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  219678                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            93648                       # number of Writeback hits
system.l2.Writeback_hits::total                 93648                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data              139                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data              104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data              140                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data               76                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  459                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              8985                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              9666                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data              5129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              3930                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 27710                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker           1859                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker           1344                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst                41625                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                24552                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker           2188                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker           2150                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                52988                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                30352                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker            932                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker            959                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                26199                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                18749                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker            676                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker            503                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                28162                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                14150                       # number of demand (read+write) hits
system.l2.demand_hits::total                   247388                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker          1859                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker          1344                       # number of overall hits
system.l2.overall_hits::cpu0.inst               41625                       # number of overall hits
system.l2.overall_hits::cpu0.data               24552                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker          2188                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker          2150                       # number of overall hits
system.l2.overall_hits::cpu1.inst               52988                       # number of overall hits
system.l2.overall_hits::cpu1.data               30352                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker           932                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker           959                       # number of overall hits
system.l2.overall_hits::cpu2.inst               26199                       # number of overall hits
system.l2.overall_hits::cpu2.data               18749                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker           676                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker           503                       # number of overall hits
system.l2.overall_hits::cpu3.inst               28162                       # number of overall hits
system.l2.overall_hits::cpu3.data               14150                       # number of overall hits
system.l2.overall_hits::total                  247388                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker           10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst              1489                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data              6124                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst              2568                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data              2424                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst              1900                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data              2586                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst               292                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data              4284                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 21689                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data           1080                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data           1030                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data            670                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data            452                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3232                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            3541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            7251                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data            8533                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data            5139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               24464                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker           10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst               1489                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               9665                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst               2568                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               9675                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               1900                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data              11119                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                292                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data               9423                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46153                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker           10                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker            5                       # number of overall misses
system.l2.overall_misses::cpu0.inst              1489                       # number of overall misses
system.l2.overall_misses::cpu0.data              9665                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker            1                       # number of overall misses
system.l2.overall_misses::cpu1.inst              2568                       # number of overall misses
system.l2.overall_misses::cpu1.data              9675                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::cpu2.inst              1900                       # number of overall misses
system.l2.overall_misses::cpu2.data             11119                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker            3                       # number of overall misses
system.l2.overall_misses::cpu3.inst               292                       # number of overall misses
system.l2.overall_misses::cpu3.data              9423                       # number of overall misses
system.l2.overall_misses::total                 46153                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker         1869                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker         1349                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst           43114                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data           21691                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker         2190                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker         2151                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst           55556                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data           23110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker          933                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker          959                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst           28099                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           16206                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker          679                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker          503                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst           28454                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data           14504                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              241367                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        93648                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             93648                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data         1219                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data         1134                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data          810                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data          528                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3691                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data         12526                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data         16917                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data         13662                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          9069                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             52174                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker         1869                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker         1349                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst            43114                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data            34217                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker         2190                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker         2151                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst            55556                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            40027                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker          933                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker          959                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst            28099                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            29868                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker          679                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker          503                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst            28454                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data            23573                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               293541                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker         1869                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker         1349                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst           43114                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data           34217                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker         2190                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker         2151                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst           55556                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           40027                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker          933                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker          959                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst           28099                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           29868                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker          679                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker          503                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst           28454                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data           23573                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              293541                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.005350                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.003706                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.034536                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.282329                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.000913                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.000465                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.046224                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.104890                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.001072                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.067618                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.159571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.004418                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.010262                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.295367                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.089859                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.885972                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.908289                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.827160                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.856061                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.875643                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.282692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.428622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.624579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.566656                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.468893                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.005350                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.003706                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.034536                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.282462                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.000913                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.000465                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.046224                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.241712                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.001072                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.067618                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.372271                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.004418                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.010262                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.399737                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.157228                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.005350                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.003706                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.034536                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.282462                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.000913                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.000465                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.046224                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.241712                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.001072                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.067618                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.372271                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.004418                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.010262                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.399737                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.157228                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                24819                       # number of writebacks
system.l2.writebacks::total                     24819                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                 2128                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2128                       # Transaction distribution
system.iobus.trans_dist::WriteReq               53065                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1545                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        51520                       # Transaction distribution
system.iobus.trans_dist::MessageReq               239                       # Transaction distribution
system.iobus.trans_dist::MessageResp              239                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio         4278                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio         1460                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5738                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side       104648                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total       104648                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  110864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio         2418                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          730                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3148                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side      3303712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total      3303712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          956                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          956                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3307816                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.numCycles                       103981103                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    2462154                       # Number of instructions committed
system.cpu0.committedOps                      4480204                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              4419863                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  1679                       # Number of float alu accesses
system.cpu0.num_func_calls                      95593                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       351740                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     4419863                       # number of integer instructions
system.cpu0.num_fp_insts                         1679                       # number of float instructions
system.cpu0.num_int_register_reads            9118819                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           3533495                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                2712                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               1348                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads             2479804                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes            1567604                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      1098997                       # number of memory refs
system.cpu0.num_load_insts                     659062                       # Number of load instructions
system.cpu0.num_store_insts                    439935                       # Number of store instructions
system.cpu0.num_idle_cycles              98704624.443010                       # Number of idle cycles
system.cpu0.num_busy_cycles              5276478.556990                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.050745                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.949255                       # Percentage of idle cycles
system.cpu0.Branches                           484922                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                25359      0.57%      0.57% # Class of executed instruction
system.cpu0.op_class::IntAlu                  3341933     74.59%     75.15% # Class of executed instruction
system.cpu0.op_class::IntMult                    7356      0.16%     75.32% # Class of executed instruction
system.cpu0.op_class::IntDiv                     5790      0.13%     75.45% # Class of executed instruction
system.cpu0.op_class::FloatAdd                   1144      0.03%     75.47% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     75.47% # Class of executed instruction
system.cpu0.op_class::MemRead                  659062     14.71%     90.18% # Class of executed instruction
system.cpu0.op_class::MemWrite                 439935      9.82%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   4480579                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      46                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            43114                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3177491                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            43114                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            73.699750                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          6592208                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         6592208                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      3231433                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3231433                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      3231433                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3231433                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      3231433                       # number of overall hits
system.cpu0.icache.overall_hits::total        3231433                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        43114                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        43114                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        43114                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         43114                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        43114                       # number of overall misses
system.cpu0.icache.overall_misses::total        43114                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst      3274547                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3274547                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      3274547                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3274547                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      3274547                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3274547                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.013166                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013166                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.013166                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013166                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.013166                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013166                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.itb_walker_cache.tags.replacements         1910                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse     9.343109                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs         1420                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs         1910                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     0.743455                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::cpu0.itb.walker     9.343109                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::cpu0.itb.walker     0.583944                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.583944                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024            9                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses        10456                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses        10456                       # Number of data accesses
system.cpu0.itb_walker_cache.ReadReq_hits::cpu0.itb.walker         1799                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total         1799                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::cpu0.itb.walker         1799                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total         1799                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::cpu0.itb.walker         1799                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total         1799                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::cpu0.itb.walker         2286                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total         2286                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::cpu0.itb.walker         2286                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total         2286                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::cpu0.itb.walker         2286                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total         2286                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_accesses::cpu0.itb.walker         4085                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total         4085                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::cpu0.itb.walker         4085                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total         4085                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::cpu0.itb.walker         4085                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total         4085                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::cpu0.itb.walker     0.559608                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.559608                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::cpu0.itb.walker     0.559608                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.559608                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::cpu0.itb.walker     0.559608                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.559608                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu0.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu0.itb_walker_cache.writebacks::writebacks           17                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total           17                       # number of writebacks
system.cpu0.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu0.dtb_walker_cache.tags.replacements         2471                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    11.894983                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs         2562                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs         2471                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     1.036827                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle 4795834474000                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::cpu0.dtb.walker    11.894983                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::cpu0.dtb.walker     0.743436                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.743436                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses        15444                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses        15444                       # Number of data accesses
system.cpu0.dtb_walker_cache.ReadReq_hits::cpu0.dtb.walker         3285                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total         3285                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::cpu0.dtb.walker         3285                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total         3285                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::cpu0.dtb.walker         3285                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total         3285                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::cpu0.dtb.walker         2958                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total         2958                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::cpu0.dtb.walker         2958                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total         2958                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::cpu0.dtb.walker         2958                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total         2958                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_accesses::cpu0.dtb.walker         6243                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total         6243                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::cpu0.dtb.walker         6243                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total         6243                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::cpu0.dtb.walker         6243                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total         6243                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::cpu0.dtb.walker     0.473811                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.473811                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::cpu0.dtb.walker     0.473811                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.473811                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::cpu0.dtb.walker     0.473811                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.473811                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu0.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu0.dtb_walker_cache.writebacks::writebacks           73                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total           73                       # number of writebacks
system.cpu0.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            35908                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          881.512138                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1002224                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            35908                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.910883                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   881.512138                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.860852                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.860852                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          873                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          845                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.852539                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2237951                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2237951                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       623674                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         623674                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       420678                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        420678                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data         6930                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         6930                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::cpu0.data      1044352                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1044352                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      1051282                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1051282                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        23043                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        23043                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        18893                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        18893                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data         4913                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         4913                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::cpu0.data        41936                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         41936                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        46849                       # number of overall misses
system.cpu0.dcache.overall_misses::total        46849                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data       646717                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       646717                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       439571                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       439571                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data        11843                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        11843                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      1086288                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1086288                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      1098131                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1098131                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.035631                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035631                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.042981                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.042981                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.414844                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.414844                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.038605                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.038605                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.042662                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.042662                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22526                       # number of writebacks
system.cpu0.dcache.writebacks::total            22526                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.numCycles                       103887318                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    5487988                       # Number of instructions committed
system.cpu1.committedOps                     10123989                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             10018266                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                 20716                       # Number of float alu accesses
system.cpu1.num_func_calls                     161656                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       896565                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    10018266                       # number of integer instructions
system.cpu1.num_fp_insts                        20716                       # number of float instructions
system.cpu1.num_int_register_reads           20191280                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           8114696                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads               14844                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes              16470                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads             6648446                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            3593513                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      2217243                       # number of memory refs
system.cpu1.num_load_insts                    1369373                       # Number of load instructions
system.cpu1.num_store_insts                    847870                       # Number of store instructions
system.cpu1.num_idle_cycles              91863763.786278                       # Number of idle cycles
system.cpu1.num_busy_cycles              12023554.213722                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.115736                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.884264                       # Percentage of idle cycles
system.cpu1.Branches                          1169963                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                50752      0.50%      0.50% # Class of executed instruction
system.cpu1.op_class::IntAlu                  7799720     77.04%     77.54% # Class of executed instruction
system.cpu1.op_class::IntMult                   14388      0.14%     77.68% # Class of executed instruction
system.cpu1.op_class::IntDiv                    32873      0.32%     78.01% # Class of executed instruction
system.cpu1.op_class::FloatAdd                   9316      0.09%     78.10% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::MemRead                 1369373     13.53%     91.63% # Class of executed instruction
system.cpu1.op_class::MemWrite                 847870      8.37%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  10124292                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      68                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            55556                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7173994                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            55556                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           129.130859                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14866238                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14866238                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      7349785                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7349785                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      7349785                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7349785                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      7349785                       # number of overall hits
system.cpu1.icache.overall_hits::total        7349785                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        55556                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        55556                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        55556                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         55556                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        55556                       # number of overall misses
system.cpu1.icache.overall_misses::total        55556                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst      7405341                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7405341                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      7405341                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7405341                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      7405341                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7405341                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.007502                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007502                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.007502                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007502                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.007502                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007502                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.itb_walker_cache.tags.replacements         3020                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    14.889467                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs         1318                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs         3020                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     0.436424                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle 4797815980000                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::cpu1.itb.walker    14.889467                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::cpu1.itb.walker     0.930592                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.930592                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses        13833                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses        13833                       # Number of data accesses
system.cpu1.itb_walker_cache.ReadReq_hits::cpu1.itb.walker         1680                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total         1680                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::cpu1.itb.walker         1680                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total         1680                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::cpu1.itb.walker         1680                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total         1680                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::cpu1.itb.walker         3491                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total         3491                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::cpu1.itb.walker         3491                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total         3491                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::cpu1.itb.walker         3491                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total         3491                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_accesses::cpu1.itb.walker         5171                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total         5171                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::cpu1.itb.walker         5171                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total         5171                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::cpu1.itb.walker         5171                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total         5171                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::cpu1.itb.walker     0.675111                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.675111                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::cpu1.itb.walker     0.675111                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.675111                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::cpu1.itb.walker     0.675111                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.675111                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu1.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu1.itb_walker_cache.writebacks::writebacks           51                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total           51                       # number of writebacks
system.cpu1.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu1.dtb_walker_cache.tags.replacements         2841                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    14.096132                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs         1647                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs         2841                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     0.579725                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle 4798804050000                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::cpu1.dtb.walker    14.096132                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::cpu1.dtb.walker     0.881008                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.881008                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses        13613                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses        13613                       # Number of data accesses
system.cpu1.dtb_walker_cache.ReadReq_hits::cpu1.dtb.walker         1933                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total         1933                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::cpu1.dtb.walker         1933                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total         1933                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::cpu1.dtb.walker         1933                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total         1933                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::cpu1.dtb.walker         3249                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total         3249                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::cpu1.dtb.walker         3249                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total         3249                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::cpu1.dtb.walker         3249                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total         3249                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_accesses::cpu1.dtb.walker         5182                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total         5182                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::cpu1.dtb.walker         5182                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total         5182                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::cpu1.dtb.walker         5182                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total         5182                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::cpu1.dtb.walker     0.626978                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.626978                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::cpu1.dtb.walker     0.626978                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.626978                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::cpu1.dtb.walker     0.626978                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.626978                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu1.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu1.dtb_walker_cache.writebacks::writebacks           98                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total           98                       # number of writebacks
system.cpu1.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            41554                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          850.412880                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1575756                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            41554                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            37.920682                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   850.412880                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.830481                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.830481                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          781                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          758                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.762695                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4480036                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4480036                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      1331194                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1331194                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       824155                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        824155                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data         8272                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         8272                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data      2155349                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2155349                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      2163621                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2163621                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        23406                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        23406                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        23189                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        23189                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data         6034                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         6034                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::cpu1.data        46595                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         46595                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        52629                       # number of overall misses
system.cpu1.dcache.overall_misses::total        52629                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1354600                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1354600                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       847344                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       847344                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data        14306                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        14306                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      2201944                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2201944                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      2216250                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2216250                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.017279                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017279                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.027367                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.027367                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.421781                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.421781                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.021161                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021161                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.023747                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.023747                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        30238                       # number of writebacks
system.cpu1.dcache.writebacks::total            30238                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.numCycles                       103714507                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                    2121987                       # Number of instructions committed
system.cpu2.committedOps                      3911880                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              3860605                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                  3477                       # Number of float alu accesses
system.cpu2.num_func_calls                      80444                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       319703                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     3860605                       # number of integer instructions
system.cpu2.num_fp_insts                         3477                       # number of float instructions
system.cpu2.num_int_register_reads            7897828                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           3048902                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                5693                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               2735                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads             2168134                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes            1344247                       # number of times the CC registers were written
system.cpu2.num_mem_refs                       960825                       # number of memory refs
system.cpu2.num_load_insts                     555003                       # Number of load instructions
system.cpu2.num_store_insts                    405822                       # Number of store instructions
system.cpu2.num_idle_cycles              99116965.284377                       # Number of idle cycles
system.cpu2.num_busy_cycles              4597541.715623                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.044329                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.955671                       # Percentage of idle cycles
system.cpu2.Branches                           429185                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                20924      0.53%      0.53% # Class of executed instruction
system.cpu2.op_class::IntAlu                  2920931     74.66%     75.20% # Class of executed instruction
system.cpu2.op_class::IntMult                    6063      0.15%     75.35% # Class of executed instruction
system.cpu2.op_class::IntDiv                      910      0.02%     75.38% # Class of executed instruction
system.cpu2.op_class::FloatAdd                   2424      0.06%     75.44% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     75.44% # Class of executed instruction
system.cpu2.op_class::MemRead                  555003     14.19%     89.63% # Class of executed instruction
system.cpu2.op_class::MemWrite                 405822     10.37%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                   3912077                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      28                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements            28099                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2763722                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            28099                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            98.356596                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          480                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5692135                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5692135                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      2803919                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2803919                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      2803919                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2803919                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      2803919                       # number of overall hits
system.cpu2.icache.overall_hits::total        2803919                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        28099                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        28099                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        28099                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         28099                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        28099                       # number of overall misses
system.cpu2.icache.overall_misses::total        28099                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst      2832018                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2832018                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      2832018                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2832018                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      2832018                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2832018                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.009922                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.009922                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.009922                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.009922                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.009922                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.009922                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.itb_walker_cache.tags.replacements         1540                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse     1.168885                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs          645                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs         1540                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs     0.418831                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::cpu2.itb.walker     1.168885                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::cpu2.itb.walker     0.073055                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.073055                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.tag_accesses         6657                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses         6657                       # Number of data accesses
system.cpu2.itb_walker_cache.ReadReq_hits::cpu2.itb.walker          660                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total          660                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::cpu2.itb.walker          660                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total          660                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::cpu2.itb.walker          660                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total          660                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::cpu2.itb.walker         1779                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total         1779                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::cpu2.itb.walker         1779                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total         1779                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::cpu2.itb.walker         1779                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total         1779                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_accesses::cpu2.itb.walker         2439                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         2439                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::cpu2.itb.walker         2439                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         2439                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::cpu2.itb.walker         2439                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         2439                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::cpu2.itb.walker     0.729397                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.729397                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::cpu2.itb.walker     0.729397                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.729397                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::cpu2.itb.walker     0.729397                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.729397                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu2.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu2.itb_walker_cache.writebacks::writebacks           64                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total           64                       # number of writebacks
system.cpu2.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu2.dtb_walker_cache.tags.replacements         1385                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse     5.700063                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs          823                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs         1385                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     0.594224                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::cpu2.dtb.walker     5.700063                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::cpu2.dtb.walker     0.356254                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.356254                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses         6799                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses         6799                       # Number of data accesses
system.cpu2.dtb_walker_cache.ReadReq_hits::cpu2.dtb.walker          920                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total          920                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::cpu2.dtb.walker          920                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total          920                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::cpu2.dtb.walker          920                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total          920                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::cpu2.dtb.walker         1653                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total         1653                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::cpu2.dtb.walker         1653                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total         1653                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::cpu2.dtb.walker         1653                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total         1653                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_accesses::cpu2.dtb.walker         2573                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         2573                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::cpu2.dtb.walker         2573                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         2573                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::cpu2.dtb.walker         2573                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         2573                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::cpu2.dtb.walker     0.642441                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.642441                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::cpu2.dtb.walker     0.642441                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.642441                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::cpu2.dtb.walker     0.642441                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.642441                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu2.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu2.dtb_walker_cache.writebacks::writebacks           91                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total           91                       # number of writebacks
system.cpu2.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            31438                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          855.095063                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             881306                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            31438                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            28.033145                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   855.095063                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.835054                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.835054                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          822                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          820                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1956676                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1956676                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       528070                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         528070                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       387185                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        387185                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data         5284                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         5284                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data       915255                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          915255                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       920539                       # number of overall hits
system.cpu2.dcache.overall_hits::total         920539                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        15861                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        15861                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        18417                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        18417                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data         5549                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total         5549                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::cpu2.data        34278                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         34278                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        39827                       # number of overall misses
system.cpu2.dcache.overall_misses::total        39827                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data       543931                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       543931                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       405602                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       405602                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data        10833                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        10833                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       949533                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       949533                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       960366                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       960366                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.029160                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029160                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.045407                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.045407                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.512231                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.512231                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.036100                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.036100                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.041471                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.041471                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24156                       # number of writebacks
system.cpu2.dcache.writebacks::total            24156                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.numCycles                       104271981                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   37286386                       # Number of instructions committed
system.cpu3.committedOps                     68928469                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             68567394                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                343982                       # Number of float alu accesses
system.cpu3.num_func_calls                     581614                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      6791196                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    68567394                       # number of integer instructions
system.cpu3.num_fp_insts                       343982                       # number of float instructions
system.cpu3.num_int_register_reads          135401212                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          56716026                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads              168296                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes             269507                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads            52084039                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           25583652                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     13452533                       # number of memory refs
system.cpu3.num_load_insts                    8872215                       # Number of load instructions
system.cpu3.num_store_insts                   4580318                       # Number of store instructions
system.cpu3.num_idle_cycles              20820498.233387                       # Number of idle cycles
system.cpu3.num_busy_cycles              83451482.766613                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.800325                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.199675                       # Percentage of idle cycles
system.cpu3.Branches                          8319642                       # Number of branches fetched
system.cpu3.op_class::No_OpClass               147734      0.21%      0.21% # Class of executed instruction
system.cpu3.op_class::IntAlu                 54642623     79.27%     79.49% # Class of executed instruction
system.cpu3.op_class::IntMult                   56596      0.08%     79.57% # Class of executed instruction
system.cpu3.op_class::IntDiv                   479903      0.70%     80.27% # Class of executed instruction
system.cpu3.op_class::FloatAdd                 149210      0.22%     80.48% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     80.48% # Class of executed instruction
system.cpu3.op_class::MemRead                 8872215     12.87%     93.35% # Class of executed instruction
system.cpu3.op_class::MemWrite                4580318      6.65%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  68928599                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      44                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            28454                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           50558708                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            28454                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1776.857665                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        102747670                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       102747670                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     51331154                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       51331154                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     51331154                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        51331154                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     51331154                       # number of overall hits
system.cpu3.icache.overall_hits::total       51331154                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        28454                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        28454                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        28454                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         28454                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        28454                       # number of overall misses
system.cpu3.icache.overall_misses::total        28454                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst     51359608                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     51359608                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     51359608                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     51359608                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     51359608                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     51359608                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000554                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000554                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000554                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000554                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000554                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000554                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.itb_walker_cache.tags.replacements          721                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse    10.119015                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs          336                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs          721                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     0.466019                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle 4846186422000                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::cpu3.itb.walker    10.119015                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::cpu3.itb.walker     0.632438                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.632438                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses         3651                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses         3651                       # Number of data accesses
system.cpu3.itb_walker_cache.ReadReq_hits::cpu3.itb.walker          450                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total          450                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::cpu3.itb.walker          450                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total          450                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::cpu3.itb.walker          450                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total          450                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::cpu3.itb.walker          917                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total          917                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::cpu3.itb.walker          917                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total          917                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::cpu3.itb.walker          917                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total          917                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_accesses::cpu3.itb.walker         1367                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total         1367                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::cpu3.itb.walker         1367                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total         1367                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::cpu3.itb.walker         1367                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total         1367                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::cpu3.itb.walker     0.670812                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.670812                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::cpu3.itb.walker     0.670812                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.670812                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::cpu3.itb.walker     0.670812                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.670812                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu3.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu3.itb_walker_cache.writebacks::writebacks            5                       # number of writebacks
system.cpu3.itb_walker_cache.writebacks::total            5                       # number of writebacks
system.cpu3.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu3.dtb_walker_cache.tags.replacements          833                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    12.244525                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs          916                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs          833                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs     1.099640                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle 4846129455000                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::cpu3.dtb.walker    12.244525                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::cpu3.dtb.walker     0.765283                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.765283                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses         4905                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses         4905                       # Number of data accesses
system.cpu3.dtb_walker_cache.ReadReq_hits::cpu3.dtb.walker          915                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total          915                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::cpu3.dtb.walker          915                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total          915                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::cpu3.dtb.walker          915                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total          915                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::cpu3.dtb.walker         1025                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total         1025                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::cpu3.dtb.walker         1025                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total         1025                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::cpu3.dtb.walker         1025                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total         1025                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_accesses::cpu3.dtb.walker         1940                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total         1940                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::cpu3.dtb.walker         1940                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total         1940                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::cpu3.dtb.walker         1940                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total         1940                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::cpu3.dtb.walker     0.528351                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.528351                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::cpu3.dtb.walker     0.528351                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.528351                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::cpu3.dtb.walker     0.528351                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.528351                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu3.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu3.dtb_walker_cache.writebacks::writebacks           18                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total           18                       # number of writebacks
system.cpu3.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            24745                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          965.786328                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           13416515                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            24745                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           542.190948                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   965.786328                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.943151                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.943151                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1016                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          980                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         26932404                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        26932404                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      8847674                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8847674                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      4566791                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4566791                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data         5328                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         5328                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data     13414465                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        13414465                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     13419793                       # number of overall hits
system.cpu3.dcache.overall_hits::total       13419793                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        17227                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        17227                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        13114                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        13114                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data         1712                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total         1712                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::cpu3.data        30341                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         30341                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        32053                       # number of overall misses
system.cpu3.dcache.overall_misses::total        32053                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data      8864901                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8864901                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      4579905                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4579905                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data         7040                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         7040                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     13444806                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     13444806                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     13451846                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     13451846                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.001943                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.001943                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.002863                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.002863                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.243182                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.243182                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.002257                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.002257                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.002383                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.002383                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        16311                       # number of writebacks
system.cpu3.dcache.writebacks::total            16311                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                52324                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                52324                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               470916                       # Number of tag accesses
system.iocache.tags.data_accesses              470916                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::pc.south_bridge.ide        51520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        51520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::pc.south_bridge.ide          804                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              804                       # number of ReadReq misses
system.iocache.demand_misses::pc.south_bridge.ide          804                       # number of demand (read+write) misses
system.iocache.demand_misses::total               804                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide          804                       # number of overall misses
system.iocache.overall_misses::total              804                       # number of overall misses
system.iocache.ReadReq_accesses::pc.south_bridge.ide          804                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            804                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::pc.south_bridge.ide        51520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        51520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide          804                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             804                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide          804                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            804                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      51520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.026933                       # Number of seconds simulated
sim_ticks                                 26932665000                       # Number of ticks simulated
final_tick                               4873286044500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6018508                       # Simulator instruction rate (inst/s)
host_op_rate                                 13714993                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              402879157                       # Simulator tick rate (ticks/s)
host_mem_usage                                1439896                       # Number of bytes of host memory used
host_seconds                                    66.85                       # Real time elapsed on the host
sim_insts                                   402340046                       # Number of instructions simulated
sim_ops                                     916853725                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst           2432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          21184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           6144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           2304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data          16768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           6016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data          65856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             121216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         6016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         11072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::pc.south_bridge.ide       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          262208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst              38                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              96                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              36                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data             262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              94                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            1029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::pc.south_bridge.ide         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4097                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst             90299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data            786554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst             11881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            228124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst             85547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data            622590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker         4753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker         2376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            223372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           2445209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4500706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst        90299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst        11881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst        85547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       223372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           411099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks            2376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::pc.south_bridge.ide      9733311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9735687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks            2376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::pc.south_bridge.ide      9733311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst            90299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data           786554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst            11881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           228124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst            85547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data           622590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker         4753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker         2376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           223372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          2445209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             14236393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    26033298750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       899340000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        318299058480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        318299058480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        105420603105                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        105420603105                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2831494839750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2831494839750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3255214501335                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3255214501335                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971742                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971742                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq              44437                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             44437                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               374                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              374                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             6496                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2353                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2353                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6230                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6230                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         4672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        16453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side           98                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side          430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        16430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side          216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         3772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        17686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side           72                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        44423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side          128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side          474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                113284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       149504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       513335                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         3136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side        13760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        51840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       505005                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         1472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side         6912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       120704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       564527                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         2304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         8000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       208448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1462275                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side         4096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side        15168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3630486                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4222                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            63214                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           15.065792                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.247921                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 59055     93.42%     93.42% # Request fanout histogram
system.tol2bus.snoop_fanout::16                  4159      6.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              63214                       # Request fanout histogram
system.membus.trans_dist::ReadReq                1428                       # Transaction distribution
system.membus.trans_dist::ReadResp               1428                       # Transaction distribution
system.membus.trans_dist::WriteReq                374                       # Transaction distribution
system.membus.trans_dist::WriteResp               374                       # Transaction distribution
system.membus.trans_dist::Writeback                 1                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         4096                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         4096                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2275                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             289                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1234                       # Transaction distribution
system.membus.trans_dist::ReadExResp              990                       # Transaction distribution
system.membus.trans_dist::MessageReq              133                       # Transaction distribution
system.membus.trans_dist::MessageResp             133                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu1.interrupts.int_slave           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu2.interrupts.int_slave           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu3.interrupts.int_slave           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         8318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         8318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio           82                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu2.interrupts.pio          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu3.interrupts.pio          182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6597                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         8267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu2.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu3.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::total            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu2.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::total            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu0.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu3.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::total            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu0.interrupts.int_slave           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu1.interrupts.int_slave            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu2.interrupts.int_slave           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::total           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave          104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu1.interrupts.int_slave          104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu2.interrupts.int_slave          104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu3.interrupts.int_slave          104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       266176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       266176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          610                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio          204                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio          164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu2.interrupts.pio          216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu3.interrupts.pio          364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       121280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       122838                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu2.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu3.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu2.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::total            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu0.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu3.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::total           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu0.interrupts.int_slave           44                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu1.interrupts.int_slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu2.interrupts.int_slave           28                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::total           88                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  389546                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              8573                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    8573    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8573                       # Request fanout histogram
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages           64                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes       262144                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs           64                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.l2.tags.replacements                      1445                       # number of replacements
system.l2.tags.tagsinuse                 31496.487314                       # Cycle average of tags in use
system.l2.tags.total_refs                      906405                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32948                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     27.510168                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14683.386435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker            4                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      2025.971166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      2881.634904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker            5                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     0.011893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst      1968.997500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data      1646.762952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst      1360.003601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data      1236.240922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     6.007269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.itb.walker     0.999582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst      1137.125679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data      4536.345412                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.448101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.061828                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.087941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.060089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.050255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.041504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.037727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.itb.walker     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.034702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.138438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961197                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         31503                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31482                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.961395                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    441481                       # Number of tag accesses
system.l2.tags.data_accesses                   441481                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker           195                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker            42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst                2298                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                4445                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker           100                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker            18                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                 805                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                6122                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker           108                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker            27                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                1850                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                5181                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker           210                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker            57                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                3163                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data               15866                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   40487                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6496                       # number of Writeback hits
system.l2.Writeback_hits::total                  6496                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data               26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data               26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data               42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  101                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              1064                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data               526                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data              1134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              2249                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4973                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker            195                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker             42                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst                 2298                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 5509                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker            100                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker             18                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                  805                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 6648                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker            108                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker             27                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                 1850                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                 6315                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker            210                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker             57                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                 3163                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                18115                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45460                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker           195                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker            42                       # number of overall hits
system.l2.overall_hits::cpu0.inst                2298                       # number of overall hits
system.l2.overall_hits::cpu0.data                5509                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker           100                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker            18                       # number of overall hits
system.l2.overall_hits::cpu1.inst                 805                       # number of overall hits
system.l2.overall_hits::cpu1.data                6648                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker           108                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker            27                       # number of overall hits
system.l2.overall_hits::cpu2.inst                1850                       # number of overall hits
system.l2.overall_hits::cpu2.data                6315                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker           210                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker            57                       # number of overall hits
system.l2.overall_hits::cpu3.inst                3163                       # number of overall hits
system.l2.overall_hits::cpu3.data               18115                       # number of overall hits
system.l2.overall_hits::total                   45460                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst                38                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               127                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                 5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                59                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                36                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data               108                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                94                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data               434                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   904                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data            120                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data             47                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data             45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data             54                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                266                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             209                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data              38                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             166                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             600                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1013                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                 38                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                336                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                 97                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 36                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                274                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 94                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data               1034                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1917                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst                38                       # number of overall misses
system.l2.overall_misses::cpu0.data               336                       # number of overall misses
system.l2.overall_misses::cpu1.inst                 5                       # number of overall misses
system.l2.overall_misses::cpu1.data                97                       # number of overall misses
system.l2.overall_misses::cpu2.inst                36                       # number of overall misses
system.l2.overall_misses::cpu2.data               274                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::cpu3.itb.walker            1                       # number of overall misses
system.l2.overall_misses::cpu3.inst                94                       # number of overall misses
system.l2.overall_misses::cpu3.data              1034                       # number of overall misses
system.l2.overall_misses::total                  1917                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker          195                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst            2336                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data            4572                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker          100                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker           18                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst             810                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data            6181                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker          108                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            1886                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data            5289                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker          212                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker           58                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst            3257                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data           16300                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               41391                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6496                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6496                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data          146                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data           71                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data           96                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              367                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          1273                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           564                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          1300                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          2849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5986                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker          195                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst             2336                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             5845                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker          100                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker           18                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst              810                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             6745                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker          108                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             1886                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data             6589                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker          212                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker           58                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             3257                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data            19149                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47377                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker          195                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst            2336                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            5845                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker          100                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker           18                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst             810                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            6745                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker          108                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            1886                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data            6589                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker          212                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker           58                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            3257                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data           19149                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47377                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.016267                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.027778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.006173                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.009545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.019088                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.020420                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.009434                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.itb.walker     0.017241                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.028861                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.026626                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.021840                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.821918                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.870370                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.633803                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.562500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.724796                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.164179                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.067376                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.127692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.210600                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.169228                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.016267                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.057485                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.006173                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.014381                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.019088                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.041584                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.009434                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.itb.walker     0.017241                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.028861                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.053998                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.040463                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.016267                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.057485                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.006173                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.014381                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.019088                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.041584                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.009434                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.itb.walker     0.017241                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.028861                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.053998                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.040463                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                    1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                  499                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 499                       # Transaction distribution
system.iobus.trans_dist::WriteReq                4258                       # Transaction distribution
system.iobus.trans_dist::WriteResp                162                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         4096                       # Transaction distribution
system.iobus.trans_dist::MessageReq               104                       # Transaction distribution
system.iobus.trans_dist::MessageResp              104                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio          184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio         1012                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side         8318                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total         8318                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    9722                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          610                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side       262648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total       262648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   263674                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.numCycles                        53867370                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   24424003                       # Number of instructions committed
system.cpu0.committedOps                     42218168                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             25143642                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses              22496528                       # Number of float alu accesses
system.cpu0.num_func_calls                     881269                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      1340809                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    25143642                       # number of integer instructions
system.cpu0.num_fp_insts                     22496528                       # number of float instructions
system.cpu0.num_int_register_reads           49631113                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          16305242                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads            36695414                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes           20469616                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads             9655434                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes            7250838                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      8306964                       # number of memory refs
system.cpu0.num_load_insts                    5904316                       # Number of load instructions
system.cpu0.num_store_insts                   2402648                       # Number of store instructions
system.cpu0.num_idle_cycles              373231.440557                       # Number of idle cycles
system.cpu0.num_busy_cycles              53494138.559443                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.993071                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.006929                       # Percentage of idle cycles
system.cpu0.Branches                          2443022                       # Number of branches fetched
system.cpu0.op_class::No_OpClass               110687      0.26%      0.26% # Class of executed instruction
system.cpu0.op_class::IntAlu                 20494809     48.54%     48.81% # Class of executed instruction
system.cpu0.op_class::IntMult                     655      0.00%     48.81% # Class of executed instruction
system.cpu0.op_class::IntDiv                      143      0.00%     48.81% # Class of executed instruction
system.cpu0.op_class::FloatAdd               13304918     31.51%     80.32% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     80.32% # Class of executed instruction
system.cpu0.op_class::MemRead                 5904316     13.99%     94.31% # Class of executed instruction
system.cpu0.op_class::MemWrite                2402648      5.69%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  42218176                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             2336                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           35810885                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2848                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         12574.046699                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          505                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         71402178                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        71402178                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     35697585                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       35697585                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     35697585                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        35697585                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     35697585                       # number of overall hits
system.cpu0.icache.overall_hits::total       35697585                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         2336                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2336                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         2336                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2336                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         2336                       # number of overall misses
system.cpu0.icache.overall_misses::total         2336                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst     35699921                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     35699921                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     35699921                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     35699921                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     35699921                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     35699921                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000065                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000065                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.itb_walker_cache.tags.replacements           36                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    15.982046                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs          612                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs           52                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs    11.769231                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::cpu0.itb.walker    15.982046                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::cpu0.itb.walker     0.998878                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.998878                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses          473                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses          473                       # Number of data accesses
system.cpu0.itb_walker_cache.ReadReq_hits::cpu0.itb.walker          163                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total          163                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::cpu0.itb.walker          163                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total          163                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::cpu0.itb.walker          163                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total          163                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::cpu0.itb.walker           49                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::cpu0.itb.walker           49                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total           49                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::cpu0.itb.walker           49                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total           49                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_accesses::cpu0.itb.walker          212                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total          212                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::cpu0.itb.walker          212                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total          212                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::cpu0.itb.walker          212                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total          212                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::cpu0.itb.walker     0.231132                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.231132                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::cpu0.itb.walker     0.231132                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.231132                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::cpu0.itb.walker     0.231132                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.231132                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu0.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu0.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu0.dtb_walker_cache.tags.replacements          202                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.991504                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs         1083                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs          218                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     4.967890                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::cpu0.dtb.walker    15.991504                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::cpu0.dtb.walker     0.999469                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.999469                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses         1165                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses         1165                       # Number of data accesses
system.cpu0.dtb_walker_cache.ReadReq_hits::cpu0.dtb.walker          260                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total          260                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::cpu0.dtb.walker          260                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total          260                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::cpu0.dtb.walker          260                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total          260                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::cpu0.dtb.walker          215                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::cpu0.dtb.walker          215                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total          215                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::cpu0.dtb.walker          215                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total          215                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_accesses::cpu0.dtb.walker          475                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total          475                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::cpu0.dtb.walker          475                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total          475                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::cpu0.dtb.walker          475                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total          475                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::cpu0.dtb.walker     0.452632                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.452632                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::cpu0.dtb.walker     0.452632                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.452632                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::cpu0.dtb.walker     0.452632                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.452632                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu0.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu0.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements             5669                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1004.078752                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8397249                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             6676                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          1257.826393                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1004.078752                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.980546                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.980546                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1007                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          943                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.983398                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         16620252                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        16620252                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      5898421                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5898421                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      2400526                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2400526                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data          580                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          580                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::cpu0.data      8298947                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8298947                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      8299527                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8299527                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         5171                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         5171                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2062                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2062                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data           68                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           68                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::cpu0.data         7233                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          7233                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         7301                       # number of overall misses
system.cpu0.dcache.overall_misses::total         7301                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data      5903592                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      5903592                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      2402588                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2402588                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data          648                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          648                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      8306180                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8306180                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      8306828                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8306828                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000876                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000876                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000858                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000858                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.104938                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.104938                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000871                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000871                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000879                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000879                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1419                       # number of writebacks
system.cpu0.dcache.writebacks::total             1419                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.numCycles                        53866531                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   24363962                       # Number of instructions committed
system.cpu1.committedOps                     42108739                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             25035785                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses              22497613                       # Number of float alu accesses
system.cpu1.num_func_calls                     878729                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      1332749                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    25035785                       # number of integer instructions
system.cpu1.num_fp_insts                     22497613                       # number of float instructions
system.cpu1.num_int_register_reads           49405508                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          16218274                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads            36694013                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           20470203                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads             9601245                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            7214491                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      8279716                       # number of memory refs
system.cpu1.num_load_insts                    5887503                       # Number of load instructions
system.cpu1.num_store_insts                   2392213                       # Number of store instructions
system.cpu1.num_idle_cycles              501253.465853                       # Number of idle cycles
system.cpu1.num_busy_cycles              53365277.534147                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.990695                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.009305                       # Percentage of idle cycles
system.cpu1.Branches                          2431070                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               110096      0.26%      0.26% # Class of executed instruction
system.cpu1.op_class::IntAlu                 20411790     48.47%     48.74% # Class of executed instruction
system.cpu1.op_class::IntMult                     189      0.00%     48.74% # Class of executed instruction
system.cpu1.op_class::IntDiv                       19      0.00%     48.74% # Class of executed instruction
system.cpu1.op_class::FloatAdd               13306932     31.60%     80.34% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     80.34% # Class of executed instruction
system.cpu1.op_class::MemRead                 5887503     13.98%     94.32% # Class of executed instruction
system.cpu1.op_class::MemWrite                2392213      5.68%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  42108742                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements              810                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35838449                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1322                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         27109.265507                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          505                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         71241750                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        71241750                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     35619660                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       35619660                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     35619660                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        35619660                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     35619660                       # number of overall hits
system.cpu1.icache.overall_hits::total       35619660                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          810                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          810                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          810                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           810                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          810                       # number of overall misses
system.cpu1.icache.overall_misses::total          810                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst     35620470                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     35620470                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     35620470                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     35620470                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     35620470                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     35620470                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000023                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000023                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000023                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000023                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000023                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.itb_walker_cache.tags.replacements           20                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    15.988864                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs          497                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs           36                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs    13.805556                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::cpu1.itb.walker    15.988864                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::cpu1.itb.walker     0.999304                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.999304                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses          159                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses          159                       # Number of data accesses
system.cpu1.itb_walker_cache.ReadReq_hits::cpu1.itb.walker           45                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total           45                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::cpu1.itb.walker           45                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total           45                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::cpu1.itb.walker           45                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total           45                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::cpu1.itb.walker           23                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::cpu1.itb.walker           23                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total           23                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::cpu1.itb.walker           23                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total           23                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_accesses::cpu1.itb.walker           68                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total           68                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::cpu1.itb.walker           68                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total           68                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::cpu1.itb.walker           68                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total           68                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::cpu1.itb.walker     0.338235                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.338235                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::cpu1.itb.walker     0.338235                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.338235                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::cpu1.itb.walker     0.338235                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.338235                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu1.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu1.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu1.dtb_walker_cache.tags.replacements          101                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.984296                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs          455                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs          117                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     3.888889                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::cpu1.dtb.walker    15.984296                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::cpu1.dtb.walker     0.999018                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.999018                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses          468                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses          468                       # Number of data accesses
system.cpu1.dtb_walker_cache.ReadReq_hits::cpu1.dtb.walker           72                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total           72                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::cpu1.dtb.walker           72                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total           72                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::cpu1.dtb.walker           72                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total           72                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::cpu1.dtb.walker          108                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total          108                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::cpu1.dtb.walker          108                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total          108                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::cpu1.dtb.walker          108                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total          108                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_accesses::cpu1.dtb.walker          180                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total          180                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::cpu1.dtb.walker          180                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total          180                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::cpu1.dtb.walker          180                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total          180                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::cpu1.dtb.walker     0.600000                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.600000                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::cpu1.dtb.walker     0.600000                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.600000                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::cpu1.dtb.walker     0.600000                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.600000                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu1.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu1.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             6595                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          957.479392                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8817359                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             7556                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          1166.934754                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   957.479392                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.935038                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.935038                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          961                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          835                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.938477                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         16566560                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        16566560                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      5880322                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5880322                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2391155                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2391155                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data          415                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          415                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data      8271477                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8271477                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      8271892                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8271892                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         6677                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6677                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         1038                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1038                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data           26                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::cpu1.data         7715                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7715                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         7741                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7741                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data      5886999                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5886999                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2392193                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2392193                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data          441                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          441                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      8279192                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8279192                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      8279633                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8279633                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.001134                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.001134                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.000434                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000434                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.058957                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.058957                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.000932                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000932                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.000935                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000935                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          592                       # number of writebacks
system.cpu1.dcache.writebacks::total              592                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.numCycles                        53869395                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   24444754                       # Number of instructions committed
system.cpu2.committedOps                     42250180                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             25175590                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses              22497402                       # Number of float alu accesses
system.cpu2.num_func_calls                     881591                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      1345560                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    25175590                       # number of integer instructions
system.cpu2.num_fp_insts                     22497402                       # number of float instructions
system.cpu2.num_int_register_reads           49701844                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          16331388                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads            36696840                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes           20470124                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads             9681082                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes            7260508                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      8315630                       # number of memory refs
system.cpu2.num_load_insts                    5911316                       # Number of load instructions
system.cpu2.num_store_insts                   2404314                       # Number of store instructions
system.cpu2.num_idle_cycles              332203.374150                       # Number of idle cycles
system.cpu2.num_busy_cycles              53537191.625850                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.993833                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.006167                       # Percentage of idle cycles
system.cpu2.Branches                          2447084                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               110756      0.26%      0.26% # Class of executed instruction
system.cpu2.op_class::IntAlu                 20517607     48.56%     48.82% # Class of executed instruction
system.cpu2.op_class::IntMult                     531      0.00%     48.83% # Class of executed instruction
system.cpu2.op_class::IntDiv                       84      0.00%     48.83% # Class of executed instruction
system.cpu2.op_class::FloatAdd               13305578     31.49%     80.32% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     80.32% # Class of executed instruction
system.cpu2.op_class::MemRead                 5911316     13.99%     94.31% # Class of executed instruction
system.cpu2.op_class::MemWrite                2404314      5.69%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  42250186                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             1886                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           35840887                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2398                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         14946.158048                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          505                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         71461286                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        71461286                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     35727814                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       35727814                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     35727814                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        35727814                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     35727814                       # number of overall hits
system.cpu2.icache.overall_hits::total       35727814                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1886                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1886                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1886                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1886                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1886                       # number of overall misses
system.cpu2.icache.overall_misses::total         1886                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst     35729700                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     35729700                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     35729700                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     35729700                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     35729700                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     35729700                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000053                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000053                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000053                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.itb_walker_cache.tags.replacements           17                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse    12.912115                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs          199                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs           30                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs     6.633333                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::cpu2.itb.walker    12.912115                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::cpu2.itb.walker     0.807007                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.807007                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses          324                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses          324                       # Number of data accesses
system.cpu2.itb_walker_cache.ReadReq_hits::cpu2.itb.walker          108                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total          108                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::cpu2.itb.walker          108                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total          108                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::cpu2.itb.walker          108                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total          108                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::cpu2.itb.walker           36                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::cpu2.itb.walker           36                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total           36                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::cpu2.itb.walker           36                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total           36                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_accesses::cpu2.itb.walker          144                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total          144                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::cpu2.itb.walker          144                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total          144                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::cpu2.itb.walker          144                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total          144                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::cpu2.itb.walker     0.250000                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.250000                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::cpu2.itb.walker     0.250000                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.250000                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::cpu2.itb.walker     0.250000                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.250000                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu2.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu2.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu2.dtb_walker_cache.tags.replacements          108                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    13.927785                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs          316                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          122                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     2.590164                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::cpu2.dtb.walker    13.927785                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::cpu2.dtb.walker     0.870487                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.870487                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses          643                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses          643                       # Number of data accesses
system.cpu2.dtb_walker_cache.ReadReq_hits::cpu2.dtb.walker          134                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total          134                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::cpu2.dtb.walker          134                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total          134                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::cpu2.dtb.walker          134                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total          134                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::cpu2.dtb.walker          125                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          125                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::cpu2.dtb.walker          125                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          125                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::cpu2.dtb.walker          125                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          125                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_accesses::cpu2.dtb.walker          259                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total          259                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::cpu2.dtb.walker          259                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total          259                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::cpu2.dtb.walker          259                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total          259                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::cpu2.dtb.walker     0.482625                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.482625                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::cpu2.dtb.walker     0.482625                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.482625                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::cpu2.dtb.walker     0.482625                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.482625                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu2.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu2.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements             6452                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          986.896329                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            8384503                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             7440                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1126.949328                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   986.896329                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.963766                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.963766                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          988                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          899                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         16638393                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        16638393                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      5902282                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5902282                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      2402321                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2402321                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data         3055                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         3055                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data      8304603                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8304603                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      8307658                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8307658                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         5736                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         5736                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         1962                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         1962                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data          188                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          188                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::cpu2.data         7698                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7698                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         7886                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7886                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data      5908018                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5908018                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      2404283                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2404283                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data         3243                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         3243                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      8312301                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8312301                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      8315544                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8315544                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.000971                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000971                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.000816                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000816                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.057971                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.057971                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.000926                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000926                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.000948                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000948                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1510                       # number of writebacks
system.cpu2.dcache.writebacks::total             1510                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.numCycles                        53866961                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   24398670                       # Number of instructions committed
system.cpu3.committedOps                     42175553                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             25102682                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses              22495025                       # Number of float alu accesses
system.cpu3.num_func_calls                     879986                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      1338419                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    25102682                       # number of integer instructions
system.cpu3.num_fp_insts                     22495025                       # number of float instructions
system.cpu3.num_int_register_reads           49554519                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          16269269                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads            36691959                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes           20468077                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads             9641808                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes            7234561                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      8300895                       # number of memory refs
system.cpu3.num_load_insts                    5897719                       # Number of load instructions
system.cpu3.num_store_insts                   2403176                       # Number of store instructions
system.cpu3.num_idle_cycles              422742.929922                       # Number of idle cycles
system.cpu3.num_busy_cycles              53444218.070078                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.992152                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.007848                       # Percentage of idle cycles
system.cpu3.Branches                          2438426                       # Number of branches fetched
system.cpu3.op_class::No_OpClass               111337      0.26%      0.26% # Class of executed instruction
system.cpu3.op_class::IntAlu                 20458574     48.51%     48.77% # Class of executed instruction
system.cpu3.op_class::IntMult                     357      0.00%     48.77% # Class of executed instruction
system.cpu3.op_class::IntDiv                      349      0.00%     48.77% # Class of executed instruction
system.cpu3.op_class::FloatAdd               13304046     31.54%     80.32% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     80.32% # Class of executed instruction
system.cpu3.op_class::MemRead                 5897719     13.98%     94.30% # Class of executed instruction
system.cpu3.op_class::MemWrite                2403176      5.70%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  42175558                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             3257                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           36469497                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3769                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          9676.173256                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          505                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         71337859                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        71337859                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     35664044                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       35664044                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     35664044                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        35664044                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     35664044                       # number of overall hits
system.cpu3.icache.overall_hits::total       35664044                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         3257                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3257                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         3257                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3257                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         3257                       # number of overall misses
system.cpu3.icache.overall_misses::total         3257                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst     35667301                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     35667301                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     35667301                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     35667301                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     35667301                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     35667301                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000091                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000091                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000091                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000091                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000091                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000091                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.itb_walker_cache.tags.replacements           62                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse    15.999986                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs          439                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs           78                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     5.628205                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::cpu3.itb.walker    15.999986                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::cpu3.itb.walker     0.999999                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses          680                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses          680                       # Number of data accesses
system.cpu3.itb_walker_cache.ReadReq_hits::cpu3.itb.walker          244                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total          244                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::cpu3.itb.walker          244                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total          244                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::cpu3.itb.walker          244                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total          244                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::cpu3.itb.walker           64                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::cpu3.itb.walker           64                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::cpu3.itb.walker           64                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total           64                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_accesses::cpu3.itb.walker          308                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total          308                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::cpu3.itb.walker          308                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total          308                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::cpu3.itb.walker          308                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total          308                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::cpu3.itb.walker     0.207792                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.207792                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::cpu3.itb.walker     0.207792                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.207792                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::cpu3.itb.walker     0.207792                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.207792                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu3.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu3.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu3.dtb_walker_cache.tags.replacements          230                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    15.999632                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs          640                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs          246                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs     2.601626                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::cpu3.dtb.walker    15.999632                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::cpu3.dtb.walker     0.999977                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses         1489                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses         1489                       # Number of data accesses
system.cpu3.dtb_walker_cache.ReadReq_hits::cpu3.dtb.walker          389                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total          389                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::cpu3.dtb.walker          389                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total          389                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::cpu3.dtb.walker          389                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total          389                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::cpu3.dtb.walker          237                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total          237                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::cpu3.dtb.walker          237                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total          237                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::cpu3.dtb.walker          237                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total          237                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_accesses::cpu3.dtb.walker          626                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total          626                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::cpu3.dtb.walker          626                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total          626                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::cpu3.dtb.walker          626                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total          626                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::cpu3.dtb.walker     0.378594                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.378594                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::cpu3.dtb.walker     0.378594                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.378594                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::cpu3.dtb.walker     0.378594                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.378594                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu3.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu3.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            19178                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          999.873551                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            8313753                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            20177                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           412.041086                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   999.873551                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.976439                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.976439                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          999                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          866                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.975586                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         16621203                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        16621203                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      5880561                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5880561                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      2399545                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2399545                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data           78                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           78                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data      8280106                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8280106                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      8280184                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8280184                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        16913                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16913                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         3521                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3521                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data           51                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           51                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::cpu3.data        20434                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         20434                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        20485                       # number of overall misses
system.cpu3.dcache.overall_misses::total        20485                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data      5897474                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      5897474                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      2403066                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2403066                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data          129                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          129                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      8300540                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8300540                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      8300669                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8300669                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.002868                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.002868                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.001465                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001465                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.395349                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.395349                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.002462                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.002462                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.002468                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.002468                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2975                       # number of writebacks
system.cpu3.dcache.writebacks::total             2975                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                 4159                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 4175                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                37431                       # Number of tag accesses
system.iocache.tags.data_accesses               37431                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::pc.south_bridge.ide         4096                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total         4096                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::pc.south_bridge.ide           63                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               63                       # number of ReadReq misses
system.iocache.demand_misses::pc.south_bridge.ide           63                       # number of demand (read+write) misses
system.iocache.demand_misses::total                63                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide           63                       # number of overall misses
system.iocache.overall_misses::total               63                       # number of overall misses
system.iocache.ReadReq_accesses::pc.south_bridge.ide           63                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             63                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::pc.south_bridge.ide         4096                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         4096                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide           63                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              63                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide           63                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             63                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                       4096                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
