<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ADAS Graduation Project: COTS/MCAL/NVIC/NVIC_private.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ADAS Graduation Project
   </div>
   <div id="projectbrief">ADAS Graduation Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d1250299a5376307af898043e4279e0d.html">COTS</a></li><li class="navelem"><a class="el" href="dir_d6f295fad42b91af10e375a168f2de53.html">MCAL</a></li><li class="navelem"><a class="el" href="dir_bf6cfb23c629a1bbcb78d13135e184d7.html">NVIC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">NVIC_private.h</div></div>
</div><!--header-->
<div class="contents">
<a href="_n_v_i_c__private_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/* Header file guard */</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#ifndef _NVIC_private_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="preprocessor">#define _NVIC_private_H</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___memory_map_type.html">   18</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>{</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___memory_map_type.html#a8dea6668f4956053a0dd2c5db1e99ea2">   27</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> ISERx[8];</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___memory_map_type.html#a3e44e4d3251f72273dd61d28afb5d9c4">   31</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> RESERVED0x[24];</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___memory_map_type.html#aa19398b1af3dde4e6ff71e4cd392fa71">   39</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> ICERx[8];</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___memory_map_type.html#a7b4a250cdd672c5d5dd3700de09972d6">   43</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> RSERVED1x[24];</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___memory_map_type.html#af0965506b1c91f66f6da23219bc4f929">   53</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> ISPRx[8];</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___memory_map_type.html#a5499fda13200d159555f713d77d3a30e">   57</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> RESERVED2x[24];</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___memory_map_type.html#a9d05b196e5e95df3872e382ed4bf7dd4">   67</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> ICPRx[8];</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___memory_map_type.html#a1a4ceb7d41353dc5260af5f505d2f2c4">   71</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> RESERVED3x[24];</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___memory_map_type.html#a6a87027ce2242dfd7ea98d1764a87b5e">   77</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> IABRx[8];</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___memory_map_type.html#a942a137887b0107f45d1fd1c077a47fd">   81</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> RESERVED4x[56];</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___memory_map_type.html#a5a90033ce080d5bcd448f9f68d0e40f9">   89</a></span>    <a class="code hl_typedef" href="group__typedefs.html#ga8127f1441872f9f912b20a65f40d4d24">u8_t</a> IPRx[240];</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>} <a class="code hl_struct" href="struct_n_v_i_c___memory_map_type.html">NVIC_MemoryMapType</a>;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="struct_s_c_b___memory_map_type.html">   99</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>{</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="struct_s_c_b___memory_map_type.html#a23c80e95b559f9ffb0f2e26aa1ff9a59">  105</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> <a class="code hl_variable" href="struct_s_c_b___memory_map_type.html#a23c80e95b559f9ffb0f2e26aa1ff9a59">CPUID</a>;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="struct_s_c_b___memory_map_type.html#a7be75fb3553425a3e4de41ed45af4245">  110</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> <a class="code hl_variable" href="struct_s_c_b___memory_map_type.html#a7be75fb3553425a3e4de41ed45af4245">ICSR</a>;</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="struct_s_c_b___memory_map_type.html#a841b17f933d2b37d051b51166a24c171">  116</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> <a class="code hl_variable" href="struct_s_c_b___memory_map_type.html#a841b17f933d2b37d051b51166a24c171">VTOR</a>;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="struct_s_c_b___memory_map_type.html#a6dd3adb726c2bd36ea906249c352b0bb">  123</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> <a class="code hl_variable" href="struct_s_c_b___memory_map_type.html#a6dd3adb726c2bd36ea906249c352b0bb">AIRCR</a>;</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="struct_s_c_b___memory_map_type.html#ac4d1e971fe952ac7d714e6cd5790b93d">  128</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> <a class="code hl_variable" href="struct_s_c_b___memory_map_type.html#ac4d1e971fe952ac7d714e6cd5790b93d">SCR</a>;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="struct_s_c_b___memory_map_type.html#aa190f03a375e5642a2a75c5fe4122268">  136</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> <a class="code hl_variable" href="struct_s_c_b___memory_map_type.html#aa190f03a375e5642a2a75c5fe4122268">CCR</a>;</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="struct_s_c_b___memory_map_type.html#a23811327886d0c2b017bb5f06344487a">  143</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> <a class="code hl_variable" href="struct_s_c_b___memory_map_type.html#a23811327886d0c2b017bb5f06344487a">SHPR1</a>;</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="struct_s_c_b___memory_map_type.html#a28ccb383a4ee3a1f66a7fd3aa73bea65">  150</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> <a class="code hl_variable" href="struct_s_c_b___memory_map_type.html#a28ccb383a4ee3a1f66a7fd3aa73bea65">SHPR2</a>;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="struct_s_c_b___memory_map_type.html#a5d9bf8c1ebe3e8e38d74e5801c01049b">  157</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> <a class="code hl_variable" href="struct_s_c_b___memory_map_type.html#a5d9bf8c1ebe3e8e38d74e5801c01049b">SHPR3</a>;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="struct_s_c_b___memory_map_type.html#a820a97261498db9c2f015e4663180ab5">  165</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> <a class="code hl_variable" href="struct_s_c_b___memory_map_type.html#a820a97261498db9c2f015e4663180ab5">SHCSR</a>;</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="struct_s_c_b___memory_map_type.html#a7e18a3ab62644534a82ebc0273c7a811">  177</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> <a class="code hl_variable" href="struct_s_c_b___memory_map_type.html#a7e18a3ab62644534a82ebc0273c7a811">CFSR</a>;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="struct_s_c_b___memory_map_type.html#ae66acc442a3016ae7770057f120d6278">  184</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> <a class="code hl_variable" href="struct_s_c_b___memory_map_type.html#ae66acc442a3016ae7770057f120d6278">HFSR</a>;</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="struct_s_c_b___memory_map_type.html#a6f2288b724c7ebbafcaecfa40dd0ce00">  188</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> <a class="code hl_variable" href="struct_s_c_b___memory_map_type.html#a6f2288b724c7ebbafcaecfa40dd0ce00">RESERVED</a>;</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="struct_s_c_b___memory_map_type.html#a120bb9fd3069ae7490d672591e5c3e20">  194</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> <a class="code hl_variable" href="struct_s_c_b___memory_map_type.html#a120bb9fd3069ae7490d672591e5c3e20">MMFAR</a>;</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="struct_s_c_b___memory_map_type.html#af49031580ccaef660e066c6ce1f48bde">  200</a></span>    <a class="code hl_typedef" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> <a class="code hl_variable" href="struct_s_c_b___memory_map_type.html#af49031580ccaef660e066c6ce1f48bde">BFAR</a>;</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>} <a class="code hl_struct" href="struct_s_c_b___memory_map_type.html">SCB_MemoryMapType</a>;</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="group__nvic__addresses.html#ga34bb69bb1cf664ded3f70c7c70076046">  215</a></span><span class="preprocessor">#define NVIC_BASE_ADDRESS (0xE000E100)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="group__nvic__addresses.html#gaa677236f48778f5c6d5cc28679e9f2c6">  222</a></span><span class="preprocessor">#define SCB_BASE_ADDRESS (0xE000ED00)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="group__nvic__registers.html#gad64f4ba7787546fc107c2c2993554e91">  237</a></span><span class="preprocessor">#define MSCB ((volatile P2VAR(SCB_MemoryMapType))(SCB_BASE_ADDRESS))</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="group__nvic__registers.html#ga5592a87b609cf093eb988459b69071ce">  243</a></span><span class="preprocessor">#define MNVIC ((volatile P2VAR(NVIC_MemoryMapType))(NVIC_BASE_ADDRESS))</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">// #define MNVIC_STIR *((volatile 32 *)(0xE000EF00))</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="_n_v_i_c__private_8h.html#a9c228760273574d427b5d2bbcccc6c22">  254</a></span><span class="preprocessor">#define VECTKEY_PASSWORD (0x05FA0000)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="group__nvic__settable__priorities.html#ga8553be2a10dccdecaf91ac8f8a2f294d">  268</a></span><span class="preprocessor">#define PEND_SV (-6)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="group__nvic__settable__priorities.html#gad942404ac7d5ff6c1c65dec93525dcb9">  274</a></span><span class="preprocessor">#define SYSTICK (-5)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="group__nvic__settable__priorities.html#ga4e52bc38abb211c86b23c54cbec2bde2">  280</a></span><span class="preprocessor">#define SV_CALL (-4)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="preprocessor">#define MEMORY_MANAGE (-3)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="group__nvic__settable__priorities.html#ga299f51d175d1b539575c86f3090ea740">  292</a></span><span class="preprocessor">#define BUS_FAULT (-2)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="group__nvic__settable__priorities.html#ga74cc0334396805a1f1afa1c34f184986">  298</a></span><span class="preprocessor">#define USAGE_FAULT (-1)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="preprocessor">#endif </span><span class="comment">//_NVIC_private_H</span></div>
<div class="ttc" id="agroup__typedefs_html_ga8127f1441872f9f912b20a65f40d4d24"><div class="ttname"><a href="group__typedefs.html#ga8127f1441872f9f912b20a65f40d4d24">u8_t</a></div><div class="ttdeci">unsigned char u8_t</div><div class="ttdef"><b>Definition:</b> <a href="_l_s_t_d___t_y_p_e_s_8h_source.html#l00030">LSTD_TYPES.h:30</a></div></div>
<div class="ttc" id="agroup__typedefs_html_gae9d3c0db71e8dcd5b0393d8b2608f071"><div class="ttname"><a href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a></div><div class="ttdeci">unsigned long int u32_t</div><div class="ttdef"><b>Definition:</b> <a href="_l_s_t_d___t_y_p_e_s_8h_source.html#l00044">LSTD_TYPES.h:44</a></div></div>
<div class="ttc" id="astruct_n_v_i_c___memory_map_type_html"><div class="ttname"><a href="struct_n_v_i_c___memory_map_type.html">NVIC_MemoryMapType</a></div><div class="ttdoc">NVIC configuration structure for NVIC memory map.</div><div class="ttdef"><b>Definition:</b> <a href="_n_v_i_c__private_8h_source.html#l00018">NVIC_private.h:19</a></div></div>
<div class="ttc" id="astruct_s_c_b___memory_map_type_html"><div class="ttname"><a href="struct_s_c_b___memory_map_type.html">SCB_MemoryMapType</a></div><div class="ttdoc">System control block memory map structure.</div><div class="ttdef"><b>Definition:</b> <a href="_n_v_i_c__private_8h_source.html#l00099">NVIC_private.h:100</a></div></div>
<div class="ttc" id="astruct_s_c_b___memory_map_type_html_a120bb9fd3069ae7490d672591e5c3e20"><div class="ttname"><a href="struct_s_c_b___memory_map_type.html#a120bb9fd3069ae7490d672591e5c3e20">SCB_MemoryMapType::MMFAR</a></div><div class="ttdeci">u32_t MMFAR</div><div class="ttdoc">Memory management fault address register.</div><div class="ttdef"><b>Definition:</b> <a href="_n_v_i_c__private_8h_source.html#l00194">NVIC_private.h:194</a></div></div>
<div class="ttc" id="astruct_s_c_b___memory_map_type_html_a23811327886d0c2b017bb5f06344487a"><div class="ttname"><a href="struct_s_c_b___memory_map_type.html#a23811327886d0c2b017bb5f06344487a">SCB_MemoryMapType::SHPR1</a></div><div class="ttdeci">u32_t SHPR1</div><div class="ttdoc">System handler priority register 1.</div><div class="ttdef"><b>Definition:</b> <a href="_n_v_i_c__private_8h_source.html#l00143">NVIC_private.h:143</a></div></div>
<div class="ttc" id="astruct_s_c_b___memory_map_type_html_a23c80e95b559f9ffb0f2e26aa1ff9a59"><div class="ttname"><a href="struct_s_c_b___memory_map_type.html#a23c80e95b559f9ffb0f2e26aa1ff9a59">SCB_MemoryMapType::CPUID</a></div><div class="ttdeci">u32_t CPUID</div><div class="ttdoc">CPUID base register.</div><div class="ttdef"><b>Definition:</b> <a href="_n_v_i_c__private_8h_source.html#l00105">NVIC_private.h:105</a></div></div>
<div class="ttc" id="astruct_s_c_b___memory_map_type_html_a28ccb383a4ee3a1f66a7fd3aa73bea65"><div class="ttname"><a href="struct_s_c_b___memory_map_type.html#a28ccb383a4ee3a1f66a7fd3aa73bea65">SCB_MemoryMapType::SHPR2</a></div><div class="ttdeci">u32_t SHPR2</div><div class="ttdoc">System handler priority register 2.</div><div class="ttdef"><b>Definition:</b> <a href="_n_v_i_c__private_8h_source.html#l00150">NVIC_private.h:150</a></div></div>
<div class="ttc" id="astruct_s_c_b___memory_map_type_html_a5d9bf8c1ebe3e8e38d74e5801c01049b"><div class="ttname"><a href="struct_s_c_b___memory_map_type.html#a5d9bf8c1ebe3e8e38d74e5801c01049b">SCB_MemoryMapType::SHPR3</a></div><div class="ttdeci">u32_t SHPR3</div><div class="ttdoc">System handler priority register 3.</div><div class="ttdef"><b>Definition:</b> <a href="_n_v_i_c__private_8h_source.html#l00157">NVIC_private.h:157</a></div></div>
<div class="ttc" id="astruct_s_c_b___memory_map_type_html_a6dd3adb726c2bd36ea906249c352b0bb"><div class="ttname"><a href="struct_s_c_b___memory_map_type.html#a6dd3adb726c2bd36ea906249c352b0bb">SCB_MemoryMapType::AIRCR</a></div><div class="ttdeci">u32_t AIRCR</div><div class="ttdoc">Application interrupt and reset control register.</div><div class="ttdef"><b>Definition:</b> <a href="_n_v_i_c__private_8h_source.html#l00123">NVIC_private.h:123</a></div></div>
<div class="ttc" id="astruct_s_c_b___memory_map_type_html_a6f2288b724c7ebbafcaecfa40dd0ce00"><div class="ttname"><a href="struct_s_c_b___memory_map_type.html#a6f2288b724c7ebbafcaecfa40dd0ce00">SCB_MemoryMapType::RESERVED</a></div><div class="ttdeci">u32_t RESERVED</div><div class="ttdef"><b>Definition:</b> <a href="_n_v_i_c__private_8h_source.html#l00188">NVIC_private.h:188</a></div></div>
<div class="ttc" id="astruct_s_c_b___memory_map_type_html_a7be75fb3553425a3e4de41ed45af4245"><div class="ttname"><a href="struct_s_c_b___memory_map_type.html#a7be75fb3553425a3e4de41ed45af4245">SCB_MemoryMapType::ICSR</a></div><div class="ttdeci">u32_t ICSR</div><div class="ttdoc">Interrupt control and state register.</div><div class="ttdef"><b>Definition:</b> <a href="_n_v_i_c__private_8h_source.html#l00110">NVIC_private.h:110</a></div></div>
<div class="ttc" id="astruct_s_c_b___memory_map_type_html_a7e18a3ab62644534a82ebc0273c7a811"><div class="ttname"><a href="struct_s_c_b___memory_map_type.html#a7e18a3ab62644534a82ebc0273c7a811">SCB_MemoryMapType::CFSR</a></div><div class="ttdeci">u32_t CFSR</div><div class="ttdoc">Configurable fault status register.</div><div class="ttdef"><b>Definition:</b> <a href="_n_v_i_c__private_8h_source.html#l00177">NVIC_private.h:177</a></div></div>
<div class="ttc" id="astruct_s_c_b___memory_map_type_html_a820a97261498db9c2f015e4663180ab5"><div class="ttname"><a href="struct_s_c_b___memory_map_type.html#a820a97261498db9c2f015e4663180ab5">SCB_MemoryMapType::SHCSR</a></div><div class="ttdeci">u32_t SHCSR</div><div class="ttdoc">System handler control and state register.</div><div class="ttdef"><b>Definition:</b> <a href="_n_v_i_c__private_8h_source.html#l00165">NVIC_private.h:165</a></div></div>
<div class="ttc" id="astruct_s_c_b___memory_map_type_html_a841b17f933d2b37d051b51166a24c171"><div class="ttname"><a href="struct_s_c_b___memory_map_type.html#a841b17f933d2b37d051b51166a24c171">SCB_MemoryMapType::VTOR</a></div><div class="ttdeci">u32_t VTOR</div><div class="ttdoc">Vector table offset register.</div><div class="ttdef"><b>Definition:</b> <a href="_n_v_i_c__private_8h_source.html#l00116">NVIC_private.h:116</a></div></div>
<div class="ttc" id="astruct_s_c_b___memory_map_type_html_aa190f03a375e5642a2a75c5fe4122268"><div class="ttname"><a href="struct_s_c_b___memory_map_type.html#aa190f03a375e5642a2a75c5fe4122268">SCB_MemoryMapType::CCR</a></div><div class="ttdeci">u32_t CCR</div><div class="ttdoc">configuration and control register</div><div class="ttdef"><b>Definition:</b> <a href="_n_v_i_c__private_8h_source.html#l00136">NVIC_private.h:136</a></div></div>
<div class="ttc" id="astruct_s_c_b___memory_map_type_html_ac4d1e971fe952ac7d714e6cd5790b93d"><div class="ttname"><a href="struct_s_c_b___memory_map_type.html#ac4d1e971fe952ac7d714e6cd5790b93d">SCB_MemoryMapType::SCR</a></div><div class="ttdeci">u32_t SCR</div><div class="ttdoc">System control register.</div><div class="ttdef"><b>Definition:</b> <a href="_n_v_i_c__private_8h_source.html#l00128">NVIC_private.h:128</a></div></div>
<div class="ttc" id="astruct_s_c_b___memory_map_type_html_ae66acc442a3016ae7770057f120d6278"><div class="ttname"><a href="struct_s_c_b___memory_map_type.html#ae66acc442a3016ae7770057f120d6278">SCB_MemoryMapType::HFSR</a></div><div class="ttdeci">u32_t HFSR</div><div class="ttdoc">Harf fault status register.</div><div class="ttdef"><b>Definition:</b> <a href="_n_v_i_c__private_8h_source.html#l00184">NVIC_private.h:184</a></div></div>
<div class="ttc" id="astruct_s_c_b___memory_map_type_html_af49031580ccaef660e066c6ce1f48bde"><div class="ttname"><a href="struct_s_c_b___memory_map_type.html#af49031580ccaef660e066c6ce1f48bde">SCB_MemoryMapType::BFAR</a></div><div class="ttdeci">u32_t BFAR</div><div class="ttdoc">Bus fault address register.</div><div class="ttdef"><b>Definition:</b> <a href="_n_v_i_c__private_8h_source.html#l00200">NVIC_private.h:200</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Dec 1 2022 00:15:11 for ADAS Graduation Project by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
