#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ceed40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ccc160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1d14c50 .functor NOT 1, L_0x1d17510, C4<0>, C4<0>, C4<0>;
L_0x1d172a0 .functor XOR 5, L_0x1d17160, L_0x1d17200, C4<00000>, C4<00000>;
L_0x1d17400 .functor XOR 5, L_0x1d172a0, L_0x1d17360, C4<00000>, C4<00000>;
v0x1d13fd0_0 .net *"_ivl_10", 4 0, L_0x1d17360;  1 drivers
v0x1d140d0_0 .net *"_ivl_12", 4 0, L_0x1d17400;  1 drivers
v0x1d141b0_0 .net *"_ivl_2", 4 0, L_0x1d170c0;  1 drivers
v0x1d14270_0 .net *"_ivl_4", 4 0, L_0x1d17160;  1 drivers
v0x1d14350_0 .net *"_ivl_6", 4 0, L_0x1d17200;  1 drivers
v0x1d14480_0 .net *"_ivl_8", 4 0, L_0x1d172a0;  1 drivers
v0x1d14560_0 .var "clk", 0 0;
v0x1d14600_0 .var/2u "stats1", 159 0;
v0x1d146c0_0 .var/2u "strobe", 0 0;
v0x1d14810_0 .net "sum_dut", 4 0, L_0x1d16ee0;  1 drivers
v0x1d148d0_0 .net "sum_ref", 4 0, L_0x1d14fc0;  1 drivers
v0x1d14970_0 .net "tb_match", 0 0, L_0x1d17510;  1 drivers
v0x1d14a10_0 .net "tb_mismatch", 0 0, L_0x1d14c50;  1 drivers
v0x1d14ad0_0 .net "x", 3 0, v0x1d107a0_0;  1 drivers
v0x1d14b90_0 .net "y", 3 0, v0x1d10860_0;  1 drivers
L_0x1d170c0 .concat [ 5 0 0 0], L_0x1d14fc0;
L_0x1d17160 .concat [ 5 0 0 0], L_0x1d14fc0;
L_0x1d17200 .concat [ 5 0 0 0], L_0x1d16ee0;
L_0x1d17360 .concat [ 5 0 0 0], L_0x1d14fc0;
L_0x1d17510 .cmp/eeq 5, L_0x1d170c0, L_0x1d17400;
S_0x1cd5920 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1ccc160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1cdad80_0 .net *"_ivl_0", 4 0, L_0x1d14ce0;  1 drivers
L_0x7f197683d018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cd8900_0 .net *"_ivl_3", 0 0, L_0x7f197683d018;  1 drivers
v0x1cd6450_0 .net *"_ivl_4", 4 0, L_0x1d14e40;  1 drivers
L_0x7f197683d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d10050_0 .net *"_ivl_7", 0 0, L_0x7f197683d060;  1 drivers
v0x1d10130_0 .net "sum", 4 0, L_0x1d14fc0;  alias, 1 drivers
v0x1d10260_0 .net "x", 3 0, v0x1d107a0_0;  alias, 1 drivers
v0x1d10340_0 .net "y", 3 0, v0x1d10860_0;  alias, 1 drivers
L_0x1d14ce0 .concat [ 4 1 0 0], v0x1d107a0_0, L_0x7f197683d018;
L_0x1d14e40 .concat [ 4 1 0 0], v0x1d10860_0, L_0x7f197683d060;
L_0x1d14fc0 .arith/sum 5, L_0x1d14ce0, L_0x1d14e40;
S_0x1d104a0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1ccc160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1d106c0_0 .net "clk", 0 0, v0x1d14560_0;  1 drivers
v0x1d107a0_0 .var "x", 3 0;
v0x1d10860_0 .var "y", 3 0;
E_0x1cdf650/0 .event negedge, v0x1d106c0_0;
E_0x1cdf650/1 .event posedge, v0x1d106c0_0;
E_0x1cdf650 .event/or E_0x1cdf650/0, E_0x1cdf650/1;
S_0x1d10940 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1ccc160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1d13780_0 .net "c1", 0 0, L_0x1d15520;  1 drivers
v0x1d13840_0 .net "c2", 0 0, L_0x1d15c10;  1 drivers
v0x1d13950_0 .net "c3", 0 0, L_0x1d16330;  1 drivers
v0x1d13a40_0 .net "sum", 4 0, L_0x1d16ee0;  alias, 1 drivers
v0x1d13ae0_0 .net "x", 3 0, v0x1d107a0_0;  alias, 1 drivers
v0x1d13c40_0 .net "y", 3 0, v0x1d10860_0;  alias, 1 drivers
L_0x1d15670 .part v0x1d107a0_0, 0, 1;
L_0x1d157a0 .part v0x1d10860_0, 0, 1;
L_0x1d15d60 .part v0x1d107a0_0, 1, 1;
L_0x1d15e90 .part v0x1d10860_0, 1, 1;
L_0x1d16480 .part v0x1d107a0_0, 2, 1;
L_0x1d165b0 .part v0x1d10860_0, 2, 1;
L_0x1d16bb0 .part v0x1d107a0_0, 3, 1;
L_0x1d16ce0 .part v0x1d10860_0, 3, 1;
LS_0x1d16ee0_0_0 .concat8 [ 1 1 1 1], L_0x1d15170, L_0x1d15940, L_0x1d16060, L_0x1d16790;
LS_0x1d16ee0_0_4 .concat8 [ 1 0 0 0], L_0x1d16a60;
L_0x1d16ee0 .concat8 [ 4 1 0 0], LS_0x1d16ee0_0_0, LS_0x1d16ee0_0_4;
S_0x1d10b20 .scope module, "FA0" "full_adder" 4 9, 4 42 0, S_0x1d10940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1d15060 .functor XOR 1, L_0x1d15670, L_0x1d157a0, C4<0>, C4<0>;
L_0x7f197683d0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1d15170 .functor XOR 1, L_0x1d15060, L_0x7f197683d0a8, C4<0>, C4<0>;
L_0x1d15230 .functor AND 1, L_0x1d15670, L_0x1d157a0, C4<1>, C4<1>;
L_0x1d15370 .functor XOR 1, L_0x1d15670, L_0x1d157a0, C4<0>, C4<0>;
L_0x1d15410 .functor AND 1, L_0x7f197683d0a8, L_0x1d15370, C4<1>, C4<1>;
L_0x1d15520 .functor OR 1, L_0x1d15230, L_0x1d15410, C4<0>, C4<0>;
v0x1d10db0_0 .net *"_ivl_0", 0 0, L_0x1d15060;  1 drivers
v0x1d10eb0_0 .net *"_ivl_4", 0 0, L_0x1d15230;  1 drivers
v0x1d10f90_0 .net *"_ivl_6", 0 0, L_0x1d15370;  1 drivers
v0x1d11080_0 .net *"_ivl_8", 0 0, L_0x1d15410;  1 drivers
v0x1d11160_0 .net "a", 0 0, L_0x1d15670;  1 drivers
v0x1d11270_0 .net "b", 0 0, L_0x1d157a0;  1 drivers
v0x1d11330_0 .net "cin", 0 0, L_0x7f197683d0a8;  1 drivers
v0x1d113f0_0 .net "cout", 0 0, L_0x1d15520;  alias, 1 drivers
v0x1d114b0_0 .net "sum", 0 0, L_0x1d15170;  1 drivers
S_0x1d11610 .scope module, "FA1" "full_adder" 4 17, 4 42 0, S_0x1d10940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1d158d0 .functor XOR 1, L_0x1d15d60, L_0x1d15e90, C4<0>, C4<0>;
L_0x1d15940 .functor XOR 1, L_0x1d158d0, L_0x1d15520, C4<0>, C4<0>;
L_0x1d15a40 .functor AND 1, L_0x1d15d60, L_0x1d15e90, C4<1>, C4<1>;
L_0x1d15ab0 .functor XOR 1, L_0x1d15d60, L_0x1d15e90, C4<0>, C4<0>;
L_0x1d15b50 .functor AND 1, L_0x1d15520, L_0x1d15ab0, C4<1>, C4<1>;
L_0x1d15c10 .functor OR 1, L_0x1d15a40, L_0x1d15b50, C4<0>, C4<0>;
v0x1d11870_0 .net *"_ivl_0", 0 0, L_0x1d158d0;  1 drivers
v0x1d11950_0 .net *"_ivl_4", 0 0, L_0x1d15a40;  1 drivers
v0x1d11a30_0 .net *"_ivl_6", 0 0, L_0x1d15ab0;  1 drivers
v0x1d11b20_0 .net *"_ivl_8", 0 0, L_0x1d15b50;  1 drivers
v0x1d11c00_0 .net "a", 0 0, L_0x1d15d60;  1 drivers
v0x1d11d10_0 .net "b", 0 0, L_0x1d15e90;  1 drivers
v0x1d11dd0_0 .net "cin", 0 0, L_0x1d15520;  alias, 1 drivers
v0x1d11e70_0 .net "cout", 0 0, L_0x1d15c10;  alias, 1 drivers
v0x1d11f10_0 .net "sum", 0 0, L_0x1d15940;  1 drivers
S_0x1d12130 .scope module, "FA2" "full_adder" 4 25, 4 42 0, S_0x1d10940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1d15ff0 .functor XOR 1, L_0x1d16480, L_0x1d165b0, C4<0>, C4<0>;
L_0x1d16060 .functor XOR 1, L_0x1d15ff0, L_0x1d15c10, C4<0>, C4<0>;
L_0x1d16160 .functor AND 1, L_0x1d16480, L_0x1d165b0, C4<1>, C4<1>;
L_0x1d161d0 .functor XOR 1, L_0x1d16480, L_0x1d165b0, C4<0>, C4<0>;
L_0x1d16270 .functor AND 1, L_0x1d15c10, L_0x1d161d0, C4<1>, C4<1>;
L_0x1d16330 .functor OR 1, L_0x1d16160, L_0x1d16270, C4<0>, C4<0>;
v0x1d123a0_0 .net *"_ivl_0", 0 0, L_0x1d15ff0;  1 drivers
v0x1d12480_0 .net *"_ivl_4", 0 0, L_0x1d16160;  1 drivers
v0x1d12560_0 .net *"_ivl_6", 0 0, L_0x1d161d0;  1 drivers
v0x1d12650_0 .net *"_ivl_8", 0 0, L_0x1d16270;  1 drivers
v0x1d12730_0 .net "a", 0 0, L_0x1d16480;  1 drivers
v0x1d12840_0 .net "b", 0 0, L_0x1d165b0;  1 drivers
v0x1d12900_0 .net "cin", 0 0, L_0x1d15c10;  alias, 1 drivers
v0x1d129a0_0 .net "cout", 0 0, L_0x1d16330;  alias, 1 drivers
v0x1d12a40_0 .net "sum", 0 0, L_0x1d16060;  1 drivers
S_0x1d12c60 .scope module, "FA3" "full_adder" 4 33, 4 42 0, S_0x1d10940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1d16720 .functor XOR 1, L_0x1d16bb0, L_0x1d16ce0, C4<0>, C4<0>;
L_0x1d16790 .functor XOR 1, L_0x1d16720, L_0x1d16330, C4<0>, C4<0>;
L_0x1d16890 .functor AND 1, L_0x1d16bb0, L_0x1d16ce0, C4<1>, C4<1>;
L_0x1d16900 .functor XOR 1, L_0x1d16bb0, L_0x1d16ce0, C4<0>, C4<0>;
L_0x1d169a0 .functor AND 1, L_0x1d16330, L_0x1d16900, C4<1>, C4<1>;
L_0x1d16a60 .functor OR 1, L_0x1d16890, L_0x1d169a0, C4<0>, C4<0>;
v0x1d12ea0_0 .net *"_ivl_0", 0 0, L_0x1d16720;  1 drivers
v0x1d12fa0_0 .net *"_ivl_4", 0 0, L_0x1d16890;  1 drivers
v0x1d13080_0 .net *"_ivl_6", 0 0, L_0x1d16900;  1 drivers
v0x1d13170_0 .net *"_ivl_8", 0 0, L_0x1d169a0;  1 drivers
v0x1d13250_0 .net "a", 0 0, L_0x1d16bb0;  1 drivers
v0x1d13360_0 .net "b", 0 0, L_0x1d16ce0;  1 drivers
v0x1d13420_0 .net "cin", 0 0, L_0x1d16330;  alias, 1 drivers
v0x1d134c0_0 .net "cout", 0 0, L_0x1d16a60;  1 drivers
v0x1d13560_0 .net "sum", 0 0, L_0x1d16790;  1 drivers
S_0x1d13dd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1ccc160;
 .timescale -12 -12;
E_0x1cdfb00 .event anyedge, v0x1d146c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d146c0_0;
    %nor/r;
    %assign/vec4 v0x1d146c0_0, 0;
    %wait E_0x1cdfb00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d104a0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cdf650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1d10860_0, 0;
    %assign/vec4 v0x1d107a0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1ccc160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d14560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d146c0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1ccc160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d14560_0;
    %inv;
    %store/vec4 v0x1d14560_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1ccc160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d106c0_0, v0x1d14a10_0, v0x1d14ad0_0, v0x1d14b90_0, v0x1d148d0_0, v0x1d14810_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1ccc160;
T_5 ;
    %load/vec4 v0x1d14600_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1d14600_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d14600_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1d14600_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d14600_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d14600_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d14600_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1ccc160;
T_6 ;
    %wait E_0x1cdf650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d14600_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d14600_0, 4, 32;
    %load/vec4 v0x1d14970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1d14600_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d14600_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d14600_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d14600_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1d148d0_0;
    %load/vec4 v0x1d148d0_0;
    %load/vec4 v0x1d14810_0;
    %xor;
    %load/vec4 v0x1d148d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1d14600_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d14600_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1d14600_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d14600_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/m2014_q4j/iter0/response22/top_module.sv";
