
TrafficLightAsss.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050a0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  080051ac  080051ac  000151ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005280  08005280  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  08005280  08005280  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005280  08005280  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005280  08005280  00015280  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005284  08005284  00015284  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08005288  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000042c  20000090  08005318  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004bc  08005318  000204bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016503  00000000  00000000  000200b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dd0  00000000  00000000  000365bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e48  00000000  00000000  00039390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cf8  00000000  00000000  0003a1d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019fbe  00000000  00000000  0003aed0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011ec1  00000000  00000000  00054e8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b4a6  00000000  00000000  00066d4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f21f5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c84  00000000  00000000  000f2248  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000090 	.word	0x20000090
 8000128:	00000000 	.word	0x00000000
 800012c:	08005194 	.word	0x08005194

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000094 	.word	0x20000094
 8000148:	08005194 	.word	0x08005194

0800014c <fsm_automode>:
 * First state of automatic mode:
 * Traffic light 1 : GREEN ON.
 * Traffic light 2: RED ON.
 */
void fsm_automode()
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	// index=0: traffic light 1         and  index=1 : traffic light 2
	switch(status_light)
 8000150:	4bbe      	ldr	r3, [pc, #760]	; (800044c <fsm_automode+0x300>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b04      	cmp	r3, #4
 8000156:	f200 8171 	bhi.w	800043c <fsm_automode+0x2f0>
 800015a:	a201      	add	r2, pc, #4	; (adr r2, 8000160 <fsm_automode+0x14>)
 800015c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000160:	08000175 	.word	0x08000175
 8000164:	0800019d 	.word	0x0800019d
 8000168:	08000241 	.word	0x08000241
 800016c:	080002f7 	.word	0x080002f7
 8000170:	08000391 	.word	0x08000391
	{
	     case  AUTO_INIT:
	    	   clearLED(2);
 8000174:	2002      	movs	r0, #2
 8000176:	f000 ff99 	bl	80010ac <clearLED>
	    	   // setTimer for  GREEN1/ traffic light 1.
	    	   setTimer3(time_led_green_1);
 800017a:	4bb5      	ldr	r3, [pc, #724]	; (8000450 <fsm_automode+0x304>)
 800017c:	681b      	ldr	r3, [r3, #0]
 800017e:	4618      	mov	r0, r3
 8000180:	f001 fc6e 	bl	8001a60 <setTimer3>
	    	   // set timer for REDD2 / traffic light 2.
	    	   setTimer4(time_led_red_2);      //10s
 8000184:	4bb3      	ldr	r3, [pc, #716]	; (8000454 <fsm_automode+0x308>)
 8000186:	681b      	ldr	r3, [r3, #0]
 8000188:	4618      	mov	r0, r3
 800018a:	f001 fc85 	bl	8001a98 <setTimer4>
	    	   setTimer2(10);
 800018e:	200a      	movs	r0, #10
 8000190:	f001 fc4a 	bl	8001a28 <setTimer2>
	    	   status_light=AUTO_GREEN_1;
 8000194:	4bad      	ldr	r3, [pc, #692]	; (800044c <fsm_automode+0x300>)
 8000196:	2201      	movs	r2, #1
 8000198:	601a      	str	r2, [r3, #0]
	    break;
 800019a:	e170      	b.n	800047e <fsm_automode+0x332>
	     case  AUTO_GREEN_1:  //3500
	    	   ToggleLEDGreen(0);
 800019c:	2000      	movs	r0, #0
 800019e:	f000 ff0b 	bl	8000fb8 <ToggleLEDGreen>
               ToggleLEDRed(1);
 80001a2:	2001      	movs	r0, #1
 80001a4:	f000 fe88 	bl	8000eb8 <ToggleLEDRed>
               sendDATA();
 80001a8:	f000 fc4c 	bl	8000a44 <sendDATA>
               if(timer3_flag==1)
 80001ac:	4baa      	ldr	r3, [pc, #680]	; (8000458 <fsm_automode+0x30c>)
 80001ae:	681b      	ldr	r3, [r3, #0]
 80001b0:	2b01      	cmp	r3, #1
 80001b2:	d107      	bne.n	80001c4 <fsm_automode+0x78>
               {
            	   setTimer3(time_led_yellow_1);
 80001b4:	4ba9      	ldr	r3, [pc, #676]	; (800045c <fsm_automode+0x310>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	4618      	mov	r0, r3
 80001ba:	f001 fc51 	bl	8001a60 <setTimer3>
            	   status_light=AUTO_YELLOW_1;
 80001be:	4ba3      	ldr	r3, [pc, #652]	; (800044c <fsm_automode+0x300>)
 80001c0:	2202      	movs	r2, #2
 80001c2:	601a      	str	r2, [r3, #0]
               }
           // TODO: implementation fsm_button for PEDES MODE.
                // AUTO GREEN 1:  Pedestrian state is PEDE_GO because pedes_light is located in traffic light 2, In current, traffic light 2 is red => PEDES_Light = GREEN.
   			if(is_button_pressed(0))
 80001c4:	2000      	movs	r0, #0
 80001c6:	f000 fe37 	bl	8000e38 <is_button_pressed>
 80001ca:	4603      	mov	r3, r0
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	d011      	beq.n	80001f4 <fsm_automode+0xa8>
   			{ // button of pedestrian is pressed().
   				status_pedes = PEDES_GO;
 80001d0:	4ba3      	ldr	r3, [pc, #652]	; (8000460 <fsm_automode+0x314>)
 80001d2:	220a      	movs	r2, #10
 80001d4:	601a      	str	r2, [r3, #0]
   				setTimer5(BUZZER_DUTY_CYCLE);
 80001d6:	f240 5014 	movw	r0, #1300	; 0x514
 80001da:	f001 fc79 	bl	8001ad0 <setTimer5>
   				setTimer1(TIME_PEDESTRIAN_LIGHT);                            // 20.000 (20s).
 80001de:	f644 6020 	movw	r0, #20000	; 0x4e20
 80001e2:	f001 fc05 	bl	80019f0 <setTimer1>
                time_buzzer=BUZZER_DUTY_CYCLE;
 80001e6:	4b9f      	ldr	r3, [pc, #636]	; (8000464 <fsm_automode+0x318>)
 80001e8:	f240 5214 	movw	r2, #1300	; 0x514
 80001ec:	601a      	str	r2, [r3, #0]
                time_frequency=BUZZER_FREQUENCY_START;
 80001ee:	4b9e      	ldr	r3, [pc, #632]	; (8000468 <fsm_automode+0x31c>)
 80001f0:	2232      	movs	r2, #50	; 0x32
 80001f2:	601a      	str	r2, [r3, #0]
   			}

           // TODO: implementation fsm_button for TUNNING MODE.
   			if(is_button_pressed(2))  // button 2 is pressed.
 80001f4:	2002      	movs	r0, #2
 80001f6:	f000 fe1f 	bl	8000e38 <is_button_pressed>
 80001fa:	4603      	mov	r3, r0
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	d009      	beq.n	8000214 <fsm_automode+0xc8>
   			{
   				status_light=SETTING_LED_RED;
 8000200:	4b92      	ldr	r3, [pc, #584]	; (800044c <fsm_automode+0x300>)
 8000202:	220b      	movs	r2, #11
 8000204:	601a      	str	r2, [r3, #0]
   				status_pedes=PEDES_OUTOFSTATE;               // tat pedes_light and buzzer neu co.
 8000206:	4b96      	ldr	r3, [pc, #600]	; (8000460 <fsm_automode+0x314>)
 8000208:	f04f 32ff 	mov.w	r2, #4294967295
 800020c:	601a      	str	r2, [r3, #0]
				setTimer8(12);
 800020e:	200c      	movs	r0, #12
 8000210:	f001 fcb2 	bl	8001b78 <setTimer8>
   			}

           // TODO: implementation fsm_button for CHANGE MODE (AUTO=> MANUAL).
   			if(is_button_pressed(1))  // button 1 is pressed.
 8000214:	2001      	movs	r0, #1
 8000216:	f000 fe0f 	bl	8000e38 <is_button_pressed>
 800021a:	4603      	mov	r3, r0
 800021c:	2b00      	cmp	r3, #0
 800021e:	f000 810f 	beq.w	8000440 <fsm_automode+0x2f4>
   			{
   				status_light=MAN_GREEN_1;
 8000222:	4b8a      	ldr	r3, [pc, #552]	; (800044c <fsm_automode+0x300>)
 8000224:	2205      	movs	r2, #5
 8000226:	601a      	str	r2, [r3, #0]
   				status_pedes=PEDES_OUTOFSTATE;               // tat pedes_light and buzzer neu co.
 8000228:	4b8d      	ldr	r3, [pc, #564]	; (8000460 <fsm_automode+0x314>)
 800022a:	f04f 32ff 	mov.w	r2, #4294967295
 800022e:	601a      	str	r2, [r3, #0]
   				setTimer9(TIME_MANUAL_MODE);
 8000230:	f242 7010 	movw	r0, #10000	; 0x2710
 8000234:	f001 fcbc 	bl	8001bb0 <setTimer9>
   				setTimer2(10);
 8000238:	200a      	movs	r0, #10
 800023a:	f001 fbf5 	bl	8001a28 <setTimer2>
   			}

	    break;
 800023e:	e0ff      	b.n	8000440 <fsm_automode+0x2f4>
	     case  AUTO_YELLOW_1:   // 3s => 3s
	    	   ToggleLEDYellow(0);
 8000240:	2000      	movs	r0, #0
 8000242:	f000 fe79 	bl	8000f38 <ToggleLEDYellow>
               ToggleLEDRed(1);
 8000246:	2001      	movs	r0, #1
 8000248:	f000 fe36 	bl	8000eb8 <ToggleLEDRed>
               sendDATA();
 800024c:	f000 fbfa 	bl	8000a44 <sendDATA>
               if(timer4_flag==1 && timer3_flag==1)
 8000250:	4b86      	ldr	r3, [pc, #536]	; (800046c <fsm_automode+0x320>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	2b01      	cmp	r3, #1
 8000256:	d110      	bne.n	800027a <fsm_automode+0x12e>
 8000258:	4b7f      	ldr	r3, [pc, #508]	; (8000458 <fsm_automode+0x30c>)
 800025a:	681b      	ldr	r3, [r3, #0]
 800025c:	2b01      	cmp	r3, #1
 800025e:	d10c      	bne.n	800027a <fsm_automode+0x12e>
               {
            	   setTimer3(time_led_red_1);
 8000260:	4b83      	ldr	r3, [pc, #524]	; (8000470 <fsm_automode+0x324>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	4618      	mov	r0, r3
 8000266:	f001 fbfb 	bl	8001a60 <setTimer3>
            	   setTimer4(time_led_green_2);
 800026a:	4b82      	ldr	r3, [pc, #520]	; (8000474 <fsm_automode+0x328>)
 800026c:	681b      	ldr	r3, [r3, #0]
 800026e:	4618      	mov	r0, r3
 8000270:	f001 fc12 	bl	8001a98 <setTimer4>
            	   status_light=AUTO_GREEN_2;
 8000274:	4b75      	ldr	r3, [pc, #468]	; (800044c <fsm_automode+0x300>)
 8000276:	2203      	movs	r2, #3
 8000278:	601a      	str	r2, [r3, #0]
               }
           // TODO: implementation fsm_button for PEDES MODE.
      			if(is_button_pressed(0))
 800027a:	2000      	movs	r0, #0
 800027c:	f000 fddc 	bl	8000e38 <is_button_pressed>
 8000280:	4603      	mov	r3, r0
 8000282:	2b00      	cmp	r3, #0
 8000284:	d011      	beq.n	80002aa <fsm_automode+0x15e>
      			{ // button of pedestrian is pressed().
      				status_pedes = PEDES_GO;
 8000286:	4b76      	ldr	r3, [pc, #472]	; (8000460 <fsm_automode+0x314>)
 8000288:	220a      	movs	r2, #10
 800028a:	601a      	str	r2, [r3, #0]
      				setTimer5(BUZZER_DUTY_CYCLE);
 800028c:	f240 5014 	movw	r0, #1300	; 0x514
 8000290:	f001 fc1e 	bl	8001ad0 <setTimer5>
      				setTimer1(TIME_PEDESTRIAN_LIGHT);
 8000294:	f644 6020 	movw	r0, #20000	; 0x4e20
 8000298:	f001 fbaa 	bl	80019f0 <setTimer1>
                    time_buzzer=BUZZER_DUTY_CYCLE;
 800029c:	4b71      	ldr	r3, [pc, #452]	; (8000464 <fsm_automode+0x318>)
 800029e:	f240 5214 	movw	r2, #1300	; 0x514
 80002a2:	601a      	str	r2, [r3, #0]
                    time_frequency=BUZZER_FREQUENCY_START;
 80002a4:	4b70      	ldr	r3, [pc, #448]	; (8000468 <fsm_automode+0x31c>)
 80002a6:	2232      	movs	r2, #50	; 0x32
 80002a8:	601a      	str	r2, [r3, #0]
      			}
           // TODO: implementation fsm_button for TUNNING MODE.
       			if(is_button_pressed(2))  // button 2 is pressed.
 80002aa:	2002      	movs	r0, #2
 80002ac:	f000 fdc4 	bl	8000e38 <is_button_pressed>
 80002b0:	4603      	mov	r3, r0
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d009      	beq.n	80002ca <fsm_automode+0x17e>
       			{
       				status_light=SETTING_LED_RED;
 80002b6:	4b65      	ldr	r3, [pc, #404]	; (800044c <fsm_automode+0x300>)
 80002b8:	220b      	movs	r2, #11
 80002ba:	601a      	str	r2, [r3, #0]
       				status_pedes=PEDES_OUTOFSTATE;               // tat pedes_light and buzzer neu co.
 80002bc:	4b68      	ldr	r3, [pc, #416]	; (8000460 <fsm_automode+0x314>)
 80002be:	f04f 32ff 	mov.w	r2, #4294967295
 80002c2:	601a      	str	r2, [r3, #0]
    				setTimer8(12);
 80002c4:	200c      	movs	r0, #12
 80002c6:	f001 fc57 	bl	8001b78 <setTimer8>
       			}

           // TODO: implementation fsm_button for CHANGE MODE (AUTO=> MANUAL).
       			if(is_button_pressed(1))  // button 1 is pressed.
 80002ca:	2001      	movs	r0, #1
 80002cc:	f000 fdb4 	bl	8000e38 <is_button_pressed>
 80002d0:	4603      	mov	r3, r0
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	f000 80b6 	beq.w	8000444 <fsm_automode+0x2f8>
       			{
       				status_light=MAN_YELLOW_1;
 80002d8:	4b5c      	ldr	r3, [pc, #368]	; (800044c <fsm_automode+0x300>)
 80002da:	2206      	movs	r2, #6
 80002dc:	601a      	str	r2, [r3, #0]
       				status_pedes=PEDES_OUTOFSTATE;               // tat pedes_light and buzzer neu co.
 80002de:	4b60      	ldr	r3, [pc, #384]	; (8000460 <fsm_automode+0x314>)
 80002e0:	f04f 32ff 	mov.w	r2, #4294967295
 80002e4:	601a      	str	r2, [r3, #0]
       				setTimer9(TIME_MANUAL_MODE);
 80002e6:	f242 7010 	movw	r0, #10000	; 0x2710
 80002ea:	f001 fc61 	bl	8001bb0 <setTimer9>
       				setTimer2(10);
 80002ee:	200a      	movs	r0, #10
 80002f0:	f001 fb9a 	bl	8001a28 <setTimer2>
       			}

	    break;
 80002f4:	e0a6      	b.n	8000444 <fsm_automode+0x2f8>
	     case  AUTO_GREEN_2:
	    	   ToggleLEDRed(0);   // RED 1 on
 80002f6:	2000      	movs	r0, #0
 80002f8:	f000 fdde 	bl	8000eb8 <ToggleLEDRed>
               ToggleLEDGreen(1);  // GREEN 2 on
 80002fc:	2001      	movs	r0, #1
 80002fe:	f000 fe5b 	bl	8000fb8 <ToggleLEDGreen>
               sendDATA();
 8000302:	f000 fb9f 	bl	8000a44 <sendDATA>
               if(timer4_flag==1)
 8000306:	4b59      	ldr	r3, [pc, #356]	; (800046c <fsm_automode+0x320>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	2b01      	cmp	r3, #1
 800030c:	d107      	bne.n	800031e <fsm_automode+0x1d2>
               {
            	   //setTimer3(time_led_red_1);
            	   setTimer4(time_led_yellow_2);
 800030e:	4b5a      	ldr	r3, [pc, #360]	; (8000478 <fsm_automode+0x32c>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	4618      	mov	r0, r3
 8000314:	f001 fbc0 	bl	8001a98 <setTimer4>
            	   status_light=AUTO_YELLOW_2;
 8000318:	4b4c      	ldr	r3, [pc, #304]	; (800044c <fsm_automode+0x300>)
 800031a:	2204      	movs	r2, #4
 800031c:	601a      	str	r2, [r3, #0]
               }
           // TODO: implementation fsm_button for PEDES MODE.
   			if(is_button_pressed(0))
 800031e:	2000      	movs	r0, #0
 8000320:	f000 fd8a 	bl	8000e38 <is_button_pressed>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d00d      	beq.n	8000346 <fsm_automode+0x1fa>
   			{
   				status_pedes =	PEDES_STOP;
 800032a:	4b4d      	ldr	r3, [pc, #308]	; (8000460 <fsm_automode+0x314>)
 800032c:	2209      	movs	r2, #9
 800032e:	601a      	str	r2, [r3, #0]
   				setTimer1(TIME_PEDESTRIAN_LIGHT);
 8000330:	f644 6020 	movw	r0, #20000	; 0x4e20
 8000334:	f001 fb5c 	bl	80019f0 <setTimer1>
   				time_buzzer = BUZZER_DUTY_CYCLE;
 8000338:	4b4a      	ldr	r3, [pc, #296]	; (8000464 <fsm_automode+0x318>)
 800033a:	f240 5214 	movw	r2, #1300	; 0x514
 800033e:	601a      	str	r2, [r3, #0]
   				time_frequency = BUZZER_FREQUENCY_START;
 8000340:	4b49      	ldr	r3, [pc, #292]	; (8000468 <fsm_automode+0x31c>)
 8000342:	2232      	movs	r2, #50	; 0x32
 8000344:	601a      	str	r2, [r3, #0]
   			}

           // TODO: implementation fsm_button for TUNNING MODE.
   			if(is_button_pressed(2))  // button 2 is pressed.
 8000346:	2002      	movs	r0, #2
 8000348:	f000 fd76 	bl	8000e38 <is_button_pressed>
 800034c:	4603      	mov	r3, r0
 800034e:	2b00      	cmp	r3, #0
 8000350:	d009      	beq.n	8000366 <fsm_automode+0x21a>
   			{
   				status_light=SETTING_LED_RED;
 8000352:	4b3e      	ldr	r3, [pc, #248]	; (800044c <fsm_automode+0x300>)
 8000354:	220b      	movs	r2, #11
 8000356:	601a      	str	r2, [r3, #0]
   				status_pedes=PEDES_OUTOFSTATE;               // tat pedes_light and buzzer neu co.
 8000358:	4b41      	ldr	r3, [pc, #260]	; (8000460 <fsm_automode+0x314>)
 800035a:	f04f 32ff 	mov.w	r2, #4294967295
 800035e:	601a      	str	r2, [r3, #0]
				setTimer8(12);
 8000360:	200c      	movs	r0, #12
 8000362:	f001 fc09 	bl	8001b78 <setTimer8>
   			}

           // TODO: implementation fsm_button for CHANGE MODE (AUTO=> MANUAL).
 			if(is_button_pressed(1))  // button 1 is pressed.
 8000366:	2001      	movs	r0, #1
 8000368:	f000 fd66 	bl	8000e38 <is_button_pressed>
 800036c:	4603      	mov	r3, r0
 800036e:	2b00      	cmp	r3, #0
 8000370:	d06a      	beq.n	8000448 <fsm_automode+0x2fc>
   			{
   				status_light=MAN_GREEN_2;
 8000372:	4b36      	ldr	r3, [pc, #216]	; (800044c <fsm_automode+0x300>)
 8000374:	2207      	movs	r2, #7
 8000376:	601a      	str	r2, [r3, #0]
   				status_pedes=PEDES_OUTOFSTATE;               // tat pedes_light and buzzer neu co.
 8000378:	4b39      	ldr	r3, [pc, #228]	; (8000460 <fsm_automode+0x314>)
 800037a:	f04f 32ff 	mov.w	r2, #4294967295
 800037e:	601a      	str	r2, [r3, #0]
   				setTimer9(TIME_MANUAL_MODE);
 8000380:	f242 7010 	movw	r0, #10000	; 0x2710
 8000384:	f001 fc14 	bl	8001bb0 <setTimer9>
   				setTimer2(10);
 8000388:	200a      	movs	r0, #10
 800038a:	f001 fb4d 	bl	8001a28 <setTimer2>
   			}
	    break;
 800038e:	e05b      	b.n	8000448 <fsm_automode+0x2fc>
	     case  AUTO_YELLOW_2:
	    	   ToggleLEDRed(0);  // RED 1 on
 8000390:	2000      	movs	r0, #0
 8000392:	f000 fd91 	bl	8000eb8 <ToggleLEDRed>
               ToggleLEDYellow(1);  // YELLOW 2 on
 8000396:	2001      	movs	r0, #1
 8000398:	f000 fdce 	bl	8000f38 <ToggleLEDYellow>
               sendDATA();
 800039c:	f000 fb52 	bl	8000a44 <sendDATA>
               if(timer4_flag==1 && timer3_flag==1)
 80003a0:	4b32      	ldr	r3, [pc, #200]	; (800046c <fsm_automode+0x320>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	2b01      	cmp	r3, #1
 80003a6:	d110      	bne.n	80003ca <fsm_automode+0x27e>
 80003a8:	4b2b      	ldr	r3, [pc, #172]	; (8000458 <fsm_automode+0x30c>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	2b01      	cmp	r3, #1
 80003ae:	d10c      	bne.n	80003ca <fsm_automode+0x27e>
               {
            	   setTimer3(time_led_green_1);
 80003b0:	4b27      	ldr	r3, [pc, #156]	; (8000450 <fsm_automode+0x304>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	4618      	mov	r0, r3
 80003b6:	f001 fb53 	bl	8001a60 <setTimer3>
            	   setTimer4(time_led_red_2);
 80003ba:	4b26      	ldr	r3, [pc, #152]	; (8000454 <fsm_automode+0x308>)
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	4618      	mov	r0, r3
 80003c0:	f001 fb6a 	bl	8001a98 <setTimer4>
            	   status_light=AUTO_GREEN_1;
 80003c4:	4b21      	ldr	r3, [pc, #132]	; (800044c <fsm_automode+0x300>)
 80003c6:	2201      	movs	r2, #1
 80003c8:	601a      	str	r2, [r3, #0]
               }
           // TODO: implementation fsm_button for PEDES MODE.
      			if(is_button_pressed(0))
 80003ca:	2000      	movs	r0, #0
 80003cc:	f000 fd34 	bl	8000e38 <is_button_pressed>
 80003d0:	4603      	mov	r3, r0
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d00d      	beq.n	80003f2 <fsm_automode+0x2a6>
      			{
      				status_pedes =	PEDES_STOP;
 80003d6:	4b22      	ldr	r3, [pc, #136]	; (8000460 <fsm_automode+0x314>)
 80003d8:	2209      	movs	r2, #9
 80003da:	601a      	str	r2, [r3, #0]
      				setTimer1(TIME_PEDESTRIAN_LIGHT);  // out pedes state
 80003dc:	f644 6020 	movw	r0, #20000	; 0x4e20
 80003e0:	f001 fb06 	bl	80019f0 <setTimer1>
      				time_buzzer = BUZZER_DUTY_CYCLE;
 80003e4:	4b1f      	ldr	r3, [pc, #124]	; (8000464 <fsm_automode+0x318>)
 80003e6:	f240 5214 	movw	r2, #1300	; 0x514
 80003ea:	601a      	str	r2, [r3, #0]
      				time_frequency = BUZZER_FREQUENCY_START;
 80003ec:	4b1e      	ldr	r3, [pc, #120]	; (8000468 <fsm_automode+0x31c>)
 80003ee:	2232      	movs	r2, #50	; 0x32
 80003f0:	601a      	str	r2, [r3, #0]
      			}
           // TODO: implementation fsm_button for TUNNING MODE.
       			if(is_button_pressed(2))  // button 2 is pressed.
 80003f2:	2002      	movs	r0, #2
 80003f4:	f000 fd20 	bl	8000e38 <is_button_pressed>
 80003f8:	4603      	mov	r3, r0
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d009      	beq.n	8000412 <fsm_automode+0x2c6>
       			{
       				status_light=SETTING_LED_RED;
 80003fe:	4b13      	ldr	r3, [pc, #76]	; (800044c <fsm_automode+0x300>)
 8000400:	220b      	movs	r2, #11
 8000402:	601a      	str	r2, [r3, #0]
       				status_pedes=PEDES_OUTOFSTATE;               // tat pedes_light and buzzer neu co.
 8000404:	4b16      	ldr	r3, [pc, #88]	; (8000460 <fsm_automode+0x314>)
 8000406:	f04f 32ff 	mov.w	r2, #4294967295
 800040a:	601a      	str	r2, [r3, #0]
    				setTimer8(12);
 800040c:	200c      	movs	r0, #12
 800040e:	f001 fbb3 	bl	8001b78 <setTimer8>
       			}

           // TODO: implementation fsm_button for CHANGE MODE (AUTO=> MANUAL).
     			if(is_button_pressed(1))  // button 1 is pressed.
 8000412:	2001      	movs	r0, #1
 8000414:	f000 fd10 	bl	8000e38 <is_button_pressed>
 8000418:	4603      	mov	r3, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d02e      	beq.n	800047c <fsm_automode+0x330>
       			{
       				status_light=MAN_YELLOW_2;
 800041e:	4b0b      	ldr	r3, [pc, #44]	; (800044c <fsm_automode+0x300>)
 8000420:	2208      	movs	r2, #8
 8000422:	601a      	str	r2, [r3, #0]
       				status_pedes=PEDES_OUTOFSTATE;               // tat pedes_light and buzzer neu co.
 8000424:	4b0e      	ldr	r3, [pc, #56]	; (8000460 <fsm_automode+0x314>)
 8000426:	f04f 32ff 	mov.w	r2, #4294967295
 800042a:	601a      	str	r2, [r3, #0]
       				setTimer9(TIME_MANUAL_MODE);
 800042c:	f242 7010 	movw	r0, #10000	; 0x2710
 8000430:	f001 fbbe 	bl	8001bb0 <setTimer9>
       				setTimer2(10);
 8000434:	200a      	movs	r0, #10
 8000436:	f001 faf7 	bl	8001a28 <setTimer2>
       			}
	    break;
 800043a:	e01f      	b.n	800047c <fsm_automode+0x330>
	     default:
	     break;
 800043c:	bf00      	nop
 800043e:	e01e      	b.n	800047e <fsm_automode+0x332>
	    break;
 8000440:	bf00      	nop
 8000442:	e01c      	b.n	800047e <fsm_automode+0x332>
	    break;
 8000444:	bf00      	nop
 8000446:	e01a      	b.n	800047e <fsm_automode+0x332>
	    break;
 8000448:	bf00      	nop
 800044a:	e018      	b.n	800047e <fsm_automode+0x332>
 800044c:	200000ec 	.word	0x200000ec
 8000450:	20000010 	.word	0x20000010
 8000454:	20000014 	.word	0x20000014
 8000458:	2000012c 	.word	0x2000012c
 800045c:	2000000c 	.word	0x2000000c
 8000460:	20000004 	.word	0x20000004
 8000464:	200000f0 	.word	0x200000f0
 8000468:	200000f4 	.word	0x200000f4
 800046c:	20000134 	.word	0x20000134
 8000470:	20000008 	.word	0x20000008
 8000474:	2000001c 	.word	0x2000001c
 8000478:	20000018 	.word	0x20000018
	    break;
 800047c:	bf00      	nop
	}
}
 800047e:	bf00      	nop
 8000480:	bd80      	pop	{r7, pc}
 8000482:	bf00      	nop

08000484 <fsm_manual_mode>:
 *      Author: Hoang Tri
 */
#include "FSM_MANUALMODE.h"

void fsm_manual_mode()
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
     switch(status_light)
 8000488:	4bb7      	ldr	r3, [pc, #732]	; (8000768 <fsm_manual_mode+0x2e4>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	3b05      	subs	r3, #5
 800048e:	2b03      	cmp	r3, #3
 8000490:	f200 815e 	bhi.w	8000750 <fsm_manual_mode+0x2cc>
 8000494:	a201      	add	r2, pc, #4	; (adr r2, 800049c <fsm_manual_mode+0x18>)
 8000496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800049a:	bf00      	nop
 800049c:	080004ad 	.word	0x080004ad
 80004a0:	08000557 	.word	0x08000557
 80004a4:	08000601 	.word	0x08000601
 80004a8:	080006a9 	.word	0x080006a9
     {
        case MAN_GREEN_1:
        	// Traffic light 1 is GREEN and traffic light 2 is RED.
       	     ToggleLEDGreen(0);
 80004ac:	2000      	movs	r0, #0
 80004ae:	f000 fd83 	bl	8000fb8 <ToggleLEDGreen>
        	 ToggleLEDRed(1);
 80004b2:	2001      	movs	r0, #1
 80004b4:	f000 fd00 	bl	8000eb8 <ToggleLEDRed>

        	// TODO: Implementation fsm_button for CHANGE MODE In MAN_GREEN_1.
        	 if(is_button_pressed(1))  // button 1 is Pressed.
 80004b8:	2001      	movs	r0, #1
 80004ba:	f000 fcbd 	bl	8000e38 <is_button_pressed>
 80004be:	4603      	mov	r3, r0
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d006      	beq.n	80004d2 <fsm_manual_mode+0x4e>
        	 {
        		 setTimer9(TIME_MANUAL_MODE);  // 10s
 80004c4:	f242 7010 	movw	r0, #10000	; 0x2710
 80004c8:	f001 fb72 	bl	8001bb0 <setTimer9>
        		 status_light=MAN_YELLOW_1;
 80004cc:	4ba6      	ldr	r3, [pc, #664]	; (8000768 <fsm_manual_mode+0x2e4>)
 80004ce:	2206      	movs	r2, #6
 80004d0:	601a      	str	r2, [r3, #0]
        	 }
        	 // TODO: Implementation if no buttion is pressed in 10s.
        	 if(timer9_flag==1)
 80004d2:	4ba6      	ldr	r3, [pc, #664]	; (800076c <fsm_manual_mode+0x2e8>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	2b01      	cmp	r3, #1
 80004d8:	d111      	bne.n	80004fe <fsm_manual_mode+0x7a>
        	 {
        		 status_light=AUTO_YELLOW_1; //(YELLOW in traffic light 1 on, RED in traffic light 2 on)
 80004da:	4ba3      	ldr	r3, [pc, #652]	; (8000768 <fsm_manual_mode+0x2e4>)
 80004dc:	2202      	movs	r2, #2
 80004de:	601a      	str	r2, [r3, #0]
        		 setTimer9(time_led_yellow_1);
 80004e0:	4ba3      	ldr	r3, [pc, #652]	; (8000770 <fsm_manual_mode+0x2ec>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	4618      	mov	r0, r3
 80004e6:	f001 fb63 	bl	8001bb0 <setTimer9>
        		 setTimer4(time_led_yellow_1);
 80004ea:	4ba1      	ldr	r3, [pc, #644]	; (8000770 <fsm_manual_mode+0x2ec>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	4618      	mov	r0, r3
 80004f0:	f001 fad2 	bl	8001a98 <setTimer4>
           		 setTimer3(time_led_yellow_1);
 80004f4:	4b9e      	ldr	r3, [pc, #632]	; (8000770 <fsm_manual_mode+0x2ec>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	4618      	mov	r0, r3
 80004fa:	f001 fab1 	bl	8001a60 <setTimer3>
        	 }
        	 // TODO: Implementation function , if button 3 is pressed, system will change state (MAN_GREEN_1 => AUTO_YELLOW_1_)
        	 if(is_button_pressed(3))  // button 3 is Pressed.
 80004fe:	2003      	movs	r0, #3
 8000500:	f000 fc9a 	bl	8000e38 <is_button_pressed>
 8000504:	4603      	mov	r3, r0
 8000506:	2b00      	cmp	r3, #0
 8000508:	d011      	beq.n	800052e <fsm_manual_mode+0xaa>
        	 {
        		 status_light=AUTO_YELLOW_1; //(YELLOW in traffic light 1 on, RED in traffic light 2 on)
 800050a:	4b97      	ldr	r3, [pc, #604]	; (8000768 <fsm_manual_mode+0x2e4>)
 800050c:	2202      	movs	r2, #2
 800050e:	601a      	str	r2, [r3, #0]
        		 setTimer9(time_led_yellow_1);
 8000510:	4b97      	ldr	r3, [pc, #604]	; (8000770 <fsm_manual_mode+0x2ec>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	4618      	mov	r0, r3
 8000516:	f001 fb4b 	bl	8001bb0 <setTimer9>
        		 setTimer4(time_led_yellow_1);
 800051a:	4b95      	ldr	r3, [pc, #596]	; (8000770 <fsm_manual_mode+0x2ec>)
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	4618      	mov	r0, r3
 8000520:	f001 faba 	bl	8001a98 <setTimer4>
           		 setTimer3(time_led_yellow_1);
 8000524:	4b92      	ldr	r3, [pc, #584]	; (8000770 <fsm_manual_mode+0x2ec>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4618      	mov	r0, r3
 800052a:	f001 fa99 	bl	8001a60 <setTimer3>
        	 }
        	 //TODO: Implementation function, if button 3 is holded 1s, system will changea all state MANUAL => AUTO_INIT.
        	 if(is_button_pressed_1s(2))  // button 2 is holded 1s.
 800052e:	2002      	movs	r0, #2
 8000530:	f000 fca2 	bl	8000e78 <is_button_pressed_1s>
 8000534:	4603      	mov	r3, r0
 8000536:	2b00      	cmp	r3, #0
 8000538:	d002      	beq.n	8000540 <fsm_manual_mode+0xbc>
        	 {
        		 status_light=AUTO_INIT; //(GREEN in traffic light 1 on, RED in traffic light 2 on)
 800053a:	4b8b      	ldr	r3, [pc, #556]	; (8000768 <fsm_manual_mode+0x2e4>)
 800053c:	2200      	movs	r2, #0
 800053e:	601a      	str	r2, [r3, #0]
        	 }
        	 if(is_button_pressed(2))  // button 2 is holded 1s.
 8000540:	2002      	movs	r0, #2
 8000542:	f000 fc79 	bl	8000e38 <is_button_pressed>
 8000546:	4603      	mov	r3, r0
 8000548:	2b00      	cmp	r3, #0
 800054a:	f000 8103 	beq.w	8000754 <fsm_manual_mode+0x2d0>
        	 {
        		 status_light=AUTO_INIT; //(GREEN in traffic light 1 on, RED in traffic light 2 on)
 800054e:	4b86      	ldr	r3, [pc, #536]	; (8000768 <fsm_manual_mode+0x2e4>)
 8000550:	2200      	movs	r2, #0
 8000552:	601a      	str	r2, [r3, #0]
        	 }
        	 break;
 8000554:	e0fe      	b.n	8000754 <fsm_manual_mode+0x2d0>


        case MAN_YELLOW_1:
        	// Traffic light 1 is YELLOW and traffic light 2 is RED.
       	     ToggleLEDYellow(0);
 8000556:	2000      	movs	r0, #0
 8000558:	f000 fcee 	bl	8000f38 <ToggleLEDYellow>
        	 ToggleLEDRed(1);
 800055c:	2001      	movs	r0, #1
 800055e:	f000 fcab 	bl	8000eb8 <ToggleLEDRed>
       // 	 sendDATA();

        	// TODO: Implementation fsm_button for CHANGE MODE In MAN_GREEN_1.
        	 if(is_button_pressed(1))  // button 1 is Pressed.
 8000562:	2001      	movs	r0, #1
 8000564:	f000 fc68 	bl	8000e38 <is_button_pressed>
 8000568:	4603      	mov	r3, r0
 800056a:	2b00      	cmp	r3, #0
 800056c:	d006      	beq.n	800057c <fsm_manual_mode+0xf8>
        	 {
        		 setTimer9(TIME_MANUAL_MODE);  // 10s
 800056e:	f242 7010 	movw	r0, #10000	; 0x2710
 8000572:	f001 fb1d 	bl	8001bb0 <setTimer9>
        		 status_light=MAN_GREEN_2;
 8000576:	4b7c      	ldr	r3, [pc, #496]	; (8000768 <fsm_manual_mode+0x2e4>)
 8000578:	2207      	movs	r2, #7
 800057a:	601a      	str	r2, [r3, #0]
        	 }
        	 // TODO: Implementation if no buttion is pressed in 10s.
        	 if(timer9_flag==1)
 800057c:	4b7b      	ldr	r3, [pc, #492]	; (800076c <fsm_manual_mode+0x2e8>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	2b01      	cmp	r3, #1
 8000582:	d111      	bne.n	80005a8 <fsm_manual_mode+0x124>
        	 {
        		 status_light=AUTO_GREEN_2; //(RED in traffic light 1 on, GREEN in traffic light 2 on)
 8000584:	4b78      	ldr	r3, [pc, #480]	; (8000768 <fsm_manual_mode+0x2e4>)
 8000586:	2203      	movs	r2, #3
 8000588:	601a      	str	r2, [r3, #0]
        		 setTimer9(time_led_red_1);
 800058a:	4b7a      	ldr	r3, [pc, #488]	; (8000774 <fsm_manual_mode+0x2f0>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	4618      	mov	r0, r3
 8000590:	f001 fb0e 	bl	8001bb0 <setTimer9>
        		 setTimer4(time_led_green_2);
 8000594:	4b78      	ldr	r3, [pc, #480]	; (8000778 <fsm_manual_mode+0x2f4>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4618      	mov	r0, r3
 800059a:	f001 fa7d 	bl	8001a98 <setTimer4>
        		 setTimer3(time_led_red_1);
 800059e:	4b75      	ldr	r3, [pc, #468]	; (8000774 <fsm_manual_mode+0x2f0>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	4618      	mov	r0, r3
 80005a4:	f001 fa5c 	bl	8001a60 <setTimer3>
        	 }
        	 // TODO: Implementation function , if button 3 is pressed, system will change state (MAN_YELLOW_1 => AUTO_GREEN_2)
        	 if(is_button_pressed(3))  // button 1 is Pressed.
 80005a8:	2003      	movs	r0, #3
 80005aa:	f000 fc45 	bl	8000e38 <is_button_pressed>
 80005ae:	4603      	mov	r3, r0
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d011      	beq.n	80005d8 <fsm_manual_mode+0x154>
        	 {
        		 status_light=AUTO_GREEN_2; //(RED in traffic light 1 on, GREEN in traffic light 2 on)
 80005b4:	4b6c      	ldr	r3, [pc, #432]	; (8000768 <fsm_manual_mode+0x2e4>)
 80005b6:	2203      	movs	r2, #3
 80005b8:	601a      	str	r2, [r3, #0]
        		 setTimer9(time_led_red_1);
 80005ba:	4b6e      	ldr	r3, [pc, #440]	; (8000774 <fsm_manual_mode+0x2f0>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	4618      	mov	r0, r3
 80005c0:	f001 faf6 	bl	8001bb0 <setTimer9>
        		 setTimer4(time_led_green_2);
 80005c4:	4b6c      	ldr	r3, [pc, #432]	; (8000778 <fsm_manual_mode+0x2f4>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4618      	mov	r0, r3
 80005ca:	f001 fa65 	bl	8001a98 <setTimer4>
        		 setTimer3(time_led_red_1);
 80005ce:	4b69      	ldr	r3, [pc, #420]	; (8000774 <fsm_manual_mode+0x2f0>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4618      	mov	r0, r3
 80005d4:	f001 fa44 	bl	8001a60 <setTimer3>
        	 }
        	 //TODO: Implementation function, if button 3 is holded 1s, system will changea all state MANUAL => AUTO_INIT.
        	 if(is_button_pressed_1s(2))  // button 3 is holded 1s.
 80005d8:	2002      	movs	r0, #2
 80005da:	f000 fc4d 	bl	8000e78 <is_button_pressed_1s>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d002      	beq.n	80005ea <fsm_manual_mode+0x166>
        	 {
        		 status_light=AUTO_INIT; //(GREEN in traffic light 1 on, RED in traffic light 2 on)
 80005e4:	4b60      	ldr	r3, [pc, #384]	; (8000768 <fsm_manual_mode+0x2e4>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	601a      	str	r2, [r3, #0]
        	 }
        	 if(is_button_pressed(2))  // button 2 is holded 1s.
 80005ea:	2002      	movs	r0, #2
 80005ec:	f000 fc24 	bl	8000e38 <is_button_pressed>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	f000 80b0 	beq.w	8000758 <fsm_manual_mode+0x2d4>
        	 {
        		 status_light=AUTO_INIT; //(GREEN in traffic light 1 on, RED in traffic light 2 on)
 80005f8:	4b5b      	ldr	r3, [pc, #364]	; (8000768 <fsm_manual_mode+0x2e4>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	601a      	str	r2, [r3, #0]
        	 }
        	 break;
 80005fe:	e0ab      	b.n	8000758 <fsm_manual_mode+0x2d4>

        case MAN_GREEN_2:
        	// Traffic light 1 is RED and traffic light 2 is GREEN.
       	     ToggleLEDRed(0);
 8000600:	2000      	movs	r0, #0
 8000602:	f000 fc59 	bl	8000eb8 <ToggleLEDRed>
        	 ToggleLEDGreen(1);
 8000606:	2001      	movs	r0, #1
 8000608:	f000 fcd6 	bl	8000fb8 <ToggleLEDGreen>
       // 	 sendDATA();

        	// TODO: Implementation fsm_button for CHANGE MODE In MAN_GREEN_1.
        	 if(is_button_pressed(1))  // button 1 is Pressed.
 800060c:	2001      	movs	r0, #1
 800060e:	f000 fc13 	bl	8000e38 <is_button_pressed>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d006      	beq.n	8000626 <fsm_manual_mode+0x1a2>
        	 {
        		 setTimer9(TIME_MANUAL_MODE);  // 10s
 8000618:	f242 7010 	movw	r0, #10000	; 0x2710
 800061c:	f001 fac8 	bl	8001bb0 <setTimer9>
        		 status_light=MAN_YELLOW_2;
 8000620:	4b51      	ldr	r3, [pc, #324]	; (8000768 <fsm_manual_mode+0x2e4>)
 8000622:	2208      	movs	r2, #8
 8000624:	601a      	str	r2, [r3, #0]
        	 }
        	 // TODO: Implementation if no buttion is pressed in 10s.
        	 if(timer9_flag==1)
 8000626:	4b51      	ldr	r3, [pc, #324]	; (800076c <fsm_manual_mode+0x2e8>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	2b01      	cmp	r3, #1
 800062c:	d111      	bne.n	8000652 <fsm_manual_mode+0x1ce>
        	 {
        		 status_light=AUTO_YELLOW_2; //(RED in traffic light 1 on, YELLOW in traffic light 2 on)
 800062e:	4b4e      	ldr	r3, [pc, #312]	; (8000768 <fsm_manual_mode+0x2e4>)
 8000630:	2204      	movs	r2, #4
 8000632:	601a      	str	r2, [r3, #0]
        		 setTimer9(time_led_yellow_2);
 8000634:	4b51      	ldr	r3, [pc, #324]	; (800077c <fsm_manual_mode+0x2f8>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4618      	mov	r0, r3
 800063a:	f001 fab9 	bl	8001bb0 <setTimer9>
        		 setTimer3(time_led_yellow_2);
 800063e:	4b4f      	ldr	r3, [pc, #316]	; (800077c <fsm_manual_mode+0x2f8>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4618      	mov	r0, r3
 8000644:	f001 fa0c 	bl	8001a60 <setTimer3>
        		 setTimer4(time_led_yellow_2);
 8000648:	4b4c      	ldr	r3, [pc, #304]	; (800077c <fsm_manual_mode+0x2f8>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4618      	mov	r0, r3
 800064e:	f001 fa23 	bl	8001a98 <setTimer4>
        	 }
        	 // TODO: Implementation function , if button 3 is pressed, system will change state (MAN_GREEN_2 => AUTO_YELLOW_2)
        	 if(is_button_pressed(3))  // button 1 is Pressed.
 8000652:	2003      	movs	r0, #3
 8000654:	f000 fbf0 	bl	8000e38 <is_button_pressed>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d011      	beq.n	8000682 <fsm_manual_mode+0x1fe>
        	 {
        		 status_light=AUTO_YELLOW_2; //(RED in traffic light 1 on, YELLOW in traffic light 2 on)
 800065e:	4b42      	ldr	r3, [pc, #264]	; (8000768 <fsm_manual_mode+0x2e4>)
 8000660:	2204      	movs	r2, #4
 8000662:	601a      	str	r2, [r3, #0]
        		 setTimer9(time_led_yellow_2);
 8000664:	4b45      	ldr	r3, [pc, #276]	; (800077c <fsm_manual_mode+0x2f8>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4618      	mov	r0, r3
 800066a:	f001 faa1 	bl	8001bb0 <setTimer9>
        		 setTimer3(time_led_yellow_2);
 800066e:	4b43      	ldr	r3, [pc, #268]	; (800077c <fsm_manual_mode+0x2f8>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	4618      	mov	r0, r3
 8000674:	f001 f9f4 	bl	8001a60 <setTimer3>
        		 setTimer4(time_led_yellow_2);
 8000678:	4b40      	ldr	r3, [pc, #256]	; (800077c <fsm_manual_mode+0x2f8>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4618      	mov	r0, r3
 800067e:	f001 fa0b 	bl	8001a98 <setTimer4>
        	 }
        	 //TODO: Implementation function, if button 3 is holded 1s, system will changea all state MANUAL => AUTO_INIT.
        	 if(is_button_pressed_1s(2))  // button 1 is holded 1s.
 8000682:	2002      	movs	r0, #2
 8000684:	f000 fbf8 	bl	8000e78 <is_button_pressed_1s>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d002      	beq.n	8000694 <fsm_manual_mode+0x210>
        	 {
        		 status_light=AUTO_INIT; //(GREEN in traffic light 1 on, RED in traffic light 2 on)
 800068e:	4b36      	ldr	r3, [pc, #216]	; (8000768 <fsm_manual_mode+0x2e4>)
 8000690:	2200      	movs	r2, #0
 8000692:	601a      	str	r2, [r3, #0]
        	 }
        	 if(is_button_pressed(2))  // button 2 is holded 1s.
 8000694:	2002      	movs	r0, #2
 8000696:	f000 fbcf 	bl	8000e38 <is_button_pressed>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d05d      	beq.n	800075c <fsm_manual_mode+0x2d8>
        	 {
        		 status_light=AUTO_INIT; //(GREEN in traffic light 1 on, RED in traffic light 2 on)
 80006a0:	4b31      	ldr	r3, [pc, #196]	; (8000768 <fsm_manual_mode+0x2e4>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	601a      	str	r2, [r3, #0]
        	 }
        	 break;
 80006a6:	e059      	b.n	800075c <fsm_manual_mode+0x2d8>

        case MAN_YELLOW_2:
        	// Traffic light 1 is RED and traffic light 2 is YELLOW.
       	     ToggleLEDRed(0);
 80006a8:	2000      	movs	r0, #0
 80006aa:	f000 fc05 	bl	8000eb8 <ToggleLEDRed>
        	 ToggleLEDYellow(1);
 80006ae:	2001      	movs	r0, #1
 80006b0:	f000 fc42 	bl	8000f38 <ToggleLEDYellow>
      //  	 sendDATA();

        	// TODO: Implementation fsm_button for CHANGE MODE In MAN_GREEN_1.
        	 if(is_button_pressed(1))  // button 1 is Pressed.
 80006b4:	2001      	movs	r0, #1
 80006b6:	f000 fbbf 	bl	8000e38 <is_button_pressed>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d006      	beq.n	80006ce <fsm_manual_mode+0x24a>
        	 {
        		 setTimer9(TIME_MANUAL_MODE);  // 10s
 80006c0:	f242 7010 	movw	r0, #10000	; 0x2710
 80006c4:	f001 fa74 	bl	8001bb0 <setTimer9>
        		 status_light=MAN_GREEN_1;
 80006c8:	4b27      	ldr	r3, [pc, #156]	; (8000768 <fsm_manual_mode+0x2e4>)
 80006ca:	2205      	movs	r2, #5
 80006cc:	601a      	str	r2, [r3, #0]
        	 }
        	 // TODO: Implementation if no buttion is pressed in 10s.
        	 if(timer9_flag==1)
 80006ce:	4b27      	ldr	r3, [pc, #156]	; (800076c <fsm_manual_mode+0x2e8>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	2b01      	cmp	r3, #1
 80006d4:	d111      	bne.n	80006fa <fsm_manual_mode+0x276>
        	 {
        		 status_light=AUTO_GREEN_1; //(GREEN in traffic light 1 on, RED in traffic light 2 on)
 80006d6:	4b24      	ldr	r3, [pc, #144]	; (8000768 <fsm_manual_mode+0x2e4>)
 80006d8:	2201      	movs	r2, #1
 80006da:	601a      	str	r2, [r3, #0]
        		 setTimer9(time_led_green_1);
 80006dc:	4b28      	ldr	r3, [pc, #160]	; (8000780 <fsm_manual_mode+0x2fc>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	4618      	mov	r0, r3
 80006e2:	f001 fa65 	bl	8001bb0 <setTimer9>
        		 setTimer4(time_led_red_2);
 80006e6:	4b27      	ldr	r3, [pc, #156]	; (8000784 <fsm_manual_mode+0x300>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	4618      	mov	r0, r3
 80006ec:	f001 f9d4 	bl	8001a98 <setTimer4>
        		 setTimer3(time_led_green_1);
 80006f0:	4b23      	ldr	r3, [pc, #140]	; (8000780 <fsm_manual_mode+0x2fc>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4618      	mov	r0, r3
 80006f6:	f001 f9b3 	bl	8001a60 <setTimer3>
        	 }
        	 // TODO: Implementation function , if button 3 is pressed, system will change state (MAN_YELLOW_2 => AUTO_GREEN_1)
        	 if(is_button_pressed(3))  // button 1 is Pressed.
 80006fa:	2003      	movs	r0, #3
 80006fc:	f000 fb9c 	bl	8000e38 <is_button_pressed>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d011      	beq.n	800072a <fsm_manual_mode+0x2a6>
        	 {
        		 status_light=AUTO_GREEN_1; //(GREEN in traffic light 1 on, RED in traffic light 2 on)
 8000706:	4b18      	ldr	r3, [pc, #96]	; (8000768 <fsm_manual_mode+0x2e4>)
 8000708:	2201      	movs	r2, #1
 800070a:	601a      	str	r2, [r3, #0]
        		 setTimer9(time_led_green_1);
 800070c:	4b1c      	ldr	r3, [pc, #112]	; (8000780 <fsm_manual_mode+0x2fc>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4618      	mov	r0, r3
 8000712:	f001 fa4d 	bl	8001bb0 <setTimer9>
        		 setTimer4(time_led_red_2);
 8000716:	4b1b      	ldr	r3, [pc, #108]	; (8000784 <fsm_manual_mode+0x300>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	4618      	mov	r0, r3
 800071c:	f001 f9bc 	bl	8001a98 <setTimer4>
        		 setTimer3(time_led_green_1);
 8000720:	4b17      	ldr	r3, [pc, #92]	; (8000780 <fsm_manual_mode+0x2fc>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	4618      	mov	r0, r3
 8000726:	f001 f99b 	bl	8001a60 <setTimer3>
        	 }
        	 //TODO: Implementation function, if button 3 is holded 1s, system will changea all state MANUAL => AUTO_INIT.
        	 if(is_button_pressed_1s(2))  // button 1 is holded 1s.
 800072a:	2002      	movs	r0, #2
 800072c:	f000 fba4 	bl	8000e78 <is_button_pressed_1s>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d002      	beq.n	800073c <fsm_manual_mode+0x2b8>
        	 {
        		 status_light=AUTO_INIT; //(GREEN in traffic light 1 on, RED in traffic light 2 on)
 8000736:	4b0c      	ldr	r3, [pc, #48]	; (8000768 <fsm_manual_mode+0x2e4>)
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
        	 }
        	 if(is_button_pressed(2))  // button 2 is pressed 1s.
 800073c:	2002      	movs	r0, #2
 800073e:	f000 fb7b 	bl	8000e38 <is_button_pressed>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d00b      	beq.n	8000760 <fsm_manual_mode+0x2dc>
        	 {
        		 status_light=AUTO_INIT; //(GREEN in traffic light 1 on, RED in traffic light 2 on)
 8000748:	4b07      	ldr	r3, [pc, #28]	; (8000768 <fsm_manual_mode+0x2e4>)
 800074a:	2200      	movs	r2, #0
 800074c:	601a      	str	r2, [r3, #0]
        	 }
        	 break;
 800074e:	e007      	b.n	8000760 <fsm_manual_mode+0x2dc>
        default:
        	break;
 8000750:	bf00      	nop
 8000752:	e006      	b.n	8000762 <fsm_manual_mode+0x2de>
        	 break;
 8000754:	bf00      	nop
 8000756:	e004      	b.n	8000762 <fsm_manual_mode+0x2de>
        	 break;
 8000758:	bf00      	nop
 800075a:	e002      	b.n	8000762 <fsm_manual_mode+0x2de>
        	 break;
 800075c:	bf00      	nop
 800075e:	e000      	b.n	8000762 <fsm_manual_mode+0x2de>
        	 break;
 8000760:	bf00      	nop
     }
}
 8000762:	bf00      	nop
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	200000ec 	.word	0x200000ec
 800076c:	2000015c 	.word	0x2000015c
 8000770:	2000000c 	.word	0x2000000c
 8000774:	20000008 	.word	0x20000008
 8000778:	2000001c 	.word	0x2000001c
 800077c:	20000018 	.word	0x20000018
 8000780:	20000010 	.word	0x20000010
 8000784:	20000014 	.word	0x20000014

08000788 <fsm_pedes_mode>:
//		break;
//	}
//
//}
void fsm_pedes_mode()
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0

	// Pedestrian light is located in traffic light 2
	switch(status_pedes)
 800078c:	4b28      	ldr	r3, [pc, #160]	; (8000830 <fsm_pedes_mode+0xa8>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	2b09      	cmp	r3, #9
 8000792:	d01e      	beq.n	80007d2 <fsm_pedes_mode+0x4a>
 8000794:	2b0a      	cmp	r3, #10
 8000796:	d137      	bne.n	8000808 <fsm_pedes_mode+0x80>
	{
	   case PEDES_GO:
		   ToggleLEDPedestrian(1);
 8000798:	2001      	movs	r0, #1
 800079a:	f000 fc4d 	bl	8001038 <ToggleLEDPedestrian>
		   Buzzer_RUN();
 800079e:	f000 f9fd 	bl	8000b9c <Buzzer_RUN>
		  * Nguoi di bo se duoc di khi den giao thong la den do.
		  * Traffic Light 1: LED GREEN/YELLOW ON.
		  * Traffic Light 2: LED RED ON.
		  * */
		   // TODO: implementation function to turn off pedestrian light.
		   if(timer1_flag==1)  // count to exit pedes mode.
 80007a2:	4b24      	ldr	r3, [pc, #144]	; (8000834 <fsm_pedes_mode+0xac>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	2b01      	cmp	r3, #1
 80007a8:	d103      	bne.n	80007b2 <fsm_pedes_mode+0x2a>
		   {
			   status_pedes=PEDES_OUTOFSTATE;
 80007aa:	4b21      	ldr	r3, [pc, #132]	; (8000830 <fsm_pedes_mode+0xa8>)
 80007ac:	f04f 32ff 	mov.w	r2, #4294967295
 80007b0:	601a      	str	r2, [r3, #0]
		   }
		  if(status_light==AUTO_GREEN_2||status_light==AUTO_YELLOW_2)
 80007b2:	4b21      	ldr	r3, [pc, #132]	; (8000838 <fsm_pedes_mode+0xb0>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	2b03      	cmp	r3, #3
 80007b8:	d003      	beq.n	80007c2 <fsm_pedes_mode+0x3a>
 80007ba:	4b1f      	ldr	r3, [pc, #124]	; (8000838 <fsm_pedes_mode+0xb0>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	2b04      	cmp	r3, #4
 80007c0:	d130      	bne.n	8000824 <fsm_pedes_mode+0x9c>
			  /*
			   * AUTO_GREEN_2: RED1 ON, GREEN 2 ON.
			   * AUTO_YELLOW_2: RED1 ON, YELLOW 2 ON.
			   * Pedes light in traffic light 2 => pedestrian can't through road
			   */
			  status_pedes=PEDES_STOP;
 80007c2:	4b1b      	ldr	r3, [pc, #108]	; (8000830 <fsm_pedes_mode+0xa8>)
 80007c4:	2209      	movs	r2, #9
 80007c6:	601a      	str	r2, [r3, #0]
			   __HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 0);
 80007c8:	4b1c      	ldr	r3, [pc, #112]	; (800083c <fsm_pedes_mode+0xb4>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	2200      	movs	r2, #0
 80007ce:	635a      	str	r2, [r3, #52]	; 0x34
		  }
	   break;
 80007d0:	e028      	b.n	8000824 <fsm_pedes_mode+0x9c>


	   case PEDES_STOP:
		   ToggleLEDPedestrian(0); // LED RED ON
 80007d2:	2000      	movs	r0, #0
 80007d4:	f000 fc30 	bl	8001038 <ToggleLEDPedestrian>
		  if(status_light==AUTO_GREEN_1||status_light==AUTO_YELLOW_1)
 80007d8:	4b17      	ldr	r3, [pc, #92]	; (8000838 <fsm_pedes_mode+0xb0>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	2b01      	cmp	r3, #1
 80007de:	d003      	beq.n	80007e8 <fsm_pedes_mode+0x60>
 80007e0:	4b15      	ldr	r3, [pc, #84]	; (8000838 <fsm_pedes_mode+0xb0>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	2b02      	cmp	r3, #2
 80007e6:	d106      	bne.n	80007f6 <fsm_pedes_mode+0x6e>
				  /*
				   * AUTO_GREEN_1: GREEN1 ON, RED 2 ON.
				   * AUTO_YELLOW_1: YELLOW1 ON, RED 2 ON.
				   *  Pedes light in traffic light 2 => pedestrian can through road.
				   */
			    status_pedes=PEDES_GO;
 80007e8:	4b11      	ldr	r3, [pc, #68]	; (8000830 <fsm_pedes_mode+0xa8>)
 80007ea:	220a      	movs	r2, #10
 80007ec:	601a      	str	r2, [r3, #0]
			    setTimer5(BUZZER_DUTY_CYCLE);  // counter to turn on buzzer.
 80007ee:	f240 5014 	movw	r0, #1300	; 0x514
 80007f2:	f001 f96d 	bl	8001ad0 <setTimer5>
			  }
		   // TODO: implementation function to turn off pedestrian light and out pedes mode.
		   if(timer1_flag==1)
 80007f6:	4b0f      	ldr	r3, [pc, #60]	; (8000834 <fsm_pedes_mode+0xac>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	2b01      	cmp	r3, #1
 80007fc:	d114      	bne.n	8000828 <fsm_pedes_mode+0xa0>
		   {
			   status_pedes=PEDES_OUTOFSTATE;
 80007fe:	4b0c      	ldr	r3, [pc, #48]	; (8000830 <fsm_pedes_mode+0xa8>)
 8000800:	f04f 32ff 	mov.w	r2, #4294967295
 8000804:	601a      	str	r2, [r3, #0]
		   }
		   // TODO: Implementation for function of fsm_button to out pedes mode.

	   break;
 8000806:	e00f      	b.n	8000828 <fsm_pedes_mode+0xa0>

	   default:
		   //status_pedes=-1; // PEDES_OUTOFSTATE
		   ToggleLEDPedestrian(2);  // default state.
 8000808:	2002      	movs	r0, #2
 800080a:	f000 fc15 	bl	8001038 <ToggleLEDPedestrian>
		   time_buzzer=0;
 800080e:	4b0c      	ldr	r3, [pc, #48]	; (8000840 <fsm_pedes_mode+0xb8>)
 8000810:	2200      	movs	r2, #0
 8000812:	601a      	str	r2, [r3, #0]
		   time_frequency=0;
 8000814:	4b0b      	ldr	r3, [pc, #44]	; (8000844 <fsm_pedes_mode+0xbc>)
 8000816:	2200      	movs	r2, #0
 8000818:	601a      	str	r2, [r3, #0]
		   __HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 0);
 800081a:	4b08      	ldr	r3, [pc, #32]	; (800083c <fsm_pedes_mode+0xb4>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	2200      	movs	r2, #0
 8000820:	635a      	str	r2, [r3, #52]	; 0x34
	   break;
 8000822:	e002      	b.n	800082a <fsm_pedes_mode+0xa2>
	   break;
 8000824:	bf00      	nop
 8000826:	e000      	b.n	800082a <fsm_pedes_mode+0xa2>
	   break;
 8000828:	bf00      	nop
	}
}
 800082a:	bf00      	nop
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	20000004 	.word	0x20000004
 8000834:	2000011c 	.word	0x2000011c
 8000838:	200000ec 	.word	0x200000ec
 800083c:	2000016c 	.word	0x2000016c
 8000840:	200000f0 	.word	0x200000f0
 8000844:	200000f4 	.word	0x200000f4

08000848 <fsm_tunning_mode>:
 *      Author: Hoang Tri
 */

#include "FSM_SETTINGMODE.h"
void fsm_tunning_mode()
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
	 *  Inscrese value of led.
	 *  Descrease value of led.
	 *  change tunning mode.
	 *  Out tuning mode to AUTO_INIT state.
	 * */
     switch(status_light)
 800084c:	4b74      	ldr	r3, [pc, #464]	; (8000a20 <fsm_tunning_mode+0x1d8>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	2b0d      	cmp	r3, #13
 8000852:	d04f      	beq.n	80008f4 <fsm_tunning_mode+0xac>
 8000854:	2b0d      	cmp	r3, #13
 8000856:	f300 80d9 	bgt.w	8000a0c <fsm_tunning_mode+0x1c4>
 800085a:	2b0b      	cmp	r3, #11
 800085c:	d003      	beq.n	8000866 <fsm_tunning_mode+0x1e>
 800085e:	2b0c      	cmp	r3, #12
 8000860:	f000 808e 	beq.w	8000980 <fsm_tunning_mode+0x138>
           	  setTimer8(12);
             }
            break;

         default:
        	 break;
 8000864:	e0d2      	b.n	8000a0c <fsm_tunning_mode+0x1c4>
              if(is_button_pressed(2))
 8000866:	2002      	movs	r0, #2
 8000868:	f000 fae6 	bl	8000e38 <is_button_pressed>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d007      	beq.n	8000882 <fsm_tunning_mode+0x3a>
            	  time_led_red_1=time_led_red_1+1000;  // 10s => 11s
 8000872:	4b6c      	ldr	r3, [pc, #432]	; (8000a24 <fsm_tunning_mode+0x1dc>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800087a:	4a6a      	ldr	r2, [pc, #424]	; (8000a24 <fsm_tunning_mode+0x1dc>)
 800087c:	6013      	str	r3, [r2, #0]
            	  sendVALUE_SETTING();
 800087e:	f000 f951 	bl	8000b24 <sendVALUE_SETTING>
              if(is_button_pressed(3))
 8000882:	2003      	movs	r0, #3
 8000884:	f000 fad8 	bl	8000e38 <is_button_pressed>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d007      	beq.n	800089e <fsm_tunning_mode+0x56>
            	  time_led_red_1=time_led_red_1-1000;
 800088e:	4b65      	ldr	r3, [pc, #404]	; (8000a24 <fsm_tunning_mode+0x1dc>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8000896:	4a63      	ldr	r2, [pc, #396]	; (8000a24 <fsm_tunning_mode+0x1dc>)
 8000898:	6013      	str	r3, [r2, #0]
            	  sendVALUE_SETTING();
 800089a:	f000 f943 	bl	8000b24 <sendVALUE_SETTING>
              time_led_red_2=time_led_red_1;
 800089e:	4b61      	ldr	r3, [pc, #388]	; (8000a24 <fsm_tunning_mode+0x1dc>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	4a61      	ldr	r2, [pc, #388]	; (8000a28 <fsm_tunning_mode+0x1e0>)
 80008a4:	6013      	str	r3, [r2, #0]
              if(timer8_flag==1)
 80008a6:	4b61      	ldr	r3, [pc, #388]	; (8000a2c <fsm_tunning_mode+0x1e4>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	2b01      	cmp	r3, #1
 80008ac:	d10d      	bne.n	80008ca <fsm_tunning_mode+0x82>
            	  ToggleLEDRed(0);
 80008ae:	2000      	movs	r0, #0
 80008b0:	f000 fb02 	bl	8000eb8 <ToggleLEDRed>
            	  ToggleLEDRed(1);
 80008b4:	2001      	movs	r0, #1
 80008b6:	f000 faff 	bl	8000eb8 <ToggleLEDRed>
            	  setTimer7(500); //0.5s
 80008ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80008be:	f001 f93f 	bl	8001b40 <setTimer7>
            	  setTimer8(1000);//1s
 80008c2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008c6:	f001 f957 	bl	8001b78 <setTimer8>
              if(timer7_flag==1)
 80008ca:	4b59      	ldr	r3, [pc, #356]	; (8000a30 <fsm_tunning_mode+0x1e8>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	2b01      	cmp	r3, #1
 80008d0:	d102      	bne.n	80008d8 <fsm_tunning_mode+0x90>
            	  ToggleLEDRed(2);  // default case
 80008d2:	2002      	movs	r0, #2
 80008d4:	f000 faf0 	bl	8000eb8 <ToggleLEDRed>
              if(is_button_pressed(1))
 80008d8:	2001      	movs	r0, #1
 80008da:	f000 faad 	bl	8000e38 <is_button_pressed>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	f000 8095 	beq.w	8000a10 <fsm_tunning_mode+0x1c8>
            	  status_light=SETTING_LED_GREEN;
 80008e6:	4b4e      	ldr	r3, [pc, #312]	; (8000a20 <fsm_tunning_mode+0x1d8>)
 80008e8:	220d      	movs	r2, #13
 80008ea:	601a      	str	r2, [r3, #0]
            	  setTimer8(12);
 80008ec:	200c      	movs	r0, #12
 80008ee:	f001 f943 	bl	8001b78 <setTimer8>
         break;
 80008f2:	e08d      	b.n	8000a10 <fsm_tunning_mode+0x1c8>
             if(is_button_pressed(2))
 80008f4:	2002      	movs	r0, #2
 80008f6:	f000 fa9f 	bl	8000e38 <is_button_pressed>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d007      	beq.n	8000910 <fsm_tunning_mode+0xc8>
           	  time_led_green_1=time_led_green_1+1000;
 8000900:	4b4c      	ldr	r3, [pc, #304]	; (8000a34 <fsm_tunning_mode+0x1ec>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8000908:	4a4a      	ldr	r2, [pc, #296]	; (8000a34 <fsm_tunning_mode+0x1ec>)
 800090a:	6013      	str	r3, [r2, #0]
           	  sendVALUE_SETTING();
 800090c:	f000 f90a 	bl	8000b24 <sendVALUE_SETTING>
             if(is_button_pressed(3))
 8000910:	2003      	movs	r0, #3
 8000912:	f000 fa91 	bl	8000e38 <is_button_pressed>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d007      	beq.n	800092c <fsm_tunning_mode+0xe4>
           	  time_led_green_1=time_led_green_1-1000;
 800091c:	4b45      	ldr	r3, [pc, #276]	; (8000a34 <fsm_tunning_mode+0x1ec>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8000924:	4a43      	ldr	r2, [pc, #268]	; (8000a34 <fsm_tunning_mode+0x1ec>)
 8000926:	6013      	str	r3, [r2, #0]
           	  sendVALUE_SETTING();
 8000928:	f000 f8fc 	bl	8000b24 <sendVALUE_SETTING>
             time_led_green_2=time_led_green_1;
 800092c:	4b41      	ldr	r3, [pc, #260]	; (8000a34 <fsm_tunning_mode+0x1ec>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a41      	ldr	r2, [pc, #260]	; (8000a38 <fsm_tunning_mode+0x1f0>)
 8000932:	6013      	str	r3, [r2, #0]
             if(timer8_flag==1)
 8000934:	4b3d      	ldr	r3, [pc, #244]	; (8000a2c <fsm_tunning_mode+0x1e4>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	2b01      	cmp	r3, #1
 800093a:	d10d      	bne.n	8000958 <fsm_tunning_mode+0x110>
           	  ToggleLEDGreen(0);
 800093c:	2000      	movs	r0, #0
 800093e:	f000 fb3b 	bl	8000fb8 <ToggleLEDGreen>
           	  ToggleLEDGreen(1);
 8000942:	2001      	movs	r0, #1
 8000944:	f000 fb38 	bl	8000fb8 <ToggleLEDGreen>
           	  setTimer7(500); //0.5s
 8000948:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800094c:	f001 f8f8 	bl	8001b40 <setTimer7>
           	  setTimer8(1000);//1s
 8000950:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000954:	f001 f910 	bl	8001b78 <setTimer8>
             if(timer7_flag==1)
 8000958:	4b35      	ldr	r3, [pc, #212]	; (8000a30 <fsm_tunning_mode+0x1e8>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	2b01      	cmp	r3, #1
 800095e:	d102      	bne.n	8000966 <fsm_tunning_mode+0x11e>
           	  ToggleLEDGreen(2);  // default case
 8000960:	2002      	movs	r0, #2
 8000962:	f000 fb29 	bl	8000fb8 <ToggleLEDGreen>
             if(is_button_pressed(1))
 8000966:	2001      	movs	r0, #1
 8000968:	f000 fa66 	bl	8000e38 <is_button_pressed>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d050      	beq.n	8000a14 <fsm_tunning_mode+0x1cc>
           	  status_light=SETTING_LED_YELLOW;
 8000972:	4b2b      	ldr	r3, [pc, #172]	; (8000a20 <fsm_tunning_mode+0x1d8>)
 8000974:	220c      	movs	r2, #12
 8000976:	601a      	str	r2, [r3, #0]
           	  setTimer8(12);
 8000978:	200c      	movs	r0, #12
 800097a:	f001 f8fd 	bl	8001b78 <setTimer8>
         break;
 800097e:	e049      	b.n	8000a14 <fsm_tunning_mode+0x1cc>
             if(is_button_pressed(2))
 8000980:	2002      	movs	r0, #2
 8000982:	f000 fa59 	bl	8000e38 <is_button_pressed>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d007      	beq.n	800099c <fsm_tunning_mode+0x154>
           	  time_led_yellow_1=time_led_yellow_1+1000;
 800098c:	4b2b      	ldr	r3, [pc, #172]	; (8000a3c <fsm_tunning_mode+0x1f4>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8000994:	4a29      	ldr	r2, [pc, #164]	; (8000a3c <fsm_tunning_mode+0x1f4>)
 8000996:	6013      	str	r3, [r2, #0]
           	  sendVALUE_SETTING();
 8000998:	f000 f8c4 	bl	8000b24 <sendVALUE_SETTING>
             if(is_button_pressed(3))
 800099c:	2003      	movs	r0, #3
 800099e:	f000 fa4b 	bl	8000e38 <is_button_pressed>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d007      	beq.n	80009b8 <fsm_tunning_mode+0x170>
           	  time_led_yellow_1=time_led_yellow_1-1000;
 80009a8:	4b24      	ldr	r3, [pc, #144]	; (8000a3c <fsm_tunning_mode+0x1f4>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80009b0:	4a22      	ldr	r2, [pc, #136]	; (8000a3c <fsm_tunning_mode+0x1f4>)
 80009b2:	6013      	str	r3, [r2, #0]
           	  sendVALUE_SETTING();
 80009b4:	f000 f8b6 	bl	8000b24 <sendVALUE_SETTING>
             time_led_yellow_2=time_led_yellow_1;
 80009b8:	4b20      	ldr	r3, [pc, #128]	; (8000a3c <fsm_tunning_mode+0x1f4>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a20      	ldr	r2, [pc, #128]	; (8000a40 <fsm_tunning_mode+0x1f8>)
 80009be:	6013      	str	r3, [r2, #0]
             if(timer8_flag==1)
 80009c0:	4b1a      	ldr	r3, [pc, #104]	; (8000a2c <fsm_tunning_mode+0x1e4>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	2b01      	cmp	r3, #1
 80009c6:	d10d      	bne.n	80009e4 <fsm_tunning_mode+0x19c>
           	  ToggleLEDYellow(0);
 80009c8:	2000      	movs	r0, #0
 80009ca:	f000 fab5 	bl	8000f38 <ToggleLEDYellow>
           	  ToggleLEDYellow(1);
 80009ce:	2001      	movs	r0, #1
 80009d0:	f000 fab2 	bl	8000f38 <ToggleLEDYellow>
           	  setTimer7(500); //0.5s
 80009d4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80009d8:	f001 f8b2 	bl	8001b40 <setTimer7>
           	  setTimer8(1000);//1s
 80009dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009e0:	f001 f8ca 	bl	8001b78 <setTimer8>
             if(timer7_flag==1)
 80009e4:	4b12      	ldr	r3, [pc, #72]	; (8000a30 <fsm_tunning_mode+0x1e8>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	2b01      	cmp	r3, #1
 80009ea:	d102      	bne.n	80009f2 <fsm_tunning_mode+0x1aa>
           	  ToggleLEDYellow(2);  // default case
 80009ec:	2002      	movs	r0, #2
 80009ee:	f000 faa3 	bl	8000f38 <ToggleLEDYellow>
             if(is_button_pressed(1))
 80009f2:	2001      	movs	r0, #1
 80009f4:	f000 fa20 	bl	8000e38 <is_button_pressed>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d00c      	beq.n	8000a18 <fsm_tunning_mode+0x1d0>
           	  status_light=AUTO_INIT;
 80009fe:	4b08      	ldr	r3, [pc, #32]	; (8000a20 <fsm_tunning_mode+0x1d8>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	601a      	str	r2, [r3, #0]
           	  setTimer8(12);
 8000a04:	200c      	movs	r0, #12
 8000a06:	f001 f8b7 	bl	8001b78 <setTimer8>
            break;
 8000a0a:	e005      	b.n	8000a18 <fsm_tunning_mode+0x1d0>
        	 break;
 8000a0c:	bf00      	nop
 8000a0e:	e004      	b.n	8000a1a <fsm_tunning_mode+0x1d2>
         break;
 8000a10:	bf00      	nop
 8000a12:	e002      	b.n	8000a1a <fsm_tunning_mode+0x1d2>
         break;
 8000a14:	bf00      	nop
 8000a16:	e000      	b.n	8000a1a <fsm_tunning_mode+0x1d2>
            break;
 8000a18:	bf00      	nop
     }
}
 8000a1a:	bf00      	nop
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	200000ec 	.word	0x200000ec
 8000a24:	20000008 	.word	0x20000008
 8000a28:	20000014 	.word	0x20000014
 8000a2c:	20000154 	.word	0x20000154
 8000a30:	2000014c 	.word	0x2000014c
 8000a34:	20000010 	.word	0x20000010
 8000a38:	2000001c 	.word	0x2000001c
 8000a3c:	2000000c 	.word	0x2000000c
 8000a40:	20000018 	.word	0x20000018

08000a44 <sendDATA>:
 *  Created on: Dec 13, 2022
 *      Author: Hoang Tri
 */
#include "UART_Communication.h"
// setting UART and Buzzer for traffic light system
void sendDATA(){
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
	if(timer2_flag)
 8000a48:	4b2a      	ldr	r3, [pc, #168]	; (8000af4 <sendDATA+0xb0>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d04f      	beq.n	8000af0 <sendDATA+0xac>
	{
			if(!timer3_flag)
 8000a50:	4b29      	ldr	r3, [pc, #164]	; (8000af8 <sendDATA+0xb4>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d115      	bne.n	8000a84 <sendDATA+0x40>
			{
				HAL_UART_Transmit(&huart2,(void *)buffer_TX, sprintf (buffer_TX,"!7SEG:%d:LIGHT1#\r\n", timer3_counter/100), 1000);
 8000a58:	4b28      	ldr	r3, [pc, #160]	; (8000afc <sendDATA+0xb8>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a28      	ldr	r2, [pc, #160]	; (8000b00 <sendDATA+0xbc>)
 8000a5e:	fb82 1203 	smull	r1, r2, r2, r3
 8000a62:	1152      	asrs	r2, r2, #5
 8000a64:	17db      	asrs	r3, r3, #31
 8000a66:	1ad3      	subs	r3, r2, r3
 8000a68:	461a      	mov	r2, r3
 8000a6a:	4926      	ldr	r1, [pc, #152]	; (8000b04 <sendDATA+0xc0>)
 8000a6c:	4826      	ldr	r0, [pc, #152]	; (8000b08 <sendDATA+0xc4>)
 8000a6e:	f003 ff57 	bl	8004920 <siprintf>
 8000a72:	4603      	mov	r3, r0
 8000a74:	b29a      	uxth	r2, r3
 8000a76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a7a:	4923      	ldr	r1, [pc, #140]	; (8000b08 <sendDATA+0xc4>)
 8000a7c:	4823      	ldr	r0, [pc, #140]	; (8000b0c <sendDATA+0xc8>)
 8000a7e:	f003 fa92 	bl	8003fa6 <HAL_UART_Transmit>
 8000a82:	e00b      	b.n	8000a9c <sendDATA+0x58>
			}
			else
			{
				HAL_UART_Transmit(&huart2,(void *)buffer_TX, sprintf (buffer_TX,"!7SEG:WAIT:TFLIGHT1#\r\n"), 1000);
 8000a84:	4922      	ldr	r1, [pc, #136]	; (8000b10 <sendDATA+0xcc>)
 8000a86:	4820      	ldr	r0, [pc, #128]	; (8000b08 <sendDATA+0xc4>)
 8000a88:	f003 ff4a 	bl	8004920 <siprintf>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	b29a      	uxth	r2, r3
 8000a90:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a94:	491c      	ldr	r1, [pc, #112]	; (8000b08 <sendDATA+0xc4>)
 8000a96:	481d      	ldr	r0, [pc, #116]	; (8000b0c <sendDATA+0xc8>)
 8000a98:	f003 fa85 	bl	8003fa6 <HAL_UART_Transmit>
			}

			if(!timer4_flag)
 8000a9c:	4b1d      	ldr	r3, [pc, #116]	; (8000b14 <sendDATA+0xd0>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d115      	bne.n	8000ad0 <sendDATA+0x8c>
			{
				HAL_UART_Transmit(&huart2,(void *)buffer_TX, sprintf (buffer_TX,"!7SEG:%d:LIGHT2#\r\n", timer4_counter/100), 1000);
 8000aa4:	4b1c      	ldr	r3, [pc, #112]	; (8000b18 <sendDATA+0xd4>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a15      	ldr	r2, [pc, #84]	; (8000b00 <sendDATA+0xbc>)
 8000aaa:	fb82 1203 	smull	r1, r2, r2, r3
 8000aae:	1152      	asrs	r2, r2, #5
 8000ab0:	17db      	asrs	r3, r3, #31
 8000ab2:	1ad3      	subs	r3, r2, r3
 8000ab4:	461a      	mov	r2, r3
 8000ab6:	4919      	ldr	r1, [pc, #100]	; (8000b1c <sendDATA+0xd8>)
 8000ab8:	4813      	ldr	r0, [pc, #76]	; (8000b08 <sendDATA+0xc4>)
 8000aba:	f003 ff31 	bl	8004920 <siprintf>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	b29a      	uxth	r2, r3
 8000ac2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ac6:	4910      	ldr	r1, [pc, #64]	; (8000b08 <sendDATA+0xc4>)
 8000ac8:	4810      	ldr	r0, [pc, #64]	; (8000b0c <sendDATA+0xc8>)
 8000aca:	f003 fa6c 	bl	8003fa6 <HAL_UART_Transmit>
 8000ace:	e00b      	b.n	8000ae8 <sendDATA+0xa4>
			}
			else
			{
				HAL_UART_Transmit(&huart2,(void *)buffer_TX, sprintf (buffer_TX,"!7SEG:WAIT:TFLIGHT2#\r\n"), 1000);
 8000ad0:	4913      	ldr	r1, [pc, #76]	; (8000b20 <sendDATA+0xdc>)
 8000ad2:	480d      	ldr	r0, [pc, #52]	; (8000b08 <sendDATA+0xc4>)
 8000ad4:	f003 ff24 	bl	8004920 <siprintf>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	b29a      	uxth	r2, r3
 8000adc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ae0:	4909      	ldr	r1, [pc, #36]	; (8000b08 <sendDATA+0xc4>)
 8000ae2:	480a      	ldr	r0, [pc, #40]	; (8000b0c <sendDATA+0xc8>)
 8000ae4:	f003 fa5f 	bl	8003fa6 <HAL_UART_Transmit>
			}
			setTimer2(1000);  // 1s send data;
 8000ae8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000aec:	f000 ff9c 	bl	8001a28 <setTimer2>
		}
}
 8000af0:	bf00      	nop
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	20000124 	.word	0x20000124
 8000af8:	2000012c 	.word	0x2000012c
 8000afc:	20000128 	.word	0x20000128
 8000b00:	51eb851f 	.word	0x51eb851f
 8000b04:	080051ac 	.word	0x080051ac
 8000b08:	200000f8 	.word	0x200000f8
 8000b0c:	200001fc 	.word	0x200001fc
 8000b10:	080051c0 	.word	0x080051c0
 8000b14:	20000134 	.word	0x20000134
 8000b18:	20000130 	.word	0x20000130
 8000b1c:	080051d8 	.word	0x080051d8
 8000b20:	080051ec 	.word	0x080051ec

08000b24 <sendVALUE_SETTING>:

void sendVALUE_SETTING()
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af02      	add	r7, sp, #8
	HAL_UART_Transmit(&huart2, (void *)buffer_TX, sprintf (buffer_TX,"!RED:%d:YELLOW:%d:GREEN:%d#\r\n", time_led_red_1/1000, time_led_yellow_1/1000, time_led_green_1/1000), 1000);
 8000b2a:	4b15      	ldr	r3, [pc, #84]	; (8000b80 <sendVALUE_SETTING+0x5c>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	4a15      	ldr	r2, [pc, #84]	; (8000b84 <sendVALUE_SETTING+0x60>)
 8000b30:	fb82 1203 	smull	r1, r2, r2, r3
 8000b34:	1192      	asrs	r2, r2, #6
 8000b36:	17db      	asrs	r3, r3, #31
 8000b38:	1ad1      	subs	r1, r2, r3
 8000b3a:	4b13      	ldr	r3, [pc, #76]	; (8000b88 <sendVALUE_SETTING+0x64>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	4a11      	ldr	r2, [pc, #68]	; (8000b84 <sendVALUE_SETTING+0x60>)
 8000b40:	fb82 0203 	smull	r0, r2, r2, r3
 8000b44:	1192      	asrs	r2, r2, #6
 8000b46:	17db      	asrs	r3, r3, #31
 8000b48:	1ad0      	subs	r0, r2, r3
 8000b4a:	4b10      	ldr	r3, [pc, #64]	; (8000b8c <sendVALUE_SETTING+0x68>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	4a0d      	ldr	r2, [pc, #52]	; (8000b84 <sendVALUE_SETTING+0x60>)
 8000b50:	fb82 c203 	smull	ip, r2, r2, r3
 8000b54:	1192      	asrs	r2, r2, #6
 8000b56:	17db      	asrs	r3, r3, #31
 8000b58:	1ad3      	subs	r3, r2, r3
 8000b5a:	9300      	str	r3, [sp, #0]
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	460a      	mov	r2, r1
 8000b60:	490b      	ldr	r1, [pc, #44]	; (8000b90 <sendVALUE_SETTING+0x6c>)
 8000b62:	480c      	ldr	r0, [pc, #48]	; (8000b94 <sendVALUE_SETTING+0x70>)
 8000b64:	f003 fedc 	bl	8004920 <siprintf>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	b29a      	uxth	r2, r3
 8000b6c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b70:	4908      	ldr	r1, [pc, #32]	; (8000b94 <sendVALUE_SETTING+0x70>)
 8000b72:	4809      	ldr	r0, [pc, #36]	; (8000b98 <sendVALUE_SETTING+0x74>)
 8000b74:	f003 fa17 	bl	8003fa6 <HAL_UART_Transmit>
}
 8000b78:	bf00      	nop
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	20000008 	.word	0x20000008
 8000b84:	10624dd3 	.word	0x10624dd3
 8000b88:	2000000c 	.word	0x2000000c
 8000b8c:	20000010 	.word	0x20000010
 8000b90:	08005204 	.word	0x08005204
 8000b94:	200000f8 	.word	0x200000f8
 8000b98:	200001fc 	.word	0x200001fc

08000b9c <Buzzer_RUN>:

void Buzzer_RUN(){
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
	if(timer5_flag)
 8000ba0:	4b2e      	ldr	r3, [pc, #184]	; (8000c5c <Buzzer_RUN+0xc0>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d04e      	beq.n	8000c46 <Buzzer_RUN+0xaa>
	{
		__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, time_frequency);
 8000ba8:	4b2d      	ldr	r3, [pc, #180]	; (8000c60 <Buzzer_RUN+0xc4>)
 8000baa:	681a      	ldr	r2, [r3, #0]
 8000bac:	4b2d      	ldr	r3, [pc, #180]	; (8000c64 <Buzzer_RUN+0xc8>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	635a      	str	r2, [r3, #52]	; 0x34
		setTimer6(time_buzzer/2);
 8000bb2:	4b2d      	ldr	r3, [pc, #180]	; (8000c68 <Buzzer_RUN+0xcc>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	0fda      	lsrs	r2, r3, #31
 8000bb8:	4413      	add	r3, r2
 8000bba:	105b      	asrs	r3, r3, #1
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f000 ffa3 	bl	8001b08 <setTimer6>
		if(timer4_counter<300)  // led pedestrian is located at traffic light 2.
 8000bc2:	4b2a      	ldr	r3, [pc, #168]	; (8000c6c <Buzzer_RUN+0xd0>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000bca:	da1d      	bge.n	8000c08 <Buzzer_RUN+0x6c>
		{
			time_frequency =time_frequency* 3;
 8000bcc:	4b24      	ldr	r3, [pc, #144]	; (8000c60 <Buzzer_RUN+0xc4>)
 8000bce:	681a      	ldr	r2, [r3, #0]
 8000bd0:	4613      	mov	r3, r2
 8000bd2:	005b      	lsls	r3, r3, #1
 8000bd4:	4413      	add	r3, r2
 8000bd6:	4a22      	ldr	r2, [pc, #136]	; (8000c60 <Buzzer_RUN+0xc4>)
 8000bd8:	6013      	str	r3, [r2, #0]
			time_buzzer = (timer4_counter>0)? timer4_counter/6 : time_buzzer/5;
 8000bda:	4b24      	ldr	r3, [pc, #144]	; (8000c6c <Buzzer_RUN+0xd0>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	dd07      	ble.n	8000bf2 <Buzzer_RUN+0x56>
 8000be2:	4b22      	ldr	r3, [pc, #136]	; (8000c6c <Buzzer_RUN+0xd0>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	4a22      	ldr	r2, [pc, #136]	; (8000c70 <Buzzer_RUN+0xd4>)
 8000be8:	fb82 1203 	smull	r1, r2, r2, r3
 8000bec:	17db      	asrs	r3, r3, #31
 8000bee:	1ad3      	subs	r3, r2, r3
 8000bf0:	e007      	b.n	8000c02 <Buzzer_RUN+0x66>
 8000bf2:	4b1d      	ldr	r3, [pc, #116]	; (8000c68 <Buzzer_RUN+0xcc>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4a1f      	ldr	r2, [pc, #124]	; (8000c74 <Buzzer_RUN+0xd8>)
 8000bf8:	fb82 1203 	smull	r1, r2, r2, r3
 8000bfc:	1052      	asrs	r2, r2, #1
 8000bfe:	17db      	asrs	r3, r3, #31
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	4a19      	ldr	r2, [pc, #100]	; (8000c68 <Buzzer_RUN+0xcc>)
 8000c04:	6013      	str	r3, [r2, #0]
 8000c06:	e009      	b.n	8000c1c <Buzzer_RUN+0x80>
		}
		else
		{
		    time_frequency = time_frequency+100;
 8000c08:	4b15      	ldr	r3, [pc, #84]	; (8000c60 <Buzzer_RUN+0xc4>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	3364      	adds	r3, #100	; 0x64
 8000c0e:	4a14      	ldr	r2, [pc, #80]	; (8000c60 <Buzzer_RUN+0xc4>)
 8000c10:	6013      	str	r3, [r2, #0]
			time_buzzer = time_buzzer- 100;
 8000c12:	4b15      	ldr	r3, [pc, #84]	; (8000c68 <Buzzer_RUN+0xcc>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	3b64      	subs	r3, #100	; 0x64
 8000c18:	4a13      	ldr	r2, [pc, #76]	; (8000c68 <Buzzer_RUN+0xcc>)
 8000c1a:	6013      	str	r3, [r2, #0]
		}


		if(time_frequency >= 1000)
 8000c1c:	4b10      	ldr	r3, [pc, #64]	; (8000c60 <Buzzer_RUN+0xc4>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000c24:	db03      	blt.n	8000c2e <Buzzer_RUN+0x92>
		{
			time_frequency = 1000;
 8000c26:	4b0e      	ldr	r3, [pc, #56]	; (8000c60 <Buzzer_RUN+0xc4>)
 8000c28:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c2c:	601a      	str	r2, [r3, #0]
		}
		if(time_buzzer <= 100)
 8000c2e:	4b0e      	ldr	r3, [pc, #56]	; (8000c68 <Buzzer_RUN+0xcc>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	2b64      	cmp	r3, #100	; 0x64
 8000c34:	dc02      	bgt.n	8000c3c <Buzzer_RUN+0xa0>
		{
			time_buzzer = 100;
 8000c36:	4b0c      	ldr	r3, [pc, #48]	; (8000c68 <Buzzer_RUN+0xcc>)
 8000c38:	2264      	movs	r2, #100	; 0x64
 8000c3a:	601a      	str	r2, [r3, #0]
		}
		setTimer5(time_buzzer);
 8000c3c:	4b0a      	ldr	r3, [pc, #40]	; (8000c68 <Buzzer_RUN+0xcc>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4618      	mov	r0, r3
 8000c42:	f000 ff45 	bl	8001ad0 <setTimer5>
	}
	if(timer6_flag)
 8000c46:	4b0c      	ldr	r3, [pc, #48]	; (8000c78 <Buzzer_RUN+0xdc>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d003      	beq.n	8000c56 <Buzzer_RUN+0xba>
	{
		__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 0);
 8000c4e:	4b05      	ldr	r3, [pc, #20]	; (8000c64 <Buzzer_RUN+0xc8>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	2200      	movs	r2, #0
 8000c54:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 8000c56:	bf00      	nop
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	2000013c 	.word	0x2000013c
 8000c60:	200000f4 	.word	0x200000f4
 8000c64:	2000016c 	.word	0x2000016c
 8000c68:	200000f0 	.word	0x200000f0
 8000c6c:	20000130 	.word	0x20000130
 8000c70:	2aaaaaab 	.word	0x2aaaaaab
 8000c74:	66666667 	.word	0x66666667
 8000c78:	20000144 	.word	0x20000144

08000c7c <iKeyInput>:
static int flagForButtonPressed[NO_OF_BUTTONS] = 		{0,0,0,0};
static int flagForButtonPressed1s[NO_OF_BUTTONS]= 		{0,0,0,0};
static int counterForButtonPressed1s[NO_OF_BUTTONS]= 	{0,0,0,0};


GPIO_PinState iKeyInput(int index){
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	2b03      	cmp	r3, #3
 8000c88:	d822      	bhi.n	8000cd0 <iKeyInput+0x54>
 8000c8a:	a201      	add	r2, pc, #4	; (adr r2, 8000c90 <iKeyInput+0x14>)
 8000c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c90:	08000ca1 	.word	0x08000ca1
 8000c94:	08000cad 	.word	0x08000cad
 8000c98:	08000cb9 	.word	0x08000cb9
 8000c9c:	08000cc5 	.word	0x08000cc5
	switch(index){
	case 0:  // Button of  Pedestrian Light
		return HAL_GPIO_ReadPin(Button_Pedes_GPIO_Port, Button_Pedes_Pin);
 8000ca0:	2101      	movs	r1, #1
 8000ca2:	480e      	ldr	r0, [pc, #56]	; (8000cdc <iKeyInput+0x60>)
 8000ca4:	f001 fd8a 	bl	80027bc <HAL_GPIO_ReadPin>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	e012      	b.n	8000cd2 <iKeyInput+0x56>
	case 1:  // Button 1
		return HAL_GPIO_ReadPin(Button1_GPIO_Port,Button1_Pin);
 8000cac:	2102      	movs	r1, #2
 8000cae:	480b      	ldr	r0, [pc, #44]	; (8000cdc <iKeyInput+0x60>)
 8000cb0:	f001 fd84 	bl	80027bc <HAL_GPIO_ReadPin>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	e00c      	b.n	8000cd2 <iKeyInput+0x56>
	case 2:  // Button 2
		return HAL_GPIO_ReadPin(Button2_GPIO_Port,Button2_Pin);
 8000cb8:	2110      	movs	r1, #16
 8000cba:	4808      	ldr	r0, [pc, #32]	; (8000cdc <iKeyInput+0x60>)
 8000cbc:	f001 fd7e 	bl	80027bc <HAL_GPIO_ReadPin>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	e006      	b.n	8000cd2 <iKeyInput+0x56>
	case 3:  // Button 3
		return HAL_GPIO_ReadPin(Button3_GPIO_Port, Button3_Pin);
 8000cc4:	2101      	movs	r1, #1
 8000cc6:	4806      	ldr	r0, [pc, #24]	; (8000ce0 <iKeyInput+0x64>)
 8000cc8:	f001 fd78 	bl	80027bc <HAL_GPIO_ReadPin>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	e000      	b.n	8000cd2 <iKeyInput+0x56>
	default:
		return NORMAL_STATE;
 8000cd0:	2301      	movs	r3, #1
	}
}
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	3708      	adds	r7, #8
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	40010800 	.word	0x40010800
 8000ce0:	40010c00 	.word	0x40010c00

08000ce4 <subKeyProcess1>:

void subKeyProcess1(int index){
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
	flagForButtonPressed[index] = 1;
 8000cec:	4a04      	ldr	r2, [pc, #16]	; (8000d00 <subKeyProcess1+0x1c>)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000cf6:	bf00      	nop
 8000cf8:	370c      	adds	r7, #12
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bc80      	pop	{r7}
 8000cfe:	4770      	bx	lr
 8000d00:	200000b8 	.word	0x200000b8

08000d04 <subKeyProcess2>:

void subKeyProcess2(int index){
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
	flagForButtonPressed1s[index] = 1;
 8000d0c:	4a04      	ldr	r2, [pc, #16]	; (8000d20 <subKeyProcess2+0x1c>)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	2101      	movs	r1, #1
 8000d12:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000d16:	bf00      	nop
 8000d18:	370c      	adds	r7, #12
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bc80      	pop	{r7}
 8000d1e:	4770      	bx	lr
 8000d20:	200000c8 	.word	0x200000c8

08000d24 <getKeyInput>:

void getKeyInput(){
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0
	for(int i = 0; i < NO_OF_BUTTONS; ++i){
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	607b      	str	r3, [r7, #4]
 8000d2e:	e071      	b.n	8000e14 <getKeyInput+0xf0>
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000d30:	4a3c      	ldr	r2, [pc, #240]	; (8000e24 <getKeyInput+0x100>)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	4413      	add	r3, r2
 8000d36:	7819      	ldrb	r1, [r3, #0]
 8000d38:	4a3b      	ldr	r2, [pc, #236]	; (8000e28 <getKeyInput+0x104>)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	460a      	mov	r2, r1
 8000d40:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = debounceButtonBuffer0[i];
 8000d42:	4a3a      	ldr	r2, [pc, #232]	; (8000e2c <getKeyInput+0x108>)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	4413      	add	r3, r2
 8000d48:	7819      	ldrb	r1, [r3, #0]
 8000d4a:	4a36      	ldr	r2, [pc, #216]	; (8000e24 <getKeyInput+0x100>)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	4413      	add	r3, r2
 8000d50:	460a      	mov	r2, r1
 8000d52:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer0[i] = iKeyInput(i);
 8000d54:	6878      	ldr	r0, [r7, #4]
 8000d56:	f7ff ff91 	bl	8000c7c <iKeyInput>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	4a33      	ldr	r2, [pc, #204]	; (8000e2c <getKeyInput+0x108>)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	4413      	add	r3, r2
 8000d64:	460a      	mov	r2, r1
 8000d66:	701a      	strb	r2, [r3, #0]

		if(debounceButtonBuffer2[i] == debounceButtonBuffer1[i] &&
 8000d68:	4a2f      	ldr	r2, [pc, #188]	; (8000e28 <getKeyInput+0x104>)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	4413      	add	r3, r2
 8000d6e:	781a      	ldrb	r2, [r3, #0]
 8000d70:	492c      	ldr	r1, [pc, #176]	; (8000e24 <getKeyInput+0x100>)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	440b      	add	r3, r1
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	d148      	bne.n	8000e0e <getKeyInput+0xea>
		   debounceButtonBuffer0[i] == debounceButtonBuffer1[i])
 8000d7c:	4a2b      	ldr	r2, [pc, #172]	; (8000e2c <getKeyInput+0x108>)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	4413      	add	r3, r2
 8000d82:	781a      	ldrb	r2, [r3, #0]
 8000d84:	4927      	ldr	r1, [pc, #156]	; (8000e24 <getKeyInput+0x100>)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	440b      	add	r3, r1
 8000d8a:	781b      	ldrb	r3, [r3, #0]
		if(debounceButtonBuffer2[i] == debounceButtonBuffer1[i] &&
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	d13e      	bne.n	8000e0e <getKeyInput+0xea>
		{
			if(buttonBuffer[i] != debounceButtonBuffer2[i]){
 8000d90:	4a27      	ldr	r2, [pc, #156]	; (8000e30 <getKeyInput+0x10c>)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4413      	add	r3, r2
 8000d96:	781a      	ldrb	r2, [r3, #0]
 8000d98:	4923      	ldr	r1, [pc, #140]	; (8000e28 <getKeyInput+0x104>)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	440b      	add	r3, r1
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	429a      	cmp	r2, r3
 8000da2:	d017      	beq.n	8000dd4 <getKeyInput+0xb0>
				buttonBuffer[i] = debounceButtonBuffer2[i];
 8000da4:	4a20      	ldr	r2, [pc, #128]	; (8000e28 <getKeyInput+0x104>)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	4413      	add	r3, r2
 8000daa:	7819      	ldrb	r1, [r3, #0]
 8000dac:	4a20      	ldr	r2, [pc, #128]	; (8000e30 <getKeyInput+0x10c>)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	4413      	add	r3, r2
 8000db2:	460a      	mov	r2, r1
 8000db4:	701a      	strb	r2, [r3, #0]
				if(debounceButtonBuffer2[i]==PRESSED_STATE){
 8000db6:	4a1c      	ldr	r2, [pc, #112]	; (8000e28 <getKeyInput+0x104>)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	4413      	add	r3, r2
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d125      	bne.n	8000e0e <getKeyInput+0xea>
					subKeyProcess1(i);
 8000dc2:	6878      	ldr	r0, [r7, #4]
 8000dc4:	f7ff ff8e 	bl	8000ce4 <subKeyProcess1>
					counterForButtonPressed1s[i] = DURATION_FOR_AUTO_INCREASING;
 8000dc8:	4a1a      	ldr	r2, [pc, #104]	; (8000e34 <getKeyInput+0x110>)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2164      	movs	r1, #100	; 0x64
 8000dce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000dd2:	e01c      	b.n	8000e0e <getKeyInput+0xea>
				}
			}else{
				counterForButtonPressed1s[i]--;
 8000dd4:	4a17      	ldr	r2, [pc, #92]	; (8000e34 <getKeyInput+0x110>)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ddc:	1e5a      	subs	r2, r3, #1
 8000dde:	4915      	ldr	r1, [pc, #84]	; (8000e34 <getKeyInput+0x110>)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(counterForButtonPressed1s[i] <= 0){
 8000de6:	4a13      	ldr	r2, [pc, #76]	; (8000e34 <getKeyInput+0x110>)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	dc0d      	bgt.n	8000e0e <getKeyInput+0xea>
					if(debounceButtonBuffer2[i]==PRESSED_STATE){
 8000df2:	4a0d      	ldr	r2, [pc, #52]	; (8000e28 <getKeyInput+0x104>)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	4413      	add	r3, r2
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d102      	bne.n	8000e04 <getKeyInput+0xe0>
						subKeyProcess2(i);
 8000dfe:	6878      	ldr	r0, [r7, #4]
 8000e00:	f7ff ff80 	bl	8000d04 <subKeyProcess2>
					}
				counterForButtonPressed1s[i] = DURATION_FOR_AUTO_INCREASING;
 8000e04:	4a0b      	ldr	r2, [pc, #44]	; (8000e34 <getKeyInput+0x110>)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	2164      	movs	r1, #100	; 0x64
 8000e0a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < NO_OF_BUTTONS; ++i){
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	3301      	adds	r3, #1
 8000e12:	607b      	str	r3, [r7, #4]
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	2b03      	cmp	r3, #3
 8000e18:	dd8a      	ble.n	8000d30 <getKeyInput+0xc>
				}
			}
		}
	}
}
 8000e1a:	bf00      	nop
 8000e1c:	bf00      	nop
 8000e1e:	3708      	adds	r7, #8
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	200000ac 	.word	0x200000ac
 8000e28:	200000b0 	.word	0x200000b0
 8000e2c:	200000b4 	.word	0x200000b4
 8000e30:	20000000 	.word	0x20000000
 8000e34:	200000d8 	.word	0x200000d8

08000e38 <is_button_pressed>:

unsigned char is_button_pressed(unsigned char button_number){
 8000e38:	b480      	push	{r7}
 8000e3a:	b083      	sub	sp, #12
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	4603      	mov	r3, r0
 8000e40:	71fb      	strb	r3, [r7, #7]
	if(button_number >= NO_OF_BUTTONS) return 0;
 8000e42:	79fb      	ldrb	r3, [r7, #7]
 8000e44:	2b03      	cmp	r3, #3
 8000e46:	d901      	bls.n	8000e4c <is_button_pressed+0x14>
 8000e48:	2300      	movs	r3, #0
 8000e4a:	e00d      	b.n	8000e68 <is_button_pressed+0x30>
	else {
		if(flagForButtonPressed[button_number] == 1){
 8000e4c:	79fb      	ldrb	r3, [r7, #7]
 8000e4e:	4a09      	ldr	r2, [pc, #36]	; (8000e74 <is_button_pressed+0x3c>)
 8000e50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	d106      	bne.n	8000e66 <is_button_pressed+0x2e>
			flagForButtonPressed[button_number] = 0;
 8000e58:	79fb      	ldrb	r3, [r7, #7]
 8000e5a:	4a06      	ldr	r2, [pc, #24]	; (8000e74 <is_button_pressed+0x3c>)
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			return 1;
 8000e62:	2301      	movs	r3, #1
 8000e64:	e000      	b.n	8000e68 <is_button_pressed+0x30>
		}
		return 0;
 8000e66:	2300      	movs	r3, #0
	}
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	370c      	adds	r7, #12
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bc80      	pop	{r7}
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	200000b8 	.word	0x200000b8

08000e78 <is_button_pressed_1s>:
unsigned char is_button_pressed_1s(unsigned char button_number){
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	71fb      	strb	r3, [r7, #7]
	if(button_number >= NO_OF_BUTTONS) return 0xff;
 8000e82:	79fb      	ldrb	r3, [r7, #7]
 8000e84:	2b03      	cmp	r3, #3
 8000e86:	d901      	bls.n	8000e8c <is_button_pressed_1s+0x14>
 8000e88:	23ff      	movs	r3, #255	; 0xff
 8000e8a:	e00d      	b.n	8000ea8 <is_button_pressed_1s+0x30>
	else {
		if(flagForButtonPressed1s[button_number] == 1){
 8000e8c:	79fb      	ldrb	r3, [r7, #7]
 8000e8e:	4a09      	ldr	r2, [pc, #36]	; (8000eb4 <is_button_pressed_1s+0x3c>)
 8000e90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e94:	2b01      	cmp	r3, #1
 8000e96:	d106      	bne.n	8000ea6 <is_button_pressed_1s+0x2e>
			flagForButtonPressed1s[button_number] = 0;
 8000e98:	79fb      	ldrb	r3, [r7, #7]
 8000e9a:	4a06      	ldr	r2, [pc, #24]	; (8000eb4 <is_button_pressed_1s+0x3c>)
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			return 1;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	e000      	b.n	8000ea8 <is_button_pressed_1s+0x30>
		}
		return 0;
 8000ea6:	2300      	movs	r3, #0
	}
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	370c      	adds	r7, #12
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bc80      	pop	{r7}
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	200000c8 	.word	0x200000c8

08000eb8 <ToggleLEDRed>:
 * LED OFF: 0 0
 * We have assume if "light" = 0 => Traffic Light 1 and "Light"=1 => Traffic light 2.
 */
#include "displayallLED.h"
void ToggleLEDRed(int light)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
	switch(light)     //if "light" = 0 => LED RED of Traffic Light 1 on
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d003      	beq.n	8000ece <ToggleLEDRed+0x16>
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d00c      	beq.n	8000ee6 <ToggleLEDRed+0x2e>
 8000ecc:	e016      	b.n	8000efc <ToggleLEDRed+0x44>
	{
	      case 0:
	    	  HAL_GPIO_WritePin(D2_TFL1_GPIO_Port,D2_TFL1_Pin, GPIO_PIN_SET);
 8000ece:	2201      	movs	r2, #1
 8000ed0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ed4:	4816      	ldr	r0, [pc, #88]	; (8000f30 <ToggleLEDRed+0x78>)
 8000ed6:	f001 fc88 	bl	80027ea <HAL_GPIO_WritePin>
	    	  HAL_GPIO_WritePin(D3_TFL1_GPIO_Port,D3_TFL1_Pin, GPIO_PIN_RESET);
 8000eda:	2200      	movs	r2, #0
 8000edc:	2108      	movs	r1, #8
 8000ede:	4815      	ldr	r0, [pc, #84]	; (8000f34 <ToggleLEDRed+0x7c>)
 8000ee0:	f001 fc83 	bl	80027ea <HAL_GPIO_WritePin>
	    	 break;
 8000ee4:	e020      	b.n	8000f28 <ToggleLEDRed+0x70>
	      case 1:  //if "light" = 1 => LED RED of Traffic Light 2 on
	    	  HAL_GPIO_WritePin(D4_TFL2_GPIO_Port,D4_TFL2_Pin, GPIO_PIN_SET);
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	2120      	movs	r1, #32
 8000eea:	4812      	ldr	r0, [pc, #72]	; (8000f34 <ToggleLEDRed+0x7c>)
 8000eec:	f001 fc7d 	bl	80027ea <HAL_GPIO_WritePin>
	    	  HAL_GPIO_WritePin(D5_TFL2_GPIO_Port,D5_TFL2_Pin, GPIO_PIN_RESET);
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	2110      	movs	r1, #16
 8000ef4:	480f      	ldr	r0, [pc, #60]	; (8000f34 <ToggleLEDRed+0x7c>)
 8000ef6:	f001 fc78 	bl	80027ea <HAL_GPIO_WritePin>
	    	break;
 8000efa:	e015      	b.n	8000f28 <ToggleLEDRed+0x70>
	      default:  // clear all led RED in 2 traffic light.
			  HAL_GPIO_WritePin(D2_TFL1_GPIO_Port,D2_TFL1_Pin, GPIO_PIN_RESET);
 8000efc:	2200      	movs	r2, #0
 8000efe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f02:	480b      	ldr	r0, [pc, #44]	; (8000f30 <ToggleLEDRed+0x78>)
 8000f04:	f001 fc71 	bl	80027ea <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(D3_TFL1_GPIO_Port,D3_TFL1_Pin, GPIO_PIN_RESET);
 8000f08:	2200      	movs	r2, #0
 8000f0a:	2108      	movs	r1, #8
 8000f0c:	4809      	ldr	r0, [pc, #36]	; (8000f34 <ToggleLEDRed+0x7c>)
 8000f0e:	f001 fc6c 	bl	80027ea <HAL_GPIO_WritePin>
		      HAL_GPIO_WritePin(D4_TFL2_GPIO_Port,D4_TFL2_Pin, GPIO_PIN_RESET);
 8000f12:	2200      	movs	r2, #0
 8000f14:	2120      	movs	r1, #32
 8000f16:	4807      	ldr	r0, [pc, #28]	; (8000f34 <ToggleLEDRed+0x7c>)
 8000f18:	f001 fc67 	bl	80027ea <HAL_GPIO_WritePin>
		      HAL_GPIO_WritePin(D5_TFL2_GPIO_Port,D5_TFL2_Pin, GPIO_PIN_RESET);
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	2110      	movs	r1, #16
 8000f20:	4804      	ldr	r0, [pc, #16]	; (8000f34 <ToggleLEDRed+0x7c>)
 8000f22:	f001 fc62 	bl	80027ea <HAL_GPIO_WritePin>
			break;
 8000f26:	bf00      	nop
	}
}
 8000f28:	bf00      	nop
 8000f2a:	3708      	adds	r7, #8
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	40010800 	.word	0x40010800
 8000f34:	40010c00 	.word	0x40010c00

08000f38 <ToggleLEDYellow>:
void ToggleLEDYellow(int light)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
	switch(light)     //if "light" = 0 => LED YELLOW of Traffic Light 1 on
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d003      	beq.n	8000f4e <ToggleLEDYellow+0x16>
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d00c      	beq.n	8000f66 <ToggleLEDYellow+0x2e>
 8000f4c:	e016      	b.n	8000f7c <ToggleLEDYellow+0x44>
	{
	      case 0:
	    	  HAL_GPIO_WritePin(D2_TFL1_GPIO_Port,D2_TFL1_Pin, GPIO_PIN_SET);
 8000f4e:	2201      	movs	r2, #1
 8000f50:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f54:	4816      	ldr	r0, [pc, #88]	; (8000fb0 <ToggleLEDYellow+0x78>)
 8000f56:	f001 fc48 	bl	80027ea <HAL_GPIO_WritePin>
	    	  HAL_GPIO_WritePin(D3_TFL1_GPIO_Port,D3_TFL1_Pin, GPIO_PIN_SET);
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	2108      	movs	r1, #8
 8000f5e:	4815      	ldr	r0, [pc, #84]	; (8000fb4 <ToggleLEDYellow+0x7c>)
 8000f60:	f001 fc43 	bl	80027ea <HAL_GPIO_WritePin>
	    	  break;
 8000f64:	e020      	b.n	8000fa8 <ToggleLEDYellow+0x70>
	      case 1:  //if "light" = 1 => LED YELLOW of Traffic Light 2 on
	    	  HAL_GPIO_WritePin(D4_TFL2_GPIO_Port,D4_TFL2_Pin, GPIO_PIN_SET);
 8000f66:	2201      	movs	r2, #1
 8000f68:	2120      	movs	r1, #32
 8000f6a:	4812      	ldr	r0, [pc, #72]	; (8000fb4 <ToggleLEDYellow+0x7c>)
 8000f6c:	f001 fc3d 	bl	80027ea <HAL_GPIO_WritePin>
	    	  HAL_GPIO_WritePin(D5_TFL2_GPIO_Port,D5_TFL2_Pin, GPIO_PIN_SET);
 8000f70:	2201      	movs	r2, #1
 8000f72:	2110      	movs	r1, #16
 8000f74:	480f      	ldr	r0, [pc, #60]	; (8000fb4 <ToggleLEDYellow+0x7c>)
 8000f76:	f001 fc38 	bl	80027ea <HAL_GPIO_WritePin>
	    	  break;
 8000f7a:	e015      	b.n	8000fa8 <ToggleLEDYellow+0x70>
	      default:  // clear all led YELLOW in 2 traffic light.
			  HAL_GPIO_WritePin(D2_TFL1_GPIO_Port,D2_TFL1_Pin, GPIO_PIN_RESET);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f82:	480b      	ldr	r0, [pc, #44]	; (8000fb0 <ToggleLEDYellow+0x78>)
 8000f84:	f001 fc31 	bl	80027ea <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(D3_TFL1_GPIO_Port,D3_TFL1_Pin, GPIO_PIN_RESET);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	2108      	movs	r1, #8
 8000f8c:	4809      	ldr	r0, [pc, #36]	; (8000fb4 <ToggleLEDYellow+0x7c>)
 8000f8e:	f001 fc2c 	bl	80027ea <HAL_GPIO_WritePin>
		      HAL_GPIO_WritePin(D4_TFL2_GPIO_Port,D4_TFL2_Pin, GPIO_PIN_RESET);
 8000f92:	2200      	movs	r2, #0
 8000f94:	2120      	movs	r1, #32
 8000f96:	4807      	ldr	r0, [pc, #28]	; (8000fb4 <ToggleLEDYellow+0x7c>)
 8000f98:	f001 fc27 	bl	80027ea <HAL_GPIO_WritePin>
		      HAL_GPIO_WritePin(D5_TFL2_GPIO_Port,D5_TFL2_Pin, GPIO_PIN_RESET);
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	2110      	movs	r1, #16
 8000fa0:	4804      	ldr	r0, [pc, #16]	; (8000fb4 <ToggleLEDYellow+0x7c>)
 8000fa2:	f001 fc22 	bl	80027ea <HAL_GPIO_WritePin>
			  break;
 8000fa6:	bf00      	nop
	}
}
 8000fa8:	bf00      	nop
 8000faa:	3708      	adds	r7, #8
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	40010800 	.word	0x40010800
 8000fb4:	40010c00 	.word	0x40010c00

08000fb8 <ToggleLEDGreen>:
void ToggleLEDGreen(int light)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
	switch(light)     //if "light" = 0 => LED YELLOW of Traffic Light 1 on
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d003      	beq.n	8000fce <ToggleLEDGreen+0x16>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2b01      	cmp	r3, #1
 8000fca:	d00c      	beq.n	8000fe6 <ToggleLEDGreen+0x2e>
 8000fcc:	e016      	b.n	8000ffc <ToggleLEDGreen+0x44>
	{
	      case 0:
	    	  HAL_GPIO_WritePin(D2_TFL1_GPIO_Port,D2_TFL1_Pin, GPIO_PIN_RESET);
 8000fce:	2200      	movs	r2, #0
 8000fd0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fd4:	4816      	ldr	r0, [pc, #88]	; (8001030 <ToggleLEDGreen+0x78>)
 8000fd6:	f001 fc08 	bl	80027ea <HAL_GPIO_WritePin>
	    	  HAL_GPIO_WritePin(D3_TFL1_GPIO_Port,D3_TFL1_Pin, GPIO_PIN_SET);
 8000fda:	2201      	movs	r2, #1
 8000fdc:	2108      	movs	r1, #8
 8000fde:	4815      	ldr	r0, [pc, #84]	; (8001034 <ToggleLEDGreen+0x7c>)
 8000fe0:	f001 fc03 	bl	80027ea <HAL_GPIO_WritePin>
	      break;
 8000fe4:	e020      	b.n	8001028 <ToggleLEDGreen+0x70>
	      case 1:  //if "light" = 1 => LED YELLOW of Traffic Light 2 on
	    	  HAL_GPIO_WritePin(D4_TFL2_GPIO_Port,D4_TFL2_Pin, GPIO_PIN_RESET);
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	2120      	movs	r1, #32
 8000fea:	4812      	ldr	r0, [pc, #72]	; (8001034 <ToggleLEDGreen+0x7c>)
 8000fec:	f001 fbfd 	bl	80027ea <HAL_GPIO_WritePin>
	    	  HAL_GPIO_WritePin(D5_TFL2_GPIO_Port,D5_TFL2_Pin, GPIO_PIN_SET);
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	2110      	movs	r1, #16
 8000ff4:	480f      	ldr	r0, [pc, #60]	; (8001034 <ToggleLEDGreen+0x7c>)
 8000ff6:	f001 fbf8 	bl	80027ea <HAL_GPIO_WritePin>
	      break;
 8000ffa:	e015      	b.n	8001028 <ToggleLEDGreen+0x70>
	      default:  // clear all led YELLOW in 2 traffic light.
				HAL_GPIO_WritePin(D2_TFL1_GPIO_Port,D2_TFL1_Pin, GPIO_PIN_RESET);
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001002:	480b      	ldr	r0, [pc, #44]	; (8001030 <ToggleLEDGreen+0x78>)
 8001004:	f001 fbf1 	bl	80027ea <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D3_TFL1_GPIO_Port,D3_TFL1_Pin, GPIO_PIN_RESET);
 8001008:	2200      	movs	r2, #0
 800100a:	2108      	movs	r1, #8
 800100c:	4809      	ldr	r0, [pc, #36]	; (8001034 <ToggleLEDGreen+0x7c>)
 800100e:	f001 fbec 	bl	80027ea <HAL_GPIO_WritePin>
		    	HAL_GPIO_WritePin(D4_TFL2_GPIO_Port,D4_TFL2_Pin, GPIO_PIN_RESET);
 8001012:	2200      	movs	r2, #0
 8001014:	2120      	movs	r1, #32
 8001016:	4807      	ldr	r0, [pc, #28]	; (8001034 <ToggleLEDGreen+0x7c>)
 8001018:	f001 fbe7 	bl	80027ea <HAL_GPIO_WritePin>
		    	HAL_GPIO_WritePin(D5_TFL2_GPIO_Port,D5_TFL2_Pin, GPIO_PIN_RESET);
 800101c:	2200      	movs	r2, #0
 800101e:	2110      	movs	r1, #16
 8001020:	4804      	ldr	r0, [pc, #16]	; (8001034 <ToggleLEDGreen+0x7c>)
 8001022:	f001 fbe2 	bl	80027ea <HAL_GPIO_WritePin>
		  break;
 8001026:	bf00      	nop
	}
}
 8001028:	bf00      	nop
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	40010800 	.word	0x40010800
 8001034:	40010c00 	.word	0x40010c00

08001038 <ToggleLEDPedestrian>:
void ToggleLEDPedestrian(int state)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 * state 0: khong cho nguoi di bo di.
 * state 1: cho nguoi di bo di.
 * LED RED: khong cho nguoi di bo di.
 * LED GREEN: cho nguoi di bo di qua duong.
 * */
	switch(state)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d003      	beq.n	800104e <ToggleLEDPedestrian+0x16>
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2b01      	cmp	r3, #1
 800104a:	d00d      	beq.n	8001068 <ToggleLEDPedestrian+0x30>
 800104c:	e019      	b.n	8001082 <ToggleLEDPedestrian+0x4a>
	{
	    case 0:  // LED RED
	    HAL_GPIO_WritePin(D6_Pedes_Light_GPIO_Port,D6_Pedes_Light_Pin, GPIO_PIN_SET);  //1
 800104e:	2201      	movs	r2, #1
 8001050:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001054:	4813      	ldr	r0, [pc, #76]	; (80010a4 <ToggleLEDPedestrian+0x6c>)
 8001056:	f001 fbc8 	bl	80027ea <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(D7_Pedes_Light_GPIO_Port,D7_Pedes_Light_Pin, GPIO_PIN_RESET);  //0
 800105a:	2200      	movs	r2, #0
 800105c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001060:	4811      	ldr	r0, [pc, #68]	; (80010a8 <ToggleLEDPedestrian+0x70>)
 8001062:	f001 fbc2 	bl	80027ea <HAL_GPIO_WritePin>
	    break;  // LED GREEN
 8001066:	e019      	b.n	800109c <ToggleLEDPedestrian+0x64>
	    case 1:
	    HAL_GPIO_WritePin(D6_Pedes_Light_GPIO_Port,D6_Pedes_Light_Pin, GPIO_PIN_RESET);  //0
 8001068:	2200      	movs	r2, #0
 800106a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800106e:	480d      	ldr	r0, [pc, #52]	; (80010a4 <ToggleLEDPedestrian+0x6c>)
 8001070:	f001 fbbb 	bl	80027ea <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(D7_Pedes_Light_GPIO_Port,D7_Pedes_Light_Pin, GPIO_PIN_SET);  //1
 8001074:	2201      	movs	r2, #1
 8001076:	f44f 7180 	mov.w	r1, #256	; 0x100
 800107a:	480b      	ldr	r0, [pc, #44]	; (80010a8 <ToggleLEDPedestrian+0x70>)
 800107c:	f001 fbb5 	bl	80027ea <HAL_GPIO_WritePin>
	    break;
 8001080:	e00c      	b.n	800109c <ToggleLEDPedestrian+0x64>
	    default:
		HAL_GPIO_WritePin(D6_Pedes_Light_GPIO_Port,D6_Pedes_Light_Pin, GPIO_PIN_RESET);  //0
 8001082:	2200      	movs	r2, #0
 8001084:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001088:	4806      	ldr	r0, [pc, #24]	; (80010a4 <ToggleLEDPedestrian+0x6c>)
 800108a:	f001 fbae 	bl	80027ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D7_Pedes_Light_GPIO_Port,D7_Pedes_Light_Pin, GPIO_PIN_RESET);  //0
 800108e:	2200      	movs	r2, #0
 8001090:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001094:	4804      	ldr	r0, [pc, #16]	; (80010a8 <ToggleLEDPedestrian+0x70>)
 8001096:	f001 fba8 	bl	80027ea <HAL_GPIO_WritePin>
		break;
 800109a:	bf00      	nop
	}

}
 800109c:	bf00      	nop
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	40010c00 	.word	0x40010c00
 80010a8:	40010800 	.word	0x40010800

080010ac <clearLED>:
void clearLED(int index_light)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
	/*
	 * Tat tat ca cac den LED
	 * index_light = 0  => Traffic light 1.
	 * index_light=1 => Traffic light 2.
	 *   */
	switch(index_light){
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d003      	beq.n	80010c2 <clearLED+0x16>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2b01      	cmp	r3, #1
 80010be:	d00c      	beq.n	80010da <clearLED+0x2e>
 80010c0:	e016      	b.n	80010f0 <clearLED+0x44>
		case 0:
			HAL_GPIO_WritePin(D2_TFL1_GPIO_Port, D2_TFL1_Pin, GPIO_PIN_RESET);
 80010c2:	2200      	movs	r2, #0
 80010c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010c8:	4816      	ldr	r0, [pc, #88]	; (8001124 <clearLED+0x78>)
 80010ca:	f001 fb8e 	bl	80027ea <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(D3_TFL1_GPIO_Port, D3_TFL1_Pin, GPIO_PIN_RESET);
 80010ce:	2200      	movs	r2, #0
 80010d0:	2108      	movs	r1, #8
 80010d2:	4815      	ldr	r0, [pc, #84]	; (8001128 <clearLED+0x7c>)
 80010d4:	f001 fb89 	bl	80027ea <HAL_GPIO_WritePin>
			break;
 80010d8:	e020      	b.n	800111c <clearLED+0x70>
		case 1:
            HAL_GPIO_WritePin(D4_TFL2_GPIO_Port, D4_TFL2_Pin, GPIO_PIN_RESET);
 80010da:	2200      	movs	r2, #0
 80010dc:	2120      	movs	r1, #32
 80010de:	4812      	ldr	r0, [pc, #72]	; (8001128 <clearLED+0x7c>)
 80010e0:	f001 fb83 	bl	80027ea <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D5_TFL2_GPIO_Port, D5_TFL2_Pin, GPIO_PIN_RESET);
 80010e4:	2200      	movs	r2, #0
 80010e6:	2110      	movs	r1, #16
 80010e8:	480f      	ldr	r0, [pc, #60]	; (8001128 <clearLED+0x7c>)
 80010ea:	f001 fb7e 	bl	80027ea <HAL_GPIO_WritePin>
			break;
 80010ee:	e015      	b.n	800111c <clearLED+0x70>
		default:
			HAL_GPIO_WritePin(D2_TFL1_GPIO_Port, D2_TFL1_Pin, GPIO_PIN_RESET);
 80010f0:	2200      	movs	r2, #0
 80010f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010f6:	480b      	ldr	r0, [pc, #44]	; (8001124 <clearLED+0x78>)
 80010f8:	f001 fb77 	bl	80027ea <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(D3_TFL1_GPIO_Port, D3_TFL1_Pin, GPIO_PIN_RESET);
 80010fc:	2200      	movs	r2, #0
 80010fe:	2108      	movs	r1, #8
 8001100:	4809      	ldr	r0, [pc, #36]	; (8001128 <clearLED+0x7c>)
 8001102:	f001 fb72 	bl	80027ea <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D4_TFL2_GPIO_Port, D4_TFL2_Pin, GPIO_PIN_RESET);
 8001106:	2200      	movs	r2, #0
 8001108:	2120      	movs	r1, #32
 800110a:	4807      	ldr	r0, [pc, #28]	; (8001128 <clearLED+0x7c>)
 800110c:	f001 fb6d 	bl	80027ea <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D5_TFL2_GPIO_Port, D5_TFL2_Pin, GPIO_PIN_RESET);
 8001110:	2200      	movs	r2, #0
 8001112:	2110      	movs	r1, #16
 8001114:	4804      	ldr	r0, [pc, #16]	; (8001128 <clearLED+0x7c>)
 8001116:	f001 fb68 	bl	80027ea <HAL_GPIO_WritePin>
			break;
 800111a:	bf00      	nop
	}
}
 800111c:	bf00      	nop
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	40010800 	.word	0x40010800
 8001128:	40010c00 	.word	0x40010c00

0800112c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001130:	f000 ffa0 	bl	8002074 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001134:	f000 f840 	bl	80011b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001138:	f000 f96c 	bl	8001414 <MX_GPIO_Init>
  MX_TIM2_Init();
 800113c:	f000 f87e 	bl	800123c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001140:	f000 f8c8 	bl	80012d4 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001144:	f000 f93c 	bl	80013c0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001148:	4813      	ldr	r0, [pc, #76]	; (8001198 <main+0x6c>)
 800114a:	f001 ffd1 	bl	80030f0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800114e:	2100      	movs	r1, #0
 8001150:	4812      	ldr	r0, [pc, #72]	; (800119c <main+0x70>)
 8001152:	f002 f877 	bl	8003244 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_Add_Task(TimerRun,0,10);
 8001156:	220a      	movs	r2, #10
 8001158:	2100      	movs	r1, #0
 800115a:	4811      	ldr	r0, [pc, #68]	; (80011a0 <main+0x74>)
 800115c:	f000 f9d8 	bl	8001510 <SCH_Add_Task>
  SCH_Add_Task(getKeyInput, 0, 10);
 8001160:	220a      	movs	r2, #10
 8001162:	2100      	movs	r1, #0
 8001164:	480f      	ldr	r0, [pc, #60]	; (80011a4 <main+0x78>)
 8001166:	f000 f9d3 	bl	8001510 <SCH_Add_Task>
  SCH_Add_Task(fsm_automode, 0, 10);
 800116a:	220a      	movs	r2, #10
 800116c:	2100      	movs	r1, #0
 800116e:	480e      	ldr	r0, [pc, #56]	; (80011a8 <main+0x7c>)
 8001170:	f000 f9ce 	bl	8001510 <SCH_Add_Task>
  SCH_Add_Task(fsm_manual_mode, 0, 10);
 8001174:	220a      	movs	r2, #10
 8001176:	2100      	movs	r1, #0
 8001178:	480c      	ldr	r0, [pc, #48]	; (80011ac <main+0x80>)
 800117a:	f000 f9c9 	bl	8001510 <SCH_Add_Task>
  SCH_Add_Task(fsm_tunning_mode, 0, 10);
 800117e:	220a      	movs	r2, #10
 8001180:	2100      	movs	r1, #0
 8001182:	480b      	ldr	r0, [pc, #44]	; (80011b0 <main+0x84>)
 8001184:	f000 f9c4 	bl	8001510 <SCH_Add_Task>
  SCH_Add_Task(fsm_pedes_mode, 0, 10);
 8001188:	220a      	movs	r2, #10
 800118a:	2100      	movs	r1, #0
 800118c:	4809      	ldr	r0, [pc, #36]	; (80011b4 <main+0x88>)
 800118e:	f000 f9bf 	bl	8001510 <SCH_Add_Task>
  while (1)
  {
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */
	  SCH_Dispatch_Tasks();
 8001192:	f000 fc17 	bl	80019c4 <SCH_Dispatch_Tasks>
 8001196:	e7fc      	b.n	8001192 <main+0x66>
 8001198:	200001b4 	.word	0x200001b4
 800119c:	2000016c 	.word	0x2000016c
 80011a0:	08001be9 	.word	0x08001be9
 80011a4:	08000d25 	.word	0x08000d25
 80011a8:	0800014d 	.word	0x0800014d
 80011ac:	08000485 	.word	0x08000485
 80011b0:	08000849 	.word	0x08000849
 80011b4:	08000789 	.word	0x08000789

080011b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b090      	sub	sp, #64	; 0x40
 80011bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011be:	f107 0318 	add.w	r3, r7, #24
 80011c2:	2228      	movs	r2, #40	; 0x28
 80011c4:	2100      	movs	r1, #0
 80011c6:	4618      	mov	r0, r3
 80011c8:	f003 fba2 	bl	8004910 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011cc:	1d3b      	adds	r3, r7, #4
 80011ce:	2200      	movs	r2, #0
 80011d0:	601a      	str	r2, [r3, #0]
 80011d2:	605a      	str	r2, [r3, #4]
 80011d4:	609a      	str	r2, [r3, #8]
 80011d6:	60da      	str	r2, [r3, #12]
 80011d8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011da:	2302      	movs	r3, #2
 80011dc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011de:	2301      	movs	r3, #1
 80011e0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011e2:	2310      	movs	r3, #16
 80011e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011e6:	2302      	movs	r3, #2
 80011e8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80011ea:	2300      	movs	r3, #0
 80011ec:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80011ee:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80011f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011f4:	f107 0318 	add.w	r3, r7, #24
 80011f8:	4618      	mov	r0, r3
 80011fa:	f001 fb0f 	bl	800281c <HAL_RCC_OscConfig>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001204:	f000 f97e 	bl	8001504 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001208:	230f      	movs	r3, #15
 800120a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800120c:	2302      	movs	r3, #2
 800120e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001214:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001218:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800121a:	2300      	movs	r3, #0
 800121c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800121e:	1d3b      	adds	r3, r7, #4
 8001220:	2102      	movs	r1, #2
 8001222:	4618      	mov	r0, r3
 8001224:	f001 fd7a 	bl	8002d1c <HAL_RCC_ClockConfig>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800122e:	f000 f969 	bl	8001504 <Error_Handler>
  }
}
 8001232:	bf00      	nop
 8001234:	3740      	adds	r7, #64	; 0x40
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
	...

0800123c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b086      	sub	sp, #24
 8001240:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001242:	f107 0308 	add.w	r3, r7, #8
 8001246:	2200      	movs	r2, #0
 8001248:	601a      	str	r2, [r3, #0]
 800124a:	605a      	str	r2, [r3, #4]
 800124c:	609a      	str	r2, [r3, #8]
 800124e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001250:	463b      	mov	r3, r7
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001258:	4b1d      	ldr	r3, [pc, #116]	; (80012d0 <MX_TIM2_Init+0x94>)
 800125a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800125e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001260:	4b1b      	ldr	r3, [pc, #108]	; (80012d0 <MX_TIM2_Init+0x94>)
 8001262:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001266:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001268:	4b19      	ldr	r3, [pc, #100]	; (80012d0 <MX_TIM2_Init+0x94>)
 800126a:	2200      	movs	r2, #0
 800126c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 79;
 800126e:	4b18      	ldr	r3, [pc, #96]	; (80012d0 <MX_TIM2_Init+0x94>)
 8001270:	224f      	movs	r2, #79	; 0x4f
 8001272:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001274:	4b16      	ldr	r3, [pc, #88]	; (80012d0 <MX_TIM2_Init+0x94>)
 8001276:	2200      	movs	r2, #0
 8001278:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800127a:	4b15      	ldr	r3, [pc, #84]	; (80012d0 <MX_TIM2_Init+0x94>)
 800127c:	2200      	movs	r2, #0
 800127e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001280:	4813      	ldr	r0, [pc, #76]	; (80012d0 <MX_TIM2_Init+0x94>)
 8001282:	f001 fee5 	bl	8003050 <HAL_TIM_Base_Init>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800128c:	f000 f93a 	bl	8001504 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001290:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001294:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001296:	f107 0308 	add.w	r3, r7, #8
 800129a:	4619      	mov	r1, r3
 800129c:	480c      	ldr	r0, [pc, #48]	; (80012d0 <MX_TIM2_Init+0x94>)
 800129e:	f002 fa39 	bl	8003714 <HAL_TIM_ConfigClockSource>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80012a8:	f000 f92c 	bl	8001504 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012ac:	2300      	movs	r3, #0
 80012ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012b0:	2300      	movs	r3, #0
 80012b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012b4:	463b      	mov	r3, r7
 80012b6:	4619      	mov	r1, r3
 80012b8:	4805      	ldr	r0, [pc, #20]	; (80012d0 <MX_TIM2_Init+0x94>)
 80012ba:	f002 fdb7 	bl	8003e2c <HAL_TIMEx_MasterConfigSynchronization>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80012c4:	f000 f91e 	bl	8001504 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012c8:	bf00      	nop
 80012ca:	3718      	adds	r7, #24
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	200001b4 	.word	0x200001b4

080012d4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b08e      	sub	sp, #56	; 0x38
 80012d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012de:	2200      	movs	r2, #0
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	605a      	str	r2, [r3, #4]
 80012e4:	609a      	str	r2, [r3, #8]
 80012e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012e8:	f107 0320 	add.w	r3, r7, #32
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012f2:	1d3b      	adds	r3, r7, #4
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
 80012fe:	611a      	str	r2, [r3, #16]
 8001300:	615a      	str	r2, [r3, #20]
 8001302:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001304:	4b2c      	ldr	r3, [pc, #176]	; (80013b8 <MX_TIM3_Init+0xe4>)
 8001306:	4a2d      	ldr	r2, [pc, #180]	; (80013bc <MX_TIM3_Init+0xe8>)
 8001308:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 800130a:	4b2b      	ldr	r3, [pc, #172]	; (80013b8 <MX_TIM3_Init+0xe4>)
 800130c:	223f      	movs	r2, #63	; 0x3f
 800130e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001310:	4b29      	ldr	r3, [pc, #164]	; (80013b8 <MX_TIM3_Init+0xe4>)
 8001312:	2200      	movs	r2, #0
 8001314:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001316:	4b28      	ldr	r3, [pc, #160]	; (80013b8 <MX_TIM3_Init+0xe4>)
 8001318:	f240 32e7 	movw	r2, #999	; 0x3e7
 800131c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800131e:	4b26      	ldr	r3, [pc, #152]	; (80013b8 <MX_TIM3_Init+0xe4>)
 8001320:	2200      	movs	r2, #0
 8001322:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001324:	4b24      	ldr	r3, [pc, #144]	; (80013b8 <MX_TIM3_Init+0xe4>)
 8001326:	2200      	movs	r2, #0
 8001328:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800132a:	4823      	ldr	r0, [pc, #140]	; (80013b8 <MX_TIM3_Init+0xe4>)
 800132c:	f001 fe90 	bl	8003050 <HAL_TIM_Base_Init>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001336:	f000 f8e5 	bl	8001504 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800133a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800133e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001340:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001344:	4619      	mov	r1, r3
 8001346:	481c      	ldr	r0, [pc, #112]	; (80013b8 <MX_TIM3_Init+0xe4>)
 8001348:	f002 f9e4 	bl	8003714 <HAL_TIM_ConfigClockSource>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001352:	f000 f8d7 	bl	8001504 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001356:	4818      	ldr	r0, [pc, #96]	; (80013b8 <MX_TIM3_Init+0xe4>)
 8001358:	f001 ff1c 	bl	8003194 <HAL_TIM_PWM_Init>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001362:	f000 f8cf 	bl	8001504 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001366:	2300      	movs	r3, #0
 8001368:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800136a:	2300      	movs	r3, #0
 800136c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800136e:	f107 0320 	add.w	r3, r7, #32
 8001372:	4619      	mov	r1, r3
 8001374:	4810      	ldr	r0, [pc, #64]	; (80013b8 <MX_TIM3_Init+0xe4>)
 8001376:	f002 fd59 	bl	8003e2c <HAL_TIMEx_MasterConfigSynchronization>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001380:	f000 f8c0 	bl	8001504 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001384:	2360      	movs	r3, #96	; 0x60
 8001386:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001388:	2300      	movs	r3, #0
 800138a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800138c:	2300      	movs	r3, #0
 800138e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001390:	2300      	movs	r3, #0
 8001392:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001394:	1d3b      	adds	r3, r7, #4
 8001396:	2200      	movs	r2, #0
 8001398:	4619      	mov	r1, r3
 800139a:	4807      	ldr	r0, [pc, #28]	; (80013b8 <MX_TIM3_Init+0xe4>)
 800139c:	f002 f8fc 	bl	8003598 <HAL_TIM_PWM_ConfigChannel>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80013a6:	f000 f8ad 	bl	8001504 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80013aa:	4803      	ldr	r0, [pc, #12]	; (80013b8 <MX_TIM3_Init+0xe4>)
 80013ac:	f000 fd40 	bl	8001e30 <HAL_TIM_MspPostInit>

}
 80013b0:	bf00      	nop
 80013b2:	3738      	adds	r7, #56	; 0x38
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	2000016c 	.word	0x2000016c
 80013bc:	40000400 	.word	0x40000400

080013c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013c4:	4b11      	ldr	r3, [pc, #68]	; (800140c <MX_USART2_UART_Init+0x4c>)
 80013c6:	4a12      	ldr	r2, [pc, #72]	; (8001410 <MX_USART2_UART_Init+0x50>)
 80013c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80013ca:	4b10      	ldr	r3, [pc, #64]	; (800140c <MX_USART2_UART_Init+0x4c>)
 80013cc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80013d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013d2:	4b0e      	ldr	r3, [pc, #56]	; (800140c <MX_USART2_UART_Init+0x4c>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013d8:	4b0c      	ldr	r3, [pc, #48]	; (800140c <MX_USART2_UART_Init+0x4c>)
 80013da:	2200      	movs	r2, #0
 80013dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013de:	4b0b      	ldr	r3, [pc, #44]	; (800140c <MX_USART2_UART_Init+0x4c>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013e4:	4b09      	ldr	r3, [pc, #36]	; (800140c <MX_USART2_UART_Init+0x4c>)
 80013e6:	220c      	movs	r2, #12
 80013e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013ea:	4b08      	ldr	r3, [pc, #32]	; (800140c <MX_USART2_UART_Init+0x4c>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013f0:	4b06      	ldr	r3, [pc, #24]	; (800140c <MX_USART2_UART_Init+0x4c>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013f6:	4805      	ldr	r0, [pc, #20]	; (800140c <MX_USART2_UART_Init+0x4c>)
 80013f8:	f002 fd88 	bl	8003f0c <HAL_UART_Init>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001402:	f000 f87f 	bl	8001504 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001406:	bf00      	nop
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	200001fc 	.word	0x200001fc
 8001410:	40004400 	.word	0x40004400

08001414 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b086      	sub	sp, #24
 8001418:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800141a:	f107 0308 	add.w	r3, r7, #8
 800141e:	2200      	movs	r2, #0
 8001420:	601a      	str	r2, [r3, #0]
 8001422:	605a      	str	r2, [r3, #4]
 8001424:	609a      	str	r2, [r3, #8]
 8001426:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001428:	4b2e      	ldr	r3, [pc, #184]	; (80014e4 <MX_GPIO_Init+0xd0>)
 800142a:	699b      	ldr	r3, [r3, #24]
 800142c:	4a2d      	ldr	r2, [pc, #180]	; (80014e4 <MX_GPIO_Init+0xd0>)
 800142e:	f043 0304 	orr.w	r3, r3, #4
 8001432:	6193      	str	r3, [r2, #24]
 8001434:	4b2b      	ldr	r3, [pc, #172]	; (80014e4 <MX_GPIO_Init+0xd0>)
 8001436:	699b      	ldr	r3, [r3, #24]
 8001438:	f003 0304 	and.w	r3, r3, #4
 800143c:	607b      	str	r3, [r7, #4]
 800143e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001440:	4b28      	ldr	r3, [pc, #160]	; (80014e4 <MX_GPIO_Init+0xd0>)
 8001442:	699b      	ldr	r3, [r3, #24]
 8001444:	4a27      	ldr	r2, [pc, #156]	; (80014e4 <MX_GPIO_Init+0xd0>)
 8001446:	f043 0308 	orr.w	r3, r3, #8
 800144a:	6193      	str	r3, [r2, #24]
 800144c:	4b25      	ldr	r3, [pc, #148]	; (80014e4 <MX_GPIO_Init+0xd0>)
 800144e:	699b      	ldr	r3, [r3, #24]
 8001450:	f003 0308 	and.w	r3, r3, #8
 8001454:	603b      	str	r3, [r7, #0]
 8001456:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_Pedes_Light_Pin|D3_TFL1_Pin|D5_TFL2_Pin|D4_TFL2_Pin, GPIO_PIN_RESET);
 8001458:	2200      	movs	r2, #0
 800145a:	f44f 6187 	mov.w	r1, #1080	; 0x438
 800145e:	4822      	ldr	r0, [pc, #136]	; (80014e8 <MX_GPIO_Init+0xd4>)
 8001460:	f001 f9c3 	bl	80027ea <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D7_Pedes_Light_Pin|D2_TFL1_Pin, GPIO_PIN_RESET);
 8001464:	2200      	movs	r2, #0
 8001466:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 800146a:	4820      	ldr	r0, [pc, #128]	; (80014ec <MX_GPIO_Init+0xd8>)
 800146c:	f001 f9bd 	bl	80027ea <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Button_Pedes_Pin Button1_Pin Button2_Pin */
  GPIO_InitStruct.Pin = Button_Pedes_Pin|Button1_Pin|Button2_Pin;
 8001470:	2313      	movs	r3, #19
 8001472:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001474:	2300      	movs	r3, #0
 8001476:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001478:	2301      	movs	r3, #1
 800147a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	4619      	mov	r1, r3
 8001482:	481a      	ldr	r0, [pc, #104]	; (80014ec <MX_GPIO_Init+0xd8>)
 8001484:	f001 f816 	bl	80024b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button3_Pin */
  GPIO_InitStruct.Pin = Button3_Pin;
 8001488:	2301      	movs	r3, #1
 800148a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800148c:	2300      	movs	r3, #0
 800148e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001490:	2301      	movs	r3, #1
 8001492:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(Button3_GPIO_Port, &GPIO_InitStruct);
 8001494:	f107 0308 	add.w	r3, r7, #8
 8001498:	4619      	mov	r1, r3
 800149a:	4813      	ldr	r0, [pc, #76]	; (80014e8 <MX_GPIO_Init+0xd4>)
 800149c:	f001 f80a 	bl	80024b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : D6_Pedes_Light_Pin D3_TFL1_Pin D5_TFL2_Pin D4_TFL2_Pin */
  GPIO_InitStruct.Pin = D6_Pedes_Light_Pin|D3_TFL1_Pin|D5_TFL2_Pin|D4_TFL2_Pin;
 80014a0:	f44f 6387 	mov.w	r3, #1080	; 0x438
 80014a4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a6:	2301      	movs	r3, #1
 80014a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014aa:	2300      	movs	r3, #0
 80014ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ae:	2302      	movs	r3, #2
 80014b0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014b2:	f107 0308 	add.w	r3, r7, #8
 80014b6:	4619      	mov	r1, r3
 80014b8:	480b      	ldr	r0, [pc, #44]	; (80014e8 <MX_GPIO_Init+0xd4>)
 80014ba:	f000 fffb 	bl	80024b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pedes_Light_Pin D2_TFL1_Pin */
  GPIO_InitStruct.Pin = D7_Pedes_Light_Pin|D2_TFL1_Pin;
 80014be:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80014c2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c4:	2301      	movs	r3, #1
 80014c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c8:	2300      	movs	r3, #0
 80014ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014cc:	2302      	movs	r3, #2
 80014ce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014d0:	f107 0308 	add.w	r3, r7, #8
 80014d4:	4619      	mov	r1, r3
 80014d6:	4805      	ldr	r0, [pc, #20]	; (80014ec <MX_GPIO_Init+0xd8>)
 80014d8:	f000 ffec 	bl	80024b4 <HAL_GPIO_Init>

}
 80014dc:	bf00      	nop
 80014de:	3718      	adds	r7, #24
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	40021000 	.word	0x40021000
 80014e8:	40010c00 	.word	0x40010c00
 80014ec:	40010800 	.word	0x40010800

080014f0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
	SCH_Update();
 80014f8:	f000 fa2c 	bl	8001954 <SCH_Update>
//	TimerRun();
//	fsm_automode();
//	fsm_manual_mode();
//	fsm_tunning_mode();
//	fsm_pedes_mode();
}
 80014fc:	bf00      	nop
 80014fe:	3708      	adds	r7, #8
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}

08001504 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001508:	b672      	cpsid	i
}
 800150a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800150c:	e7fe      	b.n	800150c <Error_Handler+0x8>
	...

08001510 <SCH_Add_Task>:
	clearLED(0);
	clearLED(1);

}

void SCH_Add_Task( void (*pFunction)() , uint32_t DELAY, uint32_t PERIOD){
 8001510:	b4b0      	push	{r4, r5, r7}
 8001512:	b087      	sub	sp, #28
 8001514:	af00      	add	r7, sp, #0
 8001516:	60f8      	str	r0, [r7, #12]
 8001518:	60b9      	str	r1, [r7, #8]
 800151a:	607a      	str	r2, [r7, #4]

	if(len<SCH_MAX_TASKS){
 800151c:	4b8f      	ldr	r3, [pc, #572]	; (800175c <SCH_Add_Task+0x24c>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	2b1d      	cmp	r3, #29
 8001522:	f300 81bd 	bgt.w	80018a0 <SCH_Add_Task+0x390>

        if(len == 0){
 8001526:	4b8d      	ldr	r3, [pc, #564]	; (800175c <SCH_Add_Task+0x24c>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d118      	bne.n	8001560 <SCH_Add_Task+0x50>

            sTask[0].pTask = pFunction;
 800152e:	4a8c      	ldr	r2, [pc, #560]	; (8001760 <SCH_Add_Task+0x250>)
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	6013      	str	r3, [r2, #0]
            sTask[0].Delay = DELAY/TICK;
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	4a8b      	ldr	r2, [pc, #556]	; (8001764 <SCH_Add_Task+0x254>)
 8001538:	fba2 2303 	umull	r2, r3, r2, r3
 800153c:	08db      	lsrs	r3, r3, #3
 800153e:	4a88      	ldr	r2, [pc, #544]	; (8001760 <SCH_Add_Task+0x250>)
 8001540:	6053      	str	r3, [r2, #4]
            sTask[0].Period = PERIOD/TICK;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	4a87      	ldr	r2, [pc, #540]	; (8001764 <SCH_Add_Task+0x254>)
 8001546:	fba2 2303 	umull	r2, r3, r2, r3
 800154a:	08db      	lsrs	r3, r3, #3
 800154c:	461a      	mov	r2, r3
 800154e:	4b84      	ldr	r3, [pc, #528]	; (8001760 <SCH_Add_Task+0x250>)
 8001550:	609a      	str	r2, [r3, #8]
            sTask[0].RunMe = 0;
 8001552:	4b83      	ldr	r3, [pc, #524]	; (8001760 <SCH_Add_Task+0x250>)
 8001554:	2200      	movs	r2, #0
 8001556:	60da      	str	r2, [r3, #12]

            cur_index = 0;
 8001558:	4b83      	ldr	r3, [pc, #524]	; (8001768 <SCH_Add_Task+0x258>)
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	e196      	b.n	800188e <SCH_Add_Task+0x37e>

        }else{
            //counter
            int i, j;

    	    if(DELAY >= sTask[cur_index].Delay){
 8001560:	4b81      	ldr	r3, [pc, #516]	; (8001768 <SCH_Add_Task+0x258>)
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	497e      	ldr	r1, [pc, #504]	; (8001760 <SCH_Add_Task+0x250>)
 8001566:	4613      	mov	r3, r2
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	4413      	add	r3, r2
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	440b      	add	r3, r1
 8001570:	3304      	adds	r3, #4
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	68ba      	ldr	r2, [r7, #8]
 8001576:	429a      	cmp	r2, r3
 8001578:	f0c0 80ba 	bcc.w	80016f0 <SCH_Add_Task+0x1e0>

                for(i=cur_index;i<tail && DELAY/TICK >= sTask[i].Delay;i+=1);
 800157c:	4b7a      	ldr	r3, [pc, #488]	; (8001768 <SCH_Add_Task+0x258>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	617b      	str	r3, [r7, #20]
 8001582:	e002      	b.n	800158a <SCH_Add_Task+0x7a>
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	3301      	adds	r3, #1
 8001588:	617b      	str	r3, [r7, #20]
 800158a:	4b78      	ldr	r3, [pc, #480]	; (800176c <SCH_Add_Task+0x25c>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	697a      	ldr	r2, [r7, #20]
 8001590:	429a      	cmp	r2, r3
 8001592:	da0f      	bge.n	80015b4 <SCH_Add_Task+0xa4>
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	4a73      	ldr	r2, [pc, #460]	; (8001764 <SCH_Add_Task+0x254>)
 8001598:	fba2 2303 	umull	r2, r3, r2, r3
 800159c:	08d9      	lsrs	r1, r3, #3
 800159e:	4870      	ldr	r0, [pc, #448]	; (8001760 <SCH_Add_Task+0x250>)
 80015a0:	697a      	ldr	r2, [r7, #20]
 80015a2:	4613      	mov	r3, r2
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	4413      	add	r3, r2
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	4403      	add	r3, r0
 80015ac:	3304      	adds	r3, #4
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4299      	cmp	r1, r3
 80015b2:	d2e7      	bcs.n	8001584 <SCH_Add_Task+0x74>

                //new tail
                if( i==tail && DELAY >= sTask[i].Delay ){
 80015b4:	4b6d      	ldr	r3, [pc, #436]	; (800176c <SCH_Add_Task+0x25c>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	697a      	ldr	r2, [r7, #20]
 80015ba:	429a      	cmp	r2, r3
 80015bc:	d144      	bne.n	8001648 <SCH_Add_Task+0x138>
 80015be:	4968      	ldr	r1, [pc, #416]	; (8001760 <SCH_Add_Task+0x250>)
 80015c0:	697a      	ldr	r2, [r7, #20]
 80015c2:	4613      	mov	r3, r2
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	4413      	add	r3, r2
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	440b      	add	r3, r1
 80015cc:	3304      	adds	r3, #4
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	68ba      	ldr	r2, [r7, #8]
 80015d2:	429a      	cmp	r2, r3
 80015d4:	d338      	bcc.n	8001648 <SCH_Add_Task+0x138>
                    sTask[i+1].pTask = pFunction;
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	1c5a      	adds	r2, r3, #1
 80015da:	4961      	ldr	r1, [pc, #388]	; (8001760 <SCH_Add_Task+0x250>)
 80015dc:	4613      	mov	r3, r2
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	4413      	add	r3, r2
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	440b      	add	r3, r1
 80015e6:	68fa      	ldr	r2, [r7, #12]
 80015e8:	601a      	str	r2, [r3, #0]
                    sTask[i+1].Delay = DELAY/TICK;
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	1c5a      	adds	r2, r3, #1
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	495c      	ldr	r1, [pc, #368]	; (8001764 <SCH_Add_Task+0x254>)
 80015f2:	fba1 1303 	umull	r1, r3, r1, r3
 80015f6:	08d9      	lsrs	r1, r3, #3
 80015f8:	4859      	ldr	r0, [pc, #356]	; (8001760 <SCH_Add_Task+0x250>)
 80015fa:	4613      	mov	r3, r2
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	4413      	add	r3, r2
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	4403      	add	r3, r0
 8001604:	3304      	adds	r3, #4
 8001606:	6019      	str	r1, [r3, #0]
                    sTask[i+1].Period = PERIOD/TICK;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	4a56      	ldr	r2, [pc, #344]	; (8001764 <SCH_Add_Task+0x254>)
 800160c:	fba2 2303 	umull	r2, r3, r2, r3
 8001610:	08d9      	lsrs	r1, r3, #3
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	1c5a      	adds	r2, r3, #1
 8001616:	4608      	mov	r0, r1
 8001618:	4951      	ldr	r1, [pc, #324]	; (8001760 <SCH_Add_Task+0x250>)
 800161a:	4613      	mov	r3, r2
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	4413      	add	r3, r2
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	440b      	add	r3, r1
 8001624:	3308      	adds	r3, #8
 8001626:	6018      	str	r0, [r3, #0]
                    sTask[i+1].RunMe = 0;
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	1c5a      	adds	r2, r3, #1
 800162c:	494c      	ldr	r1, [pc, #304]	; (8001760 <SCH_Add_Task+0x250>)
 800162e:	4613      	mov	r3, r2
 8001630:	009b      	lsls	r3, r3, #2
 8001632:	4413      	add	r3, r2
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	440b      	add	r3, r1
 8001638:	330c      	adds	r3, #12
 800163a:	2200      	movs	r2, #0
 800163c:	601a      	str	r2, [r3, #0]
                    cur_index = tail;
 800163e:	4b4b      	ldr	r3, [pc, #300]	; (800176c <SCH_Add_Task+0x25c>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a49      	ldr	r2, [pc, #292]	; (8001768 <SCH_Add_Task+0x258>)
 8001644:	6013      	str	r3, [r2, #0]
 8001646:	e122      	b.n	800188e <SCH_Add_Task+0x37e>

                }
                else{
                    for(j = len; j>i ; j-=1){
 8001648:	4b44      	ldr	r3, [pc, #272]	; (800175c <SCH_Add_Task+0x24c>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	613b      	str	r3, [r7, #16]
 800164e:	e017      	b.n	8001680 <SCH_Add_Task+0x170>
                        sTask[j] = sTask[j-1];
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	1e5a      	subs	r2, r3, #1
 8001654:	4842      	ldr	r0, [pc, #264]	; (8001760 <SCH_Add_Task+0x250>)
 8001656:	6939      	ldr	r1, [r7, #16]
 8001658:	460b      	mov	r3, r1
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	440b      	add	r3, r1
 800165e:	009b      	lsls	r3, r3, #2
 8001660:	4418      	add	r0, r3
 8001662:	493f      	ldr	r1, [pc, #252]	; (8001760 <SCH_Add_Task+0x250>)
 8001664:	4613      	mov	r3, r2
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	4413      	add	r3, r2
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	440b      	add	r3, r1
 800166e:	4604      	mov	r4, r0
 8001670:	461d      	mov	r5, r3
 8001672:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001674:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001676:	682b      	ldr	r3, [r5, #0]
 8001678:	6023      	str	r3, [r4, #0]
                    for(j = len; j>i ; j-=1){
 800167a:	693b      	ldr	r3, [r7, #16]
 800167c:	3b01      	subs	r3, #1
 800167e:	613b      	str	r3, [r7, #16]
 8001680:	693a      	ldr	r2, [r7, #16]
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	429a      	cmp	r2, r3
 8001686:	dce3      	bgt.n	8001650 <SCH_Add_Task+0x140>
                    }

                    sTask[i].pTask = pFunction;
 8001688:	4935      	ldr	r1, [pc, #212]	; (8001760 <SCH_Add_Task+0x250>)
 800168a:	697a      	ldr	r2, [r7, #20]
 800168c:	4613      	mov	r3, r2
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	4413      	add	r3, r2
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	440b      	add	r3, r1
 8001696:	68fa      	ldr	r2, [r7, #12]
 8001698:	601a      	str	r2, [r3, #0]
                    sTask[i].Delay = DELAY/TICK;
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	4a31      	ldr	r2, [pc, #196]	; (8001764 <SCH_Add_Task+0x254>)
 800169e:	fba2 2303 	umull	r2, r3, r2, r3
 80016a2:	08d9      	lsrs	r1, r3, #3
 80016a4:	482e      	ldr	r0, [pc, #184]	; (8001760 <SCH_Add_Task+0x250>)
 80016a6:	697a      	ldr	r2, [r7, #20]
 80016a8:	4613      	mov	r3, r2
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	4413      	add	r3, r2
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	4403      	add	r3, r0
 80016b2:	3304      	adds	r3, #4
 80016b4:	6019      	str	r1, [r3, #0]
                    sTask[i].Period = PERIOD/TICK;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4a2a      	ldr	r2, [pc, #168]	; (8001764 <SCH_Add_Task+0x254>)
 80016ba:	fba2 2303 	umull	r2, r3, r2, r3
 80016be:	08db      	lsrs	r3, r3, #3
 80016c0:	4618      	mov	r0, r3
 80016c2:	4927      	ldr	r1, [pc, #156]	; (8001760 <SCH_Add_Task+0x250>)
 80016c4:	697a      	ldr	r2, [r7, #20]
 80016c6:	4613      	mov	r3, r2
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	4413      	add	r3, r2
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	440b      	add	r3, r1
 80016d0:	3308      	adds	r3, #8
 80016d2:	6018      	str	r0, [r3, #0]
                    sTask[i].RunMe = 0;
 80016d4:	4922      	ldr	r1, [pc, #136]	; (8001760 <SCH_Add_Task+0x250>)
 80016d6:	697a      	ldr	r2, [r7, #20]
 80016d8:	4613      	mov	r3, r2
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	4413      	add	r3, r2
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	440b      	add	r3, r1
 80016e2:	330c      	adds	r3, #12
 80016e4:	2200      	movs	r2, #0
 80016e6:	601a      	str	r2, [r3, #0]
                    cur_index = i;
 80016e8:	4a1f      	ldr	r2, [pc, #124]	; (8001768 <SCH_Add_Task+0x258>)
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	6013      	str	r3, [r2, #0]
 80016ee:	e0ce      	b.n	800188e <SCH_Add_Task+0x37e>
                }

    	    }else{
    	        for(i=cur_index; i>head && DELAY/TICK < sTask[i].Delay; i-=1);
 80016f0:	4b1d      	ldr	r3, [pc, #116]	; (8001768 <SCH_Add_Task+0x258>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	617b      	str	r3, [r7, #20]
 80016f6:	e002      	b.n	80016fe <SCH_Add_Task+0x1ee>
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	3b01      	subs	r3, #1
 80016fc:	617b      	str	r3, [r7, #20]
 80016fe:	4b1c      	ldr	r3, [pc, #112]	; (8001770 <SCH_Add_Task+0x260>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	697a      	ldr	r2, [r7, #20]
 8001704:	429a      	cmp	r2, r3
 8001706:	dd0f      	ble.n	8001728 <SCH_Add_Task+0x218>
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	4a16      	ldr	r2, [pc, #88]	; (8001764 <SCH_Add_Task+0x254>)
 800170c:	fba2 2303 	umull	r2, r3, r2, r3
 8001710:	08d9      	lsrs	r1, r3, #3
 8001712:	4813      	ldr	r0, [pc, #76]	; (8001760 <SCH_Add_Task+0x250>)
 8001714:	697a      	ldr	r2, [r7, #20]
 8001716:	4613      	mov	r3, r2
 8001718:	009b      	lsls	r3, r3, #2
 800171a:	4413      	add	r3, r2
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	4403      	add	r3, r0
 8001720:	3304      	adds	r3, #4
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4299      	cmp	r1, r3
 8001726:	d3e7      	bcc.n	80016f8 <SCH_Add_Task+0x1e8>
                if( i==head && DELAY/TICK < sTask[i].Delay ){
 8001728:	4b11      	ldr	r3, [pc, #68]	; (8001770 <SCH_Add_Task+0x260>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	697a      	ldr	r2, [r7, #20]
 800172e:	429a      	cmp	r2, r3
 8001730:	d156      	bne.n	80017e0 <SCH_Add_Task+0x2d0>
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	4a0b      	ldr	r2, [pc, #44]	; (8001764 <SCH_Add_Task+0x254>)
 8001736:	fba2 2303 	umull	r2, r3, r2, r3
 800173a:	08d9      	lsrs	r1, r3, #3
 800173c:	4808      	ldr	r0, [pc, #32]	; (8001760 <SCH_Add_Task+0x250>)
 800173e:	697a      	ldr	r2, [r7, #20]
 8001740:	4613      	mov	r3, r2
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	4413      	add	r3, r2
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	4403      	add	r3, r0
 800174a:	3304      	adds	r3, #4
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4299      	cmp	r1, r3
 8001750:	d246      	bcs.n	80017e0 <SCH_Add_Task+0x2d0>

                    for(j = len; j>head ; j-=1){
 8001752:	4b02      	ldr	r3, [pc, #8]	; (800175c <SCH_Add_Task+0x24c>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	613b      	str	r3, [r7, #16]
 8001758:	e024      	b.n	80017a4 <SCH_Add_Task+0x294>
 800175a:	bf00      	nop
 800175c:	200004a4 	.word	0x200004a4
 8001760:	2000024c 	.word	0x2000024c
 8001764:	cccccccd 	.word	0xcccccccd
 8001768:	20000248 	.word	0x20000248
 800176c:	20000240 	.word	0x20000240
 8001770:	20000244 	.word	0x20000244
                        sTask[j] = sTask[j-1];
 8001774:	693b      	ldr	r3, [r7, #16]
 8001776:	1e5a      	subs	r2, r3, #1
 8001778:	484c      	ldr	r0, [pc, #304]	; (80018ac <SCH_Add_Task+0x39c>)
 800177a:	6939      	ldr	r1, [r7, #16]
 800177c:	460b      	mov	r3, r1
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	440b      	add	r3, r1
 8001782:	009b      	lsls	r3, r3, #2
 8001784:	4418      	add	r0, r3
 8001786:	4949      	ldr	r1, [pc, #292]	; (80018ac <SCH_Add_Task+0x39c>)
 8001788:	4613      	mov	r3, r2
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	4413      	add	r3, r2
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	440b      	add	r3, r1
 8001792:	4604      	mov	r4, r0
 8001794:	461d      	mov	r5, r3
 8001796:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001798:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800179a:	682b      	ldr	r3, [r5, #0]
 800179c:	6023      	str	r3, [r4, #0]
                    for(j = len; j>head ; j-=1){
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	3b01      	subs	r3, #1
 80017a2:	613b      	str	r3, [r7, #16]
 80017a4:	4b42      	ldr	r3, [pc, #264]	; (80018b0 <SCH_Add_Task+0x3a0>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	693a      	ldr	r2, [r7, #16]
 80017aa:	429a      	cmp	r2, r3
 80017ac:	dce2      	bgt.n	8001774 <SCH_Add_Task+0x264>
                    }

                    sTask[0].pTask = pFunction;
 80017ae:	4a3f      	ldr	r2, [pc, #252]	; (80018ac <SCH_Add_Task+0x39c>)
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	6013      	str	r3, [r2, #0]
                    sTask[0].Delay = DELAY/TICK;
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	4a3f      	ldr	r2, [pc, #252]	; (80018b4 <SCH_Add_Task+0x3a4>)
 80017b8:	fba2 2303 	umull	r2, r3, r2, r3
 80017bc:	08db      	lsrs	r3, r3, #3
 80017be:	4a3b      	ldr	r2, [pc, #236]	; (80018ac <SCH_Add_Task+0x39c>)
 80017c0:	6053      	str	r3, [r2, #4]
                    sTask[0].Period = PERIOD/TICK;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4a3b      	ldr	r2, [pc, #236]	; (80018b4 <SCH_Add_Task+0x3a4>)
 80017c6:	fba2 2303 	umull	r2, r3, r2, r3
 80017ca:	08db      	lsrs	r3, r3, #3
 80017cc:	461a      	mov	r2, r3
 80017ce:	4b37      	ldr	r3, [pc, #220]	; (80018ac <SCH_Add_Task+0x39c>)
 80017d0:	609a      	str	r2, [r3, #8]
                    sTask[0].RunMe = 0;
 80017d2:	4b36      	ldr	r3, [pc, #216]	; (80018ac <SCH_Add_Task+0x39c>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	60da      	str	r2, [r3, #12]
                    cur_index = 0;
 80017d8:	4b37      	ldr	r3, [pc, #220]	; (80018b8 <SCH_Add_Task+0x3a8>)
 80017da:	2200      	movs	r2, #0
 80017dc:	601a      	str	r2, [r3, #0]
 80017de:	e056      	b.n	800188e <SCH_Add_Task+0x37e>
                }
                else{
                    for(j = len; j>i+1 ; j-=1){
 80017e0:	4b36      	ldr	r3, [pc, #216]	; (80018bc <SCH_Add_Task+0x3ac>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	613b      	str	r3, [r7, #16]
 80017e6:	e017      	b.n	8001818 <SCH_Add_Task+0x308>
                        sTask[j] = sTask[j-1];
 80017e8:	693b      	ldr	r3, [r7, #16]
 80017ea:	1e5a      	subs	r2, r3, #1
 80017ec:	482f      	ldr	r0, [pc, #188]	; (80018ac <SCH_Add_Task+0x39c>)
 80017ee:	6939      	ldr	r1, [r7, #16]
 80017f0:	460b      	mov	r3, r1
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	440b      	add	r3, r1
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	4418      	add	r0, r3
 80017fa:	492c      	ldr	r1, [pc, #176]	; (80018ac <SCH_Add_Task+0x39c>)
 80017fc:	4613      	mov	r3, r2
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	4413      	add	r3, r2
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	440b      	add	r3, r1
 8001806:	4604      	mov	r4, r0
 8001808:	461d      	mov	r5, r3
 800180a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800180c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800180e:	682b      	ldr	r3, [r5, #0]
 8001810:	6023      	str	r3, [r4, #0]
                    for(j = len; j>i+1 ; j-=1){
 8001812:	693b      	ldr	r3, [r7, #16]
 8001814:	3b01      	subs	r3, #1
 8001816:	613b      	str	r3, [r7, #16]
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	3301      	adds	r3, #1
 800181c:	693a      	ldr	r2, [r7, #16]
 800181e:	429a      	cmp	r2, r3
 8001820:	dce2      	bgt.n	80017e8 <SCH_Add_Task+0x2d8>
                    }

                    i += 1;
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	3301      	adds	r3, #1
 8001826:	617b      	str	r3, [r7, #20]

                    sTask[i].pTask = pFunction;
 8001828:	4920      	ldr	r1, [pc, #128]	; (80018ac <SCH_Add_Task+0x39c>)
 800182a:	697a      	ldr	r2, [r7, #20]
 800182c:	4613      	mov	r3, r2
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	4413      	add	r3, r2
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	440b      	add	r3, r1
 8001836:	68fa      	ldr	r2, [r7, #12]
 8001838:	601a      	str	r2, [r3, #0]
                    sTask[i].Delay = DELAY/TICK;
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	4a1d      	ldr	r2, [pc, #116]	; (80018b4 <SCH_Add_Task+0x3a4>)
 800183e:	fba2 2303 	umull	r2, r3, r2, r3
 8001842:	08d9      	lsrs	r1, r3, #3
 8001844:	4819      	ldr	r0, [pc, #100]	; (80018ac <SCH_Add_Task+0x39c>)
 8001846:	697a      	ldr	r2, [r7, #20]
 8001848:	4613      	mov	r3, r2
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	4413      	add	r3, r2
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	4403      	add	r3, r0
 8001852:	3304      	adds	r3, #4
 8001854:	6019      	str	r1, [r3, #0]
                    sTask[i].Period = PERIOD/TICK;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4a16      	ldr	r2, [pc, #88]	; (80018b4 <SCH_Add_Task+0x3a4>)
 800185a:	fba2 2303 	umull	r2, r3, r2, r3
 800185e:	08db      	lsrs	r3, r3, #3
 8001860:	4618      	mov	r0, r3
 8001862:	4912      	ldr	r1, [pc, #72]	; (80018ac <SCH_Add_Task+0x39c>)
 8001864:	697a      	ldr	r2, [r7, #20]
 8001866:	4613      	mov	r3, r2
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	4413      	add	r3, r2
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	440b      	add	r3, r1
 8001870:	3308      	adds	r3, #8
 8001872:	6018      	str	r0, [r3, #0]
                    sTask[i].RunMe = 0;
 8001874:	490d      	ldr	r1, [pc, #52]	; (80018ac <SCH_Add_Task+0x39c>)
 8001876:	697a      	ldr	r2, [r7, #20]
 8001878:	4613      	mov	r3, r2
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	4413      	add	r3, r2
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	440b      	add	r3, r1
 8001882:	330c      	adds	r3, #12
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]
                    cur_index =i;
 8001888:	4a0b      	ldr	r2, [pc, #44]	; (80018b8 <SCH_Add_Task+0x3a8>)
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	6013      	str	r3, [r2, #0]
                }

    	    }
        }

        tail = len;
 800188e:	4b0b      	ldr	r3, [pc, #44]	; (80018bc <SCH_Add_Task+0x3ac>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a0b      	ldr	r2, [pc, #44]	; (80018c0 <SCH_Add_Task+0x3b0>)
 8001894:	6013      	str	r3, [r2, #0]
        len += 1;
 8001896:	4b09      	ldr	r3, [pc, #36]	; (80018bc <SCH_Add_Task+0x3ac>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	3301      	adds	r3, #1
 800189c:	4a07      	ldr	r2, [pc, #28]	; (80018bc <SCH_Add_Task+0x3ac>)
 800189e:	6013      	str	r3, [r2, #0]

	}

}
 80018a0:	bf00      	nop
 80018a2:	371c      	adds	r7, #28
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bcb0      	pop	{r4, r5, r7}
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	2000024c 	.word	0x2000024c
 80018b0:	20000244 	.word	0x20000244
 80018b4:	cccccccd 	.word	0xcccccccd
 80018b8:	20000248 	.word	0x20000248
 80018bc:	200004a4 	.word	0x200004a4
 80018c0:	20000240 	.word	0x20000240

080018c4 <SCH_Delete_Then_Add_Task>:

void SCH_Delete_Then_Add_Task(){
 80018c4:	b5b0      	push	{r4, r5, r7, lr}
 80018c6:	b086      	sub	sp, #24
 80018c8:	af00      	add	r7, sp, #0

		Task temp = sTask[0];
 80018ca:	4b1f      	ldr	r3, [pc, #124]	; (8001948 <SCH_Delete_Then_Add_Task+0x84>)
 80018cc:	463c      	mov	r4, r7
 80018ce:	461d      	mov	r5, r3
 80018d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018d4:	682b      	ldr	r3, [r5, #0]
 80018d6:	6023      	str	r3, [r4, #0]
		for(int i = 0; i<len-1; i+=1){
 80018d8:	2300      	movs	r3, #0
 80018da:	617b      	str	r3, [r7, #20]
 80018dc:	e017      	b.n	800190e <SCH_Delete_Then_Add_Task+0x4a>
		    sTask[i] = sTask[i+1];
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	1c5a      	adds	r2, r3, #1
 80018e2:	4819      	ldr	r0, [pc, #100]	; (8001948 <SCH_Delete_Then_Add_Task+0x84>)
 80018e4:	6979      	ldr	r1, [r7, #20]
 80018e6:	460b      	mov	r3, r1
 80018e8:	009b      	lsls	r3, r3, #2
 80018ea:	440b      	add	r3, r1
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	4418      	add	r0, r3
 80018f0:	4915      	ldr	r1, [pc, #84]	; (8001948 <SCH_Delete_Then_Add_Task+0x84>)
 80018f2:	4613      	mov	r3, r2
 80018f4:	009b      	lsls	r3, r3, #2
 80018f6:	4413      	add	r3, r2
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	440b      	add	r3, r1
 80018fc:	4604      	mov	r4, r0
 80018fe:	461d      	mov	r5, r3
 8001900:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001902:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001904:	682b      	ldr	r3, [r5, #0]
 8001906:	6023      	str	r3, [r4, #0]
		for(int i = 0; i<len-1; i+=1){
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	3301      	adds	r3, #1
 800190c:	617b      	str	r3, [r7, #20]
 800190e:	4b0f      	ldr	r3, [pc, #60]	; (800194c <SCH_Delete_Then_Add_Task+0x88>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	3b01      	subs	r3, #1
 8001914:	697a      	ldr	r2, [r7, #20]
 8001916:	429a      	cmp	r2, r3
 8001918:	dbe1      	blt.n	80018de <SCH_Delete_Then_Add_Task+0x1a>
		}
		len -= 1;
 800191a:	4b0c      	ldr	r3, [pc, #48]	; (800194c <SCH_Delete_Then_Add_Task+0x88>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	3b01      	subs	r3, #1
 8001920:	4a0a      	ldr	r2, [pc, #40]	; (800194c <SCH_Delete_Then_Add_Task+0x88>)
 8001922:	6013      	str	r3, [r2, #0]
		tail -= 1;
 8001924:	4b0a      	ldr	r3, [pc, #40]	; (8001950 <SCH_Delete_Then_Add_Task+0x8c>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	3b01      	subs	r3, #1
 800192a:	4a09      	ldr	r2, [pc, #36]	; (8001950 <SCH_Delete_Then_Add_Task+0x8c>)
 800192c:	6013      	str	r3, [r2, #0]

		SCH_Add_Task(temp.pTask, temp.Delay + temp.Period, temp.Period);
 800192e:	6838      	ldr	r0, [r7, #0]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	68ba      	ldr	r2, [r7, #8]
 8001934:	4413      	add	r3, r2
 8001936:	68ba      	ldr	r2, [r7, #8]
 8001938:	4619      	mov	r1, r3
 800193a:	f7ff fde9 	bl	8001510 <SCH_Add_Task>

}
 800193e:	bf00      	nop
 8001940:	3718      	adds	r7, #24
 8001942:	46bd      	mov	sp, r7
 8001944:	bdb0      	pop	{r4, r5, r7, pc}
 8001946:	bf00      	nop
 8001948:	2000024c 	.word	0x2000024c
 800194c:	200004a4 	.word	0x200004a4
 8001950:	20000240 	.word	0x20000240

08001954 <SCH_Update>:


void SCH_Update(void)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0

	int head_index_update = 0;
 800195a:	2300      	movs	r3, #0
 800195c:	607b      	str	r3, [r7, #4]
	while(counter >= sTask[head_index_update].Delay){
 800195e:	e015      	b.n	800198c <SCH_Update+0x38>
		sTask[head_index_update].RunMe += 1;
 8001960:	4916      	ldr	r1, [pc, #88]	; (80019bc <SCH_Update+0x68>)
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	4613      	mov	r3, r2
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	4413      	add	r3, r2
 800196a:	009b      	lsls	r3, r3, #2
 800196c:	440b      	add	r3, r1
 800196e:	330c      	adds	r3, #12
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	1c59      	adds	r1, r3, #1
 8001974:	4811      	ldr	r0, [pc, #68]	; (80019bc <SCH_Update+0x68>)
 8001976:	687a      	ldr	r2, [r7, #4]
 8001978:	4613      	mov	r3, r2
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	4413      	add	r3, r2
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	4403      	add	r3, r0
 8001982:	330c      	adds	r3, #12
 8001984:	6019      	str	r1, [r3, #0]
		head_index_update += 1;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	3301      	adds	r3, #1
 800198a:	607b      	str	r3, [r7, #4]
	while(counter >= sTask[head_index_update].Delay){
 800198c:	490b      	ldr	r1, [pc, #44]	; (80019bc <SCH_Update+0x68>)
 800198e:	687a      	ldr	r2, [r7, #4]
 8001990:	4613      	mov	r3, r2
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	4413      	add	r3, r2
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	440b      	add	r3, r1
 800199a:	3304      	adds	r3, #4
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a08      	ldr	r2, [pc, #32]	; (80019c0 <SCH_Update+0x6c>)
 80019a0:	6812      	ldr	r2, [r2, #0]
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d9dc      	bls.n	8001960 <SCH_Update+0xc>
	}

	counter+=1;
 80019a6:	4b06      	ldr	r3, [pc, #24]	; (80019c0 <SCH_Update+0x6c>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	3301      	adds	r3, #1
 80019ac:	4a04      	ldr	r2, [pc, #16]	; (80019c0 <SCH_Update+0x6c>)
 80019ae:	6013      	str	r3, [r2, #0]
}
 80019b0:	bf00      	nop
 80019b2:	370c      	adds	r7, #12
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bc80      	pop	{r7}
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	2000024c 	.word	0x2000024c
 80019c0:	200000e8 	.word	0x200000e8

080019c4 <SCH_Dispatch_Tasks>:
//
void SCH_Dispatch_Tasks(void) {
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
	while(sTask[0].RunMe){
 80019c8:	e009      	b.n	80019de <SCH_Dispatch_Tasks+0x1a>
	    sTask[0].RunMe -= 1;
 80019ca:	4b08      	ldr	r3, [pc, #32]	; (80019ec <SCH_Dispatch_Tasks+0x28>)
 80019cc:	68db      	ldr	r3, [r3, #12]
 80019ce:	3b01      	subs	r3, #1
 80019d0:	4a06      	ldr	r2, [pc, #24]	; (80019ec <SCH_Dispatch_Tasks+0x28>)
 80019d2:	60d3      	str	r3, [r2, #12]
	    (*sTask[0].pTask)();
 80019d4:	4b05      	ldr	r3, [pc, #20]	; (80019ec <SCH_Dispatch_Tasks+0x28>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4798      	blx	r3
	    SCH_Delete_Then_Add_Task();
 80019da:	f7ff ff73 	bl	80018c4 <SCH_Delete_Then_Add_Task>
	while(sTask[0].RunMe){
 80019de:	4b03      	ldr	r3, [pc, #12]	; (80019ec <SCH_Dispatch_Tasks+0x28>)
 80019e0:	68db      	ldr	r3, [r3, #12]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d1f1      	bne.n	80019ca <SCH_Dispatch_Tasks+0x6>
	}
}
 80019e6:	bf00      	nop
 80019e8:	bf00      	nop
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	2000024c 	.word	0x2000024c

080019f0 <setTimer1>:
int timer8_counter=0;
int timer8_flag= 0;
int timer9_counter=0;
int timer9_flag= 0;
void setTimer1(int duration)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/CYCLE;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	4a08      	ldr	r2, [pc, #32]	; (8001a1c <setTimer1+0x2c>)
 80019fc:	fb82 1203 	smull	r1, r2, r2, r3
 8001a00:	1092      	asrs	r2, r2, #2
 8001a02:	17db      	asrs	r3, r3, #31
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	4a06      	ldr	r2, [pc, #24]	; (8001a20 <setTimer1+0x30>)
 8001a08:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8001a0a:	4b06      	ldr	r3, [pc, #24]	; (8001a24 <setTimer1+0x34>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]
}
 8001a10:	bf00      	nop
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bc80      	pop	{r7}
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	66666667 	.word	0x66666667
 8001a20:	20000118 	.word	0x20000118
 8001a24:	2000011c 	.word	0x2000011c

08001a28 <setTimer2>:
void setTimer2(int duration)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
	timer2_counter = duration/CYCLE;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	4a08      	ldr	r2, [pc, #32]	; (8001a54 <setTimer2+0x2c>)
 8001a34:	fb82 1203 	smull	r1, r2, r2, r3
 8001a38:	1092      	asrs	r2, r2, #2
 8001a3a:	17db      	asrs	r3, r3, #31
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	4a06      	ldr	r2, [pc, #24]	; (8001a58 <setTimer2+0x30>)
 8001a40:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8001a42:	4b06      	ldr	r3, [pc, #24]	; (8001a5c <setTimer2+0x34>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	601a      	str	r2, [r3, #0]
}
 8001a48:	bf00      	nop
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bc80      	pop	{r7}
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	66666667 	.word	0x66666667
 8001a58:	20000120 	.word	0x20000120
 8001a5c:	20000124 	.word	0x20000124

08001a60 <setTimer3>:
void setTimer3(int duration)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
	timer3_counter = duration/CYCLE;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	4a08      	ldr	r2, [pc, #32]	; (8001a8c <setTimer3+0x2c>)
 8001a6c:	fb82 1203 	smull	r1, r2, r2, r3
 8001a70:	1092      	asrs	r2, r2, #2
 8001a72:	17db      	asrs	r3, r3, #31
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	4a06      	ldr	r2, [pc, #24]	; (8001a90 <setTimer3+0x30>)
 8001a78:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 8001a7a:	4b06      	ldr	r3, [pc, #24]	; (8001a94 <setTimer3+0x34>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]
}
 8001a80:	bf00      	nop
 8001a82:	370c      	adds	r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bc80      	pop	{r7}
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	66666667 	.word	0x66666667
 8001a90:	20000128 	.word	0x20000128
 8001a94:	2000012c 	.word	0x2000012c

08001a98 <setTimer4>:
void setTimer4(int duration)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
	timer4_counter = duration/CYCLE;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	4a08      	ldr	r2, [pc, #32]	; (8001ac4 <setTimer4+0x2c>)
 8001aa4:	fb82 1203 	smull	r1, r2, r2, r3
 8001aa8:	1092      	asrs	r2, r2, #2
 8001aaa:	17db      	asrs	r3, r3, #31
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	4a06      	ldr	r2, [pc, #24]	; (8001ac8 <setTimer4+0x30>)
 8001ab0:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 8001ab2:	4b06      	ldr	r3, [pc, #24]	; (8001acc <setTimer4+0x34>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
}
 8001ab8:	bf00      	nop
 8001aba:	370c      	adds	r7, #12
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bc80      	pop	{r7}
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	66666667 	.word	0x66666667
 8001ac8:	20000130 	.word	0x20000130
 8001acc:	20000134 	.word	0x20000134

08001ad0 <setTimer5>:
void setTimer5(int duration)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
	timer5_counter = duration/CYCLE;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	4a08      	ldr	r2, [pc, #32]	; (8001afc <setTimer5+0x2c>)
 8001adc:	fb82 1203 	smull	r1, r2, r2, r3
 8001ae0:	1092      	asrs	r2, r2, #2
 8001ae2:	17db      	asrs	r3, r3, #31
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	4a06      	ldr	r2, [pc, #24]	; (8001b00 <setTimer5+0x30>)
 8001ae8:	6013      	str	r3, [r2, #0]
	timer5_flag = 0;
 8001aea:	4b06      	ldr	r3, [pc, #24]	; (8001b04 <setTimer5+0x34>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
}
 8001af0:	bf00      	nop
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bc80      	pop	{r7}
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	66666667 	.word	0x66666667
 8001b00:	20000138 	.word	0x20000138
 8001b04:	2000013c 	.word	0x2000013c

08001b08 <setTimer6>:
void setTimer6(int duration)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
	timer6_counter = duration/CYCLE;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	4a08      	ldr	r2, [pc, #32]	; (8001b34 <setTimer6+0x2c>)
 8001b14:	fb82 1203 	smull	r1, r2, r2, r3
 8001b18:	1092      	asrs	r2, r2, #2
 8001b1a:	17db      	asrs	r3, r3, #31
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	4a06      	ldr	r2, [pc, #24]	; (8001b38 <setTimer6+0x30>)
 8001b20:	6013      	str	r3, [r2, #0]
	timer6_flag = 0;
 8001b22:	4b06      	ldr	r3, [pc, #24]	; (8001b3c <setTimer6+0x34>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
}
 8001b28:	bf00      	nop
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bc80      	pop	{r7}
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	66666667 	.word	0x66666667
 8001b38:	20000140 	.word	0x20000140
 8001b3c:	20000144 	.word	0x20000144

08001b40 <setTimer7>:
void setTimer7(int duration)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
	timer7_counter = duration/CYCLE;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4a08      	ldr	r2, [pc, #32]	; (8001b6c <setTimer7+0x2c>)
 8001b4c:	fb82 1203 	smull	r1, r2, r2, r3
 8001b50:	1092      	asrs	r2, r2, #2
 8001b52:	17db      	asrs	r3, r3, #31
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	4a06      	ldr	r2, [pc, #24]	; (8001b70 <setTimer7+0x30>)
 8001b58:	6013      	str	r3, [r2, #0]
	timer7_flag = 0;
 8001b5a:	4b06      	ldr	r3, [pc, #24]	; (8001b74 <setTimer7+0x34>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
}
 8001b60:	bf00      	nop
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bc80      	pop	{r7}
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	66666667 	.word	0x66666667
 8001b70:	20000148 	.word	0x20000148
 8001b74:	2000014c 	.word	0x2000014c

08001b78 <setTimer8>:
void setTimer8(int duration)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
	timer8_counter = duration/CYCLE;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	4a08      	ldr	r2, [pc, #32]	; (8001ba4 <setTimer8+0x2c>)
 8001b84:	fb82 1203 	smull	r1, r2, r2, r3
 8001b88:	1092      	asrs	r2, r2, #2
 8001b8a:	17db      	asrs	r3, r3, #31
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	4a06      	ldr	r2, [pc, #24]	; (8001ba8 <setTimer8+0x30>)
 8001b90:	6013      	str	r3, [r2, #0]
	timer8_flag = 0;
 8001b92:	4b06      	ldr	r3, [pc, #24]	; (8001bac <setTimer8+0x34>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]
}
 8001b98:	bf00      	nop
 8001b9a:	370c      	adds	r7, #12
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bc80      	pop	{r7}
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	66666667 	.word	0x66666667
 8001ba8:	20000150 	.word	0x20000150
 8001bac:	20000154 	.word	0x20000154

08001bb0 <setTimer9>:
void setTimer9(int duration)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
	timer9_counter = duration/CYCLE;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	4a08      	ldr	r2, [pc, #32]	; (8001bdc <setTimer9+0x2c>)
 8001bbc:	fb82 1203 	smull	r1, r2, r2, r3
 8001bc0:	1092      	asrs	r2, r2, #2
 8001bc2:	17db      	asrs	r3, r3, #31
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	4a06      	ldr	r2, [pc, #24]	; (8001be0 <setTimer9+0x30>)
 8001bc8:	6013      	str	r3, [r2, #0]
	timer9_flag = 0;
 8001bca:	4b06      	ldr	r3, [pc, #24]	; (8001be4 <setTimer9+0x34>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
}
 8001bd0:	bf00      	nop
 8001bd2:	370c      	adds	r7, #12
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bc80      	pop	{r7}
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	66666667 	.word	0x66666667
 8001be0:	20000158 	.word	0x20000158
 8001be4:	2000015c 	.word	0x2000015c

08001be8 <TimerRun>:
void TimerRun()
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
	if(timer1_counter > 0)
 8001bec:	4b49      	ldr	r3, [pc, #292]	; (8001d14 <TimerRun+0x12c>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	dd0b      	ble.n	8001c0c <TimerRun+0x24>
	{
		timer1_counter --;
 8001bf4:	4b47      	ldr	r3, [pc, #284]	; (8001d14 <TimerRun+0x12c>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	3b01      	subs	r3, #1
 8001bfa:	4a46      	ldr	r2, [pc, #280]	; (8001d14 <TimerRun+0x12c>)
 8001bfc:	6013      	str	r3, [r2, #0]
		if(timer1_counter <= 0)
 8001bfe:	4b45      	ldr	r3, [pc, #276]	; (8001d14 <TimerRun+0x12c>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	dc02      	bgt.n	8001c0c <TimerRun+0x24>
		{
			timer1_flag=1;
 8001c06:	4b44      	ldr	r3, [pc, #272]	; (8001d18 <TimerRun+0x130>)
 8001c08:	2201      	movs	r2, #1
 8001c0a:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer2_counter > 0)
 8001c0c:	4b43      	ldr	r3, [pc, #268]	; (8001d1c <TimerRun+0x134>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	dd0b      	ble.n	8001c2c <TimerRun+0x44>
	{
		timer2_counter --;
 8001c14:	4b41      	ldr	r3, [pc, #260]	; (8001d1c <TimerRun+0x134>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	3b01      	subs	r3, #1
 8001c1a:	4a40      	ldr	r2, [pc, #256]	; (8001d1c <TimerRun+0x134>)
 8001c1c:	6013      	str	r3, [r2, #0]
		if(timer2_counter <= 0)
 8001c1e:	4b3f      	ldr	r3, [pc, #252]	; (8001d1c <TimerRun+0x134>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	dc02      	bgt.n	8001c2c <TimerRun+0x44>
		{
			timer2_flag=1;
 8001c26:	4b3e      	ldr	r3, [pc, #248]	; (8001d20 <TimerRun+0x138>)
 8001c28:	2201      	movs	r2, #1
 8001c2a:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer3_counter > 0)
 8001c2c:	4b3d      	ldr	r3, [pc, #244]	; (8001d24 <TimerRun+0x13c>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	dd0b      	ble.n	8001c4c <TimerRun+0x64>
	{
		timer3_counter --;
 8001c34:	4b3b      	ldr	r3, [pc, #236]	; (8001d24 <TimerRun+0x13c>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	3b01      	subs	r3, #1
 8001c3a:	4a3a      	ldr	r2, [pc, #232]	; (8001d24 <TimerRun+0x13c>)
 8001c3c:	6013      	str	r3, [r2, #0]
		if(timer3_counter <= 0)
 8001c3e:	4b39      	ldr	r3, [pc, #228]	; (8001d24 <TimerRun+0x13c>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	dc02      	bgt.n	8001c4c <TimerRun+0x64>
		{
			timer3_flag=1;
 8001c46:	4b38      	ldr	r3, [pc, #224]	; (8001d28 <TimerRun+0x140>)
 8001c48:	2201      	movs	r2, #1
 8001c4a:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer4_counter > 0)
 8001c4c:	4b37      	ldr	r3, [pc, #220]	; (8001d2c <TimerRun+0x144>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	dd0b      	ble.n	8001c6c <TimerRun+0x84>
	{
		timer4_counter --;
 8001c54:	4b35      	ldr	r3, [pc, #212]	; (8001d2c <TimerRun+0x144>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	3b01      	subs	r3, #1
 8001c5a:	4a34      	ldr	r2, [pc, #208]	; (8001d2c <TimerRun+0x144>)
 8001c5c:	6013      	str	r3, [r2, #0]
		if(timer4_counter <= 0)
 8001c5e:	4b33      	ldr	r3, [pc, #204]	; (8001d2c <TimerRun+0x144>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	dc02      	bgt.n	8001c6c <TimerRun+0x84>
		{
			timer4_flag=1;
 8001c66:	4b32      	ldr	r3, [pc, #200]	; (8001d30 <TimerRun+0x148>)
 8001c68:	2201      	movs	r2, #1
 8001c6a:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer5_counter > 0)
 8001c6c:	4b31      	ldr	r3, [pc, #196]	; (8001d34 <TimerRun+0x14c>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	dd0b      	ble.n	8001c8c <TimerRun+0xa4>
	{
		timer5_counter --;
 8001c74:	4b2f      	ldr	r3, [pc, #188]	; (8001d34 <TimerRun+0x14c>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	3b01      	subs	r3, #1
 8001c7a:	4a2e      	ldr	r2, [pc, #184]	; (8001d34 <TimerRun+0x14c>)
 8001c7c:	6013      	str	r3, [r2, #0]
		if(timer5_counter <= 0)
 8001c7e:	4b2d      	ldr	r3, [pc, #180]	; (8001d34 <TimerRun+0x14c>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	dc02      	bgt.n	8001c8c <TimerRun+0xa4>
		{
			timer5_flag=1;
 8001c86:	4b2c      	ldr	r3, [pc, #176]	; (8001d38 <TimerRun+0x150>)
 8001c88:	2201      	movs	r2, #1
 8001c8a:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer6_counter > 0)
 8001c8c:	4b2b      	ldr	r3, [pc, #172]	; (8001d3c <TimerRun+0x154>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	dd0b      	ble.n	8001cac <TimerRun+0xc4>
	{
		timer6_counter --;
 8001c94:	4b29      	ldr	r3, [pc, #164]	; (8001d3c <TimerRun+0x154>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	3b01      	subs	r3, #1
 8001c9a:	4a28      	ldr	r2, [pc, #160]	; (8001d3c <TimerRun+0x154>)
 8001c9c:	6013      	str	r3, [r2, #0]
		if(timer6_counter <= 0)
 8001c9e:	4b27      	ldr	r3, [pc, #156]	; (8001d3c <TimerRun+0x154>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	dc02      	bgt.n	8001cac <TimerRun+0xc4>
		{
			timer6_flag=1;
 8001ca6:	4b26      	ldr	r3, [pc, #152]	; (8001d40 <TimerRun+0x158>)
 8001ca8:	2201      	movs	r2, #1
 8001caa:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer7_counter > 0)
 8001cac:	4b25      	ldr	r3, [pc, #148]	; (8001d44 <TimerRun+0x15c>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	dd0b      	ble.n	8001ccc <TimerRun+0xe4>
	{
		timer7_counter --;
 8001cb4:	4b23      	ldr	r3, [pc, #140]	; (8001d44 <TimerRun+0x15c>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	3b01      	subs	r3, #1
 8001cba:	4a22      	ldr	r2, [pc, #136]	; (8001d44 <TimerRun+0x15c>)
 8001cbc:	6013      	str	r3, [r2, #0]
		if(timer7_counter <= 0)
 8001cbe:	4b21      	ldr	r3, [pc, #132]	; (8001d44 <TimerRun+0x15c>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	dc02      	bgt.n	8001ccc <TimerRun+0xe4>
		{
			timer7_flag=1;
 8001cc6:	4b20      	ldr	r3, [pc, #128]	; (8001d48 <TimerRun+0x160>)
 8001cc8:	2201      	movs	r2, #1
 8001cca:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer8_counter > 0)
 8001ccc:	4b1f      	ldr	r3, [pc, #124]	; (8001d4c <TimerRun+0x164>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	dd0b      	ble.n	8001cec <TimerRun+0x104>
	{
		timer8_counter --;
 8001cd4:	4b1d      	ldr	r3, [pc, #116]	; (8001d4c <TimerRun+0x164>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	3b01      	subs	r3, #1
 8001cda:	4a1c      	ldr	r2, [pc, #112]	; (8001d4c <TimerRun+0x164>)
 8001cdc:	6013      	str	r3, [r2, #0]
		if(timer8_counter <= 0)
 8001cde:	4b1b      	ldr	r3, [pc, #108]	; (8001d4c <TimerRun+0x164>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	dc02      	bgt.n	8001cec <TimerRun+0x104>
		{
			timer8_flag=1;
 8001ce6:	4b1a      	ldr	r3, [pc, #104]	; (8001d50 <TimerRun+0x168>)
 8001ce8:	2201      	movs	r2, #1
 8001cea:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer9_counter > 0)
 8001cec:	4b19      	ldr	r3, [pc, #100]	; (8001d54 <TimerRun+0x16c>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	dd0b      	ble.n	8001d0c <TimerRun+0x124>
	{
		timer9_counter --;
 8001cf4:	4b17      	ldr	r3, [pc, #92]	; (8001d54 <TimerRun+0x16c>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	3b01      	subs	r3, #1
 8001cfa:	4a16      	ldr	r2, [pc, #88]	; (8001d54 <TimerRun+0x16c>)
 8001cfc:	6013      	str	r3, [r2, #0]
		if(timer9_counter <= 0)
 8001cfe:	4b15      	ldr	r3, [pc, #84]	; (8001d54 <TimerRun+0x16c>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	dc02      	bgt.n	8001d0c <TimerRun+0x124>
		{
			timer9_flag=1;
 8001d06:	4b14      	ldr	r3, [pc, #80]	; (8001d58 <TimerRun+0x170>)
 8001d08:	2201      	movs	r2, #1
 8001d0a:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001d0c:	bf00      	nop
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bc80      	pop	{r7}
 8001d12:	4770      	bx	lr
 8001d14:	20000118 	.word	0x20000118
 8001d18:	2000011c 	.word	0x2000011c
 8001d1c:	20000120 	.word	0x20000120
 8001d20:	20000124 	.word	0x20000124
 8001d24:	20000128 	.word	0x20000128
 8001d28:	2000012c 	.word	0x2000012c
 8001d2c:	20000130 	.word	0x20000130
 8001d30:	20000134 	.word	0x20000134
 8001d34:	20000138 	.word	0x20000138
 8001d38:	2000013c 	.word	0x2000013c
 8001d3c:	20000140 	.word	0x20000140
 8001d40:	20000144 	.word	0x20000144
 8001d44:	20000148 	.word	0x20000148
 8001d48:	2000014c 	.word	0x2000014c
 8001d4c:	20000150 	.word	0x20000150
 8001d50:	20000154 	.word	0x20000154
 8001d54:	20000158 	.word	0x20000158
 8001d58:	2000015c 	.word	0x2000015c

08001d5c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b085      	sub	sp, #20
 8001d60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d62:	4b15      	ldr	r3, [pc, #84]	; (8001db8 <HAL_MspInit+0x5c>)
 8001d64:	699b      	ldr	r3, [r3, #24]
 8001d66:	4a14      	ldr	r2, [pc, #80]	; (8001db8 <HAL_MspInit+0x5c>)
 8001d68:	f043 0301 	orr.w	r3, r3, #1
 8001d6c:	6193      	str	r3, [r2, #24]
 8001d6e:	4b12      	ldr	r3, [pc, #72]	; (8001db8 <HAL_MspInit+0x5c>)
 8001d70:	699b      	ldr	r3, [r3, #24]
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	60bb      	str	r3, [r7, #8]
 8001d78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d7a:	4b0f      	ldr	r3, [pc, #60]	; (8001db8 <HAL_MspInit+0x5c>)
 8001d7c:	69db      	ldr	r3, [r3, #28]
 8001d7e:	4a0e      	ldr	r2, [pc, #56]	; (8001db8 <HAL_MspInit+0x5c>)
 8001d80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d84:	61d3      	str	r3, [r2, #28]
 8001d86:	4b0c      	ldr	r3, [pc, #48]	; (8001db8 <HAL_MspInit+0x5c>)
 8001d88:	69db      	ldr	r3, [r3, #28]
 8001d8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d8e:	607b      	str	r3, [r7, #4]
 8001d90:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d92:	4b0a      	ldr	r3, [pc, #40]	; (8001dbc <HAL_MspInit+0x60>)
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	60fb      	str	r3, [r7, #12]
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001d9e:	60fb      	str	r3, [r7, #12]
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	4a04      	ldr	r2, [pc, #16]	; (8001dbc <HAL_MspInit+0x60>)
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dae:	bf00      	nop
 8001db0:	3714      	adds	r7, #20
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bc80      	pop	{r7}
 8001db6:	4770      	bx	lr
 8001db8:	40021000 	.word	0x40021000
 8001dbc:	40010000 	.word	0x40010000

08001dc0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dd0:	d114      	bne.n	8001dfc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dd2:	4b15      	ldr	r3, [pc, #84]	; (8001e28 <HAL_TIM_Base_MspInit+0x68>)
 8001dd4:	69db      	ldr	r3, [r3, #28]
 8001dd6:	4a14      	ldr	r2, [pc, #80]	; (8001e28 <HAL_TIM_Base_MspInit+0x68>)
 8001dd8:	f043 0301 	orr.w	r3, r3, #1
 8001ddc:	61d3      	str	r3, [r2, #28]
 8001dde:	4b12      	ldr	r3, [pc, #72]	; (8001e28 <HAL_TIM_Base_MspInit+0x68>)
 8001de0:	69db      	ldr	r3, [r3, #28]
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	60fb      	str	r3, [r7, #12]
 8001de8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001dea:	2200      	movs	r2, #0
 8001dec:	2100      	movs	r1, #0
 8001dee:	201c      	movs	r0, #28
 8001df0:	f000 fa79 	bl	80022e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001df4:	201c      	movs	r0, #28
 8001df6:	f000 fa92 	bl	800231e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001dfa:	e010      	b.n	8001e1e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a0a      	ldr	r2, [pc, #40]	; (8001e2c <HAL_TIM_Base_MspInit+0x6c>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d10b      	bne.n	8001e1e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e06:	4b08      	ldr	r3, [pc, #32]	; (8001e28 <HAL_TIM_Base_MspInit+0x68>)
 8001e08:	69db      	ldr	r3, [r3, #28]
 8001e0a:	4a07      	ldr	r2, [pc, #28]	; (8001e28 <HAL_TIM_Base_MspInit+0x68>)
 8001e0c:	f043 0302 	orr.w	r3, r3, #2
 8001e10:	61d3      	str	r3, [r2, #28]
 8001e12:	4b05      	ldr	r3, [pc, #20]	; (8001e28 <HAL_TIM_Base_MspInit+0x68>)
 8001e14:	69db      	ldr	r3, [r3, #28]
 8001e16:	f003 0302 	and.w	r3, r3, #2
 8001e1a:	60bb      	str	r3, [r7, #8]
 8001e1c:	68bb      	ldr	r3, [r7, #8]
}
 8001e1e:	bf00      	nop
 8001e20:	3710      	adds	r7, #16
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	40000400 	.word	0x40000400

08001e30 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b088      	sub	sp, #32
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e38:	f107 0310 	add.w	r3, r7, #16
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]
 8001e40:	605a      	str	r2, [r3, #4]
 8001e42:	609a      	str	r2, [r3, #8]
 8001e44:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a0f      	ldr	r2, [pc, #60]	; (8001e88 <HAL_TIM_MspPostInit+0x58>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d117      	bne.n	8001e80 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e50:	4b0e      	ldr	r3, [pc, #56]	; (8001e8c <HAL_TIM_MspPostInit+0x5c>)
 8001e52:	699b      	ldr	r3, [r3, #24]
 8001e54:	4a0d      	ldr	r2, [pc, #52]	; (8001e8c <HAL_TIM_MspPostInit+0x5c>)
 8001e56:	f043 0304 	orr.w	r3, r3, #4
 8001e5a:	6193      	str	r3, [r2, #24]
 8001e5c:	4b0b      	ldr	r3, [pc, #44]	; (8001e8c <HAL_TIM_MspPostInit+0x5c>)
 8001e5e:	699b      	ldr	r3, [r3, #24]
 8001e60:	f003 0304 	and.w	r3, r3, #4
 8001e64:	60fb      	str	r3, [r7, #12]
 8001e66:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e68:	2340      	movs	r3, #64	; 0x40
 8001e6a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e70:	2302      	movs	r3, #2
 8001e72:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e74:	f107 0310 	add.w	r3, r7, #16
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4805      	ldr	r0, [pc, #20]	; (8001e90 <HAL_TIM_MspPostInit+0x60>)
 8001e7c:	f000 fb1a 	bl	80024b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001e80:	bf00      	nop
 8001e82:	3720      	adds	r7, #32
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	40000400 	.word	0x40000400
 8001e8c:	40021000 	.word	0x40021000
 8001e90:	40010800 	.word	0x40010800

08001e94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b088      	sub	sp, #32
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e9c:	f107 0310 	add.w	r3, r7, #16
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	605a      	str	r2, [r3, #4]
 8001ea6:	609a      	str	r2, [r3, #8]
 8001ea8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a1f      	ldr	r2, [pc, #124]	; (8001f2c <HAL_UART_MspInit+0x98>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d137      	bne.n	8001f24 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001eb4:	4b1e      	ldr	r3, [pc, #120]	; (8001f30 <HAL_UART_MspInit+0x9c>)
 8001eb6:	69db      	ldr	r3, [r3, #28]
 8001eb8:	4a1d      	ldr	r2, [pc, #116]	; (8001f30 <HAL_UART_MspInit+0x9c>)
 8001eba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ebe:	61d3      	str	r3, [r2, #28]
 8001ec0:	4b1b      	ldr	r3, [pc, #108]	; (8001f30 <HAL_UART_MspInit+0x9c>)
 8001ec2:	69db      	ldr	r3, [r3, #28]
 8001ec4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ec8:	60fb      	str	r3, [r7, #12]
 8001eca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ecc:	4b18      	ldr	r3, [pc, #96]	; (8001f30 <HAL_UART_MspInit+0x9c>)
 8001ece:	699b      	ldr	r3, [r3, #24]
 8001ed0:	4a17      	ldr	r2, [pc, #92]	; (8001f30 <HAL_UART_MspInit+0x9c>)
 8001ed2:	f043 0304 	orr.w	r3, r3, #4
 8001ed6:	6193      	str	r3, [r2, #24]
 8001ed8:	4b15      	ldr	r3, [pc, #84]	; (8001f30 <HAL_UART_MspInit+0x9c>)
 8001eda:	699b      	ldr	r3, [r3, #24]
 8001edc:	f003 0304 	and.w	r3, r3, #4
 8001ee0:	60bb      	str	r3, [r7, #8]
 8001ee2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ee4:	2304      	movs	r3, #4
 8001ee6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee8:	2302      	movs	r3, #2
 8001eea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001eec:	2303      	movs	r3, #3
 8001eee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ef0:	f107 0310 	add.w	r3, r7, #16
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	480f      	ldr	r0, [pc, #60]	; (8001f34 <HAL_UART_MspInit+0xa0>)
 8001ef8:	f000 fadc 	bl	80024b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001efc:	2308      	movs	r3, #8
 8001efe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f00:	2300      	movs	r3, #0
 8001f02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f04:	2300      	movs	r3, #0
 8001f06:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f08:	f107 0310 	add.w	r3, r7, #16
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4809      	ldr	r0, [pc, #36]	; (8001f34 <HAL_UART_MspInit+0xa0>)
 8001f10:	f000 fad0 	bl	80024b4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001f14:	2200      	movs	r2, #0
 8001f16:	2100      	movs	r1, #0
 8001f18:	2026      	movs	r0, #38	; 0x26
 8001f1a:	f000 f9e4 	bl	80022e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f1e:	2026      	movs	r0, #38	; 0x26
 8001f20:	f000 f9fd 	bl	800231e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001f24:	bf00      	nop
 8001f26:	3720      	adds	r7, #32
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	40004400 	.word	0x40004400
 8001f30:	40021000 	.word	0x40021000
 8001f34:	40010800 	.word	0x40010800

08001f38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f3c:	e7fe      	b.n	8001f3c <NMI_Handler+0x4>

08001f3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f3e:	b480      	push	{r7}
 8001f40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f42:	e7fe      	b.n	8001f42 <HardFault_Handler+0x4>

08001f44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f48:	e7fe      	b.n	8001f48 <MemManage_Handler+0x4>

08001f4a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f4a:	b480      	push	{r7}
 8001f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f4e:	e7fe      	b.n	8001f4e <BusFault_Handler+0x4>

08001f50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f54:	e7fe      	b.n	8001f54 <UsageFault_Handler+0x4>

08001f56 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f56:	b480      	push	{r7}
 8001f58:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f5a:	bf00      	nop
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bc80      	pop	{r7}
 8001f60:	4770      	bx	lr

08001f62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f62:	b480      	push	{r7}
 8001f64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f66:	bf00      	nop
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bc80      	pop	{r7}
 8001f6c:	4770      	bx	lr

08001f6e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f6e:	b480      	push	{r7}
 8001f70:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f72:	bf00      	nop
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bc80      	pop	{r7}
 8001f78:	4770      	bx	lr

08001f7a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f7e:	f000 f8bf 	bl	8002100 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f82:	bf00      	nop
 8001f84:	bd80      	pop	{r7, pc}
	...

08001f88 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001f8c:	4802      	ldr	r0, [pc, #8]	; (8001f98 <TIM2_IRQHandler+0x10>)
 8001f8e:	f001 f9fb 	bl	8003388 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001f92:	bf00      	nop
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	200001b4 	.word	0x200001b4

08001f9c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001fa0:	4802      	ldr	r0, [pc, #8]	; (8001fac <USART2_IRQHandler+0x10>)
 8001fa2:	f002 f893 	bl	80040cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001fa6:	bf00      	nop
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	200001fc 	.word	0x200001fc

08001fb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b086      	sub	sp, #24
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fb8:	4a14      	ldr	r2, [pc, #80]	; (800200c <_sbrk+0x5c>)
 8001fba:	4b15      	ldr	r3, [pc, #84]	; (8002010 <_sbrk+0x60>)
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fc4:	4b13      	ldr	r3, [pc, #76]	; (8002014 <_sbrk+0x64>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d102      	bne.n	8001fd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fcc:	4b11      	ldr	r3, [pc, #68]	; (8002014 <_sbrk+0x64>)
 8001fce:	4a12      	ldr	r2, [pc, #72]	; (8002018 <_sbrk+0x68>)
 8001fd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fd2:	4b10      	ldr	r3, [pc, #64]	; (8002014 <_sbrk+0x64>)
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4413      	add	r3, r2
 8001fda:	693a      	ldr	r2, [r7, #16]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d207      	bcs.n	8001ff0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fe0:	f002 fc6c 	bl	80048bc <__errno>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	220c      	movs	r2, #12
 8001fe8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fea:	f04f 33ff 	mov.w	r3, #4294967295
 8001fee:	e009      	b.n	8002004 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ff0:	4b08      	ldr	r3, [pc, #32]	; (8002014 <_sbrk+0x64>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ff6:	4b07      	ldr	r3, [pc, #28]	; (8002014 <_sbrk+0x64>)
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4413      	add	r3, r2
 8001ffe:	4a05      	ldr	r2, [pc, #20]	; (8002014 <_sbrk+0x64>)
 8002000:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002002:	68fb      	ldr	r3, [r7, #12]
}
 8002004:	4618      	mov	r0, r3
 8002006:	3718      	adds	r7, #24
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	20005000 	.word	0x20005000
 8002010:	00000400 	.word	0x00000400
 8002014:	20000160 	.word	0x20000160
 8002018:	200004c0 	.word	0x200004c0

0800201c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002020:	bf00      	nop
 8002022:	46bd      	mov	sp, r7
 8002024:	bc80      	pop	{r7}
 8002026:	4770      	bx	lr

08002028 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002028:	480c      	ldr	r0, [pc, #48]	; (800205c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800202a:	490d      	ldr	r1, [pc, #52]	; (8002060 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800202c:	4a0d      	ldr	r2, [pc, #52]	; (8002064 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800202e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002030:	e002      	b.n	8002038 <LoopCopyDataInit>

08002032 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002032:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002034:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002036:	3304      	adds	r3, #4

08002038 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002038:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800203a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800203c:	d3f9      	bcc.n	8002032 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800203e:	4a0a      	ldr	r2, [pc, #40]	; (8002068 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002040:	4c0a      	ldr	r4, [pc, #40]	; (800206c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002042:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002044:	e001      	b.n	800204a <LoopFillZerobss>

08002046 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002046:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002048:	3204      	adds	r2, #4

0800204a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800204a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800204c:	d3fb      	bcc.n	8002046 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800204e:	f7ff ffe5 	bl	800201c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002052:	f002 fc39 	bl	80048c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002056:	f7ff f869 	bl	800112c <main>
  bx lr
 800205a:	4770      	bx	lr
  ldr r0, =_sdata
 800205c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002060:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8002064:	08005288 	.word	0x08005288
  ldr r2, =_sbss
 8002068:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 800206c:	200004bc 	.word	0x200004bc

08002070 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002070:	e7fe      	b.n	8002070 <ADC1_2_IRQHandler>
	...

08002074 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002078:	4b08      	ldr	r3, [pc, #32]	; (800209c <HAL_Init+0x28>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a07      	ldr	r2, [pc, #28]	; (800209c <HAL_Init+0x28>)
 800207e:	f043 0310 	orr.w	r3, r3, #16
 8002082:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002084:	2003      	movs	r0, #3
 8002086:	f000 f923 	bl	80022d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800208a:	200f      	movs	r0, #15
 800208c:	f000 f808 	bl	80020a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002090:	f7ff fe64 	bl	8001d5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002094:	2300      	movs	r3, #0
}
 8002096:	4618      	mov	r0, r3
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40022000 	.word	0x40022000

080020a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020a8:	4b12      	ldr	r3, [pc, #72]	; (80020f4 <HAL_InitTick+0x54>)
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	4b12      	ldr	r3, [pc, #72]	; (80020f8 <HAL_InitTick+0x58>)
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	4619      	mov	r1, r3
 80020b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80020ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80020be:	4618      	mov	r0, r3
 80020c0:	f000 f93b 	bl	800233a <HAL_SYSTICK_Config>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e00e      	b.n	80020ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2b0f      	cmp	r3, #15
 80020d2:	d80a      	bhi.n	80020ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020d4:	2200      	movs	r2, #0
 80020d6:	6879      	ldr	r1, [r7, #4]
 80020d8:	f04f 30ff 	mov.w	r0, #4294967295
 80020dc:	f000 f903 	bl	80022e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020e0:	4a06      	ldr	r2, [pc, #24]	; (80020fc <HAL_InitTick+0x5c>)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020e6:	2300      	movs	r3, #0
 80020e8:	e000      	b.n	80020ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3708      	adds	r7, #8
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	20000020 	.word	0x20000020
 80020f8:	20000028 	.word	0x20000028
 80020fc:	20000024 	.word	0x20000024

08002100 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002104:	4b05      	ldr	r3, [pc, #20]	; (800211c <HAL_IncTick+0x1c>)
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	461a      	mov	r2, r3
 800210a:	4b05      	ldr	r3, [pc, #20]	; (8002120 <HAL_IncTick+0x20>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4413      	add	r3, r2
 8002110:	4a03      	ldr	r2, [pc, #12]	; (8002120 <HAL_IncTick+0x20>)
 8002112:	6013      	str	r3, [r2, #0]
}
 8002114:	bf00      	nop
 8002116:	46bd      	mov	sp, r7
 8002118:	bc80      	pop	{r7}
 800211a:	4770      	bx	lr
 800211c:	20000028 	.word	0x20000028
 8002120:	200004a8 	.word	0x200004a8

08002124 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  return uwTick;
 8002128:	4b02      	ldr	r3, [pc, #8]	; (8002134 <HAL_GetTick+0x10>)
 800212a:	681b      	ldr	r3, [r3, #0]
}
 800212c:	4618      	mov	r0, r3
 800212e:	46bd      	mov	sp, r7
 8002130:	bc80      	pop	{r7}
 8002132:	4770      	bx	lr
 8002134:	200004a8 	.word	0x200004a8

08002138 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002138:	b480      	push	{r7}
 800213a:	b085      	sub	sp, #20
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f003 0307 	and.w	r3, r3, #7
 8002146:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002148:	4b0c      	ldr	r3, [pc, #48]	; (800217c <__NVIC_SetPriorityGrouping+0x44>)
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800214e:	68ba      	ldr	r2, [r7, #8]
 8002150:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002154:	4013      	ands	r3, r2
 8002156:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002160:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002164:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002168:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800216a:	4a04      	ldr	r2, [pc, #16]	; (800217c <__NVIC_SetPriorityGrouping+0x44>)
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	60d3      	str	r3, [r2, #12]
}
 8002170:	bf00      	nop
 8002172:	3714      	adds	r7, #20
 8002174:	46bd      	mov	sp, r7
 8002176:	bc80      	pop	{r7}
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	e000ed00 	.word	0xe000ed00

08002180 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002184:	4b04      	ldr	r3, [pc, #16]	; (8002198 <__NVIC_GetPriorityGrouping+0x18>)
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	0a1b      	lsrs	r3, r3, #8
 800218a:	f003 0307 	and.w	r3, r3, #7
}
 800218e:	4618      	mov	r0, r3
 8002190:	46bd      	mov	sp, r7
 8002192:	bc80      	pop	{r7}
 8002194:	4770      	bx	lr
 8002196:	bf00      	nop
 8002198:	e000ed00 	.word	0xe000ed00

0800219c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	4603      	mov	r3, r0
 80021a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	db0b      	blt.n	80021c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021ae:	79fb      	ldrb	r3, [r7, #7]
 80021b0:	f003 021f 	and.w	r2, r3, #31
 80021b4:	4906      	ldr	r1, [pc, #24]	; (80021d0 <__NVIC_EnableIRQ+0x34>)
 80021b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ba:	095b      	lsrs	r3, r3, #5
 80021bc:	2001      	movs	r0, #1
 80021be:	fa00 f202 	lsl.w	r2, r0, r2
 80021c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021c6:	bf00      	nop
 80021c8:	370c      	adds	r7, #12
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bc80      	pop	{r7}
 80021ce:	4770      	bx	lr
 80021d0:	e000e100 	.word	0xe000e100

080021d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	4603      	mov	r3, r0
 80021dc:	6039      	str	r1, [r7, #0]
 80021de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	db0a      	blt.n	80021fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	b2da      	uxtb	r2, r3
 80021ec:	490c      	ldr	r1, [pc, #48]	; (8002220 <__NVIC_SetPriority+0x4c>)
 80021ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f2:	0112      	lsls	r2, r2, #4
 80021f4:	b2d2      	uxtb	r2, r2
 80021f6:	440b      	add	r3, r1
 80021f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021fc:	e00a      	b.n	8002214 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	b2da      	uxtb	r2, r3
 8002202:	4908      	ldr	r1, [pc, #32]	; (8002224 <__NVIC_SetPriority+0x50>)
 8002204:	79fb      	ldrb	r3, [r7, #7]
 8002206:	f003 030f 	and.w	r3, r3, #15
 800220a:	3b04      	subs	r3, #4
 800220c:	0112      	lsls	r2, r2, #4
 800220e:	b2d2      	uxtb	r2, r2
 8002210:	440b      	add	r3, r1
 8002212:	761a      	strb	r2, [r3, #24]
}
 8002214:	bf00      	nop
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	bc80      	pop	{r7}
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	e000e100 	.word	0xe000e100
 8002224:	e000ed00 	.word	0xe000ed00

08002228 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002228:	b480      	push	{r7}
 800222a:	b089      	sub	sp, #36	; 0x24
 800222c:	af00      	add	r7, sp, #0
 800222e:	60f8      	str	r0, [r7, #12]
 8002230:	60b9      	str	r1, [r7, #8]
 8002232:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	f003 0307 	and.w	r3, r3, #7
 800223a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800223c:	69fb      	ldr	r3, [r7, #28]
 800223e:	f1c3 0307 	rsb	r3, r3, #7
 8002242:	2b04      	cmp	r3, #4
 8002244:	bf28      	it	cs
 8002246:	2304      	movcs	r3, #4
 8002248:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	3304      	adds	r3, #4
 800224e:	2b06      	cmp	r3, #6
 8002250:	d902      	bls.n	8002258 <NVIC_EncodePriority+0x30>
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	3b03      	subs	r3, #3
 8002256:	e000      	b.n	800225a <NVIC_EncodePriority+0x32>
 8002258:	2300      	movs	r3, #0
 800225a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800225c:	f04f 32ff 	mov.w	r2, #4294967295
 8002260:	69bb      	ldr	r3, [r7, #24]
 8002262:	fa02 f303 	lsl.w	r3, r2, r3
 8002266:	43da      	mvns	r2, r3
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	401a      	ands	r2, r3
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002270:	f04f 31ff 	mov.w	r1, #4294967295
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	fa01 f303 	lsl.w	r3, r1, r3
 800227a:	43d9      	mvns	r1, r3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002280:	4313      	orrs	r3, r2
         );
}
 8002282:	4618      	mov	r0, r3
 8002284:	3724      	adds	r7, #36	; 0x24
 8002286:	46bd      	mov	sp, r7
 8002288:	bc80      	pop	{r7}
 800228a:	4770      	bx	lr

0800228c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	3b01      	subs	r3, #1
 8002298:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800229c:	d301      	bcc.n	80022a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800229e:	2301      	movs	r3, #1
 80022a0:	e00f      	b.n	80022c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022a2:	4a0a      	ldr	r2, [pc, #40]	; (80022cc <SysTick_Config+0x40>)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	3b01      	subs	r3, #1
 80022a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022aa:	210f      	movs	r1, #15
 80022ac:	f04f 30ff 	mov.w	r0, #4294967295
 80022b0:	f7ff ff90 	bl	80021d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022b4:	4b05      	ldr	r3, [pc, #20]	; (80022cc <SysTick_Config+0x40>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022ba:	4b04      	ldr	r3, [pc, #16]	; (80022cc <SysTick_Config+0x40>)
 80022bc:	2207      	movs	r2, #7
 80022be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3708      	adds	r7, #8
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	e000e010 	.word	0xe000e010

080022d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	f7ff ff2d 	bl	8002138 <__NVIC_SetPriorityGrouping>
}
 80022de:	bf00      	nop
 80022e0:	3708      	adds	r7, #8
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}

080022e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022e6:	b580      	push	{r7, lr}
 80022e8:	b086      	sub	sp, #24
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	4603      	mov	r3, r0
 80022ee:	60b9      	str	r1, [r7, #8]
 80022f0:	607a      	str	r2, [r7, #4]
 80022f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022f4:	2300      	movs	r3, #0
 80022f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022f8:	f7ff ff42 	bl	8002180 <__NVIC_GetPriorityGrouping>
 80022fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022fe:	687a      	ldr	r2, [r7, #4]
 8002300:	68b9      	ldr	r1, [r7, #8]
 8002302:	6978      	ldr	r0, [r7, #20]
 8002304:	f7ff ff90 	bl	8002228 <NVIC_EncodePriority>
 8002308:	4602      	mov	r2, r0
 800230a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800230e:	4611      	mov	r1, r2
 8002310:	4618      	mov	r0, r3
 8002312:	f7ff ff5f 	bl	80021d4 <__NVIC_SetPriority>
}
 8002316:	bf00      	nop
 8002318:	3718      	adds	r7, #24
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}

0800231e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800231e:	b580      	push	{r7, lr}
 8002320:	b082      	sub	sp, #8
 8002322:	af00      	add	r7, sp, #0
 8002324:	4603      	mov	r3, r0
 8002326:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002328:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800232c:	4618      	mov	r0, r3
 800232e:	f7ff ff35 	bl	800219c <__NVIC_EnableIRQ>
}
 8002332:	bf00      	nop
 8002334:	3708      	adds	r7, #8
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}

0800233a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800233a:	b580      	push	{r7, lr}
 800233c:	b082      	sub	sp, #8
 800233e:	af00      	add	r7, sp, #0
 8002340:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f7ff ffa2 	bl	800228c <SysTick_Config>
 8002348:	4603      	mov	r3, r0
}
 800234a:	4618      	mov	r0, r3
 800234c:	3708      	adds	r7, #8
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}

08002352 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002352:	b480      	push	{r7}
 8002354:	b085      	sub	sp, #20
 8002356:	af00      	add	r7, sp, #0
 8002358:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800235a:	2300      	movs	r3, #0
 800235c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002364:	2b02      	cmp	r3, #2
 8002366:	d008      	beq.n	800237a <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2204      	movs	r2, #4
 800236c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e020      	b.n	80023bc <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f022 020e 	bic.w	r2, r2, #14
 8002388:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f022 0201 	bic.w	r2, r2, #1
 8002398:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023a2:	2101      	movs	r1, #1
 80023a4:	fa01 f202 	lsl.w	r2, r1, r2
 80023a8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2201      	movs	r2, #1
 80023ae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2200      	movs	r2, #0
 80023b6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80023ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3714      	adds	r7, #20
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bc80      	pop	{r7}
 80023c4:	4770      	bx	lr
	...

080023c8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023d0:	2300      	movs	r3, #0
 80023d2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d005      	beq.n	80023ea <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2204      	movs	r2, #4
 80023e2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	73fb      	strb	r3, [r7, #15]
 80023e8:	e051      	b.n	800248e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f022 020e 	bic.w	r2, r2, #14
 80023f8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f022 0201 	bic.w	r2, r2, #1
 8002408:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a22      	ldr	r2, [pc, #136]	; (8002498 <HAL_DMA_Abort_IT+0xd0>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d029      	beq.n	8002468 <HAL_DMA_Abort_IT+0xa0>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a20      	ldr	r2, [pc, #128]	; (800249c <HAL_DMA_Abort_IT+0xd4>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d022      	beq.n	8002464 <HAL_DMA_Abort_IT+0x9c>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a1f      	ldr	r2, [pc, #124]	; (80024a0 <HAL_DMA_Abort_IT+0xd8>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d01a      	beq.n	800245e <HAL_DMA_Abort_IT+0x96>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a1d      	ldr	r2, [pc, #116]	; (80024a4 <HAL_DMA_Abort_IT+0xdc>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d012      	beq.n	8002458 <HAL_DMA_Abort_IT+0x90>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a1c      	ldr	r2, [pc, #112]	; (80024a8 <HAL_DMA_Abort_IT+0xe0>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d00a      	beq.n	8002452 <HAL_DMA_Abort_IT+0x8a>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a1a      	ldr	r2, [pc, #104]	; (80024ac <HAL_DMA_Abort_IT+0xe4>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d102      	bne.n	800244c <HAL_DMA_Abort_IT+0x84>
 8002446:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800244a:	e00e      	b.n	800246a <HAL_DMA_Abort_IT+0xa2>
 800244c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002450:	e00b      	b.n	800246a <HAL_DMA_Abort_IT+0xa2>
 8002452:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002456:	e008      	b.n	800246a <HAL_DMA_Abort_IT+0xa2>
 8002458:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800245c:	e005      	b.n	800246a <HAL_DMA_Abort_IT+0xa2>
 800245e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002462:	e002      	b.n	800246a <HAL_DMA_Abort_IT+0xa2>
 8002464:	2310      	movs	r3, #16
 8002466:	e000      	b.n	800246a <HAL_DMA_Abort_IT+0xa2>
 8002468:	2301      	movs	r3, #1
 800246a:	4a11      	ldr	r2, [pc, #68]	; (80024b0 <HAL_DMA_Abort_IT+0xe8>)
 800246c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2201      	movs	r2, #1
 8002472:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002482:	2b00      	cmp	r3, #0
 8002484:	d003      	beq.n	800248e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	4798      	blx	r3
    } 
  }
  return status;
 800248e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002490:	4618      	mov	r0, r3
 8002492:	3710      	adds	r7, #16
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	40020008 	.word	0x40020008
 800249c:	4002001c 	.word	0x4002001c
 80024a0:	40020030 	.word	0x40020030
 80024a4:	40020044 	.word	0x40020044
 80024a8:	40020058 	.word	0x40020058
 80024ac:	4002006c 	.word	0x4002006c
 80024b0:	40020000 	.word	0x40020000

080024b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b08b      	sub	sp, #44	; 0x2c
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024be:	2300      	movs	r3, #0
 80024c0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80024c2:	2300      	movs	r3, #0
 80024c4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024c6:	e169      	b.n	800279c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80024c8:	2201      	movs	r2, #1
 80024ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024cc:	fa02 f303 	lsl.w	r3, r2, r3
 80024d0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	69fa      	ldr	r2, [r7, #28]
 80024d8:	4013      	ands	r3, r2
 80024da:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80024dc:	69ba      	ldr	r2, [r7, #24]
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	429a      	cmp	r2, r3
 80024e2:	f040 8158 	bne.w	8002796 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	4a9a      	ldr	r2, [pc, #616]	; (8002754 <HAL_GPIO_Init+0x2a0>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d05e      	beq.n	80025ae <HAL_GPIO_Init+0xfa>
 80024f0:	4a98      	ldr	r2, [pc, #608]	; (8002754 <HAL_GPIO_Init+0x2a0>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d875      	bhi.n	80025e2 <HAL_GPIO_Init+0x12e>
 80024f6:	4a98      	ldr	r2, [pc, #608]	; (8002758 <HAL_GPIO_Init+0x2a4>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d058      	beq.n	80025ae <HAL_GPIO_Init+0xfa>
 80024fc:	4a96      	ldr	r2, [pc, #600]	; (8002758 <HAL_GPIO_Init+0x2a4>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d86f      	bhi.n	80025e2 <HAL_GPIO_Init+0x12e>
 8002502:	4a96      	ldr	r2, [pc, #600]	; (800275c <HAL_GPIO_Init+0x2a8>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d052      	beq.n	80025ae <HAL_GPIO_Init+0xfa>
 8002508:	4a94      	ldr	r2, [pc, #592]	; (800275c <HAL_GPIO_Init+0x2a8>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d869      	bhi.n	80025e2 <HAL_GPIO_Init+0x12e>
 800250e:	4a94      	ldr	r2, [pc, #592]	; (8002760 <HAL_GPIO_Init+0x2ac>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d04c      	beq.n	80025ae <HAL_GPIO_Init+0xfa>
 8002514:	4a92      	ldr	r2, [pc, #584]	; (8002760 <HAL_GPIO_Init+0x2ac>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d863      	bhi.n	80025e2 <HAL_GPIO_Init+0x12e>
 800251a:	4a92      	ldr	r2, [pc, #584]	; (8002764 <HAL_GPIO_Init+0x2b0>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d046      	beq.n	80025ae <HAL_GPIO_Init+0xfa>
 8002520:	4a90      	ldr	r2, [pc, #576]	; (8002764 <HAL_GPIO_Init+0x2b0>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d85d      	bhi.n	80025e2 <HAL_GPIO_Init+0x12e>
 8002526:	2b12      	cmp	r3, #18
 8002528:	d82a      	bhi.n	8002580 <HAL_GPIO_Init+0xcc>
 800252a:	2b12      	cmp	r3, #18
 800252c:	d859      	bhi.n	80025e2 <HAL_GPIO_Init+0x12e>
 800252e:	a201      	add	r2, pc, #4	; (adr r2, 8002534 <HAL_GPIO_Init+0x80>)
 8002530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002534:	080025af 	.word	0x080025af
 8002538:	08002589 	.word	0x08002589
 800253c:	0800259b 	.word	0x0800259b
 8002540:	080025dd 	.word	0x080025dd
 8002544:	080025e3 	.word	0x080025e3
 8002548:	080025e3 	.word	0x080025e3
 800254c:	080025e3 	.word	0x080025e3
 8002550:	080025e3 	.word	0x080025e3
 8002554:	080025e3 	.word	0x080025e3
 8002558:	080025e3 	.word	0x080025e3
 800255c:	080025e3 	.word	0x080025e3
 8002560:	080025e3 	.word	0x080025e3
 8002564:	080025e3 	.word	0x080025e3
 8002568:	080025e3 	.word	0x080025e3
 800256c:	080025e3 	.word	0x080025e3
 8002570:	080025e3 	.word	0x080025e3
 8002574:	080025e3 	.word	0x080025e3
 8002578:	08002591 	.word	0x08002591
 800257c:	080025a5 	.word	0x080025a5
 8002580:	4a79      	ldr	r2, [pc, #484]	; (8002768 <HAL_GPIO_Init+0x2b4>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d013      	beq.n	80025ae <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002586:	e02c      	b.n	80025e2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	623b      	str	r3, [r7, #32]
          break;
 800258e:	e029      	b.n	80025e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	3304      	adds	r3, #4
 8002596:	623b      	str	r3, [r7, #32]
          break;
 8002598:	e024      	b.n	80025e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	3308      	adds	r3, #8
 80025a0:	623b      	str	r3, [r7, #32]
          break;
 80025a2:	e01f      	b.n	80025e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	330c      	adds	r3, #12
 80025aa:	623b      	str	r3, [r7, #32]
          break;
 80025ac:	e01a      	b.n	80025e4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d102      	bne.n	80025bc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80025b6:	2304      	movs	r3, #4
 80025b8:	623b      	str	r3, [r7, #32]
          break;
 80025ba:	e013      	b.n	80025e4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d105      	bne.n	80025d0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025c4:	2308      	movs	r3, #8
 80025c6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	69fa      	ldr	r2, [r7, #28]
 80025cc:	611a      	str	r2, [r3, #16]
          break;
 80025ce:	e009      	b.n	80025e4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025d0:	2308      	movs	r3, #8
 80025d2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	69fa      	ldr	r2, [r7, #28]
 80025d8:	615a      	str	r2, [r3, #20]
          break;
 80025da:	e003      	b.n	80025e4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80025dc:	2300      	movs	r3, #0
 80025de:	623b      	str	r3, [r7, #32]
          break;
 80025e0:	e000      	b.n	80025e4 <HAL_GPIO_Init+0x130>
          break;
 80025e2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80025e4:	69bb      	ldr	r3, [r7, #24]
 80025e6:	2bff      	cmp	r3, #255	; 0xff
 80025e8:	d801      	bhi.n	80025ee <HAL_GPIO_Init+0x13a>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	e001      	b.n	80025f2 <HAL_GPIO_Init+0x13e>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	3304      	adds	r3, #4
 80025f2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	2bff      	cmp	r3, #255	; 0xff
 80025f8:	d802      	bhi.n	8002600 <HAL_GPIO_Init+0x14c>
 80025fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	e002      	b.n	8002606 <HAL_GPIO_Init+0x152>
 8002600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002602:	3b08      	subs	r3, #8
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	210f      	movs	r1, #15
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	fa01 f303 	lsl.w	r3, r1, r3
 8002614:	43db      	mvns	r3, r3
 8002616:	401a      	ands	r2, r3
 8002618:	6a39      	ldr	r1, [r7, #32]
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	fa01 f303 	lsl.w	r3, r1, r3
 8002620:	431a      	orrs	r2, r3
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800262e:	2b00      	cmp	r3, #0
 8002630:	f000 80b1 	beq.w	8002796 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002634:	4b4d      	ldr	r3, [pc, #308]	; (800276c <HAL_GPIO_Init+0x2b8>)
 8002636:	699b      	ldr	r3, [r3, #24]
 8002638:	4a4c      	ldr	r2, [pc, #304]	; (800276c <HAL_GPIO_Init+0x2b8>)
 800263a:	f043 0301 	orr.w	r3, r3, #1
 800263e:	6193      	str	r3, [r2, #24]
 8002640:	4b4a      	ldr	r3, [pc, #296]	; (800276c <HAL_GPIO_Init+0x2b8>)
 8002642:	699b      	ldr	r3, [r3, #24]
 8002644:	f003 0301 	and.w	r3, r3, #1
 8002648:	60bb      	str	r3, [r7, #8]
 800264a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800264c:	4a48      	ldr	r2, [pc, #288]	; (8002770 <HAL_GPIO_Init+0x2bc>)
 800264e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002650:	089b      	lsrs	r3, r3, #2
 8002652:	3302      	adds	r3, #2
 8002654:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002658:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800265a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265c:	f003 0303 	and.w	r3, r3, #3
 8002660:	009b      	lsls	r3, r3, #2
 8002662:	220f      	movs	r2, #15
 8002664:	fa02 f303 	lsl.w	r3, r2, r3
 8002668:	43db      	mvns	r3, r3
 800266a:	68fa      	ldr	r2, [r7, #12]
 800266c:	4013      	ands	r3, r2
 800266e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	4a40      	ldr	r2, [pc, #256]	; (8002774 <HAL_GPIO_Init+0x2c0>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d013      	beq.n	80026a0 <HAL_GPIO_Init+0x1ec>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	4a3f      	ldr	r2, [pc, #252]	; (8002778 <HAL_GPIO_Init+0x2c4>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d00d      	beq.n	800269c <HAL_GPIO_Init+0x1e8>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	4a3e      	ldr	r2, [pc, #248]	; (800277c <HAL_GPIO_Init+0x2c8>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d007      	beq.n	8002698 <HAL_GPIO_Init+0x1e4>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	4a3d      	ldr	r2, [pc, #244]	; (8002780 <HAL_GPIO_Init+0x2cc>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d101      	bne.n	8002694 <HAL_GPIO_Init+0x1e0>
 8002690:	2303      	movs	r3, #3
 8002692:	e006      	b.n	80026a2 <HAL_GPIO_Init+0x1ee>
 8002694:	2304      	movs	r3, #4
 8002696:	e004      	b.n	80026a2 <HAL_GPIO_Init+0x1ee>
 8002698:	2302      	movs	r3, #2
 800269a:	e002      	b.n	80026a2 <HAL_GPIO_Init+0x1ee>
 800269c:	2301      	movs	r3, #1
 800269e:	e000      	b.n	80026a2 <HAL_GPIO_Init+0x1ee>
 80026a0:	2300      	movs	r3, #0
 80026a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026a4:	f002 0203 	and.w	r2, r2, #3
 80026a8:	0092      	lsls	r2, r2, #2
 80026aa:	4093      	lsls	r3, r2
 80026ac:	68fa      	ldr	r2, [r7, #12]
 80026ae:	4313      	orrs	r3, r2
 80026b0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80026b2:	492f      	ldr	r1, [pc, #188]	; (8002770 <HAL_GPIO_Init+0x2bc>)
 80026b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b6:	089b      	lsrs	r3, r3, #2
 80026b8:	3302      	adds	r3, #2
 80026ba:	68fa      	ldr	r2, [r7, #12]
 80026bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d006      	beq.n	80026da <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80026cc:	4b2d      	ldr	r3, [pc, #180]	; (8002784 <HAL_GPIO_Init+0x2d0>)
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	492c      	ldr	r1, [pc, #176]	; (8002784 <HAL_GPIO_Init+0x2d0>)
 80026d2:	69bb      	ldr	r3, [r7, #24]
 80026d4:	4313      	orrs	r3, r2
 80026d6:	600b      	str	r3, [r1, #0]
 80026d8:	e006      	b.n	80026e8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80026da:	4b2a      	ldr	r3, [pc, #168]	; (8002784 <HAL_GPIO_Init+0x2d0>)
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	43db      	mvns	r3, r3
 80026e2:	4928      	ldr	r1, [pc, #160]	; (8002784 <HAL_GPIO_Init+0x2d0>)
 80026e4:	4013      	ands	r3, r2
 80026e6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d006      	beq.n	8002702 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80026f4:	4b23      	ldr	r3, [pc, #140]	; (8002784 <HAL_GPIO_Init+0x2d0>)
 80026f6:	685a      	ldr	r2, [r3, #4]
 80026f8:	4922      	ldr	r1, [pc, #136]	; (8002784 <HAL_GPIO_Init+0x2d0>)
 80026fa:	69bb      	ldr	r3, [r7, #24]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	604b      	str	r3, [r1, #4]
 8002700:	e006      	b.n	8002710 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002702:	4b20      	ldr	r3, [pc, #128]	; (8002784 <HAL_GPIO_Init+0x2d0>)
 8002704:	685a      	ldr	r2, [r3, #4]
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	43db      	mvns	r3, r3
 800270a:	491e      	ldr	r1, [pc, #120]	; (8002784 <HAL_GPIO_Init+0x2d0>)
 800270c:	4013      	ands	r3, r2
 800270e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002718:	2b00      	cmp	r3, #0
 800271a:	d006      	beq.n	800272a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800271c:	4b19      	ldr	r3, [pc, #100]	; (8002784 <HAL_GPIO_Init+0x2d0>)
 800271e:	689a      	ldr	r2, [r3, #8]
 8002720:	4918      	ldr	r1, [pc, #96]	; (8002784 <HAL_GPIO_Init+0x2d0>)
 8002722:	69bb      	ldr	r3, [r7, #24]
 8002724:	4313      	orrs	r3, r2
 8002726:	608b      	str	r3, [r1, #8]
 8002728:	e006      	b.n	8002738 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800272a:	4b16      	ldr	r3, [pc, #88]	; (8002784 <HAL_GPIO_Init+0x2d0>)
 800272c:	689a      	ldr	r2, [r3, #8]
 800272e:	69bb      	ldr	r3, [r7, #24]
 8002730:	43db      	mvns	r3, r3
 8002732:	4914      	ldr	r1, [pc, #80]	; (8002784 <HAL_GPIO_Init+0x2d0>)
 8002734:	4013      	ands	r3, r2
 8002736:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002740:	2b00      	cmp	r3, #0
 8002742:	d021      	beq.n	8002788 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002744:	4b0f      	ldr	r3, [pc, #60]	; (8002784 <HAL_GPIO_Init+0x2d0>)
 8002746:	68da      	ldr	r2, [r3, #12]
 8002748:	490e      	ldr	r1, [pc, #56]	; (8002784 <HAL_GPIO_Init+0x2d0>)
 800274a:	69bb      	ldr	r3, [r7, #24]
 800274c:	4313      	orrs	r3, r2
 800274e:	60cb      	str	r3, [r1, #12]
 8002750:	e021      	b.n	8002796 <HAL_GPIO_Init+0x2e2>
 8002752:	bf00      	nop
 8002754:	10320000 	.word	0x10320000
 8002758:	10310000 	.word	0x10310000
 800275c:	10220000 	.word	0x10220000
 8002760:	10210000 	.word	0x10210000
 8002764:	10120000 	.word	0x10120000
 8002768:	10110000 	.word	0x10110000
 800276c:	40021000 	.word	0x40021000
 8002770:	40010000 	.word	0x40010000
 8002774:	40010800 	.word	0x40010800
 8002778:	40010c00 	.word	0x40010c00
 800277c:	40011000 	.word	0x40011000
 8002780:	40011400 	.word	0x40011400
 8002784:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002788:	4b0b      	ldr	r3, [pc, #44]	; (80027b8 <HAL_GPIO_Init+0x304>)
 800278a:	68da      	ldr	r2, [r3, #12]
 800278c:	69bb      	ldr	r3, [r7, #24]
 800278e:	43db      	mvns	r3, r3
 8002790:	4909      	ldr	r1, [pc, #36]	; (80027b8 <HAL_GPIO_Init+0x304>)
 8002792:	4013      	ands	r3, r2
 8002794:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002798:	3301      	adds	r3, #1
 800279a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a2:	fa22 f303 	lsr.w	r3, r2, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	f47f ae8e 	bne.w	80024c8 <HAL_GPIO_Init+0x14>
  }
}
 80027ac:	bf00      	nop
 80027ae:	bf00      	nop
 80027b0:	372c      	adds	r7, #44	; 0x2c
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bc80      	pop	{r7}
 80027b6:	4770      	bx	lr
 80027b8:	40010400 	.word	0x40010400

080027bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80027bc:	b480      	push	{r7}
 80027be:	b085      	sub	sp, #20
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
 80027c4:	460b      	mov	r3, r1
 80027c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	689a      	ldr	r2, [r3, #8]
 80027cc:	887b      	ldrh	r3, [r7, #2]
 80027ce:	4013      	ands	r3, r2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d002      	beq.n	80027da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80027d4:	2301      	movs	r3, #1
 80027d6:	73fb      	strb	r3, [r7, #15]
 80027d8:	e001      	b.n	80027de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027da:	2300      	movs	r3, #0
 80027dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80027de:	7bfb      	ldrb	r3, [r7, #15]
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3714      	adds	r7, #20
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bc80      	pop	{r7}
 80027e8:	4770      	bx	lr

080027ea <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027ea:	b480      	push	{r7}
 80027ec:	b083      	sub	sp, #12
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]
 80027f2:	460b      	mov	r3, r1
 80027f4:	807b      	strh	r3, [r7, #2]
 80027f6:	4613      	mov	r3, r2
 80027f8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027fa:	787b      	ldrb	r3, [r7, #1]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d003      	beq.n	8002808 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002800:	887a      	ldrh	r2, [r7, #2]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002806:	e003      	b.n	8002810 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002808:	887b      	ldrh	r3, [r7, #2]
 800280a:	041a      	lsls	r2, r3, #16
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	611a      	str	r2, [r3, #16]
}
 8002810:	bf00      	nop
 8002812:	370c      	adds	r7, #12
 8002814:	46bd      	mov	sp, r7
 8002816:	bc80      	pop	{r7}
 8002818:	4770      	bx	lr
	...

0800281c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b086      	sub	sp, #24
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e26c      	b.n	8002d08 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 0301 	and.w	r3, r3, #1
 8002836:	2b00      	cmp	r3, #0
 8002838:	f000 8087 	beq.w	800294a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800283c:	4b92      	ldr	r3, [pc, #584]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f003 030c 	and.w	r3, r3, #12
 8002844:	2b04      	cmp	r3, #4
 8002846:	d00c      	beq.n	8002862 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002848:	4b8f      	ldr	r3, [pc, #572]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f003 030c 	and.w	r3, r3, #12
 8002850:	2b08      	cmp	r3, #8
 8002852:	d112      	bne.n	800287a <HAL_RCC_OscConfig+0x5e>
 8002854:	4b8c      	ldr	r3, [pc, #560]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800285c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002860:	d10b      	bne.n	800287a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002862:	4b89      	ldr	r3, [pc, #548]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800286a:	2b00      	cmp	r3, #0
 800286c:	d06c      	beq.n	8002948 <HAL_RCC_OscConfig+0x12c>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d168      	bne.n	8002948 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e246      	b.n	8002d08 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002882:	d106      	bne.n	8002892 <HAL_RCC_OscConfig+0x76>
 8002884:	4b80      	ldr	r3, [pc, #512]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a7f      	ldr	r2, [pc, #508]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 800288a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800288e:	6013      	str	r3, [r2, #0]
 8002890:	e02e      	b.n	80028f0 <HAL_RCC_OscConfig+0xd4>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d10c      	bne.n	80028b4 <HAL_RCC_OscConfig+0x98>
 800289a:	4b7b      	ldr	r3, [pc, #492]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a7a      	ldr	r2, [pc, #488]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 80028a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028a4:	6013      	str	r3, [r2, #0]
 80028a6:	4b78      	ldr	r3, [pc, #480]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a77      	ldr	r2, [pc, #476]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 80028ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028b0:	6013      	str	r3, [r2, #0]
 80028b2:	e01d      	b.n	80028f0 <HAL_RCC_OscConfig+0xd4>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028bc:	d10c      	bne.n	80028d8 <HAL_RCC_OscConfig+0xbc>
 80028be:	4b72      	ldr	r3, [pc, #456]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a71      	ldr	r2, [pc, #452]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 80028c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028c8:	6013      	str	r3, [r2, #0]
 80028ca:	4b6f      	ldr	r3, [pc, #444]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a6e      	ldr	r2, [pc, #440]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 80028d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028d4:	6013      	str	r3, [r2, #0]
 80028d6:	e00b      	b.n	80028f0 <HAL_RCC_OscConfig+0xd4>
 80028d8:	4b6b      	ldr	r3, [pc, #428]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a6a      	ldr	r2, [pc, #424]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 80028de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028e2:	6013      	str	r3, [r2, #0]
 80028e4:	4b68      	ldr	r3, [pc, #416]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a67      	ldr	r2, [pc, #412]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 80028ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028ee:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d013      	beq.n	8002920 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028f8:	f7ff fc14 	bl	8002124 <HAL_GetTick>
 80028fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028fe:	e008      	b.n	8002912 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002900:	f7ff fc10 	bl	8002124 <HAL_GetTick>
 8002904:	4602      	mov	r2, r0
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	1ad3      	subs	r3, r2, r3
 800290a:	2b64      	cmp	r3, #100	; 0x64
 800290c:	d901      	bls.n	8002912 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800290e:	2303      	movs	r3, #3
 8002910:	e1fa      	b.n	8002d08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002912:	4b5d      	ldr	r3, [pc, #372]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800291a:	2b00      	cmp	r3, #0
 800291c:	d0f0      	beq.n	8002900 <HAL_RCC_OscConfig+0xe4>
 800291e:	e014      	b.n	800294a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002920:	f7ff fc00 	bl	8002124 <HAL_GetTick>
 8002924:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002926:	e008      	b.n	800293a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002928:	f7ff fbfc 	bl	8002124 <HAL_GetTick>
 800292c:	4602      	mov	r2, r0
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	1ad3      	subs	r3, r2, r3
 8002932:	2b64      	cmp	r3, #100	; 0x64
 8002934:	d901      	bls.n	800293a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002936:	2303      	movs	r3, #3
 8002938:	e1e6      	b.n	8002d08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800293a:	4b53      	ldr	r3, [pc, #332]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002942:	2b00      	cmp	r3, #0
 8002944:	d1f0      	bne.n	8002928 <HAL_RCC_OscConfig+0x10c>
 8002946:	e000      	b.n	800294a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002948:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	2b00      	cmp	r3, #0
 8002954:	d063      	beq.n	8002a1e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002956:	4b4c      	ldr	r3, [pc, #304]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	f003 030c 	and.w	r3, r3, #12
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00b      	beq.n	800297a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002962:	4b49      	ldr	r3, [pc, #292]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	f003 030c 	and.w	r3, r3, #12
 800296a:	2b08      	cmp	r3, #8
 800296c:	d11c      	bne.n	80029a8 <HAL_RCC_OscConfig+0x18c>
 800296e:	4b46      	ldr	r3, [pc, #280]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d116      	bne.n	80029a8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800297a:	4b43      	ldr	r3, [pc, #268]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 0302 	and.w	r3, r3, #2
 8002982:	2b00      	cmp	r3, #0
 8002984:	d005      	beq.n	8002992 <HAL_RCC_OscConfig+0x176>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	691b      	ldr	r3, [r3, #16]
 800298a:	2b01      	cmp	r3, #1
 800298c:	d001      	beq.n	8002992 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e1ba      	b.n	8002d08 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002992:	4b3d      	ldr	r3, [pc, #244]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	695b      	ldr	r3, [r3, #20]
 800299e:	00db      	lsls	r3, r3, #3
 80029a0:	4939      	ldr	r1, [pc, #228]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 80029a2:	4313      	orrs	r3, r2
 80029a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029a6:	e03a      	b.n	8002a1e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	691b      	ldr	r3, [r3, #16]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d020      	beq.n	80029f2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029b0:	4b36      	ldr	r3, [pc, #216]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 80029b2:	2201      	movs	r2, #1
 80029b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029b6:	f7ff fbb5 	bl	8002124 <HAL_GetTick>
 80029ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029bc:	e008      	b.n	80029d0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029be:	f7ff fbb1 	bl	8002124 <HAL_GetTick>
 80029c2:	4602      	mov	r2, r0
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	1ad3      	subs	r3, r2, r3
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d901      	bls.n	80029d0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80029cc:	2303      	movs	r3, #3
 80029ce:	e19b      	b.n	8002d08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029d0:	4b2d      	ldr	r3, [pc, #180]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0302 	and.w	r3, r3, #2
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d0f0      	beq.n	80029be <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029dc:	4b2a      	ldr	r3, [pc, #168]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	695b      	ldr	r3, [r3, #20]
 80029e8:	00db      	lsls	r3, r3, #3
 80029ea:	4927      	ldr	r1, [pc, #156]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 80029ec:	4313      	orrs	r3, r2
 80029ee:	600b      	str	r3, [r1, #0]
 80029f0:	e015      	b.n	8002a1e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029f2:	4b26      	ldr	r3, [pc, #152]	; (8002a8c <HAL_RCC_OscConfig+0x270>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f8:	f7ff fb94 	bl	8002124 <HAL_GetTick>
 80029fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029fe:	e008      	b.n	8002a12 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a00:	f7ff fb90 	bl	8002124 <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d901      	bls.n	8002a12 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	e17a      	b.n	8002d08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a12:	4b1d      	ldr	r3, [pc, #116]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0302 	and.w	r3, r3, #2
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d1f0      	bne.n	8002a00 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0308 	and.w	r3, r3, #8
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d03a      	beq.n	8002aa0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	699b      	ldr	r3, [r3, #24]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d019      	beq.n	8002a66 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a32:	4b17      	ldr	r3, [pc, #92]	; (8002a90 <HAL_RCC_OscConfig+0x274>)
 8002a34:	2201      	movs	r2, #1
 8002a36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a38:	f7ff fb74 	bl	8002124 <HAL_GetTick>
 8002a3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a3e:	e008      	b.n	8002a52 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a40:	f7ff fb70 	bl	8002124 <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e15a      	b.n	8002d08 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a52:	4b0d      	ldr	r3, [pc, #52]	; (8002a88 <HAL_RCC_OscConfig+0x26c>)
 8002a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a56:	f003 0302 	and.w	r3, r3, #2
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d0f0      	beq.n	8002a40 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002a5e:	2001      	movs	r0, #1
 8002a60:	f000 fad8 	bl	8003014 <RCC_Delay>
 8002a64:	e01c      	b.n	8002aa0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a66:	4b0a      	ldr	r3, [pc, #40]	; (8002a90 <HAL_RCC_OscConfig+0x274>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a6c:	f7ff fb5a 	bl	8002124 <HAL_GetTick>
 8002a70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a72:	e00f      	b.n	8002a94 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a74:	f7ff fb56 	bl	8002124 <HAL_GetTick>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	2b02      	cmp	r3, #2
 8002a80:	d908      	bls.n	8002a94 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	e140      	b.n	8002d08 <HAL_RCC_OscConfig+0x4ec>
 8002a86:	bf00      	nop
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	42420000 	.word	0x42420000
 8002a90:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a94:	4b9e      	ldr	r3, [pc, #632]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a98:	f003 0302 	and.w	r3, r3, #2
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d1e9      	bne.n	8002a74 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0304 	and.w	r3, r3, #4
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	f000 80a6 	beq.w	8002bfa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ab2:	4b97      	ldr	r3, [pc, #604]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002ab4:	69db      	ldr	r3, [r3, #28]
 8002ab6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d10d      	bne.n	8002ada <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002abe:	4b94      	ldr	r3, [pc, #592]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002ac0:	69db      	ldr	r3, [r3, #28]
 8002ac2:	4a93      	ldr	r2, [pc, #588]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002ac4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ac8:	61d3      	str	r3, [r2, #28]
 8002aca:	4b91      	ldr	r3, [pc, #580]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002acc:	69db      	ldr	r3, [r3, #28]
 8002ace:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ad2:	60bb      	str	r3, [r7, #8]
 8002ad4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ada:	4b8e      	ldr	r3, [pc, #568]	; (8002d14 <HAL_RCC_OscConfig+0x4f8>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d118      	bne.n	8002b18 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ae6:	4b8b      	ldr	r3, [pc, #556]	; (8002d14 <HAL_RCC_OscConfig+0x4f8>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a8a      	ldr	r2, [pc, #552]	; (8002d14 <HAL_RCC_OscConfig+0x4f8>)
 8002aec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002af0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002af2:	f7ff fb17 	bl	8002124 <HAL_GetTick>
 8002af6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002af8:	e008      	b.n	8002b0c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002afa:	f7ff fb13 	bl	8002124 <HAL_GetTick>
 8002afe:	4602      	mov	r2, r0
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	2b64      	cmp	r3, #100	; 0x64
 8002b06:	d901      	bls.n	8002b0c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002b08:	2303      	movs	r3, #3
 8002b0a:	e0fd      	b.n	8002d08 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b0c:	4b81      	ldr	r3, [pc, #516]	; (8002d14 <HAL_RCC_OscConfig+0x4f8>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d0f0      	beq.n	8002afa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d106      	bne.n	8002b2e <HAL_RCC_OscConfig+0x312>
 8002b20:	4b7b      	ldr	r3, [pc, #492]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002b22:	6a1b      	ldr	r3, [r3, #32]
 8002b24:	4a7a      	ldr	r2, [pc, #488]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002b26:	f043 0301 	orr.w	r3, r3, #1
 8002b2a:	6213      	str	r3, [r2, #32]
 8002b2c:	e02d      	b.n	8002b8a <HAL_RCC_OscConfig+0x36e>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	68db      	ldr	r3, [r3, #12]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d10c      	bne.n	8002b50 <HAL_RCC_OscConfig+0x334>
 8002b36:	4b76      	ldr	r3, [pc, #472]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002b38:	6a1b      	ldr	r3, [r3, #32]
 8002b3a:	4a75      	ldr	r2, [pc, #468]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002b3c:	f023 0301 	bic.w	r3, r3, #1
 8002b40:	6213      	str	r3, [r2, #32]
 8002b42:	4b73      	ldr	r3, [pc, #460]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002b44:	6a1b      	ldr	r3, [r3, #32]
 8002b46:	4a72      	ldr	r2, [pc, #456]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002b48:	f023 0304 	bic.w	r3, r3, #4
 8002b4c:	6213      	str	r3, [r2, #32]
 8002b4e:	e01c      	b.n	8002b8a <HAL_RCC_OscConfig+0x36e>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	2b05      	cmp	r3, #5
 8002b56:	d10c      	bne.n	8002b72 <HAL_RCC_OscConfig+0x356>
 8002b58:	4b6d      	ldr	r3, [pc, #436]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002b5a:	6a1b      	ldr	r3, [r3, #32]
 8002b5c:	4a6c      	ldr	r2, [pc, #432]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002b5e:	f043 0304 	orr.w	r3, r3, #4
 8002b62:	6213      	str	r3, [r2, #32]
 8002b64:	4b6a      	ldr	r3, [pc, #424]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002b66:	6a1b      	ldr	r3, [r3, #32]
 8002b68:	4a69      	ldr	r2, [pc, #420]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002b6a:	f043 0301 	orr.w	r3, r3, #1
 8002b6e:	6213      	str	r3, [r2, #32]
 8002b70:	e00b      	b.n	8002b8a <HAL_RCC_OscConfig+0x36e>
 8002b72:	4b67      	ldr	r3, [pc, #412]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002b74:	6a1b      	ldr	r3, [r3, #32]
 8002b76:	4a66      	ldr	r2, [pc, #408]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002b78:	f023 0301 	bic.w	r3, r3, #1
 8002b7c:	6213      	str	r3, [r2, #32]
 8002b7e:	4b64      	ldr	r3, [pc, #400]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002b80:	6a1b      	ldr	r3, [r3, #32]
 8002b82:	4a63      	ldr	r2, [pc, #396]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002b84:	f023 0304 	bic.w	r3, r3, #4
 8002b88:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d015      	beq.n	8002bbe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b92:	f7ff fac7 	bl	8002124 <HAL_GetTick>
 8002b96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b98:	e00a      	b.n	8002bb0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b9a:	f7ff fac3 	bl	8002124 <HAL_GetTick>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d901      	bls.n	8002bb0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002bac:	2303      	movs	r3, #3
 8002bae:	e0ab      	b.n	8002d08 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bb0:	4b57      	ldr	r3, [pc, #348]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002bb2:	6a1b      	ldr	r3, [r3, #32]
 8002bb4:	f003 0302 	and.w	r3, r3, #2
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d0ee      	beq.n	8002b9a <HAL_RCC_OscConfig+0x37e>
 8002bbc:	e014      	b.n	8002be8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bbe:	f7ff fab1 	bl	8002124 <HAL_GetTick>
 8002bc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bc4:	e00a      	b.n	8002bdc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bc6:	f7ff faad 	bl	8002124 <HAL_GetTick>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d901      	bls.n	8002bdc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e095      	b.n	8002d08 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bdc:	4b4c      	ldr	r3, [pc, #304]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002bde:	6a1b      	ldr	r3, [r3, #32]
 8002be0:	f003 0302 	and.w	r3, r3, #2
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d1ee      	bne.n	8002bc6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002be8:	7dfb      	ldrb	r3, [r7, #23]
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d105      	bne.n	8002bfa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bee:	4b48      	ldr	r3, [pc, #288]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002bf0:	69db      	ldr	r3, [r3, #28]
 8002bf2:	4a47      	ldr	r2, [pc, #284]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002bf4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bf8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	69db      	ldr	r3, [r3, #28]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	f000 8081 	beq.w	8002d06 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c04:	4b42      	ldr	r3, [pc, #264]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	f003 030c 	and.w	r3, r3, #12
 8002c0c:	2b08      	cmp	r3, #8
 8002c0e:	d061      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	69db      	ldr	r3, [r3, #28]
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d146      	bne.n	8002ca6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c18:	4b3f      	ldr	r3, [pc, #252]	; (8002d18 <HAL_RCC_OscConfig+0x4fc>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c1e:	f7ff fa81 	bl	8002124 <HAL_GetTick>
 8002c22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c24:	e008      	b.n	8002c38 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c26:	f7ff fa7d 	bl	8002124 <HAL_GetTick>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	1ad3      	subs	r3, r2, r3
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d901      	bls.n	8002c38 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002c34:	2303      	movs	r3, #3
 8002c36:	e067      	b.n	8002d08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c38:	4b35      	ldr	r3, [pc, #212]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d1f0      	bne.n	8002c26 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a1b      	ldr	r3, [r3, #32]
 8002c48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c4c:	d108      	bne.n	8002c60 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c4e:	4b30      	ldr	r3, [pc, #192]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	492d      	ldr	r1, [pc, #180]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c60:	4b2b      	ldr	r3, [pc, #172]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6a19      	ldr	r1, [r3, #32]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c70:	430b      	orrs	r3, r1
 8002c72:	4927      	ldr	r1, [pc, #156]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002c74:	4313      	orrs	r3, r2
 8002c76:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c78:	4b27      	ldr	r3, [pc, #156]	; (8002d18 <HAL_RCC_OscConfig+0x4fc>)
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c7e:	f7ff fa51 	bl	8002124 <HAL_GetTick>
 8002c82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c84:	e008      	b.n	8002c98 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c86:	f7ff fa4d 	bl	8002124 <HAL_GetTick>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	2b02      	cmp	r3, #2
 8002c92:	d901      	bls.n	8002c98 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002c94:	2303      	movs	r3, #3
 8002c96:	e037      	b.n	8002d08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c98:	4b1d      	ldr	r3, [pc, #116]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d0f0      	beq.n	8002c86 <HAL_RCC_OscConfig+0x46a>
 8002ca4:	e02f      	b.n	8002d06 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ca6:	4b1c      	ldr	r3, [pc, #112]	; (8002d18 <HAL_RCC_OscConfig+0x4fc>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cac:	f7ff fa3a 	bl	8002124 <HAL_GetTick>
 8002cb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cb2:	e008      	b.n	8002cc6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cb4:	f7ff fa36 	bl	8002124 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d901      	bls.n	8002cc6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e020      	b.n	8002d08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cc6:	4b12      	ldr	r3, [pc, #72]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d1f0      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x498>
 8002cd2:	e018      	b.n	8002d06 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	69db      	ldr	r3, [r3, #28]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d101      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e013      	b.n	8002d08 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ce0:	4b0b      	ldr	r3, [pc, #44]	; (8002d10 <HAL_RCC_OscConfig+0x4f4>)
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6a1b      	ldr	r3, [r3, #32]
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d106      	bne.n	8002d02 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d001      	beq.n	8002d06 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e000      	b.n	8002d08 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002d06:	2300      	movs	r3, #0
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3718      	adds	r7, #24
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	40021000 	.word	0x40021000
 8002d14:	40007000 	.word	0x40007000
 8002d18:	42420060 	.word	0x42420060

08002d1c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b084      	sub	sp, #16
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d101      	bne.n	8002d30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e0d0      	b.n	8002ed2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d30:	4b6a      	ldr	r3, [pc, #424]	; (8002edc <HAL_RCC_ClockConfig+0x1c0>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f003 0307 	and.w	r3, r3, #7
 8002d38:	683a      	ldr	r2, [r7, #0]
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	d910      	bls.n	8002d60 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d3e:	4b67      	ldr	r3, [pc, #412]	; (8002edc <HAL_RCC_ClockConfig+0x1c0>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f023 0207 	bic.w	r2, r3, #7
 8002d46:	4965      	ldr	r1, [pc, #404]	; (8002edc <HAL_RCC_ClockConfig+0x1c0>)
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d4e:	4b63      	ldr	r3, [pc, #396]	; (8002edc <HAL_RCC_ClockConfig+0x1c0>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0307 	and.w	r3, r3, #7
 8002d56:	683a      	ldr	r2, [r7, #0]
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d001      	beq.n	8002d60 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	e0b8      	b.n	8002ed2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0302 	and.w	r3, r3, #2
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d020      	beq.n	8002dae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0304 	and.w	r3, r3, #4
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d005      	beq.n	8002d84 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d78:	4b59      	ldr	r3, [pc, #356]	; (8002ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	4a58      	ldr	r2, [pc, #352]	; (8002ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8002d7e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002d82:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0308 	and.w	r3, r3, #8
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d005      	beq.n	8002d9c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d90:	4b53      	ldr	r3, [pc, #332]	; (8002ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	4a52      	ldr	r2, [pc, #328]	; (8002ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8002d96:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002d9a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d9c:	4b50      	ldr	r3, [pc, #320]	; (8002ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	494d      	ldr	r1, [pc, #308]	; (8002ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8002daa:	4313      	orrs	r3, r2
 8002dac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0301 	and.w	r3, r3, #1
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d040      	beq.n	8002e3c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d107      	bne.n	8002dd2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dc2:	4b47      	ldr	r3, [pc, #284]	; (8002ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d115      	bne.n	8002dfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e07f      	b.n	8002ed2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	2b02      	cmp	r3, #2
 8002dd8:	d107      	bne.n	8002dea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dda:	4b41      	ldr	r3, [pc, #260]	; (8002ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d109      	bne.n	8002dfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	e073      	b.n	8002ed2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dea:	4b3d      	ldr	r3, [pc, #244]	; (8002ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f003 0302 	and.w	r3, r3, #2
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d101      	bne.n	8002dfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e06b      	b.n	8002ed2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dfa:	4b39      	ldr	r3, [pc, #228]	; (8002ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	f023 0203 	bic.w	r2, r3, #3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	4936      	ldr	r1, [pc, #216]	; (8002ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e0c:	f7ff f98a 	bl	8002124 <HAL_GetTick>
 8002e10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e12:	e00a      	b.n	8002e2a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e14:	f7ff f986 	bl	8002124 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d901      	bls.n	8002e2a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e26:	2303      	movs	r3, #3
 8002e28:	e053      	b.n	8002ed2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e2a:	4b2d      	ldr	r3, [pc, #180]	; (8002ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f003 020c 	and.w	r2, r3, #12
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d1eb      	bne.n	8002e14 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e3c:	4b27      	ldr	r3, [pc, #156]	; (8002edc <HAL_RCC_ClockConfig+0x1c0>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0307 	and.w	r3, r3, #7
 8002e44:	683a      	ldr	r2, [r7, #0]
 8002e46:	429a      	cmp	r2, r3
 8002e48:	d210      	bcs.n	8002e6c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e4a:	4b24      	ldr	r3, [pc, #144]	; (8002edc <HAL_RCC_ClockConfig+0x1c0>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f023 0207 	bic.w	r2, r3, #7
 8002e52:	4922      	ldr	r1, [pc, #136]	; (8002edc <HAL_RCC_ClockConfig+0x1c0>)
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e5a:	4b20      	ldr	r3, [pc, #128]	; (8002edc <HAL_RCC_ClockConfig+0x1c0>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0307 	and.w	r3, r3, #7
 8002e62:	683a      	ldr	r2, [r7, #0]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d001      	beq.n	8002e6c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e032      	b.n	8002ed2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 0304 	and.w	r3, r3, #4
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d008      	beq.n	8002e8a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e78:	4b19      	ldr	r3, [pc, #100]	; (8002ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	68db      	ldr	r3, [r3, #12]
 8002e84:	4916      	ldr	r1, [pc, #88]	; (8002ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8002e86:	4313      	orrs	r3, r2
 8002e88:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0308 	and.w	r3, r3, #8
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d009      	beq.n	8002eaa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e96:	4b12      	ldr	r3, [pc, #72]	; (8002ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	691b      	ldr	r3, [r3, #16]
 8002ea2:	00db      	lsls	r3, r3, #3
 8002ea4:	490e      	ldr	r1, [pc, #56]	; (8002ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002eaa:	f000 f821 	bl	8002ef0 <HAL_RCC_GetSysClockFreq>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	4b0b      	ldr	r3, [pc, #44]	; (8002ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	091b      	lsrs	r3, r3, #4
 8002eb6:	f003 030f 	and.w	r3, r3, #15
 8002eba:	490a      	ldr	r1, [pc, #40]	; (8002ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8002ebc:	5ccb      	ldrb	r3, [r1, r3]
 8002ebe:	fa22 f303 	lsr.w	r3, r2, r3
 8002ec2:	4a09      	ldr	r2, [pc, #36]	; (8002ee8 <HAL_RCC_ClockConfig+0x1cc>)
 8002ec4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002ec6:	4b09      	ldr	r3, [pc, #36]	; (8002eec <HAL_RCC_ClockConfig+0x1d0>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f7ff f8e8 	bl	80020a0 <HAL_InitTick>

  return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3710      	adds	r7, #16
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	40022000 	.word	0x40022000
 8002ee0:	40021000 	.word	0x40021000
 8002ee4:	08005234 	.word	0x08005234
 8002ee8:	20000020 	.word	0x20000020
 8002eec:	20000024 	.word	0x20000024

08002ef0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ef0:	b490      	push	{r4, r7}
 8002ef2:	b08a      	sub	sp, #40	; 0x28
 8002ef4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002ef6:	4b2a      	ldr	r3, [pc, #168]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002ef8:	1d3c      	adds	r4, r7, #4
 8002efa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002efc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002f00:	f240 2301 	movw	r3, #513	; 0x201
 8002f04:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f06:	2300      	movs	r3, #0
 8002f08:	61fb      	str	r3, [r7, #28]
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	61bb      	str	r3, [r7, #24]
 8002f0e:	2300      	movs	r3, #0
 8002f10:	627b      	str	r3, [r7, #36]	; 0x24
 8002f12:	2300      	movs	r3, #0
 8002f14:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002f16:	2300      	movs	r3, #0
 8002f18:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002f1a:	4b22      	ldr	r3, [pc, #136]	; (8002fa4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	f003 030c 	and.w	r3, r3, #12
 8002f26:	2b04      	cmp	r3, #4
 8002f28:	d002      	beq.n	8002f30 <HAL_RCC_GetSysClockFreq+0x40>
 8002f2a:	2b08      	cmp	r3, #8
 8002f2c:	d003      	beq.n	8002f36 <HAL_RCC_GetSysClockFreq+0x46>
 8002f2e:	e02d      	b.n	8002f8c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002f30:	4b1d      	ldr	r3, [pc, #116]	; (8002fa8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f32:	623b      	str	r3, [r7, #32]
      break;
 8002f34:	e02d      	b.n	8002f92 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	0c9b      	lsrs	r3, r3, #18
 8002f3a:	f003 030f 	and.w	r3, r3, #15
 8002f3e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002f42:	4413      	add	r3, r2
 8002f44:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002f48:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d013      	beq.n	8002f7c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002f54:	4b13      	ldr	r3, [pc, #76]	; (8002fa4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	0c5b      	lsrs	r3, r3, #17
 8002f5a:	f003 0301 	and.w	r3, r3, #1
 8002f5e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002f62:	4413      	add	r3, r2
 8002f64:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002f68:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	4a0e      	ldr	r2, [pc, #56]	; (8002fa8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f6e:	fb02 f203 	mul.w	r2, r2, r3
 8002f72:	69bb      	ldr	r3, [r7, #24]
 8002f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f78:	627b      	str	r3, [r7, #36]	; 0x24
 8002f7a:	e004      	b.n	8002f86 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	4a0b      	ldr	r2, [pc, #44]	; (8002fac <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f80:	fb02 f303 	mul.w	r3, r2, r3
 8002f84:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f88:	623b      	str	r3, [r7, #32]
      break;
 8002f8a:	e002      	b.n	8002f92 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f8c:	4b06      	ldr	r3, [pc, #24]	; (8002fa8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f8e:	623b      	str	r3, [r7, #32]
      break;
 8002f90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f92:	6a3b      	ldr	r3, [r7, #32]
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	3728      	adds	r7, #40	; 0x28
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bc90      	pop	{r4, r7}
 8002f9c:	4770      	bx	lr
 8002f9e:	bf00      	nop
 8002fa0:	08005224 	.word	0x08005224
 8002fa4:	40021000 	.word	0x40021000
 8002fa8:	007a1200 	.word	0x007a1200
 8002fac:	003d0900 	.word	0x003d0900

08002fb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fb4:	4b02      	ldr	r3, [pc, #8]	; (8002fc0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bc80      	pop	{r7}
 8002fbe:	4770      	bx	lr
 8002fc0:	20000020 	.word	0x20000020

08002fc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002fc8:	f7ff fff2 	bl	8002fb0 <HAL_RCC_GetHCLKFreq>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	4b05      	ldr	r3, [pc, #20]	; (8002fe4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	0a1b      	lsrs	r3, r3, #8
 8002fd4:	f003 0307 	and.w	r3, r3, #7
 8002fd8:	4903      	ldr	r1, [pc, #12]	; (8002fe8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fda:	5ccb      	ldrb	r3, [r1, r3]
 8002fdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	40021000 	.word	0x40021000
 8002fe8:	08005244 	.word	0x08005244

08002fec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ff0:	f7ff ffde 	bl	8002fb0 <HAL_RCC_GetHCLKFreq>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	4b05      	ldr	r3, [pc, #20]	; (800300c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	0adb      	lsrs	r3, r3, #11
 8002ffc:	f003 0307 	and.w	r3, r3, #7
 8003000:	4903      	ldr	r1, [pc, #12]	; (8003010 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003002:	5ccb      	ldrb	r3, [r1, r3]
 8003004:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003008:	4618      	mov	r0, r3
 800300a:	bd80      	pop	{r7, pc}
 800300c:	40021000 	.word	0x40021000
 8003010:	08005244 	.word	0x08005244

08003014 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003014:	b480      	push	{r7}
 8003016:	b085      	sub	sp, #20
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800301c:	4b0a      	ldr	r3, [pc, #40]	; (8003048 <RCC_Delay+0x34>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a0a      	ldr	r2, [pc, #40]	; (800304c <RCC_Delay+0x38>)
 8003022:	fba2 2303 	umull	r2, r3, r2, r3
 8003026:	0a5b      	lsrs	r3, r3, #9
 8003028:	687a      	ldr	r2, [r7, #4]
 800302a:	fb02 f303 	mul.w	r3, r2, r3
 800302e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003030:	bf00      	nop
  }
  while (Delay --);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	1e5a      	subs	r2, r3, #1
 8003036:	60fa      	str	r2, [r7, #12]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d1f9      	bne.n	8003030 <RCC_Delay+0x1c>
}
 800303c:	bf00      	nop
 800303e:	bf00      	nop
 8003040:	3714      	adds	r7, #20
 8003042:	46bd      	mov	sp, r7
 8003044:	bc80      	pop	{r7}
 8003046:	4770      	bx	lr
 8003048:	20000020 	.word	0x20000020
 800304c:	10624dd3 	.word	0x10624dd3

08003050 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d101      	bne.n	8003062 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e041      	b.n	80030e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003068:	b2db      	uxtb	r3, r3
 800306a:	2b00      	cmp	r3, #0
 800306c:	d106      	bne.n	800307c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f7fe fea2 	bl	8001dc0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2202      	movs	r2, #2
 8003080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	3304      	adds	r3, #4
 800308c:	4619      	mov	r1, r3
 800308e:	4610      	mov	r0, r2
 8003090:	f000 fc28 	bl	80038e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2201      	movs	r2, #1
 80030b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2201      	movs	r2, #1
 80030b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2201      	movs	r2, #1
 80030d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80030e4:	2300      	movs	r3, #0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3708      	adds	r7, #8
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
	...

080030f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b085      	sub	sp, #20
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	2b01      	cmp	r3, #1
 8003102:	d001      	beq.n	8003108 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	e03a      	b.n	800317e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2202      	movs	r2, #2
 800310c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	68da      	ldr	r2, [r3, #12]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f042 0201 	orr.w	r2, r2, #1
 800311e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a18      	ldr	r2, [pc, #96]	; (8003188 <HAL_TIM_Base_Start_IT+0x98>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d00e      	beq.n	8003148 <HAL_TIM_Base_Start_IT+0x58>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003132:	d009      	beq.n	8003148 <HAL_TIM_Base_Start_IT+0x58>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a14      	ldr	r2, [pc, #80]	; (800318c <HAL_TIM_Base_Start_IT+0x9c>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d004      	beq.n	8003148 <HAL_TIM_Base_Start_IT+0x58>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a13      	ldr	r2, [pc, #76]	; (8003190 <HAL_TIM_Base_Start_IT+0xa0>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d111      	bne.n	800316c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f003 0307 	and.w	r3, r3, #7
 8003152:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2b06      	cmp	r3, #6
 8003158:	d010      	beq.n	800317c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f042 0201 	orr.w	r2, r2, #1
 8003168:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800316a:	e007      	b.n	800317c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f042 0201 	orr.w	r2, r2, #1
 800317a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3714      	adds	r7, #20
 8003182:	46bd      	mov	sp, r7
 8003184:	bc80      	pop	{r7}
 8003186:	4770      	bx	lr
 8003188:	40012c00 	.word	0x40012c00
 800318c:	40000400 	.word	0x40000400
 8003190:	40000800 	.word	0x40000800

08003194 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b082      	sub	sp, #8
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d101      	bne.n	80031a6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e041      	b.n	800322a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d106      	bne.n	80031c0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f000 f839 	bl	8003232 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2202      	movs	r2, #2
 80031c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	3304      	adds	r3, #4
 80031d0:	4619      	mov	r1, r3
 80031d2:	4610      	mov	r0, r2
 80031d4:	f000 fb86 	bl	80038e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2201      	movs	r2, #1
 80031dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2201      	movs	r2, #1
 80031e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2201      	movs	r2, #1
 80031ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2201      	movs	r2, #1
 80031f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2201      	movs	r2, #1
 8003204:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2201      	movs	r2, #1
 800321c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2201      	movs	r2, #1
 8003224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003228:	2300      	movs	r3, #0
}
 800322a:	4618      	mov	r0, r3
 800322c:	3708      	adds	r7, #8
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}

08003232 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003232:	b480      	push	{r7}
 8003234:	b083      	sub	sp, #12
 8003236:	af00      	add	r7, sp, #0
 8003238:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800323a:	bf00      	nop
 800323c:	370c      	adds	r7, #12
 800323e:	46bd      	mov	sp, r7
 8003240:	bc80      	pop	{r7}
 8003242:	4770      	bx	lr

08003244 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b084      	sub	sp, #16
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d109      	bne.n	8003268 <HAL_TIM_PWM_Start+0x24>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800325a:	b2db      	uxtb	r3, r3
 800325c:	2b01      	cmp	r3, #1
 800325e:	bf14      	ite	ne
 8003260:	2301      	movne	r3, #1
 8003262:	2300      	moveq	r3, #0
 8003264:	b2db      	uxtb	r3, r3
 8003266:	e022      	b.n	80032ae <HAL_TIM_PWM_Start+0x6a>
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	2b04      	cmp	r3, #4
 800326c:	d109      	bne.n	8003282 <HAL_TIM_PWM_Start+0x3e>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003274:	b2db      	uxtb	r3, r3
 8003276:	2b01      	cmp	r3, #1
 8003278:	bf14      	ite	ne
 800327a:	2301      	movne	r3, #1
 800327c:	2300      	moveq	r3, #0
 800327e:	b2db      	uxtb	r3, r3
 8003280:	e015      	b.n	80032ae <HAL_TIM_PWM_Start+0x6a>
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	2b08      	cmp	r3, #8
 8003286:	d109      	bne.n	800329c <HAL_TIM_PWM_Start+0x58>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800328e:	b2db      	uxtb	r3, r3
 8003290:	2b01      	cmp	r3, #1
 8003292:	bf14      	ite	ne
 8003294:	2301      	movne	r3, #1
 8003296:	2300      	moveq	r3, #0
 8003298:	b2db      	uxtb	r3, r3
 800329a:	e008      	b.n	80032ae <HAL_TIM_PWM_Start+0x6a>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	bf14      	ite	ne
 80032a8:	2301      	movne	r3, #1
 80032aa:	2300      	moveq	r3, #0
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e05e      	b.n	8003374 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d104      	bne.n	80032c6 <HAL_TIM_PWM_Start+0x82>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2202      	movs	r2, #2
 80032c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80032c4:	e013      	b.n	80032ee <HAL_TIM_PWM_Start+0xaa>
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	2b04      	cmp	r3, #4
 80032ca:	d104      	bne.n	80032d6 <HAL_TIM_PWM_Start+0x92>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2202      	movs	r2, #2
 80032d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80032d4:	e00b      	b.n	80032ee <HAL_TIM_PWM_Start+0xaa>
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	2b08      	cmp	r3, #8
 80032da:	d104      	bne.n	80032e6 <HAL_TIM_PWM_Start+0xa2>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2202      	movs	r2, #2
 80032e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80032e4:	e003      	b.n	80032ee <HAL_TIM_PWM_Start+0xaa>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2202      	movs	r2, #2
 80032ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	2201      	movs	r2, #1
 80032f4:	6839      	ldr	r1, [r7, #0]
 80032f6:	4618      	mov	r0, r3
 80032f8:	f000 fd74 	bl	8003de4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a1e      	ldr	r2, [pc, #120]	; (800337c <HAL_TIM_PWM_Start+0x138>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d107      	bne.n	8003316 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003314:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a18      	ldr	r2, [pc, #96]	; (800337c <HAL_TIM_PWM_Start+0x138>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d00e      	beq.n	800333e <HAL_TIM_PWM_Start+0xfa>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003328:	d009      	beq.n	800333e <HAL_TIM_PWM_Start+0xfa>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a14      	ldr	r2, [pc, #80]	; (8003380 <HAL_TIM_PWM_Start+0x13c>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d004      	beq.n	800333e <HAL_TIM_PWM_Start+0xfa>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a12      	ldr	r2, [pc, #72]	; (8003384 <HAL_TIM_PWM_Start+0x140>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d111      	bne.n	8003362 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	f003 0307 	and.w	r3, r3, #7
 8003348:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2b06      	cmp	r3, #6
 800334e:	d010      	beq.n	8003372 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f042 0201 	orr.w	r2, r2, #1
 800335e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003360:	e007      	b.n	8003372 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f042 0201 	orr.w	r2, r2, #1
 8003370:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003372:	2300      	movs	r3, #0
}
 8003374:	4618      	mov	r0, r3
 8003376:	3710      	adds	r7, #16
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}
 800337c:	40012c00 	.word	0x40012c00
 8003380:	40000400 	.word	0x40000400
 8003384:	40000800 	.word	0x40000800

08003388 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b082      	sub	sp, #8
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	691b      	ldr	r3, [r3, #16]
 8003396:	f003 0302 	and.w	r3, r3, #2
 800339a:	2b02      	cmp	r3, #2
 800339c:	d122      	bne.n	80033e4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	f003 0302 	and.w	r3, r3, #2
 80033a8:	2b02      	cmp	r3, #2
 80033aa:	d11b      	bne.n	80033e4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f06f 0202 	mvn.w	r2, #2
 80033b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2201      	movs	r2, #1
 80033ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	699b      	ldr	r3, [r3, #24]
 80033c2:	f003 0303 	and.w	r3, r3, #3
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d003      	beq.n	80033d2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	f000 fa6f 	bl	80038ae <HAL_TIM_IC_CaptureCallback>
 80033d0:	e005      	b.n	80033de <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f000 fa62 	bl	800389c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033d8:	6878      	ldr	r0, [r7, #4]
 80033da:	f000 fa71 	bl	80038c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2200      	movs	r2, #0
 80033e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	691b      	ldr	r3, [r3, #16]
 80033ea:	f003 0304 	and.w	r3, r3, #4
 80033ee:	2b04      	cmp	r3, #4
 80033f0:	d122      	bne.n	8003438 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	f003 0304 	and.w	r3, r3, #4
 80033fc:	2b04      	cmp	r3, #4
 80033fe:	d11b      	bne.n	8003438 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f06f 0204 	mvn.w	r2, #4
 8003408:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2202      	movs	r2, #2
 800340e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	699b      	ldr	r3, [r3, #24]
 8003416:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800341a:	2b00      	cmp	r3, #0
 800341c:	d003      	beq.n	8003426 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f000 fa45 	bl	80038ae <HAL_TIM_IC_CaptureCallback>
 8003424:	e005      	b.n	8003432 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f000 fa38 	bl	800389c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	f000 fa47 	bl	80038c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	f003 0308 	and.w	r3, r3, #8
 8003442:	2b08      	cmp	r3, #8
 8003444:	d122      	bne.n	800348c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	f003 0308 	and.w	r3, r3, #8
 8003450:	2b08      	cmp	r3, #8
 8003452:	d11b      	bne.n	800348c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f06f 0208 	mvn.w	r2, #8
 800345c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2204      	movs	r2, #4
 8003462:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	69db      	ldr	r3, [r3, #28]
 800346a:	f003 0303 	and.w	r3, r3, #3
 800346e:	2b00      	cmp	r3, #0
 8003470:	d003      	beq.n	800347a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f000 fa1b 	bl	80038ae <HAL_TIM_IC_CaptureCallback>
 8003478:	e005      	b.n	8003486 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f000 fa0e 	bl	800389c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f000 fa1d 	bl	80038c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	691b      	ldr	r3, [r3, #16]
 8003492:	f003 0310 	and.w	r3, r3, #16
 8003496:	2b10      	cmp	r3, #16
 8003498:	d122      	bne.n	80034e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	f003 0310 	and.w	r3, r3, #16
 80034a4:	2b10      	cmp	r3, #16
 80034a6:	d11b      	bne.n	80034e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f06f 0210 	mvn.w	r2, #16
 80034b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2208      	movs	r2, #8
 80034b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	69db      	ldr	r3, [r3, #28]
 80034be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d003      	beq.n	80034ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f000 f9f1 	bl	80038ae <HAL_TIM_IC_CaptureCallback>
 80034cc:	e005      	b.n	80034da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f000 f9e4 	bl	800389c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034d4:	6878      	ldr	r0, [r7, #4]
 80034d6:	f000 f9f3 	bl	80038c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2200      	movs	r2, #0
 80034de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	691b      	ldr	r3, [r3, #16]
 80034e6:	f003 0301 	and.w	r3, r3, #1
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d10e      	bne.n	800350c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	f003 0301 	and.w	r3, r3, #1
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d107      	bne.n	800350c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f06f 0201 	mvn.w	r2, #1
 8003504:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f7fd fff2 	bl	80014f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	691b      	ldr	r3, [r3, #16]
 8003512:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003516:	2b80      	cmp	r3, #128	; 0x80
 8003518:	d10e      	bne.n	8003538 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003524:	2b80      	cmp	r3, #128	; 0x80
 8003526:	d107      	bne.n	8003538 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003530:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f000 fce1 	bl	8003efa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	691b      	ldr	r3, [r3, #16]
 800353e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003542:	2b40      	cmp	r3, #64	; 0x40
 8003544:	d10e      	bne.n	8003564 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003550:	2b40      	cmp	r3, #64	; 0x40
 8003552:	d107      	bne.n	8003564 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800355c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f000 f9b7 	bl	80038d2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	691b      	ldr	r3, [r3, #16]
 800356a:	f003 0320 	and.w	r3, r3, #32
 800356e:	2b20      	cmp	r3, #32
 8003570:	d10e      	bne.n	8003590 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	f003 0320 	and.w	r3, r3, #32
 800357c:	2b20      	cmp	r3, #32
 800357e:	d107      	bne.n	8003590 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f06f 0220 	mvn.w	r2, #32
 8003588:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f000 fcac 	bl	8003ee8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003590:	bf00      	nop
 8003592:	3708      	adds	r7, #8
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}

08003598 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	60f8      	str	r0, [r7, #12]
 80035a0:	60b9      	str	r1, [r7, #8]
 80035a2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d101      	bne.n	80035b2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80035ae:	2302      	movs	r3, #2
 80035b0:	e0ac      	b.n	800370c <HAL_TIM_PWM_ConfigChannel+0x174>
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2201      	movs	r2, #1
 80035b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2b0c      	cmp	r3, #12
 80035be:	f200 809f 	bhi.w	8003700 <HAL_TIM_PWM_ConfigChannel+0x168>
 80035c2:	a201      	add	r2, pc, #4	; (adr r2, 80035c8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80035c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035c8:	080035fd 	.word	0x080035fd
 80035cc:	08003701 	.word	0x08003701
 80035d0:	08003701 	.word	0x08003701
 80035d4:	08003701 	.word	0x08003701
 80035d8:	0800363d 	.word	0x0800363d
 80035dc:	08003701 	.word	0x08003701
 80035e0:	08003701 	.word	0x08003701
 80035e4:	08003701 	.word	0x08003701
 80035e8:	0800367f 	.word	0x0800367f
 80035ec:	08003701 	.word	0x08003701
 80035f0:	08003701 	.word	0x08003701
 80035f4:	08003701 	.word	0x08003701
 80035f8:	080036bf 	.word	0x080036bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	68b9      	ldr	r1, [r7, #8]
 8003602:	4618      	mov	r0, r3
 8003604:	f000 f9d0 	bl	80039a8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	699a      	ldr	r2, [r3, #24]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f042 0208 	orr.w	r2, r2, #8
 8003616:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	699a      	ldr	r2, [r3, #24]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f022 0204 	bic.w	r2, r2, #4
 8003626:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	6999      	ldr	r1, [r3, #24]
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	691a      	ldr	r2, [r3, #16]
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	430a      	orrs	r2, r1
 8003638:	619a      	str	r2, [r3, #24]
      break;
 800363a:	e062      	b.n	8003702 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	68b9      	ldr	r1, [r7, #8]
 8003642:	4618      	mov	r0, r3
 8003644:	f000 fa16 	bl	8003a74 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	699a      	ldr	r2, [r3, #24]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003656:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	699a      	ldr	r2, [r3, #24]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003666:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	6999      	ldr	r1, [r3, #24]
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	691b      	ldr	r3, [r3, #16]
 8003672:	021a      	lsls	r2, r3, #8
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	430a      	orrs	r2, r1
 800367a:	619a      	str	r2, [r3, #24]
      break;
 800367c:	e041      	b.n	8003702 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	68b9      	ldr	r1, [r7, #8]
 8003684:	4618      	mov	r0, r3
 8003686:	f000 fa5f 	bl	8003b48 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	69da      	ldr	r2, [r3, #28]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f042 0208 	orr.w	r2, r2, #8
 8003698:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	69da      	ldr	r2, [r3, #28]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f022 0204 	bic.w	r2, r2, #4
 80036a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	69d9      	ldr	r1, [r3, #28]
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	691a      	ldr	r2, [r3, #16]
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	430a      	orrs	r2, r1
 80036ba:	61da      	str	r2, [r3, #28]
      break;
 80036bc:	e021      	b.n	8003702 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	68b9      	ldr	r1, [r7, #8]
 80036c4:	4618      	mov	r0, r3
 80036c6:	f000 faa9 	bl	8003c1c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	69da      	ldr	r2, [r3, #28]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80036d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	69da      	ldr	r2, [r3, #28]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	69d9      	ldr	r1, [r3, #28]
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	691b      	ldr	r3, [r3, #16]
 80036f4:	021a      	lsls	r2, r3, #8
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	430a      	orrs	r2, r1
 80036fc:	61da      	str	r2, [r3, #28]
      break;
 80036fe:	e000      	b.n	8003702 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003700:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2200      	movs	r2, #0
 8003706:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800370a:	2300      	movs	r3, #0
}
 800370c:	4618      	mov	r0, r3
 800370e:	3710      	adds	r7, #16
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}

08003714 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b084      	sub	sp, #16
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003724:	2b01      	cmp	r3, #1
 8003726:	d101      	bne.n	800372c <HAL_TIM_ConfigClockSource+0x18>
 8003728:	2302      	movs	r3, #2
 800372a:	e0b3      	b.n	8003894 <HAL_TIM_ConfigClockSource+0x180>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2202      	movs	r2, #2
 8003738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800374a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003752:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	68fa      	ldr	r2, [r7, #12]
 800375a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003764:	d03e      	beq.n	80037e4 <HAL_TIM_ConfigClockSource+0xd0>
 8003766:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800376a:	f200 8087 	bhi.w	800387c <HAL_TIM_ConfigClockSource+0x168>
 800376e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003772:	f000 8085 	beq.w	8003880 <HAL_TIM_ConfigClockSource+0x16c>
 8003776:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800377a:	d87f      	bhi.n	800387c <HAL_TIM_ConfigClockSource+0x168>
 800377c:	2b70      	cmp	r3, #112	; 0x70
 800377e:	d01a      	beq.n	80037b6 <HAL_TIM_ConfigClockSource+0xa2>
 8003780:	2b70      	cmp	r3, #112	; 0x70
 8003782:	d87b      	bhi.n	800387c <HAL_TIM_ConfigClockSource+0x168>
 8003784:	2b60      	cmp	r3, #96	; 0x60
 8003786:	d050      	beq.n	800382a <HAL_TIM_ConfigClockSource+0x116>
 8003788:	2b60      	cmp	r3, #96	; 0x60
 800378a:	d877      	bhi.n	800387c <HAL_TIM_ConfigClockSource+0x168>
 800378c:	2b50      	cmp	r3, #80	; 0x50
 800378e:	d03c      	beq.n	800380a <HAL_TIM_ConfigClockSource+0xf6>
 8003790:	2b50      	cmp	r3, #80	; 0x50
 8003792:	d873      	bhi.n	800387c <HAL_TIM_ConfigClockSource+0x168>
 8003794:	2b40      	cmp	r3, #64	; 0x40
 8003796:	d058      	beq.n	800384a <HAL_TIM_ConfigClockSource+0x136>
 8003798:	2b40      	cmp	r3, #64	; 0x40
 800379a:	d86f      	bhi.n	800387c <HAL_TIM_ConfigClockSource+0x168>
 800379c:	2b30      	cmp	r3, #48	; 0x30
 800379e:	d064      	beq.n	800386a <HAL_TIM_ConfigClockSource+0x156>
 80037a0:	2b30      	cmp	r3, #48	; 0x30
 80037a2:	d86b      	bhi.n	800387c <HAL_TIM_ConfigClockSource+0x168>
 80037a4:	2b20      	cmp	r3, #32
 80037a6:	d060      	beq.n	800386a <HAL_TIM_ConfigClockSource+0x156>
 80037a8:	2b20      	cmp	r3, #32
 80037aa:	d867      	bhi.n	800387c <HAL_TIM_ConfigClockSource+0x168>
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d05c      	beq.n	800386a <HAL_TIM_ConfigClockSource+0x156>
 80037b0:	2b10      	cmp	r3, #16
 80037b2:	d05a      	beq.n	800386a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80037b4:	e062      	b.n	800387c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6818      	ldr	r0, [r3, #0]
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	6899      	ldr	r1, [r3, #8]
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	685a      	ldr	r2, [r3, #4]
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	f000 faee 	bl	8003da6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80037d8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	68fa      	ldr	r2, [r7, #12]
 80037e0:	609a      	str	r2, [r3, #8]
      break;
 80037e2:	e04e      	b.n	8003882 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6818      	ldr	r0, [r3, #0]
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	6899      	ldr	r1, [r3, #8]
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	685a      	ldr	r2, [r3, #4]
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	f000 fad7 	bl	8003da6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	689a      	ldr	r2, [r3, #8]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003806:	609a      	str	r2, [r3, #8]
      break;
 8003808:	e03b      	b.n	8003882 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6818      	ldr	r0, [r3, #0]
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	6859      	ldr	r1, [r3, #4]
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	461a      	mov	r2, r3
 8003818:	f000 fa4e 	bl	8003cb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	2150      	movs	r1, #80	; 0x50
 8003822:	4618      	mov	r0, r3
 8003824:	f000 faa5 	bl	8003d72 <TIM_ITRx_SetConfig>
      break;
 8003828:	e02b      	b.n	8003882 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6818      	ldr	r0, [r3, #0]
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	6859      	ldr	r1, [r3, #4]
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	461a      	mov	r2, r3
 8003838:	f000 fa6c 	bl	8003d14 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	2160      	movs	r1, #96	; 0x60
 8003842:	4618      	mov	r0, r3
 8003844:	f000 fa95 	bl	8003d72 <TIM_ITRx_SetConfig>
      break;
 8003848:	e01b      	b.n	8003882 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6818      	ldr	r0, [r3, #0]
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	6859      	ldr	r1, [r3, #4]
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	461a      	mov	r2, r3
 8003858:	f000 fa2e 	bl	8003cb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	2140      	movs	r1, #64	; 0x40
 8003862:	4618      	mov	r0, r3
 8003864:	f000 fa85 	bl	8003d72 <TIM_ITRx_SetConfig>
      break;
 8003868:	e00b      	b.n	8003882 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4619      	mov	r1, r3
 8003874:	4610      	mov	r0, r2
 8003876:	f000 fa7c 	bl	8003d72 <TIM_ITRx_SetConfig>
        break;
 800387a:	e002      	b.n	8003882 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800387c:	bf00      	nop
 800387e:	e000      	b.n	8003882 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003880:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2201      	movs	r2, #1
 8003886:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003892:	2300      	movs	r3, #0
}
 8003894:	4618      	mov	r0, r3
 8003896:	3710      	adds	r7, #16
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}

0800389c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800389c:	b480      	push	{r7}
 800389e:	b083      	sub	sp, #12
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80038a4:	bf00      	nop
 80038a6:	370c      	adds	r7, #12
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bc80      	pop	{r7}
 80038ac:	4770      	bx	lr

080038ae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80038ae:	b480      	push	{r7}
 80038b0:	b083      	sub	sp, #12
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80038b6:	bf00      	nop
 80038b8:	370c      	adds	r7, #12
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bc80      	pop	{r7}
 80038be:	4770      	bx	lr

080038c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b083      	sub	sp, #12
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80038c8:	bf00      	nop
 80038ca:	370c      	adds	r7, #12
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bc80      	pop	{r7}
 80038d0:	4770      	bx	lr

080038d2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80038d2:	b480      	push	{r7}
 80038d4:	b083      	sub	sp, #12
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80038da:	bf00      	nop
 80038dc:	370c      	adds	r7, #12
 80038de:	46bd      	mov	sp, r7
 80038e0:	bc80      	pop	{r7}
 80038e2:	4770      	bx	lr

080038e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b085      	sub	sp, #20
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	4a29      	ldr	r2, [pc, #164]	; (800399c <TIM_Base_SetConfig+0xb8>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d00b      	beq.n	8003914 <TIM_Base_SetConfig+0x30>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003902:	d007      	beq.n	8003914 <TIM_Base_SetConfig+0x30>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	4a26      	ldr	r2, [pc, #152]	; (80039a0 <TIM_Base_SetConfig+0xbc>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d003      	beq.n	8003914 <TIM_Base_SetConfig+0x30>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	4a25      	ldr	r2, [pc, #148]	; (80039a4 <TIM_Base_SetConfig+0xc0>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d108      	bne.n	8003926 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800391a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	68fa      	ldr	r2, [r7, #12]
 8003922:	4313      	orrs	r3, r2
 8003924:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a1c      	ldr	r2, [pc, #112]	; (800399c <TIM_Base_SetConfig+0xb8>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d00b      	beq.n	8003946 <TIM_Base_SetConfig+0x62>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003934:	d007      	beq.n	8003946 <TIM_Base_SetConfig+0x62>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a19      	ldr	r2, [pc, #100]	; (80039a0 <TIM_Base_SetConfig+0xbc>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d003      	beq.n	8003946 <TIM_Base_SetConfig+0x62>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a18      	ldr	r2, [pc, #96]	; (80039a4 <TIM_Base_SetConfig+0xc0>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d108      	bne.n	8003958 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800394c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	68fa      	ldr	r2, [r7, #12]
 8003954:	4313      	orrs	r3, r2
 8003956:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	695b      	ldr	r3, [r3, #20]
 8003962:	4313      	orrs	r3, r2
 8003964:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	68fa      	ldr	r2, [r7, #12]
 800396a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	689a      	ldr	r2, [r3, #8]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	4a07      	ldr	r2, [pc, #28]	; (800399c <TIM_Base_SetConfig+0xb8>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d103      	bne.n	800398c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	691a      	ldr	r2, [r3, #16]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2201      	movs	r2, #1
 8003990:	615a      	str	r2, [r3, #20]
}
 8003992:	bf00      	nop
 8003994:	3714      	adds	r7, #20
 8003996:	46bd      	mov	sp, r7
 8003998:	bc80      	pop	{r7}
 800399a:	4770      	bx	lr
 800399c:	40012c00 	.word	0x40012c00
 80039a0:	40000400 	.word	0x40000400
 80039a4:	40000800 	.word	0x40000800

080039a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b087      	sub	sp, #28
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6a1b      	ldr	r3, [r3, #32]
 80039b6:	f023 0201 	bic.w	r2, r3, #1
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6a1b      	ldr	r3, [r3, #32]
 80039c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	699b      	ldr	r3, [r3, #24]
 80039ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	f023 0303 	bic.w	r3, r3, #3
 80039de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	68fa      	ldr	r2, [r7, #12]
 80039e6:	4313      	orrs	r3, r2
 80039e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	f023 0302 	bic.w	r3, r3, #2
 80039f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	697a      	ldr	r2, [r7, #20]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4a1c      	ldr	r2, [pc, #112]	; (8003a70 <TIM_OC1_SetConfig+0xc8>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d10c      	bne.n	8003a1e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	f023 0308 	bic.w	r3, r3, #8
 8003a0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	697a      	ldr	r2, [r7, #20]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	f023 0304 	bic.w	r3, r3, #4
 8003a1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a13      	ldr	r2, [pc, #76]	; (8003a70 <TIM_OC1_SetConfig+0xc8>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d111      	bne.n	8003a4a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003a34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	695b      	ldr	r3, [r3, #20]
 8003a3a:	693a      	ldr	r2, [r7, #16]
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	699b      	ldr	r3, [r3, #24]
 8003a44:	693a      	ldr	r2, [r7, #16]
 8003a46:	4313      	orrs	r3, r2
 8003a48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	693a      	ldr	r2, [r7, #16]
 8003a4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	68fa      	ldr	r2, [r7, #12]
 8003a54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	685a      	ldr	r2, [r3, #4]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	697a      	ldr	r2, [r7, #20]
 8003a62:	621a      	str	r2, [r3, #32]
}
 8003a64:	bf00      	nop
 8003a66:	371c      	adds	r7, #28
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bc80      	pop	{r7}
 8003a6c:	4770      	bx	lr
 8003a6e:	bf00      	nop
 8003a70:	40012c00 	.word	0x40012c00

08003a74 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b087      	sub	sp, #28
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a1b      	ldr	r3, [r3, #32]
 8003a82:	f023 0210 	bic.w	r2, r3, #16
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a1b      	ldr	r3, [r3, #32]
 8003a8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	699b      	ldr	r3, [r3, #24]
 8003a9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003aa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003aaa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	021b      	lsls	r3, r3, #8
 8003ab2:	68fa      	ldr	r2, [r7, #12]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	f023 0320 	bic.w	r3, r3, #32
 8003abe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	011b      	lsls	r3, r3, #4
 8003ac6:	697a      	ldr	r2, [r7, #20]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	4a1d      	ldr	r2, [pc, #116]	; (8003b44 <TIM_OC2_SetConfig+0xd0>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d10d      	bne.n	8003af0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ada:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	011b      	lsls	r3, r3, #4
 8003ae2:	697a      	ldr	r2, [r7, #20]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003aee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	4a14      	ldr	r2, [pc, #80]	; (8003b44 <TIM_OC2_SetConfig+0xd0>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d113      	bne.n	8003b20 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003afe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003b06:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	695b      	ldr	r3, [r3, #20]
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	693a      	ldr	r2, [r7, #16]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	699b      	ldr	r3, [r3, #24]
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	693a      	ldr	r2, [r7, #16]
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	693a      	ldr	r2, [r7, #16]
 8003b24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	68fa      	ldr	r2, [r7, #12]
 8003b2a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	685a      	ldr	r2, [r3, #4]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	697a      	ldr	r2, [r7, #20]
 8003b38:	621a      	str	r2, [r3, #32]
}
 8003b3a:	bf00      	nop
 8003b3c:	371c      	adds	r7, #28
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bc80      	pop	{r7}
 8003b42:	4770      	bx	lr
 8003b44:	40012c00 	.word	0x40012c00

08003b48 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b087      	sub	sp, #28
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
 8003b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a1b      	ldr	r3, [r3, #32]
 8003b56:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6a1b      	ldr	r3, [r3, #32]
 8003b62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	69db      	ldr	r3, [r3, #28]
 8003b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f023 0303 	bic.w	r3, r3, #3
 8003b7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	68fa      	ldr	r2, [r7, #12]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003b90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	021b      	lsls	r3, r3, #8
 8003b98:	697a      	ldr	r2, [r7, #20]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4a1d      	ldr	r2, [pc, #116]	; (8003c18 <TIM_OC3_SetConfig+0xd0>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d10d      	bne.n	8003bc2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003bac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	021b      	lsls	r3, r3, #8
 8003bb4:	697a      	ldr	r2, [r7, #20]
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003bc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	4a14      	ldr	r2, [pc, #80]	; (8003c18 <TIM_OC3_SetConfig+0xd0>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d113      	bne.n	8003bf2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003bd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003bd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	695b      	ldr	r3, [r3, #20]
 8003bde:	011b      	lsls	r3, r3, #4
 8003be0:	693a      	ldr	r2, [r7, #16]
 8003be2:	4313      	orrs	r3, r2
 8003be4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	699b      	ldr	r3, [r3, #24]
 8003bea:	011b      	lsls	r3, r3, #4
 8003bec:	693a      	ldr	r2, [r7, #16]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	693a      	ldr	r2, [r7, #16]
 8003bf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	68fa      	ldr	r2, [r7, #12]
 8003bfc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	685a      	ldr	r2, [r3, #4]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	697a      	ldr	r2, [r7, #20]
 8003c0a:	621a      	str	r2, [r3, #32]
}
 8003c0c:	bf00      	nop
 8003c0e:	371c      	adds	r7, #28
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bc80      	pop	{r7}
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	40012c00 	.word	0x40012c00

08003c1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b087      	sub	sp, #28
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a1b      	ldr	r3, [r3, #32]
 8003c2a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6a1b      	ldr	r3, [r3, #32]
 8003c36:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	69db      	ldr	r3, [r3, #28]
 8003c42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	021b      	lsls	r3, r3, #8
 8003c5a:	68fa      	ldr	r2, [r7, #12]
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003c66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	031b      	lsls	r3, r3, #12
 8003c6e:	693a      	ldr	r2, [r7, #16]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	4a0f      	ldr	r2, [pc, #60]	; (8003cb4 <TIM_OC4_SetConfig+0x98>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d109      	bne.n	8003c90 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003c82:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	695b      	ldr	r3, [r3, #20]
 8003c88:	019b      	lsls	r3, r3, #6
 8003c8a:	697a      	ldr	r2, [r7, #20]
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	697a      	ldr	r2, [r7, #20]
 8003c94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	68fa      	ldr	r2, [r7, #12]
 8003c9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	685a      	ldr	r2, [r3, #4]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	693a      	ldr	r2, [r7, #16]
 8003ca8:	621a      	str	r2, [r3, #32]
}
 8003caa:	bf00      	nop
 8003cac:	371c      	adds	r7, #28
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bc80      	pop	{r7}
 8003cb2:	4770      	bx	lr
 8003cb4:	40012c00 	.word	0x40012c00

08003cb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b087      	sub	sp, #28
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	60f8      	str	r0, [r7, #12]
 8003cc0:	60b9      	str	r1, [r7, #8]
 8003cc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	6a1b      	ldr	r3, [r3, #32]
 8003cc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	6a1b      	ldr	r3, [r3, #32]
 8003cce:	f023 0201 	bic.w	r2, r3, #1
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	699b      	ldr	r3, [r3, #24]
 8003cda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ce2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	011b      	lsls	r3, r3, #4
 8003ce8:	693a      	ldr	r2, [r7, #16]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	f023 030a 	bic.w	r3, r3, #10
 8003cf4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003cf6:	697a      	ldr	r2, [r7, #20]
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	693a      	ldr	r2, [r7, #16]
 8003d02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	697a      	ldr	r2, [r7, #20]
 8003d08:	621a      	str	r2, [r3, #32]
}
 8003d0a:	bf00      	nop
 8003d0c:	371c      	adds	r7, #28
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bc80      	pop	{r7}
 8003d12:	4770      	bx	lr

08003d14 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b087      	sub	sp, #28
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	60b9      	str	r1, [r7, #8]
 8003d1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6a1b      	ldr	r3, [r3, #32]
 8003d24:	f023 0210 	bic.w	r2, r3, #16
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	699b      	ldr	r3, [r3, #24]
 8003d30:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	6a1b      	ldr	r3, [r3, #32]
 8003d36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003d3e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	031b      	lsls	r3, r3, #12
 8003d44:	697a      	ldr	r2, [r7, #20]
 8003d46:	4313      	orrs	r3, r2
 8003d48:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003d50:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	011b      	lsls	r3, r3, #4
 8003d56:	693a      	ldr	r2, [r7, #16]
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	697a      	ldr	r2, [r7, #20]
 8003d60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	693a      	ldr	r2, [r7, #16]
 8003d66:	621a      	str	r2, [r3, #32]
}
 8003d68:	bf00      	nop
 8003d6a:	371c      	adds	r7, #28
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bc80      	pop	{r7}
 8003d70:	4770      	bx	lr

08003d72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003d72:	b480      	push	{r7}
 8003d74:	b085      	sub	sp, #20
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]
 8003d7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d8a:	683a      	ldr	r2, [r7, #0]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	f043 0307 	orr.w	r3, r3, #7
 8003d94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	68fa      	ldr	r2, [r7, #12]
 8003d9a:	609a      	str	r2, [r3, #8]
}
 8003d9c:	bf00      	nop
 8003d9e:	3714      	adds	r7, #20
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bc80      	pop	{r7}
 8003da4:	4770      	bx	lr

08003da6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003da6:	b480      	push	{r7}
 8003da8:	b087      	sub	sp, #28
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	60f8      	str	r0, [r7, #12]
 8003dae:	60b9      	str	r1, [r7, #8]
 8003db0:	607a      	str	r2, [r7, #4]
 8003db2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003dc0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	021a      	lsls	r2, r3, #8
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	431a      	orrs	r2, r3
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	697a      	ldr	r2, [r7, #20]
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	697a      	ldr	r2, [r7, #20]
 8003dd8:	609a      	str	r2, [r3, #8]
}
 8003dda:	bf00      	nop
 8003ddc:	371c      	adds	r7, #28
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bc80      	pop	{r7}
 8003de2:	4770      	bx	lr

08003de4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b087      	sub	sp, #28
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	60f8      	str	r0, [r7, #12]
 8003dec:	60b9      	str	r1, [r7, #8]
 8003dee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	f003 031f 	and.w	r3, r3, #31
 8003df6:	2201      	movs	r2, #1
 8003df8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	6a1a      	ldr	r2, [r3, #32]
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	43db      	mvns	r3, r3
 8003e06:	401a      	ands	r2, r3
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	6a1a      	ldr	r2, [r3, #32]
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	f003 031f 	and.w	r3, r3, #31
 8003e16:	6879      	ldr	r1, [r7, #4]
 8003e18:	fa01 f303 	lsl.w	r3, r1, r3
 8003e1c:	431a      	orrs	r2, r3
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	621a      	str	r2, [r3, #32]
}
 8003e22:	bf00      	nop
 8003e24:	371c      	adds	r7, #28
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bc80      	pop	{r7}
 8003e2a:	4770      	bx	lr

08003e2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b085      	sub	sp, #20
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d101      	bne.n	8003e44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e40:	2302      	movs	r3, #2
 8003e42:	e046      	b.n	8003ed2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2202      	movs	r2, #2
 8003e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	68fa      	ldr	r2, [r7, #12]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	68fa      	ldr	r2, [r7, #12]
 8003e7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a16      	ldr	r2, [pc, #88]	; (8003edc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d00e      	beq.n	8003ea6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e90:	d009      	beq.n	8003ea6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a12      	ldr	r2, [pc, #72]	; (8003ee0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d004      	beq.n	8003ea6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a10      	ldr	r2, [pc, #64]	; (8003ee4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d10c      	bne.n	8003ec0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003eac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	68ba      	ldr	r2, [r7, #8]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	68ba      	ldr	r2, [r7, #8]
 8003ebe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ed0:	2300      	movs	r3, #0
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3714      	adds	r7, #20
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bc80      	pop	{r7}
 8003eda:	4770      	bx	lr
 8003edc:	40012c00 	.word	0x40012c00
 8003ee0:	40000400 	.word	0x40000400
 8003ee4:	40000800 	.word	0x40000800

08003ee8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b083      	sub	sp, #12
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ef0:	bf00      	nop
 8003ef2:	370c      	adds	r7, #12
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bc80      	pop	{r7}
 8003ef8:	4770      	bx	lr

08003efa <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003efa:	b480      	push	{r7}
 8003efc:	b083      	sub	sp, #12
 8003efe:	af00      	add	r7, sp, #0
 8003f00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f02:	bf00      	nop
 8003f04:	370c      	adds	r7, #12
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bc80      	pop	{r7}
 8003f0a:	4770      	bx	lr

08003f0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b082      	sub	sp, #8
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d101      	bne.n	8003f1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e03f      	b.n	8003f9e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d106      	bne.n	8003f38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f7fd ffae 	bl	8001e94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2224      	movs	r2, #36	; 0x24
 8003f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	68da      	ldr	r2, [r3, #12]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f50:	6878      	ldr	r0, [r7, #4]
 8003f52:	f000 fc25 	bl	80047a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	691a      	ldr	r2, [r3, #16]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003f64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	695a      	ldr	r2, [r3, #20]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003f74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	68da      	ldr	r2, [r3, #12]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2220      	movs	r2, #32
 8003f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2220      	movs	r2, #32
 8003f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003f9c:	2300      	movs	r3, #0
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3708      	adds	r7, #8
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}

08003fa6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fa6:	b580      	push	{r7, lr}
 8003fa8:	b08a      	sub	sp, #40	; 0x28
 8003faa:	af02      	add	r7, sp, #8
 8003fac:	60f8      	str	r0, [r7, #12]
 8003fae:	60b9      	str	r1, [r7, #8]
 8003fb0:	603b      	str	r3, [r7, #0]
 8003fb2:	4613      	mov	r3, r2
 8003fb4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	2b20      	cmp	r3, #32
 8003fc4:	d17c      	bne.n	80040c0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d002      	beq.n	8003fd2 <HAL_UART_Transmit+0x2c>
 8003fcc:	88fb      	ldrh	r3, [r7, #6]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d101      	bne.n	8003fd6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e075      	b.n	80040c2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d101      	bne.n	8003fe4 <HAL_UART_Transmit+0x3e>
 8003fe0:	2302      	movs	r3, #2
 8003fe2:	e06e      	b.n	80040c2 <HAL_UART_Transmit+0x11c>
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2221      	movs	r2, #33	; 0x21
 8003ff6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ffa:	f7fe f893 	bl	8002124 <HAL_GetTick>
 8003ffe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	88fa      	ldrh	r2, [r7, #6]
 8004004:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	88fa      	ldrh	r2, [r7, #6]
 800400a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004014:	d108      	bne.n	8004028 <HAL_UART_Transmit+0x82>
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	691b      	ldr	r3, [r3, #16]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d104      	bne.n	8004028 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800401e:	2300      	movs	r3, #0
 8004020:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	61bb      	str	r3, [r7, #24]
 8004026:	e003      	b.n	8004030 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800402c:	2300      	movs	r3, #0
 800402e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2200      	movs	r2, #0
 8004034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004038:	e02a      	b.n	8004090 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	9300      	str	r3, [sp, #0]
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	2200      	movs	r2, #0
 8004042:	2180      	movs	r1, #128	; 0x80
 8004044:	68f8      	ldr	r0, [r7, #12]
 8004046:	f000 fa11 	bl	800446c <UART_WaitOnFlagUntilTimeout>
 800404a:	4603      	mov	r3, r0
 800404c:	2b00      	cmp	r3, #0
 800404e:	d001      	beq.n	8004054 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004050:	2303      	movs	r3, #3
 8004052:	e036      	b.n	80040c2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d10b      	bne.n	8004072 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800405a:	69bb      	ldr	r3, [r7, #24]
 800405c:	881b      	ldrh	r3, [r3, #0]
 800405e:	461a      	mov	r2, r3
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004068:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800406a:	69bb      	ldr	r3, [r7, #24]
 800406c:	3302      	adds	r3, #2
 800406e:	61bb      	str	r3, [r7, #24]
 8004070:	e007      	b.n	8004082 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	781a      	ldrb	r2, [r3, #0]
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	3301      	adds	r3, #1
 8004080:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004086:	b29b      	uxth	r3, r3
 8004088:	3b01      	subs	r3, #1
 800408a:	b29a      	uxth	r2, r3
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004094:	b29b      	uxth	r3, r3
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1cf      	bne.n	800403a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	9300      	str	r3, [sp, #0]
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	2200      	movs	r2, #0
 80040a2:	2140      	movs	r1, #64	; 0x40
 80040a4:	68f8      	ldr	r0, [r7, #12]
 80040a6:	f000 f9e1 	bl	800446c <UART_WaitOnFlagUntilTimeout>
 80040aa:	4603      	mov	r3, r0
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d001      	beq.n	80040b4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80040b0:	2303      	movs	r3, #3
 80040b2:	e006      	b.n	80040c2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2220      	movs	r2, #32
 80040b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80040bc:	2300      	movs	r3, #0
 80040be:	e000      	b.n	80040c2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80040c0:	2302      	movs	r3, #2
  }
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3720      	adds	r7, #32
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
	...

080040cc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b08a      	sub	sp, #40	; 0x28
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	695b      	ldr	r3, [r3, #20]
 80040ea:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80040ec:	2300      	movs	r3, #0
 80040ee:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80040f0:	2300      	movs	r3, #0
 80040f2:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80040f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f6:	f003 030f 	and.w	r3, r3, #15
 80040fa:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80040fc:	69bb      	ldr	r3, [r7, #24]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d10d      	bne.n	800411e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004104:	f003 0320 	and.w	r3, r3, #32
 8004108:	2b00      	cmp	r3, #0
 800410a:	d008      	beq.n	800411e <HAL_UART_IRQHandler+0x52>
 800410c:	6a3b      	ldr	r3, [r7, #32]
 800410e:	f003 0320 	and.w	r3, r3, #32
 8004112:	2b00      	cmp	r3, #0
 8004114:	d003      	beq.n	800411e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f000 fa99 	bl	800464e <UART_Receive_IT>
      return;
 800411c:	e17b      	b.n	8004416 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800411e:	69bb      	ldr	r3, [r7, #24]
 8004120:	2b00      	cmp	r3, #0
 8004122:	f000 80b1 	beq.w	8004288 <HAL_UART_IRQHandler+0x1bc>
 8004126:	69fb      	ldr	r3, [r7, #28]
 8004128:	f003 0301 	and.w	r3, r3, #1
 800412c:	2b00      	cmp	r3, #0
 800412e:	d105      	bne.n	800413c <HAL_UART_IRQHandler+0x70>
 8004130:	6a3b      	ldr	r3, [r7, #32]
 8004132:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004136:	2b00      	cmp	r3, #0
 8004138:	f000 80a6 	beq.w	8004288 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800413c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800413e:	f003 0301 	and.w	r3, r3, #1
 8004142:	2b00      	cmp	r3, #0
 8004144:	d00a      	beq.n	800415c <HAL_UART_IRQHandler+0x90>
 8004146:	6a3b      	ldr	r3, [r7, #32]
 8004148:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800414c:	2b00      	cmp	r3, #0
 800414e:	d005      	beq.n	800415c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004154:	f043 0201 	orr.w	r2, r3, #1
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800415c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800415e:	f003 0304 	and.w	r3, r3, #4
 8004162:	2b00      	cmp	r3, #0
 8004164:	d00a      	beq.n	800417c <HAL_UART_IRQHandler+0xb0>
 8004166:	69fb      	ldr	r3, [r7, #28]
 8004168:	f003 0301 	and.w	r3, r3, #1
 800416c:	2b00      	cmp	r3, #0
 800416e:	d005      	beq.n	800417c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004174:	f043 0202 	orr.w	r2, r3, #2
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800417c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800417e:	f003 0302 	and.w	r3, r3, #2
 8004182:	2b00      	cmp	r3, #0
 8004184:	d00a      	beq.n	800419c <HAL_UART_IRQHandler+0xd0>
 8004186:	69fb      	ldr	r3, [r7, #28]
 8004188:	f003 0301 	and.w	r3, r3, #1
 800418c:	2b00      	cmp	r3, #0
 800418e:	d005      	beq.n	800419c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004194:	f043 0204 	orr.w	r2, r3, #4
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800419c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800419e:	f003 0308 	and.w	r3, r3, #8
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d00f      	beq.n	80041c6 <HAL_UART_IRQHandler+0xfa>
 80041a6:	6a3b      	ldr	r3, [r7, #32]
 80041a8:	f003 0320 	and.w	r3, r3, #32
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d104      	bne.n	80041ba <HAL_UART_IRQHandler+0xee>
 80041b0:	69fb      	ldr	r3, [r7, #28]
 80041b2:	f003 0301 	and.w	r3, r3, #1
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d005      	beq.n	80041c6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041be:	f043 0208 	orr.w	r2, r3, #8
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	f000 811e 	beq.w	800440c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80041d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d2:	f003 0320 	and.w	r3, r3, #32
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d007      	beq.n	80041ea <HAL_UART_IRQHandler+0x11e>
 80041da:	6a3b      	ldr	r3, [r7, #32]
 80041dc:	f003 0320 	and.w	r3, r3, #32
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d002      	beq.n	80041ea <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80041e4:	6878      	ldr	r0, [r7, #4]
 80041e6:	f000 fa32 	bl	800464e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	695b      	ldr	r3, [r3, #20]
 80041f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	bf14      	ite	ne
 80041f8:	2301      	movne	r3, #1
 80041fa:	2300      	moveq	r3, #0
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004204:	f003 0308 	and.w	r3, r3, #8
 8004208:	2b00      	cmp	r3, #0
 800420a:	d102      	bne.n	8004212 <HAL_UART_IRQHandler+0x146>
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d031      	beq.n	8004276 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f000 f974 	bl	8004500 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	695b      	ldr	r3, [r3, #20]
 800421e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004222:	2b00      	cmp	r3, #0
 8004224:	d023      	beq.n	800426e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	695a      	ldr	r2, [r3, #20]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004234:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800423a:	2b00      	cmp	r3, #0
 800423c:	d013      	beq.n	8004266 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004242:	4a76      	ldr	r2, [pc, #472]	; (800441c <HAL_UART_IRQHandler+0x350>)
 8004244:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800424a:	4618      	mov	r0, r3
 800424c:	f7fe f8bc 	bl	80023c8 <HAL_DMA_Abort_IT>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d016      	beq.n	8004284 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800425a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004260:	4610      	mov	r0, r2
 8004262:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004264:	e00e      	b.n	8004284 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f000 f8ec 	bl	8004444 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800426c:	e00a      	b.n	8004284 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 f8e8 	bl	8004444 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004274:	e006      	b.n	8004284 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f000 f8e4 	bl	8004444 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004282:	e0c3      	b.n	800440c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004284:	bf00      	nop
    return;
 8004286:	e0c1      	b.n	800440c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800428c:	2b01      	cmp	r3, #1
 800428e:	f040 80a1 	bne.w	80043d4 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8004292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004294:	f003 0310 	and.w	r3, r3, #16
 8004298:	2b00      	cmp	r3, #0
 800429a:	f000 809b 	beq.w	80043d4 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800429e:	6a3b      	ldr	r3, [r7, #32]
 80042a0:	f003 0310 	and.w	r3, r3, #16
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	f000 8095 	beq.w	80043d4 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80042aa:	2300      	movs	r3, #0
 80042ac:	60fb      	str	r3, [r7, #12]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	60fb      	str	r3, [r7, #12]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	60fb      	str	r3, [r7, #12]
 80042be:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	695b      	ldr	r3, [r3, #20]
 80042c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d04e      	beq.n	800436c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80042d8:	8a3b      	ldrh	r3, [r7, #16]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	f000 8098 	beq.w	8004410 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80042e4:	8a3a      	ldrh	r2, [r7, #16]
 80042e6:	429a      	cmp	r2, r3
 80042e8:	f080 8092 	bcs.w	8004410 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	8a3a      	ldrh	r2, [r7, #16]
 80042f0:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042f6:	699b      	ldr	r3, [r3, #24]
 80042f8:	2b20      	cmp	r3, #32
 80042fa:	d02b      	beq.n	8004354 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68da      	ldr	r2, [r3, #12]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800430a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	695a      	ldr	r2, [r3, #20]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f022 0201 	bic.w	r2, r2, #1
 800431a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	695a      	ldr	r2, [r3, #20]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800432a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2220      	movs	r2, #32
 8004330:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2200      	movs	r2, #0
 8004338:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	68da      	ldr	r2, [r3, #12]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f022 0210 	bic.w	r2, r2, #16
 8004348:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800434e:	4618      	mov	r0, r3
 8004350:	f7fd ffff 	bl	8002352 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800435c:	b29b      	uxth	r3, r3
 800435e:	1ad3      	subs	r3, r2, r3
 8004360:	b29b      	uxth	r3, r3
 8004362:	4619      	mov	r1, r3
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	f000 f876 	bl	8004456 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800436a:	e051      	b.n	8004410 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004374:	b29b      	uxth	r3, r3
 8004376:	1ad3      	subs	r3, r2, r3
 8004378:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800437e:	b29b      	uxth	r3, r3
 8004380:	2b00      	cmp	r3, #0
 8004382:	d047      	beq.n	8004414 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8004384:	8a7b      	ldrh	r3, [r7, #18]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d044      	beq.n	8004414 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	68da      	ldr	r2, [r3, #12]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004398:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	695a      	ldr	r2, [r3, #20]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f022 0201 	bic.w	r2, r2, #1
 80043a8:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2220      	movs	r2, #32
 80043ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68da      	ldr	r2, [r3, #12]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f022 0210 	bic.w	r2, r2, #16
 80043c6:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80043c8:	8a7b      	ldrh	r3, [r7, #18]
 80043ca:	4619      	mov	r1, r3
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	f000 f842 	bl	8004456 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80043d2:	e01f      	b.n	8004414 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80043d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d008      	beq.n	80043f0 <HAL_UART_IRQHandler+0x324>
 80043de:	6a3b      	ldr	r3, [r7, #32]
 80043e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d003      	beq.n	80043f0 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	f000 f8c9 	bl	8004580 <UART_Transmit_IT>
    return;
 80043ee:	e012      	b.n	8004416 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80043f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d00d      	beq.n	8004416 <HAL_UART_IRQHandler+0x34a>
 80043fa:	6a3b      	ldr	r3, [r7, #32]
 80043fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004400:	2b00      	cmp	r3, #0
 8004402:	d008      	beq.n	8004416 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8004404:	6878      	ldr	r0, [r7, #4]
 8004406:	f000 f90a 	bl	800461e <UART_EndTransmit_IT>
    return;
 800440a:	e004      	b.n	8004416 <HAL_UART_IRQHandler+0x34a>
    return;
 800440c:	bf00      	nop
 800440e:	e002      	b.n	8004416 <HAL_UART_IRQHandler+0x34a>
      return;
 8004410:	bf00      	nop
 8004412:	e000      	b.n	8004416 <HAL_UART_IRQHandler+0x34a>
      return;
 8004414:	bf00      	nop
  }
}
 8004416:	3728      	adds	r7, #40	; 0x28
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}
 800441c:	08004559 	.word	0x08004559

08004420 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004420:	b480      	push	{r7}
 8004422:	b083      	sub	sp, #12
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004428:	bf00      	nop
 800442a:	370c      	adds	r7, #12
 800442c:	46bd      	mov	sp, r7
 800442e:	bc80      	pop	{r7}
 8004430:	4770      	bx	lr

08004432 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004432:	b480      	push	{r7}
 8004434:	b083      	sub	sp, #12
 8004436:	af00      	add	r7, sp, #0
 8004438:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800443a:	bf00      	nop
 800443c:	370c      	adds	r7, #12
 800443e:	46bd      	mov	sp, r7
 8004440:	bc80      	pop	{r7}
 8004442:	4770      	bx	lr

08004444 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800444c:	bf00      	nop
 800444e:	370c      	adds	r7, #12
 8004450:	46bd      	mov	sp, r7
 8004452:	bc80      	pop	{r7}
 8004454:	4770      	bx	lr

08004456 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004456:	b480      	push	{r7}
 8004458:	b083      	sub	sp, #12
 800445a:	af00      	add	r7, sp, #0
 800445c:	6078      	str	r0, [r7, #4]
 800445e:	460b      	mov	r3, r1
 8004460:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004462:	bf00      	nop
 8004464:	370c      	adds	r7, #12
 8004466:	46bd      	mov	sp, r7
 8004468:	bc80      	pop	{r7}
 800446a:	4770      	bx	lr

0800446c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b084      	sub	sp, #16
 8004470:	af00      	add	r7, sp, #0
 8004472:	60f8      	str	r0, [r7, #12]
 8004474:	60b9      	str	r1, [r7, #8]
 8004476:	603b      	str	r3, [r7, #0]
 8004478:	4613      	mov	r3, r2
 800447a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800447c:	e02c      	b.n	80044d8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800447e:	69bb      	ldr	r3, [r7, #24]
 8004480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004484:	d028      	beq.n	80044d8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d007      	beq.n	800449c <UART_WaitOnFlagUntilTimeout+0x30>
 800448c:	f7fd fe4a 	bl	8002124 <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	69ba      	ldr	r2, [r7, #24]
 8004498:	429a      	cmp	r2, r3
 800449a:	d21d      	bcs.n	80044d8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	68da      	ldr	r2, [r3, #12]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80044aa:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	695a      	ldr	r2, [r3, #20]
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f022 0201 	bic.w	r2, r2, #1
 80044ba:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2220      	movs	r2, #32
 80044c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2220      	movs	r2, #32
 80044c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2200      	movs	r2, #0
 80044d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80044d4:	2303      	movs	r3, #3
 80044d6:	e00f      	b.n	80044f8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	4013      	ands	r3, r2
 80044e2:	68ba      	ldr	r2, [r7, #8]
 80044e4:	429a      	cmp	r2, r3
 80044e6:	bf0c      	ite	eq
 80044e8:	2301      	moveq	r3, #1
 80044ea:	2300      	movne	r3, #0
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	461a      	mov	r2, r3
 80044f0:	79fb      	ldrb	r3, [r7, #7]
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d0c3      	beq.n	800447e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80044f6:	2300      	movs	r3, #0
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	3710      	adds	r7, #16
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}

08004500 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	68da      	ldr	r2, [r3, #12]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004516:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	695a      	ldr	r2, [r3, #20]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f022 0201 	bic.w	r2, r2, #1
 8004526:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800452c:	2b01      	cmp	r3, #1
 800452e:	d107      	bne.n	8004540 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	68da      	ldr	r2, [r3, #12]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f022 0210 	bic.w	r2, r2, #16
 800453e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2220      	movs	r2, #32
 8004544:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800454e:	bf00      	nop
 8004550:	370c      	adds	r7, #12
 8004552:	46bd      	mov	sp, r7
 8004554:	bc80      	pop	{r7}
 8004556:	4770      	bx	lr

08004558 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b084      	sub	sp, #16
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004564:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2200      	movs	r2, #0
 800456a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2200      	movs	r2, #0
 8004570:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004572:	68f8      	ldr	r0, [r7, #12]
 8004574:	f7ff ff66 	bl	8004444 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004578:	bf00      	nop
 800457a:	3710      	adds	r7, #16
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}

08004580 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004580:	b480      	push	{r7}
 8004582:	b085      	sub	sp, #20
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800458e:	b2db      	uxtb	r3, r3
 8004590:	2b21      	cmp	r3, #33	; 0x21
 8004592:	d13e      	bne.n	8004612 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800459c:	d114      	bne.n	80045c8 <UART_Transmit_IT+0x48>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	691b      	ldr	r3, [r3, #16]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d110      	bne.n	80045c8 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6a1b      	ldr	r3, [r3, #32]
 80045aa:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	881b      	ldrh	r3, [r3, #0]
 80045b0:	461a      	mov	r2, r3
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045ba:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6a1b      	ldr	r3, [r3, #32]
 80045c0:	1c9a      	adds	r2, r3, #2
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	621a      	str	r2, [r3, #32]
 80045c6:	e008      	b.n	80045da <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6a1b      	ldr	r3, [r3, #32]
 80045cc:	1c59      	adds	r1, r3, #1
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	6211      	str	r1, [r2, #32]
 80045d2:	781a      	ldrb	r2, [r3, #0]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045de:	b29b      	uxth	r3, r3
 80045e0:	3b01      	subs	r3, #1
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	4619      	mov	r1, r3
 80045e8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d10f      	bne.n	800460e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	68da      	ldr	r2, [r3, #12]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80045fc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68da      	ldr	r2, [r3, #12]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800460c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800460e:	2300      	movs	r3, #0
 8004610:	e000      	b.n	8004614 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004612:	2302      	movs	r3, #2
  }
}
 8004614:	4618      	mov	r0, r3
 8004616:	3714      	adds	r7, #20
 8004618:	46bd      	mov	sp, r7
 800461a:	bc80      	pop	{r7}
 800461c:	4770      	bx	lr

0800461e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800461e:	b580      	push	{r7, lr}
 8004620:	b082      	sub	sp, #8
 8004622:	af00      	add	r7, sp, #0
 8004624:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	68da      	ldr	r2, [r3, #12]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004634:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2220      	movs	r2, #32
 800463a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f7ff feee 	bl	8004420 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004644:	2300      	movs	r3, #0
}
 8004646:	4618      	mov	r0, r3
 8004648:	3708      	adds	r7, #8
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}

0800464e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800464e:	b580      	push	{r7, lr}
 8004650:	b086      	sub	sp, #24
 8004652:	af00      	add	r7, sp, #0
 8004654:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800465c:	b2db      	uxtb	r3, r3
 800465e:	2b22      	cmp	r3, #34	; 0x22
 8004660:	f040 8099 	bne.w	8004796 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800466c:	d117      	bne.n	800469e <UART_Receive_IT+0x50>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	691b      	ldr	r3, [r3, #16]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d113      	bne.n	800469e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004676:	2300      	movs	r3, #0
 8004678:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800467e:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	b29b      	uxth	r3, r3
 8004688:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800468c:	b29a      	uxth	r2, r3
 800468e:	693b      	ldr	r3, [r7, #16]
 8004690:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004696:	1c9a      	adds	r2, r3, #2
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	629a      	str	r2, [r3, #40]	; 0x28
 800469c:	e026      	b.n	80046ec <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046a2:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80046a4:	2300      	movs	r3, #0
 80046a6:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046b0:	d007      	beq.n	80046c2 <UART_Receive_IT+0x74>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d10a      	bne.n	80046d0 <UART_Receive_IT+0x82>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	691b      	ldr	r3, [r3, #16]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d106      	bne.n	80046d0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	b2da      	uxtb	r2, r3
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	701a      	strb	r2, [r3, #0]
 80046ce:	e008      	b.n	80046e2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	b2db      	uxtb	r3, r3
 80046d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046dc:	b2da      	uxtb	r2, r3
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046e6:	1c5a      	adds	r2, r3, #1
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80046f0:	b29b      	uxth	r3, r3
 80046f2:	3b01      	subs	r3, #1
 80046f4:	b29b      	uxth	r3, r3
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	4619      	mov	r1, r3
 80046fa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d148      	bne.n	8004792 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	68da      	ldr	r2, [r3, #12]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f022 0220 	bic.w	r2, r2, #32
 800470e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	68da      	ldr	r2, [r3, #12]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800471e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	695a      	ldr	r2, [r3, #20]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f022 0201 	bic.w	r2, r2, #1
 800472e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2220      	movs	r2, #32
 8004734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800473c:	2b01      	cmp	r3, #1
 800473e:	d123      	bne.n	8004788 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2200      	movs	r2, #0
 8004744:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	68da      	ldr	r2, [r3, #12]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f022 0210 	bic.w	r2, r2, #16
 8004754:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f003 0310 	and.w	r3, r3, #16
 8004760:	2b10      	cmp	r3, #16
 8004762:	d10a      	bne.n	800477a <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004764:	2300      	movs	r3, #0
 8004766:	60fb      	str	r3, [r7, #12]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	60fb      	str	r3, [r7, #12]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	60fb      	str	r3, [r7, #12]
 8004778:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800477e:	4619      	mov	r1, r3
 8004780:	6878      	ldr	r0, [r7, #4]
 8004782:	f7ff fe68 	bl	8004456 <HAL_UARTEx_RxEventCallback>
 8004786:	e002      	b.n	800478e <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f7ff fe52 	bl	8004432 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800478e:	2300      	movs	r3, #0
 8004790:	e002      	b.n	8004798 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8004792:	2300      	movs	r3, #0
 8004794:	e000      	b.n	8004798 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8004796:	2302      	movs	r3, #2
  }
}
 8004798:	4618      	mov	r0, r3
 800479a:	3718      	adds	r7, #24
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b084      	sub	sp, #16
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	691b      	ldr	r3, [r3, #16]
 80047ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	68da      	ldr	r2, [r3, #12]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	430a      	orrs	r2, r1
 80047bc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	689a      	ldr	r2, [r3, #8]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	691b      	ldr	r3, [r3, #16]
 80047c6:	431a      	orrs	r2, r3
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	695b      	ldr	r3, [r3, #20]
 80047cc:	4313      	orrs	r3, r2
 80047ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	68db      	ldr	r3, [r3, #12]
 80047d6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80047da:	f023 030c 	bic.w	r3, r3, #12
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	6812      	ldr	r2, [r2, #0]
 80047e2:	68b9      	ldr	r1, [r7, #8]
 80047e4:	430b      	orrs	r3, r1
 80047e6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	695b      	ldr	r3, [r3, #20]
 80047ee:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	699a      	ldr	r2, [r3, #24]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	430a      	orrs	r2, r1
 80047fc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a2c      	ldr	r2, [pc, #176]	; (80048b4 <UART_SetConfig+0x114>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d103      	bne.n	8004810 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004808:	f7fe fbf0 	bl	8002fec <HAL_RCC_GetPCLK2Freq>
 800480c:	60f8      	str	r0, [r7, #12]
 800480e:	e002      	b.n	8004816 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004810:	f7fe fbd8 	bl	8002fc4 <HAL_RCC_GetPCLK1Freq>
 8004814:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004816:	68fa      	ldr	r2, [r7, #12]
 8004818:	4613      	mov	r3, r2
 800481a:	009b      	lsls	r3, r3, #2
 800481c:	4413      	add	r3, r2
 800481e:	009a      	lsls	r2, r3, #2
 8004820:	441a      	add	r2, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	009b      	lsls	r3, r3, #2
 8004828:	fbb2 f3f3 	udiv	r3, r2, r3
 800482c:	4a22      	ldr	r2, [pc, #136]	; (80048b8 <UART_SetConfig+0x118>)
 800482e:	fba2 2303 	umull	r2, r3, r2, r3
 8004832:	095b      	lsrs	r3, r3, #5
 8004834:	0119      	lsls	r1, r3, #4
 8004836:	68fa      	ldr	r2, [r7, #12]
 8004838:	4613      	mov	r3, r2
 800483a:	009b      	lsls	r3, r3, #2
 800483c:	4413      	add	r3, r2
 800483e:	009a      	lsls	r2, r3, #2
 8004840:	441a      	add	r2, r3
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	009b      	lsls	r3, r3, #2
 8004848:	fbb2 f2f3 	udiv	r2, r2, r3
 800484c:	4b1a      	ldr	r3, [pc, #104]	; (80048b8 <UART_SetConfig+0x118>)
 800484e:	fba3 0302 	umull	r0, r3, r3, r2
 8004852:	095b      	lsrs	r3, r3, #5
 8004854:	2064      	movs	r0, #100	; 0x64
 8004856:	fb00 f303 	mul.w	r3, r0, r3
 800485a:	1ad3      	subs	r3, r2, r3
 800485c:	011b      	lsls	r3, r3, #4
 800485e:	3332      	adds	r3, #50	; 0x32
 8004860:	4a15      	ldr	r2, [pc, #84]	; (80048b8 <UART_SetConfig+0x118>)
 8004862:	fba2 2303 	umull	r2, r3, r2, r3
 8004866:	095b      	lsrs	r3, r3, #5
 8004868:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800486c:	4419      	add	r1, r3
 800486e:	68fa      	ldr	r2, [r7, #12]
 8004870:	4613      	mov	r3, r2
 8004872:	009b      	lsls	r3, r3, #2
 8004874:	4413      	add	r3, r2
 8004876:	009a      	lsls	r2, r3, #2
 8004878:	441a      	add	r2, r3
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	fbb2 f2f3 	udiv	r2, r2, r3
 8004884:	4b0c      	ldr	r3, [pc, #48]	; (80048b8 <UART_SetConfig+0x118>)
 8004886:	fba3 0302 	umull	r0, r3, r3, r2
 800488a:	095b      	lsrs	r3, r3, #5
 800488c:	2064      	movs	r0, #100	; 0x64
 800488e:	fb00 f303 	mul.w	r3, r0, r3
 8004892:	1ad3      	subs	r3, r2, r3
 8004894:	011b      	lsls	r3, r3, #4
 8004896:	3332      	adds	r3, #50	; 0x32
 8004898:	4a07      	ldr	r2, [pc, #28]	; (80048b8 <UART_SetConfig+0x118>)
 800489a:	fba2 2303 	umull	r2, r3, r2, r3
 800489e:	095b      	lsrs	r3, r3, #5
 80048a0:	f003 020f 	and.w	r2, r3, #15
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	440a      	add	r2, r1
 80048aa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80048ac:	bf00      	nop
 80048ae:	3710      	adds	r7, #16
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	40013800 	.word	0x40013800
 80048b8:	51eb851f 	.word	0x51eb851f

080048bc <__errno>:
 80048bc:	4b01      	ldr	r3, [pc, #4]	; (80048c4 <__errno+0x8>)
 80048be:	6818      	ldr	r0, [r3, #0]
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop
 80048c4:	2000002c 	.word	0x2000002c

080048c8 <__libc_init_array>:
 80048c8:	b570      	push	{r4, r5, r6, lr}
 80048ca:	2600      	movs	r6, #0
 80048cc:	4d0c      	ldr	r5, [pc, #48]	; (8004900 <__libc_init_array+0x38>)
 80048ce:	4c0d      	ldr	r4, [pc, #52]	; (8004904 <__libc_init_array+0x3c>)
 80048d0:	1b64      	subs	r4, r4, r5
 80048d2:	10a4      	asrs	r4, r4, #2
 80048d4:	42a6      	cmp	r6, r4
 80048d6:	d109      	bne.n	80048ec <__libc_init_array+0x24>
 80048d8:	f000 fc5c 	bl	8005194 <_init>
 80048dc:	2600      	movs	r6, #0
 80048de:	4d0a      	ldr	r5, [pc, #40]	; (8004908 <__libc_init_array+0x40>)
 80048e0:	4c0a      	ldr	r4, [pc, #40]	; (800490c <__libc_init_array+0x44>)
 80048e2:	1b64      	subs	r4, r4, r5
 80048e4:	10a4      	asrs	r4, r4, #2
 80048e6:	42a6      	cmp	r6, r4
 80048e8:	d105      	bne.n	80048f6 <__libc_init_array+0x2e>
 80048ea:	bd70      	pop	{r4, r5, r6, pc}
 80048ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80048f0:	4798      	blx	r3
 80048f2:	3601      	adds	r6, #1
 80048f4:	e7ee      	b.n	80048d4 <__libc_init_array+0xc>
 80048f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80048fa:	4798      	blx	r3
 80048fc:	3601      	adds	r6, #1
 80048fe:	e7f2      	b.n	80048e6 <__libc_init_array+0x1e>
 8004900:	08005280 	.word	0x08005280
 8004904:	08005280 	.word	0x08005280
 8004908:	08005280 	.word	0x08005280
 800490c:	08005284 	.word	0x08005284

08004910 <memset>:
 8004910:	4603      	mov	r3, r0
 8004912:	4402      	add	r2, r0
 8004914:	4293      	cmp	r3, r2
 8004916:	d100      	bne.n	800491a <memset+0xa>
 8004918:	4770      	bx	lr
 800491a:	f803 1b01 	strb.w	r1, [r3], #1
 800491e:	e7f9      	b.n	8004914 <memset+0x4>

08004920 <siprintf>:
 8004920:	b40e      	push	{r1, r2, r3}
 8004922:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004926:	b500      	push	{lr}
 8004928:	b09c      	sub	sp, #112	; 0x70
 800492a:	ab1d      	add	r3, sp, #116	; 0x74
 800492c:	9002      	str	r0, [sp, #8]
 800492e:	9006      	str	r0, [sp, #24]
 8004930:	9107      	str	r1, [sp, #28]
 8004932:	9104      	str	r1, [sp, #16]
 8004934:	4808      	ldr	r0, [pc, #32]	; (8004958 <siprintf+0x38>)
 8004936:	4909      	ldr	r1, [pc, #36]	; (800495c <siprintf+0x3c>)
 8004938:	f853 2b04 	ldr.w	r2, [r3], #4
 800493c:	9105      	str	r1, [sp, #20]
 800493e:	6800      	ldr	r0, [r0, #0]
 8004940:	a902      	add	r1, sp, #8
 8004942:	9301      	str	r3, [sp, #4]
 8004944:	f000 f868 	bl	8004a18 <_svfiprintf_r>
 8004948:	2200      	movs	r2, #0
 800494a:	9b02      	ldr	r3, [sp, #8]
 800494c:	701a      	strb	r2, [r3, #0]
 800494e:	b01c      	add	sp, #112	; 0x70
 8004950:	f85d eb04 	ldr.w	lr, [sp], #4
 8004954:	b003      	add	sp, #12
 8004956:	4770      	bx	lr
 8004958:	2000002c 	.word	0x2000002c
 800495c:	ffff0208 	.word	0xffff0208

08004960 <__ssputs_r>:
 8004960:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004964:	688e      	ldr	r6, [r1, #8]
 8004966:	4682      	mov	sl, r0
 8004968:	429e      	cmp	r6, r3
 800496a:	460c      	mov	r4, r1
 800496c:	4690      	mov	r8, r2
 800496e:	461f      	mov	r7, r3
 8004970:	d838      	bhi.n	80049e4 <__ssputs_r+0x84>
 8004972:	898a      	ldrh	r2, [r1, #12]
 8004974:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004978:	d032      	beq.n	80049e0 <__ssputs_r+0x80>
 800497a:	6825      	ldr	r5, [r4, #0]
 800497c:	6909      	ldr	r1, [r1, #16]
 800497e:	3301      	adds	r3, #1
 8004980:	eba5 0901 	sub.w	r9, r5, r1
 8004984:	6965      	ldr	r5, [r4, #20]
 8004986:	444b      	add	r3, r9
 8004988:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800498c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004990:	106d      	asrs	r5, r5, #1
 8004992:	429d      	cmp	r5, r3
 8004994:	bf38      	it	cc
 8004996:	461d      	movcc	r5, r3
 8004998:	0553      	lsls	r3, r2, #21
 800499a:	d531      	bpl.n	8004a00 <__ssputs_r+0xa0>
 800499c:	4629      	mov	r1, r5
 800499e:	f000 fb53 	bl	8005048 <_malloc_r>
 80049a2:	4606      	mov	r6, r0
 80049a4:	b950      	cbnz	r0, 80049bc <__ssputs_r+0x5c>
 80049a6:	230c      	movs	r3, #12
 80049a8:	f04f 30ff 	mov.w	r0, #4294967295
 80049ac:	f8ca 3000 	str.w	r3, [sl]
 80049b0:	89a3      	ldrh	r3, [r4, #12]
 80049b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049b6:	81a3      	strh	r3, [r4, #12]
 80049b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049bc:	464a      	mov	r2, r9
 80049be:	6921      	ldr	r1, [r4, #16]
 80049c0:	f000 face 	bl	8004f60 <memcpy>
 80049c4:	89a3      	ldrh	r3, [r4, #12]
 80049c6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80049ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80049ce:	81a3      	strh	r3, [r4, #12]
 80049d0:	6126      	str	r6, [r4, #16]
 80049d2:	444e      	add	r6, r9
 80049d4:	6026      	str	r6, [r4, #0]
 80049d6:	463e      	mov	r6, r7
 80049d8:	6165      	str	r5, [r4, #20]
 80049da:	eba5 0509 	sub.w	r5, r5, r9
 80049de:	60a5      	str	r5, [r4, #8]
 80049e0:	42be      	cmp	r6, r7
 80049e2:	d900      	bls.n	80049e6 <__ssputs_r+0x86>
 80049e4:	463e      	mov	r6, r7
 80049e6:	4632      	mov	r2, r6
 80049e8:	4641      	mov	r1, r8
 80049ea:	6820      	ldr	r0, [r4, #0]
 80049ec:	f000 fac6 	bl	8004f7c <memmove>
 80049f0:	68a3      	ldr	r3, [r4, #8]
 80049f2:	6822      	ldr	r2, [r4, #0]
 80049f4:	1b9b      	subs	r3, r3, r6
 80049f6:	4432      	add	r2, r6
 80049f8:	2000      	movs	r0, #0
 80049fa:	60a3      	str	r3, [r4, #8]
 80049fc:	6022      	str	r2, [r4, #0]
 80049fe:	e7db      	b.n	80049b8 <__ssputs_r+0x58>
 8004a00:	462a      	mov	r2, r5
 8004a02:	f000 fb7b 	bl	80050fc <_realloc_r>
 8004a06:	4606      	mov	r6, r0
 8004a08:	2800      	cmp	r0, #0
 8004a0a:	d1e1      	bne.n	80049d0 <__ssputs_r+0x70>
 8004a0c:	4650      	mov	r0, sl
 8004a0e:	6921      	ldr	r1, [r4, #16]
 8004a10:	f000 face 	bl	8004fb0 <_free_r>
 8004a14:	e7c7      	b.n	80049a6 <__ssputs_r+0x46>
	...

08004a18 <_svfiprintf_r>:
 8004a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a1c:	4698      	mov	r8, r3
 8004a1e:	898b      	ldrh	r3, [r1, #12]
 8004a20:	4607      	mov	r7, r0
 8004a22:	061b      	lsls	r3, r3, #24
 8004a24:	460d      	mov	r5, r1
 8004a26:	4614      	mov	r4, r2
 8004a28:	b09d      	sub	sp, #116	; 0x74
 8004a2a:	d50e      	bpl.n	8004a4a <_svfiprintf_r+0x32>
 8004a2c:	690b      	ldr	r3, [r1, #16]
 8004a2e:	b963      	cbnz	r3, 8004a4a <_svfiprintf_r+0x32>
 8004a30:	2140      	movs	r1, #64	; 0x40
 8004a32:	f000 fb09 	bl	8005048 <_malloc_r>
 8004a36:	6028      	str	r0, [r5, #0]
 8004a38:	6128      	str	r0, [r5, #16]
 8004a3a:	b920      	cbnz	r0, 8004a46 <_svfiprintf_r+0x2e>
 8004a3c:	230c      	movs	r3, #12
 8004a3e:	603b      	str	r3, [r7, #0]
 8004a40:	f04f 30ff 	mov.w	r0, #4294967295
 8004a44:	e0d1      	b.n	8004bea <_svfiprintf_r+0x1d2>
 8004a46:	2340      	movs	r3, #64	; 0x40
 8004a48:	616b      	str	r3, [r5, #20]
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	9309      	str	r3, [sp, #36]	; 0x24
 8004a4e:	2320      	movs	r3, #32
 8004a50:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004a54:	2330      	movs	r3, #48	; 0x30
 8004a56:	f04f 0901 	mov.w	r9, #1
 8004a5a:	f8cd 800c 	str.w	r8, [sp, #12]
 8004a5e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004c04 <_svfiprintf_r+0x1ec>
 8004a62:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004a66:	4623      	mov	r3, r4
 8004a68:	469a      	mov	sl, r3
 8004a6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a6e:	b10a      	cbz	r2, 8004a74 <_svfiprintf_r+0x5c>
 8004a70:	2a25      	cmp	r2, #37	; 0x25
 8004a72:	d1f9      	bne.n	8004a68 <_svfiprintf_r+0x50>
 8004a74:	ebba 0b04 	subs.w	fp, sl, r4
 8004a78:	d00b      	beq.n	8004a92 <_svfiprintf_r+0x7a>
 8004a7a:	465b      	mov	r3, fp
 8004a7c:	4622      	mov	r2, r4
 8004a7e:	4629      	mov	r1, r5
 8004a80:	4638      	mov	r0, r7
 8004a82:	f7ff ff6d 	bl	8004960 <__ssputs_r>
 8004a86:	3001      	adds	r0, #1
 8004a88:	f000 80aa 	beq.w	8004be0 <_svfiprintf_r+0x1c8>
 8004a8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004a8e:	445a      	add	r2, fp
 8004a90:	9209      	str	r2, [sp, #36]	; 0x24
 8004a92:	f89a 3000 	ldrb.w	r3, [sl]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	f000 80a2 	beq.w	8004be0 <_svfiprintf_r+0x1c8>
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8004aa2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004aa6:	f10a 0a01 	add.w	sl, sl, #1
 8004aaa:	9304      	str	r3, [sp, #16]
 8004aac:	9307      	str	r3, [sp, #28]
 8004aae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004ab2:	931a      	str	r3, [sp, #104]	; 0x68
 8004ab4:	4654      	mov	r4, sl
 8004ab6:	2205      	movs	r2, #5
 8004ab8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004abc:	4851      	ldr	r0, [pc, #324]	; (8004c04 <_svfiprintf_r+0x1ec>)
 8004abe:	f000 fa41 	bl	8004f44 <memchr>
 8004ac2:	9a04      	ldr	r2, [sp, #16]
 8004ac4:	b9d8      	cbnz	r0, 8004afe <_svfiprintf_r+0xe6>
 8004ac6:	06d0      	lsls	r0, r2, #27
 8004ac8:	bf44      	itt	mi
 8004aca:	2320      	movmi	r3, #32
 8004acc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004ad0:	0711      	lsls	r1, r2, #28
 8004ad2:	bf44      	itt	mi
 8004ad4:	232b      	movmi	r3, #43	; 0x2b
 8004ad6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004ada:	f89a 3000 	ldrb.w	r3, [sl]
 8004ade:	2b2a      	cmp	r3, #42	; 0x2a
 8004ae0:	d015      	beq.n	8004b0e <_svfiprintf_r+0xf6>
 8004ae2:	4654      	mov	r4, sl
 8004ae4:	2000      	movs	r0, #0
 8004ae6:	f04f 0c0a 	mov.w	ip, #10
 8004aea:	9a07      	ldr	r2, [sp, #28]
 8004aec:	4621      	mov	r1, r4
 8004aee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004af2:	3b30      	subs	r3, #48	; 0x30
 8004af4:	2b09      	cmp	r3, #9
 8004af6:	d94e      	bls.n	8004b96 <_svfiprintf_r+0x17e>
 8004af8:	b1b0      	cbz	r0, 8004b28 <_svfiprintf_r+0x110>
 8004afa:	9207      	str	r2, [sp, #28]
 8004afc:	e014      	b.n	8004b28 <_svfiprintf_r+0x110>
 8004afe:	eba0 0308 	sub.w	r3, r0, r8
 8004b02:	fa09 f303 	lsl.w	r3, r9, r3
 8004b06:	4313      	orrs	r3, r2
 8004b08:	46a2      	mov	sl, r4
 8004b0a:	9304      	str	r3, [sp, #16]
 8004b0c:	e7d2      	b.n	8004ab4 <_svfiprintf_r+0x9c>
 8004b0e:	9b03      	ldr	r3, [sp, #12]
 8004b10:	1d19      	adds	r1, r3, #4
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	9103      	str	r1, [sp, #12]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	bfbb      	ittet	lt
 8004b1a:	425b      	neglt	r3, r3
 8004b1c:	f042 0202 	orrlt.w	r2, r2, #2
 8004b20:	9307      	strge	r3, [sp, #28]
 8004b22:	9307      	strlt	r3, [sp, #28]
 8004b24:	bfb8      	it	lt
 8004b26:	9204      	strlt	r2, [sp, #16]
 8004b28:	7823      	ldrb	r3, [r4, #0]
 8004b2a:	2b2e      	cmp	r3, #46	; 0x2e
 8004b2c:	d10c      	bne.n	8004b48 <_svfiprintf_r+0x130>
 8004b2e:	7863      	ldrb	r3, [r4, #1]
 8004b30:	2b2a      	cmp	r3, #42	; 0x2a
 8004b32:	d135      	bne.n	8004ba0 <_svfiprintf_r+0x188>
 8004b34:	9b03      	ldr	r3, [sp, #12]
 8004b36:	3402      	adds	r4, #2
 8004b38:	1d1a      	adds	r2, r3, #4
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	9203      	str	r2, [sp, #12]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	bfb8      	it	lt
 8004b42:	f04f 33ff 	movlt.w	r3, #4294967295
 8004b46:	9305      	str	r3, [sp, #20]
 8004b48:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004c14 <_svfiprintf_r+0x1fc>
 8004b4c:	2203      	movs	r2, #3
 8004b4e:	4650      	mov	r0, sl
 8004b50:	7821      	ldrb	r1, [r4, #0]
 8004b52:	f000 f9f7 	bl	8004f44 <memchr>
 8004b56:	b140      	cbz	r0, 8004b6a <_svfiprintf_r+0x152>
 8004b58:	2340      	movs	r3, #64	; 0x40
 8004b5a:	eba0 000a 	sub.w	r0, r0, sl
 8004b5e:	fa03 f000 	lsl.w	r0, r3, r0
 8004b62:	9b04      	ldr	r3, [sp, #16]
 8004b64:	3401      	adds	r4, #1
 8004b66:	4303      	orrs	r3, r0
 8004b68:	9304      	str	r3, [sp, #16]
 8004b6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b6e:	2206      	movs	r2, #6
 8004b70:	4825      	ldr	r0, [pc, #148]	; (8004c08 <_svfiprintf_r+0x1f0>)
 8004b72:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004b76:	f000 f9e5 	bl	8004f44 <memchr>
 8004b7a:	2800      	cmp	r0, #0
 8004b7c:	d038      	beq.n	8004bf0 <_svfiprintf_r+0x1d8>
 8004b7e:	4b23      	ldr	r3, [pc, #140]	; (8004c0c <_svfiprintf_r+0x1f4>)
 8004b80:	bb1b      	cbnz	r3, 8004bca <_svfiprintf_r+0x1b2>
 8004b82:	9b03      	ldr	r3, [sp, #12]
 8004b84:	3307      	adds	r3, #7
 8004b86:	f023 0307 	bic.w	r3, r3, #7
 8004b8a:	3308      	adds	r3, #8
 8004b8c:	9303      	str	r3, [sp, #12]
 8004b8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b90:	4433      	add	r3, r6
 8004b92:	9309      	str	r3, [sp, #36]	; 0x24
 8004b94:	e767      	b.n	8004a66 <_svfiprintf_r+0x4e>
 8004b96:	460c      	mov	r4, r1
 8004b98:	2001      	movs	r0, #1
 8004b9a:	fb0c 3202 	mla	r2, ip, r2, r3
 8004b9e:	e7a5      	b.n	8004aec <_svfiprintf_r+0xd4>
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	f04f 0c0a 	mov.w	ip, #10
 8004ba6:	4619      	mov	r1, r3
 8004ba8:	3401      	adds	r4, #1
 8004baa:	9305      	str	r3, [sp, #20]
 8004bac:	4620      	mov	r0, r4
 8004bae:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004bb2:	3a30      	subs	r2, #48	; 0x30
 8004bb4:	2a09      	cmp	r2, #9
 8004bb6:	d903      	bls.n	8004bc0 <_svfiprintf_r+0x1a8>
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d0c5      	beq.n	8004b48 <_svfiprintf_r+0x130>
 8004bbc:	9105      	str	r1, [sp, #20]
 8004bbe:	e7c3      	b.n	8004b48 <_svfiprintf_r+0x130>
 8004bc0:	4604      	mov	r4, r0
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	fb0c 2101 	mla	r1, ip, r1, r2
 8004bc8:	e7f0      	b.n	8004bac <_svfiprintf_r+0x194>
 8004bca:	ab03      	add	r3, sp, #12
 8004bcc:	9300      	str	r3, [sp, #0]
 8004bce:	462a      	mov	r2, r5
 8004bd0:	4638      	mov	r0, r7
 8004bd2:	4b0f      	ldr	r3, [pc, #60]	; (8004c10 <_svfiprintf_r+0x1f8>)
 8004bd4:	a904      	add	r1, sp, #16
 8004bd6:	f3af 8000 	nop.w
 8004bda:	1c42      	adds	r2, r0, #1
 8004bdc:	4606      	mov	r6, r0
 8004bde:	d1d6      	bne.n	8004b8e <_svfiprintf_r+0x176>
 8004be0:	89ab      	ldrh	r3, [r5, #12]
 8004be2:	065b      	lsls	r3, r3, #25
 8004be4:	f53f af2c 	bmi.w	8004a40 <_svfiprintf_r+0x28>
 8004be8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004bea:	b01d      	add	sp, #116	; 0x74
 8004bec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bf0:	ab03      	add	r3, sp, #12
 8004bf2:	9300      	str	r3, [sp, #0]
 8004bf4:	462a      	mov	r2, r5
 8004bf6:	4638      	mov	r0, r7
 8004bf8:	4b05      	ldr	r3, [pc, #20]	; (8004c10 <_svfiprintf_r+0x1f8>)
 8004bfa:	a904      	add	r1, sp, #16
 8004bfc:	f000 f87c 	bl	8004cf8 <_printf_i>
 8004c00:	e7eb      	b.n	8004bda <_svfiprintf_r+0x1c2>
 8004c02:	bf00      	nop
 8004c04:	0800524c 	.word	0x0800524c
 8004c08:	08005256 	.word	0x08005256
 8004c0c:	00000000 	.word	0x00000000
 8004c10:	08004961 	.word	0x08004961
 8004c14:	08005252 	.word	0x08005252

08004c18 <_printf_common>:
 8004c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c1c:	4616      	mov	r6, r2
 8004c1e:	4699      	mov	r9, r3
 8004c20:	688a      	ldr	r2, [r1, #8]
 8004c22:	690b      	ldr	r3, [r1, #16]
 8004c24:	4607      	mov	r7, r0
 8004c26:	4293      	cmp	r3, r2
 8004c28:	bfb8      	it	lt
 8004c2a:	4613      	movlt	r3, r2
 8004c2c:	6033      	str	r3, [r6, #0]
 8004c2e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004c32:	460c      	mov	r4, r1
 8004c34:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004c38:	b10a      	cbz	r2, 8004c3e <_printf_common+0x26>
 8004c3a:	3301      	adds	r3, #1
 8004c3c:	6033      	str	r3, [r6, #0]
 8004c3e:	6823      	ldr	r3, [r4, #0]
 8004c40:	0699      	lsls	r1, r3, #26
 8004c42:	bf42      	ittt	mi
 8004c44:	6833      	ldrmi	r3, [r6, #0]
 8004c46:	3302      	addmi	r3, #2
 8004c48:	6033      	strmi	r3, [r6, #0]
 8004c4a:	6825      	ldr	r5, [r4, #0]
 8004c4c:	f015 0506 	ands.w	r5, r5, #6
 8004c50:	d106      	bne.n	8004c60 <_printf_common+0x48>
 8004c52:	f104 0a19 	add.w	sl, r4, #25
 8004c56:	68e3      	ldr	r3, [r4, #12]
 8004c58:	6832      	ldr	r2, [r6, #0]
 8004c5a:	1a9b      	subs	r3, r3, r2
 8004c5c:	42ab      	cmp	r3, r5
 8004c5e:	dc28      	bgt.n	8004cb2 <_printf_common+0x9a>
 8004c60:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004c64:	1e13      	subs	r3, r2, #0
 8004c66:	6822      	ldr	r2, [r4, #0]
 8004c68:	bf18      	it	ne
 8004c6a:	2301      	movne	r3, #1
 8004c6c:	0692      	lsls	r2, r2, #26
 8004c6e:	d42d      	bmi.n	8004ccc <_printf_common+0xb4>
 8004c70:	4649      	mov	r1, r9
 8004c72:	4638      	mov	r0, r7
 8004c74:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c78:	47c0      	blx	r8
 8004c7a:	3001      	adds	r0, #1
 8004c7c:	d020      	beq.n	8004cc0 <_printf_common+0xa8>
 8004c7e:	6823      	ldr	r3, [r4, #0]
 8004c80:	68e5      	ldr	r5, [r4, #12]
 8004c82:	f003 0306 	and.w	r3, r3, #6
 8004c86:	2b04      	cmp	r3, #4
 8004c88:	bf18      	it	ne
 8004c8a:	2500      	movne	r5, #0
 8004c8c:	6832      	ldr	r2, [r6, #0]
 8004c8e:	f04f 0600 	mov.w	r6, #0
 8004c92:	68a3      	ldr	r3, [r4, #8]
 8004c94:	bf08      	it	eq
 8004c96:	1aad      	subeq	r5, r5, r2
 8004c98:	6922      	ldr	r2, [r4, #16]
 8004c9a:	bf08      	it	eq
 8004c9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	bfc4      	itt	gt
 8004ca4:	1a9b      	subgt	r3, r3, r2
 8004ca6:	18ed      	addgt	r5, r5, r3
 8004ca8:	341a      	adds	r4, #26
 8004caa:	42b5      	cmp	r5, r6
 8004cac:	d11a      	bne.n	8004ce4 <_printf_common+0xcc>
 8004cae:	2000      	movs	r0, #0
 8004cb0:	e008      	b.n	8004cc4 <_printf_common+0xac>
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	4652      	mov	r2, sl
 8004cb6:	4649      	mov	r1, r9
 8004cb8:	4638      	mov	r0, r7
 8004cba:	47c0      	blx	r8
 8004cbc:	3001      	adds	r0, #1
 8004cbe:	d103      	bne.n	8004cc8 <_printf_common+0xb0>
 8004cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8004cc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cc8:	3501      	adds	r5, #1
 8004cca:	e7c4      	b.n	8004c56 <_printf_common+0x3e>
 8004ccc:	2030      	movs	r0, #48	; 0x30
 8004cce:	18e1      	adds	r1, r4, r3
 8004cd0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004cd4:	1c5a      	adds	r2, r3, #1
 8004cd6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004cda:	4422      	add	r2, r4
 8004cdc:	3302      	adds	r3, #2
 8004cde:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004ce2:	e7c5      	b.n	8004c70 <_printf_common+0x58>
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	4622      	mov	r2, r4
 8004ce8:	4649      	mov	r1, r9
 8004cea:	4638      	mov	r0, r7
 8004cec:	47c0      	blx	r8
 8004cee:	3001      	adds	r0, #1
 8004cf0:	d0e6      	beq.n	8004cc0 <_printf_common+0xa8>
 8004cf2:	3601      	adds	r6, #1
 8004cf4:	e7d9      	b.n	8004caa <_printf_common+0x92>
	...

08004cf8 <_printf_i>:
 8004cf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004cfc:	460c      	mov	r4, r1
 8004cfe:	7e27      	ldrb	r7, [r4, #24]
 8004d00:	4691      	mov	r9, r2
 8004d02:	2f78      	cmp	r7, #120	; 0x78
 8004d04:	4680      	mov	r8, r0
 8004d06:	469a      	mov	sl, r3
 8004d08:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004d0a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d0e:	d807      	bhi.n	8004d20 <_printf_i+0x28>
 8004d10:	2f62      	cmp	r7, #98	; 0x62
 8004d12:	d80a      	bhi.n	8004d2a <_printf_i+0x32>
 8004d14:	2f00      	cmp	r7, #0
 8004d16:	f000 80d9 	beq.w	8004ecc <_printf_i+0x1d4>
 8004d1a:	2f58      	cmp	r7, #88	; 0x58
 8004d1c:	f000 80a4 	beq.w	8004e68 <_printf_i+0x170>
 8004d20:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004d24:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004d28:	e03a      	b.n	8004da0 <_printf_i+0xa8>
 8004d2a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004d2e:	2b15      	cmp	r3, #21
 8004d30:	d8f6      	bhi.n	8004d20 <_printf_i+0x28>
 8004d32:	a001      	add	r0, pc, #4	; (adr r0, 8004d38 <_printf_i+0x40>)
 8004d34:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004d38:	08004d91 	.word	0x08004d91
 8004d3c:	08004da5 	.word	0x08004da5
 8004d40:	08004d21 	.word	0x08004d21
 8004d44:	08004d21 	.word	0x08004d21
 8004d48:	08004d21 	.word	0x08004d21
 8004d4c:	08004d21 	.word	0x08004d21
 8004d50:	08004da5 	.word	0x08004da5
 8004d54:	08004d21 	.word	0x08004d21
 8004d58:	08004d21 	.word	0x08004d21
 8004d5c:	08004d21 	.word	0x08004d21
 8004d60:	08004d21 	.word	0x08004d21
 8004d64:	08004eb3 	.word	0x08004eb3
 8004d68:	08004dd5 	.word	0x08004dd5
 8004d6c:	08004e95 	.word	0x08004e95
 8004d70:	08004d21 	.word	0x08004d21
 8004d74:	08004d21 	.word	0x08004d21
 8004d78:	08004ed5 	.word	0x08004ed5
 8004d7c:	08004d21 	.word	0x08004d21
 8004d80:	08004dd5 	.word	0x08004dd5
 8004d84:	08004d21 	.word	0x08004d21
 8004d88:	08004d21 	.word	0x08004d21
 8004d8c:	08004e9d 	.word	0x08004e9d
 8004d90:	680b      	ldr	r3, [r1, #0]
 8004d92:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004d96:	1d1a      	adds	r2, r3, #4
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	600a      	str	r2, [r1, #0]
 8004d9c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004da0:	2301      	movs	r3, #1
 8004da2:	e0a4      	b.n	8004eee <_printf_i+0x1f6>
 8004da4:	6825      	ldr	r5, [r4, #0]
 8004da6:	6808      	ldr	r0, [r1, #0]
 8004da8:	062e      	lsls	r6, r5, #24
 8004daa:	f100 0304 	add.w	r3, r0, #4
 8004dae:	d50a      	bpl.n	8004dc6 <_printf_i+0xce>
 8004db0:	6805      	ldr	r5, [r0, #0]
 8004db2:	600b      	str	r3, [r1, #0]
 8004db4:	2d00      	cmp	r5, #0
 8004db6:	da03      	bge.n	8004dc0 <_printf_i+0xc8>
 8004db8:	232d      	movs	r3, #45	; 0x2d
 8004dba:	426d      	negs	r5, r5
 8004dbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004dc0:	230a      	movs	r3, #10
 8004dc2:	485e      	ldr	r0, [pc, #376]	; (8004f3c <_printf_i+0x244>)
 8004dc4:	e019      	b.n	8004dfa <_printf_i+0x102>
 8004dc6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004dca:	6805      	ldr	r5, [r0, #0]
 8004dcc:	600b      	str	r3, [r1, #0]
 8004dce:	bf18      	it	ne
 8004dd0:	b22d      	sxthne	r5, r5
 8004dd2:	e7ef      	b.n	8004db4 <_printf_i+0xbc>
 8004dd4:	680b      	ldr	r3, [r1, #0]
 8004dd6:	6825      	ldr	r5, [r4, #0]
 8004dd8:	1d18      	adds	r0, r3, #4
 8004dda:	6008      	str	r0, [r1, #0]
 8004ddc:	0628      	lsls	r0, r5, #24
 8004dde:	d501      	bpl.n	8004de4 <_printf_i+0xec>
 8004de0:	681d      	ldr	r5, [r3, #0]
 8004de2:	e002      	b.n	8004dea <_printf_i+0xf2>
 8004de4:	0669      	lsls	r1, r5, #25
 8004de6:	d5fb      	bpl.n	8004de0 <_printf_i+0xe8>
 8004de8:	881d      	ldrh	r5, [r3, #0]
 8004dea:	2f6f      	cmp	r7, #111	; 0x6f
 8004dec:	bf0c      	ite	eq
 8004dee:	2308      	moveq	r3, #8
 8004df0:	230a      	movne	r3, #10
 8004df2:	4852      	ldr	r0, [pc, #328]	; (8004f3c <_printf_i+0x244>)
 8004df4:	2100      	movs	r1, #0
 8004df6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004dfa:	6866      	ldr	r6, [r4, #4]
 8004dfc:	2e00      	cmp	r6, #0
 8004dfe:	bfa8      	it	ge
 8004e00:	6821      	ldrge	r1, [r4, #0]
 8004e02:	60a6      	str	r6, [r4, #8]
 8004e04:	bfa4      	itt	ge
 8004e06:	f021 0104 	bicge.w	r1, r1, #4
 8004e0a:	6021      	strge	r1, [r4, #0]
 8004e0c:	b90d      	cbnz	r5, 8004e12 <_printf_i+0x11a>
 8004e0e:	2e00      	cmp	r6, #0
 8004e10:	d04d      	beq.n	8004eae <_printf_i+0x1b6>
 8004e12:	4616      	mov	r6, r2
 8004e14:	fbb5 f1f3 	udiv	r1, r5, r3
 8004e18:	fb03 5711 	mls	r7, r3, r1, r5
 8004e1c:	5dc7      	ldrb	r7, [r0, r7]
 8004e1e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004e22:	462f      	mov	r7, r5
 8004e24:	42bb      	cmp	r3, r7
 8004e26:	460d      	mov	r5, r1
 8004e28:	d9f4      	bls.n	8004e14 <_printf_i+0x11c>
 8004e2a:	2b08      	cmp	r3, #8
 8004e2c:	d10b      	bne.n	8004e46 <_printf_i+0x14e>
 8004e2e:	6823      	ldr	r3, [r4, #0]
 8004e30:	07df      	lsls	r7, r3, #31
 8004e32:	d508      	bpl.n	8004e46 <_printf_i+0x14e>
 8004e34:	6923      	ldr	r3, [r4, #16]
 8004e36:	6861      	ldr	r1, [r4, #4]
 8004e38:	4299      	cmp	r1, r3
 8004e3a:	bfde      	ittt	le
 8004e3c:	2330      	movle	r3, #48	; 0x30
 8004e3e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004e42:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004e46:	1b92      	subs	r2, r2, r6
 8004e48:	6122      	str	r2, [r4, #16]
 8004e4a:	464b      	mov	r3, r9
 8004e4c:	4621      	mov	r1, r4
 8004e4e:	4640      	mov	r0, r8
 8004e50:	f8cd a000 	str.w	sl, [sp]
 8004e54:	aa03      	add	r2, sp, #12
 8004e56:	f7ff fedf 	bl	8004c18 <_printf_common>
 8004e5a:	3001      	adds	r0, #1
 8004e5c:	d14c      	bne.n	8004ef8 <_printf_i+0x200>
 8004e5e:	f04f 30ff 	mov.w	r0, #4294967295
 8004e62:	b004      	add	sp, #16
 8004e64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e68:	4834      	ldr	r0, [pc, #208]	; (8004f3c <_printf_i+0x244>)
 8004e6a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004e6e:	680e      	ldr	r6, [r1, #0]
 8004e70:	6823      	ldr	r3, [r4, #0]
 8004e72:	f856 5b04 	ldr.w	r5, [r6], #4
 8004e76:	061f      	lsls	r7, r3, #24
 8004e78:	600e      	str	r6, [r1, #0]
 8004e7a:	d514      	bpl.n	8004ea6 <_printf_i+0x1ae>
 8004e7c:	07d9      	lsls	r1, r3, #31
 8004e7e:	bf44      	itt	mi
 8004e80:	f043 0320 	orrmi.w	r3, r3, #32
 8004e84:	6023      	strmi	r3, [r4, #0]
 8004e86:	b91d      	cbnz	r5, 8004e90 <_printf_i+0x198>
 8004e88:	6823      	ldr	r3, [r4, #0]
 8004e8a:	f023 0320 	bic.w	r3, r3, #32
 8004e8e:	6023      	str	r3, [r4, #0]
 8004e90:	2310      	movs	r3, #16
 8004e92:	e7af      	b.n	8004df4 <_printf_i+0xfc>
 8004e94:	6823      	ldr	r3, [r4, #0]
 8004e96:	f043 0320 	orr.w	r3, r3, #32
 8004e9a:	6023      	str	r3, [r4, #0]
 8004e9c:	2378      	movs	r3, #120	; 0x78
 8004e9e:	4828      	ldr	r0, [pc, #160]	; (8004f40 <_printf_i+0x248>)
 8004ea0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004ea4:	e7e3      	b.n	8004e6e <_printf_i+0x176>
 8004ea6:	065e      	lsls	r6, r3, #25
 8004ea8:	bf48      	it	mi
 8004eaa:	b2ad      	uxthmi	r5, r5
 8004eac:	e7e6      	b.n	8004e7c <_printf_i+0x184>
 8004eae:	4616      	mov	r6, r2
 8004eb0:	e7bb      	b.n	8004e2a <_printf_i+0x132>
 8004eb2:	680b      	ldr	r3, [r1, #0]
 8004eb4:	6826      	ldr	r6, [r4, #0]
 8004eb6:	1d1d      	adds	r5, r3, #4
 8004eb8:	6960      	ldr	r0, [r4, #20]
 8004eba:	600d      	str	r5, [r1, #0]
 8004ebc:	0635      	lsls	r5, r6, #24
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	d501      	bpl.n	8004ec6 <_printf_i+0x1ce>
 8004ec2:	6018      	str	r0, [r3, #0]
 8004ec4:	e002      	b.n	8004ecc <_printf_i+0x1d4>
 8004ec6:	0671      	lsls	r1, r6, #25
 8004ec8:	d5fb      	bpl.n	8004ec2 <_printf_i+0x1ca>
 8004eca:	8018      	strh	r0, [r3, #0]
 8004ecc:	2300      	movs	r3, #0
 8004ece:	4616      	mov	r6, r2
 8004ed0:	6123      	str	r3, [r4, #16]
 8004ed2:	e7ba      	b.n	8004e4a <_printf_i+0x152>
 8004ed4:	680b      	ldr	r3, [r1, #0]
 8004ed6:	1d1a      	adds	r2, r3, #4
 8004ed8:	600a      	str	r2, [r1, #0]
 8004eda:	681e      	ldr	r6, [r3, #0]
 8004edc:	2100      	movs	r1, #0
 8004ede:	4630      	mov	r0, r6
 8004ee0:	6862      	ldr	r2, [r4, #4]
 8004ee2:	f000 f82f 	bl	8004f44 <memchr>
 8004ee6:	b108      	cbz	r0, 8004eec <_printf_i+0x1f4>
 8004ee8:	1b80      	subs	r0, r0, r6
 8004eea:	6060      	str	r0, [r4, #4]
 8004eec:	6863      	ldr	r3, [r4, #4]
 8004eee:	6123      	str	r3, [r4, #16]
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ef6:	e7a8      	b.n	8004e4a <_printf_i+0x152>
 8004ef8:	4632      	mov	r2, r6
 8004efa:	4649      	mov	r1, r9
 8004efc:	4640      	mov	r0, r8
 8004efe:	6923      	ldr	r3, [r4, #16]
 8004f00:	47d0      	blx	sl
 8004f02:	3001      	adds	r0, #1
 8004f04:	d0ab      	beq.n	8004e5e <_printf_i+0x166>
 8004f06:	6823      	ldr	r3, [r4, #0]
 8004f08:	079b      	lsls	r3, r3, #30
 8004f0a:	d413      	bmi.n	8004f34 <_printf_i+0x23c>
 8004f0c:	68e0      	ldr	r0, [r4, #12]
 8004f0e:	9b03      	ldr	r3, [sp, #12]
 8004f10:	4298      	cmp	r0, r3
 8004f12:	bfb8      	it	lt
 8004f14:	4618      	movlt	r0, r3
 8004f16:	e7a4      	b.n	8004e62 <_printf_i+0x16a>
 8004f18:	2301      	movs	r3, #1
 8004f1a:	4632      	mov	r2, r6
 8004f1c:	4649      	mov	r1, r9
 8004f1e:	4640      	mov	r0, r8
 8004f20:	47d0      	blx	sl
 8004f22:	3001      	adds	r0, #1
 8004f24:	d09b      	beq.n	8004e5e <_printf_i+0x166>
 8004f26:	3501      	adds	r5, #1
 8004f28:	68e3      	ldr	r3, [r4, #12]
 8004f2a:	9903      	ldr	r1, [sp, #12]
 8004f2c:	1a5b      	subs	r3, r3, r1
 8004f2e:	42ab      	cmp	r3, r5
 8004f30:	dcf2      	bgt.n	8004f18 <_printf_i+0x220>
 8004f32:	e7eb      	b.n	8004f0c <_printf_i+0x214>
 8004f34:	2500      	movs	r5, #0
 8004f36:	f104 0619 	add.w	r6, r4, #25
 8004f3a:	e7f5      	b.n	8004f28 <_printf_i+0x230>
 8004f3c:	0800525d 	.word	0x0800525d
 8004f40:	0800526e 	.word	0x0800526e

08004f44 <memchr>:
 8004f44:	4603      	mov	r3, r0
 8004f46:	b510      	push	{r4, lr}
 8004f48:	b2c9      	uxtb	r1, r1
 8004f4a:	4402      	add	r2, r0
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	4618      	mov	r0, r3
 8004f50:	d101      	bne.n	8004f56 <memchr+0x12>
 8004f52:	2000      	movs	r0, #0
 8004f54:	e003      	b.n	8004f5e <memchr+0x1a>
 8004f56:	7804      	ldrb	r4, [r0, #0]
 8004f58:	3301      	adds	r3, #1
 8004f5a:	428c      	cmp	r4, r1
 8004f5c:	d1f6      	bne.n	8004f4c <memchr+0x8>
 8004f5e:	bd10      	pop	{r4, pc}

08004f60 <memcpy>:
 8004f60:	440a      	add	r2, r1
 8004f62:	4291      	cmp	r1, r2
 8004f64:	f100 33ff 	add.w	r3, r0, #4294967295
 8004f68:	d100      	bne.n	8004f6c <memcpy+0xc>
 8004f6a:	4770      	bx	lr
 8004f6c:	b510      	push	{r4, lr}
 8004f6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f72:	4291      	cmp	r1, r2
 8004f74:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f78:	d1f9      	bne.n	8004f6e <memcpy+0xe>
 8004f7a:	bd10      	pop	{r4, pc}

08004f7c <memmove>:
 8004f7c:	4288      	cmp	r0, r1
 8004f7e:	b510      	push	{r4, lr}
 8004f80:	eb01 0402 	add.w	r4, r1, r2
 8004f84:	d902      	bls.n	8004f8c <memmove+0x10>
 8004f86:	4284      	cmp	r4, r0
 8004f88:	4623      	mov	r3, r4
 8004f8a:	d807      	bhi.n	8004f9c <memmove+0x20>
 8004f8c:	1e43      	subs	r3, r0, #1
 8004f8e:	42a1      	cmp	r1, r4
 8004f90:	d008      	beq.n	8004fa4 <memmove+0x28>
 8004f92:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004f96:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004f9a:	e7f8      	b.n	8004f8e <memmove+0x12>
 8004f9c:	4601      	mov	r1, r0
 8004f9e:	4402      	add	r2, r0
 8004fa0:	428a      	cmp	r2, r1
 8004fa2:	d100      	bne.n	8004fa6 <memmove+0x2a>
 8004fa4:	bd10      	pop	{r4, pc}
 8004fa6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004faa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004fae:	e7f7      	b.n	8004fa0 <memmove+0x24>

08004fb0 <_free_r>:
 8004fb0:	b538      	push	{r3, r4, r5, lr}
 8004fb2:	4605      	mov	r5, r0
 8004fb4:	2900      	cmp	r1, #0
 8004fb6:	d043      	beq.n	8005040 <_free_r+0x90>
 8004fb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fbc:	1f0c      	subs	r4, r1, #4
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	bfb8      	it	lt
 8004fc2:	18e4      	addlt	r4, r4, r3
 8004fc4:	f000 f8d0 	bl	8005168 <__malloc_lock>
 8004fc8:	4a1e      	ldr	r2, [pc, #120]	; (8005044 <_free_r+0x94>)
 8004fca:	6813      	ldr	r3, [r2, #0]
 8004fcc:	4610      	mov	r0, r2
 8004fce:	b933      	cbnz	r3, 8004fde <_free_r+0x2e>
 8004fd0:	6063      	str	r3, [r4, #4]
 8004fd2:	6014      	str	r4, [r2, #0]
 8004fd4:	4628      	mov	r0, r5
 8004fd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004fda:	f000 b8cb 	b.w	8005174 <__malloc_unlock>
 8004fde:	42a3      	cmp	r3, r4
 8004fe0:	d90a      	bls.n	8004ff8 <_free_r+0x48>
 8004fe2:	6821      	ldr	r1, [r4, #0]
 8004fe4:	1862      	adds	r2, r4, r1
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	bf01      	itttt	eq
 8004fea:	681a      	ldreq	r2, [r3, #0]
 8004fec:	685b      	ldreq	r3, [r3, #4]
 8004fee:	1852      	addeq	r2, r2, r1
 8004ff0:	6022      	streq	r2, [r4, #0]
 8004ff2:	6063      	str	r3, [r4, #4]
 8004ff4:	6004      	str	r4, [r0, #0]
 8004ff6:	e7ed      	b.n	8004fd4 <_free_r+0x24>
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	b10b      	cbz	r3, 8005002 <_free_r+0x52>
 8004ffe:	42a3      	cmp	r3, r4
 8005000:	d9fa      	bls.n	8004ff8 <_free_r+0x48>
 8005002:	6811      	ldr	r1, [r2, #0]
 8005004:	1850      	adds	r0, r2, r1
 8005006:	42a0      	cmp	r0, r4
 8005008:	d10b      	bne.n	8005022 <_free_r+0x72>
 800500a:	6820      	ldr	r0, [r4, #0]
 800500c:	4401      	add	r1, r0
 800500e:	1850      	adds	r0, r2, r1
 8005010:	4283      	cmp	r3, r0
 8005012:	6011      	str	r1, [r2, #0]
 8005014:	d1de      	bne.n	8004fd4 <_free_r+0x24>
 8005016:	6818      	ldr	r0, [r3, #0]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	4401      	add	r1, r0
 800501c:	6011      	str	r1, [r2, #0]
 800501e:	6053      	str	r3, [r2, #4]
 8005020:	e7d8      	b.n	8004fd4 <_free_r+0x24>
 8005022:	d902      	bls.n	800502a <_free_r+0x7a>
 8005024:	230c      	movs	r3, #12
 8005026:	602b      	str	r3, [r5, #0]
 8005028:	e7d4      	b.n	8004fd4 <_free_r+0x24>
 800502a:	6820      	ldr	r0, [r4, #0]
 800502c:	1821      	adds	r1, r4, r0
 800502e:	428b      	cmp	r3, r1
 8005030:	bf01      	itttt	eq
 8005032:	6819      	ldreq	r1, [r3, #0]
 8005034:	685b      	ldreq	r3, [r3, #4]
 8005036:	1809      	addeq	r1, r1, r0
 8005038:	6021      	streq	r1, [r4, #0]
 800503a:	6063      	str	r3, [r4, #4]
 800503c:	6054      	str	r4, [r2, #4]
 800503e:	e7c9      	b.n	8004fd4 <_free_r+0x24>
 8005040:	bd38      	pop	{r3, r4, r5, pc}
 8005042:	bf00      	nop
 8005044:	20000164 	.word	0x20000164

08005048 <_malloc_r>:
 8005048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800504a:	1ccd      	adds	r5, r1, #3
 800504c:	f025 0503 	bic.w	r5, r5, #3
 8005050:	3508      	adds	r5, #8
 8005052:	2d0c      	cmp	r5, #12
 8005054:	bf38      	it	cc
 8005056:	250c      	movcc	r5, #12
 8005058:	2d00      	cmp	r5, #0
 800505a:	4606      	mov	r6, r0
 800505c:	db01      	blt.n	8005062 <_malloc_r+0x1a>
 800505e:	42a9      	cmp	r1, r5
 8005060:	d903      	bls.n	800506a <_malloc_r+0x22>
 8005062:	230c      	movs	r3, #12
 8005064:	6033      	str	r3, [r6, #0]
 8005066:	2000      	movs	r0, #0
 8005068:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800506a:	f000 f87d 	bl	8005168 <__malloc_lock>
 800506e:	4921      	ldr	r1, [pc, #132]	; (80050f4 <_malloc_r+0xac>)
 8005070:	680a      	ldr	r2, [r1, #0]
 8005072:	4614      	mov	r4, r2
 8005074:	b99c      	cbnz	r4, 800509e <_malloc_r+0x56>
 8005076:	4f20      	ldr	r7, [pc, #128]	; (80050f8 <_malloc_r+0xb0>)
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	b923      	cbnz	r3, 8005086 <_malloc_r+0x3e>
 800507c:	4621      	mov	r1, r4
 800507e:	4630      	mov	r0, r6
 8005080:	f000 f862 	bl	8005148 <_sbrk_r>
 8005084:	6038      	str	r0, [r7, #0]
 8005086:	4629      	mov	r1, r5
 8005088:	4630      	mov	r0, r6
 800508a:	f000 f85d 	bl	8005148 <_sbrk_r>
 800508e:	1c43      	adds	r3, r0, #1
 8005090:	d123      	bne.n	80050da <_malloc_r+0x92>
 8005092:	230c      	movs	r3, #12
 8005094:	4630      	mov	r0, r6
 8005096:	6033      	str	r3, [r6, #0]
 8005098:	f000 f86c 	bl	8005174 <__malloc_unlock>
 800509c:	e7e3      	b.n	8005066 <_malloc_r+0x1e>
 800509e:	6823      	ldr	r3, [r4, #0]
 80050a0:	1b5b      	subs	r3, r3, r5
 80050a2:	d417      	bmi.n	80050d4 <_malloc_r+0x8c>
 80050a4:	2b0b      	cmp	r3, #11
 80050a6:	d903      	bls.n	80050b0 <_malloc_r+0x68>
 80050a8:	6023      	str	r3, [r4, #0]
 80050aa:	441c      	add	r4, r3
 80050ac:	6025      	str	r5, [r4, #0]
 80050ae:	e004      	b.n	80050ba <_malloc_r+0x72>
 80050b0:	6863      	ldr	r3, [r4, #4]
 80050b2:	42a2      	cmp	r2, r4
 80050b4:	bf0c      	ite	eq
 80050b6:	600b      	streq	r3, [r1, #0]
 80050b8:	6053      	strne	r3, [r2, #4]
 80050ba:	4630      	mov	r0, r6
 80050bc:	f000 f85a 	bl	8005174 <__malloc_unlock>
 80050c0:	f104 000b 	add.w	r0, r4, #11
 80050c4:	1d23      	adds	r3, r4, #4
 80050c6:	f020 0007 	bic.w	r0, r0, #7
 80050ca:	1ac2      	subs	r2, r0, r3
 80050cc:	d0cc      	beq.n	8005068 <_malloc_r+0x20>
 80050ce:	1a1b      	subs	r3, r3, r0
 80050d0:	50a3      	str	r3, [r4, r2]
 80050d2:	e7c9      	b.n	8005068 <_malloc_r+0x20>
 80050d4:	4622      	mov	r2, r4
 80050d6:	6864      	ldr	r4, [r4, #4]
 80050d8:	e7cc      	b.n	8005074 <_malloc_r+0x2c>
 80050da:	1cc4      	adds	r4, r0, #3
 80050dc:	f024 0403 	bic.w	r4, r4, #3
 80050e0:	42a0      	cmp	r0, r4
 80050e2:	d0e3      	beq.n	80050ac <_malloc_r+0x64>
 80050e4:	1a21      	subs	r1, r4, r0
 80050e6:	4630      	mov	r0, r6
 80050e8:	f000 f82e 	bl	8005148 <_sbrk_r>
 80050ec:	3001      	adds	r0, #1
 80050ee:	d1dd      	bne.n	80050ac <_malloc_r+0x64>
 80050f0:	e7cf      	b.n	8005092 <_malloc_r+0x4a>
 80050f2:	bf00      	nop
 80050f4:	20000164 	.word	0x20000164
 80050f8:	20000168 	.word	0x20000168

080050fc <_realloc_r>:
 80050fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050fe:	4607      	mov	r7, r0
 8005100:	4614      	mov	r4, r2
 8005102:	460e      	mov	r6, r1
 8005104:	b921      	cbnz	r1, 8005110 <_realloc_r+0x14>
 8005106:	4611      	mov	r1, r2
 8005108:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800510c:	f7ff bf9c 	b.w	8005048 <_malloc_r>
 8005110:	b922      	cbnz	r2, 800511c <_realloc_r+0x20>
 8005112:	f7ff ff4d 	bl	8004fb0 <_free_r>
 8005116:	4625      	mov	r5, r4
 8005118:	4628      	mov	r0, r5
 800511a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800511c:	f000 f830 	bl	8005180 <_malloc_usable_size_r>
 8005120:	42a0      	cmp	r0, r4
 8005122:	d20f      	bcs.n	8005144 <_realloc_r+0x48>
 8005124:	4621      	mov	r1, r4
 8005126:	4638      	mov	r0, r7
 8005128:	f7ff ff8e 	bl	8005048 <_malloc_r>
 800512c:	4605      	mov	r5, r0
 800512e:	2800      	cmp	r0, #0
 8005130:	d0f2      	beq.n	8005118 <_realloc_r+0x1c>
 8005132:	4631      	mov	r1, r6
 8005134:	4622      	mov	r2, r4
 8005136:	f7ff ff13 	bl	8004f60 <memcpy>
 800513a:	4631      	mov	r1, r6
 800513c:	4638      	mov	r0, r7
 800513e:	f7ff ff37 	bl	8004fb0 <_free_r>
 8005142:	e7e9      	b.n	8005118 <_realloc_r+0x1c>
 8005144:	4635      	mov	r5, r6
 8005146:	e7e7      	b.n	8005118 <_realloc_r+0x1c>

08005148 <_sbrk_r>:
 8005148:	b538      	push	{r3, r4, r5, lr}
 800514a:	2300      	movs	r3, #0
 800514c:	4d05      	ldr	r5, [pc, #20]	; (8005164 <_sbrk_r+0x1c>)
 800514e:	4604      	mov	r4, r0
 8005150:	4608      	mov	r0, r1
 8005152:	602b      	str	r3, [r5, #0]
 8005154:	f7fc ff2c 	bl	8001fb0 <_sbrk>
 8005158:	1c43      	adds	r3, r0, #1
 800515a:	d102      	bne.n	8005162 <_sbrk_r+0x1a>
 800515c:	682b      	ldr	r3, [r5, #0]
 800515e:	b103      	cbz	r3, 8005162 <_sbrk_r+0x1a>
 8005160:	6023      	str	r3, [r4, #0]
 8005162:	bd38      	pop	{r3, r4, r5, pc}
 8005164:	200004ac 	.word	0x200004ac

08005168 <__malloc_lock>:
 8005168:	4801      	ldr	r0, [pc, #4]	; (8005170 <__malloc_lock+0x8>)
 800516a:	f000 b811 	b.w	8005190 <__retarget_lock_acquire_recursive>
 800516e:	bf00      	nop
 8005170:	200004b4 	.word	0x200004b4

08005174 <__malloc_unlock>:
 8005174:	4801      	ldr	r0, [pc, #4]	; (800517c <__malloc_unlock+0x8>)
 8005176:	f000 b80c 	b.w	8005192 <__retarget_lock_release_recursive>
 800517a:	bf00      	nop
 800517c:	200004b4 	.word	0x200004b4

08005180 <_malloc_usable_size_r>:
 8005180:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005184:	1f18      	subs	r0, r3, #4
 8005186:	2b00      	cmp	r3, #0
 8005188:	bfbc      	itt	lt
 800518a:	580b      	ldrlt	r3, [r1, r0]
 800518c:	18c0      	addlt	r0, r0, r3
 800518e:	4770      	bx	lr

08005190 <__retarget_lock_acquire_recursive>:
 8005190:	4770      	bx	lr

08005192 <__retarget_lock_release_recursive>:
 8005192:	4770      	bx	lr

08005194 <_init>:
 8005194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005196:	bf00      	nop
 8005198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800519a:	bc08      	pop	{r3}
 800519c:	469e      	mov	lr, r3
 800519e:	4770      	bx	lr

080051a0 <_fini>:
 80051a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051a2:	bf00      	nop
 80051a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051a6:	bc08      	pop	{r3}
 80051a8:	469e      	mov	lr, r3
 80051aa:	4770      	bx	lr
