 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : ClkRstRipAdder4
Version: F-2011.09-SP4
Date   : Mon Apr 11 20:15:34 2016
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: A[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U6/Q (XOR2X1)                    0.60       1.17 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.17 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.17 r
  FA1/HA2/U4/Q (AND2X1)                    0.35       1.52 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.52 r
  FA1/U1/Q (OR2X1)                         0.20       1.72 r
  FA1/Cout (FullAdder_2)                   0.00       1.72 r
  U11/Q (AND2X1)                           0.22       1.94 r
  i2_reg/D (DFFX1)                         0.05       1.99 r
  data arrival time                                   1.99

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i2_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.18


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.60       1.17 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.17 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.17 r
  FA0/HA2/U3/Q (AND2X1)                    0.35       1.52 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.52 r
  FA0/U1/Q (OR2X1)                         0.20       1.72 r
  FA0/Cout (FullAdder_3)                   0.00       1.72 r
  U12/Q (AND2X1)                           0.22       1.94 r
  i1_reg/D (DFFX1)                         0.05       1.99 r
  data arrival time                                   1.99

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i1_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.18


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U2/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U6/Q (XOR2X1)                    0.58       1.16 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.16 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.16 r
  FA1/HA2/U4/Q (AND2X1)                    0.35       1.51 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.51 r
  FA1/U1/Q (OR2X1)                         0.20       1.71 r
  FA1/Cout (FullAdder_2)                   0.00       1.71 r
  U11/Q (AND2X1)                           0.22       1.92 r
  i2_reg/D (DFFX1)                         0.05       1.97 r
  data arrival time                                   1.97

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i2_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.17


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U2/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.58       1.16 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 r
  FA0/HA2/U3/Q (AND2X1)                    0.35       1.51 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.51 r
  FA0/U1/Q (OR2X1)                         0.20       1.71 r
  FA0/Cout (FullAdder_3)                   0.00       1.71 r
  U12/Q (AND2X1)                           0.22       1.92 r
  i1_reg/D (DFFX1)                         0.05       1.97 r
  data arrival time                                   1.97

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i1_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.17


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XNOR2X2)                   0.57       1.15 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.15 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.15 r
  FA2/HA2/U4/Q (AND2X1)                    0.34       1.49 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.49 r
  FA2/U1/Q (OR2X1)                         0.20       1.69 r
  FA2/Cout (FullAdder_1)                   0.00       1.69 r
  U10/Q (AND2X1)                           0.22       1.90 r
  i3_reg/D (DFFX1)                         0.05       1.95 r
  data arrival time                                   1.95

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i3_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.15


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U2/Q (XNOR2X2)                   0.57       1.14 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.14 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.14 r
  FA2/HA2/U4/Q (AND2X1)                    0.34       1.48 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.48 r
  FA2/U1/Q (OR2X1)                         0.20       1.68 r
  FA2/Cout (FullAdder_1)                   0.00       1.68 r
  U10/Q (AND2X1)                           0.22       1.90 r
  i3_reg/D (DFFX1)                         0.05       1.95 r
  data arrival time                                   1.95

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i3_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.14


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA2/HA1/U2/Q (XNOR2X2)                   0.48       1.12 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.12 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.12 r
  FA2/HA2/U4/Q (AND2X1)                    0.34       1.46 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.46 r
  FA2/U1/Q (OR2X1)                         0.20       1.66 r
  FA2/Cout (FullAdder_1)                   0.00       1.66 r
  U10/Q (AND2X1)                           0.22       1.87 r
  i3_reg/D (DFFX1)                         0.05       1.92 r
  data arrival time                                   1.92

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i3_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.12


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA2/HA1/U2/Q (XNOR2X2)                   0.47       1.11 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.11 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.11 r
  FA2/HA2/U4/Q (AND2X1)                    0.34       1.46 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.46 r
  FA2/U1/Q (OR2X1)                         0.20       1.65 r
  FA2/Cout (FullAdder_1)                   0.00       1.65 r
  U10/Q (AND2X1)                           0.22       1.87 r
  i3_reg/D (DFFX1)                         0.05       1.92 r
  data arrival time                                   1.92

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i3_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.11


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U6/Q (XOR2X1)                    0.48       1.06 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.06 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.06 r
  FA1/HA2/U4/Q (AND2X1)                    0.35       1.41 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.41 r
  FA1/U1/Q (OR2X1)                         0.20       1.60 r
  FA1/Cout (FullAdder_2)                   0.00       1.60 r
  U11/Q (AND2X1)                           0.22       1.82 r
  i2_reg/D (DFFX1)                         0.05       1.87 r
  data arrival time                                   1.87

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i2_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.07


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.48       1.06 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 r
  FA0/HA2/U3/Q (AND2X1)                    0.35       1.41 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.41 r
  FA0/U1/Q (OR2X1)                         0.20       1.60 r
  FA0/Cout (FullAdder_3)                   0.00       1.60 r
  U12/Q (AND2X1)                           0.22       1.82 r
  i1_reg/D (DFFX1)                         0.05       1.87 r
  data arrival time                                   1.87

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i1_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.07


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U6/Q (XOR2X1)                    0.48       1.05 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.05 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.05 r
  FA1/HA2/U4/Q (AND2X1)                    0.35       1.40 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.40 r
  FA1/U1/Q (OR2X1)                         0.20       1.60 r
  FA1/Cout (FullAdder_2)                   0.00       1.60 r
  U11/Q (AND2X1)                           0.22       1.82 r
  i2_reg/D (DFFX1)                         0.05       1.86 r
  data arrival time                                   1.86

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i2_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.06


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.48       1.05 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.05 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.05 r
  FA0/HA2/U3/Q (AND2X1)                    0.35       1.40 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.40 r
  FA0/U1/Q (OR2X1)                         0.20       1.60 r
  FA0/Cout (FullAdder_3)                   0.00       1.60 r
  U12/Q (AND2X1)                           0.22       1.82 r
  i1_reg/D (DFFX1)                         0.05       1.86 r
  data arrival time                                   1.86

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i1_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.06


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.58       1.15 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.15 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.15 f
  FA0/HA2/U3/Q (AND2X1)                    0.34       1.49 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.49 f
  FA0/U1/Q (OR2X1)                         0.23       1.71 f
  FA0/Cout (FullAdder_3)                   0.00       1.71 f
  U12/Q (AND2X1)                           0.21       1.92 f
  i1_reg/D (DFFX1)                         0.05       1.97 f
  data arrival time                                   1.97

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i1_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.17      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.06


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U6/Q (XOR2X1)                    0.58       1.15 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.15 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.15 f
  FA1/HA2/U4/Q (AND2X1)                    0.34       1.49 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.49 f
  FA1/U1/Q (OR2X1)                         0.23       1.71 f
  FA1/Cout (FullAdder_2)                   0.00       1.71 f
  U11/Q (AND2X1)                           0.21       1.92 f
  i2_reg/D (DFFX1)                         0.05       1.97 f
  data arrival time                                   1.97

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i2_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.17      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.06


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U2/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U6/Q (XOR2X1)                    0.46       1.04 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.04 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.04 r
  FA1/HA2/U4/Q (AND2X1)                    0.35       1.39 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.39 r
  FA1/U1/Q (OR2X1)                         0.20       1.59 r
  FA1/Cout (FullAdder_2)                   0.00       1.59 r
  U11/Q (AND2X1)                           0.22       1.80 r
  i2_reg/D (DFFX1)                         0.05       1.85 r
  data arrival time                                   1.85

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i2_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.05


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U2/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.46       1.04 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 r
  FA0/HA2/U3/Q (AND2X1)                    0.35       1.39 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.39 r
  FA0/U1/Q (OR2X1)                         0.20       1.59 r
  FA0/Cout (FullAdder_3)                   0.00       1.59 r
  U12/Q (AND2X1)                           0.22       1.80 r
  i1_reg/D (DFFX1)                         0.05       1.85 r
  data arrival time                                   1.85

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i1_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.05


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U2/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U6/Q (XOR2X1)                    0.46       1.03 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.03 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.03 r
  FA1/HA2/U4/Q (AND2X1)                    0.35       1.38 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.38 r
  FA1/U1/Q (OR2X1)                         0.20       1.58 r
  FA1/Cout (FullAdder_2)                   0.00       1.58 r
  U11/Q (AND2X1)                           0.22       1.80 r
  i2_reg/D (DFFX1)                         0.05       1.85 r
  data arrival time                                   1.85

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i2_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.04


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U2/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.46       1.03 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.03 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.03 r
  FA0/HA2/U3/Q (AND2X1)                    0.35       1.38 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.38 r
  FA0/U1/Q (OR2X1)                         0.20       1.58 r
  FA0/Cout (FullAdder_3)                   0.00       1.58 r
  U12/Q (AND2X1)                           0.22       1.80 r
  i1_reg/D (DFFX1)                         0.05       1.85 r
  data arrival time                                   1.85

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i1_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.04


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U2/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.56       1.13 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.13 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.13 f
  FA0/HA2/U3/Q (AND2X1)                    0.34       1.47 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.47 f
  FA0/U1/Q (OR2X1)                         0.23       1.69 f
  FA0/Cout (FullAdder_3)                   0.00       1.69 f
  U12/Q (AND2X1)                           0.21       1.90 f
  i1_reg/D (DFFX1)                         0.05       1.95 f
  data arrival time                                   1.95

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i1_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.17      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.04


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U2/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U6/Q (XOR2X1)                    0.56       1.13 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.13 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.13 f
  FA1/HA2/U4/Q (AND2X1)                    0.34       1.47 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.47 f
  FA1/U1/Q (OR2X1)                         0.23       1.69 f
  FA1/Cout (FullAdder_2)                   0.00       1.69 f
  U11/Q (AND2X1)                           0.21       1.90 f
  i2_reg/D (DFFX1)                         0.05       1.95 f
  data arrival time                                   1.95

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i2_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.17      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.04


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.60       1.17 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.17 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.17 r
  FA0/HA2/U1/ZN (IBUFFX16)                 0.51       1.68 f
  FA0/HA2/U2/Q (XNOR2X1)                   0.43       2.11 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       2.11 r
  FA0/S (FullAdder_3)                      0.00       2.11 r
  SUM[0] (out)                             0.00       2.11 r
  data arrival time                                   2.11

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.03


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XNOR2X2)                   0.54       1.12 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.12 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.12 f
  FA2/HA2/U4/Q (AND2X1)                    0.33       1.45 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.45 f
  FA2/U1/Q (OR2X1)                         0.23       1.68 f
  FA2/Cout (FullAdder_1)                   0.00       1.68 f
  U10/Q (AND2X1)                           0.21       1.88 f
  i3_reg/D (DFFX1)                         0.05       1.93 f
  data arrival time                                   1.93

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i3_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.17      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.02


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U2/Q (XNOR2X2)                   0.55       1.12 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.12 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.12 f
  FA2/HA2/U4/Q (AND2X1)                    0.33       1.45 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.45 f
  FA2/U1/Q (OR2X1)                         0.23       1.67 f
  FA2/Cout (FullAdder_1)                   0.00       1.67 f
  U10/Q (AND2X1)                           0.21       1.88 f
  i3_reg/D (DFFX1)                         0.05       1.93 f
  data arrival time                                   1.93

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i3_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.17      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.02


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U2/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.58       1.16 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 r
  FA0/HA2/U1/ZN (IBUFFX16)                 0.51       1.67 f
  FA0/HA2/U2/Q (XNOR2X1)                   0.43       2.10 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       2.10 r
  FA0/S (FullAdder_3)                      0.00       2.10 r
  SUM[0] (out)                             0.00       2.10 r
  data arrival time                                   2.10

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.02


  Startpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i1_reg/CLK (DFFX1)                       0.00       0.38 r
  i1_reg/Q (DFFX1)                         0.59       0.97 r
  FA1/Cin (FullAdder_2)                    0.00       0.97 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       0.97 r
  FA1/HA2/U4/Q (AND2X1)                    0.38       1.35 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.35 r
  FA1/U1/Q (OR2X1)                         0.20       1.55 r
  FA1/Cout (FullAdder_2)                   0.00       1.55 r
  U11/Q (AND2X1)                           0.22       1.76 r
  i2_reg/D (DFFX1)                         0.05       1.81 r
  data arrival time                                   1.81

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i2_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.01


  Startpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i2_reg/CLK (DFFX1)                       0.00       0.38 r
  i2_reg/Q (DFFX1)                         0.59       0.97 r
  FA2/Cin (FullAdder_1)                    0.00       0.97 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       0.97 r
  FA2/HA2/U4/Q (AND2X1)                    0.38       1.35 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.35 r
  FA2/U1/Q (OR2X1)                         0.20       1.55 r
  FA2/Cout (FullAdder_1)                   0.00       1.55 r
  U10/Q (AND2X1)                           0.22       1.76 r
  i3_reg/D (DFFX1)                         0.05       1.81 r
  data arrival time                                   1.81

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i3_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.01


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U6/Q (XOR2X1)                    0.60       1.17 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.17 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.17 r
  FA1/HA2/U1/ZN (IBUFFX16)                 0.51       1.68 f
  FA1/HA2/U2/Q (XOR2X1)                    0.40       2.08 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       2.08 r
  FA1/S (FullAdder_2)                      0.00       2.08 r
  SUM[1] (out)                             0.00       2.08 r
  data arrival time                                   2.08

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.00


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.60       1.17 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.17 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.17 r
  FA0/HA2/U1/ZN (IBUFFX16)                 0.51       1.68 f
  FA0/HA2/U2/Q (XNOR2X1)                   0.40       2.08 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       2.08 f
  FA0/S (FullAdder_3)                      0.00       2.08 f
  SUM[0] (out)                             0.00       2.08 f
  data arrival time                                   2.08

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.00


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U2/Q (XNOR2X2)                   0.42       0.99 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       0.99 r
  FA2/HA2/X (HalfAdder_2)                  0.00       0.99 r
  FA2/HA2/U4/Q (AND2X1)                    0.34       1.34 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.34 r
  FA2/U1/Q (OR2X1)                         0.20       1.54 r
  FA2/Cout (FullAdder_1)                   0.00       1.54 r
  U10/Q (AND2X1)                           0.22       1.75 r
  i3_reg/D (DFFX1)                         0.05       1.80 r
  data arrival time                                   1.80

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i3_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.00


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA2/HA1/U2/Q (XNOR2X2)                   0.46       1.09 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.09 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.09 f
  FA2/HA2/U4/Q (AND2X1)                    0.33       1.43 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.43 f
  FA2/U1/Q (OR2X1)                         0.23       1.65 f
  FA2/Cout (FullAdder_1)                   0.00       1.65 f
  U10/Q (AND2X1)                           0.21       1.86 f
  i3_reg/D (DFFX1)                         0.05       1.91 f
  data arrival time                                   1.91

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i3_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.17      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.00


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.58       1.15 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.15 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.15 f
  FA0/HA2/U1/ZN (IBUFFX16)                 0.49       1.64 r
  FA0/HA2/U2/Q (XNOR2X1)                   0.43       2.07 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       2.07 r
  FA0/S (FullAdder_3)                      0.00       2.07 r
  SUM[0] (out)                             0.00       2.07 r
  data arrival time                                   2.07

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.99


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA2/HA1/U2/Q (XNOR2X2)                   0.44       1.09 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.09 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.09 f
  FA2/HA2/U4/Q (AND2X1)                    0.33       1.42 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.42 f
  FA2/U1/Q (OR2X1)                         0.23       1.65 f
  FA2/Cout (FullAdder_1)                   0.00       1.65 f
  U10/Q (AND2X1)                           0.21       1.85 f
  i3_reg/D (DFFX1)                         0.05       1.90 f
  data arrival time                                   1.90

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i3_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.17      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.99


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.50       1.08 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.08 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.08 f
  FA0/HA2/U3/Q (AND2X1)                    0.34       1.42 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.42 f
  FA0/U1/Q (OR2X1)                         0.23       1.65 f
  FA0/Cout (FullAdder_3)                   0.00       1.65 f
  U12/Q (AND2X1)                           0.21       1.85 f
  i1_reg/D (DFFX1)                         0.05       1.90 f
  data arrival time                                   1.90

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i1_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.17      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.99


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U6/Q (XOR2X1)                    0.50       1.08 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.08 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.08 f
  FA1/HA2/U4/Q (AND2X1)                    0.34       1.42 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.42 f
  FA1/U1/Q (OR2X1)                         0.23       1.65 f
  FA1/Cout (FullAdder_2)                   0.00       1.65 f
  U11/Q (AND2X1)                           0.21       1.85 f
  i2_reg/D (DFFX1)                         0.05       1.90 f
  data arrival time                                   1.90

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i2_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.17      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.99


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U2/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U6/Q (XOR2X1)                    0.58       1.16 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.16 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.16 r
  FA1/HA2/U1/ZN (IBUFFX16)                 0.51       1.67 f
  FA1/HA2/U2/Q (XOR2X1)                    0.40       2.07 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       2.07 r
  FA1/S (FullAdder_2)                      0.00       2.07 r
  SUM[1] (out)                             0.00       2.07 r
  data arrival time                                   2.07

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.99


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U2/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.58       1.16 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 r
  FA0/HA2/U1/ZN (IBUFFX16)                 0.51       1.67 f
  FA0/HA2/U2/Q (XNOR2X1)                   0.40       2.07 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       2.07 f
  FA0/S (FullAdder_3)                      0.00       2.07 f
  SUM[0] (out)                             0.00       2.07 f
  data arrival time                                   2.07

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.99


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U1/ZN (IBUFFX16)                 0.55       1.12 f
  FA1/HA1/U4/QN (NOR2X0)                   0.16       1.27 r
  FA1/HA1/Cout (HalfAdder_5)               0.00       1.27 r
  FA1/U1/Q (OR2X1)                         0.25       1.52 r
  FA1/Cout (FullAdder_2)                   0.00       1.52 r
  U11/Q (AND2X1)                           0.22       1.74 r
  i2_reg/D (DFFX1)                         0.05       1.79 r
  data arrival time                                   1.79

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i2_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.99


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.51       1.08 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.08 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.08 f
  FA0/HA2/U3/Q (AND2X1)                    0.34       1.41 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.41 f
  FA0/U1/Q (OR2X1)                         0.23       1.64 f
  FA0/Cout (FullAdder_3)                   0.00       1.64 f
  U12/Q (AND2X1)                           0.21       1.85 f
  i1_reg/D (DFFX1)                         0.05       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i1_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.17      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.98


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U6/Q (XOR2X1)                    0.51       1.08 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.08 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.08 f
  FA1/HA2/U4/Q (AND2X1)                    0.34       1.41 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.41 f
  FA1/U1/Q (OR2X1)                         0.23       1.64 f
  FA1/Cout (FullAdder_2)                   0.00       1.64 f
  U11/Q (AND2X1)                           0.21       1.85 f
  i2_reg/D (DFFX1)                         0.05       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i2_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.17      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.98


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U2/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.50       1.08 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.08 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.08 f
  FA0/HA2/U3/Q (AND2X1)                    0.34       1.41 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.41 f
  FA0/U1/Q (OR2X1)                         0.23       1.64 f
  FA0/Cout (FullAdder_3)                   0.00       1.64 f
  U12/Q (AND2X1)                           0.21       1.84 f
  i1_reg/D (DFFX1)                         0.05       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i1_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.17      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.98


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U2/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U6/Q (XOR2X1)                    0.50       1.08 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.08 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.08 f
  FA1/HA2/U4/Q (AND2X1)                    0.34       1.41 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.41 f
  FA1/U1/Q (OR2X1)                         0.23       1.64 f
  FA1/Cout (FullAdder_2)                   0.00       1.64 f
  U11/Q (AND2X1)                           0.21       1.84 f
  i2_reg/D (DFFX1)                         0.05       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i2_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.17      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.98


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA2/HA1/U2/Q (XNOR2X2)                   0.34       0.98 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       0.98 r
  FA2/HA2/X (HalfAdder_2)                  0.00       0.98 r
  FA2/HA2/U4/Q (AND2X1)                    0.34       1.32 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.32 r
  FA2/U1/Q (OR2X1)                         0.20       1.52 r
  FA2/Cout (FullAdder_1)                   0.00       1.52 r
  U10/Q (AND2X1)                           0.22       1.74 r
  i3_reg/D (DFFX1)                         0.05       1.79 r
  data arrival time                                   1.79

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i3_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.98


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U2/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U3/Q (AND2X1)                    0.34       1.41 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.41 f
  FA0/U1/Q (OR2X1)                         0.23       1.63 f
  FA0/Cout (FullAdder_3)                   0.00       1.63 f
  U12/Q (AND2X1)                           0.21       1.84 f
  i1_reg/D (DFFX1)                         0.05       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i1_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.17      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.98


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U2/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U6/Q (XOR2X1)                    0.50       1.07 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.07 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.07 f
  FA1/HA2/U4/Q (AND2X1)                    0.34       1.41 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.41 f
  FA1/U1/Q (OR2X1)                         0.23       1.63 f
  FA1/Cout (FullAdder_2)                   0.00       1.63 f
  U11/Q (AND2X1)                           0.21       1.84 f
  i2_reg/D (DFFX1)                         0.05       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i2_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.17      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.98


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U2/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.56       1.13 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.13 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.13 f
  FA0/HA2/U1/ZN (IBUFFX16)                 0.49       1.62 r
  FA0/HA2/U2/Q (XNOR2X1)                   0.43       2.05 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       2.05 r
  FA0/S (FullAdder_3)                      0.00       2.05 r
  SUM[0] (out)                             0.00       2.05 r
  data arrival time                                   2.05

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.97


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XNOR2X2)                   0.57       1.15 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.15 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.15 r
  FA2/HA2/U1/ZN (IBUFFX16)                 0.50       1.65 f
  FA2/HA2/U2/Q (XOR2X1)                    0.40       2.05 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       2.05 r
  FA2/S (FullAdder_1)                      0.00       2.05 r
  SUM[2] (out)                             0.00       2.05 r
  data arrival time                                   2.05

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.97


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/ZN (IBUFFX16)                 0.55       1.12 f
  FA0/HA1/U6/QN (NOR2X1)                   0.15       1.26 r
  FA0/HA1/Cout (HalfAdder_7)               0.00       1.26 r
  FA0/U1/Q (OR2X1)                         0.24       1.50 r
  FA0/Cout (FullAdder_3)                   0.00       1.50 r
  U12/Q (AND2X1)                           0.22       1.72 r
  i1_reg/D (DFFX1)                         0.05       1.77 r
  data arrival time                                   1.77

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i1_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.97


  Startpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i1_reg/CLK (DFFX1)                       0.00       0.38 r
  i1_reg/Q (DFFX1)                         0.65       1.03 f
  FA1/Cin (FullAdder_2)                    0.00       1.03 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.03 f
  FA1/HA2/U4/Q (AND2X1)                    0.37       1.39 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.39 f
  FA1/U1/Q (OR2X1)                         0.23       1.62 f
  FA1/Cout (FullAdder_2)                   0.00       1.62 f
  U11/Q (AND2X1)                           0.21       1.83 f
  i2_reg/D (DFFX1)                         0.05       1.87 f
  data arrival time                                   1.87

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i2_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.17      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.96


  Startpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i2_reg/CLK (DFFX1)                       0.00       0.38 r
  i2_reg/Q (DFFX1)                         0.65       1.03 f
  FA2/Cin (FullAdder_1)                    0.00       1.03 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.03 f
  FA2/HA2/U4/Q (AND2X1)                    0.37       1.39 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.39 f
  FA2/U1/Q (OR2X1)                         0.23       1.62 f
  FA2/Cout (FullAdder_1)                   0.00       1.62 f
  U10/Q (AND2X1)                           0.21       1.83 f
  i3_reg/D (DFFX1)                         0.05       1.87 f
  data arrival time                                   1.87

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i3_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.17      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.96


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U2/Q (XNOR2X2)                   0.57       1.14 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.14 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.14 r
  FA2/HA2/U1/ZN (IBUFFX16)                 0.50       1.64 f
  FA2/HA2/U2/Q (XOR2X1)                    0.40       2.04 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       2.04 r
  FA2/S (FullAdder_1)                      0.00       2.04 r
  SUM[2] (out)                             0.00       2.04 r
  data arrival time                                   2.04

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.96


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.58       1.15 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.15 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.15 f
  FA0/HA2/U1/ZN (IBUFFX16)                 0.49       1.64 r
  FA0/HA2/U2/Q (XNOR2X1)                   0.40       2.04 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       2.04 f
  FA0/S (FullAdder_3)                      0.00       2.04 f
  SUM[0] (out)                             0.00       2.04 f
  data arrival time                                   2.04

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.96


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U1/ZN (IBUFFX16)                 0.53       1.10 f
  FA2/HA1/U6/QN (NOR2X1)                   0.17       1.26 r
  FA2/HA1/Cout (HalfAdder_3)               0.00       1.26 r
  FA2/U1/Q (OR2X1)                         0.24       1.50 r
  FA2/Cout (FullAdder_1)                   0.00       1.50 r
  U10/Q (AND2X1)                           0.22       1.72 r
  i3_reg/D (DFFX1)                         0.05       1.77 r
  data arrival time                                   1.77

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i3_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.28      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.96


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XNOR2X2)                   0.47       1.04 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.04 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.04 f
  FA2/HA2/U4/Q (AND2X1)                    0.33       1.38 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.38 f
  FA2/U1/Q (OR2X1)                         0.23       1.60 f
  FA2/Cout (FullAdder_1)                   0.00       1.60 f
  U10/Q (AND2X1)                           0.21       1.81 f
  i3_reg/D (DFFX1)                         0.05       1.86 f
  data arrival time                                   1.86

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i3_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.17      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.95


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U2/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.56       1.13 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.13 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.13 f
  FA0/HA2/U1/ZN (IBUFFX16)                 0.49       1.62 r
  FA0/HA2/U2/Q (XNOR2X1)                   0.40       2.02 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       2.02 f
  FA0/S (FullAdder_3)                      0.00       2.02 f
  SUM[0] (out)                             0.00       2.02 f
  data arrival time                                   2.02

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.94


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U6/Q (XOR2X1)                    0.58       1.15 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.15 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.15 f
  FA1/HA2/U1/ZN (IBUFFX16)                 0.49       1.64 r
  FA1/HA2/U2/Q (XOR2X1)                    0.38       2.02 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       2.02 f
  FA1/S (FullAdder_2)                      0.00       2.02 f
  SUM[1] (out)                             0.00       2.02 f
  data arrival time                                   2.02

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.94


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA2/HA1/U2/Q (XNOR2X2)                   0.48       1.12 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.12 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.12 r
  FA2/HA2/U1/ZN (IBUFFX16)                 0.50       1.62 f
  FA2/HA2/U2/Q (XOR2X1)                    0.40       2.02 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       2.02 r
  FA2/S (FullAdder_1)                      0.00       2.02 r
  SUM[2] (out)                             0.00       2.02 r
  data arrival time                                   2.02

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.94


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.60       1.17 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.17 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.17 r
  FA0/HA2/U1/ZN (IBUFFX16)                 0.51       1.68 f
  FA0/HA2/U2/Q (XNOR2X1)                   0.34       2.02 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       2.02 f
  FA0/S (FullAdder_3)                      0.00       2.02 f
  SUM[0] (out)                             0.00       2.02 f
  data arrival time                                   2.02

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.94


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA2/HA1/U2/Q (XNOR2X2)                   0.47       1.11 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.11 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.11 r
  FA2/HA2/U1/ZN (IBUFFX16)                 0.50       1.61 f
  FA2/HA2/U2/Q (XOR2X1)                    0.40       2.02 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       2.02 r
  FA2/S (FullAdder_1)                      0.00       2.02 r
  SUM[2] (out)                             0.00       2.02 r
  data arrival time                                   2.02

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.94


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.50       1.08 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.08 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.08 f
  FA0/HA2/U1/ZN (IBUFFX16)                 0.49       1.57 r
  FA0/HA2/U2/Q (XNOR2X1)                   0.43       2.00 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       2.00 r
  FA0/S (FullAdder_3)                      0.00       2.00 r
  SUM[0] (out)                             0.00       2.00 r
  data arrival time                                   2.00

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.92


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U2/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.58       1.16 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 r
  FA0/HA2/U1/ZN (IBUFFX16)                 0.51       1.67 f
  FA0/HA2/U2/Q (XNOR2X1)                   0.34       2.00 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       2.00 f
  FA0/S (FullAdder_3)                      0.00       2.00 f
  SUM[0] (out)                             0.00       2.00 f
  data arrival time                                   2.00

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.92


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA2/HA1/U2/Q (XNOR2X2)                   0.37       1.02 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.02 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.02 f
  FA2/HA2/U4/Q (AND2X1)                    0.33       1.35 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.35 f
  FA2/U1/Q (OR2X1)                         0.23       1.58 f
  FA2/Cout (FullAdder_1)                   0.00       1.58 f
  U10/Q (AND2X1)                           0.21       1.78 f
  i3_reg/D (DFFX1)                         0.05       1.83 f
  data arrival time                                   1.83

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  i3_reg/CLK (DFFX1)                       0.00       0.08 r
  library setup time                      -0.17      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.92


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U2/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U6/Q (XOR2X1)                    0.56       1.13 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.13 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.13 f
  FA1/HA2/U1/ZN (IBUFFX16)                 0.49       1.62 r
  FA1/HA2/U2/Q (XOR2X1)                    0.38       2.00 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       2.00 f
  FA1/S (FullAdder_2)                      0.00       2.00 f
  SUM[1] (out)                             0.00       2.00 f
  data arrival time                                   2.00

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.92


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.51       1.08 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.08 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.08 f
  FA0/HA2/U1/ZN (IBUFFX16)                 0.49       1.57 r
  FA0/HA2/U2/Q (XNOR2X1)                   0.43       2.00 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       2.00 r
  FA0/S (FullAdder_3)                      0.00       2.00 r
  SUM[0] (out)                             0.00       2.00 r
  data arrival time                                   2.00

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.92


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U2/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.50       1.08 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.08 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.08 f
  FA0/HA2/U1/ZN (IBUFFX16)                 0.49       1.57 r
  FA0/HA2/U2/Q (XNOR2X1)                   0.43       2.00 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       2.00 r
  FA0/S (FullAdder_3)                      0.00       2.00 r
  SUM[0] (out)                             0.00       2.00 r
  data arrival time                                   2.00

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.92


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U6/Q (XOR2X1)                    0.60       1.17 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.17 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.17 r
  FA1/HA2/U1/ZN (IBUFFX16)                 0.51       1.68 f
  FA1/HA2/U2/Q (XOR2X1)                    0.32       2.00 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       2.00 f
  FA1/S (FullAdder_2)                      0.00       2.00 f
  SUM[1] (out)                             0.00       2.00 f
  data arrival time                                   2.00

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.92


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.48       1.06 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 r
  FA0/HA2/U1/ZN (IBUFFX16)                 0.51       1.56 f
  FA0/HA2/U2/Q (XNOR2X1)                   0.43       2.00 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       2.00 r
  FA0/S (FullAdder_3)                      0.00       2.00 r
  SUM[0] (out)                             0.00       2.00 r
  data arrival time                                   2.00

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.92


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U2/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U1/ZN (IBUFFX16)                 0.49       1.56 r
  FA0/HA2/U2/Q (XNOR2X1)                   0.43       1.99 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.99 r
  FA0/S (FullAdder_3)                      0.00       1.99 r
  SUM[0] (out)                             0.00       1.99 r
  data arrival time                                   1.99

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.91


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.48       1.05 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.05 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.05 r
  FA0/HA2/U1/ZN (IBUFFX16)                 0.51       1.56 f
  FA0/HA2/U2/Q (XNOR2X1)                   0.43       1.99 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.99 r
  FA0/S (FullAdder_3)                      0.00       1.99 r
  SUM[0] (out)                             0.00       1.99 r
  data arrival time                                   1.99

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.91


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XNOR2X2)                   0.54       1.12 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.12 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.12 f
  FA2/HA2/U1/ZN (IBUFFX16)                 0.49       1.61 r
  FA2/HA2/U2/Q (XOR2X1)                    0.38       1.99 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.99 f
  FA2/S (FullAdder_1)                      0.00       1.99 f
  SUM[2] (out)                             0.00       1.99 f
  data arrival time                                   1.99

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.91


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U2/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U6/Q (XOR2X1)                    0.58       1.16 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.16 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.16 r
  FA1/HA2/U1/ZN (IBUFFX16)                 0.51       1.67 f
  FA1/HA2/U2/Q (XOR2X1)                    0.32       1.98 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.98 f
  FA1/S (FullAdder_2)                      0.00       1.98 f
  SUM[1] (out)                             0.00       1.98 f
  data arrival time                                   1.98

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.90


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U2/Q (XNOR2X2)                   0.55       1.12 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.12 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.12 f
  FA2/HA2/U1/ZN (IBUFFX16)                 0.49       1.60 r
  FA2/HA2/U2/Q (XOR2X1)                    0.38       1.98 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.98 f
  FA2/S (FullAdder_1)                      0.00       1.98 f
  SUM[2] (out)                             0.00       1.98 f
  data arrival time                                   1.98

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.90


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U2/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.46       1.04 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 r
  FA0/HA2/U1/ZN (IBUFFX16)                 0.51       1.55 f
  FA0/HA2/U2/Q (XNOR2X1)                   0.43       1.98 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.98 r
  FA0/S (FullAdder_3)                      0.00       1.98 r
  SUM[0] (out)                             0.00       1.98 r
  data arrival time                                   1.98

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.90


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.50       1.08 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.08 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.08 f
  FA0/HA2/U1/ZN (IBUFFX16)                 0.49       1.57 r
  FA0/HA2/U2/Q (XNOR2X1)                   0.40       1.97 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.97 f
  FA0/S (FullAdder_3)                      0.00       1.97 f
  SUM[0] (out)                             0.00       1.97 f
  data arrival time                                   1.97

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.89


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U2/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.46       1.03 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.03 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.03 r
  FA0/HA2/U1/ZN (IBUFFX16)                 0.51       1.54 f
  FA0/HA2/U2/Q (XNOR2X1)                   0.43       1.97 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.97 r
  FA0/S (FullAdder_3)                      0.00       1.97 r
  SUM[0] (out)                             0.00       1.97 r
  data arrival time                                   1.97

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.89


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.51       1.08 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.08 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.08 f
  FA0/HA2/U1/ZN (IBUFFX16)                 0.49       1.57 r
  FA0/HA2/U2/Q (XNOR2X1)                   0.40       1.97 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.97 f
  FA0/S (FullAdder_3)                      0.00       1.97 f
  SUM[0] (out)                             0.00       1.97 f
  data arrival time                                   1.97

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.89


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U2/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.50       1.08 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.08 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.08 f
  FA0/HA2/U1/ZN (IBUFFX16)                 0.49       1.57 r
  FA0/HA2/U2/Q (XNOR2X1)                   0.40       1.97 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.97 f
  FA0/S (FullAdder_3)                      0.00       1.97 f
  SUM[0] (out)                             0.00       1.97 f
  data arrival time                                   1.97

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.89


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U6/Q (XOR2X1)                    0.48       1.06 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.06 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.06 r
  FA1/HA2/U1/ZN (IBUFFX16)                 0.51       1.56 f
  FA1/HA2/U2/Q (XOR2X1)                    0.40       1.97 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.97 r
  FA1/S (FullAdder_2)                      0.00       1.97 r
  SUM[1] (out)                             0.00       1.97 r
  data arrival time                                   1.97

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.89


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.48       1.06 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 r
  FA0/HA2/U1/ZN (IBUFFX16)                 0.51       1.56 f
  FA0/HA2/U2/Q (XNOR2X1)                   0.40       1.97 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.97 f
  FA0/S (FullAdder_3)                      0.00       1.97 f
  SUM[0] (out)                             0.00       1.97 f
  data arrival time                                   1.97

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.89


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XNOR2X2)                   0.57       1.15 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.15 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.15 r
  FA2/HA2/U1/ZN (IBUFFX16)                 0.50       1.65 f
  FA2/HA2/U2/Q (XOR2X1)                    0.32       1.96 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.96 f
  FA2/S (FullAdder_1)                      0.00       1.96 f
  SUM[2] (out)                             0.00       1.96 f
  data arrival time                                   1.96

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.88


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U6/Q (XOR2X1)                    0.60       1.17 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.17 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.17 r
  FA1/HA2/U1/ZN (IBUFFX16)                 0.51       1.68 f
  FA1/HA2/U2/Q (XOR2X1)                    0.28       1.96 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.96 r
  FA1/S (FullAdder_2)                      0.00       1.96 r
  SUM[1] (out)                             0.00       1.96 r
  data arrival time                                   1.96

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.88


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U2/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U1/ZN (IBUFFX16)                 0.49       1.56 r
  FA0/HA2/U2/Q (XNOR2X1)                   0.40       1.96 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.96 f
  FA0/S (FullAdder_3)                      0.00       1.96 f
  SUM[0] (out)                             0.00       1.96 f
  data arrival time                                   1.96

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.88


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U6/Q (XOR2X1)                    0.48       1.05 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.05 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.05 r
  FA1/HA2/U1/ZN (IBUFFX16)                 0.51       1.56 f
  FA1/HA2/U2/Q (XOR2X1)                    0.40       1.96 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.96 r
  FA1/S (FullAdder_2)                      0.00       1.96 r
  SUM[1] (out)                             0.00       1.96 r
  data arrival time                                   1.96

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.88


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.48       1.05 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.05 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.05 r
  FA0/HA2/U1/ZN (IBUFFX16)                 0.51       1.56 f
  FA0/HA2/U2/Q (XNOR2X1)                   0.40       1.96 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.96 f
  FA0/S (FullAdder_3)                      0.00       1.96 f
  SUM[0] (out)                             0.00       1.96 f
  data arrival time                                   1.96

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.88


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA2/HA1/U2/Q (XNOR2X2)                   0.46       1.09 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.09 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.09 f
  FA2/HA2/U1/ZN (IBUFFX16)                 0.49       1.58 r
  FA2/HA2/U2/Q (XOR2X1)                    0.38       1.96 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.96 f
  FA2/S (FullAdder_1)                      0.00       1.96 f
  SUM[2] (out)                             0.00       1.96 f
  data arrival time                                   1.96

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.88


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U2/Q (XNOR2X2)                   0.57       1.14 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.14 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.14 r
  FA2/HA2/U1/ZN (IBUFFX16)                 0.50       1.64 f
  FA2/HA2/U2/Q (XOR2X1)                    0.32       1.96 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.96 f
  FA2/S (FullAdder_1)                      0.00       1.96 f
  SUM[2] (out)                             0.00       1.96 f
  data arrival time                                   1.96

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.88


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U6/Q (XOR2X1)                    0.58       1.15 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.15 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.15 f
  FA1/HA2/U1/ZN (IBUFFX16)                 0.49       1.64 r
  FA1/HA2/U2/Q (XOR2X1)                    0.31       1.96 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.96 f
  FA1/S (FullAdder_2)                      0.00       1.96 f
  SUM[1] (out)                             0.00       1.96 f
  data arrival time                                   1.96

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.88


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/ZN (INVX0)                    0.25       0.64 f
  FA2/HA1/U2/Q (XNOR2X2)                   0.44       1.09 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.09 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.09 f
  FA2/HA2/U1/ZN (IBUFFX16)                 0.49       1.57 r
  FA2/HA2/U2/Q (XOR2X1)                    0.38       1.95 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.95 f
  FA2/S (FullAdder_1)                      0.00       1.95 f
  SUM[2] (out)                             0.00       1.95 f
  data arrival time                                   1.95

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.87


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U6/Q (XOR2X1)                    0.50       1.08 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.08 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.08 f
  FA1/HA2/U1/ZN (IBUFFX16)                 0.49       1.57 r
  FA1/HA2/U2/Q (XOR2X1)                    0.38       1.95 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.95 f
  FA1/S (FullAdder_2)                      0.00       1.95 f
  SUM[1] (out)                             0.00       1.95 f
  data arrival time                                   1.95

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.87


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U2/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U6/Q (XOR2X1)                    0.58       1.16 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.16 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.16 r
  FA1/HA2/U1/ZN (IBUFFX16)                 0.51       1.67 f
  FA1/HA2/U2/Q (XOR2X1)                    0.28       1.95 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.95 r
  FA1/S (FullAdder_2)                      0.00       1.95 r
  SUM[1] (out)                             0.00       1.95 r
  data arrival time                                   1.95

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.87


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U2/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U6/Q (XOR2X1)                    0.46       1.04 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.04 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.04 r
  FA1/HA2/U1/ZN (IBUFFX16)                 0.51       1.55 f
  FA1/HA2/U2/Q (XOR2X1)                    0.40       1.95 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.95 r
  FA1/S (FullAdder_2)                      0.00       1.95 r
  SUM[1] (out)                             0.00       1.95 r
  data arrival time                                   1.95

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.87


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U2/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.46       1.04 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 r
  FA0/HA2/U1/ZN (IBUFFX16)                 0.51       1.55 f
  FA0/HA2/U2/Q (XNOR2X1)                   0.40       1.95 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.95 f
  FA0/S (FullAdder_3)                      0.00       1.95 f
  SUM[0] (out)                             0.00       1.95 f
  data arrival time                                   1.95

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.87


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U6/Q (XOR2X1)                    0.51       1.08 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.08 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.08 f
  FA1/HA2/U1/ZN (IBUFFX16)                 0.49       1.57 r
  FA1/HA2/U2/Q (XOR2X1)                    0.38       1.95 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.95 f
  FA1/S (FullAdder_2)                      0.00       1.95 f
  SUM[1] (out)                             0.00       1.95 f
  data arrival time                                   1.95

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.87


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.58       1.15 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.15 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.15 f
  FA0/HA2/U1/ZN (IBUFFX16)                 0.49       1.64 r
  FA0/HA2/U2/Q (XNOR2X1)                   0.30       1.94 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.94 r
  FA0/S (FullAdder_3)                      0.00       1.94 r
  SUM[0] (out)                             0.00       1.94 r
  data arrival time                                   1.94

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.86


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U2/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U6/Q (XOR2X1)                    0.50       1.08 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.08 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.08 f
  FA1/HA2/U1/ZN (IBUFFX16)                 0.49       1.57 r
  FA1/HA2/U2/Q (XOR2X1)                    0.38       1.94 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.94 f
  FA1/S (FullAdder_2)                      0.00       1.94 f
  SUM[1] (out)                             0.00       1.94 f
  data arrival time                                   1.94

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.86


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U2/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U6/Q (XOR2X1)                    0.46       1.03 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.03 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.03 r
  FA1/HA2/U1/ZN (IBUFFX16)                 0.51       1.54 f
  FA1/HA2/U2/Q (XOR2X1)                    0.40       1.94 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.94 r
  FA1/S (FullAdder_2)                      0.00       1.94 r
  SUM[1] (out)                             0.00       1.94 r
  data arrival time                                   1.94

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.86


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U2/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.46       1.03 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.03 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.03 r
  FA0/HA2/U1/ZN (IBUFFX16)                 0.51       1.54 f
  FA0/HA2/U2/Q (XNOR2X1)                   0.40       1.94 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.94 f
  FA0/S (FullAdder_3)                      0.00       1.94 f
  SUM[0] (out)                             0.00       1.94 f
  data arrival time                                   1.94

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.86


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U2/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U6/Q (XOR2X1)                    0.50       1.07 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.07 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.07 f
  FA1/HA2/U1/ZN (IBUFFX16)                 0.49       1.56 r
  FA1/HA2/U2/Q (XOR2X1)                    0.38       1.94 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.94 f
  FA1/S (FullAdder_2)                      0.00       1.94 f
  SUM[1] (out)                             0.00       1.94 f
  data arrival time                                   1.94

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.86


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U2/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U6/Q (XOR2X1)                    0.56       1.13 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.13 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.13 f
  FA1/HA2/U1/ZN (IBUFFX16)                 0.49       1.62 r
  FA1/HA2/U2/Q (XOR2X1)                    0.31       1.94 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.94 f
  FA1/S (FullAdder_2)                      0.00       1.94 f
  SUM[1] (out)                             0.00       1.94 f
  data arrival time                                   1.94

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.86


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/ZN (INVX0)                    0.25       0.64 r
  FA2/HA1/U2/Q (XNOR2X2)                   0.48       1.12 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.12 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.12 r
  FA2/HA2/U1/ZN (IBUFFX16)                 0.50       1.62 f
  FA2/HA2/U2/Q (XOR2X1)                    0.32       1.93 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.93 f
  FA2/S (FullAdder_1)                      0.00       1.93 f
  SUM[2] (out)                             0.00       1.93 f
  data arrival time                                   1.93

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.85


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XNOR2X2)                   0.57       1.15 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.15 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.15 r
  FA2/HA2/U1/ZN (IBUFFX16)                 0.50       1.65 f
  FA2/HA2/U2/Q (XOR2X1)                    0.28       1.93 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.93 r
  FA2/S (FullAdder_1)                      0.00       1.93 r
  SUM[2] (out)                             0.00       1.93 r
  data arrival time                                   1.93

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.85


1
