// Seed: 2949709183
module module_0 (
    input wor id_0,
    output tri0 id_1,
    output wire id_2,
    input tri id_3,
    output supply0 id_4,
    output tri id_5
    , id_7
);
  assign module_1.id_5 = 0;
  logic [7:0] id_8;
  assign id_8 = id_7;
  assign id_5 = 1;
  parameter id_9 = 1;
  assign id_8[-1] = id_3;
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    output tri0 id_2,
    input tri id_3,
    input supply1 id_4,
    input uwire id_5,
    output supply0 id_6,
    input supply0 id_7,
    input supply0 id_8,
    output wand id_9,
    input tri0 id_10,
    input wire id_11,
    output wor id_12
);
  wire id_14 = id_3;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_6,
      id_7,
      id_9,
      id_9
  );
endmodule
