// Seed: 1583699633
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  assign module_1.id_8 = 0;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri   id_1,
    input  tri0  id_2,
    input  tri   id_3,
    output tri0  id_4,
    output wand  id_5,
    input  tri0  id_6,
    output tri1  id_7,
    output uwire id_8,
    output tri0  id_9,
    input  wire  id_10,
    input  uwire id_11,
    input  tri0  id_12,
    input  tri1  id_13
    , id_15
);
  wire id_16;
  assign id_7 = id_10;
  logic id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_15,
      id_17,
      id_16,
      id_15
  );
endmodule
