
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106117                       # Number of seconds simulated
sim_ticks                                106117021173                       # Number of ticks simulated
final_tick                               630944614710                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 165004                       # Simulator instruction rate (inst/s)
host_op_rate                                   215186                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2082158                       # Simulator tick rate (ticks/s)
host_mem_usage                               67354840                       # Number of bytes of host memory used
host_seconds                                 50964.93                       # Real time elapsed on the host
sim_insts                                  8409420974                       # Number of instructions simulated
sim_ops                                   10966934498                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2769664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1936768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1021568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1929088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1941120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      2784640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1848960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1934080                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16202624                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3876096                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3876096                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        21638                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15131                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7981                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        15071                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        15165                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        21755                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        14445                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        15110                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                126583                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           30282                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                30282                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        45836                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     26100092                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        42218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18251247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        42218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9626806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        41011                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18178874                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        41011                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     18292259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        45836                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     26241219                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        45836                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17423783                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        42218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     18225917                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               152686382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        45836                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        42218                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        42218                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        41011                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        41011                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        45836                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        45836                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        42218                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             346184                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36526619                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36526619                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36526619                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        45836                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     26100092                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        42218                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18251247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        42218                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9626806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        41011                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18178874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        41011                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     18292259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        45836                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     26241219                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        45836                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17423783                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        42218                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     18225917                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              189213001                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               254477270                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20730142                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16951981                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2021506                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8500097                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8169565                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2133467                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89738                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    201217387                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117685504                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20730142                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10303032                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24648640                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5881623                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3418727                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12370653                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2037942                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    233100524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.968773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       208451884     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1331064      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2103747      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3365467      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1390375      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1550576      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1662666      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1089977      0.47%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12154768      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    233100524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081462                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462460                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       199393405                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5257468                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24571909                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62441                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3815298                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3400773                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          473                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143704794                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3070                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3815298                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       199693958                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1677492                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2710609                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24337848                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       865314                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143632619                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        17469                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        247480                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       330010                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        27249                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    199418541                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668177949                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668177949                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170241819                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29176699                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36462                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20000                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2639409                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13674025                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7356373                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       221714                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1673372                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143457561                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36559                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135750636                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       166290                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     18223595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     40627084                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3354                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    233100524                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582370                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.274381                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175883255     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22956946      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12550042      5.38%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8562217      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8014967      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2301735      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1801632      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       609220      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       420510      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    233100524                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31618     12.51%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         97543     38.61%     51.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       123500     48.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113721721     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2149003      1.58%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16461      0.01%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12541667      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7321784      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135750636                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533449                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             252661                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001861                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    505020746                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161719217                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133572940                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136003297                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       408322                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2437627                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          335                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1535                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       213356                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8480                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3815298                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1153577                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       120913                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143494254                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8044                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13674025                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7356373                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19974                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         88619                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1535                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1181533                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1153539                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2335072                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133820521                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11794686                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1930114                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  134                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19114723                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18825172                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7320037                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.525864                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133573978                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133572940                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78089018                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204039180                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.524891                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382716                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122574596                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20919847                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33205                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2064351                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229285226                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534594                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388285                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179522243     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24103258     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9381605      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5052605      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3784843      1.65%     96.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2113829      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1303655      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1165638      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2857550      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229285226                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122574596                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18379415                       # Number of memory references committed
system.switch_cpus0.commit.loads             11236398                       # Number of loads committed
system.switch_cpus0.commit.membars              16566                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17595165                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110448789                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2490081                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2857550                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369921443                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290804410                       # The number of ROB writes
system.switch_cpus0.timesIdled                3240761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21376746                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122574596                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.544773                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.544773                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.392962                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.392962                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       603464977                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185148304                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      134039685                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33174                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus1.numCycles               254477270                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19379006                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17303978                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1546233                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12989916                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12656400                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1163990                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        46988                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    204885666                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             110048569                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19379006                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13820390                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24542109                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5061002                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2911092                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12395560                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1517769                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    235844986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.522794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.764715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       211302877     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3741365      1.59%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1889717      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3703957      1.57%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1187592      0.50%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3428981      1.45%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          540744      0.23%     95.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          872038      0.37%     96.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         9177715      3.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    235844986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.076152                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.432450                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       202471530                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5372371                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24493337                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19788                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3487956                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1829711                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        18139                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     123102249                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        34371                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3487956                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       202742782                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3204571                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1343220                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24245368                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       821085                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     122931838                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          136                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         94916                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       653201                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    161119832                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    557137297                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    557137297                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    130745023                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30374789                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16493                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8341                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1793310                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22177820                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3599850                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        23775                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       815842                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         122299979                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16550                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        114549725                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        74241                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21991646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     45079682                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    235844986                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.485699                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.098130                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    185595835     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15855791      6.72%     85.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     16790473      7.12%     92.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9761890      4.14%     96.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      5025721      2.13%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      1259827      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1491725      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        34843      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        28881      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    235844986                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         192070     57.47%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         77457     23.18%     80.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        64693     19.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     89825162     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       897848      0.78%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8153      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20249327     17.68%     96.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3569235      3.12%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     114549725                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.450137                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             334220                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002918                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    465352897                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    144308480                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    111643482                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     114883945                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        89463                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4505004                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          314                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        82335                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3487956                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2145401                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       102213                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    122316617                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        15680                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22177820                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3599850                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8338                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         40840                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         1892                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          314                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1045143                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       593163                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1638306                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    113098776                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19958458                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1450949                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   88                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23527499                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17193995                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3569041                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.444436                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             111668695                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            111643482                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         67565413                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        147128607                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.438717                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.459227                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88974162                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    100166923                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22154109                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16442                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1536530                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    232357030                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.431091                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.301940                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    195058941     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14654208      6.31%     90.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9416718      4.05%     94.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2962101      1.27%     95.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4920025      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       958409      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       607666      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       556861      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3222101      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    232357030                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88974162                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     100166923                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21190326                       # Number of memory references committed
system.switch_cpus1.commit.loads             17672811                       # Number of loads committed
system.switch_cpus1.commit.membars               8204                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15368999                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87536309                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1252161                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3222101                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           351455623                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          248132840                       # The number of ROB writes
system.switch_cpus1.timesIdled                4552537                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18632284                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88974162                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            100166923                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88974162                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.860126                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.860126                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.349635                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.349635                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       525709846                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      145471215                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      130748958                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16424                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus2.numCycles               254477270                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23131106                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19258314                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2100348                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8780934                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8456235                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2489978                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97597                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    201251669                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             126900010                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23131106                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10946213                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26453019                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5847248                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6342596                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12495971                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2007761                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    237775136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.655944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.031597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       211322117     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1622961      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2040197      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3255064      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1371786      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1755752      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2044175      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          936925      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13426159      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    237775136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090897                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.498669                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       200068213                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7639979                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26327141                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        12500                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3727302                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3521621                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          550                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155128160                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2628                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3727302                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       200270903                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         644925                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6429353                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26136860                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       565785                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154173241                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          150                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         81296                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       394729                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    215323653                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    716954423                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    716954423                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180235632                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        35088014                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37276                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19402                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1988641                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14440123                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7549959                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85080                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1710334                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         150530386                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37410                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        144434409                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       144423                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     18215228                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     37083500                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1357                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    237775136                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.607441                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.328178                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    176577229     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     27909760     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11413740      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6393450      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8666716      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2668824      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2623078      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1411345      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       110994      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    237775136                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         994333     78.97%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        136060     10.81%     89.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       128782     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121678886     84.25%     84.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1974040      1.37%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17874      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13236174      9.16%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7527435      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     144434409                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.567573                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1259175                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008718                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    528047551                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    168783727                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140679230                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145693584                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       107538                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2725781                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          707                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       106062                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3727302                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         490439                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        61762                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    150567803                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       116817                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14440123                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7549959                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19400                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         53903                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           63                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          707                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1243521                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1181084                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2424605                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141921863                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13019212                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2512545                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20545998                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20071849                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7526786                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.557700                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140679628                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140679230                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         84286151                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        226428153                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.552816                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372242                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104856778                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129207890                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21360530                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36053                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2118332                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    234047834                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.552058                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.372594                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    179363386     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     27715876     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10059759      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5012607      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4584781      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1924478      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1907321      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       907773      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2571853      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    234047834                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104856778                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129207890                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19158236                       # Number of memory references committed
system.switch_cpus2.commit.loads             11714342                       # Number of loads committed
system.switch_cpus2.commit.membars              17986                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18728404                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116329131                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2668108                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2571853                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           382043673                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          304864162                       # The number of ROB writes
system.switch_cpus2.timesIdled                3050695                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               16702134                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104856778                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129207890                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104856778                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.426903                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.426903                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.412048                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.412048                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       638579870                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196574575                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      143464954                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36022                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus3.numCycles               254477270                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19379736                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17304457                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1545907                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12992608                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12657396                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1163958                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        46807                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    204881339                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             110049577                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19379736                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     13821354                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24542460                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5059146                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2908512                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         12395044                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1517379                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    235836895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.522828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.764738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       211294435     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3739601      1.59%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1890645      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3703646      1.57%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1187774      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3431199      1.45%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          541035      0.23%     95.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          871464      0.37%     96.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         9177096      3.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    235836895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.076155                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.432453                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       202474811                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5362176                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24493702                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19784                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3486418                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1829959                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18141                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     123106465                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        34316                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3486418                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       202745518                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        3194761                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1344582                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24246405                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       819207                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     122936066                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          144                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         95243                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       651151                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    161127152                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    557160740                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    557160740                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    130764466                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30362686                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16504                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8350                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1790350                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     22173826                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      3600767                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23801                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       817569                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         122302016                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        16560                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        114553867                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        74639                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21979377                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     45055059                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    235836895                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.485733                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.098119                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    185586588     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     15851103      6.72%     85.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     16794948      7.12%     92.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9765755      4.14%     96.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      5024450      2.13%     98.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1258732      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1491884      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        34641      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        28794      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    235836895                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         192344     57.51%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         77388     23.14%     80.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        64730     19.35%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     89830337     78.42%     78.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       898001      0.78%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         8155      0.01%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     20247482     17.68%     96.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      3569892      3.12%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     114553867                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.450154                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             334462                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002920                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    465353730                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    144298247                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    111649944                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     114888329                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        89835                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      4498354                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        82742                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3486418                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2139232                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       101935                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    122318667                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        14330                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     22173826                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      3600767                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         8345                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         40671                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1838                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1045761                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       592545                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1638306                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    113101176                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     19955676                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1452691                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   91                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            23525361                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17194862                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           3569685                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.444445                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             111675119                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            111649944                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         67569153                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        147152188                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.438742                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.459179                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     88987483                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    100181825                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22141216                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        16447                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1536211                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    232350477                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.431167                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.302099                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    195049082     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     14654902      6.31%     90.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9417444      4.05%     94.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      2962164      1.27%     95.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4921367      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       957064      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       607917      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       557043      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3223494      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    232350477                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     88987483                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     100181825                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              21193497                       # Number of memory references committed
system.switch_cpus3.commit.loads             17675472                       # Number of loads committed
system.switch_cpus3.commit.membars               8206                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15371268                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         87549317                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1252332                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3223494                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           351449686                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          248135263                       # The number of ROB writes
system.switch_cpus3.timesIdled                4552210                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               18640375                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           88987483                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            100181825                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     88987483                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.859697                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.859697                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.349687                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.349687                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       525727262                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      145481134                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      130751705                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         16430                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus4.numCycles               254477270                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19375627                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17301714                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1546545                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     12983352                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits        12654730                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1163881                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        46851                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    204872720                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             110038082                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19375627                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     13818611                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24539571                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5061834                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       2909717                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         12394835                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1518050                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    235828641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.522798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.764701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       211289070     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         3739228      1.59%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1889011      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3703514      1.57%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1189617      0.50%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3429262      1.45%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          541339      0.23%     95.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          870719      0.37%     96.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         9176881      3.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    235828641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.076139                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.432408                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       202451171                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      5378408                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24490816                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        19760                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3488482                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1828382                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        18126                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     123095359                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        34074                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3488482                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       202723549                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        3209298                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1342198                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24242161                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       822949                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     122923973                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          159                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         95151                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       654885                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    161106909                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    557116023                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    557116023                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    130732647                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        30374262                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        16498                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         8345                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1797112                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     22176995                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      3599815                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        23637                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       816551                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         122291209                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        16556                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        114537160                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        73577                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     21993160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     45099194                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    235828641                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.485680                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.098105                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    185584836     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     15855309      6.72%     85.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     16785763      7.12%     92.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9762295      4.14%     96.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      5026259      2.13%     98.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      1259191      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1491275      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        34905      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        28808      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    235828641                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         191679     57.44%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         77391     23.19%     80.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        64648     19.37%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     89816424     78.42%     78.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       897885      0.78%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         8153      0.01%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     20245725     17.68%     96.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3568973      3.12%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     114537160                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.450088                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             333718                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002914                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    465310256                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    144301222                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    111629978                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     114870878                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        89089                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      4507322                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          303                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        82312                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3488482                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        2146192                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       102680                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    122307859                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        16039                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     22176995                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      3599815                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         8342                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         40941                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1891                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          303                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1046016                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       593204                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1639220                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    113084461                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     19954258                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1452699                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   94                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            23523042                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17190591                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3568784                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.444379                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             111655416                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            111629978                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         67558398                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        147133332                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.438664                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.459164                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     88963670                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    100156431                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     22155832                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        16444                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1536863                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    232340159                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.431077                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.301891                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    195045716     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     14651690      6.31%     90.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9417153      4.05%     94.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      2961077      1.27%     95.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4920265      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       958170      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       608167      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       557076      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3220845      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    232340159                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     88963670                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     100156431                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              21187176                       # Number of memory references committed
system.switch_cpus4.commit.loads             17669673                       # Number of loads committed
system.switch_cpus4.commit.membars               8204                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          15367266                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         87527536                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1252154                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3220845                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           351431239                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          248115784                       # The number of ROB writes
system.switch_cpus4.timesIdled                4552474                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               18648629                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           88963670                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            100156431                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     88963670                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.860463                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.860463                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.349594                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.349594                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       525647244                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      145453343                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      130734843                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         16428                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus5.numCycles               254477270                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20726851                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16951223                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2023165                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8582659                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8177706                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2132468                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        89760                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    201195096                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             117628388                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20726851                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10310174                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24650078                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5877015                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       3420359                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12370253                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2039229                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    233075070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.616665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.968293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       208424992     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1336751      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2109690      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3364734      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1391661      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1554180      0.67%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1659346      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1084426      0.47%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12149290      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    233075070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081449                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462235                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       199372925                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5257373                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24572942                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        62760                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3809067                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3398345                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          472                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     143640827                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         3060                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3809067                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       199676930                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1683799                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      2705249                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24335891                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       864129                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     143564036                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        18113                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        247404                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       328964                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        28554                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    199326543                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    667849379                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    667849379                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    170213263                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        29113280                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        36390                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        19930                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2636083                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13676301                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7350483                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       221701                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1670671                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         143375278                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        36492                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        135702280                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       166897                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     18168863                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     40452471                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3295                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    233075070                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582226                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.274155                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    175866895     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     22958632      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12554469      5.39%     90.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8555777      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8008967      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2300517      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1800217      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       609144      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       420452      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    233075070                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          31716     12.52%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         98203     38.77%     51.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       123386     48.71%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    113681034     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2146382      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        16458      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12542044      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7316362      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     135702280                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.533259                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             253305                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001867                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    504899832                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    161582138                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    133522203                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     135955585                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       408510                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2441830                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          353                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1537                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       208713                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         8435                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3809067                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1155024                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       121117                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    143411904                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        42563                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13676301                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7350483                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        19913                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         89021                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           35                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1537                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1183424                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1153592                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2337016                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    133772292                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11795156                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1929988                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  134                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            19109936                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18821257                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7314780                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525675                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             133523201                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            133522203                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         78065829                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        203969959                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524692                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382732                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     99983104                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    122553919                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20858209                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        33197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2065982                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    229266003                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534549                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.388179                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    179509051     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     24099445     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9382574      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5052892      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3783196      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2112974      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1304414      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1165144      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2856313      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    229266003                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     99983104                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     122553919                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18376241                       # Number of memory references committed
system.switch_cpus5.commit.loads             11234471                       # Number of loads committed
system.switch_cpus5.commit.membars              16562                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17592248                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        110430106                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2489659                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2856313                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           369821142                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          290633527                       # The number of ROB writes
system.switch_cpus5.timesIdled                3240872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               21402200                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           99983104                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            122553919                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     99983104                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.545203                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.545203                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392896                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392896                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       603253757                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      185086609                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      133975616                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         33166                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus6.numCycles               254477270                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        20800075                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17053881                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2036499                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8713007                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8137721                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2137270                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        91837                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    198636969                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             118191868                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           20800075                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10274991                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             26005995                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5763005                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       6074824                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         12234027                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2021054                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    234412537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.967799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       208406542     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         2819500      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3254400      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         1793572      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2078033      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1139797      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          772649      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         2013701      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        12134343      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    234412537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081736                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.464450                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       197042079                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7700116                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         25798791                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       195887                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3675662                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3378886                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        19081                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     144294428                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        94519                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3675662                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       197347008                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        2769196                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      4069447                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         25702466                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       848756                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     144206786                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          185                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        221384                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       395408                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    200415734                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    671455428                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    671455428                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    171346141                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        29069589                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        38126                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        21411                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2273315                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13768912                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7504336                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       198263                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1664421                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         143999467                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        38209                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        136169370                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       189772                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17855974                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     41182797                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4556                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    234412537                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580896                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270159                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    177031361     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     23079368      9.85%     85.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12407374      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8581490      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7498482      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3845687      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       922060      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       597659      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       449056      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    234412537                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          36182     12.29%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        126465     42.94%     55.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       131838     44.77%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    113977961     83.70%     83.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2129014      1.56%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        16686      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12593520      9.25%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7452189      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     136169370                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.535094                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             294485                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002163                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    507235534                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    161894939                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    133919820                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     136463855                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       344208                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2415449                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          818                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1291                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       158499                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         8341                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3675662                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        2275343                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       146225                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    144037796                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        53552                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13768912                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7504336                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        21401                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        103568                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1291                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1181179                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1142188                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2323367                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    134170429                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11827109                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1998941                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            19277533                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18779175                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7450424                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.527239                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             133921886                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            133919820                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         79596104                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        208452392                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.526255                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381843                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    100618812                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    123447090                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20591977                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        33653                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2048353                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    230736875                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.535012                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.354172                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    180314146     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     23379222     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9798426      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5889697      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4076285      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2635869      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1364444      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1099512      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2179274      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    230736875                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    100618812                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     123447090                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18699300                       # Number of memory references committed
system.switch_cpus6.commit.loads             11353463                       # Number of loads committed
system.switch_cpus6.commit.membars              16790                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17667373                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        111292537                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2511547                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2179274                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           372595992                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          291753872                       # The number of ROB writes
system.switch_cpus6.timesIdled                3040548                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               20064733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          100618812                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            123447090                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    100618812                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.529122                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.529122                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.395394                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.395394                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       605254440                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      185870265                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      134671805                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         33622                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus7.numCycles               254477270                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19379597                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17304639                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1545966                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups     12971134                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits        12655831                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1163571                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        46743                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    204880133                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             110057923                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19379597                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     13819402                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24543817                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5060692                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       2916355                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.PendingTrapStallCycles           33                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines         12394967                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1517457                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    235846394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.522844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.764789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       211302577     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         3740805      1.59%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1889231      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3703965      1.57%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1189327      0.50%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         3429994      1.45%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          540117      0.23%     95.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          871332      0.37%     96.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         9179046      3.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    235846394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.076155                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.432486                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       202459371                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      5384221                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24495063                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        19816                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3487919                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1829063                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        18135                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     123115912                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        34248                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3487919                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       202731883                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        3215117                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1341873                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         24246376                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       823222                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     122944496                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          162                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         95455                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       654790                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    161136535                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    557205061                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    557205061                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    130756748                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        30379779                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        16504                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         8349                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1795636                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     22179571                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      3600952                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        23247                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       818398                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         122309990                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        16564                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        114552493                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        73772                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     21991419                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     45101647                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          115                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    235846394                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.485708                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.098118                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    185597421     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     15852450      6.72%     85.42% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     16791750      7.12%     92.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9763831      4.14%     96.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      5026732      2.13%     98.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      1259742      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1490664      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        35004      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        28800      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    235846394                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         191947     57.45%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         77434     23.18%     80.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        64719     19.37%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     89828434     78.42%     78.42% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       897968      0.78%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         8154      0.01%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     20247970     17.68%     96.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      3569967      3.12%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     114552493                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.450148                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             334100                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002917                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    465359252                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    144318273                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    111647066                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     114886593                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        89852                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      4504610                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        83261                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3487919                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        2152721                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       102173                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    122326642                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        15717                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     22179571                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      3600952                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         8347                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         40553                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents         1938                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          306                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1044774                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       593602                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1638376                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    113099478                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     19957590                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1453015                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   88                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            23527370                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17194540                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           3569780                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.444438                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             111672779                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            111647066                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         67569887                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        147146229                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.438731                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.459202                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     88982965                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    100176208                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     22154874                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        16449                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1536266                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    232358475                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.431128                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.302038                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    195059818     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     14653024      6.31%     90.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9416890      4.05%     94.31% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      2961881      1.27%     95.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4921470      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       957089      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       608565      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       556858      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      3222880      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    232358475                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     88982965                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     100176208                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              21192652                       # Number of memory references committed
system.switch_cpus7.commit.loads             17674961                       # Number of loads committed
system.switch_cpus7.commit.membars               8206                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          15370441                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         87544256                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1252208                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      3222880                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           351466339                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          248152829                       # The number of ROB writes
system.switch_cpus7.timesIdled                4552467                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               18630876                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           88982965                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            100176208                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     88982965                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.859843                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.859843                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.349670                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.349670                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       525721085                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      145474251                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      130760980                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         16434                       # number of misc regfile writes
system.l2.replacements                         126596                       # number of replacements
system.l2.tagsinuse                      32765.020294                       # Cycle average of tags in use
system.l2.total_refs                          1623552                       # Total number of references to valid blocks.
system.l2.sampled_refs                         159364                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.187696                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           312.623531                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.117379                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3447.400143                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.475570                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2969.047540                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.965907                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1628.822737                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      7.135851                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2983.544661                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      7.383521                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2976.966922                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      8.153688                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   3440.833062                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      7.534648                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   2911.737534                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      6.994843                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2968.961021                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1280.767688                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1151.144022                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            767.267193                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1165.575151                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1133.466286                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1261.598868                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1153.608412                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1151.894115                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009541                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000248                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.105206                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000228                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.090608                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.049708                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000218                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.091051                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000225                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.090850                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000249                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.105006                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000230                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.088859                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.090605                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.039086                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.035130                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.023415                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.035571                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.034591                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.038501                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.035205                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.035153                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999909                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        51125                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        40545                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28762                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        40546                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        40450                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        51118                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        41793                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        40507                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  334855                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            83696                       # number of Writeback hits
system.l2.Writeback_hits::total                 83696                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          214                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           74                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           76                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   945                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        51263                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        40620                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28976                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        40620                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        40525                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        51255                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        41949                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        40583                       # number of demand (read+write) hits
system.l2.demand_hits::total                   335800                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        51263                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        40620                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28976                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        40620                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        40525                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        51255                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        41949                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        40583                       # number of overall hits
system.l2.overall_hits::total                  335800                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        21638                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15131                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7981                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        15071                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        15165                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        21755                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        14438                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        15110                       # number of ReadReq misses
system.l2.ReadReq_misses::total                126576                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        21638                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15131                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7981                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        15071                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        15165                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        21755                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        14445                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        15110                       # number of demand (read+write) misses
system.l2.demand_misses::total                 126583                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        21638                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15131                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7981                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        15071                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        15165                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        21755                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        14445                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        15110                       # number of overall misses
system.l2.overall_misses::total                126583                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5657052                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3549894471                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5464583                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2464820538                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5371969                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1318066742                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5234902                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2458545098                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5187293                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2467525776                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5671810                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   3568456449                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5805844                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   2386025489                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5471814                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   2460047703                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     20717247533                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data      1138550                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1138550                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5657052                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3549894471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5464583                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2464820538                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5371969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1318066742                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5234902                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2458545098                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5187293                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2467525776                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5671810                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   3568456449                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5805844                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   2387164039                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5471814                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   2460047703                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20718386083                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5657052                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3549894471                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5464583                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2464820538                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5371969                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1318066742                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5234902                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2458545098                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5187293                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2467525776                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5671810                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   3568456449                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5805844                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   2387164039                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5471814                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   2460047703                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20718386083                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72763                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        55676                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        36743                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        55617                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        55615                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        72873                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        56231                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        55617                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              461431                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        83696                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             83696                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           75                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           74                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           75                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           76                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               952                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72901                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        55751                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        36957                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        55691                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        55690                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        73010                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        56394                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        55693                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               462383                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72901                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        55751                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        36957                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        55691                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        55690                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        73010                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        56394                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        55693                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              462383                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.297376                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.271769                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.217211                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.270978                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.272678                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.298533                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.256762                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.271680                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.274312                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.042945                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.007353                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.296813                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.271403                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.215954                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.270618                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.272311                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.297973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.256144                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.271309                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.273762                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.296813                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.271403                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.215954                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.270618                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.272311                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.297973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.256144                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.271309                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.273762                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148869.789474                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164058.345087                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 156130.942857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 162898.720375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 153484.828571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 165150.575366                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 153967.705882                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 163130.853825                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 152567.441176                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 162711.887636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 149258.157895                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 164029.255298                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 152785.368421                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 165260.111442                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 156337.542857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 162809.245731                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 163674.373760                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data       162650                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       162650                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148869.789474                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164058.345087                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 156130.942857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 162898.720375                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 153484.828571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 165150.575366                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 153967.705882                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 163130.853825                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 152567.441176                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 162711.887636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 149258.157895                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 164029.255298                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 152785.368421                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 165258.846591                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 156337.542857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 162809.245731                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 163674.317112                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148869.789474                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164058.345087                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 156130.942857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 162898.720375                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 153484.828571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 165150.575366                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 153967.705882                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 163130.853825                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 152567.441176                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 162711.887636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 149258.157895                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 164029.255298                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 152785.368421                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 165258.846591                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 156337.542857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 162809.245731                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 163674.317112                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                30282                       # number of writebacks
system.l2.writebacks::total                     30282                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        21638                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15131                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         7981                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        15071                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        15165                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        21755                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        14438                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        15110                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           126576                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        21638                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         7981                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        15071                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        15165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        21755                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        14445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        15110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            126583                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        21638                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         7981                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        15071                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        15165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        21755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        14445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        15110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           126583                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3444464                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2289581769                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3433063                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1583225636                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3329287                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    853247474                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3260289                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1580455698                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3210785                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1583855997                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3456424                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2301263218                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3592067                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1544964023                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3434666                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1579570088                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  13343324948                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data       729576                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       729576                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3444464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2289581769                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3433063                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1583225636                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3329287                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    853247474                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3260289                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1580455698                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3210785                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1583855997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3456424                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2301263218                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3592067                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1545693599                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3434666                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1579570088                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13344054524                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3444464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2289581769                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3433063                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1583225636                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3329287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    853247474                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3260289                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1580455698                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3210785                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1583855997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3456424                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2301263218                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3592067                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1545693599                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3434666                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1579570088                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13344054524                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.297376                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.271769                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.217211                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.270978                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.272678                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.298533                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.256762                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.271680                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.274312                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.042945                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.007353                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.296813                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.271403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.215954                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.270618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.272311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.297973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.256144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.271309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.273762                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.296813                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.271403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.215954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.270618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.272311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.297973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.256144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.271309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.273762                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90643.789474                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105813.003466                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 98087.514286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104634.567180                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 95122.485714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 106909.845132                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 95890.852941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 104867.341119                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 94434.852941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 104441.542829                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 90958.526316                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 105780.887980                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 94528.078947                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 107006.789237                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 98133.314286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 104538.060093                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105417.495797                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 104225.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104225.142857                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90643.789474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105813.003466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 98087.514286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 104634.567180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 95122.485714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 106909.845132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 95890.852941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 104867.341119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 94434.852941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 104441.542829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 90958.526316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 105780.887980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 94528.078947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 107005.441260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 98133.314286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 104538.060093                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105417.429860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90643.789474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105813.003466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 98087.514286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 104634.567180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 95122.485714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 106909.845132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 95890.852941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 104867.341119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 94434.852941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 104441.542829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 90958.526316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 105780.887980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 94528.078947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 107005.441260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 98133.314286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 104538.060093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105417.429860                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               527.888449                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012378651                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1913759.264650                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.888449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.060719                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.845975                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12370602                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12370602                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12370602                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12370602                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12370602                       # number of overall hits
system.cpu0.icache.overall_hits::total       12370602                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           51                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           51                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           51                       # number of overall misses
system.cpu0.icache.overall_misses::total           51                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7710942                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7710942                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7710942                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7710942                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7710942                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7710942                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12370653                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12370653                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12370653                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12370653                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12370653                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12370653                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 151194.941176                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 151194.941176                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 151194.941176                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 151194.941176                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 151194.941176                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 151194.941176                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6094267                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6094267                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6094267                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6094267                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6094267                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6094267                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156263.256410                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156263.256410                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156263.256410                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156263.256410                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156263.256410                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156263.256410                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72901                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180701171                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73157                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2470.046216                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.204895                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.795105                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.914863                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.085137                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8578630                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8578630                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7108664                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7108664                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19788                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19788                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16587                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16587                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15687294                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15687294                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15687294                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15687294                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184335                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184335                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          837                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          837                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       185172                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        185172                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       185172                       # number of overall misses
system.cpu0.dcache.overall_misses::total       185172                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20770932823                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20770932823                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     71259578                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     71259578                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20842192401                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20842192401                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20842192401                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20842192401                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8762965                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8762965                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15872466                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15872466                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15872466                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15872466                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021036                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021036                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011666                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011666                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011666                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011666                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 112680.352744                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 112680.352744                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 85136.891278                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85136.891278                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 112555.852942                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112555.852942                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 112555.852942                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112555.852942                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12464                       # number of writebacks
system.cpu0.dcache.writebacks::total            12464                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       111572                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       111572                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       112271                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       112271                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       112271                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       112271                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72763                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72763                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72901                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72901                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72901                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72901                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7142060138                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7142060138                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9102083                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9102083                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7151162221                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7151162221                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7151162221                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7151162221                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008303                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008303                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004593                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004593                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004593                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004593                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 98155.108201                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98155.108201                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65957.123188                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65957.123188                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 98094.158119                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98094.158119                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 98094.158119                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98094.158119                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               559.316674                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926214063                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1645140.431616                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    34.549008                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   524.767666                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.055367                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.840974                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.896341                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12395516                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12395516                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12395516                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12395516                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12395516                       # number of overall hits
system.cpu1.icache.overall_hits::total       12395516                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.cpu1.icache.overall_misses::total           44                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7183976                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7183976                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7183976                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7183976                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7183976                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7183976                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12395560                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12395560                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12395560                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12395560                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12395560                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12395560                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 163272.181818                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 163272.181818                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 163272.181818                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 163272.181818                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 163272.181818                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 163272.181818                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6006428                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6006428                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6006428                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6006428                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6006428                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6006428                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 166845.222222                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 166845.222222                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 166845.222222                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 166845.222222                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 166845.222222                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 166845.222222                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 55751                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               223852802                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 56007                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3996.871855                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.996196                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.003804                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.789048                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.210952                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18233402                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18233402                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3500539                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3500539                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8262                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8262                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8212                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8212                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21733941                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21733941                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21733941                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21733941                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       189300                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       189300                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          366                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          366                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       189666                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        189666                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       189666                       # number of overall misses
system.cpu1.dcache.overall_misses::total       189666                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20137036224                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20137036224                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     32312905                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     32312905                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20169349129                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20169349129                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20169349129                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20169349129                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18422702                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18422702                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3500905                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3500905                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8212                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8212                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21923607                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21923607                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21923607                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21923607                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010275                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010275                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000105                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000105                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008651                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008651                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008651                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008651                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 106376.313914                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 106376.313914                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 88286.625683                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 88286.625683                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 106341.406098                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 106341.406098                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 106341.406098                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 106341.406098                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7087                       # number of writebacks
system.cpu1.dcache.writebacks::total             7087                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       133624                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       133624                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          291                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          291                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       133915                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       133915                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       133915                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       133915                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        55676                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        55676                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           75                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        55751                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        55751                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        55751                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        55751                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5293172943                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5293172943                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5078714                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5078714                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5298251657                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5298251657                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5298251657                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5298251657                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003022                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003022                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002543                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002543                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002543                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002543                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95070.999048                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95070.999048                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 67716.186667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67716.186667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95034.199512                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95034.199512                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95034.199512                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95034.199512                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               491.253685                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009858441                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2052557.806911                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.253685                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.058099                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.787266                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12495921                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12495921                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12495921                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12495921                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12495921                       # number of overall hits
system.cpu2.icache.overall_hits::total       12495921                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7493405                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7493405                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7493405                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7493405                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7493405                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7493405                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12495971                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12495971                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12495971                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12495971                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12495971                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12495971                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 149868.100000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 149868.100000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 149868.100000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 149868.100000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 149868.100000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 149868.100000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5874851                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5874851                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5874851                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5874851                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5874851                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5874851                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 158779.756757                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 158779.756757                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 158779.756757                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 158779.756757                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 158779.756757                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 158779.756757                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36957                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163774772                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 37213                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4401.009647                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.157227                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.842773                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.910770                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.089230                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9968991                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9968991                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7405319                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7405319                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19115                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19115                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18011                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18011                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17374310                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17374310                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17374310                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17374310                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        94856                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        94856                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2185                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2185                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        97041                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         97041                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        97041                       # number of overall misses
system.cpu2.dcache.overall_misses::total        97041                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9398181074                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9398181074                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    141845188                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    141845188                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9540026262                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9540026262                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9540026262                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9540026262                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10063847                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10063847                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7407504                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7407504                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18011                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18011                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17471351                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17471351                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17471351                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17471351                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009425                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009425                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000295                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000295                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005554                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005554                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005554                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005554                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 99078.403833                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99078.403833                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 64917.706178                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 64917.706178                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 98309.232819                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98309.232819                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 98309.232819                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 98309.232819                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        73147                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 10449.571429                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8026                       # number of writebacks
system.cpu2.dcache.writebacks::total             8026                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58113                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58113                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         1971                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1971                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        60084                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        60084                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        60084                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        60084                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36743                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36743                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          214                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          214                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36957                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36957                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36957                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36957                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3285572010                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3285572010                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     15868733                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     15868733                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3301440743                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3301440743                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3301440743                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3301440743                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002115                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002115                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89420.352448                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89420.352448                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 74152.957944                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 74152.957944                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89331.946397                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89331.946397                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89331.946397                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89331.946397                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               559.243129                       # Cycle average of tags in use
system.cpu3.icache.total_refs               926213546                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1648066.807829                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    34.148164                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.094965                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.054725                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841498                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.896223                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12394999                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12394999                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12394999                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12394999                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12394999                       # number of overall hits
system.cpu3.icache.overall_hits::total       12394999                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           45                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           45                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           45                       # number of overall misses
system.cpu3.icache.overall_misses::total           45                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7092722                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7092722                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7092722                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7092722                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7092722                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7092722                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12395044                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12395044                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12395044                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12395044                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12395044                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12395044                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 157616.044444                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 157616.044444                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 157616.044444                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 157616.044444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 157616.044444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 157616.044444                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5824526                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5824526                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5824526                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5824526                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5824526                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5824526                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 166415.028571                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 166415.028571                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 166415.028571                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 166415.028571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 166415.028571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 166415.028571                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 55691                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               223850435                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 55947                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4001.115967                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   202.047793                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    53.952207                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.789249                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.210751                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     18230510                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       18230510                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3501052                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3501052                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8271                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8271                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         8215                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8215                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     21731562                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        21731562                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     21731562                       # number of overall hits
system.cpu3.dcache.overall_hits::total       21731562                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       188867                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       188867                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          358                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          358                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       189225                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        189225                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       189225                       # number of overall misses
system.cpu3.dcache.overall_misses::total       189225                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  20085338257                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  20085338257                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     31968790                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     31968790                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  20117307047                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  20117307047                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  20117307047                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  20117307047                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     18419377                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18419377                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3501410                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3501410                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         8215                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8215                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     21920787                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21920787                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     21920787                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21920787                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010254                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010254                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000102                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008632                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008632                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008632                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008632                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 106346.467392                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106346.467392                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 89298.296089                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 89298.296089                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 106314.213487                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 106314.213487                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 106314.213487                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 106314.213487                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7139                       # number of writebacks
system.cpu3.dcache.writebacks::total             7139                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       133250                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       133250                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          284                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          284                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       133534                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       133534                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       133534                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       133534                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        55617                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        55617                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           74                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           74                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        55691                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        55691                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        55691                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        55691                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5284886432                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5284886432                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      5050487                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      5050487                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5289936919                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5289936919                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5289936919                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5289936919                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003019                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003019                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002541                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002541                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002541                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002541                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 95022.860492                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 95022.860492                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 68249.824324                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68249.824324                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 94987.285540                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 94987.285540                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 94987.285540                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 94987.285540                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               559.444820                       # Cycle average of tags in use
system.cpu4.icache.total_refs               926213340                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1648066.441281                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.349809                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.095011                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.055048                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841498                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.896546                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12394793                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12394793                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12394793                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12394793                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12394793                       # number of overall hits
system.cpu4.icache.overall_hits::total       12394793                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           42                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           42                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           42                       # number of overall misses
system.cpu4.icache.overall_misses::total           42                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7232447                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7232447                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7232447                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7232447                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7232447                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7232447                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12394835                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12394835                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12394835                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12394835                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12394835                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12394835                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000003                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000003                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 172201.119048                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 172201.119048                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 172201.119048                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 172201.119048                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 172201.119048                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 172201.119048                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            7                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5867938                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5867938                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5867938                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5867938                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5867938                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5867938                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 167655.371429                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 167655.371429                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 167655.371429                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 167655.371429                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 167655.371429                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 167655.371429                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 55690                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               223848935                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 55946                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4001.160673                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   201.542509                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    54.457491                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.787275                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.212725                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     18229542                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       18229542                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3500525                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3500525                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         8267                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         8267                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         8214                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         8214                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     21730067                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        21730067                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     21730067                       # number of overall hits
system.cpu4.dcache.overall_hits::total       21730067                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       189113                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       189113                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          366                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          366                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       189479                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        189479                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       189479                       # number of overall misses
system.cpu4.dcache.overall_misses::total       189479                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  20129222664                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  20129222664                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     31835836                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     31835836                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  20161058500                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  20161058500                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  20161058500                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  20161058500                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     18418655                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     18418655                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3500891                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3500891                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         8267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         8267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         8214                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         8214                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     21919546                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     21919546                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     21919546                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     21919546                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010267                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010267                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000105                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000105                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008644                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008644                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008644                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008644                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 106440.184778                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 106440.184778                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 86983.158470                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 86983.158470                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 106402.601344                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 106402.601344                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 106402.601344                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 106402.601344                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         7188                       # number of writebacks
system.cpu4.dcache.writebacks::total             7188                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       133498                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       133498                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          291                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          291                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       133789                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       133789                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       133789                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       133789                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        55615                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        55615                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           75                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        55690                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        55690                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        55690                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        55690                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5289068141                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5289068141                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      4972054                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4972054                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5294040195                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5294040195                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5294040195                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5294040195                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003019                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003019                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002541                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002541                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002541                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002541                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 95101.467967                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 95101.467967                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 66294.053333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 66294.053333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 95062.671844                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 95062.671844                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 95062.671844                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 95062.671844                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               526.954602                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1012378252                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1913758.510397                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    36.954602                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.059222                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.844479                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12370203                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12370203                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12370203                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12370203                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12370203                       # number of overall hits
system.cpu5.icache.overall_hits::total       12370203                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           50                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           50                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           50                       # number of overall misses
system.cpu5.icache.overall_misses::total           50                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7586274                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7586274                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7586274                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7586274                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7586274                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7586274                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12370253                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12370253                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12370253                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12370253                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12370253                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12370253                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 151725.480000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 151725.480000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 151725.480000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 151725.480000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 151725.480000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 151725.480000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6139549                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6139549                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6139549                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6139549                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6139549                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6139549                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 157424.333333                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 157424.333333                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 157424.333333                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 157424.333333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 157424.333333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 157424.333333                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 73010                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               180700151                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 73266                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2466.357533                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.198038                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.801962                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.914836                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.085164                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8578916                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8578916                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7107436                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7107436                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        19714                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19714                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        16583                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        16583                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15686352                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15686352                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15686352                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15686352                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       184853                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       184853                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          825                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          825                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       185678                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        185678                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       185678                       # number of overall misses
system.cpu5.dcache.overall_misses::total       185678                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  20847448456                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  20847448456                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     70238322                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     70238322                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  20917686778                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  20917686778                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  20917686778                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  20917686778                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8763769                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8763769                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7108261                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7108261                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        19714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        16583                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        16583                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15872030                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15872030                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15872030                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15872030                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021093                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021093                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000116                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011698                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011698                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011698                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011698                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 112778.523778                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 112778.523778                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85137.360000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85137.360000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 112655.709228                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 112655.709228                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 112655.709228                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 112655.709228                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        12719                       # number of writebacks
system.cpu5.dcache.writebacks::total            12719                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       111980                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       111980                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          688                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          688                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       112668                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       112668                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       112668                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       112668                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        72873                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        72873                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          137                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        73010                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        73010                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        73010                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        73010                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   7161342624                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   7161342624                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      9038637                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      9038637                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   7170381261                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   7170381261                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   7170381261                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   7170381261                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008315                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008315                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004600                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004600                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004600                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004600                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 98271.549463                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 98271.549463                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65975.452555                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65975.452555                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 98210.947281                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 98210.947281                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 98210.947281                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 98210.947281                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               519.800697                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1007796424                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1934350.142035                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    37.800697                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.060578                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.833014                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12233978                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12233978                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12233978                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12233978                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12233978                       # number of overall hits
system.cpu6.icache.overall_hits::total       12233978                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           49                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           49                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           49                       # number of overall misses
system.cpu6.icache.overall_misses::total           49                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7537305                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7537305                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7537305                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7537305                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7537305                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7537305                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12234027                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12234027                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12234027                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12234027                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12234027                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12234027                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 153822.551020                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 153822.551020                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 153822.551020                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 153822.551020                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 153822.551020                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 153822.551020                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6237534                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6237534                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6237534                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6237534                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6237534                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6237534                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 159936.769231                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 159936.769231                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 159936.769231                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 159936.769231                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 159936.769231                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 159936.769231                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 56394                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               172067315                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 56650                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3037.375375                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.870685                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.129315                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.913557                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.086443                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8631621                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8631621                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7305955                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7305955                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        18094                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        18094                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16811                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16811                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15937576                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15937576                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15937576                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15937576                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       193543                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       193543                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         3882                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         3882                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       197425                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        197425                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       197425                       # number of overall misses
system.cpu6.dcache.overall_misses::total       197425                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  23366268786                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  23366268786                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    494231559                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    494231559                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  23860500345                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  23860500345                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  23860500345                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  23860500345                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8825164                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8825164                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7309837                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7309837                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        18094                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        18094                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16811                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16811                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     16135001                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     16135001                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     16135001                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     16135001                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021931                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021931                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000531                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000531                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012236                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012236                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012236                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012236                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 120729.082354                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 120729.082354                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 127313.642195                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 127313.642195                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 120858.555629                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 120858.555629                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 120858.555629                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 120858.555629                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        21818                       # number of writebacks
system.cpu6.dcache.writebacks::total            21818                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       137312                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       137312                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         3719                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         3719                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       141031                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       141031                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       141031                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       141031                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        56231                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        56231                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          163                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          163                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        56394                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        56394                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        56394                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        56394                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   5296340478                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5296340478                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     11429411                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     11429411                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   5307769889                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5307769889                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   5307769889                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5307769889                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006372                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006372                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003495                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003495                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003495                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003495                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94188.978997                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 94188.978997                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 70119.085890                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 70119.085890                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 94119.407898                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 94119.407898                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 94119.407898                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 94119.407898                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     3                       # number of replacements
system.cpu7.icache.tagsinuse               559.239508                       # Cycle average of tags in use
system.cpu7.icache.total_refs               926213467                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1645139.373002                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    35.094231                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   524.145276                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.056241                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.839976                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.896217                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12394920                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12394920                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12394920                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12394920                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12394920                       # number of overall hits
system.cpu7.icache.overall_hits::total       12394920                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           47                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           47                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           47                       # number of overall misses
system.cpu7.icache.overall_misses::total           47                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7781013                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7781013                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7781013                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7781013                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7781013                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7781013                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12394967                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12394967                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12394967                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12394967                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12394967                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12394967                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 165553.468085                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 165553.468085                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 165553.468085                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 165553.468085                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 165553.468085                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 165553.468085                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6175283                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6175283                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6175283                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6175283                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6175283                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6175283                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 171535.638889                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 171535.638889                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 171535.638889                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 171535.638889                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 171535.638889                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 171535.638889                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 55693                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               223851446                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 55949                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4000.991010                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   201.609741                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    54.390259                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.787538                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.212462                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     18231867                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       18231867                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      3500701                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       3500701                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         8274                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         8274                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         8217                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         8217                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     21732568                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        21732568                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     21732568                       # number of overall hits
system.cpu7.dcache.overall_hits::total       21732568                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       188966                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       188966                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          374                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          374                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       189340                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        189340                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       189340                       # number of overall misses
system.cpu7.dcache.overall_misses::total       189340                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  20110597905                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  20110597905                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     32808371                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     32808371                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  20143406276                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  20143406276                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  20143406276                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  20143406276                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     18420833                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     18420833                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      3501075                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      3501075                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         8274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         8274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         8217                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         8217                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     21921908                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     21921908                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     21921908                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     21921908                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010258                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010258                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000107                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000107                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008637                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008637                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008637                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008637                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 106424.425055                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 106424.425055                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 87722.917112                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 87722.917112                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 106387.484293                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 106387.484293                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 106387.484293                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 106387.484293                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         7255                       # number of writebacks
system.cpu7.dcache.writebacks::total             7255                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       133349                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       133349                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          298                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          298                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       133647                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       133647                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       133647                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       133647                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        55617                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        55617                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           76                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           76                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        55693                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        55693                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        55693                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        55693                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   5286608514                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5286608514                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      5089286                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      5089286                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   5291697800                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5291697800                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   5291697800                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5291697800                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003019                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003019                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002541                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002541                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002541                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002541                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 95053.823723                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 95053.823723                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66964.289474                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66964.289474                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 95015.492073                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 95015.492073                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 95015.492073                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 95015.492073                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
