
/**********************************************************************************************************************
 * Copyright (c) Prophesee S.A.                                                                                       *
 *                                                                                                                    *
 * Licensed under the Apache License, Version 2.0 (the "License");                                                    *
 * you may not use this file except in compliance with the License.                                                   *
 * You may obtain a copy of the License at http://www.apache.org/licenses/LICENSE-2.0                                 *
 * Unless required by applicable law or agreed to in writing, software distributed under the License is distributed   *
 * on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.                      *
 * See the License for the specific language governing permissions and limitations under the License.                 *
 **********************************************************************************************************************/
#ifndef __GENX320_ALL_PUB_REGISTERS_H
#define __GENX320_ALL_PUB_REGISTERS_H

#ifdef __cplusplus
 extern "C" {
#endif /* __cplusplus */

/* ------------------------------------------------------")
 * : 
 * ------------------------------------------------------ */

#define ROI_CTRL 	(0x00000000UL) 	/*<! ROI control Register */
#define 	ROI_CTRL_TD_EN_Pos 	(0x1U)
#define 	ROI_CTRL_TD_EN_Msk 	(0x1UL << ROI_CTRL_TD_EN_Pos) 	/*!< 0x00000002 */
#define 	ROI_CTRL_TD_EN 	ROI_CTRL_TD_EN_Msk
#define 	ROI_CTRL_TD_SHADOW_TRIGGER_Pos 	(0x5U)
#define 	ROI_CTRL_TD_SHADOW_TRIGGER_Msk 	(0x1UL << ROI_CTRL_TD_SHADOW_TRIGGER_Pos) 	/*!< 0x00000020 */
#define 	ROI_CTRL_TD_SHADOW_TRIGGER 	ROI_CTRL_TD_SHADOW_TRIGGER_Msk
#define 	ROI_CTRL_PX_IPHOTO_EN_Pos 	(0x6U)
#define 	ROI_CTRL_PX_IPHOTO_EN_Msk 	(0x1UL << ROI_CTRL_PX_IPHOTO_EN_Pos) 	/*!< 0x00000040 */
#define 	ROI_CTRL_PX_IPHOTO_EN 	ROI_CTRL_PX_IPHOTO_EN_Msk
#define 	ROI_CTRL_PX_ROW_MON_RSTN_Pos 	(0x7U)
#define 	ROI_CTRL_PX_ROW_MON_RSTN_Msk 	(0x1UL << ROI_CTRL_PX_ROW_MON_RSTN_Pos) 	/*!< 0x00000080 */
#define 	ROI_CTRL_PX_ROW_MON_RSTN 	ROI_CTRL_PX_ROW_MON_RSTN_Msk
#define 	ROI_CTRL_PX_SW_RSTN_Pos 	(0xAU)
#define 	ROI_CTRL_PX_SW_RSTN_Msk 	(0x1UL << ROI_CTRL_PX_SW_RSTN_Pos) 	/*!< 0x00000400 */
#define 	ROI_CTRL_PX_SW_RSTN 	ROI_CTRL_PX_SW_RSTN_Msk
#define 	ROI_CTRL_PX_HALT_PROGRAMMING_Pos 	(0xBU)
#define 	ROI_CTRL_PX_HALT_PROGRAMMING_Msk 	(0x1UL << ROI_CTRL_PX_HALT_PROGRAMMING_Pos) 	/*!< 0x00000800 */
#define 	ROI_CTRL_PX_HALT_PROGRAMMING 	ROI_CTRL_PX_HALT_PROGRAMMING_Msk
#define TEST_BUS_CTRL 	(0x00000004UL) 	/*<! Controls the tbus input selection and amplifier use as well as the agpio input selection */
#define 	TEST_BUS_CTRL_RO_DFT_BUF_EN_Pos 	(0x2U)
#define 	TEST_BUS_CTRL_RO_DFT_BUF_EN_Msk 	(0x1UL << TEST_BUS_CTRL_RO_DFT_BUF_EN_Pos) 	/*!< 0x00000004 */
#define 	TEST_BUS_CTRL_RO_DFT_BUF_EN 	TEST_BUS_CTRL_RO_DFT_BUF_EN_Msk
#define 	TEST_BUS_CTRL_TBUS_TPA1_CTL_Pos 	(0x4U)
#define 	TEST_BUS_CTRL_TBUS_TPA1_CTL_Msk 	(0x1FUL << TEST_BUS_CTRL_TBUS_TPA1_CTL_Pos) 	/*!< 0x000001F0 */
#define 	TEST_BUS_CTRL_TBUS_TPA1_CTL 	TEST_BUS_CTRL_TBUS_TPA1_CTL_Msk
#define 	TEST_BUS_CTRL_TBUS_TPA2_CTL_Pos 	(0x9U)
#define 	TEST_BUS_CTRL_TBUS_TPA2_CTL_Msk 	(0x1FUL << TEST_BUS_CTRL_TBUS_TPA2_CTL_Pos) 	/*!< 0x00003E00 */
#define 	TEST_BUS_CTRL_TBUS_TPA2_CTL 	TEST_BUS_CTRL_TBUS_TPA2_CTL_Msk
#define 	TEST_BUS_CTRL_TBUS_R2R_TPA1_EN_Pos 	(0xEU)
#define 	TEST_BUS_CTRL_TBUS_R2R_TPA1_EN_Msk 	(0x1UL << TEST_BUS_CTRL_TBUS_R2R_TPA1_EN_Pos) 	/*!< 0x00004000 */
#define 	TEST_BUS_CTRL_TBUS_R2R_TPA1_EN 	TEST_BUS_CTRL_TBUS_R2R_TPA1_EN_Msk
#define 	TEST_BUS_CTRL_TBUS_R2R_TPA2_EN_Pos 	(0xFU)
#define 	TEST_BUS_CTRL_TBUS_R2R_TPA2_EN_Msk 	(0x1UL << TEST_BUS_CTRL_TBUS_R2R_TPA2_EN_Pos) 	/*!< 0x00008000 */
#define 	TEST_BUS_CTRL_TBUS_R2R_TPA2_EN 	TEST_BUS_CTRL_TBUS_R2R_TPA2_EN_Msk
#define 	TEST_BUS_CTRL_TBUS_ADC_SW_Pos 	(0x10U)
#define 	TEST_BUS_CTRL_TBUS_ADC_SW_Msk 	(0x1UL << TEST_BUS_CTRL_TBUS_ADC_SW_Pos) 	/*!< 0x00010000 */
#define 	TEST_BUS_CTRL_TBUS_ADC_SW 	TEST_BUS_CTRL_TBUS_ADC_SW_Msk
#define 	TEST_BUS_CTRL_AGPIO_LV0_CTL_Pos 	(0x11U)
#define 	TEST_BUS_CTRL_AGPIO_LV0_CTL_Msk 	(0xFUL << TEST_BUS_CTRL_AGPIO_LV0_CTL_Pos) 	/*!< 0x001E0000 */
#define 	TEST_BUS_CTRL_AGPIO_LV0_CTL 	TEST_BUS_CTRL_AGPIO_LV0_CTL_Msk
#define 	TEST_BUS_CTRL_AGPIO_LV1_CTL_Pos 	(0x15U)
#define 	TEST_BUS_CTRL_AGPIO_LV1_CTL_Msk 	(0xFUL << TEST_BUS_CTRL_AGPIO_LV1_CTL_Pos) 	/*!< 0x01E00000 */
#define 	TEST_BUS_CTRL_AGPIO_LV1_CTL 	TEST_BUS_CTRL_AGPIO_LV1_CTL_Msk
#define LIFO_CTRL 	(0x00000008UL) 	/*<! Lifo control register */
#define 	LIFO_CTRL_EN_Pos 	(0x0U)
#define 	LIFO_CTRL_EN_Msk 	(0x1UL << LIFO_CTRL_EN_Pos) 	/*!< 0x00000001 */
#define 	LIFO_CTRL_EN 	LIFO_CTRL_EN_Msk
#define 	LIFO_CTRL_CONT_OP_EN_Pos 	(0x1U)
#define 	LIFO_CTRL_CONT_OP_EN_Msk 	(0x1UL << LIFO_CTRL_CONT_OP_EN_Pos) 	/*!< 0x00000002 */
#define 	LIFO_CTRL_CONT_OP_EN 	LIFO_CTRL_CONT_OP_EN_Msk
#define 	LIFO_CTRL_DFT_MODE_EN_Pos 	(0x2U)
#define 	LIFO_CTRL_DFT_MODE_EN_Msk 	(0x1UL << LIFO_CTRL_DFT_MODE_EN_Pos) 	/*!< 0x00000004 */
#define 	LIFO_CTRL_DFT_MODE_EN 	LIFO_CTRL_DFT_MODE_EN_Msk
#define 	LIFO_CTRL_TIMER_EN_Pos 	(0x3U)
#define 	LIFO_CTRL_TIMER_EN_Msk 	(0x1UL << LIFO_CTRL_TIMER_EN_Pos) 	/*!< 0x00000008 */
#define 	LIFO_CTRL_TIMER_EN 	LIFO_CTRL_TIMER_EN_Msk
#define 	LIFO_CTRL_TIMER_THRESHOLD_Pos 	(0x4U)
#define 	LIFO_CTRL_TIMER_THRESHOLD_Msk 	(0x3FFFUL << LIFO_CTRL_TIMER_THRESHOLD_Pos) 	/*!< 0x0003FFF0 */
#define 	LIFO_CTRL_TIMER_THRESHOLD 	LIFO_CTRL_TIMER_THRESHOLD_Msk
#define LIFO_TOFF_STATUS 	(0x0000000CUL) 	/*<! Lifo Toff duration */
#define 	LIFO_TOFF_STATUS_Pos 	(0x0U)
#define 	LIFO_TOFF_STATUS_Msk 	(0xFFFFUL << LIFO_TOFF_STATUS_Pos) 	/*!< 0x0000FFFF */
#define 	LIFO_TOFF_STATUS_VALID_Pos 	(0x10U)
#define 	LIFO_TOFF_STATUS_VALID_Msk 	(0x1UL << LIFO_TOFF_STATUS_VALID_Pos) 	/*!< 0x00010000 */
#define 	LIFO_TOFF_STATUS_VALID 	LIFO_TOFF_STATUS_VALID_Msk
#define 	LIFO_TOFF_STATUS_OVERRUN_Pos 	(0x11U)
#define 	LIFO_TOFF_STATUS_OVERRUN_Msk 	(0x1UL << LIFO_TOFF_STATUS_OVERRUN_Pos) 	/*!< 0x00020000 */
#define 	LIFO_TOFF_STATUS_OVERRUN 	LIFO_TOFF_STATUS_OVERRUN_Msk
#define LIFO_TON_STATUS 	(0x00000010UL) 	/*<! Lifo Ton duration */
#define 	LIFO_TON_STATUS_Pos 	(0x0U)
#define 	LIFO_TON_STATUS_Msk 	(0xFFFFFFFUL << LIFO_TON_STATUS_Pos) 	/*!< 0x0FFFFFFF */
#define 	LIFO_TON_STATUS_VALID_Pos 	(0x1CU)
#define 	LIFO_TON_STATUS_VALID_Msk 	(0x1UL << LIFO_TON_STATUS_VALID_Pos) 	/*!< 0x10000000 */
#define 	LIFO_TON_STATUS_VALID 	LIFO_TON_STATUS_VALID_Msk
#define 	LIFO_TON_STATUS_OVERRUN_Pos 	(0x1DU)
#define 	LIFO_TON_STATUS_OVERRUN_Msk 	(0x1UL << LIFO_TON_STATUS_OVERRUN_Pos) 	/*!< 0x20000000 */
#define 	LIFO_TON_STATUS_OVERRUN 	LIFO_TON_STATUS_OVERRUN_Msk
#define CHIP_ID 	(0x00000014UL) 	/*<! Chip Identification register */
#define 	CHIP_ID_Pos 	(0x0U)
#define 	CHIP_ID_Msk 	(0xFFFFFFFFUL << CHIP_ID_Pos) 	/*!< 0xFFFFFFFF */
#define SPARE_CTRL0 	(0x00000018UL) 	/*<! Spare input signals for analog core. */
#define 	SPARE_CTRL0_LIFO_OUTPUT_SEL_5_Pos 	(0x5U)
#define 	SPARE_CTRL0_LIFO_OUTPUT_SEL_5_Msk 	(0x1UL << SPARE_CTRL0_LIFO_OUTPUT_SEL_5_Pos) 	/*!< 0x00000020 */
#define 	SPARE_CTRL0_LIFO_OUTPUT_SEL_5 	SPARE_CTRL0_LIFO_OUTPUT_SEL_5_Msk
#define 	SPARE_CTRL0_GCD_ALL_CLSTR_RST_EN_Pos 	(0x6U)
#define 	SPARE_CTRL0_GCD_ALL_CLSTR_RST_EN_Msk 	(0x1UL << SPARE_CTRL0_GCD_ALL_CLSTR_RST_EN_Pos) 	/*!< 0x00000040 */
#define 	SPARE_CTRL0_GCD_ALL_CLSTR_RST_EN 	SPARE_CTRL0_GCD_ALL_CLSTR_RST_EN_Msk
#define 	SPARE_CTRL0_LIFO_OUTPUT_SEL_8_6_Pos 	(0x7U)
#define 	SPARE_CTRL0_LIFO_OUTPUT_SEL_8_6_Msk 	(0x7UL << SPARE_CTRL0_LIFO_OUTPUT_SEL_8_6_Pos) 	/*!< 0x00000380 */
#define 	SPARE_CTRL0_LIFO_OUTPUT_SEL_8_6 	SPARE_CTRL0_LIFO_OUTPUT_SEL_8_6_Msk
#define DIG_SOFT_RESET 	(0x0000001CUL) 	/*<! Digital Core Soft Reset control register */
#define 	DIG_SOFT_RESET_DIGITAL_CSR_SRST_Pos 	(0x0U)
#define 	DIG_SOFT_RESET_DIGITAL_CSR_SRST_Msk 	(0x1UL << DIG_SOFT_RESET_DIGITAL_CSR_SRST_Pos) 	/*!< 0x00000001 */
#define 	DIG_SOFT_RESET_DIGITAL_CSR_SRST 	DIG_SOFT_RESET_DIGITAL_CSR_SRST_Msk
#define 	DIG_SOFT_RESET_DIGITAL_PIPE_SRST_Pos 	(0x1U)
#define 	DIG_SOFT_RESET_DIGITAL_PIPE_SRST_Msk 	(0x1UL << DIG_SOFT_RESET_DIGITAL_PIPE_SRST_Pos) 	/*!< 0x00000002 */
#define 	DIG_SOFT_RESET_DIGITAL_PIPE_SRST 	DIG_SOFT_RESET_DIGITAL_PIPE_SRST_Msk
#define 	DIG_SOFT_RESET_ANALOG_RSTN_Pos 	(0x2U)
#define 	DIG_SOFT_RESET_ANALOG_RSTN_Msk 	(0x1UL << DIG_SOFT_RESET_ANALOG_RSTN_Pos) 	/*!< 0x00000004 */
#define 	DIG_SOFT_RESET_ANALOG_RSTN 	DIG_SOFT_RESET_ANALOG_RSTN_Msk
#define 	DIG_SOFT_RESET_PDL_OVERRIDE_Pos 	(0x3U)
#define 	DIG_SOFT_RESET_PDL_OVERRIDE_Msk 	(0x1UL << DIG_SOFT_RESET_PDL_OVERRIDE_Pos) 	/*!< 0x00000008 */
#define 	DIG_SOFT_RESET_PDL_OVERRIDE 	DIG_SOFT_RESET_PDL_OVERRIDE_Msk
#define REFRACTORY_CTRL 	(0x00000020UL) 	/*<! Register to control Refractory Period */
#define 	REFRACTORY_CTRL_REFR_COUNTER_Pos 	(0x0U)
#define 	REFRACTORY_CTRL_REFR_COUNTER_Msk 	(0xFFFFFFFUL << REFRACTORY_CTRL_REFR_COUNTER_Pos) 	/*!< 0x0FFFFFFF */
#define 	REFRACTORY_CTRL_REFR_COUNTER 	REFRACTORY_CTRL_REFR_COUNTER_Msk
#define 	REFRACTORY_CTRL_REFR_VALID_Pos 	(0x1CU)
#define 	REFRACTORY_CTRL_REFR_VALID_Msk 	(0x1UL << REFRACTORY_CTRL_REFR_VALID_Pos) 	/*!< 0x10000000 */
#define 	REFRACTORY_CTRL_REFR_VALID 	REFRACTORY_CTRL_REFR_VALID_Msk
#define 	REFRACTORY_CTRL_REFR_OVERRUN_Pos 	(0x1DU)
#define 	REFRACTORY_CTRL_REFR_OVERRUN_Msk 	(0x1UL << REFRACTORY_CTRL_REFR_OVERRUN_Pos) 	/*!< 0x20000000 */
#define 	REFRACTORY_CTRL_REFR_OVERRUN 	REFRACTORY_CTRL_REFR_OVERRUN_Msk
#define 	REFRACTORY_CTRL_REFR_CNT_EN_Pos 	(0x1EU)
#define 	REFRACTORY_CTRL_REFR_CNT_EN_Msk 	(0x1UL << REFRACTORY_CTRL_REFR_CNT_EN_Pos) 	/*!< 0x40000000 */
#define 	REFRACTORY_CTRL_REFR_CNT_EN 	REFRACTORY_CTRL_REFR_CNT_EN_Msk
#define 	REFRACTORY_CTRL_REFR_EN_Pos 	(0x1FU)
#define 	REFRACTORY_CTRL_REFR_EN_Msk 	(0x1UL << REFRACTORY_CTRL_REFR_EN_Pos) 	/*!< 0x80000000 */
#define 	REFRACTORY_CTRL_REFR_EN 	REFRACTORY_CTRL_REFR_EN_Msk
#define DIG_TEST_BUS_CTRL 	(0x00000024UL) 	/*<! TPD1 test bus source selector register */
#define 	DIG_TEST_BUS_CTRL_TBUS_SEL_TPD1_Pos 	(0x0U)
#define 	DIG_TEST_BUS_CTRL_TBUS_SEL_TPD1_Msk 	(0x3FUL << DIG_TEST_BUS_CTRL_TBUS_SEL_TPD1_Pos) 	/*!< 0x0000003F */
#define 	DIG_TEST_BUS_CTRL_TBUS_SEL_TPD1 	DIG_TEST_BUS_CTRL_TBUS_SEL_TPD1_Msk
#define ANALOG_MEASURE_EVENT 	(0x00000028UL) 	/*<! Analog Mesures Event Injection control */
#define 	ANALOG_MEASURE_EVENT_ADC_EN_Pos 	(0x0U)
#define 	ANALOG_MEASURE_EVENT_ADC_EN_Msk 	(0x1UL << ANALOG_MEASURE_EVENT_ADC_EN_Pos) 	/*!< 0x00000001 */
#define 	ANALOG_MEASURE_EVENT_ADC_EN 	ANALOG_MEASURE_EVENT_ADC_EN_Msk
#define 	ANALOG_MEASURE_EVENT_REFR_EN_Pos 	(0x1U)
#define 	ANALOG_MEASURE_EVENT_REFR_EN_Msk 	(0x1UL << ANALOG_MEASURE_EVENT_REFR_EN_Pos) 	/*!< 0x00000002 */
#define 	ANALOG_MEASURE_EVENT_REFR_EN 	ANALOG_MEASURE_EVENT_REFR_EN_Msk
#define 	ANALOG_MEASURE_EVENT_LIFO_ON_EN_Pos 	(0x2U)
#define 	ANALOG_MEASURE_EVENT_LIFO_ON_EN_Msk 	(0x1UL << ANALOG_MEASURE_EVENT_LIFO_ON_EN_Pos) 	/*!< 0x00000004 */
#define 	ANALOG_MEASURE_EVENT_LIFO_ON_EN 	ANALOG_MEASURE_EVENT_LIFO_ON_EN_Msk
#define 	ANALOG_MEASURE_EVENT_LIFO_OFF_EN_Pos 	(0x3U)
#define 	ANALOG_MEASURE_EVENT_LIFO_OFF_EN_Msk 	(0x1UL << ANALOG_MEASURE_EVENT_LIFO_OFF_EN_Pos) 	/*!< 0x00000008 */
#define 	ANALOG_MEASURE_EVENT_LIFO_OFF_EN 	ANALOG_MEASURE_EVENT_LIFO_OFF_EN_Msk
#define RO_TD_CTRL 	(0x0000002CUL) 	/*<! TD Readout Control */
#define 	RO_TD_CTRL_ACT_PDY_DRIVE_Pos 	(0x0U)
#define 	RO_TD_CTRL_ACT_PDY_DRIVE_Msk 	(0x7UL << RO_TD_CTRL_ACT_PDY_DRIVE_Pos) 	/*!< 0x00000007 */
#define 	RO_TD_CTRL_ACT_PDY_DRIVE 	RO_TD_CTRL_ACT_PDY_DRIVE_Msk
#define 	RO_TD_CTRL_ACT_PU_DRIVE_Pos 	(0x3U)
#define 	RO_TD_CTRL_ACT_PU_DRIVE_Msk 	(0xFUL << RO_TD_CTRL_ACT_PU_DRIVE_Pos) 	/*!< 0x00000078 */
#define 	RO_TD_CTRL_ACT_PU_DRIVE 	RO_TD_CTRL_ACT_PU_DRIVE_Msk
#define 	RO_TD_CTRL_SENDREQ_Y_STAT_EN_Pos 	(0x7U)
#define 	RO_TD_CTRL_SENDREQ_Y_STAT_EN_Msk 	(0x1UL << RO_TD_CTRL_SENDREQ_Y_STAT_EN_Pos) 	/*!< 0x00000080 */
#define 	RO_TD_CTRL_SENDREQ_Y_STAT_EN 	RO_TD_CTRL_SENDREQ_Y_STAT_EN_Msk
#define 	RO_TD_CTRL_SENDREQ_Y_RSTN_Pos 	(0x8U)
#define 	RO_TD_CTRL_SENDREQ_Y_RSTN_Msk 	(0x1UL << RO_TD_CTRL_SENDREQ_Y_RSTN_Pos) 	/*!< 0x00000100 */
#define 	RO_TD_CTRL_SENDREQ_Y_RSTN 	RO_TD_CTRL_SENDREQ_Y_RSTN_Msk
#define 	RO_TD_CTRL_INT_X_RSTN_Pos 	(0x9U)
#define 	RO_TD_CTRL_INT_X_RSTN_Msk 	(0x1UL << RO_TD_CTRL_INT_X_RSTN_Pos) 	/*!< 0x00000200 */
#define 	RO_TD_CTRL_INT_X_RSTN 	RO_TD_CTRL_INT_X_RSTN_Msk
#define 	RO_TD_CTRL_INT_Y_RSTN_Pos 	(0xAU)
#define 	RO_TD_CTRL_INT_Y_RSTN_Msk 	(0x1UL << RO_TD_CTRL_INT_Y_RSTN_Pos) 	/*!< 0x00000400 */
#define 	RO_TD_CTRL_INT_Y_RSTN 	RO_TD_CTRL_INT_Y_RSTN_Msk
#define 	RO_TD_CTRL_INT_X_STAT_EN_Pos 	(0xBU)
#define 	RO_TD_CTRL_INT_X_STAT_EN_Msk 	(0x1UL << RO_TD_CTRL_INT_X_STAT_EN_Pos) 	/*!< 0x00000800 */
#define 	RO_TD_CTRL_INT_X_STAT_EN 	RO_TD_CTRL_INT_X_STAT_EN_Msk
#define 	RO_TD_CTRL_INT_Y_STAT_EN_Pos 	(0xCU)
#define 	RO_TD_CTRL_INT_Y_STAT_EN_Msk 	(0x1UL << RO_TD_CTRL_INT_Y_STAT_EN_Pos) 	/*!< 0x00001000 */
#define 	RO_TD_CTRL_INT_Y_STAT_EN 	RO_TD_CTRL_INT_Y_STAT_EN_Msk
#define 	RO_TD_CTRL_ADDR_Y_STAT_EN_Pos 	(0xDU)
#define 	RO_TD_CTRL_ADDR_Y_STAT_EN_Msk 	(0x1UL << RO_TD_CTRL_ADDR_Y_STAT_EN_Pos) 	/*!< 0x00002000 */
#define 	RO_TD_CTRL_ADDR_Y_STAT_EN 	RO_TD_CTRL_ADDR_Y_STAT_EN_Msk
#define 	RO_TD_CTRL_ADDR_Y_RSTN_Pos 	(0xEU)
#define 	RO_TD_CTRL_ADDR_Y_RSTN_Msk 	(0x1UL << RO_TD_CTRL_ADDR_Y_RSTN_Pos) 	/*!< 0x00004000 */
#define 	RO_TD_CTRL_ADDR_Y_RSTN 	RO_TD_CTRL_ADDR_Y_RSTN_Msk
#define 	RO_TD_CTRL_ACK_Y_RSTN_Pos 	(0xFU)
#define 	RO_TD_CTRL_ACK_Y_RSTN_Msk 	(0x1UL << RO_TD_CTRL_ACK_Y_RSTN_Pos) 	/*!< 0x00008000 */
#define 	RO_TD_CTRL_ACK_Y_RSTN 	RO_TD_CTRL_ACK_Y_RSTN_Msk
#define 	RO_TD_CTRL_ARB_Y_RSTN_Pos 	(0x11U)
#define 	RO_TD_CTRL_ARB_Y_RSTN_Msk 	(0x1UL << RO_TD_CTRL_ARB_Y_RSTN_Pos) 	/*!< 0x00020000 */
#define 	RO_TD_CTRL_ARB_Y_RSTN 	RO_TD_CTRL_ARB_Y_RSTN_Msk
#define 	RO_TD_CTRL_ACK_Y_SET_Pos 	(0x12U)
#define 	RO_TD_CTRL_ACK_Y_SET_Msk 	(0x1UL << RO_TD_CTRL_ACK_Y_SET_Pos) 	/*!< 0x00040000 */
#define 	RO_TD_CTRL_ACK_Y_SET 	RO_TD_CTRL_ACK_Y_SET_Msk
#define 	RO_TD_CTRL_INT_X_ACT_PU_Pos 	(0x13U)
#define 	RO_TD_CTRL_INT_X_ACT_PU_Msk 	(0x7UL << RO_TD_CTRL_INT_X_ACT_PU_Pos) 	/*!< 0x00380000 */
#define 	RO_TD_CTRL_INT_X_ACT_PU 	RO_TD_CTRL_INT_X_ACT_PU_Msk
#define 	RO_TD_CTRL_REQX_CTRLLAST_BYPASS_Pos 	(0x16U)
#define 	RO_TD_CTRL_REQX_CTRLLAST_BYPASS_Msk 	(0x1UL << RO_TD_CTRL_REQX_CTRLLAST_BYPASS_Pos) 	/*!< 0x00400000 */
#define 	RO_TD_CTRL_REQX_CTRLLAST_BYPASS 	RO_TD_CTRL_REQX_CTRLLAST_BYPASS_Msk
#define ROI_SLICE_CTRL1 	(0x00000030UL) 	/*<! ROI window mode chicken bits */
#define 	ROI_SLICE_CTRL1_LIST_SEL_Pos 	(0x0U)
#define 	ROI_SLICE_CTRL1_LIST_SEL_Msk 	(0x3FFFFUL << ROI_SLICE_CTRL1_LIST_SEL_Pos) 	/*!< 0x0003FFFF */
#define 	ROI_SLICE_CTRL1_LIST_SEL 	ROI_SLICE_CTRL1_LIST_SEL_Msk
#define ROI_MASTER_CTRL 	(0x00000034UL) 	/*<! ICN ROI Multiple Window Master control(RMWM ctrl), this work along with registers roi_win_y* and roi_win_x* */
#define 	ROI_MASTER_CTRL_EN_Pos 	(0x0U)
#define 	ROI_MASTER_CTRL_EN_Msk 	(0x1UL << ROI_MASTER_CTRL_EN_Pos) 	/*!< 0x00000001 */
#define 	ROI_MASTER_CTRL_EN 	ROI_MASTER_CTRL_EN_Msk
#define 	ROI_MASTER_CTRL_RUN_Pos 	(0x1U)
#define 	ROI_MASTER_CTRL_RUN_Msk 	(0x1UL << ROI_MASTER_CTRL_RUN_Pos) 	/*!< 0x00000002 */
#define 	ROI_MASTER_CTRL_RUN 	ROI_MASTER_CTRL_RUN_Msk
#define 	ROI_MASTER_CTRL_MODE_Pos 	(0x2U)
#define 	ROI_MASTER_CTRL_MODE_Msk 	(0x1UL << ROI_MASTER_CTRL_MODE_Pos) 	/*!< 0x00000004 */
#define 	ROI_MASTER_CTRL_MODE 	ROI_MASTER_CTRL_MODE_Msk
#define 	ROI_MASTER_CTRL_WIN_NB_Pos 	(0x3U)
#define 	ROI_MASTER_CTRL_WIN_NB_Msk 	(0x1FUL << ROI_MASTER_CTRL_WIN_NB_Pos) 	/*!< 0x000000F8 */
#define 	ROI_MASTER_CTRL_WIN_NB 	ROI_MASTER_CTRL_WIN_NB_Msk
#define 	ROI_MASTER_CTRL_BUSY_Pos 	(0x10U)
#define 	ROI_MASTER_CTRL_BUSY_Msk 	(0x1UL << ROI_MASTER_CTRL_BUSY_Pos) 	/*!< 0x00010000 */
#define 	ROI_MASTER_CTRL_BUSY 	ROI_MASTER_CTRL_BUSY_Msk
#define 	ROI_MASTER_CTRL_DONE_Pos 	(0x11U)
#define 	ROI_MASTER_CTRL_DONE_Msk 	(0x1UL << ROI_MASTER_CTRL_DONE_Pos) 	/*!< 0x00020000 */
#define 	ROI_MASTER_CTRL_DONE 	ROI_MASTER_CTRL_DONE_Msk
#define ROI_DRIVER_CTRL 	(0x00000038UL) 	/*<! ICN ROI Master(Slice Driver) control */
#define 	ROI_DRIVER_CTRL_EN_Pos 	(0x0U)
#define 	ROI_DRIVER_CTRL_EN_Msk 	(0x1UL << ROI_DRIVER_CTRL_EN_Pos) 	/*!< 0x00000001 */
#define 	ROI_DRIVER_CTRL_EN 	ROI_DRIVER_CTRL_EN_Msk
#define 	ROI_DRIVER_CTRL_RUN_Pos 	(0x1U)
#define 	ROI_DRIVER_CTRL_RUN_Msk 	(0x1UL << ROI_DRIVER_CTRL_RUN_Pos) 	/*!< 0x00000002 */
#define 	ROI_DRIVER_CTRL_RUN 	ROI_DRIVER_CTRL_RUN_Msk
#define 	ROI_DRIVER_CTRL_MODE_Pos 	(0x2U)
#define 	ROI_DRIVER_CTRL_MODE_Msk 	(0x3UL << ROI_DRIVER_CTRL_MODE_Pos) 	/*!< 0x0000000C */
#define 	ROI_DRIVER_CTRL_MODE 	ROI_DRIVER_CTRL_MODE_Msk
#define 	ROI_DRIVER_CTRL_SHADOW_TRIG_EN_Pos 	(0x4U)
#define 	ROI_DRIVER_CTRL_SHADOW_TRIG_EN_Msk 	(0x1UL << ROI_DRIVER_CTRL_SHADOW_TRIG_EN_Pos) 	/*!< 0x00000010 */
#define 	ROI_DRIVER_CTRL_SHADOW_TRIG_EN 	ROI_DRIVER_CTRL_SHADOW_TRIG_EN_Msk
#define 	ROI_DRIVER_CTRL_BUSY_Pos 	(0x10U)
#define 	ROI_DRIVER_CTRL_BUSY_Msk 	(0x1UL << ROI_DRIVER_CTRL_BUSY_Pos) 	/*!< 0x00010000 */
#define 	ROI_DRIVER_CTRL_BUSY 	ROI_DRIVER_CTRL_BUSY_Msk
#define 	ROI_DRIVER_CTRL_DONE_Pos 	(0x11U)
#define 	ROI_DRIVER_CTRL_DONE_Msk 	(0x1UL << ROI_DRIVER_CTRL_DONE_Pos) 	/*!< 0x00020000 */
#define 	ROI_DRIVER_CTRL_DONE 	ROI_DRIVER_CTRL_DONE_Msk
#define ROI_SLICE_CTRL 	(0x0000003CUL) 	/*<! ICN ROI slice configuration control */
#define 	ROI_SLICE_CTRL_START_Pos 	(0x0U)
#define 	ROI_SLICE_CTRL_START_Msk 	(0x1FFUL << ROI_SLICE_CTRL_START_Pos) 	/*!< 0x000001FF */
#define 	ROI_SLICE_CTRL_START 	ROI_SLICE_CTRL_START_Msk
#define 	ROI_SLICE_CTRL_END_P1_Pos 	(0x10U)
#define 	ROI_SLICE_CTRL_END_P1_Msk 	(0x1FFUL << ROI_SLICE_CTRL_END_P1_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_SLICE_CTRL_END_P1 	ROI_SLICE_CTRL_END_P1_Msk
#define ICN_CONTROL 	(0x00000040UL) 	/*<! Interconnect(ICN) control register */
#define 	ICN_CONTROL_LEGACY_MODE_Pos 	(0x0U)
#define 	ICN_CONTROL_LEGACY_MODE_Msk 	(0x1UL << ICN_CONTROL_LEGACY_MODE_Pos) 	/*!< 0x00000001 */
#define 	ICN_CONTROL_LEGACY_MODE 	ICN_CONTROL_LEGACY_MODE_Msk
#define 	ICN_CONTROL_DISABLE_M0_Pos 	(0x1U)
#define 	ICN_CONTROL_DISABLE_M0_Msk 	(0x1UL << ICN_CONTROL_DISABLE_M0_Pos) 	/*!< 0x00000002 */
#define 	ICN_CONTROL_DISABLE_M0 	ICN_CONTROL_DISABLE_M0_Msk
#define 	ICN_CONTROL_DISABLE_M1_Pos 	(0x2U)
#define 	ICN_CONTROL_DISABLE_M1_Msk 	(0x1UL << ICN_CONTROL_DISABLE_M1_Pos) 	/*!< 0x00000004 */
#define 	ICN_CONTROL_DISABLE_M1 	ICN_CONTROL_DISABLE_M1_Msk
#define ROI_MASTER_CHICKEN_BIT 	(0x00000044UL) 	/*<! ICN ROI Multiple Window Master chicken bits(those bits are destinated to designer and should not be used by anyone else) */
#define 	ROI_MASTER_CHICKEN_BIT_DRIVER_REGISTER_IF_EN_Pos 	(0x0U)
#define 	ROI_MASTER_CHICKEN_BIT_DRIVER_REGISTER_IF_EN_Msk 	(0x1UL << ROI_MASTER_CHICKEN_BIT_DRIVER_REGISTER_IF_EN_Pos) 	/*!< 0x00000001 */
#define 	ROI_MASTER_CHICKEN_BIT_DRIVER_REGISTER_IF_EN 	ROI_MASTER_CHICKEN_BIT_DRIVER_REGISTER_IF_EN_Msk
#define 	ROI_MASTER_CHICKEN_BIT_HOLD_TIME_Pos 	(0x1U)
#define 	ROI_MASTER_CHICKEN_BIT_HOLD_TIME_Msk 	(0x1FUL << ROI_MASTER_CHICKEN_BIT_HOLD_TIME_Pos) 	/*!< 0x0000003E */
#define 	ROI_MASTER_CHICKEN_BIT_HOLD_TIME 	ROI_MASTER_CHICKEN_BIT_HOLD_TIME_Msk
#define CPU_INT_CONTROL 	(0x00000048UL) 	/*<! Embedded CPU External interrupt control register */
#define 	CPU_INT_CONTROL_SOFT_IT_Pos 	(0x0U)
#define 	CPU_INT_CONTROL_SOFT_IT_Msk 	(0xFFFFUL << CPU_INT_CONTROL_SOFT_IT_Pos) 	/*!< 0x0000FFFF */
#define 	CPU_INT_CONTROL_SOFT_IT 	CPU_INT_CONTROL_SOFT_IT_Msk
#define 	CPU_INT_CONTROL_IRQ_LOCK_COUNTER_CYCLES_Pos 	(0x10U)
#define 	CPU_INT_CONTROL_IRQ_LOCK_COUNTER_CYCLES_Msk 	(0x3FUL << CPU_INT_CONTROL_IRQ_LOCK_COUNTER_CYCLES_Pos) 	/*!< 0x003F0000 */
#define 	CPU_INT_CONTROL_IRQ_LOCK_COUNTER_CYCLES 	CPU_INT_CONTROL_IRQ_LOCK_COUNTER_CYCLES_Msk
#define ADC_CONTROL 	(0x0000004CUL) 	/*<! Analog Digital Converter Control Register */
#define 	ADC_CONTROL_EN_Pos 	(0x0U)
#define 	ADC_CONTROL_EN_Msk 	(0x1UL << ADC_CONTROL_EN_Pos) 	/*!< 0x00000001 */
#define 	ADC_CONTROL_EN 	ADC_CONTROL_EN_Msk
#define 	ADC_CONTROL_CLK_EN_Pos 	(0x1U)
#define 	ADC_CONTROL_CLK_EN_Msk 	(0x1UL << ADC_CONTROL_CLK_EN_Pos) 	/*!< 0x00000002 */
#define 	ADC_CONTROL_CLK_EN 	ADC_CONTROL_CLK_EN_Msk
#define 	ADC_CONTROL_START_Pos 	(0x2U)
#define 	ADC_CONTROL_START_Msk 	(0x1UL << ADC_CONTROL_START_Pos) 	/*!< 0x00000004 */
#define 	ADC_CONTROL_START 	ADC_CONTROL_START_Msk
#define 	ADC_CONTROL_CONT_NSINGLE_Pos 	(0x3U)
#define 	ADC_CONTROL_CONT_NSINGLE_Msk 	(0x1UL << ADC_CONTROL_CONT_NSINGLE_Pos) 	/*!< 0x00000008 */
#define 	ADC_CONTROL_CONT_NSINGLE 	ADC_CONTROL_CONT_NSINGLE_Msk
#define 	ADC_CONTROL_CLK_DIV_Pos 	(0x4U)
#define 	ADC_CONTROL_CLK_DIV_Msk 	(0xFFFFUL << ADC_CONTROL_CLK_DIV_Pos) 	/*!< 0x000FFFF0 */
#define 	ADC_CONTROL_CLK_DIV 	ADC_CONTROL_CLK_DIV_Msk
#define 	ADC_CONTROL_PAUSE_Pos 	(0x14U)
#define 	ADC_CONTROL_PAUSE_Msk 	(0x1FUL << ADC_CONTROL_PAUSE_Pos) 	/*!< 0x01F00000 */
#define 	ADC_CONTROL_PAUSE 	ADC_CONTROL_PAUSE_Msk
#define ADC_STATUS1 	(0x00000050UL) 	/*<! ADC start/End signal and DAC for ADC */
#define 	ADC_STATUS1_DAC_DYN_Pos 	(0x0U)
#define 	ADC_STATUS1_DAC_DYN_Msk 	(0x3FFUL << ADC_STATUS1_DAC_DYN_Pos) 	/*!< 0x000003FF */
#define 	ADC_STATUS1_DAC_DYN 	ADC_STATUS1_DAC_DYN_Msk
#define 	ADC_STATUS1_ON_DYN_Pos 	(0xAU)
#define 	ADC_STATUS1_ON_DYN_Msk 	(0x1UL << ADC_STATUS1_ON_DYN_Pos) 	/*!< 0x00000400 */
#define 	ADC_STATUS1_ON_DYN 	ADC_STATUS1_ON_DYN_Msk
#define 	ADC_STATUS1_DONE_DYN_Pos 	(0xBU)
#define 	ADC_STATUS1_DONE_DYN_Msk 	(0x1UL << ADC_STATUS1_DONE_DYN_Pos) 	/*!< 0x00000800 */
#define 	ADC_STATUS1_DONE_DYN 	ADC_STATUS1_DONE_DYN_Msk
#define 	ADC_STATUS1_BUF_H_OFFSET_DAC_DYN_Pos 	(0xCU)
#define 	ADC_STATUS1_BUF_H_OFFSET_DAC_DYN_Msk 	(0x3FUL << ADC_STATUS1_BUF_H_OFFSET_DAC_DYN_Pos) 	/*!< 0x0003F000 */
#define 	ADC_STATUS1_BUF_H_OFFSET_DAC_DYN 	ADC_STATUS1_BUF_H_OFFSET_DAC_DYN_Msk
#define 	ADC_STATUS1_BUF_L_OFFSET_DAC_DYN_Pos 	(0x12U)
#define 	ADC_STATUS1_BUF_L_OFFSET_DAC_DYN_Msk 	(0x3FUL << ADC_STATUS1_BUF_L_OFFSET_DAC_DYN_Pos) 	/*!< 0x00FC0000 */
#define 	ADC_STATUS1_BUF_L_OFFSET_DAC_DYN 	ADC_STATUS1_BUF_L_OFFSET_DAC_DYN_Msk
#define 	ADC_STATUS1_BUF_IN_OFFSET_DAC_DYN_Pos 	(0x18U)
#define 	ADC_STATUS1_BUF_IN_OFFSET_DAC_DYN_Msk 	(0x3FUL << ADC_STATUS1_BUF_IN_OFFSET_DAC_DYN_Pos) 	/*!< 0x3F000000 */
#define 	ADC_STATUS1_BUF_IN_OFFSET_DAC_DYN 	ADC_STATUS1_BUF_IN_OFFSET_DAC_DYN_Msk
#define 	ADC_STATUS1_BUF_CAL_DONE_DYN_Pos 	(0x1EU)
#define 	ADC_STATUS1_BUF_CAL_DONE_DYN_Msk 	(0x1UL << ADC_STATUS1_BUF_CAL_DONE_DYN_Pos) 	/*!< 0x40000000 */
#define 	ADC_STATUS1_BUF_CAL_DONE_DYN 	ADC_STATUS1_BUF_CAL_DONE_DYN_Msk
#define ADC_MISC_CTRL 	(0x00000054UL) 	/*<! ADC calibration and TEST */
#define 	ADC_MISC_CTRL_BUF_CAL_EN_Pos 	(0x0U)
#define 	ADC_MISC_CTRL_BUF_CAL_EN_Msk 	(0x1UL << ADC_MISC_CTRL_BUF_CAL_EN_Pos) 	/*!< 0x00000001 */
#define 	ADC_MISC_CTRL_BUF_CAL_EN 	ADC_MISC_CTRL_BUF_CAL_EN_Msk
#define 	ADC_MISC_CTRL_CMP_CAL_EN_Pos 	(0x1U)
#define 	ADC_MISC_CTRL_CMP_CAL_EN_Msk 	(0x1UL << ADC_MISC_CTRL_CMP_CAL_EN_Pos) 	/*!< 0x00000002 */
#define 	ADC_MISC_CTRL_CMP_CAL_EN 	ADC_MISC_CTRL_CMP_CAL_EN_Msk
#define 	ADC_MISC_CTRL_BUF_TEST_Pos 	(0x2U)
#define 	ADC_MISC_CTRL_BUF_TEST_Msk 	(0x7UL << ADC_MISC_CTRL_BUF_TEST_Pos) 	/*!< 0x0000001C */
#define 	ADC_MISC_CTRL_BUF_TEST 	ADC_MISC_CTRL_BUF_TEST_Msk
#define 	ADC_MISC_CTRL_DAC_MAN_INIT_Pos 	(0x5U)
#define 	ADC_MISC_CTRL_DAC_MAN_INIT_Msk 	(0x1UL << ADC_MISC_CTRL_DAC_MAN_INIT_Pos) 	/*!< 0x00000020 */
#define 	ADC_MISC_CTRL_DAC_MAN_INIT 	ADC_MISC_CTRL_DAC_MAN_INIT_Msk
#define 	ADC_MISC_CTRL_DAC_TEST_EN_Pos 	(0x6U)
#define 	ADC_MISC_CTRL_DAC_TEST_EN_Msk 	(0x1UL << ADC_MISC_CTRL_DAC_TEST_EN_Pos) 	/*!< 0x00000040 */
#define 	ADC_MISC_CTRL_DAC_TEST_EN 	ADC_MISC_CTRL_DAC_TEST_EN_Msk
#define 	ADC_MISC_CTRL_TEST_EN_Pos 	(0x7U)
#define 	ADC_MISC_CTRL_TEST_EN_Msk 	(0x1UL << ADC_MISC_CTRL_TEST_EN_Pos) 	/*!< 0x00000080 */
#define 	ADC_MISC_CTRL_TEST_EN 	ADC_MISC_CTRL_TEST_EN_Msk
#define 	ADC_MISC_CTRL_TEST_CNT_Pos 	(0x8U)
#define 	ADC_MISC_CTRL_TEST_CNT_Msk 	(0xFUL << ADC_MISC_CTRL_TEST_CNT_Pos) 	/*!< 0x00000F00 */
#define 	ADC_MISC_CTRL_TEST_CNT 	ADC_MISC_CTRL_TEST_CNT_Msk
#define 	ADC_MISC_CTRL_EXT_BG_Pos 	(0xCU)
#define 	ADC_MISC_CTRL_EXT_BG_Msk 	(0x1UL << ADC_MISC_CTRL_EXT_BG_Pos) 	/*!< 0x00001000 */
#define 	ADC_MISC_CTRL_EXT_BG 	ADC_MISC_CTRL_EXT_BG_Msk
#define 	ADC_MISC_CTRL_EXT_IN_Pos 	(0xDU)
#define 	ADC_MISC_CTRL_EXT_IN_Msk 	(0x1UL << ADC_MISC_CTRL_EXT_IN_Pos) 	/*!< 0x00002000 */
#define 	ADC_MISC_CTRL_EXT_IN 	ADC_MISC_CTRL_EXT_IN_Msk
#define 	ADC_MISC_CTRL_IHALF_Pos 	(0xEU)
#define 	ADC_MISC_CTRL_IHALF_Msk 	(0x1UL << ADC_MISC_CTRL_IHALF_Pos) 	/*!< 0x00004000 */
#define 	ADC_MISC_CTRL_IHALF 	ADC_MISC_CTRL_IHALF_Msk
#define 	ADC_MISC_CTRL_RNG_Pos 	(0xFU)
#define 	ADC_MISC_CTRL_RNG_Msk 	(0x3UL << ADC_MISC_CTRL_RNG_Pos) 	/*!< 0x00018000 */
#define 	ADC_MISC_CTRL_RNG 	ADC_MISC_CTRL_RNG_Msk
#define 	ADC_MISC_CTRL_TEMP_Pos 	(0x11U)
#define 	ADC_MISC_CTRL_TEMP_Msk 	(0x1UL << ADC_MISC_CTRL_TEMP_Pos) 	/*!< 0x00020000 */
#define 	ADC_MISC_CTRL_TEMP 	ADC_MISC_CTRL_TEMP_Msk
#define 	ADC_MISC_CTRL_CLK_ADJ_Pos 	(0x12U)
#define 	ADC_MISC_CTRL_CLK_ADJ_Msk 	(0x3UL << ADC_MISC_CTRL_CLK_ADJ_Pos) 	/*!< 0x000C0000 */
#define 	ADC_MISC_CTRL_CLK_ADJ 	ADC_MISC_CTRL_CLK_ADJ_Msk
#define 	ADC_MISC_CTRL_VREFH_CNT_Pos 	(0x14U)
#define 	ADC_MISC_CTRL_VREFH_CNT_Msk 	(0x1UL << ADC_MISC_CTRL_VREFH_CNT_Pos) 	/*!< 0x00100000 */
#define 	ADC_MISC_CTRL_VREFH_CNT 	ADC_MISC_CTRL_VREFH_CNT_Msk
#define 	ADC_MISC_CTRL_BUF_ADJ_RNG_Pos 	(0x15U)
#define 	ADC_MISC_CTRL_BUF_ADJ_RNG_Msk 	(0x1UL << ADC_MISC_CTRL_BUF_ADJ_RNG_Pos) 	/*!< 0x00200000 */
#define 	ADC_MISC_CTRL_BUF_ADJ_RNG 	ADC_MISC_CTRL_BUF_ADJ_RNG_Msk
#define 	ADC_MISC_CTRL_CMP_ADJ_RNG_Pos 	(0x16U)
#define 	ADC_MISC_CTRL_CMP_ADJ_RNG_Msk 	(0x1UL << ADC_MISC_CTRL_CMP_ADJ_RNG_Pos) 	/*!< 0x00400000 */
#define 	ADC_MISC_CTRL_CMP_ADJ_RNG 	ADC_MISC_CTRL_CMP_ADJ_RNG_Msk
#define 	ADC_MISC_CTRL_CMP_OFFSET_MANUAL_DAC_Pos 	(0x17U)
#define 	ADC_MISC_CTRL_CMP_OFFSET_MANUAL_DAC_Msk 	(0xFFUL << ADC_MISC_CTRL_CMP_OFFSET_MANUAL_DAC_Pos) 	/*!< 0x7F800000 */
#define 	ADC_MISC_CTRL_CMP_OFFSET_MANUAL_DAC 	ADC_MISC_CTRL_CMP_OFFSET_MANUAL_DAC_Msk
#define ADC_MANUAL_CTRL1 	(0x00000058UL) 	/*<! Manual set DAC1 */
#define 	ADC_MANUAL_CTRL1_BUF_H_OFFSET_DAC_Pos 	(0x0U)
#define 	ADC_MANUAL_CTRL1_BUF_H_OFFSET_DAC_Msk 	(0x3FUL << ADC_MANUAL_CTRL1_BUF_H_OFFSET_DAC_Pos) 	/*!< 0x0000003F */
#define 	ADC_MANUAL_CTRL1_BUF_H_OFFSET_DAC 	ADC_MANUAL_CTRL1_BUF_H_OFFSET_DAC_Msk
#define 	ADC_MANUAL_CTRL1_BUF_L_OFFSET_DAC_Pos 	(0x6U)
#define 	ADC_MANUAL_CTRL1_BUF_L_OFFSET_DAC_Msk 	(0x3FUL << ADC_MANUAL_CTRL1_BUF_L_OFFSET_DAC_Pos) 	/*!< 0x00000FC0 */
#define 	ADC_MANUAL_CTRL1_BUF_L_OFFSET_DAC 	ADC_MANUAL_CTRL1_BUF_L_OFFSET_DAC_Msk
#define 	ADC_MANUAL_CTRL1_BUF_IN_OFFSET_DAC_Pos 	(0xCU)
#define 	ADC_MANUAL_CTRL1_BUF_IN_OFFSET_DAC_Msk 	(0x3FUL << ADC_MANUAL_CTRL1_BUF_IN_OFFSET_DAC_Pos) 	/*!< 0x0003F000 */
#define 	ADC_MANUAL_CTRL1_BUF_IN_OFFSET_DAC 	ADC_MANUAL_CTRL1_BUF_IN_OFFSET_DAC_Msk
#define 	ADC_MANUAL_CTRL1_DAC_Pos 	(0x12U)
#define 	ADC_MANUAL_CTRL1_DAC_Msk 	(0x3FFUL << ADC_MANUAL_CTRL1_DAC_Pos) 	/*!< 0x0FFC0000 */
#define 	ADC_MANUAL_CTRL1_DAC 	ADC_MANUAL_CTRL1_DAC_Msk
#define TEMP_CTRL 	(0x0000005CUL) 	/*<! Temperature Sensor control register */
#define 	TEMP_CTRL_BUF_EN_Pos 	(0x0U)
#define 	TEMP_CTRL_BUF_EN_Msk 	(0x1UL << TEMP_CTRL_BUF_EN_Pos) 	/*!< 0x00000001 */
#define 	TEMP_CTRL_BUF_EN 	TEMP_CTRL_BUF_EN_Msk
#define 	TEMP_CTRL_BUF_CAL_EN_Pos 	(0x1U)
#define 	TEMP_CTRL_BUF_CAL_EN_Msk 	(0x1UL << TEMP_CTRL_BUF_CAL_EN_Pos) 	/*!< 0x00000002 */
#define 	TEMP_CTRL_BUF_CAL_EN 	TEMP_CTRL_BUF_CAL_EN_Msk
#define 	TEMP_CTRL_BUF_OFFSET_MAN_Pos 	(0x2U)
#define 	TEMP_CTRL_BUF_OFFSET_MAN_Msk 	(0x3FUL << TEMP_CTRL_BUF_OFFSET_MAN_Pos) 	/*!< 0x000000FC */
#define 	TEMP_CTRL_BUF_OFFSET_MAN 	TEMP_CTRL_BUF_OFFSET_MAN_Msk
#define 	TEMP_CTRL_IHALF_Pos 	(0x8U)
#define 	TEMP_CTRL_IHALF_Msk 	(0x1UL << TEMP_CTRL_IHALF_Pos) 	/*!< 0x00000100 */
#define 	TEMP_CTRL_IHALF 	TEMP_CTRL_IHALF_Msk
#define 	TEMP_CTRL_BUF_ADJ_RNG_Pos 	(0x9U)
#define 	TEMP_CTRL_BUF_ADJ_RNG_Msk 	(0x1UL << TEMP_CTRL_BUF_ADJ_RNG_Pos) 	/*!< 0x00000200 */
#define 	TEMP_CTRL_BUF_ADJ_RNG 	TEMP_CTRL_BUF_ADJ_RNG_Msk
#define 	TEMP_CTRL_TEST_CTL_Pos 	(0xAU)
#define 	TEMP_CTRL_TEST_CTL_Msk 	(0x3UL << TEMP_CTRL_TEST_CTL_Pos) 	/*!< 0x00000C00 */
#define 	TEMP_CTRL_TEST_CTL 	TEMP_CTRL_TEST_CTL_Msk
#define 	TEMP_CTRL_TEST_TP_EN_Pos 	(0xCU)
#define 	TEMP_CTRL_TEST_TP_EN_Msk 	(0x1UL << TEMP_CTRL_TEST_TP_EN_Pos) 	/*!< 0x00001000 */
#define 	TEMP_CTRL_TEST_TP_EN 	TEMP_CTRL_TEST_TP_EN_Msk
#define 	TEMP_CTRL_BUF_OFFSET_DAC_DYN_Pos 	(0xDU)
#define 	TEMP_CTRL_BUF_OFFSET_DAC_DYN_Msk 	(0x3FUL << TEMP_CTRL_BUF_OFFSET_DAC_DYN_Pos) 	/*!< 0x0007E000 */
#define 	TEMP_CTRL_BUF_OFFSET_DAC_DYN 	TEMP_CTRL_BUF_OFFSET_DAC_DYN_Msk
#define 	TEMP_CTRL_BUF_CAL_DONE_DYN_Pos 	(0x13U)
#define 	TEMP_CTRL_BUF_CAL_DONE_DYN_Msk 	(0x1UL << TEMP_CTRL_BUF_CAL_DONE_DYN_Pos) 	/*!< 0x00080000 */
#define 	TEMP_CTRL_BUF_CAL_DONE_DYN 	TEMP_CTRL_BUF_CAL_DONE_DYN_Msk
#define SPARE_FROM_ANA 	(0x00000060UL) 	/*<! Spare output signals for analog core with tie low. */
#define TOP_CHICKEN 	(0x00000064UL) 	/*<! top level chicken */
#define 	TOP_CHICKEN_I2C_PREFETCH_DIS_Pos 	(0x0U)
#define 	TOP_CHICKEN_I2C_PREFETCH_DIS_Msk 	(0x1UL << TOP_CHICKEN_I2C_PREFETCH_DIS_Pos) 	/*!< 0x00000001 */
#define 	TOP_CHICKEN_I2C_PREFETCH_DIS 	TOP_CHICKEN_I2C_PREFETCH_DIS_Msk
#define 	TOP_CHICKEN_OVERRIDE_MIPI_MODE_EN_Pos 	(0x1U)
#define 	TOP_CHICKEN_OVERRIDE_MIPI_MODE_EN_Msk 	(0x1UL << TOP_CHICKEN_OVERRIDE_MIPI_MODE_EN_Pos) 	/*!< 0x00000002 */
#define 	TOP_CHICKEN_OVERRIDE_MIPI_MODE_EN 	TOP_CHICKEN_OVERRIDE_MIPI_MODE_EN_Msk
#define 	TOP_CHICKEN_OVERRIDE_MIPI_MODE_Pos 	(0x2U)
#define 	TOP_CHICKEN_OVERRIDE_MIPI_MODE_Msk 	(0x1UL << TOP_CHICKEN_OVERRIDE_MIPI_MODE_Pos) 	/*!< 0x00000004 */
#define 	TOP_CHICKEN_OVERRIDE_MIPI_MODE 	TOP_CHICKEN_OVERRIDE_MIPI_MODE_Msk
#define 	TOP_CHICKEN_OVERRIDE_HISTO_MODE_EN_Pos 	(0x3U)
#define 	TOP_CHICKEN_OVERRIDE_HISTO_MODE_EN_Msk 	(0x1UL << TOP_CHICKEN_OVERRIDE_HISTO_MODE_EN_Pos) 	/*!< 0x00000008 */
#define 	TOP_CHICKEN_OVERRIDE_HISTO_MODE_EN 	TOP_CHICKEN_OVERRIDE_HISTO_MODE_EN_Msk
#define 	TOP_CHICKEN_OVERRIDE_HISTO_MODE_Pos 	(0x4U)
#define 	TOP_CHICKEN_OVERRIDE_HISTO_MODE_Msk 	(0x1UL << TOP_CHICKEN_OVERRIDE_HISTO_MODE_Pos) 	/*!< 0x00000010 */
#define 	TOP_CHICKEN_OVERRIDE_HISTO_MODE 	TOP_CHICKEN_OVERRIDE_HISTO_MODE_Msk
#define 	TOP_CHICKEN_I2C_TIMEOUT_EN_Pos 	(0x5U)
#define 	TOP_CHICKEN_I2C_TIMEOUT_EN_Msk 	(0x1UL << TOP_CHICKEN_I2C_TIMEOUT_EN_Pos) 	/*!< 0x00000020 */
#define 	TOP_CHICKEN_I2C_TIMEOUT_EN 	TOP_CHICKEN_I2C_TIMEOUT_EN_Msk
#define 	TOP_CHICKEN_STANDBY_Pos 	(0x6U)
#define 	TOP_CHICKEN_STANDBY_Msk 	(0x1UL << TOP_CHICKEN_STANDBY_Pos) 	/*!< 0x00000040 */
#define 	TOP_CHICKEN_STANDBY 	TOP_CHICKEN_STANDBY_Msk
#define 	TOP_CHICKEN_I2C_TIMEOUT_Pos 	(0x10U)
#define 	TOP_CHICKEN_I2C_TIMEOUT_Msk 	(0xFFFFUL << TOP_CHICKEN_I2C_TIMEOUT_Pos) 	/*!< 0xFFFF0000 */
#define 	TOP_CHICKEN_I2C_TIMEOUT 	TOP_CHICKEN_I2C_TIMEOUT_Msk
#define SPARE_CTRL1 	(0x00000068UL) 	/*<! Spare output signals for analog core with tie high. */
#define ADC_STATUS2 	(0x0000006CUL) 	/*<! ADC comparator offset dac */
#define 	ADC_STATUS2_CMP_OFFSET_DAC_DYN_Pos 	(0x0U)
#define 	ADC_STATUS2_CMP_OFFSET_DAC_DYN_Msk 	(0xFFUL << ADC_STATUS2_CMP_OFFSET_DAC_DYN_Pos) 	/*!< 0x000000FF */
#define 	ADC_STATUS2_CMP_OFFSET_DAC_DYN 	ADC_STATUS2_CMP_OFFSET_DAC_DYN_Msk
#define 	ADC_STATUS2_CMP_CAL_DONE_DYN_Pos 	(0x8U)
#define 	ADC_STATUS2_CMP_CAL_DONE_DYN_Msk 	(0x1UL << ADC_STATUS2_CMP_CAL_DONE_DYN_Pos) 	/*!< 0x00000100 */
#define 	ADC_STATUS2_CMP_CAL_DONE_DYN 	ADC_STATUS2_CMP_CAL_DONE_DYN_Msk
#define CP_CTRL 	(0x00000070UL) 	/*<! Charge pump control */
#define 	CP_CTRL_EN_Pos 	(0x0U)
#define 	CP_CTRL_EN_Msk 	(0x1UL << CP_CTRL_EN_Pos) 	/*!< 0x00000001 */
#define 	CP_CTRL_EN 	CP_CTRL_EN_Msk
#define 	CP_CTRL_CLK_EN_Pos 	(0x1U)
#define 	CP_CTRL_CLK_EN_Msk 	(0x1UL << CP_CTRL_CLK_EN_Pos) 	/*!< 0x00000002 */
#define 	CP_CTRL_CLK_EN 	CP_CTRL_CLK_EN_Msk
#define 	CP_CTRL_CFLY_Pos 	(0x2U)
#define 	CP_CTRL_CFLY_Msk 	(0x3UL << CP_CTRL_CFLY_Pos) 	/*!< 0x0000000C */
#define 	CP_CTRL_CFLY 	CP_CTRL_CFLY_Msk
#define 	CP_CTRL_MPHASE_Pos 	(0x4U)
#define 	CP_CTRL_MPHASE_Msk 	(0x1UL << CP_CTRL_MPHASE_Pos) 	/*!< 0x00000010 */
#define 	CP_CTRL_MPHASE 	CP_CTRL_MPHASE_Msk
#define 	CP_CTRL_ADJ_Pos 	(0x5U)
#define 	CP_CTRL_ADJ_Msk 	(0x3FUL << CP_CTRL_ADJ_Pos) 	/*!< 0x000007E0 */
#define 	CP_CTRL_ADJ 	CP_CTRL_ADJ_Msk
#define 	CP_CTRL_CMP_CTL_Pos 	(0xCU)
#define 	CP_CTRL_CMP_CTL_Msk 	(0x7UL << CP_CTRL_CMP_CTL_Pos) 	/*!< 0x00007000 */
#define 	CP_CTRL_CMP_CTL 	CP_CTRL_CMP_CTL_Msk
#define 	CP_CTRL_CLK_DIVIDER_Pos 	(0xFU)
#define 	CP_CTRL_CLK_DIVIDER_Msk 	(0x1FUL << CP_CTRL_CLK_DIVIDER_Pos) 	/*!< 0x000F8000 */
#define 	CP_CTRL_CLK_DIVIDER 	CP_CTRL_CLK_DIVIDER_Msk
#define 	CP_CTRL_HIZ_Pos 	(0x14U)
#define 	CP_CTRL_HIZ_Msk 	(0x1UL << CP_CTRL_HIZ_Pos) 	/*!< 0x00100000 */
#define 	CP_CTRL_HIZ 	CP_CTRL_HIZ_Msk
#define IPH_MIRR_CTRL 	(0x00000074UL) 	/*<! Iphoto Mirror Control. Used to provide currents to LIFO and GCD */
#define 	IPH_MIRR_CTRL_EN_Pos 	(0x0U)
#define 	IPH_MIRR_CTRL_EN_Msk 	(0x1UL << IPH_MIRR_CTRL_EN_Pos) 	/*!< 0x00000001 */
#define 	IPH_MIRR_CTRL_EN 	IPH_MIRR_CTRL_EN_Msk
#define 	IPH_MIRR_CTRL_TBUS_IN_EN_Pos 	(0x1U)
#define 	IPH_MIRR_CTRL_TBUS_IN_EN_Msk 	(0x1UL << IPH_MIRR_CTRL_TBUS_IN_EN_Pos) 	/*!< 0x00000002 */
#define 	IPH_MIRR_CTRL_TBUS_IN_EN 	IPH_MIRR_CTRL_TBUS_IN_EN_Msk
#define 	IPH_MIRR_CTRL_CALIB_EN_Pos 	(0x2U)
#define 	IPH_MIRR_CTRL_CALIB_EN_Msk 	(0x1UL << IPH_MIRR_CTRL_CALIB_EN_Pos) 	/*!< 0x00000004 */
#define 	IPH_MIRR_CTRL_CALIB_EN 	IPH_MIRR_CTRL_CALIB_EN_Msk
#define 	IPH_MIRR_CTRL_CALIB_X10_EN_Pos 	(0x3U)
#define 	IPH_MIRR_CTRL_CALIB_X10_EN_Msk 	(0x1UL << IPH_MIRR_CTRL_CALIB_X10_EN_Pos) 	/*!< 0x00000008 */
#define 	IPH_MIRR_CTRL_CALIB_X10_EN 	IPH_MIRR_CTRL_CALIB_X10_EN_Msk
#define 	IPH_MIRR_CTRL_DFT_EN_Pos 	(0x4U)
#define 	IPH_MIRR_CTRL_DFT_EN_Msk 	(0x1UL << IPH_MIRR_CTRL_DFT_EN_Pos) 	/*!< 0x00000010 */
#define 	IPH_MIRR_CTRL_DFT_EN 	IPH_MIRR_CTRL_DFT_EN_Msk
#define 	IPH_MIRR_CTRL_DFT_SEL_Pos 	(0x5U)
#define 	IPH_MIRR_CTRL_DFT_SEL_Msk 	(0xFUL << IPH_MIRR_CTRL_DFT_SEL_Pos) 	/*!< 0x000001E0 */
#define 	IPH_MIRR_CTRL_DFT_SEL 	IPH_MIRR_CTRL_DFT_SEL_Msk
#define GCD_CTRL 	(0x00000078UL) 	/*<! Global Contrast Detection Enable and Control Signals */
#define 	GCD_CTRL_EN_Pos 	(0x0U)
#define 	GCD_CTRL_EN_Msk 	(0x1UL << GCD_CTRL_EN_Pos) 	/*!< 0x00000001 */
#define 	GCD_CTRL_EN 	GCD_CTRL_EN_Msk
#define 	GCD_CTRL_ULP_EN_Pos 	(0x1U)
#define 	GCD_CTRL_ULP_EN_Msk 	(0x1UL << GCD_CTRL_ULP_EN_Pos) 	/*!< 0x00000002 */
#define 	GCD_CTRL_ULP_EN 	GCD_CTRL_ULP_EN_Msk
#define 	GCD_CTRL_PR_EN_Pos 	(0x2U)
#define 	GCD_CTRL_PR_EN_Msk 	(0x1UL << GCD_CTRL_PR_EN_Pos) 	/*!< 0x00000004 */
#define 	GCD_CTRL_PR_EN 	GCD_CTRL_PR_EN_Msk
#define 	GCD_CTRL_PR_PWR_CTL_Pos 	(0x3U)
#define 	GCD_CTRL_PR_PWR_CTL_Msk 	(0x3UL << GCD_CTRL_PR_PWR_CTL_Pos) 	/*!< 0x00000018 */
#define 	GCD_CTRL_PR_PWR_CTL 	GCD_CTRL_PR_PWR_CTL_Msk
#define 	GCD_CTRL_FE_CPD_CTL_Pos 	(0x5U)
#define 	GCD_CTRL_FE_CPD_CTL_Msk 	(0x3UL << GCD_CTRL_FE_CPD_CTL_Pos) 	/*!< 0x00000060 */
#define 	GCD_CTRL_FE_CPD_CTL 	GCD_CTRL_FE_CPD_CTL_Msk
#define 	GCD_CTRL_FE_CPR_CTL_Pos 	(0x7U)
#define 	GCD_CTRL_FE_CPR_CTL_Msk 	(0x7UL << GCD_CTRL_FE_CPR_CTL_Pos) 	/*!< 0x00000380 */
#define 	GCD_CTRL_FE_CPR_CTL 	GCD_CTRL_FE_CPR_CTL_Msk
#define 	GCD_CTRL_LPF_EN_Pos 	(0xAU)
#define 	GCD_CTRL_LPF_EN_Msk 	(0x1UL << GCD_CTRL_LPF_EN_Pos) 	/*!< 0x00000400 */
#define 	GCD_CTRL_LPF_EN 	GCD_CTRL_LPF_EN_Msk
#define 	GCD_CTRL_LPF_PWR_CTL_Pos 	(0xBU)
#define 	GCD_CTRL_LPF_PWR_CTL_Msk 	(0x1UL << GCD_CTRL_LPF_PWR_CTL_Pos) 	/*!< 0x00000800 */
#define 	GCD_CTRL_LPF_PWR_CTL 	GCD_CTRL_LPF_PWR_CTL_Msk
#define 	GCD_CTRL_LPF_CCAP_CTL_Pos 	(0xCU)
#define 	GCD_CTRL_LPF_CCAP_CTL_Msk 	(0x3UL << GCD_CTRL_LPF_CCAP_CTL_Pos) 	/*!< 0x00003000 */
#define 	GCD_CTRL_LPF_CCAP_CTL 	GCD_CTRL_LPF_CCAP_CTL_Msk
#define 	GCD_CTRL_DIFFAMP_EN_Pos 	(0xEU)
#define 	GCD_CTRL_DIFFAMP_EN_Msk 	(0x1UL << GCD_CTRL_DIFFAMP_EN_Pos) 	/*!< 0x00004000 */
#define 	GCD_CTRL_DIFFAMP_EN 	GCD_CTRL_DIFFAMP_EN_Msk
#define 	GCD_CTRL_DIFFAMP_PWR_CTL_Pos 	(0xFU)
#define 	GCD_CTRL_DIFFAMP_PWR_CTL_Msk 	(0x1UL << GCD_CTRL_DIFFAMP_PWR_CTL_Pos) 	/*!< 0x00008000 */
#define 	GCD_CTRL_DIFFAMP_PWR_CTL 	GCD_CTRL_DIFFAMP_PWR_CTL_Msk
#define 	GCD_CTRL_GAIN_CTL_Pos 	(0x10U)
#define 	GCD_CTRL_GAIN_CTL_Msk 	(0x3UL << GCD_CTRL_GAIN_CTL_Pos) 	/*!< 0x00030000 */
#define 	GCD_CTRL_GAIN_CTL 	GCD_CTRL_GAIN_CTL_Msk
#define 	GCD_CTRL_CMP_EN_Pos 	(0x12U)
#define 	GCD_CTRL_CMP_EN_Msk 	(0x1UL << GCD_CTRL_CMP_EN_Pos) 	/*!< 0x00040000 */
#define 	GCD_CTRL_CMP_EN 	GCD_CTRL_CMP_EN_Msk
#define 	GCD_CTRL_CMP_PWR_CTL_Pos 	(0x13U)
#define 	GCD_CTRL_CMP_PWR_CTL_Msk 	(0x1UL << GCD_CTRL_CMP_PWR_CTL_Pos) 	/*!< 0x00080000 */
#define 	GCD_CTRL_CMP_PWR_CTL 	GCD_CTRL_CMP_PWR_CTL_Msk
#define 	GCD_CTRL_VDAC_BUF_EN_Pos 	(0x14U)
#define 	GCD_CTRL_VDAC_BUF_EN_Msk 	(0x1UL << GCD_CTRL_VDAC_BUF_EN_Pos) 	/*!< 0x00100000 */
#define 	GCD_CTRL_VDAC_BUF_EN 	GCD_CTRL_VDAC_BUF_EN_Msk
#define 	GCD_CTRL_VDAC_BUF_PWR_CTL_Pos 	(0x15U)
#define 	GCD_CTRL_VDAC_BUF_PWR_CTL_Msk 	(0x1UL << GCD_CTRL_VDAC_BUF_PWR_CTL_Pos) 	/*!< 0x00200000 */
#define 	GCD_CTRL_VDAC_BUF_PWR_CTL 	GCD_CTRL_VDAC_BUF_PWR_CTL_Msk
#define 	GCD_CTRL_TEST_EN_Pos 	(0x16U)
#define 	GCD_CTRL_TEST_EN_Msk 	(0x1UL << GCD_CTRL_TEST_EN_Pos) 	/*!< 0x00400000 */
#define 	GCD_CTRL_TEST_EN 	GCD_CTRL_TEST_EN_Msk
#define 	GCD_CTRL_TEST_SEL_Pos 	(0x17U)
#define 	GCD_CTRL_TEST_SEL_Msk 	(0xFUL << GCD_CTRL_TEST_SEL_Pos) 	/*!< 0x07800000 */
#define 	GCD_CTRL_TEST_SEL 	GCD_CTRL_TEST_SEL_Msk
#define 	GCD_CTRL_STARTUP_RSTN_DFT_EN_Pos 	(0x1BU)
#define 	GCD_CTRL_STARTUP_RSTN_DFT_EN_Msk 	(0x1UL << GCD_CTRL_STARTUP_RSTN_DFT_EN_Pos) 	/*!< 0x08000000 */
#define 	GCD_CTRL_STARTUP_RSTN_DFT_EN 	GCD_CTRL_STARTUP_RSTN_DFT_EN_Msk
#define 	GCD_CTRL_RSTN_DFT_IN_Pos 	(0x1CU)
#define 	GCD_CTRL_RSTN_DFT_IN_Msk 	(0x1UL << GCD_CTRL_RSTN_DFT_IN_Pos) 	/*!< 0x10000000 */
#define 	GCD_CTRL_RSTN_DFT_IN 	GCD_CTRL_RSTN_DFT_IN_Msk
#define GCD_CTRL2 	(0x0000007CUL) 	/*<! Global Contrast Detection Control Signals */
#define 	GCD_CTRL2_HPF_CTL_Pos 	(0x0U)
#define 	GCD_CTRL2_HPF_CTL_Msk 	(0x7UL << GCD_CTRL2_HPF_CTL_Pos) 	/*!< 0x00000007 */
#define 	GCD_CTRL2_HPF_CTL 	GCD_CTRL2_HPF_CTL_Msk
#define 	GCD_CTRL2_DIFF_REF_CTL_Pos 	(0x3U)
#define 	GCD_CTRL2_DIFF_REF_CTL_Msk 	(0x7UL << GCD_CTRL2_DIFF_REF_CTL_Pos) 	/*!< 0x00000038 */
#define 	GCD_CTRL2_DIFF_REF_CTL 	GCD_CTRL2_DIFF_REF_CTL_Msk
#define 	GCD_CTRL2_NEG_REF_CTL_Pos 	(0x6U)
#define 	GCD_CTRL2_NEG_REF_CTL_Msk 	(0x7UL << GCD_CTRL2_NEG_REF_CTL_Pos) 	/*!< 0x000001C0 */
#define 	GCD_CTRL2_NEG_REF_CTL 	GCD_CTRL2_NEG_REF_CTL_Msk
#define 	GCD_CTRL2_POS_REF_CTL_Pos 	(0x9U)
#define 	GCD_CTRL2_POS_REF_CTL_Msk 	(0x7UL << GCD_CTRL2_POS_REF_CTL_Pos) 	/*!< 0x00000E00 */
#define 	GCD_CTRL2_POS_REF_CTL 	GCD_CTRL2_POS_REF_CTL_Msk
#define GCD_REFR_CTRL 	(0x00000080UL) 	/*<! Global Contrast Detection Refractory Duration */
#define 	GCD_REFR_CTRL_DUR_Pos 	(0x0U)
#define 	GCD_REFR_CTRL_DUR_Msk 	(0xFFFFFFFFUL << GCD_REFR_CTRL_DUR_Pos) 	/*!< 0xFFFFFFFF */
#define 	GCD_REFR_CTRL_DUR 	GCD_REFR_CTRL_DUR_Msk
#define ESP_STATUS 	(0x00000084UL) 	/*<! ESp status */
#define 	ESP_STATUS_RO_EMPTY_Pos 	(0x0U)
#define 	ESP_STATUS_RO_EMPTY_Msk 	(0x1UL << ESP_STATUS_RO_EMPTY_Pos) 	/*!< 0x00000001 */
#define 	ESP_STATUS_RO_EMPTY 	ESP_STATUS_RO_EMPTY_Msk
#define 	ESP_STATUS_RO_BUSY_Pos 	(0x1U)
#define 	ESP_STATUS_RO_BUSY_Msk 	(0x1UL << ESP_STATUS_RO_BUSY_Pos) 	/*!< 0x00000002 */
#define 	ESP_STATUS_RO_BUSY 	ESP_STATUS_RO_BUSY_Msk
#define 	ESP_STATUS_RO_DEEP_LOW_POWER_SEEN_Pos 	(0x2U)
#define 	ESP_STATUS_RO_DEEP_LOW_POWER_SEEN_Msk 	(0x1UL << ESP_STATUS_RO_DEEP_LOW_POWER_SEEN_Pos) 	/*!< 0x00000004 */
#define 	ESP_STATUS_RO_DEEP_LOW_POWER_SEEN 	ESP_STATUS_RO_DEEP_LOW_POWER_SEEN_Msk
#define 	ESP_STATUS_NFL_EMPTY_Pos 	(0x3U)
#define 	ESP_STATUS_NFL_EMPTY_Msk 	(0x1UL << ESP_STATUS_NFL_EMPTY_Pos) 	/*!< 0x00000008 */
#define 	ESP_STATUS_NFL_EMPTY 	ESP_STATUS_NFL_EMPTY_Msk
#define 	ESP_STATUS_NFL_BUSY_Pos 	(0x4U)
#define 	ESP_STATUS_NFL_BUSY_Msk 	(0x1UL << ESP_STATUS_NFL_BUSY_Pos) 	/*!< 0x00000010 */
#define 	ESP_STATUS_NFL_BUSY 	ESP_STATUS_NFL_BUSY_Msk
#define 	ESP_STATUS_NFL_DEEP_LOW_POWER_SEEN_Pos 	(0x5U)
#define 	ESP_STATUS_NFL_DEEP_LOW_POWER_SEEN_Msk 	(0x1UL << ESP_STATUS_NFL_DEEP_LOW_POWER_SEEN_Pos) 	/*!< 0x00000020 */
#define 	ESP_STATUS_NFL_DEEP_LOW_POWER_SEEN 	ESP_STATUS_NFL_DEEP_LOW_POWER_SEEN_Msk
#define 	ESP_STATUS_AFK_EMPTY_Pos 	(0x6U)
#define 	ESP_STATUS_AFK_EMPTY_Msk 	(0x1UL << ESP_STATUS_AFK_EMPTY_Pos) 	/*!< 0x00000040 */
#define 	ESP_STATUS_AFK_EMPTY 	ESP_STATUS_AFK_EMPTY_Msk
#define 	ESP_STATUS_AFK_BUSY_Pos 	(0x7U)
#define 	ESP_STATUS_AFK_BUSY_Msk 	(0x1UL << ESP_STATUS_AFK_BUSY_Pos) 	/*!< 0x00000080 */
#define 	ESP_STATUS_AFK_BUSY 	ESP_STATUS_AFK_BUSY_Msk
#define 	ESP_STATUS_AFK_DEEP_LOW_POWER_SEEN_Pos 	(0x8U)
#define 	ESP_STATUS_AFK_DEEP_LOW_POWER_SEEN_Msk 	(0x1UL << ESP_STATUS_AFK_DEEP_LOW_POWER_SEEN_Pos) 	/*!< 0x00000100 */
#define 	ESP_STATUS_AFK_DEEP_LOW_POWER_SEEN 	ESP_STATUS_AFK_DEEP_LOW_POWER_SEEN_Msk
#define 	ESP_STATUS_EHC_EMPTY_Pos 	(0x9U)
#define 	ESP_STATUS_EHC_EMPTY_Msk 	(0x1UL << ESP_STATUS_EHC_EMPTY_Pos) 	/*!< 0x00000200 */
#define 	ESP_STATUS_EHC_EMPTY 	ESP_STATUS_EHC_EMPTY_Msk
#define 	ESP_STATUS_EHC_BUSY_Pos 	(0xAU)
#define 	ESP_STATUS_EHC_BUSY_Msk 	(0x1UL << ESP_STATUS_EHC_BUSY_Pos) 	/*!< 0x00000400 */
#define 	ESP_STATUS_EHC_BUSY 	ESP_STATUS_EHC_BUSY_Msk
#define 	ESP_STATUS_EHC_DEEP_LOW_POWER_SEEN_Pos 	(0xBU)
#define 	ESP_STATUS_EHC_DEEP_LOW_POWER_SEEN_Msk 	(0x1UL << ESP_STATUS_EHC_DEEP_LOW_POWER_SEEN_Pos) 	/*!< 0x00000800 */
#define 	ESP_STATUS_EHC_DEEP_LOW_POWER_SEEN 	ESP_STATUS_EHC_DEEP_LOW_POWER_SEEN_Msk
#define 	ESP_STATUS_STC_EMPTY_Pos 	(0xCU)
#define 	ESP_STATUS_STC_EMPTY_Msk 	(0x1UL << ESP_STATUS_STC_EMPTY_Pos) 	/*!< 0x00001000 */
#define 	ESP_STATUS_STC_EMPTY 	ESP_STATUS_STC_EMPTY_Msk
#define 	ESP_STATUS_STC_BUSY_Pos 	(0xDU)
#define 	ESP_STATUS_STC_BUSY_Msk 	(0x1UL << ESP_STATUS_STC_BUSY_Pos) 	/*!< 0x00002000 */
#define 	ESP_STATUS_STC_BUSY 	ESP_STATUS_STC_BUSY_Msk
#define 	ESP_STATUS_STC_DEEP_LOW_POWER_SEEN_Pos 	(0xEU)
#define 	ESP_STATUS_STC_DEEP_LOW_POWER_SEEN_Msk 	(0x1UL << ESP_STATUS_STC_DEEP_LOW_POWER_SEEN_Pos) 	/*!< 0x00004000 */
#define 	ESP_STATUS_STC_DEEP_LOW_POWER_SEEN 	ESP_STATUS_STC_DEEP_LOW_POWER_SEEN_Msk
#define 	ESP_STATUS_ERC_EMPTY_Pos 	(0xFU)
#define 	ESP_STATUS_ERC_EMPTY_Msk 	(0x1UL << ESP_STATUS_ERC_EMPTY_Pos) 	/*!< 0x00008000 */
#define 	ESP_STATUS_ERC_EMPTY 	ESP_STATUS_ERC_EMPTY_Msk
#define 	ESP_STATUS_ERC_BUSY_Pos 	(0x10U)
#define 	ESP_STATUS_ERC_BUSY_Msk 	(0x1UL << ESP_STATUS_ERC_BUSY_Pos) 	/*!< 0x00010000 */
#define 	ESP_STATUS_ERC_BUSY 	ESP_STATUS_ERC_BUSY_Msk
#define 	ESP_STATUS_ERC_DEEP_LOW_POWER_SEEN_Pos 	(0x11U)
#define 	ESP_STATUS_ERC_DEEP_LOW_POWER_SEEN_Msk 	(0x1UL << ESP_STATUS_ERC_DEEP_LOW_POWER_SEEN_Pos) 	/*!< 0x00020000 */
#define 	ESP_STATUS_ERC_DEEP_LOW_POWER_SEEN 	ESP_STATUS_ERC_DEEP_LOW_POWER_SEEN_Msk
#define 	ESP_STATUS_EDF_EMPTY_Pos 	(0x12U)
#define 	ESP_STATUS_EDF_EMPTY_Msk 	(0x1UL << ESP_STATUS_EDF_EMPTY_Pos) 	/*!< 0x00040000 */
#define 	ESP_STATUS_EDF_EMPTY 	ESP_STATUS_EDF_EMPTY_Msk
#define 	ESP_STATUS_EDF_BUSY_Pos 	(0x13U)
#define 	ESP_STATUS_EDF_BUSY_Msk 	(0x1UL << ESP_STATUS_EDF_BUSY_Pos) 	/*!< 0x00080000 */
#define 	ESP_STATUS_EDF_BUSY 	ESP_STATUS_EDF_BUSY_Msk
#define 	ESP_STATUS_EDF_DEEP_LOW_POWER_SEEN_Pos 	(0x14U)
#define 	ESP_STATUS_EDF_DEEP_LOW_POWER_SEEN_Msk 	(0x1UL << ESP_STATUS_EDF_DEEP_LOW_POWER_SEEN_Pos) 	/*!< 0x00100000 */
#define 	ESP_STATUS_EDF_DEEP_LOW_POWER_SEEN 	ESP_STATUS_EDF_DEEP_LOW_POWER_SEEN_Msk
#define 	ESP_STATUS_CPI_EMPTY_Pos 	(0x15U)
#define 	ESP_STATUS_CPI_EMPTY_Msk 	(0x1UL << ESP_STATUS_CPI_EMPTY_Pos) 	/*!< 0x00200000 */
#define 	ESP_STATUS_CPI_EMPTY 	ESP_STATUS_CPI_EMPTY_Msk
#define 	ESP_STATUS_CPI_BUSY_Pos 	(0x16U)
#define 	ESP_STATUS_CPI_BUSY_Msk 	(0x1UL << ESP_STATUS_CPI_BUSY_Pos) 	/*!< 0x00400000 */
#define 	ESP_STATUS_CPI_BUSY 	ESP_STATUS_CPI_BUSY_Msk
#define 	ESP_STATUS_MIPI_EMPTY_Pos 	(0x18U)
#define 	ESP_STATUS_MIPI_EMPTY_Msk 	(0x1UL << ESP_STATUS_MIPI_EMPTY_Pos) 	/*!< 0x01000000 */
#define 	ESP_STATUS_MIPI_EMPTY 	ESP_STATUS_MIPI_EMPTY_Msk
#define 	ESP_STATUS_MIPI_BUSY_Pos 	(0x19U)
#define 	ESP_STATUS_MIPI_BUSY_Msk 	(0x1UL << ESP_STATUS_MIPI_BUSY_Pos) 	/*!< 0x02000000 */
#define 	ESP_STATUS_MIPI_BUSY 	ESP_STATUS_MIPI_BUSY_Msk
#define QMON_CTRL 	(0x00000088UL) 	/*<! REQY Queue Monitor Control */
#define 	QMON_CTRL_EN_Pos 	(0x0U)
#define 	QMON_CTRL_EN_Msk 	(0x1UL << QMON_CTRL_EN_Pos) 	/*!< 0x00000001 */
#define 	QMON_CTRL_EN 	QMON_CTRL_EN_Msk
#define 	QMON_CTRL_RSTN_Pos 	(0x1U)
#define 	QMON_CTRL_RSTN_Msk 	(0x1UL << QMON_CTRL_RSTN_Pos) 	/*!< 0x00000002 */
#define 	QMON_CTRL_RSTN 	QMON_CTRL_RSTN_Msk
#define 	QMON_CTRL_DFT_EN_Pos 	(0x2U)
#define 	QMON_CTRL_DFT_EN_Msk 	(0x1UL << QMON_CTRL_DFT_EN_Pos) 	/*!< 0x00000004 */
#define 	QMON_CTRL_DFT_EN 	QMON_CTRL_DFT_EN_Msk
#define 	QMON_CTRL_LATCH_INPUT_Pos 	(0x3U)
#define 	QMON_CTRL_LATCH_INPUT_Msk 	(0x1UL << QMON_CTRL_LATCH_INPUT_Pos) 	/*!< 0x00000008 */
#define 	QMON_CTRL_LATCH_INPUT 	QMON_CTRL_LATCH_INPUT_Msk
#define 	QMON_CTRL_INTERRUPT_EN_Pos 	(0x4U)
#define 	QMON_CTRL_INTERRUPT_EN_Msk 	(0x1UL << QMON_CTRL_INTERRUPT_EN_Pos) 	/*!< 0x00000010 */
#define 	QMON_CTRL_INTERRUPT_EN 	QMON_CTRL_INTERRUPT_EN_Msk
#define 	QMON_CTRL_CLK_PRESCALE_Pos 	(0x5U)
#define 	QMON_CTRL_CLK_PRESCALE_Msk 	(0xFUL << QMON_CTRL_CLK_PRESCALE_Pos) 	/*!< 0x000001E0 */
#define 	QMON_CTRL_CLK_PRESCALE 	QMON_CTRL_CLK_PRESCALE_Msk
#define 	QMON_CTRL_TRIP_CTL_Pos 	(0xAU)
#define 	QMON_CTRL_TRIP_CTL_Msk 	(0x1FFUL << QMON_CTRL_TRIP_CTL_Pos) 	/*!< 0x0007FC00 */
#define 	QMON_CTRL_TRIP_CTL 	QMON_CTRL_TRIP_CTL_Msk
#define QMON_STATUS 	(0x0000008CUL) 	/*<! REQY Queue Monitor Status */
#define 	QMON_STATUS_SUM_Pos 	(0x0U)
#define 	QMON_STATUS_SUM_Msk 	(0x3FFUL << QMON_STATUS_SUM_Pos) 	/*!< 0x000003FF */
#define 	QMON_STATUS_SUM 	QMON_STATUS_SUM_Msk
#define 	QMON_STATUS_TRIP_Pos 	(0xAU)
#define 	QMON_STATUS_TRIP_Msk 	(0x1UL << QMON_STATUS_TRIP_Pos) 	/*!< 0x00000400 */
#define 	QMON_STATUS_TRIP 	QMON_STATUS_TRIP_Msk
#define 	QMON_STATUS_SUM_IRQ_Pos 	(0x10U)
#define 	QMON_STATUS_SUM_IRQ_Msk 	(0x3FFUL << QMON_STATUS_SUM_IRQ_Pos) 	/*!< 0x03FF0000 */
#define 	QMON_STATUS_SUM_IRQ 	QMON_STATUS_SUM_IRQ_Msk
#define 	QMON_STATUS_TRIP_IRQ_Pos 	(0x1AU)
#define 	QMON_STATUS_TRIP_IRQ_Msk 	(0x1UL << QMON_STATUS_TRIP_IRQ_Pos) 	/*!< 0x04000000 */
#define 	QMON_STATUS_TRIP_IRQ 	QMON_STATUS_TRIP_IRQ_Msk
#define GCD_SHADOW_CTRL 	(0x00000090UL) 	/*<! Global Contrast Detector Shadow control register */
#define 	GCD_SHADOW_CTRL_TIMER_EN_Pos 	(0x0U)
#define 	GCD_SHADOW_CTRL_TIMER_EN_Msk 	(0x1UL << GCD_SHADOW_CTRL_TIMER_EN_Pos) 	/*!< 0x00000001 */
#define 	GCD_SHADOW_CTRL_TIMER_EN 	GCD_SHADOW_CTRL_TIMER_EN_Msk
#define 	GCD_SHADOW_CTRL_IRQ_SW_OVERRIDE_Pos 	(0x1U)
#define 	GCD_SHADOW_CTRL_IRQ_SW_OVERRIDE_Msk 	(0x1UL << GCD_SHADOW_CTRL_IRQ_SW_OVERRIDE_Pos) 	/*!< 0x00000002 */
#define 	GCD_SHADOW_CTRL_IRQ_SW_OVERRIDE 	GCD_SHADOW_CTRL_IRQ_SW_OVERRIDE_Msk
#define 	GCD_SHADOW_CTRL_RESET_ON_COPY_Pos 	(0x2U)
#define 	GCD_SHADOW_CTRL_RESET_ON_COPY_Msk 	(0x1UL << GCD_SHADOW_CTRL_RESET_ON_COPY_Pos) 	/*!< 0x00000004 */
#define 	GCD_SHADOW_CTRL_RESET_ON_COPY 	GCD_SHADOW_CTRL_RESET_ON_COPY_Msk
#define GCD_SHADOW_STATUS 	(0x00000094UL) 	/*<! Global Contrast Detector Shadow status register */
#define 	GCD_SHADOW_STATUS_VALID_Pos 	(0x0U)
#define 	GCD_SHADOW_STATUS_VALID_Msk 	(0x1UL << GCD_SHADOW_STATUS_VALID_Pos) 	/*!< 0x00000001 */
#define 	GCD_SHADOW_STATUS_VALID 	GCD_SHADOW_STATUS_VALID_Msk
#define 	GCD_SHADOW_STATUS_OVERRUN_Pos 	(0x1U)
#define 	GCD_SHADOW_STATUS_OVERRUN_Msk 	(0x1UL << GCD_SHADOW_STATUS_OVERRUN_Pos) 	/*!< 0x00000002 */
#define 	GCD_SHADOW_STATUS_OVERRUN 	GCD_SHADOW_STATUS_OVERRUN_Msk
#define GCD_SHADOW_TIMER_CTRL 	(0x00000098UL) 	/*<! Global Contrast Detector Shadow timer control register */
#define 	GCD_SHADOW_TIMER_CTRL_THRESHOLD_Pos 	(0x0U)
#define 	GCD_SHADOW_TIMER_CTRL_THRESHOLD_Msk 	(0xFFFFFUL << GCD_SHADOW_TIMER_CTRL_THRESHOLD_Pos) 	/*!< 0x000FFFFF */
#define 	GCD_SHADOW_TIMER_CTRL_THRESHOLD 	GCD_SHADOW_TIMER_CTRL_THRESHOLD_Msk
#define WATCHDOG_CTRL 	(0x0000009CUL) 	/*<! Watchdog Control Register */
#define 	WATCHDOG_CTRL_ENABLE_Pos 	(0x0U)
#define 	WATCHDOG_CTRL_ENABLE_Msk 	(0x1UL << WATCHDOG_CTRL_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	WATCHDOG_CTRL_ENABLE 	WATCHDOG_CTRL_ENABLE_Msk
#define 	WATCHDOG_CTRL_RESET_ENABLE_Pos 	(0x1U)
#define 	WATCHDOG_CTRL_RESET_ENABLE_Msk 	(0x1UL << WATCHDOG_CTRL_RESET_ENABLE_Pos) 	/*!< 0x00000002 */
#define 	WATCHDOG_CTRL_RESET_ENABLE 	WATCHDOG_CTRL_RESET_ENABLE_Msk
#define 	WATCHDOG_CTRL_IRQ_ENABLE_Pos 	(0x2U)
#define 	WATCHDOG_CTRL_IRQ_ENABLE_Msk 	(0x1UL << WATCHDOG_CTRL_IRQ_ENABLE_Pos) 	/*!< 0x00000004 */
#define 	WATCHDOG_CTRL_IRQ_ENABLE 	WATCHDOG_CTRL_IRQ_ENABLE_Msk
#define 	WATCHDOG_CTRL_FORCE_OVERFLOW_Pos 	(0x3U)
#define 	WATCHDOG_CTRL_FORCE_OVERFLOW_Msk 	(0x1UL << WATCHDOG_CTRL_FORCE_OVERFLOW_Pos) 	/*!< 0x00000008 */
#define 	WATCHDOG_CTRL_FORCE_OVERFLOW 	WATCHDOG_CTRL_FORCE_OVERFLOW_Msk
#define WATCHDOG_THRESHOLD 	(0x000000A0UL) 	/*<! Watchdog Threshold register */
#define 	WATCHDOG_THRESHOLD_VALUE_Pos 	(0x0U)
#define 	WATCHDOG_THRESHOLD_VALUE_Msk 	(0xFFFFFFFFUL << WATCHDOG_THRESHOLD_VALUE_Pos) 	/*!< 0xFFFFFFFF */
#define 	WATCHDOG_THRESHOLD_VALUE 	WATCHDOG_THRESHOLD_VALUE_Msk
#define WATCHDOG_RELOAD 	(0x000000A4UL) 	/*<! Watchdog reload register */
#define 	WATCHDOG_RELOAD_VALUE_Pos 	(0x0U)
#define 	WATCHDOG_RELOAD_VALUE_Msk 	(0xFFFFFFFFUL << WATCHDOG_RELOAD_VALUE_Pos) 	/*!< 0xFFFFFFFF */
#define 	WATCHDOG_RELOAD_VALUE 	WATCHDOG_RELOAD_VALUE_Msk
#define PX_SCAN_CTRL 	(0x000000A8UL) 	/*<! Pixel Scan CTRL */
#define 	PX_SCAN_CTRL_BOT_EN_Pos 	(0x0U)
#define 	PX_SCAN_CTRL_BOT_EN_Msk 	(0x1UL << PX_SCAN_CTRL_BOT_EN_Pos) 	/*!< 0x00000001 */
#define 	PX_SCAN_CTRL_BOT_EN 	PX_SCAN_CTRL_BOT_EN_Msk
#define 	PX_SCAN_CTRL_TOP_EN_Pos 	(0x1U)
#define 	PX_SCAN_CTRL_TOP_EN_Msk 	(0x1UL << PX_SCAN_CTRL_TOP_EN_Pos) 	/*!< 0x00000002 */
#define 	PX_SCAN_CTRL_TOP_EN 	PX_SCAN_CTRL_TOP_EN_Msk
#define 	PX_SCAN_CTRL_LEFT_EN_Pos 	(0x2U)
#define 	PX_SCAN_CTRL_LEFT_EN_Msk 	(0x1UL << PX_SCAN_CTRL_LEFT_EN_Pos) 	/*!< 0x00000004 */
#define 	PX_SCAN_CTRL_LEFT_EN 	PX_SCAN_CTRL_LEFT_EN_Msk
#define 	PX_SCAN_CTRL_RIGHT_EN_Pos 	(0x3U)
#define 	PX_SCAN_CTRL_RIGHT_EN_Msk 	(0x1UL << PX_SCAN_CTRL_RIGHT_EN_Pos) 	/*!< 0x00000008 */
#define 	PX_SCAN_CTRL_RIGHT_EN 	PX_SCAN_CTRL_RIGHT_EN_Msk
#define 	PX_SCAN_CTRL_BOT_TRIG_FIRST_Pos 	(0x4U)
#define 	PX_SCAN_CTRL_BOT_TRIG_FIRST_Msk 	(0x1UL << PX_SCAN_CTRL_BOT_TRIG_FIRST_Pos) 	/*!< 0x00000010 */
#define 	PX_SCAN_CTRL_BOT_TRIG_FIRST 	PX_SCAN_CTRL_BOT_TRIG_FIRST_Msk
#define 	PX_SCAN_CTRL_TOP_TRIG_FIRST_Pos 	(0x5U)
#define 	PX_SCAN_CTRL_TOP_TRIG_FIRST_Msk 	(0x1UL << PX_SCAN_CTRL_TOP_TRIG_FIRST_Pos) 	/*!< 0x00000020 */
#define 	PX_SCAN_CTRL_TOP_TRIG_FIRST 	PX_SCAN_CTRL_TOP_TRIG_FIRST_Msk
#define 	PX_SCAN_CTRL_LEFT_TRIG_FIRST_Pos 	(0x6U)
#define 	PX_SCAN_CTRL_LEFT_TRIG_FIRST_Msk 	(0x1UL << PX_SCAN_CTRL_LEFT_TRIG_FIRST_Pos) 	/*!< 0x00000040 */
#define 	PX_SCAN_CTRL_LEFT_TRIG_FIRST 	PX_SCAN_CTRL_LEFT_TRIG_FIRST_Msk
#define 	PX_SCAN_CTRL_RIGHT_TRIG_FIRST_Pos 	(0x7U)
#define 	PX_SCAN_CTRL_RIGHT_TRIG_FIRST_Msk 	(0x1UL << PX_SCAN_CTRL_RIGHT_TRIG_FIRST_Pos) 	/*!< 0x00000080 */
#define 	PX_SCAN_CTRL_RIGHT_TRIG_FIRST 	PX_SCAN_CTRL_RIGHT_TRIG_FIRST_Msk
#define 	PX_SCAN_CTRL_POL_SEL_Pos 	(0x8U)
#define 	PX_SCAN_CTRL_POL_SEL_Msk 	(0x1UL << PX_SCAN_CTRL_POL_SEL_Pos) 	/*!< 0x00000100 */
#define 	PX_SCAN_CTRL_POL_SEL 	PX_SCAN_CTRL_POL_SEL_Msk
#define 	PX_SCAN_CTRL_BOT_TRIG_LAST_IRQ_EN_Pos 	(0x9U)
#define 	PX_SCAN_CTRL_BOT_TRIG_LAST_IRQ_EN_Msk 	(0x1UL << PX_SCAN_CTRL_BOT_TRIG_LAST_IRQ_EN_Pos) 	/*!< 0x00000200 */
#define 	PX_SCAN_CTRL_BOT_TRIG_LAST_IRQ_EN 	PX_SCAN_CTRL_BOT_TRIG_LAST_IRQ_EN_Msk
#define 	PX_SCAN_CTRL_TOP_TRIG_LAST_IRQ_EN_Pos 	(0xAU)
#define 	PX_SCAN_CTRL_TOP_TRIG_LAST_IRQ_EN_Msk 	(0x1UL << PX_SCAN_CTRL_TOP_TRIG_LAST_IRQ_EN_Pos) 	/*!< 0x00000400 */
#define 	PX_SCAN_CTRL_TOP_TRIG_LAST_IRQ_EN 	PX_SCAN_CTRL_TOP_TRIG_LAST_IRQ_EN_Msk
#define 	PX_SCAN_CTRL_LEFT_TRIG_LAST_IRQ_EN_Pos 	(0xBU)
#define 	PX_SCAN_CTRL_LEFT_TRIG_LAST_IRQ_EN_Msk 	(0x1UL << PX_SCAN_CTRL_LEFT_TRIG_LAST_IRQ_EN_Pos) 	/*!< 0x00000800 */
#define 	PX_SCAN_CTRL_LEFT_TRIG_LAST_IRQ_EN 	PX_SCAN_CTRL_LEFT_TRIG_LAST_IRQ_EN_Msk
#define 	PX_SCAN_CTRL_RIGHT_TRIG_LAST_IRQ_EN_Pos 	(0xCU)
#define 	PX_SCAN_CTRL_RIGHT_TRIG_LAST_IRQ_EN_Msk 	(0x1UL << PX_SCAN_CTRL_RIGHT_TRIG_LAST_IRQ_EN_Pos) 	/*!< 0x00001000 */
#define 	PX_SCAN_CTRL_RIGHT_TRIG_LAST_IRQ_EN 	PX_SCAN_CTRL_RIGHT_TRIG_LAST_IRQ_EN_Msk
#define 	PX_SCAN_CTRL_TIMER_PRESCALE_Pos 	(0x10U)
#define 	PX_SCAN_CTRL_TIMER_PRESCALE_Msk 	(0x7UL << PX_SCAN_CTRL_TIMER_PRESCALE_Pos) 	/*!< 0x00070000 */
#define 	PX_SCAN_CTRL_TIMER_PRESCALE 	PX_SCAN_CTRL_TIMER_PRESCALE_Msk
#define PX_SCAN_STATUS 	(0x000000ACUL) 	/*<! Pixel Scan STATUS */
#define 	PX_SCAN_STATUS_BOT_TRIG_LAST_Pos 	(0x0U)
#define 	PX_SCAN_STATUS_BOT_TRIG_LAST_Msk 	(0x1UL << PX_SCAN_STATUS_BOT_TRIG_LAST_Pos) 	/*!< 0x00000001 */
#define 	PX_SCAN_STATUS_BOT_TRIG_LAST 	PX_SCAN_STATUS_BOT_TRIG_LAST_Msk
#define 	PX_SCAN_STATUS_TOP_TRIG_LAST_Pos 	(0x1U)
#define 	PX_SCAN_STATUS_TOP_TRIG_LAST_Msk 	(0x1UL << PX_SCAN_STATUS_TOP_TRIG_LAST_Pos) 	/*!< 0x00000002 */
#define 	PX_SCAN_STATUS_TOP_TRIG_LAST 	PX_SCAN_STATUS_TOP_TRIG_LAST_Msk
#define 	PX_SCAN_STATUS_LEFT_TRIG_LAST_Pos 	(0x2U)
#define 	PX_SCAN_STATUS_LEFT_TRIG_LAST_Msk 	(0x1UL << PX_SCAN_STATUS_LEFT_TRIG_LAST_Pos) 	/*!< 0x00000004 */
#define 	PX_SCAN_STATUS_LEFT_TRIG_LAST 	PX_SCAN_STATUS_LEFT_TRIG_LAST_Msk
#define 	PX_SCAN_STATUS_RIGHT_TRIG_LAST_Pos 	(0x3U)
#define 	PX_SCAN_STATUS_RIGHT_TRIG_LAST_Msk 	(0x1UL << PX_SCAN_STATUS_RIGHT_TRIG_LAST_Pos) 	/*!< 0x00000008 */
#define 	PX_SCAN_STATUS_RIGHT_TRIG_LAST 	PX_SCAN_STATUS_RIGHT_TRIG_LAST_Msk
#define 	PX_SCAN_STATUS_BOT_TIMER_VALID_Pos 	(0x4U)
#define 	PX_SCAN_STATUS_BOT_TIMER_VALID_Msk 	(0x1UL << PX_SCAN_STATUS_BOT_TIMER_VALID_Pos) 	/*!< 0x00000010 */
#define 	PX_SCAN_STATUS_BOT_TIMER_VALID 	PX_SCAN_STATUS_BOT_TIMER_VALID_Msk
#define 	PX_SCAN_STATUS_TOP_TIMER_VALID_Pos 	(0x5U)
#define 	PX_SCAN_STATUS_TOP_TIMER_VALID_Msk 	(0x1UL << PX_SCAN_STATUS_TOP_TIMER_VALID_Pos) 	/*!< 0x00000020 */
#define 	PX_SCAN_STATUS_TOP_TIMER_VALID 	PX_SCAN_STATUS_TOP_TIMER_VALID_Msk
#define 	PX_SCAN_STATUS_LEFT_TIMER_VALID_Pos 	(0x6U)
#define 	PX_SCAN_STATUS_LEFT_TIMER_VALID_Msk 	(0x1UL << PX_SCAN_STATUS_LEFT_TIMER_VALID_Pos) 	/*!< 0x00000040 */
#define 	PX_SCAN_STATUS_LEFT_TIMER_VALID 	PX_SCAN_STATUS_LEFT_TIMER_VALID_Msk
#define 	PX_SCAN_STATUS_RIGHT_TIMER_VALID_Pos 	(0x7U)
#define 	PX_SCAN_STATUS_RIGHT_TIMER_VALID_Msk 	(0x1UL << PX_SCAN_STATUS_RIGHT_TIMER_VALID_Pos) 	/*!< 0x00000080 */
#define 	PX_SCAN_STATUS_RIGHT_TIMER_VALID 	PX_SCAN_STATUS_RIGHT_TIMER_VALID_Msk
#define SRAM_INITN 	(0x000000B8UL) 	/*<! initialize the memory state machine */
#define 	SRAM_INITN_AFK_Pos 	(0x0U)
#define 	SRAM_INITN_AFK_Msk 	(0x1UL << SRAM_INITN_AFK_Pos) 	/*!< 0x00000001 */
#define 	SRAM_INITN_AFK 	SRAM_INITN_AFK_Msk
#define 	SRAM_INITN_EHC_STC_Pos 	(0x1U)
#define 	SRAM_INITN_EHC_STC_Msk 	(0x1UL << SRAM_INITN_EHC_STC_Pos) 	/*!< 0x00000002 */
#define 	SRAM_INITN_EHC_STC 	SRAM_INITN_EHC_STC_Msk
#define 	SRAM_INITN_ERC_DL_Pos 	(0x2U)
#define 	SRAM_INITN_ERC_DL_Msk 	(0x1UL << SRAM_INITN_ERC_DL_Pos) 	/*!< 0x00000004 */
#define 	SRAM_INITN_ERC_DL 	SRAM_INITN_ERC_DL_Msk
#define 	SRAM_INITN_ERC_ILG_Pos 	(0x3U)
#define 	SRAM_INITN_ERC_ILG_Msk 	(0x1UL << SRAM_INITN_ERC_ILG_Pos) 	/*!< 0x00000008 */
#define 	SRAM_INITN_ERC_ILG 	SRAM_INITN_ERC_ILG_Msk
#define 	SRAM_INITN_ERC_TDROP_Pos 	(0x4U)
#define 	SRAM_INITN_ERC_TDROP_Msk 	(0x1UL << SRAM_INITN_ERC_TDROP_Pos) 	/*!< 0x00000010 */
#define 	SRAM_INITN_ERC_TDROP 	SRAM_INITN_ERC_TDROP_Msk
#define 	SRAM_INITN_MIPI_Pos 	(0x5U)
#define 	SRAM_INITN_MIPI_Msk 	(0x1UL << SRAM_INITN_MIPI_Pos) 	/*!< 0x00000020 */
#define 	SRAM_INITN_MIPI 	SRAM_INITN_MIPI_Msk
#define 	SRAM_INITN_CPI_Pos 	(0x6U)
#define 	SRAM_INITN_CPI_Msk 	(0x1UL << SRAM_INITN_CPI_Pos) 	/*!< 0x00000040 */
#define 	SRAM_INITN_CPI 	SRAM_INITN_CPI_Msk
#define 	SRAM_INITN_IMEM_Pos 	(0x7U)
#define 	SRAM_INITN_IMEM_Msk 	(0x1UL << SRAM_INITN_IMEM_Pos) 	/*!< 0x00000080 */
#define 	SRAM_INITN_IMEM 	SRAM_INITN_IMEM_Msk
#define 	SRAM_INITN_DMEM_Pos 	(0x8U)
#define 	SRAM_INITN_DMEM_Msk 	(0x1UL << SRAM_INITN_DMEM_Pos) 	/*!< 0x00000100 */
#define 	SRAM_INITN_DMEM 	SRAM_INITN_DMEM_Msk
#define 	SRAM_INITN_ROM_Pos 	(0x9U)
#define 	SRAM_INITN_ROM_Msk 	(0x1UL << SRAM_INITN_ROM_Pos) 	/*!< 0x00000200 */
#define 	SRAM_INITN_ROM 	SRAM_INITN_ROM_Msk
#define SRAM_PD0 	(0x000000BCUL) 	/*<! SRAM's Power Down Register, Enable standby mode (AFK, STC/EHC) */
#define 	SRAM_PD0_AFK_ALR_PD_Pos 	(0x0U)
#define 	SRAM_PD0_AFK_ALR_PD_Msk 	(0x1FUL << SRAM_PD0_AFK_ALR_PD_Pos) 	/*!< 0x0000001F */
#define 	SRAM_PD0_AFK_ALR_PD 	SRAM_PD0_AFK_ALR_PD_Msk
#define 	SRAM_PD0_AFK_STR0_PD_Pos 	(0x5U)
#define 	SRAM_PD0_AFK_STR0_PD_Msk 	(0x1FUL << SRAM_PD0_AFK_STR0_PD_Pos) 	/*!< 0x000003E0 */
#define 	SRAM_PD0_AFK_STR0_PD 	SRAM_PD0_AFK_STR0_PD_Msk
#define 	SRAM_PD0_AFK_STR1_PD_Pos 	(0xAU)
#define 	SRAM_PD0_AFK_STR1_PD_Msk 	(0x1FUL << SRAM_PD0_AFK_STR1_PD_Pos) 	/*!< 0x00007C00 */
#define 	SRAM_PD0_AFK_STR1_PD 	SRAM_PD0_AFK_STR1_PD_Msk
#define 	SRAM_PD0_STC0_PD_Pos 	(0xFU)
#define 	SRAM_PD0_STC0_PD_Msk 	(0x1FUL << SRAM_PD0_STC0_PD_Pos) 	/*!< 0x000F8000 */
#define 	SRAM_PD0_STC0_PD 	SRAM_PD0_STC0_PD_Msk
#define 	SRAM_PD0_STC1_PD_Pos 	(0x14U)
#define 	SRAM_PD0_STC1_PD_Msk 	(0x1FUL << SRAM_PD0_STC1_PD_Pos) 	/*!< 0x01F00000 */
#define 	SRAM_PD0_STC1_PD 	SRAM_PD0_STC1_PD_Msk
#define 	SRAM_PD0_EHC_PD_Pos 	(0x19U)
#define 	SRAM_PD0_EHC_PD_Msk 	(0x1FUL << SRAM_PD0_EHC_PD_Pos) 	/*!< 0x3E000000 */
#define 	SRAM_PD0_EHC_PD 	SRAM_PD0_EHC_PD_Msk
#define SRAM_PD1 	(0x000000C0UL) 	/*<! SRAM's Power Down Register, Enable standby mode(IMEM, DMEM, ROM, ERC, MIPI, CPI) */
#define 	SRAM_PD1_DMEM_PD_Pos 	(0x0U)
#define 	SRAM_PD1_DMEM_PD_Msk 	(0x1UL << SRAM_PD1_DMEM_PD_Pos) 	/*!< 0x00000001 */
#define 	SRAM_PD1_DMEM_PD 	SRAM_PD1_DMEM_PD_Msk
#define 	SRAM_PD1_IMEM_PD_Pos 	(0x1U)
#define 	SRAM_PD1_IMEM_PD_Msk 	(0x1UL << SRAM_PD1_IMEM_PD_Pos) 	/*!< 0x00000002 */
#define 	SRAM_PD1_IMEM_PD 	SRAM_PD1_IMEM_PD_Msk
#define 	SRAM_PD1_ROM_PD_Pos 	(0x2U)
#define 	SRAM_PD1_ROM_PD_Msk 	(0x1UL << SRAM_PD1_ROM_PD_Pos) 	/*!< 0x00000004 */
#define 	SRAM_PD1_ROM_PD 	SRAM_PD1_ROM_PD_Msk
#define 	SRAM_PD1_ERC_DL_PD_Pos 	(0x3U)
#define 	SRAM_PD1_ERC_DL_PD_Msk 	(0x1UL << SRAM_PD1_ERC_DL_PD_Pos) 	/*!< 0x00000008 */
#define 	SRAM_PD1_ERC_DL_PD 	SRAM_PD1_ERC_DL_PD_Msk
#define 	SRAM_PD1_ERC_ILG_PD_Pos 	(0x4U)
#define 	SRAM_PD1_ERC_ILG_PD_Msk 	(0x1UL << SRAM_PD1_ERC_ILG_PD_Pos) 	/*!< 0x00000010 */
#define 	SRAM_PD1_ERC_ILG_PD 	SRAM_PD1_ERC_ILG_PD_Msk
#define 	SRAM_PD1_ERC_TDROP_PD_Pos 	(0x5U)
#define 	SRAM_PD1_ERC_TDROP_PD_Msk 	(0x1UL << SRAM_PD1_ERC_TDROP_PD_Pos) 	/*!< 0x00000020 */
#define 	SRAM_PD1_ERC_TDROP_PD 	SRAM_PD1_ERC_TDROP_PD_Msk
#define 	SRAM_PD1_MIPI_PD_Pos 	(0x6U)
#define 	SRAM_PD1_MIPI_PD_Msk 	(0x1UL << SRAM_PD1_MIPI_PD_Pos) 	/*!< 0x00000040 */
#define 	SRAM_PD1_MIPI_PD 	SRAM_PD1_MIPI_PD_Msk
#define 	SRAM_PD1_CPI_PD_Pos 	(0x7U)
#define 	SRAM_PD1_CPI_PD_Msk 	(0x1UL << SRAM_PD1_CPI_PD_Pos) 	/*!< 0x00000080 */
#define 	SRAM_PD1_CPI_PD 	SRAM_PD1_CPI_PD_Msk
#define GCD_SHADOW_CNT0 	(0x000000C4UL) 	/*<! GCD shadow counters */
#define 	GCD_SHADOW_CNT0_POS0_CNT_Pos 	(0x0U)
#define 	GCD_SHADOW_CNT0_POS0_CNT_Msk 	(0xFFUL << GCD_SHADOW_CNT0_POS0_CNT_Pos) 	/*!< 0x000000FF */
#define 	GCD_SHADOW_CNT0_POS0_CNT 	GCD_SHADOW_CNT0_POS0_CNT_Msk
#define 	GCD_SHADOW_CNT0_POS1_CNT_Pos 	(0x8U)
#define 	GCD_SHADOW_CNT0_POS1_CNT_Msk 	(0xFFUL << GCD_SHADOW_CNT0_POS1_CNT_Pos) 	/*!< 0x0000FF00 */
#define 	GCD_SHADOW_CNT0_POS1_CNT 	GCD_SHADOW_CNT0_POS1_CNT_Msk
#define 	GCD_SHADOW_CNT0_POS2_CNT_Pos 	(0x10U)
#define 	GCD_SHADOW_CNT0_POS2_CNT_Msk 	(0xFFUL << GCD_SHADOW_CNT0_POS2_CNT_Pos) 	/*!< 0x00FF0000 */
#define 	GCD_SHADOW_CNT0_POS2_CNT 	GCD_SHADOW_CNT0_POS2_CNT_Msk
#define 	GCD_SHADOW_CNT0_POS3_CNT_Pos 	(0x18U)
#define 	GCD_SHADOW_CNT0_POS3_CNT_Msk 	(0xFFUL << GCD_SHADOW_CNT0_POS3_CNT_Pos) 	/*!< 0xFF000000 */
#define 	GCD_SHADOW_CNT0_POS3_CNT 	GCD_SHADOW_CNT0_POS3_CNT_Msk
#define GCD_SHADOW_CNT1 	(0x000000C8UL) 	/*<! GCD shadow counters */
#define 	GCD_SHADOW_CNT1_POS4_CNT_Pos 	(0x0U)
#define 	GCD_SHADOW_CNT1_POS4_CNT_Msk 	(0xFFUL << GCD_SHADOW_CNT1_POS4_CNT_Pos) 	/*!< 0x000000FF */
#define 	GCD_SHADOW_CNT1_POS4_CNT 	GCD_SHADOW_CNT1_POS4_CNT_Msk
#define 	GCD_SHADOW_CNT1_POS5_CNT_Pos 	(0x8U)
#define 	GCD_SHADOW_CNT1_POS5_CNT_Msk 	(0xFFUL << GCD_SHADOW_CNT1_POS5_CNT_Pos) 	/*!< 0x0000FF00 */
#define 	GCD_SHADOW_CNT1_POS5_CNT 	GCD_SHADOW_CNT1_POS5_CNT_Msk
#define 	GCD_SHADOW_CNT1_POS6_CNT_Pos 	(0x10U)
#define 	GCD_SHADOW_CNT1_POS6_CNT_Msk 	(0xFFUL << GCD_SHADOW_CNT1_POS6_CNT_Pos) 	/*!< 0x00FF0000 */
#define 	GCD_SHADOW_CNT1_POS6_CNT 	GCD_SHADOW_CNT1_POS6_CNT_Msk
#define 	GCD_SHADOW_CNT1_POS7_CNT_Pos 	(0x18U)
#define 	GCD_SHADOW_CNT1_POS7_CNT_Msk 	(0xFFUL << GCD_SHADOW_CNT1_POS7_CNT_Pos) 	/*!< 0xFF000000 */
#define 	GCD_SHADOW_CNT1_POS7_CNT 	GCD_SHADOW_CNT1_POS7_CNT_Msk
#define GCD_SHADOW_CNT2 	(0x000000CCUL) 	/*<! GCD shadow counters */
#define 	GCD_SHADOW_CNT2_POS8_CNT_Pos 	(0x0U)
#define 	GCD_SHADOW_CNT2_POS8_CNT_Msk 	(0xFFUL << GCD_SHADOW_CNT2_POS8_CNT_Pos) 	/*!< 0x000000FF */
#define 	GCD_SHADOW_CNT2_POS8_CNT 	GCD_SHADOW_CNT2_POS8_CNT_Msk
#define 	GCD_SHADOW_CNT2_NEG0_CNT_Pos 	(0x8U)
#define 	GCD_SHADOW_CNT2_NEG0_CNT_Msk 	(0xFFUL << GCD_SHADOW_CNT2_NEG0_CNT_Pos) 	/*!< 0x0000FF00 */
#define 	GCD_SHADOW_CNT2_NEG0_CNT 	GCD_SHADOW_CNT2_NEG0_CNT_Msk
#define 	GCD_SHADOW_CNT2_NEG1_CNT_Pos 	(0x10U)
#define 	GCD_SHADOW_CNT2_NEG1_CNT_Msk 	(0xFFUL << GCD_SHADOW_CNT2_NEG1_CNT_Pos) 	/*!< 0x00FF0000 */
#define 	GCD_SHADOW_CNT2_NEG1_CNT 	GCD_SHADOW_CNT2_NEG1_CNT_Msk
#define 	GCD_SHADOW_CNT2_NEG2_CNT_Pos 	(0x18U)
#define 	GCD_SHADOW_CNT2_NEG2_CNT_Msk 	(0xFFUL << GCD_SHADOW_CNT2_NEG2_CNT_Pos) 	/*!< 0xFF000000 */
#define 	GCD_SHADOW_CNT2_NEG2_CNT 	GCD_SHADOW_CNT2_NEG2_CNT_Msk
#define GCD_SHADOW_CNT3 	(0x000000D0UL) 	/*<! GCD shadow counters */
#define 	GCD_SHADOW_CNT3_NEG3_CNT_Pos 	(0x0U)
#define 	GCD_SHADOW_CNT3_NEG3_CNT_Msk 	(0xFFUL << GCD_SHADOW_CNT3_NEG3_CNT_Pos) 	/*!< 0x000000FF */
#define 	GCD_SHADOW_CNT3_NEG3_CNT 	GCD_SHADOW_CNT3_NEG3_CNT_Msk
#define 	GCD_SHADOW_CNT3_NEG4_CNT_Pos 	(0x8U)
#define 	GCD_SHADOW_CNT3_NEG4_CNT_Msk 	(0xFFUL << GCD_SHADOW_CNT3_NEG4_CNT_Pos) 	/*!< 0x0000FF00 */
#define 	GCD_SHADOW_CNT3_NEG4_CNT 	GCD_SHADOW_CNT3_NEG4_CNT_Msk
#define 	GCD_SHADOW_CNT3_NEG5_CNT_Pos 	(0x10U)
#define 	GCD_SHADOW_CNT3_NEG5_CNT_Msk 	(0xFFUL << GCD_SHADOW_CNT3_NEG5_CNT_Pos) 	/*!< 0x00FF0000 */
#define 	GCD_SHADOW_CNT3_NEG5_CNT 	GCD_SHADOW_CNT3_NEG5_CNT_Msk
#define 	GCD_SHADOW_CNT3_NEG6_CNT_Pos 	(0x18U)
#define 	GCD_SHADOW_CNT3_NEG6_CNT_Msk 	(0xFFUL << GCD_SHADOW_CNT3_NEG6_CNT_Pos) 	/*!< 0xFF000000 */
#define 	GCD_SHADOW_CNT3_NEG6_CNT 	GCD_SHADOW_CNT3_NEG6_CNT_Msk
#define GCD_SHADOW_CNT4 	(0x000000D4UL) 	/*<! GCD shadow counters */
#define 	GCD_SHADOW_CNT4_NEG7_CNT_Pos 	(0x0U)
#define 	GCD_SHADOW_CNT4_NEG7_CNT_Msk 	(0xFFUL << GCD_SHADOW_CNT4_NEG7_CNT_Pos) 	/*!< 0x000000FF */
#define 	GCD_SHADOW_CNT4_NEG7_CNT 	GCD_SHADOW_CNT4_NEG7_CNT_Msk
#define 	GCD_SHADOW_CNT4_NEG8_CNT_Pos 	(0x8U)
#define 	GCD_SHADOW_CNT4_NEG8_CNT_Msk 	(0xFFUL << GCD_SHADOW_CNT4_NEG8_CNT_Pos) 	/*!< 0x0000FF00 */
#define 	GCD_SHADOW_CNT4_NEG8_CNT 	GCD_SHADOW_CNT4_NEG8_CNT_Msk
#define BGR_SHADOW_CTRL 	(0x000000D8UL) 	/*<! Test row background rate control. */
#define 	BGR_SHADOW_CTRL_TIMER_EN_Pos 	(0x0U)
#define 	BGR_SHADOW_CTRL_TIMER_EN_Msk 	(0x1UL << BGR_SHADOW_CTRL_TIMER_EN_Pos) 	/*!< 0x00000001 */
#define 	BGR_SHADOW_CTRL_TIMER_EN 	BGR_SHADOW_CTRL_TIMER_EN_Msk
#define 	BGR_SHADOW_CTRL_IRQ_SW_OVERRIDE_Pos 	(0x1U)
#define 	BGR_SHADOW_CTRL_IRQ_SW_OVERRIDE_Msk 	(0x1UL << BGR_SHADOW_CTRL_IRQ_SW_OVERRIDE_Pos) 	/*!< 0x00000002 */
#define 	BGR_SHADOW_CTRL_IRQ_SW_OVERRIDE 	BGR_SHADOW_CTRL_IRQ_SW_OVERRIDE_Msk
#define 	BGR_SHADOW_CTRL_RESET_ON_COPY_Pos 	(0x2U)
#define 	BGR_SHADOW_CTRL_RESET_ON_COPY_Msk 	(0x1UL << BGR_SHADOW_CTRL_RESET_ON_COPY_Pos) 	/*!< 0x00000004 */
#define 	BGR_SHADOW_CTRL_RESET_ON_COPY 	BGR_SHADOW_CTRL_RESET_ON_COPY_Msk
#define 	BGR_SHADOW_CTRL_EN_Pos 	(0x3U)
#define 	BGR_SHADOW_CTRL_EN_Msk 	(0x1UL << BGR_SHADOW_CTRL_EN_Pos) 	/*!< 0x00000008 */
#define 	BGR_SHADOW_CTRL_EN 	BGR_SHADOW_CTRL_EN_Msk
#define BGR_SHADOW_STATUS 	(0x000000DCUL) 	/*<! Test row background rate status. */
#define 	BGR_SHADOW_STATUS_VALID_Pos 	(0x0U)
#define 	BGR_SHADOW_STATUS_VALID_Msk 	(0x1UL << BGR_SHADOW_STATUS_VALID_Pos) 	/*!< 0x00000001 */
#define 	BGR_SHADOW_STATUS_VALID 	BGR_SHADOW_STATUS_VALID_Msk
#define 	BGR_SHADOW_STATUS_OVERRUN_Pos 	(0x1U)
#define 	BGR_SHADOW_STATUS_OVERRUN_Msk 	(0x1UL << BGR_SHADOW_STATUS_OVERRUN_Pos) 	/*!< 0x00000002 */
#define 	BGR_SHADOW_STATUS_OVERRUN 	BGR_SHADOW_STATUS_OVERRUN_Msk
#define BGR_SHADOW_TIMER_CTRL 	(0x000000E0UL) 	/*<! Test row background rate timer. */
#define 	BGR_SHADOW_TIMER_CTRL_THRESHOLD_Pos 	(0x0U)
#define 	BGR_SHADOW_TIMER_CTRL_THRESHOLD_Msk 	(0xFFFFFUL << BGR_SHADOW_TIMER_CTRL_THRESHOLD_Pos) 	/*!< 0x000FFFFF */
#define 	BGR_SHADOW_TIMER_CTRL_THRESHOLD 	BGR_SHADOW_TIMER_CTRL_THRESHOLD_Msk
#define BGR_SHADOW_CNT 	(0x000000E4UL) 	/*<! Test row background rate event counter within bgr_shadow_timer_threshold. */
#define 	BGR_SHADOW_CNT_POS_Pos 	(0x0U)
#define 	BGR_SHADOW_CNT_POS_Msk 	(0xFFFFUL << BGR_SHADOW_CNT_POS_Pos) 	/*!< 0x0000FFFF */
#define 	BGR_SHADOW_CNT_POS 	BGR_SHADOW_CNT_POS_Msk
#define 	BGR_SHADOW_CNT_NEG_Pos 	(0x10U)
#define 	BGR_SHADOW_CNT_NEG_Msk 	(0xFFFFUL << BGR_SHADOW_CNT_NEG_Pos) 	/*!< 0xFFFF0000 */
#define 	BGR_SHADOW_CNT_NEG 	BGR_SHADOW_CNT_NEG_Msk
#define REF_CLK_CTRL 	(0x00000200UL) 	/*<! ref_clk control */
#define 	REF_CLK_CTRL_EN_Pos 	(0x0U)
#define 	REF_CLK_CTRL_EN_Msk 	(0x1UL << REF_CLK_CTRL_EN_Pos) 	/*!< 0x00000001 */
#define 	REF_CLK_CTRL_EN 	REF_CLK_CTRL_EN_Msk
#define 	REF_CLK_CTRL_SWITCH_Pos 	(0x1U)
#define 	REF_CLK_CTRL_SWITCH_Msk 	(0x1UL << REF_CLK_CTRL_SWITCH_Pos) 	/*!< 0x00000002 */
#define 	REF_CLK_CTRL_SWITCH 	REF_CLK_CTRL_SWITCH_Msk
#define 	REF_CLK_CTRL_DIV_Pos 	(0x2U)
#define 	REF_CLK_CTRL_DIV_Msk 	(0xFUL << REF_CLK_CTRL_DIV_Pos) 	/*!< 0x0000003C */
#define 	REF_CLK_CTRL_DIV 	REF_CLK_CTRL_DIV_Msk
#define SYS_CLK_CTRL 	(0x00000204UL) 	/*<! sys_clk control */
#define 	SYS_CLK_CTRL_EN_Pos 	(0x0U)
#define 	SYS_CLK_CTRL_EN_Msk 	(0x1UL << SYS_CLK_CTRL_EN_Pos) 	/*!< 0x00000001 */
#define 	SYS_CLK_CTRL_EN 	SYS_CLK_CTRL_EN_Msk
#define 	SYS_CLK_CTRL_SWITCH_Pos 	(0x1U)
#define 	SYS_CLK_CTRL_SWITCH_Msk 	(0x1UL << SYS_CLK_CTRL_SWITCH_Pos) 	/*!< 0x00000002 */
#define 	SYS_CLK_CTRL_SWITCH 	SYS_CLK_CTRL_SWITCH_Msk
#define 	SYS_CLK_CTRL_PHY_OFF_COUNT_Pos 	(0x2U)
#define 	SYS_CLK_CTRL_PHY_OFF_COUNT_Msk 	(0x3FUL << SYS_CLK_CTRL_PHY_OFF_COUNT_Pos) 	/*!< 0x000000FC */
#define 	SYS_CLK_CTRL_PHY_OFF_COUNT 	SYS_CLK_CTRL_PHY_OFF_COUNT_Msk
#define 	SYS_CLK_CTRL_PHY_ON_COUNT_Pos 	(0x8U)
#define 	SYS_CLK_CTRL_PHY_ON_COUNT_Msk 	(0x3FUL << SYS_CLK_CTRL_PHY_ON_COUNT_Pos) 	/*!< 0x00003F00 */
#define 	SYS_CLK_CTRL_PHY_ON_COUNT 	SYS_CLK_CTRL_PHY_ON_COUNT_Msk
#define 	SYS_CLK_CTRL_PHY_DIV2_Pos 	(0xEU)
#define 	SYS_CLK_CTRL_PHY_DIV2_Msk 	(0x1UL << SYS_CLK_CTRL_PHY_DIV2_Pos) 	/*!< 0x00004000 */
#define 	SYS_CLK_CTRL_PHY_DIV2 	SYS_CLK_CTRL_PHY_DIV2_Msk
#define 	SYS_CLK_CTRL_AUTO_MODE_Pos 	(0xFU)
#define 	SYS_CLK_CTRL_AUTO_MODE_Msk 	(0x1UL << SYS_CLK_CTRL_AUTO_MODE_Pos) 	/*!< 0x00008000 */
#define 	SYS_CLK_CTRL_AUTO_MODE 	SYS_CLK_CTRL_AUTO_MODE_Msk
#define CPU_SS_CLK_CTRL 	(0x00000208UL) 	/*<! cpu_ss_clk control */
#define 	CPU_SS_CLK_CTRL_EN_Pos 	(0x0U)
#define 	CPU_SS_CLK_CTRL_EN_Msk 	(0x1UL << CPU_SS_CLK_CTRL_EN_Pos) 	/*!< 0x00000001 */
#define 	CPU_SS_CLK_CTRL_EN 	CPU_SS_CLK_CTRL_EN_Msk
#define 	CPU_SS_CLK_CTRL_SWITCH_Pos 	(0x1U)
#define 	CPU_SS_CLK_CTRL_SWITCH_Msk 	(0x1UL << CPU_SS_CLK_CTRL_SWITCH_Pos) 	/*!< 0x00000002 */
#define 	CPU_SS_CLK_CTRL_SWITCH 	CPU_SS_CLK_CTRL_SWITCH_Msk
#define 	CPU_SS_CLK_CTRL_DIV_Pos 	(0x2U)
#define 	CPU_SS_CLK_CTRL_DIV_Msk 	(0xFFUL << CPU_SS_CLK_CTRL_DIV_Pos) 	/*!< 0x000003FC */
#define 	CPU_SS_CLK_CTRL_DIV 	CPU_SS_CLK_CTRL_DIV_Msk
#define RTC_CLK_CTRL 	(0x0000020CUL) 	/*<! rtc_clk control */
#define 	RTC_CLK_CTRL_EN_Pos 	(0x0U)
#define 	RTC_CLK_CTRL_EN_Msk 	(0x1UL << RTC_CLK_CTRL_EN_Pos) 	/*!< 0x00000001 */
#define 	RTC_CLK_CTRL_EN 	RTC_CLK_CTRL_EN_Msk
#define 	RTC_CLK_CTRL_DIV_Pos 	(0x1U)
#define 	RTC_CLK_CTRL_DIV_Msk 	(0xFFUL << RTC_CLK_CTRL_DIV_Pos) 	/*!< 0x000001FE */
#define 	RTC_CLK_CTRL_DIV 	RTC_CLK_CTRL_DIV_Msk
#define EVT_ICN_CLK_CTRL 	(0x00000210UL) 	/*<! evt_icn_clk control */
#define 	EVT_ICN_CLK_CTRL_EN_Pos 	(0x0U)
#define 	EVT_ICN_CLK_CTRL_EN_Msk 	(0x1UL << EVT_ICN_CLK_CTRL_EN_Pos) 	/*!< 0x00000001 */
#define 	EVT_ICN_CLK_CTRL_EN 	EVT_ICN_CLK_CTRL_EN_Msk
#define 	EVT_ICN_CLK_CTRL_SWITCH_Pos 	(0x1U)
#define 	EVT_ICN_CLK_CTRL_SWITCH_Msk 	(0x1UL << EVT_ICN_CLK_CTRL_SWITCH_Pos) 	/*!< 0x00000002 */
#define 	EVT_ICN_CLK_CTRL_SWITCH 	EVT_ICN_CLK_CTRL_SWITCH_Msk
#define 	EVT_ICN_CLK_CTRL_DIV_Pos 	(0x2U)
#define 	EVT_ICN_CLK_CTRL_DIV_Msk 	(0xFFUL << EVT_ICN_CLK_CTRL_DIV_Pos) 	/*!< 0x000003FC */
#define 	EVT_ICN_CLK_CTRL_DIV 	EVT_ICN_CLK_CTRL_DIV_Msk
#define 	EVT_ICN_CLK_CTRL_ESP_EN_Pos 	(0xAU)
#define 	EVT_ICN_CLK_CTRL_ESP_EN_Msk 	(0x1UL << EVT_ICN_CLK_CTRL_ESP_EN_Pos) 	/*!< 0x00000400 */
#define 	EVT_ICN_CLK_CTRL_ESP_EN 	EVT_ICN_CLK_CTRL_ESP_EN_Msk
#define 	EVT_ICN_CLK_CTRL_RO_EN_Pos 	(0xBU)
#define 	EVT_ICN_CLK_CTRL_RO_EN_Msk 	(0x1UL << EVT_ICN_CLK_CTRL_RO_EN_Pos) 	/*!< 0x00000800 */
#define 	EVT_ICN_CLK_CTRL_RO_EN 	EVT_ICN_CLK_CTRL_RO_EN_Msk
#define PLL_CTRL 	(0x00000214UL) 	/*<! pll control */
#define 	PLL_CTRL_PL_ENABLE_Pos 	(0x0U)
#define 	PLL_CTRL_PL_ENABLE_Msk 	(0x1UL << PLL_CTRL_PL_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	PLL_CTRL_PL_ENABLE 	PLL_CTRL_PL_ENABLE_Msk
#define 	PLL_CTRL_PL_NDIV_Pos 	(0x1U)
#define 	PLL_CTRL_PL_NDIV_Msk 	(0xFFUL << PLL_CTRL_PL_NDIV_Pos) 	/*!< 0x000001FE */
#define 	PLL_CTRL_PL_NDIV 	PLL_CTRL_PL_NDIV_Msk
#define 	PLL_CTRL_PL_ODF_Pos 	(0x9U)
#define 	PLL_CTRL_PL_ODF_Msk 	(0xFUL << PLL_CTRL_PL_ODF_Pos) 	/*!< 0x00001E00 */
#define 	PLL_CTRL_PL_ODF 	PLL_CTRL_PL_ODF_Msk
#define 	PLL_CTRL_PL_STRB_Pos 	(0xDU)
#define 	PLL_CTRL_PL_STRB_Msk 	(0x1UL << PLL_CTRL_PL_STRB_Pos) 	/*!< 0x00002000 */
#define 	PLL_CTRL_PL_STRB 	PLL_CTRL_PL_STRB_Msk
#define 	PLL_CTRL_PL_STRB_BYPASS_Pos 	(0xEU)
#define 	PLL_CTRL_PL_STRB_BYPASS_Msk 	(0x1UL << PLL_CTRL_PL_STRB_BYPASS_Pos) 	/*!< 0x00004000 */
#define 	PLL_CTRL_PL_STRB_BYPASS 	PLL_CTRL_PL_STRB_BYPASS_Msk
#define 	PLL_CTRL_PL_LOCKP_Pos 	(0xFU)
#define 	PLL_CTRL_PL_LOCKP_Msk 	(0x1UL << PLL_CTRL_PL_LOCKP_Pos) 	/*!< 0x00008000 */
#define 	PLL_CTRL_PL_LOCKP 	PLL_CTRL_PL_LOCKP_Msk
#define 	PLL_CTRL_PL_LOCKP_DELAYED_Pos 	(0x10U)
#define 	PLL_CTRL_PL_LOCKP_DELAYED_Msk 	(0x1UL << PLL_CTRL_PL_LOCKP_DELAYED_Pos) 	/*!< 0x00010000 */
#define 	PLL_CTRL_PL_LOCKP_DELAYED 	PLL_CTRL_PL_LOCKP_DELAYED_Msk
#define PLL_SSCG_CTRL 	(0x00000218UL) 	/*<! pll sscg mode control */
#define 	PLL_SSCG_CTRL_PL_Pos 	(0x0U)
#define 	PLL_SSCG_CTRL_PL_Msk 	(0x1UL << PLL_SSCG_CTRL_PL_Pos) 	/*!< 0x00000001 */
#define 	PLL_SSCG_CTRL_PL 	PLL_SSCG_CTRL_PL_Msk
#define 	PLL_SSCG_CTRL_PL_MOD_PERIOD_Pos 	(0x1U)
#define 	PLL_SSCG_CTRL_PL_MOD_PERIOD_Msk 	(0x1FFFUL << PLL_SSCG_CTRL_PL_MOD_PERIOD_Pos) 	/*!< 0x00003FFE */
#define 	PLL_SSCG_CTRL_PL_MOD_PERIOD 	PLL_SSCG_CTRL_PL_MOD_PERIOD_Msk
#define 	PLL_SSCG_CTRL_PL_INC_STEP_Pos 	(0xEU)
#define 	PLL_SSCG_CTRL_PL_INC_STEP_Msk 	(0x7FFFUL << PLL_SSCG_CTRL_PL_INC_STEP_Pos) 	/*!< 0x1FFFC000 */
#define 	PLL_SSCG_CTRL_PL_INC_STEP 	PLL_SSCG_CTRL_PL_INC_STEP_Msk
#define 	PLL_SSCG_CTRL_PL_SPREAD_Pos 	(0x1DU)
#define 	PLL_SSCG_CTRL_PL_SPREAD_Msk 	(0x1UL << PLL_SSCG_CTRL_PL_SPREAD_Pos) 	/*!< 0x20000000 */
#define 	PLL_SSCG_CTRL_PL_SPREAD 	PLL_SSCG_CTRL_PL_SPREAD_Msk
#define PLL_FRAC_CTRL 	(0x0000021CUL) 	/*<! pll fractional mode control */
#define 	PLL_FRAC_CTRL_PL_Pos 	(0x0U)
#define 	PLL_FRAC_CTRL_PL_Msk 	(0x1UL << PLL_FRAC_CTRL_PL_Pos) 	/*!< 0x00000001 */
#define 	PLL_FRAC_CTRL_PL 	PLL_FRAC_CTRL_PL_Msk
#define 	PLL_FRAC_CTRL_PL_INPUT_Pos 	(0x1U)
#define 	PLL_FRAC_CTRL_PL_INPUT_Msk 	(0xFFFFUL << PLL_FRAC_CTRL_PL_INPUT_Pos) 	/*!< 0x0001FFFE */
#define 	PLL_FRAC_CTRL_PL_INPUT 	PLL_FRAC_CTRL_PL_INPUT_Msk
#define 	PLL_FRAC_CTRL_PL_DITHER_DISABLE_Pos 	(0x11U)
#define 	PLL_FRAC_CTRL_PL_DITHER_DISABLE_Msk 	(0x3UL << PLL_FRAC_CTRL_PL_DITHER_DISABLE_Pos) 	/*!< 0x00060000 */
#define 	PLL_FRAC_CTRL_PL_DITHER_DISABLE 	PLL_FRAC_CTRL_PL_DITHER_DISABLE_Msk
#define ROI_WIN_X0 	(0x00000400UL) 	/*<! Horizontal coordinate for ROI window number 0 */
#define 	ROI_WIN_X0_START_X_Pos 	(0x0U)
#define 	ROI_WIN_X0_START_X_Msk 	(0x1FFUL << ROI_WIN_X0_START_X_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_X0_START_X 	ROI_WIN_X0_START_X_Msk
#define 	ROI_WIN_X0_END_P1_X_Pos 	(0x10U)
#define 	ROI_WIN_X0_END_P1_X_Msk 	(0x1FFUL << ROI_WIN_X0_END_P1_X_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_X0_END_P1_X 	ROI_WIN_X0_END_P1_X_Msk
#define ROI_WIN_Y0 	(0x00000404UL) 	/*<! Vertical coordinate for ROI window number 0 */
#define 	ROI_WIN_Y0_START_Y_Pos 	(0x0U)
#define 	ROI_WIN_Y0_START_Y_Msk 	(0x1FFUL << ROI_WIN_Y0_START_Y_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_Y0_START_Y 	ROI_WIN_Y0_START_Y_Msk
#define 	ROI_WIN_Y0_END_P1_Y_Pos 	(0x10U)
#define 	ROI_WIN_Y0_END_P1_Y_Msk 	(0x1FFUL << ROI_WIN_Y0_END_P1_Y_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_Y0_END_P1_Y 	ROI_WIN_Y0_END_P1_Y_Msk
#define ROI_WIN_X1 	(0x00000408UL) 	/*<! Horizontal coordinate for ROI window number 1 */
#define 	ROI_WIN_X1_START_X_Pos 	(0x0U)
#define 	ROI_WIN_X1_START_X_Msk 	(0x1FFUL << ROI_WIN_X1_START_X_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_X1_START_X 	ROI_WIN_X1_START_X_Msk
#define 	ROI_WIN_X1_END_P1_X_Pos 	(0x10U)
#define 	ROI_WIN_X1_END_P1_X_Msk 	(0x1FFUL << ROI_WIN_X1_END_P1_X_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_X1_END_P1_X 	ROI_WIN_X1_END_P1_X_Msk
#define ROI_WIN_Y1 	(0x0000040CUL) 	/*<! Vertical coordinate for ROI window number 1 */
#define 	ROI_WIN_Y1_START_Y_Pos 	(0x0U)
#define 	ROI_WIN_Y1_START_Y_Msk 	(0x1FFUL << ROI_WIN_Y1_START_Y_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_Y1_START_Y 	ROI_WIN_Y1_START_Y_Msk
#define 	ROI_WIN_Y1_END_P1_Y_Pos 	(0x10U)
#define 	ROI_WIN_Y1_END_P1_Y_Msk 	(0x1FFUL << ROI_WIN_Y1_END_P1_Y_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_Y1_END_P1_Y 	ROI_WIN_Y1_END_P1_Y_Msk
#define ROI_WIN_X2 	(0x00000410UL) 	/*<! Horizontal coordinate for ROI window number 2 */
#define 	ROI_WIN_X2_START_X_Pos 	(0x0U)
#define 	ROI_WIN_X2_START_X_Msk 	(0x1FFUL << ROI_WIN_X2_START_X_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_X2_START_X 	ROI_WIN_X2_START_X_Msk
#define 	ROI_WIN_X2_END_P1_X_Pos 	(0x10U)
#define 	ROI_WIN_X2_END_P1_X_Msk 	(0x1FFUL << ROI_WIN_X2_END_P1_X_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_X2_END_P1_X 	ROI_WIN_X2_END_P1_X_Msk
#define ROI_WIN_Y2 	(0x00000414UL) 	/*<! Vertical coordinate for ROI window number 2 */
#define 	ROI_WIN_Y2_START_Y_Pos 	(0x0U)
#define 	ROI_WIN_Y2_START_Y_Msk 	(0x1FFUL << ROI_WIN_Y2_START_Y_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_Y2_START_Y 	ROI_WIN_Y2_START_Y_Msk
#define 	ROI_WIN_Y2_END_P1_Y_Pos 	(0x10U)
#define 	ROI_WIN_Y2_END_P1_Y_Msk 	(0x1FFUL << ROI_WIN_Y2_END_P1_Y_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_Y2_END_P1_Y 	ROI_WIN_Y2_END_P1_Y_Msk
#define ROI_WIN_X3 	(0x00000418UL) 	/*<! Horizontal coordinate for ROI window number 3 */
#define 	ROI_WIN_X3_START_X_Pos 	(0x0U)
#define 	ROI_WIN_X3_START_X_Msk 	(0x1FFUL << ROI_WIN_X3_START_X_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_X3_START_X 	ROI_WIN_X3_START_X_Msk
#define 	ROI_WIN_X3_END_P1_X_Pos 	(0x10U)
#define 	ROI_WIN_X3_END_P1_X_Msk 	(0x1FFUL << ROI_WIN_X3_END_P1_X_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_X3_END_P1_X 	ROI_WIN_X3_END_P1_X_Msk
#define ROI_WIN_Y3 	(0x0000041CUL) 	/*<! Vertical coordinate for ROI window number 3 */
#define 	ROI_WIN_Y3_START_Y_Pos 	(0x0U)
#define 	ROI_WIN_Y3_START_Y_Msk 	(0x1FFUL << ROI_WIN_Y3_START_Y_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_Y3_START_Y 	ROI_WIN_Y3_START_Y_Msk
#define 	ROI_WIN_Y3_END_P1_Y_Pos 	(0x10U)
#define 	ROI_WIN_Y3_END_P1_Y_Msk 	(0x1FFUL << ROI_WIN_Y3_END_P1_Y_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_Y3_END_P1_Y 	ROI_WIN_Y3_END_P1_Y_Msk
#define ROI_WIN_X4 	(0x00000420UL) 	/*<! Horizontal coordinate for ROI window number 4 */
#define 	ROI_WIN_X4_START_X_Pos 	(0x0U)
#define 	ROI_WIN_X4_START_X_Msk 	(0x1FFUL << ROI_WIN_X4_START_X_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_X4_START_X 	ROI_WIN_X4_START_X_Msk
#define 	ROI_WIN_X4_END_P1_X_Pos 	(0x10U)
#define 	ROI_WIN_X4_END_P1_X_Msk 	(0x1FFUL << ROI_WIN_X4_END_P1_X_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_X4_END_P1_X 	ROI_WIN_X4_END_P1_X_Msk
#define ROI_WIN_Y4 	(0x00000424UL) 	/*<! Vertical coordinate for ROI window number 4 */
#define 	ROI_WIN_Y4_START_Y_Pos 	(0x0U)
#define 	ROI_WIN_Y4_START_Y_Msk 	(0x1FFUL << ROI_WIN_Y4_START_Y_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_Y4_START_Y 	ROI_WIN_Y4_START_Y_Msk
#define 	ROI_WIN_Y4_END_P1_Y_Pos 	(0x10U)
#define 	ROI_WIN_Y4_END_P1_Y_Msk 	(0x1FFUL << ROI_WIN_Y4_END_P1_Y_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_Y4_END_P1_Y 	ROI_WIN_Y4_END_P1_Y_Msk
#define ROI_WIN_X5 	(0x00000428UL) 	/*<! Horizontal coordinate for ROI window number 5 */
#define 	ROI_WIN_X5_START_X_Pos 	(0x0U)
#define 	ROI_WIN_X5_START_X_Msk 	(0x1FFUL << ROI_WIN_X5_START_X_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_X5_START_X 	ROI_WIN_X5_START_X_Msk
#define 	ROI_WIN_X5_END_P1_X_Pos 	(0x10U)
#define 	ROI_WIN_X5_END_P1_X_Msk 	(0x1FFUL << ROI_WIN_X5_END_P1_X_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_X5_END_P1_X 	ROI_WIN_X5_END_P1_X_Msk
#define ROI_WIN_Y5 	(0x0000042CUL) 	/*<! Vertical coordinate for ROI window number 5 */
#define 	ROI_WIN_Y5_START_Y_Pos 	(0x0U)
#define 	ROI_WIN_Y5_START_Y_Msk 	(0x1FFUL << ROI_WIN_Y5_START_Y_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_Y5_START_Y 	ROI_WIN_Y5_START_Y_Msk
#define 	ROI_WIN_Y5_END_P1_Y_Pos 	(0x10U)
#define 	ROI_WIN_Y5_END_P1_Y_Msk 	(0x1FFUL << ROI_WIN_Y5_END_P1_Y_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_Y5_END_P1_Y 	ROI_WIN_Y5_END_P1_Y_Msk
#define ROI_WIN_X6 	(0x00000430UL) 	/*<! Horizontal coordinate for ROI window number 6 */
#define 	ROI_WIN_X6_START_X_Pos 	(0x0U)
#define 	ROI_WIN_X6_START_X_Msk 	(0x1FFUL << ROI_WIN_X6_START_X_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_X6_START_X 	ROI_WIN_X6_START_X_Msk
#define 	ROI_WIN_X6_END_P1_X_Pos 	(0x10U)
#define 	ROI_WIN_X6_END_P1_X_Msk 	(0x1FFUL << ROI_WIN_X6_END_P1_X_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_X6_END_P1_X 	ROI_WIN_X6_END_P1_X_Msk
#define ROI_WIN_Y6 	(0x00000434UL) 	/*<! Vertical coordinate for ROI window number 6 */
#define 	ROI_WIN_Y6_START_Y_Pos 	(0x0U)
#define 	ROI_WIN_Y6_START_Y_Msk 	(0x1FFUL << ROI_WIN_Y6_START_Y_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_Y6_START_Y 	ROI_WIN_Y6_START_Y_Msk
#define 	ROI_WIN_Y6_END_P1_Y_Pos 	(0x10U)
#define 	ROI_WIN_Y6_END_P1_Y_Msk 	(0x1FFUL << ROI_WIN_Y6_END_P1_Y_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_Y6_END_P1_Y 	ROI_WIN_Y6_END_P1_Y_Msk
#define ROI_WIN_X7 	(0x00000438UL) 	/*<! Horizontal coordinate for ROI window number 7 */
#define 	ROI_WIN_X7_START_X_Pos 	(0x0U)
#define 	ROI_WIN_X7_START_X_Msk 	(0x1FFUL << ROI_WIN_X7_START_X_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_X7_START_X 	ROI_WIN_X7_START_X_Msk
#define 	ROI_WIN_X7_END_P1_X_Pos 	(0x10U)
#define 	ROI_WIN_X7_END_P1_X_Msk 	(0x1FFUL << ROI_WIN_X7_END_P1_X_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_X7_END_P1_X 	ROI_WIN_X7_END_P1_X_Msk
#define ROI_WIN_Y7 	(0x0000043CUL) 	/*<! Vertical coordinate for ROI window number 7 */
#define 	ROI_WIN_Y7_START_Y_Pos 	(0x0U)
#define 	ROI_WIN_Y7_START_Y_Msk 	(0x1FFUL << ROI_WIN_Y7_START_Y_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_Y7_START_Y 	ROI_WIN_Y7_START_Y_Msk
#define 	ROI_WIN_Y7_END_P1_Y_Pos 	(0x10U)
#define 	ROI_WIN_Y7_END_P1_Y_Msk 	(0x1FFUL << ROI_WIN_Y7_END_P1_Y_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_Y7_END_P1_Y 	ROI_WIN_Y7_END_P1_Y_Msk
#define ROI_WIN_X8 	(0x00000440UL) 	/*<! Horizontal coordinate for ROI window number 8 */
#define 	ROI_WIN_X8_START_X_Pos 	(0x0U)
#define 	ROI_WIN_X8_START_X_Msk 	(0x1FFUL << ROI_WIN_X8_START_X_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_X8_START_X 	ROI_WIN_X8_START_X_Msk
#define 	ROI_WIN_X8_END_P1_X_Pos 	(0x10U)
#define 	ROI_WIN_X8_END_P1_X_Msk 	(0x1FFUL << ROI_WIN_X8_END_P1_X_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_X8_END_P1_X 	ROI_WIN_X8_END_P1_X_Msk
#define ROI_WIN_Y8 	(0x00000444UL) 	/*<! Vertical coordinate for ROI window number 8 */
#define 	ROI_WIN_Y8_START_Y_Pos 	(0x0U)
#define 	ROI_WIN_Y8_START_Y_Msk 	(0x1FFUL << ROI_WIN_Y8_START_Y_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_Y8_START_Y 	ROI_WIN_Y8_START_Y_Msk
#define 	ROI_WIN_Y8_END_P1_Y_Pos 	(0x10U)
#define 	ROI_WIN_Y8_END_P1_Y_Msk 	(0x1FFUL << ROI_WIN_Y8_END_P1_Y_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_Y8_END_P1_Y 	ROI_WIN_Y8_END_P1_Y_Msk
#define ROI_WIN_X9 	(0x00000448UL) 	/*<! Horizontal coordinate for ROI window number 9 */
#define 	ROI_WIN_X9_START_X_Pos 	(0x0U)
#define 	ROI_WIN_X9_START_X_Msk 	(0x1FFUL << ROI_WIN_X9_START_X_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_X9_START_X 	ROI_WIN_X9_START_X_Msk
#define 	ROI_WIN_X9_END_P1_X_Pos 	(0x10U)
#define 	ROI_WIN_X9_END_P1_X_Msk 	(0x1FFUL << ROI_WIN_X9_END_P1_X_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_X9_END_P1_X 	ROI_WIN_X9_END_P1_X_Msk
#define ROI_WIN_Y9 	(0x0000044CUL) 	/*<! Vertical coordinate for ROI window number 9 */
#define 	ROI_WIN_Y9_START_Y_Pos 	(0x0U)
#define 	ROI_WIN_Y9_START_Y_Msk 	(0x1FFUL << ROI_WIN_Y9_START_Y_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_Y9_START_Y 	ROI_WIN_Y9_START_Y_Msk
#define 	ROI_WIN_Y9_END_P1_Y_Pos 	(0x10U)
#define 	ROI_WIN_Y9_END_P1_Y_Msk 	(0x1FFUL << ROI_WIN_Y9_END_P1_Y_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_Y9_END_P1_Y 	ROI_WIN_Y9_END_P1_Y_Msk
#define ROI_WIN_X10 	(0x00000450UL) 	/*<! Horizontal coordinate for ROI window number 10 */
#define 	ROI_WIN_X10_START_X_Pos 	(0x0U)
#define 	ROI_WIN_X10_START_X_Msk 	(0x1FFUL << ROI_WIN_X10_START_X_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_X10_START_X 	ROI_WIN_X10_START_X_Msk
#define 	ROI_WIN_X10_END_P1_X_Pos 	(0x10U)
#define 	ROI_WIN_X10_END_P1_X_Msk 	(0x1FFUL << ROI_WIN_X10_END_P1_X_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_X10_END_P1_X 	ROI_WIN_X10_END_P1_X_Msk
#define ROI_WIN_Y10 	(0x00000454UL) 	/*<! Vertical coordinate for ROI window number 10 */
#define 	ROI_WIN_Y10_START_Y_Pos 	(0x0U)
#define 	ROI_WIN_Y10_START_Y_Msk 	(0x1FFUL << ROI_WIN_Y10_START_Y_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_Y10_START_Y 	ROI_WIN_Y10_START_Y_Msk
#define 	ROI_WIN_Y10_END_P1_Y_Pos 	(0x10U)
#define 	ROI_WIN_Y10_END_P1_Y_Msk 	(0x1FFUL << ROI_WIN_Y10_END_P1_Y_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_Y10_END_P1_Y 	ROI_WIN_Y10_END_P1_Y_Msk
#define ROI_WIN_X11 	(0x00000458UL) 	/*<! Horizontal coordinate for ROI window number 11 */
#define 	ROI_WIN_X11_START_X_Pos 	(0x0U)
#define 	ROI_WIN_X11_START_X_Msk 	(0x1FFUL << ROI_WIN_X11_START_X_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_X11_START_X 	ROI_WIN_X11_START_X_Msk
#define 	ROI_WIN_X11_END_P1_X_Pos 	(0x10U)
#define 	ROI_WIN_X11_END_P1_X_Msk 	(0x1FFUL << ROI_WIN_X11_END_P1_X_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_X11_END_P1_X 	ROI_WIN_X11_END_P1_X_Msk
#define ROI_WIN_Y11 	(0x0000045CUL) 	/*<! Vertical coordinate for ROI window number 11 */
#define 	ROI_WIN_Y11_START_Y_Pos 	(0x0U)
#define 	ROI_WIN_Y11_START_Y_Msk 	(0x1FFUL << ROI_WIN_Y11_START_Y_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_Y11_START_Y 	ROI_WIN_Y11_START_Y_Msk
#define 	ROI_WIN_Y11_END_P1_Y_Pos 	(0x10U)
#define 	ROI_WIN_Y11_END_P1_Y_Msk 	(0x1FFUL << ROI_WIN_Y11_END_P1_Y_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_Y11_END_P1_Y 	ROI_WIN_Y11_END_P1_Y_Msk
#define ROI_WIN_X12 	(0x00000460UL) 	/*<! Horizontal coordinate for ROI window number 12 */
#define 	ROI_WIN_X12_START_X_Pos 	(0x0U)
#define 	ROI_WIN_X12_START_X_Msk 	(0x1FFUL << ROI_WIN_X12_START_X_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_X12_START_X 	ROI_WIN_X12_START_X_Msk
#define 	ROI_WIN_X12_END_P1_X_Pos 	(0x10U)
#define 	ROI_WIN_X12_END_P1_X_Msk 	(0x1FFUL << ROI_WIN_X12_END_P1_X_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_X12_END_P1_X 	ROI_WIN_X12_END_P1_X_Msk
#define ROI_WIN_Y12 	(0x00000464UL) 	/*<! Vertical coordinate for ROI window number 12 */
#define 	ROI_WIN_Y12_START_Y_Pos 	(0x0U)
#define 	ROI_WIN_Y12_START_Y_Msk 	(0x1FFUL << ROI_WIN_Y12_START_Y_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_Y12_START_Y 	ROI_WIN_Y12_START_Y_Msk
#define 	ROI_WIN_Y12_END_P1_Y_Pos 	(0x10U)
#define 	ROI_WIN_Y12_END_P1_Y_Msk 	(0x1FFUL << ROI_WIN_Y12_END_P1_Y_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_Y12_END_P1_Y 	ROI_WIN_Y12_END_P1_Y_Msk
#define ROI_WIN_X13 	(0x00000468UL) 	/*<! Horizontal coordinate for ROI window number 13 */
#define 	ROI_WIN_X13_START_X_Pos 	(0x0U)
#define 	ROI_WIN_X13_START_X_Msk 	(0x1FFUL << ROI_WIN_X13_START_X_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_X13_START_X 	ROI_WIN_X13_START_X_Msk
#define 	ROI_WIN_X13_END_P1_X_Pos 	(0x10U)
#define 	ROI_WIN_X13_END_P1_X_Msk 	(0x1FFUL << ROI_WIN_X13_END_P1_X_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_X13_END_P1_X 	ROI_WIN_X13_END_P1_X_Msk
#define ROI_WIN_Y13 	(0x0000046CUL) 	/*<! Vertical coordinate for ROI window number 13 */
#define 	ROI_WIN_Y13_START_Y_Pos 	(0x0U)
#define 	ROI_WIN_Y13_START_Y_Msk 	(0x1FFUL << ROI_WIN_Y13_START_Y_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_Y13_START_Y 	ROI_WIN_Y13_START_Y_Msk
#define 	ROI_WIN_Y13_END_P1_Y_Pos 	(0x10U)
#define 	ROI_WIN_Y13_END_P1_Y_Msk 	(0x1FFUL << ROI_WIN_Y13_END_P1_Y_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_Y13_END_P1_Y 	ROI_WIN_Y13_END_P1_Y_Msk
#define ROI_WIN_X14 	(0x00000470UL) 	/*<! Horizontal coordinate for ROI window number 14 */
#define 	ROI_WIN_X14_START_X_Pos 	(0x0U)
#define 	ROI_WIN_X14_START_X_Msk 	(0x1FFUL << ROI_WIN_X14_START_X_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_X14_START_X 	ROI_WIN_X14_START_X_Msk
#define 	ROI_WIN_X14_END_P1_X_Pos 	(0x10U)
#define 	ROI_WIN_X14_END_P1_X_Msk 	(0x1FFUL << ROI_WIN_X14_END_P1_X_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_X14_END_P1_X 	ROI_WIN_X14_END_P1_X_Msk
#define ROI_WIN_Y14 	(0x00000474UL) 	/*<! Vertical coordinate for ROI window number 14 */
#define 	ROI_WIN_Y14_START_Y_Pos 	(0x0U)
#define 	ROI_WIN_Y14_START_Y_Msk 	(0x1FFUL << ROI_WIN_Y14_START_Y_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_Y14_START_Y 	ROI_WIN_Y14_START_Y_Msk
#define 	ROI_WIN_Y14_END_P1_Y_Pos 	(0x10U)
#define 	ROI_WIN_Y14_END_P1_Y_Msk 	(0x1FFUL << ROI_WIN_Y14_END_P1_Y_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_Y14_END_P1_Y 	ROI_WIN_Y14_END_P1_Y_Msk
#define ROI_WIN_X15 	(0x00000478UL) 	/*<! Horizontal coordinate for ROI window number 15 */
#define 	ROI_WIN_X15_START_X_Pos 	(0x0U)
#define 	ROI_WIN_X15_START_X_Msk 	(0x1FFUL << ROI_WIN_X15_START_X_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_X15_START_X 	ROI_WIN_X15_START_X_Msk
#define 	ROI_WIN_X15_END_P1_X_Pos 	(0x10U)
#define 	ROI_WIN_X15_END_P1_X_Msk 	(0x1FFUL << ROI_WIN_X15_END_P1_X_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_X15_END_P1_X 	ROI_WIN_X15_END_P1_X_Msk
#define ROI_WIN_Y15 	(0x0000047CUL) 	/*<! Vertical coordinate for ROI window number 15 */
#define 	ROI_WIN_Y15_START_Y_Pos 	(0x0U)
#define 	ROI_WIN_Y15_START_Y_Msk 	(0x1FFUL << ROI_WIN_Y15_START_Y_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_Y15_START_Y 	ROI_WIN_Y15_START_Y_Msk
#define 	ROI_WIN_Y15_END_P1_Y_Pos 	(0x10U)
#define 	ROI_WIN_Y15_END_P1_Y_Msk 	(0x1FFUL << ROI_WIN_Y15_END_P1_Y_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_Y15_END_P1_Y 	ROI_WIN_Y15_END_P1_Y_Msk
#define ROI_WIN_X16 	(0x00000480UL) 	/*<! Horizontal coordinate for ROI window number 16 */
#define 	ROI_WIN_X16_START_X_Pos 	(0x0U)
#define 	ROI_WIN_X16_START_X_Msk 	(0x1FFUL << ROI_WIN_X16_START_X_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_X16_START_X 	ROI_WIN_X16_START_X_Msk
#define 	ROI_WIN_X16_END_P1_X_Pos 	(0x10U)
#define 	ROI_WIN_X16_END_P1_X_Msk 	(0x1FFUL << ROI_WIN_X16_END_P1_X_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_X16_END_P1_X 	ROI_WIN_X16_END_P1_X_Msk
#define ROI_WIN_Y16 	(0x00000484UL) 	/*<! Vertical coordinate for ROI window number 16 */
#define 	ROI_WIN_Y16_START_Y_Pos 	(0x0U)
#define 	ROI_WIN_Y16_START_Y_Msk 	(0x1FFUL << ROI_WIN_Y16_START_Y_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_Y16_START_Y 	ROI_WIN_Y16_START_Y_Msk
#define 	ROI_WIN_Y16_END_P1_Y_Pos 	(0x10U)
#define 	ROI_WIN_Y16_END_P1_Y_Msk 	(0x1FFUL << ROI_WIN_Y16_END_P1_Y_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_Y16_END_P1_Y 	ROI_WIN_Y16_END_P1_Y_Msk
#define ROI_WIN_X17 	(0x00000488UL) 	/*<! Horizontal coordinate for ROI window number 17 */
#define 	ROI_WIN_X17_START_X_Pos 	(0x0U)
#define 	ROI_WIN_X17_START_X_Msk 	(0x1FFUL << ROI_WIN_X17_START_X_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_X17_START_X 	ROI_WIN_X17_START_X_Msk
#define 	ROI_WIN_X17_END_P1_X_Pos 	(0x10U)
#define 	ROI_WIN_X17_END_P1_X_Msk 	(0x1FFUL << ROI_WIN_X17_END_P1_X_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_X17_END_P1_X 	ROI_WIN_X17_END_P1_X_Msk
#define ROI_WIN_Y17 	(0x0000048CUL) 	/*<! Vertical coordinate for ROI window number 17 */
#define 	ROI_WIN_Y17_START_Y_Pos 	(0x0U)
#define 	ROI_WIN_Y17_START_Y_Msk 	(0x1FFUL << ROI_WIN_Y17_START_Y_Pos) 	/*!< 0x000001FF */
#define 	ROI_WIN_Y17_START_Y 	ROI_WIN_Y17_START_Y_Msk
#define 	ROI_WIN_Y17_END_P1_Y_Pos 	(0x10U)
#define 	ROI_WIN_Y17_END_P1_Y_Msk 	(0x1FFUL << ROI_WIN_Y17_END_P1_Y_Pos) 	/*!< 0x01FF0000 */
#define 	ROI_WIN_Y17_END_P1_Y 	ROI_WIN_Y17_END_P1_Y_Msk
#define IO_CTRL0 	(0x00000600UL) 	/*<! Input Output PAD, Control registers 0 */
#define 	IO_CTRL0_MODE0_EN_Pos 	(0x0U)
#define 	IO_CTRL0_MODE0_EN_Msk 	(0x1UL << IO_CTRL0_MODE0_EN_Pos) 	/*!< 0x00000001 */
#define 	IO_CTRL0_MODE0_EN 	IO_CTRL0_MODE0_EN_Msk
#define 	IO_CTRL0_MODE0_PUN_Pos 	(0x1U)
#define 	IO_CTRL0_MODE0_PUN_Msk 	(0x1UL << IO_CTRL0_MODE0_PUN_Pos) 	/*!< 0x00000002 */
#define 	IO_CTRL0_MODE0_PUN 	IO_CTRL0_MODE0_PUN_Msk
#define 	IO_CTRL0_MODE0_PDN_Pos 	(0x2U)
#define 	IO_CTRL0_MODE0_PDN_Msk 	(0x1UL << IO_CTRL0_MODE0_PDN_Pos) 	/*!< 0x00000004 */
#define 	IO_CTRL0_MODE0_PDN 	IO_CTRL0_MODE0_PDN_Msk
#define 	IO_CTRL0_MODE0_DRIVE_Pos 	(0x3U)
#define 	IO_CTRL0_MODE0_DRIVE_Msk 	(0x1UL << IO_CTRL0_MODE0_DRIVE_Pos) 	/*!< 0x00000008 */
#define 	IO_CTRL0_MODE0_DRIVE 	IO_CTRL0_MODE0_DRIVE_Msk
#define 	IO_CTRL0_MODE0_ENZI_Pos 	(0x4U)
#define 	IO_CTRL0_MODE0_ENZI_Msk 	(0x1UL << IO_CTRL0_MODE0_ENZI_Pos) 	/*!< 0x00000010 */
#define 	IO_CTRL0_MODE0_ENZI 	IO_CTRL0_MODE0_ENZI_Msk
#define 	IO_CTRL0_MODE1_EN_Pos 	(0x5U)
#define 	IO_CTRL0_MODE1_EN_Msk 	(0x1UL << IO_CTRL0_MODE1_EN_Pos) 	/*!< 0x00000020 */
#define 	IO_CTRL0_MODE1_EN 	IO_CTRL0_MODE1_EN_Msk
#define 	IO_CTRL0_MODE1_PUN_Pos 	(0x6U)
#define 	IO_CTRL0_MODE1_PUN_Msk 	(0x1UL << IO_CTRL0_MODE1_PUN_Pos) 	/*!< 0x00000040 */
#define 	IO_CTRL0_MODE1_PUN 	IO_CTRL0_MODE1_PUN_Msk
#define 	IO_CTRL0_MODE1_PDN_Pos 	(0x7U)
#define 	IO_CTRL0_MODE1_PDN_Msk 	(0x1UL << IO_CTRL0_MODE1_PDN_Pos) 	/*!< 0x00000080 */
#define 	IO_CTRL0_MODE1_PDN 	IO_CTRL0_MODE1_PDN_Msk
#define 	IO_CTRL0_MODE1_DRIVE_Pos 	(0x8U)
#define 	IO_CTRL0_MODE1_DRIVE_Msk 	(0x1UL << IO_CTRL0_MODE1_DRIVE_Pos) 	/*!< 0x00000100 */
#define 	IO_CTRL0_MODE1_DRIVE 	IO_CTRL0_MODE1_DRIVE_Msk
#define 	IO_CTRL0_MODE1_ENZI_Pos 	(0x9U)
#define 	IO_CTRL0_MODE1_ENZI_Msk 	(0x1UL << IO_CTRL0_MODE1_ENZI_Pos) 	/*!< 0x00000200 */
#define 	IO_CTRL0_MODE1_ENZI 	IO_CTRL0_MODE1_ENZI_Msk
#define 	IO_CTRL0_MIPIMODE_EN_Pos 	(0xAU)
#define 	IO_CTRL0_MIPIMODE_EN_Msk 	(0x1UL << IO_CTRL0_MIPIMODE_EN_Pos) 	/*!< 0x00000400 */
#define 	IO_CTRL0_MIPIMODE_EN 	IO_CTRL0_MIPIMODE_EN_Msk
#define 	IO_CTRL0_MIPIMODE_PUN_Pos 	(0xBU)
#define 	IO_CTRL0_MIPIMODE_PUN_Msk 	(0x1UL << IO_CTRL0_MIPIMODE_PUN_Pos) 	/*!< 0x00000800 */
#define 	IO_CTRL0_MIPIMODE_PUN 	IO_CTRL0_MIPIMODE_PUN_Msk
#define 	IO_CTRL0_MIPIMODE_PDN_Pos 	(0xCU)
#define 	IO_CTRL0_MIPIMODE_PDN_Msk 	(0x1UL << IO_CTRL0_MIPIMODE_PDN_Pos) 	/*!< 0x00001000 */
#define 	IO_CTRL0_MIPIMODE_PDN 	IO_CTRL0_MIPIMODE_PDN_Msk
#define 	IO_CTRL0_MIPIMODE_DRIVE_Pos 	(0xDU)
#define 	IO_CTRL0_MIPIMODE_DRIVE_Msk 	(0x1UL << IO_CTRL0_MIPIMODE_DRIVE_Pos) 	/*!< 0x00002000 */
#define 	IO_CTRL0_MIPIMODE_DRIVE 	IO_CTRL0_MIPIMODE_DRIVE_Msk
#define 	IO_CTRL0_MIPIMODE_ENZI_Pos 	(0xEU)
#define 	IO_CTRL0_MIPIMODE_ENZI_Msk 	(0x1UL << IO_CTRL0_MIPIMODE_ENZI_Pos) 	/*!< 0x00004000 */
#define 	IO_CTRL0_MIPIMODE_ENZI 	IO_CTRL0_MIPIMODE_ENZI_Msk
#define 	IO_CTRL0_HISTOMODE_EN_Pos 	(0xFU)
#define 	IO_CTRL0_HISTOMODE_EN_Msk 	(0x1UL << IO_CTRL0_HISTOMODE_EN_Pos) 	/*!< 0x00008000 */
#define 	IO_CTRL0_HISTOMODE_EN 	IO_CTRL0_HISTOMODE_EN_Msk
#define 	IO_CTRL0_HISTOMODE_PUN_Pos 	(0x10U)
#define 	IO_CTRL0_HISTOMODE_PUN_Msk 	(0x1UL << IO_CTRL0_HISTOMODE_PUN_Pos) 	/*!< 0x00010000 */
#define 	IO_CTRL0_HISTOMODE_PUN 	IO_CTRL0_HISTOMODE_PUN_Msk
#define 	IO_CTRL0_HISTOMODE_PDN_Pos 	(0x11U)
#define 	IO_CTRL0_HISTOMODE_PDN_Msk 	(0x1UL << IO_CTRL0_HISTOMODE_PDN_Pos) 	/*!< 0x00020000 */
#define 	IO_CTRL0_HISTOMODE_PDN 	IO_CTRL0_HISTOMODE_PDN_Msk
#define 	IO_CTRL0_HISTOMODE_DRIVE_Pos 	(0x12U)
#define 	IO_CTRL0_HISTOMODE_DRIVE_Msk 	(0x1UL << IO_CTRL0_HISTOMODE_DRIVE_Pos) 	/*!< 0x00040000 */
#define 	IO_CTRL0_HISTOMODE_DRIVE 	IO_CTRL0_HISTOMODE_DRIVE_Msk
#define 	IO_CTRL0_HISTOMODE_ENZI_Pos 	(0x13U)
#define 	IO_CTRL0_HISTOMODE_ENZI_Msk 	(0x1UL << IO_CTRL0_HISTOMODE_ENZI_Pos) 	/*!< 0x00080000 */
#define 	IO_CTRL0_HISTOMODE_ENZI 	IO_CTRL0_HISTOMODE_ENZI_Msk
#define 	IO_CTRL0_ROMMODE_EN_Pos 	(0x14U)
#define 	IO_CTRL0_ROMMODE_EN_Msk 	(0x1UL << IO_CTRL0_ROMMODE_EN_Pos) 	/*!< 0x00100000 */
#define 	IO_CTRL0_ROMMODE_EN 	IO_CTRL0_ROMMODE_EN_Msk
#define 	IO_CTRL0_ROMMODE_PUN_Pos 	(0x15U)
#define 	IO_CTRL0_ROMMODE_PUN_Msk 	(0x1UL << IO_CTRL0_ROMMODE_PUN_Pos) 	/*!< 0x00200000 */
#define 	IO_CTRL0_ROMMODE_PUN 	IO_CTRL0_ROMMODE_PUN_Msk
#define 	IO_CTRL0_ROMMODE_PDN_Pos 	(0x16U)
#define 	IO_CTRL0_ROMMODE_PDN_Msk 	(0x1UL << IO_CTRL0_ROMMODE_PDN_Pos) 	/*!< 0x00400000 */
#define 	IO_CTRL0_ROMMODE_PDN 	IO_CTRL0_ROMMODE_PDN_Msk
#define 	IO_CTRL0_ROMMODE_DRIVE_Pos 	(0x17U)
#define 	IO_CTRL0_ROMMODE_DRIVE_Msk 	(0x1UL << IO_CTRL0_ROMMODE_DRIVE_Pos) 	/*!< 0x00800000 */
#define 	IO_CTRL0_ROMMODE_DRIVE 	IO_CTRL0_ROMMODE_DRIVE_Msk
#define 	IO_CTRL0_ROMMODE_ENZI_Pos 	(0x18U)
#define 	IO_CTRL0_ROMMODE_ENZI_Msk 	(0x1UL << IO_CTRL0_ROMMODE_ENZI_Pos) 	/*!< 0x01000000 */
#define 	IO_CTRL0_ROMMODE_ENZI 	IO_CTRL0_ROMMODE_ENZI_Msk
#define 	IO_CTRL0_CLKI_EN_Pos 	(0x19U)
#define 	IO_CTRL0_CLKI_EN_Msk 	(0x1UL << IO_CTRL0_CLKI_EN_Pos) 	/*!< 0x02000000 */
#define 	IO_CTRL0_CLKI_EN 	IO_CTRL0_CLKI_EN_Msk
#define 	IO_CTRL0_CLKI_PUN_Pos 	(0x1AU)
#define 	IO_CTRL0_CLKI_PUN_Msk 	(0x1UL << IO_CTRL0_CLKI_PUN_Pos) 	/*!< 0x04000000 */
#define 	IO_CTRL0_CLKI_PUN 	IO_CTRL0_CLKI_PUN_Msk
#define 	IO_CTRL0_CLKI_PDN_Pos 	(0x1BU)
#define 	IO_CTRL0_CLKI_PDN_Msk 	(0x1UL << IO_CTRL0_CLKI_PDN_Pos) 	/*!< 0x08000000 */
#define 	IO_CTRL0_CLKI_PDN 	IO_CTRL0_CLKI_PDN_Msk
#define 	IO_CTRL0_CLKI_DRIVE_Pos 	(0x1CU)
#define 	IO_CTRL0_CLKI_DRIVE_Msk 	(0x1UL << IO_CTRL0_CLKI_DRIVE_Pos) 	/*!< 0x10000000 */
#define 	IO_CTRL0_CLKI_DRIVE 	IO_CTRL0_CLKI_DRIVE_Msk
#define 	IO_CTRL0_CLKI_ENZI_Pos 	(0x1DU)
#define 	IO_CTRL0_CLKI_ENZI_Msk 	(0x1UL << IO_CTRL0_CLKI_ENZI_Pos) 	/*!< 0x20000000 */
#define 	IO_CTRL0_CLKI_ENZI 	IO_CTRL0_CLKI_ENZI_Msk
#define 	IO_CTRL0_MIPIMODE_ZI_Pos 	(0x1EU)
#define 	IO_CTRL0_MIPIMODE_ZI_Msk 	(0x1UL << IO_CTRL0_MIPIMODE_ZI_Pos) 	/*!< 0x40000000 */
#define 	IO_CTRL0_MIPIMODE_ZI 	IO_CTRL0_MIPIMODE_ZI_Msk
#define 	IO_CTRL0_HISTOMODE_ZI_Pos 	(0x1FU)
#define 	IO_CTRL0_HISTOMODE_ZI_Msk 	(0x1UL << IO_CTRL0_HISTOMODE_ZI_Pos) 	/*!< 0x80000000 */
#define 	IO_CTRL0_HISTOMODE_ZI 	IO_CTRL0_HISTOMODE_ZI_Msk
#define IO_CTRL1 	(0x00000604UL) 	/*<! Input Output PAD, Control registers 1 */
#define 	IO_CTRL1_RSTN_EN_Pos 	(0x0U)
#define 	IO_CTRL1_RSTN_EN_Msk 	(0x1UL << IO_CTRL1_RSTN_EN_Pos) 	/*!< 0x00000001 */
#define 	IO_CTRL1_RSTN_EN 	IO_CTRL1_RSTN_EN_Msk
#define 	IO_CTRL1_RSTN_PUN_Pos 	(0x1U)
#define 	IO_CTRL1_RSTN_PUN_Msk 	(0x1UL << IO_CTRL1_RSTN_PUN_Pos) 	/*!< 0x00000002 */
#define 	IO_CTRL1_RSTN_PUN 	IO_CTRL1_RSTN_PUN_Msk
#define 	IO_CTRL1_RSTN_PDN_Pos 	(0x2U)
#define 	IO_CTRL1_RSTN_PDN_Msk 	(0x1UL << IO_CTRL1_RSTN_PDN_Pos) 	/*!< 0x00000004 */
#define 	IO_CTRL1_RSTN_PDN 	IO_CTRL1_RSTN_PDN_Msk
#define 	IO_CTRL1_RSTN_DRIVE_Pos 	(0x3U)
#define 	IO_CTRL1_RSTN_DRIVE_Msk 	(0x1UL << IO_CTRL1_RSTN_DRIVE_Pos) 	/*!< 0x00000008 */
#define 	IO_CTRL1_RSTN_DRIVE 	IO_CTRL1_RSTN_DRIVE_Msk
#define 	IO_CTRL1_RSTN_ENZI_Pos 	(0x4U)
#define 	IO_CTRL1_RSTN_ENZI_Msk 	(0x1UL << IO_CTRL1_RSTN_ENZI_Pos) 	/*!< 0x00000010 */
#define 	IO_CTRL1_RSTN_ENZI 	IO_CTRL1_RSTN_ENZI_Msk
#define 	IO_CTRL1_SPICLK_EN_Pos 	(0x5U)
#define 	IO_CTRL1_SPICLK_EN_Msk 	(0x1UL << IO_CTRL1_SPICLK_EN_Pos) 	/*!< 0x00000020 */
#define 	IO_CTRL1_SPICLK_EN 	IO_CTRL1_SPICLK_EN_Msk
#define 	IO_CTRL1_SPICLK_PUN_Pos 	(0x6U)
#define 	IO_CTRL1_SPICLK_PUN_Msk 	(0x1UL << IO_CTRL1_SPICLK_PUN_Pos) 	/*!< 0x00000040 */
#define 	IO_CTRL1_SPICLK_PUN 	IO_CTRL1_SPICLK_PUN_Msk
#define 	IO_CTRL1_SPICLK_PDN_Pos 	(0x7U)
#define 	IO_CTRL1_SPICLK_PDN_Msk 	(0x1UL << IO_CTRL1_SPICLK_PDN_Pos) 	/*!< 0x00000080 */
#define 	IO_CTRL1_SPICLK_PDN 	IO_CTRL1_SPICLK_PDN_Msk
#define 	IO_CTRL1_SPICLK_DRIVE_Pos 	(0x8U)
#define 	IO_CTRL1_SPICLK_DRIVE_Msk 	(0x1UL << IO_CTRL1_SPICLK_DRIVE_Pos) 	/*!< 0x00000100 */
#define 	IO_CTRL1_SPICLK_DRIVE 	IO_CTRL1_SPICLK_DRIVE_Msk
#define 	IO_CTRL1_SPICLK_ENZI_Pos 	(0x9U)
#define 	IO_CTRL1_SPICLK_ENZI_Msk 	(0x1UL << IO_CTRL1_SPICLK_ENZI_Pos) 	/*!< 0x00000200 */
#define 	IO_CTRL1_SPICLK_ENZI 	IO_CTRL1_SPICLK_ENZI_Msk
#define 	IO_CTRL1_SPIMOSI_EN_Pos 	(0xAU)
#define 	IO_CTRL1_SPIMOSI_EN_Msk 	(0x1UL << IO_CTRL1_SPIMOSI_EN_Pos) 	/*!< 0x00000400 */
#define 	IO_CTRL1_SPIMOSI_EN 	IO_CTRL1_SPIMOSI_EN_Msk
#define 	IO_CTRL1_SPIMOSI_PUN_Pos 	(0xBU)
#define 	IO_CTRL1_SPIMOSI_PUN_Msk 	(0x1UL << IO_CTRL1_SPIMOSI_PUN_Pos) 	/*!< 0x00000800 */
#define 	IO_CTRL1_SPIMOSI_PUN 	IO_CTRL1_SPIMOSI_PUN_Msk
#define 	IO_CTRL1_SPIMOSI_PDN_Pos 	(0xCU)
#define 	IO_CTRL1_SPIMOSI_PDN_Msk 	(0x1UL << IO_CTRL1_SPIMOSI_PDN_Pos) 	/*!< 0x00001000 */
#define 	IO_CTRL1_SPIMOSI_PDN 	IO_CTRL1_SPIMOSI_PDN_Msk
#define 	IO_CTRL1_SPIMOSI_DRIVE_Pos 	(0xDU)
#define 	IO_CTRL1_SPIMOSI_DRIVE_Msk 	(0x1UL << IO_CTRL1_SPIMOSI_DRIVE_Pos) 	/*!< 0x00002000 */
#define 	IO_CTRL1_SPIMOSI_DRIVE 	IO_CTRL1_SPIMOSI_DRIVE_Msk
#define 	IO_CTRL1_SPIMOSI_ENZI_Pos 	(0xEU)
#define 	IO_CTRL1_SPIMOSI_ENZI_Msk 	(0x1UL << IO_CTRL1_SPIMOSI_ENZI_Pos) 	/*!< 0x00004000 */
#define 	IO_CTRL1_SPIMOSI_ENZI 	IO_CTRL1_SPIMOSI_ENZI_Msk
#define 	IO_CTRL1_SPIMISO_EN_Pos 	(0xFU)
#define 	IO_CTRL1_SPIMISO_EN_Msk 	(0x1UL << IO_CTRL1_SPIMISO_EN_Pos) 	/*!< 0x00008000 */
#define 	IO_CTRL1_SPIMISO_EN 	IO_CTRL1_SPIMISO_EN_Msk
#define 	IO_CTRL1_SPIMISO_PUN_Pos 	(0x10U)
#define 	IO_CTRL1_SPIMISO_PUN_Msk 	(0x1UL << IO_CTRL1_SPIMISO_PUN_Pos) 	/*!< 0x00010000 */
#define 	IO_CTRL1_SPIMISO_PUN 	IO_CTRL1_SPIMISO_PUN_Msk
#define 	IO_CTRL1_SPIMISO_PDN_Pos 	(0x11U)
#define 	IO_CTRL1_SPIMISO_PDN_Msk 	(0x1UL << IO_CTRL1_SPIMISO_PDN_Pos) 	/*!< 0x00020000 */
#define 	IO_CTRL1_SPIMISO_PDN 	IO_CTRL1_SPIMISO_PDN_Msk
#define 	IO_CTRL1_SPIMISO_DRIVE_Pos 	(0x12U)
#define 	IO_CTRL1_SPIMISO_DRIVE_Msk 	(0x1UL << IO_CTRL1_SPIMISO_DRIVE_Pos) 	/*!< 0x00040000 */
#define 	IO_CTRL1_SPIMISO_DRIVE 	IO_CTRL1_SPIMISO_DRIVE_Msk
#define 	IO_CTRL1_SPIMISO_ENZI_Pos 	(0x13U)
#define 	IO_CTRL1_SPIMISO_ENZI_Msk 	(0x1UL << IO_CTRL1_SPIMISO_ENZI_Pos) 	/*!< 0x00080000 */
#define 	IO_CTRL1_SPIMISO_ENZI 	IO_CTRL1_SPIMISO_ENZI_Msk
#define 	IO_CTRL1_SPICSN_EN_Pos 	(0x14U)
#define 	IO_CTRL1_SPICSN_EN_Msk 	(0x1UL << IO_CTRL1_SPICSN_EN_Pos) 	/*!< 0x00100000 */
#define 	IO_CTRL1_SPICSN_EN 	IO_CTRL1_SPICSN_EN_Msk
#define 	IO_CTRL1_SPICSN_PUN_Pos 	(0x15U)
#define 	IO_CTRL1_SPICSN_PUN_Msk 	(0x1UL << IO_CTRL1_SPICSN_PUN_Pos) 	/*!< 0x00200000 */
#define 	IO_CTRL1_SPICSN_PUN 	IO_CTRL1_SPICSN_PUN_Msk
#define 	IO_CTRL1_SPICSN_PDN_Pos 	(0x16U)
#define 	IO_CTRL1_SPICSN_PDN_Msk 	(0x1UL << IO_CTRL1_SPICSN_PDN_Pos) 	/*!< 0x00400000 */
#define 	IO_CTRL1_SPICSN_PDN 	IO_CTRL1_SPICSN_PDN_Msk
#define 	IO_CTRL1_SPICSN_DRIVE_Pos 	(0x17U)
#define 	IO_CTRL1_SPICSN_DRIVE_Msk 	(0x1UL << IO_CTRL1_SPICSN_DRIVE_Pos) 	/*!< 0x00800000 */
#define 	IO_CTRL1_SPICSN_DRIVE 	IO_CTRL1_SPICSN_DRIVE_Msk
#define 	IO_CTRL1_SPICSN_ENZI_Pos 	(0x18U)
#define 	IO_CTRL1_SPICSN_ENZI_Msk 	(0x1UL << IO_CTRL1_SPICSN_ENZI_Pos) 	/*!< 0x01000000 */
#define 	IO_CTRL1_SPICSN_ENZI 	IO_CTRL1_SPICSN_ENZI_Msk
#define 	IO_CTRL1_I2CADDR_EN_Pos 	(0x19U)
#define 	IO_CTRL1_I2CADDR_EN_Msk 	(0x1UL << IO_CTRL1_I2CADDR_EN_Pos) 	/*!< 0x02000000 */
#define 	IO_CTRL1_I2CADDR_EN 	IO_CTRL1_I2CADDR_EN_Msk
#define 	IO_CTRL1_I2CADDR_PUN_Pos 	(0x1AU)
#define 	IO_CTRL1_I2CADDR_PUN_Msk 	(0x1UL << IO_CTRL1_I2CADDR_PUN_Pos) 	/*!< 0x04000000 */
#define 	IO_CTRL1_I2CADDR_PUN 	IO_CTRL1_I2CADDR_PUN_Msk
#define 	IO_CTRL1_I2CADDR_PDN_Pos 	(0x1BU)
#define 	IO_CTRL1_I2CADDR_PDN_Msk 	(0x1UL << IO_CTRL1_I2CADDR_PDN_Pos) 	/*!< 0x08000000 */
#define 	IO_CTRL1_I2CADDR_PDN 	IO_CTRL1_I2CADDR_PDN_Msk
#define 	IO_CTRL1_I2CADDR_DRIVE_Pos 	(0x1CU)
#define 	IO_CTRL1_I2CADDR_DRIVE_Msk 	(0x1UL << IO_CTRL1_I2CADDR_DRIVE_Pos) 	/*!< 0x10000000 */
#define 	IO_CTRL1_I2CADDR_DRIVE 	IO_CTRL1_I2CADDR_DRIVE_Msk
#define 	IO_CTRL1_I2CADDR_ENZI_Pos 	(0x1DU)
#define 	IO_CTRL1_I2CADDR_ENZI_Msk 	(0x1UL << IO_CTRL1_I2CADDR_ENZI_Pos) 	/*!< 0x20000000 */
#define 	IO_CTRL1_I2CADDR_ENZI 	IO_CTRL1_I2CADDR_ENZI_Msk
#define IO_CTRL2 	(0x00000608UL) 	/*<! Input Output PAD, Control registers 2 */
#define 	IO_CTRL2_SYNC_EN_Pos 	(0x0U)
#define 	IO_CTRL2_SYNC_EN_Msk 	(0x1UL << IO_CTRL2_SYNC_EN_Pos) 	/*!< 0x00000001 */
#define 	IO_CTRL2_SYNC_EN 	IO_CTRL2_SYNC_EN_Msk
#define 	IO_CTRL2_SYNC_PUN_Pos 	(0x1U)
#define 	IO_CTRL2_SYNC_PUN_Msk 	(0x1UL << IO_CTRL2_SYNC_PUN_Pos) 	/*!< 0x00000002 */
#define 	IO_CTRL2_SYNC_PUN 	IO_CTRL2_SYNC_PUN_Msk
#define 	IO_CTRL2_SYNC_PDN_Pos 	(0x2U)
#define 	IO_CTRL2_SYNC_PDN_Msk 	(0x1UL << IO_CTRL2_SYNC_PDN_Pos) 	/*!< 0x00000004 */
#define 	IO_CTRL2_SYNC_PDN 	IO_CTRL2_SYNC_PDN_Msk
#define 	IO_CTRL2_SYNC_DRIVE_Pos 	(0x3U)
#define 	IO_CTRL2_SYNC_DRIVE_Msk 	(0x1UL << IO_CTRL2_SYNC_DRIVE_Pos) 	/*!< 0x00000008 */
#define 	IO_CTRL2_SYNC_DRIVE 	IO_CTRL2_SYNC_DRIVE_Msk
#define 	IO_CTRL2_SYNC_ENZI_Pos 	(0x4U)
#define 	IO_CTRL2_SYNC_ENZI_Msk 	(0x1UL << IO_CTRL2_SYNC_ENZI_Pos) 	/*!< 0x00000010 */
#define 	IO_CTRL2_SYNC_ENZI 	IO_CTRL2_SYNC_ENZI_Msk
#define 	IO_CTRL2_PXRSTN_EN_Pos 	(0x5U)
#define 	IO_CTRL2_PXRSTN_EN_Msk 	(0x1UL << IO_CTRL2_PXRSTN_EN_Pos) 	/*!< 0x00000020 */
#define 	IO_CTRL2_PXRSTN_EN 	IO_CTRL2_PXRSTN_EN_Msk
#define 	IO_CTRL2_PXRSTN_PUN_Pos 	(0x6U)
#define 	IO_CTRL2_PXRSTN_PUN_Msk 	(0x1UL << IO_CTRL2_PXRSTN_PUN_Pos) 	/*!< 0x00000040 */
#define 	IO_CTRL2_PXRSTN_PUN 	IO_CTRL2_PXRSTN_PUN_Msk
#define 	IO_CTRL2_PXRSTN_PDN_Pos 	(0x7U)
#define 	IO_CTRL2_PXRSTN_PDN_Msk 	(0x1UL << IO_CTRL2_PXRSTN_PDN_Pos) 	/*!< 0x00000080 */
#define 	IO_CTRL2_PXRSTN_PDN 	IO_CTRL2_PXRSTN_PDN_Msk
#define 	IO_CTRL2_PXRSTN_DRIVE_Pos 	(0x8U)
#define 	IO_CTRL2_PXRSTN_DRIVE_Msk 	(0x1UL << IO_CTRL2_PXRSTN_DRIVE_Pos) 	/*!< 0x00000100 */
#define 	IO_CTRL2_PXRSTN_DRIVE 	IO_CTRL2_PXRSTN_DRIVE_Msk
#define 	IO_CTRL2_PXRSTN_ENZI_Pos 	(0x9U)
#define 	IO_CTRL2_PXRSTN_ENZI_Msk 	(0x1UL << IO_CTRL2_PXRSTN_ENZI_Pos) 	/*!< 0x00000200 */
#define 	IO_CTRL2_PXRSTN_ENZI 	IO_CTRL2_PXRSTN_ENZI_Msk
#define 	IO_CTRL2_EXTTRIG_EN_Pos 	(0xAU)
#define 	IO_CTRL2_EXTTRIG_EN_Msk 	(0x1UL << IO_CTRL2_EXTTRIG_EN_Pos) 	/*!< 0x00000400 */
#define 	IO_CTRL2_EXTTRIG_EN 	IO_CTRL2_EXTTRIG_EN_Msk
#define 	IO_CTRL2_EXTTRIG_PUN_Pos 	(0xBU)
#define 	IO_CTRL2_EXTTRIG_PUN_Msk 	(0x1UL << IO_CTRL2_EXTTRIG_PUN_Pos) 	/*!< 0x00000800 */
#define 	IO_CTRL2_EXTTRIG_PUN 	IO_CTRL2_EXTTRIG_PUN_Msk
#define 	IO_CTRL2_EXTTRIG_PDN_Pos 	(0xCU)
#define 	IO_CTRL2_EXTTRIG_PDN_Msk 	(0x1UL << IO_CTRL2_EXTTRIG_PDN_Pos) 	/*!< 0x00001000 */
#define 	IO_CTRL2_EXTTRIG_PDN 	IO_CTRL2_EXTTRIG_PDN_Msk
#define 	IO_CTRL2_EXTTRIG_DRIVE_Pos 	(0xDU)
#define 	IO_CTRL2_EXTTRIG_DRIVE_Msk 	(0x1UL << IO_CTRL2_EXTTRIG_DRIVE_Pos) 	/*!< 0x00002000 */
#define 	IO_CTRL2_EXTTRIG_DRIVE 	IO_CTRL2_EXTTRIG_DRIVE_Msk
#define 	IO_CTRL2_EXTTRIG_ENZI_Pos 	(0xEU)
#define 	IO_CTRL2_EXTTRIG_ENZI_Msk 	(0x1UL << IO_CTRL2_EXTTRIG_ENZI_Pos) 	/*!< 0x00004000 */
#define 	IO_CTRL2_EXTTRIG_ENZI 	IO_CTRL2_EXTTRIG_ENZI_Msk
#define 	IO_CTRL2_DGPIO_EN_Pos 	(0xFU)
#define 	IO_CTRL2_DGPIO_EN_Msk 	(0x1UL << IO_CTRL2_DGPIO_EN_Pos) 	/*!< 0x00008000 */
#define 	IO_CTRL2_DGPIO_EN 	IO_CTRL2_DGPIO_EN_Msk
#define 	IO_CTRL2_DGPIO_PUN_Pos 	(0x10U)
#define 	IO_CTRL2_DGPIO_PUN_Msk 	(0x1UL << IO_CTRL2_DGPIO_PUN_Pos) 	/*!< 0x00010000 */
#define 	IO_CTRL2_DGPIO_PUN 	IO_CTRL2_DGPIO_PUN_Msk
#define 	IO_CTRL2_DGPIO_PDN_Pos 	(0x11U)
#define 	IO_CTRL2_DGPIO_PDN_Msk 	(0x1UL << IO_CTRL2_DGPIO_PDN_Pos) 	/*!< 0x00020000 */
#define 	IO_CTRL2_DGPIO_PDN 	IO_CTRL2_DGPIO_PDN_Msk
#define 	IO_CTRL2_DGPIO_DRIVE_Pos 	(0x12U)
#define 	IO_CTRL2_DGPIO_DRIVE_Msk 	(0x1UL << IO_CTRL2_DGPIO_DRIVE_Pos) 	/*!< 0x00040000 */
#define 	IO_CTRL2_DGPIO_DRIVE 	IO_CTRL2_DGPIO_DRIVE_Msk
#define 	IO_CTRL2_DGPIO_ENZI_Pos 	(0x13U)
#define 	IO_CTRL2_DGPIO_ENZI_Msk 	(0x1UL << IO_CTRL2_DGPIO_ENZI_Pos) 	/*!< 0x00080000 */
#define 	IO_CTRL2_DGPIO_ENZI 	IO_CTRL2_DGPIO_ENZI_Msk
#define 	IO_CTRL2_PIXCLK_EN_Pos 	(0x14U)
#define 	IO_CTRL2_PIXCLK_EN_Msk 	(0x1UL << IO_CTRL2_PIXCLK_EN_Pos) 	/*!< 0x00100000 */
#define 	IO_CTRL2_PIXCLK_EN 	IO_CTRL2_PIXCLK_EN_Msk
#define 	IO_CTRL2_PIXCLK_PUN_Pos 	(0x15U)
#define 	IO_CTRL2_PIXCLK_PUN_Msk 	(0x1UL << IO_CTRL2_PIXCLK_PUN_Pos) 	/*!< 0x00200000 */
#define 	IO_CTRL2_PIXCLK_PUN 	IO_CTRL2_PIXCLK_PUN_Msk
#define 	IO_CTRL2_PIXCLK_PDN_Pos 	(0x16U)
#define 	IO_CTRL2_PIXCLK_PDN_Msk 	(0x1UL << IO_CTRL2_PIXCLK_PDN_Pos) 	/*!< 0x00400000 */
#define 	IO_CTRL2_PIXCLK_PDN 	IO_CTRL2_PIXCLK_PDN_Msk
#define 	IO_CTRL2_PIXCLK_DRIVE_Pos 	(0x17U)
#define 	IO_CTRL2_PIXCLK_DRIVE_Msk 	(0x1UL << IO_CTRL2_PIXCLK_DRIVE_Pos) 	/*!< 0x00800000 */
#define 	IO_CTRL2_PIXCLK_DRIVE 	IO_CTRL2_PIXCLK_DRIVE_Msk
#define 	IO_CTRL2_PIXCLK_ENZI_Pos 	(0x18U)
#define 	IO_CTRL2_PIXCLK_ENZI_Msk 	(0x1UL << IO_CTRL2_PIXCLK_ENZI_Pos) 	/*!< 0x01000000 */
#define 	IO_CTRL2_PIXCLK_ENZI 	IO_CTRL2_PIXCLK_ENZI_Msk
#define 	IO_CTRL2_HSYNC_EN_Pos 	(0x19U)
#define 	IO_CTRL2_HSYNC_EN_Msk 	(0x1UL << IO_CTRL2_HSYNC_EN_Pos) 	/*!< 0x02000000 */
#define 	IO_CTRL2_HSYNC_EN 	IO_CTRL2_HSYNC_EN_Msk
#define 	IO_CTRL2_HSYNC_PUN_Pos 	(0x1AU)
#define 	IO_CTRL2_HSYNC_PUN_Msk 	(0x1UL << IO_CTRL2_HSYNC_PUN_Pos) 	/*!< 0x04000000 */
#define 	IO_CTRL2_HSYNC_PUN 	IO_CTRL2_HSYNC_PUN_Msk
#define 	IO_CTRL2_HSYNC_PDN_Pos 	(0x1BU)
#define 	IO_CTRL2_HSYNC_PDN_Msk 	(0x1UL << IO_CTRL2_HSYNC_PDN_Pos) 	/*!< 0x08000000 */
#define 	IO_CTRL2_HSYNC_PDN 	IO_CTRL2_HSYNC_PDN_Msk
#define 	IO_CTRL2_HSYNC_DRIVE_Pos 	(0x1CU)
#define 	IO_CTRL2_HSYNC_DRIVE_Msk 	(0x1UL << IO_CTRL2_HSYNC_DRIVE_Pos) 	/*!< 0x10000000 */
#define 	IO_CTRL2_HSYNC_DRIVE 	IO_CTRL2_HSYNC_DRIVE_Msk
#define 	IO_CTRL2_HSYNC_ENZI_Pos 	(0x1DU)
#define 	IO_CTRL2_HSYNC_ENZI_Msk 	(0x1UL << IO_CTRL2_HSYNC_ENZI_Pos) 	/*!< 0x20000000 */
#define 	IO_CTRL2_HSYNC_ENZI 	IO_CTRL2_HSYNC_ENZI_Msk
#define IO_CTRL3 	(0x0000060CUL) 	/*<! Input Output PAD, Control registers 3 */
#define 	IO_CTRL3_VSYNC_EN_Pos 	(0x0U)
#define 	IO_CTRL3_VSYNC_EN_Msk 	(0x1UL << IO_CTRL3_VSYNC_EN_Pos) 	/*!< 0x00000001 */
#define 	IO_CTRL3_VSYNC_EN 	IO_CTRL3_VSYNC_EN_Msk
#define 	IO_CTRL3_VSYNC_PUN_Pos 	(0x1U)
#define 	IO_CTRL3_VSYNC_PUN_Msk 	(0x1UL << IO_CTRL3_VSYNC_PUN_Pos) 	/*!< 0x00000002 */
#define 	IO_CTRL3_VSYNC_PUN 	IO_CTRL3_VSYNC_PUN_Msk
#define 	IO_CTRL3_VSYNC_PDN_Pos 	(0x2U)
#define 	IO_CTRL3_VSYNC_PDN_Msk 	(0x1UL << IO_CTRL3_VSYNC_PDN_Pos) 	/*!< 0x00000004 */
#define 	IO_CTRL3_VSYNC_PDN 	IO_CTRL3_VSYNC_PDN_Msk
#define 	IO_CTRL3_VSYNC_DRIVE_Pos 	(0x3U)
#define 	IO_CTRL3_VSYNC_DRIVE_Msk 	(0x1UL << IO_CTRL3_VSYNC_DRIVE_Pos) 	/*!< 0x00000008 */
#define 	IO_CTRL3_VSYNC_DRIVE 	IO_CTRL3_VSYNC_DRIVE_Msk
#define 	IO_CTRL3_VSYNC_ENZI_Pos 	(0x4U)
#define 	IO_CTRL3_VSYNC_ENZI_Msk 	(0x1UL << IO_CTRL3_VSYNC_ENZI_Pos) 	/*!< 0x00000010 */
#define 	IO_CTRL3_VSYNC_ENZI 	IO_CTRL3_VSYNC_ENZI_Msk
#define 	IO_CTRL3_D0_EN_Pos 	(0x5U)
#define 	IO_CTRL3_D0_EN_Msk 	(0x1UL << IO_CTRL3_D0_EN_Pos) 	/*!< 0x00000020 */
#define 	IO_CTRL3_D0_EN 	IO_CTRL3_D0_EN_Msk
#define 	IO_CTRL3_D0_PUN_Pos 	(0x6U)
#define 	IO_CTRL3_D0_PUN_Msk 	(0x1UL << IO_CTRL3_D0_PUN_Pos) 	/*!< 0x00000040 */
#define 	IO_CTRL3_D0_PUN 	IO_CTRL3_D0_PUN_Msk
#define 	IO_CTRL3_D0_PDN_Pos 	(0x7U)
#define 	IO_CTRL3_D0_PDN_Msk 	(0x1UL << IO_CTRL3_D0_PDN_Pos) 	/*!< 0x00000080 */
#define 	IO_CTRL3_D0_PDN 	IO_CTRL3_D0_PDN_Msk
#define 	IO_CTRL3_D0_DRIVE_Pos 	(0x8U)
#define 	IO_CTRL3_D0_DRIVE_Msk 	(0x1UL << IO_CTRL3_D0_DRIVE_Pos) 	/*!< 0x00000100 */
#define 	IO_CTRL3_D0_DRIVE 	IO_CTRL3_D0_DRIVE_Msk
#define 	IO_CTRL3_D0_ENZI_Pos 	(0x9U)
#define 	IO_CTRL3_D0_ENZI_Msk 	(0x1UL << IO_CTRL3_D0_ENZI_Pos) 	/*!< 0x00000200 */
#define 	IO_CTRL3_D0_ENZI 	IO_CTRL3_D0_ENZI_Msk
#define 	IO_CTRL3_D1_EN_Pos 	(0xAU)
#define 	IO_CTRL3_D1_EN_Msk 	(0x1UL << IO_CTRL3_D1_EN_Pos) 	/*!< 0x00000400 */
#define 	IO_CTRL3_D1_EN 	IO_CTRL3_D1_EN_Msk
#define 	IO_CTRL3_D1_PUN_Pos 	(0xBU)
#define 	IO_CTRL3_D1_PUN_Msk 	(0x1UL << IO_CTRL3_D1_PUN_Pos) 	/*!< 0x00000800 */
#define 	IO_CTRL3_D1_PUN 	IO_CTRL3_D1_PUN_Msk
#define 	IO_CTRL3_D1_PDN_Pos 	(0xCU)
#define 	IO_CTRL3_D1_PDN_Msk 	(0x1UL << IO_CTRL3_D1_PDN_Pos) 	/*!< 0x00001000 */
#define 	IO_CTRL3_D1_PDN 	IO_CTRL3_D1_PDN_Msk
#define 	IO_CTRL3_D1_DRIVE_Pos 	(0xDU)
#define 	IO_CTRL3_D1_DRIVE_Msk 	(0x1UL << IO_CTRL3_D1_DRIVE_Pos) 	/*!< 0x00002000 */
#define 	IO_CTRL3_D1_DRIVE 	IO_CTRL3_D1_DRIVE_Msk
#define 	IO_CTRL3_D1_ENZI_Pos 	(0xEU)
#define 	IO_CTRL3_D1_ENZI_Msk 	(0x1UL << IO_CTRL3_D1_ENZI_Pos) 	/*!< 0x00004000 */
#define 	IO_CTRL3_D1_ENZI 	IO_CTRL3_D1_ENZI_Msk
#define 	IO_CTRL3_D2_EN_Pos 	(0xFU)
#define 	IO_CTRL3_D2_EN_Msk 	(0x1UL << IO_CTRL3_D2_EN_Pos) 	/*!< 0x00008000 */
#define 	IO_CTRL3_D2_EN 	IO_CTRL3_D2_EN_Msk
#define 	IO_CTRL3_D2_PUN_Pos 	(0x10U)
#define 	IO_CTRL3_D2_PUN_Msk 	(0x1UL << IO_CTRL3_D2_PUN_Pos) 	/*!< 0x00010000 */
#define 	IO_CTRL3_D2_PUN 	IO_CTRL3_D2_PUN_Msk
#define 	IO_CTRL3_D2_PDN_Pos 	(0x11U)
#define 	IO_CTRL3_D2_PDN_Msk 	(0x1UL << IO_CTRL3_D2_PDN_Pos) 	/*!< 0x00020000 */
#define 	IO_CTRL3_D2_PDN 	IO_CTRL3_D2_PDN_Msk
#define 	IO_CTRL3_D2_DRIVE_Pos 	(0x12U)
#define 	IO_CTRL3_D2_DRIVE_Msk 	(0x1UL << IO_CTRL3_D2_DRIVE_Pos) 	/*!< 0x00040000 */
#define 	IO_CTRL3_D2_DRIVE 	IO_CTRL3_D2_DRIVE_Msk
#define 	IO_CTRL3_D2_ENZI_Pos 	(0x13U)
#define 	IO_CTRL3_D2_ENZI_Msk 	(0x1UL << IO_CTRL3_D2_ENZI_Pos) 	/*!< 0x00080000 */
#define 	IO_CTRL3_D2_ENZI 	IO_CTRL3_D2_ENZI_Msk
#define 	IO_CTRL3_D3_EN_Pos 	(0x14U)
#define 	IO_CTRL3_D3_EN_Msk 	(0x1UL << IO_CTRL3_D3_EN_Pos) 	/*!< 0x00100000 */
#define 	IO_CTRL3_D3_EN 	IO_CTRL3_D3_EN_Msk
#define 	IO_CTRL3_D3_PUN_Pos 	(0x15U)
#define 	IO_CTRL3_D3_PUN_Msk 	(0x1UL << IO_CTRL3_D3_PUN_Pos) 	/*!< 0x00200000 */
#define 	IO_CTRL3_D3_PUN 	IO_CTRL3_D3_PUN_Msk
#define 	IO_CTRL3_D3_PDN_Pos 	(0x16U)
#define 	IO_CTRL3_D3_PDN_Msk 	(0x1UL << IO_CTRL3_D3_PDN_Pos) 	/*!< 0x00400000 */
#define 	IO_CTRL3_D3_PDN 	IO_CTRL3_D3_PDN_Msk
#define 	IO_CTRL3_D3_DRIVE_Pos 	(0x17U)
#define 	IO_CTRL3_D3_DRIVE_Msk 	(0x1UL << IO_CTRL3_D3_DRIVE_Pos) 	/*!< 0x00800000 */
#define 	IO_CTRL3_D3_DRIVE 	IO_CTRL3_D3_DRIVE_Msk
#define 	IO_CTRL3_D3_ENZI_Pos 	(0x18U)
#define 	IO_CTRL3_D3_ENZI_Msk 	(0x1UL << IO_CTRL3_D3_ENZI_Pos) 	/*!< 0x01000000 */
#define 	IO_CTRL3_D3_ENZI 	IO_CTRL3_D3_ENZI_Msk
#define 	IO_CTRL3_D4_EN_Pos 	(0x19U)
#define 	IO_CTRL3_D4_EN_Msk 	(0x1UL << IO_CTRL3_D4_EN_Pos) 	/*!< 0x02000000 */
#define 	IO_CTRL3_D4_EN 	IO_CTRL3_D4_EN_Msk
#define 	IO_CTRL3_D4_PUN_Pos 	(0x1AU)
#define 	IO_CTRL3_D4_PUN_Msk 	(0x1UL << IO_CTRL3_D4_PUN_Pos) 	/*!< 0x04000000 */
#define 	IO_CTRL3_D4_PUN 	IO_CTRL3_D4_PUN_Msk
#define 	IO_CTRL3_D4_PDN_Pos 	(0x1BU)
#define 	IO_CTRL3_D4_PDN_Msk 	(0x1UL << IO_CTRL3_D4_PDN_Pos) 	/*!< 0x08000000 */
#define 	IO_CTRL3_D4_PDN 	IO_CTRL3_D4_PDN_Msk
#define 	IO_CTRL3_D4_DRIVE_Pos 	(0x1CU)
#define 	IO_CTRL3_D4_DRIVE_Msk 	(0x1UL << IO_CTRL3_D4_DRIVE_Pos) 	/*!< 0x10000000 */
#define 	IO_CTRL3_D4_DRIVE 	IO_CTRL3_D4_DRIVE_Msk
#define 	IO_CTRL3_D4_ENZI_Pos 	(0x1DU)
#define 	IO_CTRL3_D4_ENZI_Msk 	(0x1UL << IO_CTRL3_D4_ENZI_Pos) 	/*!< 0x20000000 */
#define 	IO_CTRL3_D4_ENZI 	IO_CTRL3_D4_ENZI_Msk
#define IO_CTRL4 	(0x00000610UL) 	/*<! Input Output PAD, Control registers 4 */
#define 	IO_CTRL4_D5_EN_Pos 	(0x0U)
#define 	IO_CTRL4_D5_EN_Msk 	(0x1UL << IO_CTRL4_D5_EN_Pos) 	/*!< 0x00000001 */
#define 	IO_CTRL4_D5_EN 	IO_CTRL4_D5_EN_Msk
#define 	IO_CTRL4_D5_PUN_Pos 	(0x1U)
#define 	IO_CTRL4_D5_PUN_Msk 	(0x1UL << IO_CTRL4_D5_PUN_Pos) 	/*!< 0x00000002 */
#define 	IO_CTRL4_D5_PUN 	IO_CTRL4_D5_PUN_Msk
#define 	IO_CTRL4_D5_PDN_Pos 	(0x2U)
#define 	IO_CTRL4_D5_PDN_Msk 	(0x1UL << IO_CTRL4_D5_PDN_Pos) 	/*!< 0x00000004 */
#define 	IO_CTRL4_D5_PDN 	IO_CTRL4_D5_PDN_Msk
#define 	IO_CTRL4_D5_DRIVE_Pos 	(0x3U)
#define 	IO_CTRL4_D5_DRIVE_Msk 	(0x1UL << IO_CTRL4_D5_DRIVE_Pos) 	/*!< 0x00000008 */
#define 	IO_CTRL4_D5_DRIVE 	IO_CTRL4_D5_DRIVE_Msk
#define 	IO_CTRL4_D5_ENZI_Pos 	(0x4U)
#define 	IO_CTRL4_D5_ENZI_Msk 	(0x1UL << IO_CTRL4_D5_ENZI_Pos) 	/*!< 0x00000010 */
#define 	IO_CTRL4_D5_ENZI 	IO_CTRL4_D5_ENZI_Msk
#define 	IO_CTRL4_D6_EN_Pos 	(0x5U)
#define 	IO_CTRL4_D6_EN_Msk 	(0x1UL << IO_CTRL4_D6_EN_Pos) 	/*!< 0x00000020 */
#define 	IO_CTRL4_D6_EN 	IO_CTRL4_D6_EN_Msk
#define 	IO_CTRL4_D6_PUN_Pos 	(0x6U)
#define 	IO_CTRL4_D6_PUN_Msk 	(0x1UL << IO_CTRL4_D6_PUN_Pos) 	/*!< 0x00000040 */
#define 	IO_CTRL4_D6_PUN 	IO_CTRL4_D6_PUN_Msk
#define 	IO_CTRL4_D6_PDN_Pos 	(0x7U)
#define 	IO_CTRL4_D6_PDN_Msk 	(0x1UL << IO_CTRL4_D6_PDN_Pos) 	/*!< 0x00000080 */
#define 	IO_CTRL4_D6_PDN 	IO_CTRL4_D6_PDN_Msk
#define 	IO_CTRL4_D6_DRIVE_Pos 	(0x8U)
#define 	IO_CTRL4_D6_DRIVE_Msk 	(0x1UL << IO_CTRL4_D6_DRIVE_Pos) 	/*!< 0x00000100 */
#define 	IO_CTRL4_D6_DRIVE 	IO_CTRL4_D6_DRIVE_Msk
#define 	IO_CTRL4_D6_ENZI_Pos 	(0x9U)
#define 	IO_CTRL4_D6_ENZI_Msk 	(0x1UL << IO_CTRL4_D6_ENZI_Pos) 	/*!< 0x00000200 */
#define 	IO_CTRL4_D6_ENZI 	IO_CTRL4_D6_ENZI_Msk
#define 	IO_CTRL4_D7_EN_Pos 	(0xAU)
#define 	IO_CTRL4_D7_EN_Msk 	(0x1UL << IO_CTRL4_D7_EN_Pos) 	/*!< 0x00000400 */
#define 	IO_CTRL4_D7_EN 	IO_CTRL4_D7_EN_Msk
#define 	IO_CTRL4_D7_PUN_Pos 	(0xBU)
#define 	IO_CTRL4_D7_PUN_Msk 	(0x1UL << IO_CTRL4_D7_PUN_Pos) 	/*!< 0x00000800 */
#define 	IO_CTRL4_D7_PUN 	IO_CTRL4_D7_PUN_Msk
#define 	IO_CTRL4_D7_PDN_Pos 	(0xCU)
#define 	IO_CTRL4_D7_PDN_Msk 	(0x1UL << IO_CTRL4_D7_PDN_Pos) 	/*!< 0x00001000 */
#define 	IO_CTRL4_D7_PDN 	IO_CTRL4_D7_PDN_Msk
#define 	IO_CTRL4_D7_DRIVE_Pos 	(0xDU)
#define 	IO_CTRL4_D7_DRIVE_Msk 	(0x1UL << IO_CTRL4_D7_DRIVE_Pos) 	/*!< 0x00002000 */
#define 	IO_CTRL4_D7_DRIVE 	IO_CTRL4_D7_DRIVE_Msk
#define 	IO_CTRL4_D7_ENZI_Pos 	(0xEU)
#define 	IO_CTRL4_D7_ENZI_Msk 	(0x1UL << IO_CTRL4_D7_ENZI_Pos) 	/*!< 0x00004000 */
#define 	IO_CTRL4_D7_ENZI 	IO_CTRL4_D7_ENZI_Msk
#define 	IO_CTRL4_AGPIO0_EN_Pos 	(0xFU)
#define 	IO_CTRL4_AGPIO0_EN_Msk 	(0x1UL << IO_CTRL4_AGPIO0_EN_Pos) 	/*!< 0x00008000 */
#define 	IO_CTRL4_AGPIO0_EN 	IO_CTRL4_AGPIO0_EN_Msk
#define 	IO_CTRL4_AGPIO0_PUN_Pos 	(0x10U)
#define 	IO_CTRL4_AGPIO0_PUN_Msk 	(0x1UL << IO_CTRL4_AGPIO0_PUN_Pos) 	/*!< 0x00010000 */
#define 	IO_CTRL4_AGPIO0_PUN 	IO_CTRL4_AGPIO0_PUN_Msk
#define 	IO_CTRL4_AGPIO0_PDN_Pos 	(0x11U)
#define 	IO_CTRL4_AGPIO0_PDN_Msk 	(0x1UL << IO_CTRL4_AGPIO0_PDN_Pos) 	/*!< 0x00020000 */
#define 	IO_CTRL4_AGPIO0_PDN 	IO_CTRL4_AGPIO0_PDN_Msk
#define 	IO_CTRL4_AGPIO0_DRIVE_Pos 	(0x12U)
#define 	IO_CTRL4_AGPIO0_DRIVE_Msk 	(0x1UL << IO_CTRL4_AGPIO0_DRIVE_Pos) 	/*!< 0x00040000 */
#define 	IO_CTRL4_AGPIO0_DRIVE 	IO_CTRL4_AGPIO0_DRIVE_Msk
#define 	IO_CTRL4_AGPIO0_ENZI_Pos 	(0x13U)
#define 	IO_CTRL4_AGPIO0_ENZI_Msk 	(0x1UL << IO_CTRL4_AGPIO0_ENZI_Pos) 	/*!< 0x00080000 */
#define 	IO_CTRL4_AGPIO0_ENZI 	IO_CTRL4_AGPIO0_ENZI_Msk
#define 	IO_CTRL4_AGPIO1_EN_Pos 	(0x14U)
#define 	IO_CTRL4_AGPIO1_EN_Msk 	(0x1UL << IO_CTRL4_AGPIO1_EN_Pos) 	/*!< 0x00100000 */
#define 	IO_CTRL4_AGPIO1_EN 	IO_CTRL4_AGPIO1_EN_Msk
#define 	IO_CTRL4_AGPIO1_PUN_Pos 	(0x15U)
#define 	IO_CTRL4_AGPIO1_PUN_Msk 	(0x1UL << IO_CTRL4_AGPIO1_PUN_Pos) 	/*!< 0x00200000 */
#define 	IO_CTRL4_AGPIO1_PUN 	IO_CTRL4_AGPIO1_PUN_Msk
#define 	IO_CTRL4_AGPIO1_PDN_Pos 	(0x16U)
#define 	IO_CTRL4_AGPIO1_PDN_Msk 	(0x1UL << IO_CTRL4_AGPIO1_PDN_Pos) 	/*!< 0x00400000 */
#define 	IO_CTRL4_AGPIO1_PDN 	IO_CTRL4_AGPIO1_PDN_Msk
#define 	IO_CTRL4_AGPIO1_DRIVE_Pos 	(0x17U)
#define 	IO_CTRL4_AGPIO1_DRIVE_Msk 	(0x1UL << IO_CTRL4_AGPIO1_DRIVE_Pos) 	/*!< 0x00800000 */
#define 	IO_CTRL4_AGPIO1_DRIVE 	IO_CTRL4_AGPIO1_DRIVE_Msk
#define 	IO_CTRL4_AGPIO1_ENZI_Pos 	(0x18U)
#define 	IO_CTRL4_AGPIO1_ENZI_Msk 	(0x1UL << IO_CTRL4_AGPIO1_ENZI_Pos) 	/*!< 0x01000000 */
#define 	IO_CTRL4_AGPIO1_ENZI 	IO_CTRL4_AGPIO1_ENZI_Msk
#define IO_CTRL5 	(0x00000614UL) 	/*<! Input Output PAD, Control registers 5 */
#define 	IO_CTRL5_SCL_I2COUTE_Pos 	(0x0U)
#define 	IO_CTRL5_SCL_I2COUTE_Msk 	(0x1UL << IO_CTRL5_SCL_I2COUTE_Pos) 	/*!< 0x00000001 */
#define 	IO_CTRL5_SCL_I2COUTE 	IO_CTRL5_SCL_I2COUTE_Msk
#define 	IO_CTRL5_SCL_LOADSEL_Pos 	(0x1U)
#define 	IO_CTRL5_SCL_LOADSEL_Msk 	(0x1UL << IO_CTRL5_SCL_LOADSEL_Pos) 	/*!< 0x00000002 */
#define 	IO_CTRL5_SCL_LOADSEL 	IO_CTRL5_SCL_LOADSEL_Msk
#define 	IO_CTRL5_SCL_DRIVE_Pos 	(0x2U)
#define 	IO_CTRL5_SCL_DRIVE_Msk 	(0x7UL << IO_CTRL5_SCL_DRIVE_Pos) 	/*!< 0x0000001C */
#define 	IO_CTRL5_SCL_DRIVE 	IO_CTRL5_SCL_DRIVE_Msk
#define 	IO_CTRL5_SCL_BUSMODE_Pos 	(0x5U)
#define 	IO_CTRL5_SCL_BUSMODE_Msk 	(0x1UL << IO_CTRL5_SCL_BUSMODE_Pos) 	/*!< 0x00000020 */
#define 	IO_CTRL5_SCL_BUSMODE 	IO_CTRL5_SCL_BUSMODE_Msk
#define 	IO_CTRL5_SCL_DELAYRX_Pos 	(0x6U)
#define 	IO_CTRL5_SCL_DELAYRX_Msk 	(0x1UL << IO_CTRL5_SCL_DELAYRX_Pos) 	/*!< 0x00000040 */
#define 	IO_CTRL5_SCL_DELAYRX 	IO_CTRL5_SCL_DELAYRX_Msk
#define 	IO_CTRL5_SCL_FMFE_Pos 	(0x7U)
#define 	IO_CTRL5_SCL_FMFE_Msk 	(0x1UL << IO_CTRL5_SCL_FMFE_Pos) 	/*!< 0x00000080 */
#define 	IO_CTRL5_SCL_FMFE 	IO_CTRL5_SCL_FMFE_Msk
#define 	IO_CTRL5_SCL_I2CINE_Pos 	(0x8U)
#define 	IO_CTRL5_SCL_I2CINE_Msk 	(0x1UL << IO_CTRL5_SCL_I2CINE_Pos) 	/*!< 0x00000100 */
#define 	IO_CTRL5_SCL_I2CINE 	IO_CTRL5_SCL_I2CINE_Msk
#define 	IO_CTRL5_SDA_I2COUTE_Pos 	(0x9U)
#define 	IO_CTRL5_SDA_I2COUTE_Msk 	(0x1UL << IO_CTRL5_SDA_I2COUTE_Pos) 	/*!< 0x00000200 */
#define 	IO_CTRL5_SDA_I2COUTE 	IO_CTRL5_SDA_I2COUTE_Msk
#define 	IO_CTRL5_SDA_LOADSEL_Pos 	(0xAU)
#define 	IO_CTRL5_SDA_LOADSEL_Msk 	(0x1UL << IO_CTRL5_SDA_LOADSEL_Pos) 	/*!< 0x00000400 */
#define 	IO_CTRL5_SDA_LOADSEL 	IO_CTRL5_SDA_LOADSEL_Msk
#define 	IO_CTRL5_SDA_DRIVE_Pos 	(0xBU)
#define 	IO_CTRL5_SDA_DRIVE_Msk 	(0x7UL << IO_CTRL5_SDA_DRIVE_Pos) 	/*!< 0x00003800 */
#define 	IO_CTRL5_SDA_DRIVE 	IO_CTRL5_SDA_DRIVE_Msk
#define 	IO_CTRL5_SDA_BUSMODE_Pos 	(0xEU)
#define 	IO_CTRL5_SDA_BUSMODE_Msk 	(0x1UL << IO_CTRL5_SDA_BUSMODE_Pos) 	/*!< 0x00004000 */
#define 	IO_CTRL5_SDA_BUSMODE 	IO_CTRL5_SDA_BUSMODE_Msk
#define 	IO_CTRL5_SDA_DELAYRX_Pos 	(0xFU)
#define 	IO_CTRL5_SDA_DELAYRX_Msk 	(0x1UL << IO_CTRL5_SDA_DELAYRX_Pos) 	/*!< 0x00008000 */
#define 	IO_CTRL5_SDA_DELAYRX 	IO_CTRL5_SDA_DELAYRX_Msk
#define 	IO_CTRL5_SDA_FMFE_Pos 	(0x10U)
#define 	IO_CTRL5_SDA_FMFE_Msk 	(0x1UL << IO_CTRL5_SDA_FMFE_Pos) 	/*!< 0x00010000 */
#define 	IO_CTRL5_SDA_FMFE 	IO_CTRL5_SDA_FMFE_Msk
#define 	IO_CTRL5_SDA_I2CINE_Pos 	(0x11U)
#define 	IO_CTRL5_SDA_I2CINE_Msk 	(0x1UL << IO_CTRL5_SDA_I2CINE_Pos) 	/*!< 0x00020000 */
#define 	IO_CTRL5_SDA_I2CINE 	IO_CTRL5_SDA_I2CINE_Msk
#define 	IO_CTRL5_AGPIO_TA_Pos 	(0x12U)
#define 	IO_CTRL5_AGPIO_TA_Msk 	(0x1UL << IO_CTRL5_AGPIO_TA_Pos) 	/*!< 0x00040000 */
#define 	IO_CTRL5_AGPIO_TA 	IO_CTRL5_AGPIO_TA_Msk
#define 	IO_CTRL5_AGPIO_TEN_Pos 	(0x13U)
#define 	IO_CTRL5_AGPIO_TEN_Msk 	(0x1UL << IO_CTRL5_AGPIO_TEN_Pos) 	/*!< 0x00080000 */
#define 	IO_CTRL5_AGPIO_TEN 	IO_CTRL5_AGPIO_TEN_Msk
#define 	IO_CTRL5_AGPIO_TM_Pos 	(0x14U)
#define 	IO_CTRL5_AGPIO_TM_Msk 	(0x1UL << IO_CTRL5_AGPIO_TM_Pos) 	/*!< 0x00100000 */
#define 	IO_CTRL5_AGPIO_TM 	IO_CTRL5_AGPIO_TM_Msk
#define GPO_PX_INIT_CTRL0 	(0x00000800UL) 	/*<! GPO_PX_INIT configuration setting_0. */
#define 	GPO_PX_INIT_CTRL0_ENABLE_Pos 	(0x0U)
#define 	GPO_PX_INIT_CTRL0_ENABLE_Msk 	(0x1UL << GPO_PX_INIT_CTRL0_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	GPO_PX_INIT_CTRL0_ENABLE 	GPO_PX_INIT_CTRL0_ENABLE_Msk
#define 	GPO_PX_INIT_CTRL0_PERIOD_Pos 	(0x1U)
#define 	GPO_PX_INIT_CTRL0_PERIOD_Msk 	(0xFFFFFUL << GPO_PX_INIT_CTRL0_PERIOD_Pos) 	/*!< 0x001FFFFE */
#define 	GPO_PX_INIT_CTRL0_PERIOD 	GPO_PX_INIT_CTRL0_PERIOD_Msk
#define 	GPO_PX_INIT_CTRL0_POL_Pos 	(0x15U)
#define 	GPO_PX_INIT_CTRL0_POL_Msk 	(0x1UL << GPO_PX_INIT_CTRL0_POL_Pos) 	/*!< 0x00200000 */
#define 	GPO_PX_INIT_CTRL0_POL 	GPO_PX_INIT_CTRL0_POL_Msk
#define GPO_PX_INIT_CTRL1 	(0x00000804UL) 	/*<! GPO_PX_INIT configuration setting_1. */
#define 	GPO_PX_INIT_CTRL1_DELAY1_Pos 	(0x0U)
#define 	GPO_PX_INIT_CTRL1_DELAY1_Msk 	(0xFFFFFUL << GPO_PX_INIT_CTRL1_DELAY1_Pos) 	/*!< 0x000FFFFF */
#define 	GPO_PX_INIT_CTRL1_DELAY1 	GPO_PX_INIT_CTRL1_DELAY1_Msk
#define GPO_PX_INIT_CTRL2 	(0x00000808UL) 	/*<! GPO_PX_INIT configuration setting_2. */
#define 	GPO_PX_INIT_CTRL2_DELAY2_Pos 	(0x0U)
#define 	GPO_PX_INIT_CTRL2_DELAY2_Msk 	(0xFFFFFUL << GPO_PX_INIT_CTRL2_DELAY2_Pos) 	/*!< 0x000FFFFF */
#define 	GPO_PX_INIT_CTRL2_DELAY2 	GPO_PX_INIT_CTRL2_DELAY2_Msk
#define GPO_PX_RST_AMP_CTRL0 	(0x0000080CUL) 	/*<! GPO_PX_RST_AMP configuration setting_0. */
#define 	GPO_PX_RST_AMP_CTRL0_ENABLE_Pos 	(0x0U)
#define 	GPO_PX_RST_AMP_CTRL0_ENABLE_Msk 	(0x1UL << GPO_PX_RST_AMP_CTRL0_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	GPO_PX_RST_AMP_CTRL0_ENABLE 	GPO_PX_RST_AMP_CTRL0_ENABLE_Msk
#define 	GPO_PX_RST_AMP_CTRL0_PERIOD_Pos 	(0x1U)
#define 	GPO_PX_RST_AMP_CTRL0_PERIOD_Msk 	(0xFFFFUL << GPO_PX_RST_AMP_CTRL0_PERIOD_Pos) 	/*!< 0x0001FFFE */
#define 	GPO_PX_RST_AMP_CTRL0_PERIOD 	GPO_PX_RST_AMP_CTRL0_PERIOD_Msk
#define 	GPO_PX_RST_AMP_CTRL0_POL_Pos 	(0x11U)
#define 	GPO_PX_RST_AMP_CTRL0_POL_Msk 	(0x1UL << GPO_PX_RST_AMP_CTRL0_POL_Pos) 	/*!< 0x00020000 */
#define 	GPO_PX_RST_AMP_CTRL0_POL 	GPO_PX_RST_AMP_CTRL0_POL_Msk
#define GPO_PX_RST_AMP_CTRL1 	(0x00000810UL) 	/*<! GPO_PX_RST_AMP configuration setting_1. */
#define 	GPO_PX_RST_AMP_CTRL1_DELAY1_Pos 	(0x0U)
#define 	GPO_PX_RST_AMP_CTRL1_DELAY1_Msk 	(0xFFFFUL << GPO_PX_RST_AMP_CTRL1_DELAY1_Pos) 	/*!< 0x0000FFFF */
#define 	GPO_PX_RST_AMP_CTRL1_DELAY1 	GPO_PX_RST_AMP_CTRL1_DELAY1_Msk
#define 	GPO_PX_RST_AMP_CTRL1_DELAY2_Pos 	(0x10U)
#define 	GPO_PX_RST_AMP_CTRL1_DELAY2_Msk 	(0xFFFFUL << GPO_PX_RST_AMP_CTRL1_DELAY2_Pos) 	/*!< 0xFFFF0000 */
#define 	GPO_PX_RST_AMP_CTRL1_DELAY2 	GPO_PX_RST_AMP_CTRL1_DELAY2_Msk
#define GPO_PX_RST_CMP_CTRL0 	(0x00000814UL) 	/*<! GPO_PX_RST_CMP configuration setting_0. */
#define 	GPO_PX_RST_CMP_CTRL0_ENABLE_Pos 	(0x0U)
#define 	GPO_PX_RST_CMP_CTRL0_ENABLE_Msk 	(0x1UL << GPO_PX_RST_CMP_CTRL0_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	GPO_PX_RST_CMP_CTRL0_ENABLE 	GPO_PX_RST_CMP_CTRL0_ENABLE_Msk
#define 	GPO_PX_RST_CMP_CTRL0_PERIOD_Pos 	(0x1U)
#define 	GPO_PX_RST_CMP_CTRL0_PERIOD_Msk 	(0xFFFFUL << GPO_PX_RST_CMP_CTRL0_PERIOD_Pos) 	/*!< 0x0001FFFE */
#define 	GPO_PX_RST_CMP_CTRL0_PERIOD 	GPO_PX_RST_CMP_CTRL0_PERIOD_Msk
#define 	GPO_PX_RST_CMP_CTRL0_POL_Pos 	(0x11U)
#define 	GPO_PX_RST_CMP_CTRL0_POL_Msk 	(0x1UL << GPO_PX_RST_CMP_CTRL0_POL_Pos) 	/*!< 0x00020000 */
#define 	GPO_PX_RST_CMP_CTRL0_POL 	GPO_PX_RST_CMP_CTRL0_POL_Msk
#define GPO_PX_RST_CMP_CTRL1 	(0x00000818UL) 	/*<! GPO_PX_RST_CMP configuration setting_1. */
#define 	GPO_PX_RST_CMP_CTRL1_DELAY1_Pos 	(0x0U)
#define 	GPO_PX_RST_CMP_CTRL1_DELAY1_Msk 	(0xFFFFUL << GPO_PX_RST_CMP_CTRL1_DELAY1_Pos) 	/*!< 0x0000FFFF */
#define 	GPO_PX_RST_CMP_CTRL1_DELAY1 	GPO_PX_RST_CMP_CTRL1_DELAY1_Msk
#define 	GPO_PX_RST_CMP_CTRL1_DELAY2_Pos 	(0x10U)
#define 	GPO_PX_RST_CMP_CTRL1_DELAY2_Msk 	(0xFFFFUL << GPO_PX_RST_CMP_CTRL1_DELAY2_Pos) 	/*!< 0xFFFF0000 */
#define 	GPO_PX_RST_CMP_CTRL1_DELAY2 	GPO_PX_RST_CMP_CTRL1_DELAY2_Msk
#define GPO_PX_RST_BIAS_CTRL0 	(0x0000081CUL) 	/*<! GPO_PX_RST_BIAS configuration setting_0. */
#define 	GPO_PX_RST_BIAS_CTRL0_ENABLE_Pos 	(0x0U)
#define 	GPO_PX_RST_BIAS_CTRL0_ENABLE_Msk 	(0x1UL << GPO_PX_RST_BIAS_CTRL0_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	GPO_PX_RST_BIAS_CTRL0_ENABLE 	GPO_PX_RST_BIAS_CTRL0_ENABLE_Msk
#define 	GPO_PX_RST_BIAS_CTRL0_PERIOD_Pos 	(0x1U)
#define 	GPO_PX_RST_BIAS_CTRL0_PERIOD_Msk 	(0xFFFFUL << GPO_PX_RST_BIAS_CTRL0_PERIOD_Pos) 	/*!< 0x0001FFFE */
#define 	GPO_PX_RST_BIAS_CTRL0_PERIOD 	GPO_PX_RST_BIAS_CTRL0_PERIOD_Msk
#define 	GPO_PX_RST_BIAS_CTRL0_POL_Pos 	(0x11U)
#define 	GPO_PX_RST_BIAS_CTRL0_POL_Msk 	(0x1UL << GPO_PX_RST_BIAS_CTRL0_POL_Pos) 	/*!< 0x00020000 */
#define 	GPO_PX_RST_BIAS_CTRL0_POL 	GPO_PX_RST_BIAS_CTRL0_POL_Msk
#define GPO_PX_RST_BIAS_CTRL1 	(0x00000820UL) 	/*<! GPO_PX_RST_BIAS configuration setting_1. */
#define 	GPO_PX_RST_BIAS_CTRL1_DELAY1_Pos 	(0x0U)
#define 	GPO_PX_RST_BIAS_CTRL1_DELAY1_Msk 	(0xFFFFUL << GPO_PX_RST_BIAS_CTRL1_DELAY1_Pos) 	/*!< 0x0000FFFF */
#define 	GPO_PX_RST_BIAS_CTRL1_DELAY1 	GPO_PX_RST_BIAS_CTRL1_DELAY1_Msk
#define 	GPO_PX_RST_BIAS_CTRL1_DELAY2_Pos 	(0x10U)
#define 	GPO_PX_RST_BIAS_CTRL1_DELAY2_Msk 	(0xFFFFUL << GPO_PX_RST_BIAS_CTRL1_DELAY2_Pos) 	/*!< 0xFFFF0000 */
#define 	GPO_PX_RST_BIAS_CTRL1_DELAY2 	GPO_PX_RST_BIAS_CTRL1_DELAY2_Msk
#define GPO_PX_ACT_CTRL0 	(0x00000824UL) 	/*<! GPO_PX_ACT configuration setting_0. */
#define 	GPO_PX_ACT_CTRL0_ENABLE_Pos 	(0x0U)
#define 	GPO_PX_ACT_CTRL0_ENABLE_Msk 	(0x1UL << GPO_PX_ACT_CTRL0_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	GPO_PX_ACT_CTRL0_ENABLE 	GPO_PX_ACT_CTRL0_ENABLE_Msk
#define 	GPO_PX_ACT_CTRL0_PERIOD_Pos 	(0x1U)
#define 	GPO_PX_ACT_CTRL0_PERIOD_Msk 	(0xFFFFUL << GPO_PX_ACT_CTRL0_PERIOD_Pos) 	/*!< 0x0001FFFE */
#define 	GPO_PX_ACT_CTRL0_PERIOD 	GPO_PX_ACT_CTRL0_PERIOD_Msk
#define 	GPO_PX_ACT_CTRL0_POL_Pos 	(0x11U)
#define 	GPO_PX_ACT_CTRL0_POL_Msk 	(0x1UL << GPO_PX_ACT_CTRL0_POL_Pos) 	/*!< 0x00020000 */
#define 	GPO_PX_ACT_CTRL0_POL 	GPO_PX_ACT_CTRL0_POL_Msk
#define GPO_PX_ACT_CTRL1 	(0x00000828UL) 	/*<! GPO_PX_ACT configuration setting_1. */
#define 	GPO_PX_ACT_CTRL1_DELAY1_Pos 	(0x0U)
#define 	GPO_PX_ACT_CTRL1_DELAY1_Msk 	(0xFFFFUL << GPO_PX_ACT_CTRL1_DELAY1_Pos) 	/*!< 0x0000FFFF */
#define 	GPO_PX_ACT_CTRL1_DELAY1 	GPO_PX_ACT_CTRL1_DELAY1_Msk
#define 	GPO_PX_ACT_CTRL1_DELAY2_Pos 	(0x10U)
#define 	GPO_PX_ACT_CTRL1_DELAY2_Msk 	(0xFFFFUL << GPO_PX_ACT_CTRL1_DELAY2_Pos) 	/*!< 0xFFFF0000 */
#define 	GPO_PX_ACT_CTRL1_DELAY2 	GPO_PX_ACT_CTRL1_DELAY2_Msk
#define GPO_PX_TRG_CTRL0 	(0x0000082CUL) 	/*<! GPO_PX_TRG configuration setting_0. */
#define 	GPO_PX_TRG_CTRL0_ENABLE_Pos 	(0x0U)
#define 	GPO_PX_TRG_CTRL0_ENABLE_Msk 	(0x1UL << GPO_PX_TRG_CTRL0_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	GPO_PX_TRG_CTRL0_ENABLE 	GPO_PX_TRG_CTRL0_ENABLE_Msk
#define 	GPO_PX_TRG_CTRL0_PERIOD_Pos 	(0x1U)
#define 	GPO_PX_TRG_CTRL0_PERIOD_Msk 	(0xFFFFUL << GPO_PX_TRG_CTRL0_PERIOD_Pos) 	/*!< 0x0001FFFE */
#define 	GPO_PX_TRG_CTRL0_PERIOD 	GPO_PX_TRG_CTRL0_PERIOD_Msk
#define 	GPO_PX_TRG_CTRL0_POL_Pos 	(0x11U)
#define 	GPO_PX_TRG_CTRL0_POL_Msk 	(0x1UL << GPO_PX_TRG_CTRL0_POL_Pos) 	/*!< 0x00020000 */
#define 	GPO_PX_TRG_CTRL0_POL 	GPO_PX_TRG_CTRL0_POL_Msk
#define GPO_PX_TRG_CTRL1 	(0x00000830UL) 	/*<! GPO_PX_TRG configuration setting_1. */
#define 	GPO_PX_TRG_CTRL1_DELAY1_Pos 	(0x0U)
#define 	GPO_PX_TRG_CTRL1_DELAY1_Msk 	(0xFFFFUL << GPO_PX_TRG_CTRL1_DELAY1_Pos) 	/*!< 0x0000FFFF */
#define 	GPO_PX_TRG_CTRL1_DELAY1 	GPO_PX_TRG_CTRL1_DELAY1_Msk
#define 	GPO_PX_TRG_CTRL1_DELAY2_Pos 	(0x10U)
#define 	GPO_PX_TRG_CTRL1_DELAY2_Msk 	(0xFFFFUL << GPO_PX_TRG_CTRL1_DELAY2_Pos) 	/*!< 0xFFFF0000 */
#define 	GPO_PX_TRG_CTRL1_DELAY2 	GPO_PX_TRG_CTRL1_DELAY2_Msk
#define GPO_PX_MASK_B_CTRL0 	(0x00000834UL) 	/*<! GPO_PX_MASK configuration setting_0. */
#define 	GPO_PX_MASK_B_CTRL0_ENABLE_Pos 	(0x0U)
#define 	GPO_PX_MASK_B_CTRL0_ENABLE_Msk 	(0x1UL << GPO_PX_MASK_B_CTRL0_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	GPO_PX_MASK_B_CTRL0_ENABLE 	GPO_PX_MASK_B_CTRL0_ENABLE_Msk
#define 	GPO_PX_MASK_B_CTRL0_PERIOD_Pos 	(0x1U)
#define 	GPO_PX_MASK_B_CTRL0_PERIOD_Msk 	(0xFFFFUL << GPO_PX_MASK_B_CTRL0_PERIOD_Pos) 	/*!< 0x0001FFFE */
#define 	GPO_PX_MASK_B_CTRL0_PERIOD 	GPO_PX_MASK_B_CTRL0_PERIOD_Msk
#define 	GPO_PX_MASK_B_CTRL0_POL_Pos 	(0x11U)
#define 	GPO_PX_MASK_B_CTRL0_POL_Msk 	(0x1UL << GPO_PX_MASK_B_CTRL0_POL_Pos) 	/*!< 0x00020000 */
#define 	GPO_PX_MASK_B_CTRL0_POL 	GPO_PX_MASK_B_CTRL0_POL_Msk
#define GPO_PX_MASK_B_CTRL1 	(0x00000838UL) 	/*<! GPO_PX_MASK configuration setting_1. */
#define 	GPO_PX_MASK_B_CTRL1_DELAY1_Pos 	(0x0U)
#define 	GPO_PX_MASK_B_CTRL1_DELAY1_Msk 	(0xFFFFUL << GPO_PX_MASK_B_CTRL1_DELAY1_Pos) 	/*!< 0x0000FFFF */
#define 	GPO_PX_MASK_B_CTRL1_DELAY1 	GPO_PX_MASK_B_CTRL1_DELAY1_Msk
#define 	GPO_PX_MASK_B_CTRL1_DELAY2_Pos 	(0x10U)
#define 	GPO_PX_MASK_B_CTRL1_DELAY2_Msk 	(0xFFFFUL << GPO_PX_MASK_B_CTRL1_DELAY2_Pos) 	/*!< 0xFFFF0000 */
#define 	GPO_PX_MASK_B_CTRL1_DELAY2 	GPO_PX_MASK_B_CTRL1_DELAY2_Msk
#define GPO_GLOBAL_CTRL 	(0x0000083CUL) 	/*<! Enable all GPOs, test latch pixel starts working. */
#define 	GPO_GLOBAL_CTRL_ENABLE_Pos 	(0x0U)
#define 	GPO_GLOBAL_CTRL_ENABLE_Msk 	(0x1UL << GPO_GLOBAL_CTRL_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	GPO_GLOBAL_CTRL_ENABLE 	GPO_GLOBAL_CTRL_ENABLE_Msk

/* ------------------------------------------------------")
 * BIAS: Bias generators Register Map
 * ------------------------------------------------------ */

#define BIAS_BIAS_PR_HV0 	(0x00001000UL) 	/*<! 'bias_pr_hv config bank0' */
#define 	BIAS_PR_HV0_CTL_Pos 	(0x0U)
#define 	BIAS_PR_HV0_CTL_Msk 	(0x7FUL << BIAS_PR_HV0_CTL_Pos) 	/*!< 0x0000007F */
#define 	BIAS_PR_HV0_CTL 	BIAS_PR_HV0_CTL_Msk
#define 	BIAS_PR_HV0_BUF_STG_Pos 	(0x10U)
#define 	BIAS_PR_HV0_BUF_STG_Msk 	(0x3UL << BIAS_PR_HV0_BUF_STG_Pos) 	/*!< 0x00030000 */
#define 	BIAS_PR_HV0_BUF_STG 	BIAS_PR_HV0_BUF_STG_Msk
#define 	BIAS_PR_HV0_EN_Pos 	(0x18U)
#define 	BIAS_PR_HV0_EN_Msk 	(0x1UL << BIAS_PR_HV0_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_PR_HV0_EN 	BIAS_PR_HV0_EN_Msk
#define 	BIAS_PR_HV0_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_PR_HV0_PULL_SEL_Msk 	(0x1UL << BIAS_PR_HV0_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_PR_HV0_PULL_SEL 	BIAS_PR_HV0_PULL_SEL_Msk
#define 	BIAS_PR_HV0_SINGLE_Pos 	(0x1CU)
#define 	BIAS_PR_HV0_SINGLE_Msk 	(0x1UL << BIAS_PR_HV0_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_PR_HV0_SINGLE 	BIAS_PR_HV0_SINGLE_Msk
#define BIAS_BIAS_FO_HV0 	(0x00001004UL) 	/*<! 'bias_fo_hv config bank0' */
#define 	BIAS_FO_HV0_CTL_Pos 	(0x0U)
#define 	BIAS_FO_HV0_CTL_Msk 	(0x7FUL << BIAS_FO_HV0_CTL_Pos) 	/*!< 0x0000007F */
#define 	BIAS_FO_HV0_CTL 	BIAS_FO_HV0_CTL_Msk
#define 	BIAS_FO_HV0_BUF_STG_Pos 	(0x10U)
#define 	BIAS_FO_HV0_BUF_STG_Msk 	(0x3UL << BIAS_FO_HV0_BUF_STG_Pos) 	/*!< 0x00030000 */
#define 	BIAS_FO_HV0_BUF_STG 	BIAS_FO_HV0_BUF_STG_Msk
#define 	BIAS_FO_HV0_EN_Pos 	(0x18U)
#define 	BIAS_FO_HV0_EN_Msk 	(0x1UL << BIAS_FO_HV0_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_FO_HV0_EN 	BIAS_FO_HV0_EN_Msk
#define 	BIAS_FO_HV0_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_FO_HV0_PULL_SEL_Msk 	(0x1UL << BIAS_FO_HV0_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_FO_HV0_PULL_SEL 	BIAS_FO_HV0_PULL_SEL_Msk
#define 	BIAS_FO_HV0_SINGLE_Pos 	(0x1CU)
#define 	BIAS_FO_HV0_SINGLE_Msk 	(0x1UL << BIAS_FO_HV0_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_FO_HV0_SINGLE 	BIAS_FO_HV0_SINGLE_Msk
#define BIAS_BIAS_FES_HV0 	(0x00001008UL) 	/*<! 'bias_fes_hv config bank0' */
#define 	BIAS_FES_HV0_CTL_Pos 	(0x0U)
#define 	BIAS_FES_HV0_CTL_Msk 	(0x7FUL << BIAS_FES_HV0_CTL_Pos) 	/*!< 0x0000007F */
#define 	BIAS_FES_HV0_CTL 	BIAS_FES_HV0_CTL_Msk
#define 	BIAS_FES_HV0_BUF_STG_Pos 	(0x10U)
#define 	BIAS_FES_HV0_BUF_STG_Msk 	(0x3UL << BIAS_FES_HV0_BUF_STG_Pos) 	/*!< 0x00030000 */
#define 	BIAS_FES_HV0_BUF_STG 	BIAS_FES_HV0_BUF_STG_Msk
#define 	BIAS_FES_HV0_EN_Pos 	(0x18U)
#define 	BIAS_FES_HV0_EN_Msk 	(0x1UL << BIAS_FES_HV0_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_FES_HV0_EN 	BIAS_FES_HV0_EN_Msk
#define 	BIAS_FES_HV0_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_FES_HV0_PULL_SEL_Msk 	(0x1UL << BIAS_FES_HV0_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_FES_HV0_PULL_SEL 	BIAS_FES_HV0_PULL_SEL_Msk
#define 	BIAS_FES_HV0_SINGLE_Pos 	(0x1CU)
#define 	BIAS_FES_HV0_SINGLE_Msk 	(0x1UL << BIAS_FES_HV0_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_FES_HV0_SINGLE 	BIAS_FES_HV0_SINGLE_Msk
#define BIAS_BIAS_PR_HV1 	(0x0000100CUL) 	/*<! 'bias_pr_hv config bank1' */
#define 	BIAS_PR_HV1_CTL_Pos 	(0x0U)
#define 	BIAS_PR_HV1_CTL_Msk 	(0x7FUL << BIAS_PR_HV1_CTL_Pos) 	/*!< 0x0000007F */
#define 	BIAS_PR_HV1_CTL 	BIAS_PR_HV1_CTL_Msk
#define 	BIAS_PR_HV1_BUF_STG_Pos 	(0x10U)
#define 	BIAS_PR_HV1_BUF_STG_Msk 	(0x3UL << BIAS_PR_HV1_BUF_STG_Pos) 	/*!< 0x00030000 */
#define 	BIAS_PR_HV1_BUF_STG 	BIAS_PR_HV1_BUF_STG_Msk
#define 	BIAS_PR_HV1_EN_Pos 	(0x18U)
#define 	BIAS_PR_HV1_EN_Msk 	(0x1UL << BIAS_PR_HV1_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_PR_HV1_EN 	BIAS_PR_HV1_EN_Msk
#define 	BIAS_PR_HV1_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_PR_HV1_PULL_SEL_Msk 	(0x1UL << BIAS_PR_HV1_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_PR_HV1_PULL_SEL 	BIAS_PR_HV1_PULL_SEL_Msk
#define 	BIAS_PR_HV1_SINGLE_Pos 	(0x1CU)
#define 	BIAS_PR_HV1_SINGLE_Msk 	(0x1UL << BIAS_PR_HV1_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_PR_HV1_SINGLE 	BIAS_PR_HV1_SINGLE_Msk
#define BIAS_BIAS_FO_HV1 	(0x00001010UL) 	/*<! 'bias_fo_hv config bank1' */
#define 	BIAS_FO_HV1_CTL_Pos 	(0x0U)
#define 	BIAS_FO_HV1_CTL_Msk 	(0x7FUL << BIAS_FO_HV1_CTL_Pos) 	/*!< 0x0000007F */
#define 	BIAS_FO_HV1_CTL 	BIAS_FO_HV1_CTL_Msk
#define 	BIAS_FO_HV1_BUF_STG_Pos 	(0x10U)
#define 	BIAS_FO_HV1_BUF_STG_Msk 	(0x3UL << BIAS_FO_HV1_BUF_STG_Pos) 	/*!< 0x00030000 */
#define 	BIAS_FO_HV1_BUF_STG 	BIAS_FO_HV1_BUF_STG_Msk
#define 	BIAS_FO_HV1_EN_Pos 	(0x18U)
#define 	BIAS_FO_HV1_EN_Msk 	(0x1UL << BIAS_FO_HV1_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_FO_HV1_EN 	BIAS_FO_HV1_EN_Msk
#define 	BIAS_FO_HV1_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_FO_HV1_PULL_SEL_Msk 	(0x1UL << BIAS_FO_HV1_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_FO_HV1_PULL_SEL 	BIAS_FO_HV1_PULL_SEL_Msk
#define 	BIAS_FO_HV1_SINGLE_Pos 	(0x1CU)
#define 	BIAS_FO_HV1_SINGLE_Msk 	(0x1UL << BIAS_FO_HV1_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_FO_HV1_SINGLE 	BIAS_FO_HV1_SINGLE_Msk
#define BIAS_BIAS_FES_HV1 	(0x00001014UL) 	/*<! 'bias_fes_hv config bank1' */
#define 	BIAS_FES_HV1_CTL_Pos 	(0x0U)
#define 	BIAS_FES_HV1_CTL_Msk 	(0x7FUL << BIAS_FES_HV1_CTL_Pos) 	/*!< 0x0000007F */
#define 	BIAS_FES_HV1_CTL 	BIAS_FES_HV1_CTL_Msk
#define 	BIAS_FES_HV1_BUF_STG_Pos 	(0x10U)
#define 	BIAS_FES_HV1_BUF_STG_Msk 	(0x3UL << BIAS_FES_HV1_BUF_STG_Pos) 	/*!< 0x00030000 */
#define 	BIAS_FES_HV1_BUF_STG 	BIAS_FES_HV1_BUF_STG_Msk
#define 	BIAS_FES_HV1_EN_Pos 	(0x18U)
#define 	BIAS_FES_HV1_EN_Msk 	(0x1UL << BIAS_FES_HV1_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_FES_HV1_EN 	BIAS_FES_HV1_EN_Msk
#define 	BIAS_FES_HV1_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_FES_HV1_PULL_SEL_Msk 	(0x1UL << BIAS_FES_HV1_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_FES_HV1_PULL_SEL 	BIAS_FES_HV1_PULL_SEL_Msk
#define 	BIAS_FES_HV1_SINGLE_Pos 	(0x1CU)
#define 	BIAS_FES_HV1_SINGLE_Msk 	(0x1UL << BIAS_FES_HV1_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_FES_HV1_SINGLE 	BIAS_FES_HV1_SINGLE_Msk
#define BIAS_BIAS_HPF_LV0 	(0x00001100UL) 	/*<! 'bias_hpf_lv config bank0' */
#define 	BIAS_HPF_LV0_CTL_Pos 	(0x0U)
#define 	BIAS_HPF_LV0_CTL_Msk 	(0x7FUL << BIAS_HPF_LV0_CTL_Pos) 	/*!< 0x0000007F */
#define 	BIAS_HPF_LV0_CTL 	BIAS_HPF_LV0_CTL_Msk
#define 	BIAS_HPF_LV0_BUF_STG_Pos 	(0x10U)
#define 	BIAS_HPF_LV0_BUF_STG_Msk 	(0x3UL << BIAS_HPF_LV0_BUF_STG_Pos) 	/*!< 0x00030000 */
#define 	BIAS_HPF_LV0_BUF_STG 	BIAS_HPF_LV0_BUF_STG_Msk
#define 	BIAS_HPF_LV0_EN_Pos 	(0x18U)
#define 	BIAS_HPF_LV0_EN_Msk 	(0x1UL << BIAS_HPF_LV0_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_HPF_LV0_EN 	BIAS_HPF_LV0_EN_Msk
#define 	BIAS_HPF_LV0_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_HPF_LV0_PULL_SEL_Msk 	(0x1UL << BIAS_HPF_LV0_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_HPF_LV0_PULL_SEL 	BIAS_HPF_LV0_PULL_SEL_Msk
#define 	BIAS_HPF_LV0_SINGLE_Pos 	(0x1CU)
#define 	BIAS_HPF_LV0_SINGLE_Msk 	(0x1UL << BIAS_HPF_LV0_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_HPF_LV0_SINGLE 	BIAS_HPF_LV0_SINGLE_Msk
#define BIAS_BIAS_DIFF_ON_LV0 	(0x00001104UL) 	/*<! 'bias_diff_on_lv config bank0' */
#define 	BIAS_DIFF_ON_LV0_CTL_Pos 	(0x0U)
#define 	BIAS_DIFF_ON_LV0_CTL_Msk 	(0x7FUL << BIAS_DIFF_ON_LV0_CTL_Pos) 	/*!< 0x0000007F */
#define 	BIAS_DIFF_ON_LV0_CTL 	BIAS_DIFF_ON_LV0_CTL_Msk
#define 	BIAS_DIFF_ON_LV0_BUF_STG_Pos 	(0x10U)
#define 	BIAS_DIFF_ON_LV0_BUF_STG_Msk 	(0x3UL << BIAS_DIFF_ON_LV0_BUF_STG_Pos) 	/*!< 0x00030000 */
#define 	BIAS_DIFF_ON_LV0_BUF_STG 	BIAS_DIFF_ON_LV0_BUF_STG_Msk
#define 	BIAS_DIFF_ON_LV0_IBTYPE_SEL_Pos 	(0x13U)
#define 	BIAS_DIFF_ON_LV0_IBTYPE_SEL_Msk 	(0x1UL << BIAS_DIFF_ON_LV0_IBTYPE_SEL_Pos) 	/*!< 0x00080000 */
#define 	BIAS_DIFF_ON_LV0_IBTYPE_SEL 	BIAS_DIFF_ON_LV0_IBTYPE_SEL_Msk
#define 	BIAS_DIFF_ON_LV0_EN_Pos 	(0x18U)
#define 	BIAS_DIFF_ON_LV0_EN_Msk 	(0x1UL << BIAS_DIFF_ON_LV0_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_DIFF_ON_LV0_EN 	BIAS_DIFF_ON_LV0_EN_Msk
#define 	BIAS_DIFF_ON_LV0_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_DIFF_ON_LV0_PULL_SEL_Msk 	(0x1UL << BIAS_DIFF_ON_LV0_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_DIFF_ON_LV0_PULL_SEL 	BIAS_DIFF_ON_LV0_PULL_SEL_Msk
#define 	BIAS_DIFF_ON_LV0_SINGLE_Pos 	(0x1CU)
#define 	BIAS_DIFF_ON_LV0_SINGLE_Msk 	(0x1UL << BIAS_DIFF_ON_LV0_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_DIFF_ON_LV0_SINGLE 	BIAS_DIFF_ON_LV0_SINGLE_Msk
#define BIAS_BIAS_DIFF_LV0 	(0x00001108UL) 	/*<! 'bias_diff_lv config bank0' */
#define 	BIAS_DIFF_LV0_CTL_Pos 	(0x0U)
#define 	BIAS_DIFF_LV0_CTL_Msk 	(0x7FUL << BIAS_DIFF_LV0_CTL_Pos) 	/*!< 0x0000007F */
#define 	BIAS_DIFF_LV0_CTL 	BIAS_DIFF_LV0_CTL_Msk
#define 	BIAS_DIFF_LV0_BUF_STG_Pos 	(0x10U)
#define 	BIAS_DIFF_LV0_BUF_STG_Msk 	(0x3UL << BIAS_DIFF_LV0_BUF_STG_Pos) 	/*!< 0x00030000 */
#define 	BIAS_DIFF_LV0_BUF_STG 	BIAS_DIFF_LV0_BUF_STG_Msk
#define 	BIAS_DIFF_LV0_EN_Pos 	(0x18U)
#define 	BIAS_DIFF_LV0_EN_Msk 	(0x1UL << BIAS_DIFF_LV0_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_DIFF_LV0_EN 	BIAS_DIFF_LV0_EN_Msk
#define 	BIAS_DIFF_LV0_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_DIFF_LV0_PULL_SEL_Msk 	(0x1UL << BIAS_DIFF_LV0_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_DIFF_LV0_PULL_SEL 	BIAS_DIFF_LV0_PULL_SEL_Msk
#define 	BIAS_DIFF_LV0_SINGLE_Pos 	(0x1CU)
#define 	BIAS_DIFF_LV0_SINGLE_Msk 	(0x1UL << BIAS_DIFF_LV0_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_DIFF_LV0_SINGLE 	BIAS_DIFF_LV0_SINGLE_Msk
#define BIAS_BIAS_DIFF_OFF_LV0 	(0x0000110CUL) 	/*<! 'bias_diff_off_lv config bank0 */
#define 	BIAS_DIFF_OFF_LV0_CTL_Pos 	(0x0U)
#define 	BIAS_DIFF_OFF_LV0_CTL_Msk 	(0x7FUL << BIAS_DIFF_OFF_LV0_CTL_Pos) 	/*!< 0x0000007F */
#define 	BIAS_DIFF_OFF_LV0_CTL 	BIAS_DIFF_OFF_LV0_CTL_Msk
#define 	BIAS_DIFF_OFF_LV0_BUF_STG_Pos 	(0x10U)
#define 	BIAS_DIFF_OFF_LV0_BUF_STG_Msk 	(0x3UL << BIAS_DIFF_OFF_LV0_BUF_STG_Pos) 	/*!< 0x00030000 */
#define 	BIAS_DIFF_OFF_LV0_BUF_STG 	BIAS_DIFF_OFF_LV0_BUF_STG_Msk
#define 	BIAS_DIFF_OFF_LV0_IBTYPE_SEL_Pos 	(0x13U)
#define 	BIAS_DIFF_OFF_LV0_IBTYPE_SEL_Msk 	(0x1UL << BIAS_DIFF_OFF_LV0_IBTYPE_SEL_Pos) 	/*!< 0x00080000 */
#define 	BIAS_DIFF_OFF_LV0_IBTYPE_SEL 	BIAS_DIFF_OFF_LV0_IBTYPE_SEL_Msk
#define 	BIAS_DIFF_OFF_LV0_EN_Pos 	(0x18U)
#define 	BIAS_DIFF_OFF_LV0_EN_Msk 	(0x1UL << BIAS_DIFF_OFF_LV0_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_DIFF_OFF_LV0_EN 	BIAS_DIFF_OFF_LV0_EN_Msk
#define 	BIAS_DIFF_OFF_LV0_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_DIFF_OFF_LV0_PULL_SEL_Msk 	(0x1UL << BIAS_DIFF_OFF_LV0_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_DIFF_OFF_LV0_PULL_SEL 	BIAS_DIFF_OFF_LV0_PULL_SEL_Msk
#define 	BIAS_DIFF_OFF_LV0_SINGLE_Pos 	(0x1CU)
#define 	BIAS_DIFF_OFF_LV0_SINGLE_Msk 	(0x1UL << BIAS_DIFF_OFF_LV0_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_DIFF_OFF_LV0_SINGLE 	BIAS_DIFF_OFF_LV0_SINGLE_Msk
#define BIAS_BIAS_INV_LV0 	(0x00001110UL) 	/*<! 'bias_inv_lv config bank0' */
#define 	BIAS_INV_LV0_CTL_Pos 	(0x0U)
#define 	BIAS_INV_LV0_CTL_Msk 	(0x7FUL << BIAS_INV_LV0_CTL_Pos) 	/*!< 0x0000007F */
#define 	BIAS_INV_LV0_CTL 	BIAS_INV_LV0_CTL_Msk
#define 	BIAS_INV_LV0_BUF_STG_Pos 	(0x10U)
#define 	BIAS_INV_LV0_BUF_STG_Msk 	(0x3UL << BIAS_INV_LV0_BUF_STG_Pos) 	/*!< 0x00030000 */
#define 	BIAS_INV_LV0_BUF_STG 	BIAS_INV_LV0_BUF_STG_Msk
#define 	BIAS_INV_LV0_EN_Pos 	(0x18U)
#define 	BIAS_INV_LV0_EN_Msk 	(0x1UL << BIAS_INV_LV0_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_INV_LV0_EN 	BIAS_INV_LV0_EN_Msk
#define 	BIAS_INV_LV0_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_INV_LV0_PULL_SEL_Msk 	(0x1UL << BIAS_INV_LV0_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_INV_LV0_PULL_SEL 	BIAS_INV_LV0_PULL_SEL_Msk
#define 	BIAS_INV_LV0_SINGLE_Pos 	(0x1CU)
#define 	BIAS_INV_LV0_SINGLE_Msk 	(0x1UL << BIAS_INV_LV0_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_INV_LV0_SINGLE 	BIAS_INV_LV0_SINGLE_Msk
#define BIAS_BIAS_REFR_LV0 	(0x00001114UL) 	/*<! 'bias_refr_lv config bank0' */
#define 	BIAS_REFR_LV0_CTL_Pos 	(0x0U)
#define 	BIAS_REFR_LV0_CTL_Msk 	(0x7FUL << BIAS_REFR_LV0_CTL_Pos) 	/*!< 0x0000007F */
#define 	BIAS_REFR_LV0_CTL 	BIAS_REFR_LV0_CTL_Msk
#define 	BIAS_REFR_LV0_BUF_STG_Pos 	(0x10U)
#define 	BIAS_REFR_LV0_BUF_STG_Msk 	(0x3UL << BIAS_REFR_LV0_BUF_STG_Pos) 	/*!< 0x00030000 */
#define 	BIAS_REFR_LV0_BUF_STG 	BIAS_REFR_LV0_BUF_STG_Msk
#define 	BIAS_REFR_LV0_RANGE_SEL_Pos 	(0x13U)
#define 	BIAS_REFR_LV0_RANGE_SEL_Msk 	(0x1UL << BIAS_REFR_LV0_RANGE_SEL_Pos) 	/*!< 0x00080000 */
#define 	BIAS_REFR_LV0_RANGE_SEL 	BIAS_REFR_LV0_RANGE_SEL_Msk
#define 	BIAS_REFR_LV0_DC_TRIM_BIT_Pos 	(0x14U)
#define 	BIAS_REFR_LV0_DC_TRIM_BIT_Msk 	(0x1UL << BIAS_REFR_LV0_DC_TRIM_BIT_Pos) 	/*!< 0x00100000 */
#define 	BIAS_REFR_LV0_DC_TRIM_BIT 	BIAS_REFR_LV0_DC_TRIM_BIT_Msk
#define 	BIAS_REFR_LV0_EN_Pos 	(0x18U)
#define 	BIAS_REFR_LV0_EN_Msk 	(0x1UL << BIAS_REFR_LV0_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_REFR_LV0_EN 	BIAS_REFR_LV0_EN_Msk
#define 	BIAS_REFR_LV0_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_REFR_LV0_PULL_SEL_Msk 	(0x1UL << BIAS_REFR_LV0_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_REFR_LV0_PULL_SEL 	BIAS_REFR_LV0_PULL_SEL_Msk
#define 	BIAS_REFR_LV0_SINGLE_Pos 	(0x1CU)
#define 	BIAS_REFR_LV0_SINGLE_Msk 	(0x1UL << BIAS_REFR_LV0_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_REFR_LV0_SINGLE 	BIAS_REFR_LV0_SINGLE_Msk
#define BIAS_BIAS_INVP_LV0 	(0x00001118UL) 	/*<! 'bias_invp_lv config bank0' */
#define 	BIAS_INVP_LV0_CTL_Pos 	(0x0U)
#define 	BIAS_INVP_LV0_CTL_Msk 	(0x7FUL << BIAS_INVP_LV0_CTL_Pos) 	/*!< 0x0000007F */
#define 	BIAS_INVP_LV0_CTL 	BIAS_INVP_LV0_CTL_Msk
#define 	BIAS_INVP_LV0_BUF_STG_Pos 	(0x10U)
#define 	BIAS_INVP_LV0_BUF_STG_Msk 	(0x3UL << BIAS_INVP_LV0_BUF_STG_Pos) 	/*!< 0x00030000 */
#define 	BIAS_INVP_LV0_BUF_STG 	BIAS_INVP_LV0_BUF_STG_Msk
#define 	BIAS_INVP_LV0_EN_Pos 	(0x18U)
#define 	BIAS_INVP_LV0_EN_Msk 	(0x1UL << BIAS_INVP_LV0_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_INVP_LV0_EN 	BIAS_INVP_LV0_EN_Msk
#define 	BIAS_INVP_LV0_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_INVP_LV0_PULL_SEL_Msk 	(0x1UL << BIAS_INVP_LV0_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_INVP_LV0_PULL_SEL 	BIAS_INVP_LV0_PULL_SEL_Msk
#define 	BIAS_INVP_LV0_SINGLE_Pos 	(0x1CU)
#define 	BIAS_INVP_LV0_SINGLE_Msk 	(0x1UL << BIAS_INVP_LV0_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_INVP_LV0_SINGLE 	BIAS_INVP_LV0_SINGLE_Msk
#define BIAS_BIAS_REQ_PU_LV0 	(0x0000111CUL) 	/*<! 'bias_req_pu_lv config bank0' */
#define 	BIAS_REQ_PU_LV0_CTL_Pos 	(0x0U)
#define 	BIAS_REQ_PU_LV0_CTL_Msk 	(0xFFUL << BIAS_REQ_PU_LV0_CTL_Pos) 	/*!< 0x000000FF */
#define 	BIAS_REQ_PU_LV0_CTL 	BIAS_REQ_PU_LV0_CTL_Msk
#define 	BIAS_REQ_PU_LV0_EN_Pos 	(0x18U)
#define 	BIAS_REQ_PU_LV0_EN_Msk 	(0x1UL << BIAS_REQ_PU_LV0_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_REQ_PU_LV0_EN 	BIAS_REQ_PU_LV0_EN_Msk
#define 	BIAS_REQ_PU_LV0_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_REQ_PU_LV0_PULL_SEL_Msk 	(0x1UL << BIAS_REQ_PU_LV0_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_REQ_PU_LV0_PULL_SEL 	BIAS_REQ_PU_LV0_PULL_SEL_Msk
#define 	BIAS_REQ_PU_LV0_SINGLE_Pos 	(0x1CU)
#define 	BIAS_REQ_PU_LV0_SINGLE_Msk 	(0x1UL << BIAS_REQ_PU_LV0_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_REQ_PU_LV0_SINGLE 	BIAS_REQ_PU_LV0_SINGLE_Msk
#define BIAS_BIAS_SM_PDY_LV0 	(0x00001120UL) 	/*<! 'bias_sm_pdy_lv config bank0' */
#define 	BIAS_SM_PDY_LV0_CTL_Pos 	(0x0U)
#define 	BIAS_SM_PDY_LV0_CTL_Msk 	(0xFFUL << BIAS_SM_PDY_LV0_CTL_Pos) 	/*!< 0x000000FF */
#define 	BIAS_SM_PDY_LV0_CTL 	BIAS_SM_PDY_LV0_CTL_Msk
#define 	BIAS_SM_PDY_LV0_EN_Pos 	(0x18U)
#define 	BIAS_SM_PDY_LV0_EN_Msk 	(0x1UL << BIAS_SM_PDY_LV0_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_SM_PDY_LV0_EN 	BIAS_SM_PDY_LV0_EN_Msk
#define 	BIAS_SM_PDY_LV0_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_SM_PDY_LV0_PULL_SEL_Msk 	(0x1UL << BIAS_SM_PDY_LV0_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_SM_PDY_LV0_PULL_SEL 	BIAS_SM_PDY_LV0_PULL_SEL_Msk
#define 	BIAS_SM_PDY_LV0_SINGLE_Pos 	(0x1CU)
#define 	BIAS_SM_PDY_LV0_SINGLE_Msk 	(0x1UL << BIAS_SM_PDY_LV0_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_SM_PDY_LV0_SINGLE 	BIAS_SM_PDY_LV0_SINGLE_Msk
#define BIAS_BIAS_HPF_LV1 	(0x00001124UL) 	/*<! 'bias_hpf_lv config bank1' */
#define 	BIAS_HPF_LV1_CTL_Pos 	(0x0U)
#define 	BIAS_HPF_LV1_CTL_Msk 	(0x7FUL << BIAS_HPF_LV1_CTL_Pos) 	/*!< 0x0000007F */
#define 	BIAS_HPF_LV1_CTL 	BIAS_HPF_LV1_CTL_Msk
#define 	BIAS_HPF_LV1_BUF_STG_Pos 	(0x10U)
#define 	BIAS_HPF_LV1_BUF_STG_Msk 	(0x3UL << BIAS_HPF_LV1_BUF_STG_Pos) 	/*!< 0x00030000 */
#define 	BIAS_HPF_LV1_BUF_STG 	BIAS_HPF_LV1_BUF_STG_Msk
#define 	BIAS_HPF_LV1_EN_Pos 	(0x18U)
#define 	BIAS_HPF_LV1_EN_Msk 	(0x1UL << BIAS_HPF_LV1_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_HPF_LV1_EN 	BIAS_HPF_LV1_EN_Msk
#define 	BIAS_HPF_LV1_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_HPF_LV1_PULL_SEL_Msk 	(0x1UL << BIAS_HPF_LV1_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_HPF_LV1_PULL_SEL 	BIAS_HPF_LV1_PULL_SEL_Msk
#define 	BIAS_HPF_LV1_SINGLE_Pos 	(0x1CU)
#define 	BIAS_HPF_LV1_SINGLE_Msk 	(0x1UL << BIAS_HPF_LV1_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_HPF_LV1_SINGLE 	BIAS_HPF_LV1_SINGLE_Msk
#define BIAS_BIAS_DIFF_ON_LV1 	(0x00001128UL) 	/*<! 'bias_diff_on_lv config bank1' */
#define 	BIAS_DIFF_ON_LV1_CTL_Pos 	(0x0U)
#define 	BIAS_DIFF_ON_LV1_CTL_Msk 	(0x7FUL << BIAS_DIFF_ON_LV1_CTL_Pos) 	/*!< 0x0000007F */
#define 	BIAS_DIFF_ON_LV1_CTL 	BIAS_DIFF_ON_LV1_CTL_Msk
#define 	BIAS_DIFF_ON_LV1_BUF_STG_Pos 	(0x10U)
#define 	BIAS_DIFF_ON_LV1_BUF_STG_Msk 	(0x3UL << BIAS_DIFF_ON_LV1_BUF_STG_Pos) 	/*!< 0x00030000 */
#define 	BIAS_DIFF_ON_LV1_BUF_STG 	BIAS_DIFF_ON_LV1_BUF_STG_Msk
#define 	BIAS_DIFF_ON_LV1_IBTYPE_SEL_Pos 	(0x13U)
#define 	BIAS_DIFF_ON_LV1_IBTYPE_SEL_Msk 	(0x1UL << BIAS_DIFF_ON_LV1_IBTYPE_SEL_Pos) 	/*!< 0x00080000 */
#define 	BIAS_DIFF_ON_LV1_IBTYPE_SEL 	BIAS_DIFF_ON_LV1_IBTYPE_SEL_Msk
#define 	BIAS_DIFF_ON_LV1_EN_Pos 	(0x18U)
#define 	BIAS_DIFF_ON_LV1_EN_Msk 	(0x1UL << BIAS_DIFF_ON_LV1_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_DIFF_ON_LV1_EN 	BIAS_DIFF_ON_LV1_EN_Msk
#define 	BIAS_DIFF_ON_LV1_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_DIFF_ON_LV1_PULL_SEL_Msk 	(0x1UL << BIAS_DIFF_ON_LV1_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_DIFF_ON_LV1_PULL_SEL 	BIAS_DIFF_ON_LV1_PULL_SEL_Msk
#define 	BIAS_DIFF_ON_LV1_SINGLE_Pos 	(0x1CU)
#define 	BIAS_DIFF_ON_LV1_SINGLE_Msk 	(0x1UL << BIAS_DIFF_ON_LV1_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_DIFF_ON_LV1_SINGLE 	BIAS_DIFF_ON_LV1_SINGLE_Msk
#define BIAS_BIAS_DIFF_LV1 	(0x0000112CUL) 	/*<! 'bias_diff_lv config bank1' */
#define 	BIAS_DIFF_LV1_CTL_Pos 	(0x0U)
#define 	BIAS_DIFF_LV1_CTL_Msk 	(0x7FUL << BIAS_DIFF_LV1_CTL_Pos) 	/*!< 0x0000007F */
#define 	BIAS_DIFF_LV1_CTL 	BIAS_DIFF_LV1_CTL_Msk
#define 	BIAS_DIFF_LV1_BUF_STG_Pos 	(0x10U)
#define 	BIAS_DIFF_LV1_BUF_STG_Msk 	(0x3UL << BIAS_DIFF_LV1_BUF_STG_Pos) 	/*!< 0x00030000 */
#define 	BIAS_DIFF_LV1_BUF_STG 	BIAS_DIFF_LV1_BUF_STG_Msk
#define 	BIAS_DIFF_LV1_EN_Pos 	(0x18U)
#define 	BIAS_DIFF_LV1_EN_Msk 	(0x1UL << BIAS_DIFF_LV1_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_DIFF_LV1_EN 	BIAS_DIFF_LV1_EN_Msk
#define 	BIAS_DIFF_LV1_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_DIFF_LV1_PULL_SEL_Msk 	(0x1UL << BIAS_DIFF_LV1_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_DIFF_LV1_PULL_SEL 	BIAS_DIFF_LV1_PULL_SEL_Msk
#define 	BIAS_DIFF_LV1_SINGLE_Pos 	(0x1CU)
#define 	BIAS_DIFF_LV1_SINGLE_Msk 	(0x1UL << BIAS_DIFF_LV1_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_DIFF_LV1_SINGLE 	BIAS_DIFF_LV1_SINGLE_Msk
#define BIAS_BIAS_DIFF_OFF_LV1 	(0x00001130UL) 	/*<! 'bias_diff_off_lv config bank1 */
#define 	BIAS_DIFF_OFF_LV1_CTL_Pos 	(0x0U)
#define 	BIAS_DIFF_OFF_LV1_CTL_Msk 	(0x7FUL << BIAS_DIFF_OFF_LV1_CTL_Pos) 	/*!< 0x0000007F */
#define 	BIAS_DIFF_OFF_LV1_CTL 	BIAS_DIFF_OFF_LV1_CTL_Msk
#define 	BIAS_DIFF_OFF_LV1_BUF_STG_Pos 	(0x10U)
#define 	BIAS_DIFF_OFF_LV1_BUF_STG_Msk 	(0x3UL << BIAS_DIFF_OFF_LV1_BUF_STG_Pos) 	/*!< 0x00030000 */
#define 	BIAS_DIFF_OFF_LV1_BUF_STG 	BIAS_DIFF_OFF_LV1_BUF_STG_Msk
#define 	BIAS_DIFF_OFF_LV1_IBTYPE_SEL_Pos 	(0x13U)
#define 	BIAS_DIFF_OFF_LV1_IBTYPE_SEL_Msk 	(0x1UL << BIAS_DIFF_OFF_LV1_IBTYPE_SEL_Pos) 	/*!< 0x00080000 */
#define 	BIAS_DIFF_OFF_LV1_IBTYPE_SEL 	BIAS_DIFF_OFF_LV1_IBTYPE_SEL_Msk
#define 	BIAS_DIFF_OFF_LV1_EN_Pos 	(0x18U)
#define 	BIAS_DIFF_OFF_LV1_EN_Msk 	(0x1UL << BIAS_DIFF_OFF_LV1_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_DIFF_OFF_LV1_EN 	BIAS_DIFF_OFF_LV1_EN_Msk
#define 	BIAS_DIFF_OFF_LV1_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_DIFF_OFF_LV1_PULL_SEL_Msk 	(0x1UL << BIAS_DIFF_OFF_LV1_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_DIFF_OFF_LV1_PULL_SEL 	BIAS_DIFF_OFF_LV1_PULL_SEL_Msk
#define 	BIAS_DIFF_OFF_LV1_SINGLE_Pos 	(0x1CU)
#define 	BIAS_DIFF_OFF_LV1_SINGLE_Msk 	(0x1UL << BIAS_DIFF_OFF_LV1_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_DIFF_OFF_LV1_SINGLE 	BIAS_DIFF_OFF_LV1_SINGLE_Msk
#define BIAS_BIAS_INV_LV1 	(0x00001134UL) 	/*<! 'bias_inv_lv config bank1' */
#define 	BIAS_INV_LV1_CTL_Pos 	(0x0U)
#define 	BIAS_INV_LV1_CTL_Msk 	(0x7FUL << BIAS_INV_LV1_CTL_Pos) 	/*!< 0x0000007F */
#define 	BIAS_INV_LV1_CTL 	BIAS_INV_LV1_CTL_Msk
#define 	BIAS_INV_LV1_BUF_STG_Pos 	(0x10U)
#define 	BIAS_INV_LV1_BUF_STG_Msk 	(0x3UL << BIAS_INV_LV1_BUF_STG_Pos) 	/*!< 0x00030000 */
#define 	BIAS_INV_LV1_BUF_STG 	BIAS_INV_LV1_BUF_STG_Msk
#define 	BIAS_INV_LV1_EN_Pos 	(0x18U)
#define 	BIAS_INV_LV1_EN_Msk 	(0x1UL << BIAS_INV_LV1_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_INV_LV1_EN 	BIAS_INV_LV1_EN_Msk
#define 	BIAS_INV_LV1_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_INV_LV1_PULL_SEL_Msk 	(0x1UL << BIAS_INV_LV1_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_INV_LV1_PULL_SEL 	BIAS_INV_LV1_PULL_SEL_Msk
#define 	BIAS_INV_LV1_SINGLE_Pos 	(0x1CU)
#define 	BIAS_INV_LV1_SINGLE_Msk 	(0x1UL << BIAS_INV_LV1_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_INV_LV1_SINGLE 	BIAS_INV_LV1_SINGLE_Msk
#define BIAS_BIAS_REFR_LV1 	(0x00001138UL) 	/*<! 'bias_refr_lv config bank1' */
#define 	BIAS_REFR_LV1_CTL_Pos 	(0x0U)
#define 	BIAS_REFR_LV1_CTL_Msk 	(0x7FUL << BIAS_REFR_LV1_CTL_Pos) 	/*!< 0x0000007F */
#define 	BIAS_REFR_LV1_CTL 	BIAS_REFR_LV1_CTL_Msk
#define 	BIAS_REFR_LV1_BUF_STG_Pos 	(0x10U)
#define 	BIAS_REFR_LV1_BUF_STG_Msk 	(0x3UL << BIAS_REFR_LV1_BUF_STG_Pos) 	/*!< 0x00030000 */
#define 	BIAS_REFR_LV1_BUF_STG 	BIAS_REFR_LV1_BUF_STG_Msk
#define 	BIAS_REFR_LV1_RANGE_SEL_Pos 	(0x13U)
#define 	BIAS_REFR_LV1_RANGE_SEL_Msk 	(0x1UL << BIAS_REFR_LV1_RANGE_SEL_Pos) 	/*!< 0x00080000 */
#define 	BIAS_REFR_LV1_RANGE_SEL 	BIAS_REFR_LV1_RANGE_SEL_Msk
#define 	BIAS_REFR_LV1_DC_TRIM_BIT_Pos 	(0x14U)
#define 	BIAS_REFR_LV1_DC_TRIM_BIT_Msk 	(0x1UL << BIAS_REFR_LV1_DC_TRIM_BIT_Pos) 	/*!< 0x00100000 */
#define 	BIAS_REFR_LV1_DC_TRIM_BIT 	BIAS_REFR_LV1_DC_TRIM_BIT_Msk
#define 	BIAS_REFR_LV1_EN_Pos 	(0x18U)
#define 	BIAS_REFR_LV1_EN_Msk 	(0x1UL << BIAS_REFR_LV1_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_REFR_LV1_EN 	BIAS_REFR_LV1_EN_Msk
#define 	BIAS_REFR_LV1_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_REFR_LV1_PULL_SEL_Msk 	(0x1UL << BIAS_REFR_LV1_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_REFR_LV1_PULL_SEL 	BIAS_REFR_LV1_PULL_SEL_Msk
#define 	BIAS_REFR_LV1_SINGLE_Pos 	(0x1CU)
#define 	BIAS_REFR_LV1_SINGLE_Msk 	(0x1UL << BIAS_REFR_LV1_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_REFR_LV1_SINGLE 	BIAS_REFR_LV1_SINGLE_Msk
#define BIAS_BIAS_INVP_LV1 	(0x0000113CUL) 	/*<! 'bias_invp_lv config bank1' */
#define 	BIAS_INVP_LV1_CTL_Pos 	(0x0U)
#define 	BIAS_INVP_LV1_CTL_Msk 	(0x7FUL << BIAS_INVP_LV1_CTL_Pos) 	/*!< 0x0000007F */
#define 	BIAS_INVP_LV1_CTL 	BIAS_INVP_LV1_CTL_Msk
#define 	BIAS_INVP_LV1_BUF_STG_Pos 	(0x10U)
#define 	BIAS_INVP_LV1_BUF_STG_Msk 	(0x3UL << BIAS_INVP_LV1_BUF_STG_Pos) 	/*!< 0x00030000 */
#define 	BIAS_INVP_LV1_BUF_STG 	BIAS_INVP_LV1_BUF_STG_Msk
#define 	BIAS_INVP_LV1_EN_Pos 	(0x18U)
#define 	BIAS_INVP_LV1_EN_Msk 	(0x1UL << BIAS_INVP_LV1_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_INVP_LV1_EN 	BIAS_INVP_LV1_EN_Msk
#define 	BIAS_INVP_LV1_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_INVP_LV1_PULL_SEL_Msk 	(0x1UL << BIAS_INVP_LV1_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_INVP_LV1_PULL_SEL 	BIAS_INVP_LV1_PULL_SEL_Msk
#define 	BIAS_INVP_LV1_SINGLE_Pos 	(0x1CU)
#define 	BIAS_INVP_LV1_SINGLE_Msk 	(0x1UL << BIAS_INVP_LV1_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_INVP_LV1_SINGLE 	BIAS_INVP_LV1_SINGLE_Msk
#define BIAS_BIAS_REQ_PU_LV1 	(0x00001140UL) 	/*<! 'bias_req_pu_lv config bank1' */
#define 	BIAS_REQ_PU_LV1_CTL_Pos 	(0x0U)
#define 	BIAS_REQ_PU_LV1_CTL_Msk 	(0xFFUL << BIAS_REQ_PU_LV1_CTL_Pos) 	/*!< 0x000000FF */
#define 	BIAS_REQ_PU_LV1_CTL 	BIAS_REQ_PU_LV1_CTL_Msk
#define 	BIAS_REQ_PU_LV1_EN_Pos 	(0x18U)
#define 	BIAS_REQ_PU_LV1_EN_Msk 	(0x1UL << BIAS_REQ_PU_LV1_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_REQ_PU_LV1_EN 	BIAS_REQ_PU_LV1_EN_Msk
#define 	BIAS_REQ_PU_LV1_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_REQ_PU_LV1_PULL_SEL_Msk 	(0x1UL << BIAS_REQ_PU_LV1_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_REQ_PU_LV1_PULL_SEL 	BIAS_REQ_PU_LV1_PULL_SEL_Msk
#define 	BIAS_REQ_PU_LV1_SINGLE_Pos 	(0x1CU)
#define 	BIAS_REQ_PU_LV1_SINGLE_Msk 	(0x1UL << BIAS_REQ_PU_LV1_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_REQ_PU_LV1_SINGLE 	BIAS_REQ_PU_LV1_SINGLE_Msk
#define BIAS_BIAS_SM_PDY_LV1 	(0x00001144UL) 	/*<! 'bias_sm_pdy_lv config bank1' */
#define 	BIAS_SM_PDY_LV1_CTL_Pos 	(0x0U)
#define 	BIAS_SM_PDY_LV1_CTL_Msk 	(0xFFUL << BIAS_SM_PDY_LV1_CTL_Pos) 	/*!< 0x000000FF */
#define 	BIAS_SM_PDY_LV1_CTL 	BIAS_SM_PDY_LV1_CTL_Msk
#define 	BIAS_SM_PDY_LV1_EN_Pos 	(0x18U)
#define 	BIAS_SM_PDY_LV1_EN_Msk 	(0x1UL << BIAS_SM_PDY_LV1_EN_Pos) 	/*!< 0x01000000 */
#define 	BIAS_SM_PDY_LV1_EN 	BIAS_SM_PDY_LV1_EN_Msk
#define 	BIAS_SM_PDY_LV1_PULL_SEL_Pos 	(0x19U)
#define 	BIAS_SM_PDY_LV1_PULL_SEL_Msk 	(0x1UL << BIAS_SM_PDY_LV1_PULL_SEL_Pos) 	/*!< 0x02000000 */
#define 	BIAS_SM_PDY_LV1_PULL_SEL 	BIAS_SM_PDY_LV1_PULL_SEL_Msk
#define 	BIAS_SM_PDY_LV1_SINGLE_Pos 	(0x1CU)
#define 	BIAS_SM_PDY_LV1_SINGLE_Msk 	(0x1UL << BIAS_SM_PDY_LV1_SINGLE_Pos) 	/*!< 0x10000000 */
#define 	BIAS_SM_PDY_LV1_SINGLE 	BIAS_SM_PDY_LV1_SINGLE_Msk
#define BIAS_BGEN_SPR 	(0x00001200UL) 	/*<! Spare registers */
#define BIAS_BGEN_TIMER 	(0x00001204UL) 	/*<! Controls setup and hold delay */
#define 	BIAS_BGEN_TIMER_Pos 	(0x0U)
#define 	BIAS_BGEN_TIMER_Msk 	(0xFFUL << BIAS_BGEN_TIMER_Pos) 	/*!< 0x000000FF */
#define BIAS_BGEN_CTRL 	(0x00001208UL) 	/*<!  */
#define 	BIAS_BGEN_CTRL_BURST_TRANSFER_HV_BANK_0_Pos 	(0x0U)
#define 	BIAS_BGEN_CTRL_BURST_TRANSFER_HV_BANK_0_Msk 	(0x1UL << BIAS_BGEN_CTRL_BURST_TRANSFER_HV_BANK_0_Pos) 	/*!< 0x00000001 */
#define 	BIAS_BGEN_CTRL_BURST_TRANSFER_HV_BANK_0 	BIAS_BGEN_CTRL_BURST_TRANSFER_HV_BANK_0_Msk
#define 	BIAS_BGEN_CTRL_BURST_TRANSFER_HV_BANK_1_Pos 	(0x1U)
#define 	BIAS_BGEN_CTRL_BURST_TRANSFER_HV_BANK_1_Msk 	(0x1UL << BIAS_BGEN_CTRL_BURST_TRANSFER_HV_BANK_1_Pos) 	/*!< 0x00000002 */
#define 	BIAS_BGEN_CTRL_BURST_TRANSFER_HV_BANK_1 	BIAS_BGEN_CTRL_BURST_TRANSFER_HV_BANK_1_Msk
#define 	BIAS_BGEN_CTRL_BURST_TRANSFER_LV_BANK_0_Pos 	(0x2U)
#define 	BIAS_BGEN_CTRL_BURST_TRANSFER_LV_BANK_0_Msk 	(0x1UL << BIAS_BGEN_CTRL_BURST_TRANSFER_LV_BANK_0_Pos) 	/*!< 0x00000004 */
#define 	BIAS_BGEN_CTRL_BURST_TRANSFER_LV_BANK_0 	BIAS_BGEN_CTRL_BURST_TRANSFER_LV_BANK_0_Msk
#define 	BIAS_BGEN_CTRL_BURST_TRANSFER_LV_BANK_1_Pos 	(0x3U)
#define 	BIAS_BGEN_CTRL_BURST_TRANSFER_LV_BANK_1_Msk 	(0x1UL << BIAS_BGEN_CTRL_BURST_TRANSFER_LV_BANK_1_Pos) 	/*!< 0x00000008 */
#define 	BIAS_BGEN_CTRL_BURST_TRANSFER_LV_BANK_1 	BIAS_BGEN_CTRL_BURST_TRANSFER_LV_BANK_1_Msk
#define 	BIAS_BGEN_CTRL_RSTN_HV_Pos 	(0x4U)
#define 	BIAS_BGEN_CTRL_RSTN_HV_Msk 	(0x1UL << BIAS_BGEN_CTRL_RSTN_HV_Pos) 	/*!< 0x00000010 */
#define 	BIAS_BGEN_CTRL_RSTN_HV 	BIAS_BGEN_CTRL_RSTN_HV_Msk
#define 	BIAS_BGEN_CTRL_RSTN_LV_Pos 	(0x5U)
#define 	BIAS_BGEN_CTRL_RSTN_LV_Msk 	(0x1UL << BIAS_BGEN_CTRL_RSTN_LV_Pos) 	/*!< 0x00000020 */
#define 	BIAS_BGEN_CTRL_RSTN_LV 	BIAS_BGEN_CTRL_RSTN_LV_Msk
#define BIAS_BGEN_BU_DFT 	(0x0000120CUL) 	/*<! Warning this register need to be written onehot to avoid short circuit in design */
#define 	BIAS_BGEN_BU_DFT_CTL_Pos 	(0x0U)
#define 	BIAS_BGEN_BU_DFT_CTL_Msk 	(0xFUL << BIAS_BGEN_BU_DFT_CTL_Pos) 	/*!< 0x0000000F */
#define 	BIAS_BGEN_BU_DFT_CTL 	BIAS_BGEN_BU_DFT_CTL_Msk
#define 	BIAS_BGEN_BU_DFT_CTL_VALID_Pos 	(0x4U)
#define 	BIAS_BGEN_BU_DFT_CTL_VALID_Msk 	(0x1UL << BIAS_BGEN_BU_DFT_CTL_VALID_Pos) 	/*!< 0x00000010 */
#define 	BIAS_BGEN_BU_DFT_CTL_VALID 	BIAS_BGEN_BU_DFT_CTL_VALID_Msk
#define BIAS_BGEN_BU_IRPOLY_DFT 	(0x00001210UL) 	/*<! Configuration of the irpoly current mirror used in dft. */
#define 	BIAS_BGEN_BU_IRPOLY_DFT_EN_Pos 	(0x0U)
#define 	BIAS_BGEN_BU_IRPOLY_DFT_EN_Msk 	(0x1UL << BIAS_BGEN_BU_IRPOLY_DFT_EN_Pos) 	/*!< 0x00000001 */
#define 	BIAS_BGEN_BU_IRPOLY_DFT_EN 	BIAS_BGEN_BU_IRPOLY_DFT_EN_Msk
#define 	BIAS_BGEN_BU_IRPOLY_DFT_SEL_Pos 	(0x1U)
#define 	BIAS_BGEN_BU_IRPOLY_DFT_SEL_Msk 	(0x1UL << BIAS_BGEN_BU_IRPOLY_DFT_SEL_Pos) 	/*!< 0x00000002 */
#define 	BIAS_BGEN_BU_IRPOLY_DFT_SEL 	BIAS_BGEN_BU_IRPOLY_DFT_SEL_Msk
#define BIAS_BGEN_REF_DFT 	(0x00001214UL) 	/*<! Configuration of the bias_ref_dft block */
#define 	BIAS_BGEN_REF_DFT_EN_Pos 	(0x0U)
#define 	BIAS_BGEN_REF_DFT_EN_Msk 	(0x1UL << BIAS_BGEN_REF_DFT_EN_Pos) 	/*!< 0x00000001 */
#define 	BIAS_BGEN_REF_DFT_EN 	BIAS_BGEN_REF_DFT_EN_Msk
#define 	BIAS_BGEN_REF_DFT_CTL_Pos 	(0x1U)
#define 	BIAS_BGEN_REF_DFT_CTL_Msk 	(0xFUL << BIAS_BGEN_REF_DFT_CTL_Pos) 	/*!< 0x0000001E */
#define 	BIAS_BGEN_REF_DFT_CTL 	BIAS_BGEN_REF_DFT_CTL_Msk
#define BIAS_BGEN_CGM_SUB 	(0x00001218UL) 	/*<! This register is used to control the bias_cgm_sub block */
#define 	BIAS_BGEN_CGM_SUB_EN_Pos 	(0x0U)
#define 	BIAS_BGEN_CGM_SUB_EN_Msk 	(0x1UL << BIAS_BGEN_CGM_SUB_EN_Pos) 	/*!< 0x00000001 */
#define 	BIAS_BGEN_CGM_SUB_EN 	BIAS_BGEN_CGM_SUB_EN_Msk
#define 	BIAS_BGEN_CGM_SUB_TRIM_Pos 	(0x1U)
#define 	BIAS_BGEN_CGM_SUB_TRIM_Msk 	(0xFUL << BIAS_BGEN_CGM_SUB_TRIM_Pos) 	/*!< 0x0000001E */
#define 	BIAS_BGEN_CGM_SUB_TRIM 	BIAS_BGEN_CGM_SUB_TRIM_Msk
#define 	BIAS_BGEN_CGM_SUB_SLP_CTL_Pos 	(0x5U)
#define 	BIAS_BGEN_CGM_SUB_SLP_CTL_Msk 	(0xFUL << BIAS_BGEN_CGM_SUB_SLP_CTL_Pos) 	/*!< 0x000001E0 */
#define 	BIAS_BGEN_CGM_SUB_SLP_CTL 	BIAS_BGEN_CGM_SUB_SLP_CTL_Msk
#define BIAS_BGEN_CGM_SUB_STATUS 	(0x0000121CUL) 	/*<! This register enables the user to check the bias_cgm_sub status */
#define 	BIAS_BGEN_CGM_SUB_STATUS_RDY_DYN_Pos 	(0x0U)
#define 	BIAS_BGEN_CGM_SUB_STATUS_RDY_DYN_Msk 	(0x1UL << BIAS_BGEN_CGM_SUB_STATUS_RDY_DYN_Pos) 	/*!< 0x00000001 */
#define 	BIAS_BGEN_CGM_SUB_STATUS_RDY_DYN 	BIAS_BGEN_CGM_SUB_STATUS_RDY_DYN_Msk
#define BIAS_BGEN_CC_EN 	(0x00001220UL) 	/*<! Configuration of the local biases coarse central blocks. */
#define 	BIAS_BGEN_CC_EN_HV_Pos 	(0x0U)
#define 	BIAS_BGEN_CC_EN_HV_Msk 	(0x1UL << BIAS_BGEN_CC_EN_HV_Pos) 	/*!< 0x00000001 */
#define 	BIAS_BGEN_CC_EN_HV 	BIAS_BGEN_CC_EN_HV_Msk
#define 	BIAS_BGEN_CC_EN_LV_Pos 	(0x1U)
#define 	BIAS_BGEN_CC_EN_LV_Msk 	(0x1UL << BIAS_BGEN_CC_EN_LV_Pos) 	/*!< 0x00000002 */
#define 	BIAS_BGEN_CC_EN_LV 	BIAS_BGEN_CC_EN_LV_Msk
#define BIAS_BGEN_NMIR_EN 	(0x00001224UL) 	/*<!  */
#define 	BIAS_BGEN_NMIR_EN_IRPOLY_MIR_N_HV_Pos 	(0x0U)
#define 	BIAS_BGEN_NMIR_EN_IRPOLY_MIR_N_HV_Msk 	(0x1UL << BIAS_BGEN_NMIR_EN_IRPOLY_MIR_N_HV_Pos) 	/*!< 0x00000001 */
#define 	BIAS_BGEN_NMIR_EN_IRPOLY_MIR_N_HV 	BIAS_BGEN_NMIR_EN_IRPOLY_MIR_N_HV_Msk
#define BIAS_BGEN_FES_SHDIO 	(0x00001228UL) 	/*<! Configuration of the bias_fes shift through offset current or diode. */
#define 	BIAS_BGEN_FES_SHDIO_SHIFT_CTL_Pos 	(0x0U)
#define 	BIAS_BGEN_FES_SHDIO_SHIFT_CTL_Msk 	(0xFUL << BIAS_BGEN_FES_SHDIO_SHIFT_CTL_Pos) 	/*!< 0x0000000F */
#define 	BIAS_BGEN_FES_SHDIO_SHIFT_CTL 	BIAS_BGEN_FES_SHDIO_SHIFT_CTL_Msk
#define 	BIAS_BGEN_FES_SHDIO_DIODE_CTL_Pos 	(0x4U)
#define 	BIAS_BGEN_FES_SHDIO_DIODE_CTL_Msk 	(0x3UL << BIAS_BGEN_FES_SHDIO_DIODE_CTL_Pos) 	/*!< 0x00000030 */
#define 	BIAS_BGEN_FES_SHDIO_DIODE_CTL 	BIAS_BGEN_FES_SHDIO_DIODE_CTL_Msk
#define BIAS_BGEN_DIFF_ON_VDSN 	(0x0000122CUL) 	/*<! vds margin control of the nmos current used in bias_diff_on */
#define 	BIAS_BGEN_DIFF_ON_VDSN_CTL_Pos 	(0x0U)
#define 	BIAS_BGEN_DIFF_ON_VDSN_CTL_Msk 	(0x7UL << BIAS_BGEN_DIFF_ON_VDSN_CTL_Pos) 	/*!< 0x00000007 */
#define 	BIAS_BGEN_DIFF_ON_VDSN_CTL 	BIAS_BGEN_DIFF_ON_VDSN_CTL_Msk
#define BIAS_BGEN_DIFF_OFF_VDSN 	(0x00001230UL) 	/*<! vds margin control of the nmos current used in bias_diff_off */
#define 	BIAS_BGEN_DIFF_OFF_VDSN_CTL_Pos 	(0x0U)
#define 	BIAS_BGEN_DIFF_OFF_VDSN_CTL_Msk 	(0x7UL << BIAS_BGEN_DIFF_OFF_VDSN_CTL_Pos) 	/*!< 0x00000007 */
#define 	BIAS_BGEN_DIFF_OFF_VDSN_CTL 	BIAS_BGEN_DIFF_OFF_VDSN_CTL_Msk

/* ------------------------------------------------------")
 * ROI: ROI Register Map
 * ------------------------------------------------------ */

#define ROI_TD_ROI_X00 	(0x00002000UL) 	/*<! TD ROI X Register 0(Those are connected to pin 'data' of integrated pixel Latch) */
#define 	ROI_TD_X00_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_X00_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_X00_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_X00_EFFECTIVE 	ROI_TD_X00_EFFECTIVE_Msk
#define ROI_TD_ROI_X01 	(0x00002004UL) 	/*<! TD ROI X Register 1(Those are connected to pin 'data' of integrated pixel Latch) */
#define 	ROI_TD_X01_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_X01_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_X01_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_X01_EFFECTIVE 	ROI_TD_X01_EFFECTIVE_Msk
#define ROI_TD_ROI_X02 	(0x00002008UL) 	/*<! TD ROI X Register 2(Those are connected to pin 'data' of integrated pixel Latch) */
#define 	ROI_TD_X02_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_X02_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_X02_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_X02_EFFECTIVE 	ROI_TD_X02_EFFECTIVE_Msk
#define ROI_TD_ROI_X03 	(0x0000200CUL) 	/*<! TD ROI X Register 3(Those are connected to pin 'data' of integrated pixel Latch) */
#define 	ROI_TD_X03_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_X03_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_X03_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_X03_EFFECTIVE 	ROI_TD_X03_EFFECTIVE_Msk
#define ROI_TD_ROI_X04 	(0x00002010UL) 	/*<! TD ROI X Register 4(Those are connected to pin 'data' of integrated pixel Latch) */
#define 	ROI_TD_X04_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_X04_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_X04_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_X04_EFFECTIVE 	ROI_TD_X04_EFFECTIVE_Msk
#define ROI_TD_ROI_X05 	(0x00002014UL) 	/*<! TD ROI X Register 5(Those are connected to pin 'data' of integrated pixel Latch) */
#define 	ROI_TD_X05_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_X05_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_X05_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_X05_EFFECTIVE 	ROI_TD_X05_EFFECTIVE_Msk
#define ROI_TD_ROI_X06 	(0x00002018UL) 	/*<! TD ROI X Register 6(Those are connected to pin 'data' of integrated pixel Latch) */
#define 	ROI_TD_X06_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_X06_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_X06_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_X06_EFFECTIVE 	ROI_TD_X06_EFFECTIVE_Msk
#define ROI_TD_ROI_X07 	(0x0000201CUL) 	/*<! TD ROI X Register 7(Those are connected to pin 'data' of integrated pixel Latch) */
#define 	ROI_TD_X07_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_X07_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_X07_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_X07_EFFECTIVE 	ROI_TD_X07_EFFECTIVE_Msk
#define ROI_TD_ROI_X08 	(0x00002020UL) 	/*<! TD ROI X Register 8(Those are connected to pin 'data' of integrated pixel Latch) */
#define 	ROI_TD_X08_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_X08_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_X08_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_X08_EFFECTIVE 	ROI_TD_X08_EFFECTIVE_Msk
#define ROI_TD_ROI_X09 	(0x00002024UL) 	/*<! TD ROI X Register 9(Those are connected to pin 'data' of integrated pixel Latch) */
#define 	ROI_TD_X09_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_X09_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_X09_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_X09_EFFECTIVE 	ROI_TD_X09_EFFECTIVE_Msk
#define ROI_TD_ROI_X10 	(0x00002028UL) 	/*<! TD ROI X Register 10(Those are connected to pin 'data' of integrated pixel Latch) */
#define 	ROI_TD_X10_SCAN_PX_LEFT_Pos 	(0x0U)
#define 	ROI_TD_X10_SCAN_PX_LEFT_Msk 	(0x1UL << ROI_TD_X10_SCAN_PX_LEFT_Pos) 	/*!< 0x00000001 */
#define 	ROI_TD_X10_SCAN_PX_LEFT 	ROI_TD_X10_SCAN_PX_LEFT_Msk
#define 	ROI_TD_X10_DUMMY_P_PX_LEFT_Pos 	(0x1U)
#define 	ROI_TD_X10_DUMMY_P_PX_LEFT_Msk 	(0x1UL << ROI_TD_X10_DUMMY_P_PX_LEFT_Pos) 	/*!< 0x00000002 */
#define 	ROI_TD_X10_DUMMY_P_PX_LEFT 	ROI_TD_X10_DUMMY_P_PX_LEFT_Msk
#define 	ROI_TD_X10_DUMMY_M_PX_LEFT_Pos 	(0x2U)
#define 	ROI_TD_X10_DUMMY_M_PX_LEFT_Msk 	(0x3UL << ROI_TD_X10_DUMMY_M_PX_LEFT_Pos) 	/*!< 0x0000000C */
#define 	ROI_TD_X10_DUMMY_M_PX_LEFT 	ROI_TD_X10_DUMMY_M_PX_LEFT_Msk
#define 	ROI_TD_X10_DUMMY_M_PX_RIGHT_Pos 	(0x4U)
#define 	ROI_TD_X10_DUMMY_M_PX_RIGHT_Msk 	(0x3UL << ROI_TD_X10_DUMMY_M_PX_RIGHT_Pos) 	/*!< 0x00000030 */
#define 	ROI_TD_X10_DUMMY_M_PX_RIGHT 	ROI_TD_X10_DUMMY_M_PX_RIGHT_Msk
#define 	ROI_TD_X10_DUMMY_P_PX_RIGHT_Pos 	(0x6U)
#define 	ROI_TD_X10_DUMMY_P_PX_RIGHT_Msk 	(0x1UL << ROI_TD_X10_DUMMY_P_PX_RIGHT_Pos) 	/*!< 0x00000040 */
#define 	ROI_TD_X10_DUMMY_P_PX_RIGHT 	ROI_TD_X10_DUMMY_P_PX_RIGHT_Msk
#define 	ROI_TD_X10_SCAN_AND_TEST_PX_RIGHT_Pos 	(0x7U)
#define 	ROI_TD_X10_SCAN_AND_TEST_PX_RIGHT_Msk 	(0x1UL << ROI_TD_X10_SCAN_AND_TEST_PX_RIGHT_Pos) 	/*!< 0x00000080 */
#define 	ROI_TD_X10_SCAN_AND_TEST_PX_RIGHT 	ROI_TD_X10_SCAN_AND_TEST_PX_RIGHT_Msk
#define ROI_TD_ROI_X_XOR00 	(0x00002800UL) 	/*<! TD ROI X(xor) Register 0(xor registers to be used with WindowsMaster/Slice mechanism) */
#define 	ROI_TD_X_XOR00_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_X_XOR00_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_X_XOR00_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_X_XOR00_EFFECTIVE 	ROI_TD_X_XOR00_EFFECTIVE_Msk
#define ROI_TD_ROI_X_XOR01 	(0x00002804UL) 	/*<! TD ROI X(xor) Register 1(xor registers to be used with WindowsMaster/Slice mechanism) */
#define 	ROI_TD_X_XOR01_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_X_XOR01_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_X_XOR01_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_X_XOR01_EFFECTIVE 	ROI_TD_X_XOR01_EFFECTIVE_Msk
#define ROI_TD_ROI_X_XOR02 	(0x00002808UL) 	/*<! TD ROI X(xor) Register 2(xor registers to be used with WindowsMaster/Slice mechanism) */
#define 	ROI_TD_X_XOR02_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_X_XOR02_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_X_XOR02_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_X_XOR02_EFFECTIVE 	ROI_TD_X_XOR02_EFFECTIVE_Msk
#define ROI_TD_ROI_X_XOR03 	(0x0000280CUL) 	/*<! TD ROI X(xor) Register 3(xor registers to be used with WindowsMaster/Slice mechanism) */
#define 	ROI_TD_X_XOR03_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_X_XOR03_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_X_XOR03_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_X_XOR03_EFFECTIVE 	ROI_TD_X_XOR03_EFFECTIVE_Msk
#define ROI_TD_ROI_X_XOR04 	(0x00002810UL) 	/*<! TD ROI X(xor) Register 4(xor registers to be used with WindowsMaster/Slice mechanism) */
#define 	ROI_TD_X_XOR04_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_X_XOR04_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_X_XOR04_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_X_XOR04_EFFECTIVE 	ROI_TD_X_XOR04_EFFECTIVE_Msk
#define ROI_TD_ROI_X_XOR05 	(0x00002814UL) 	/*<! TD ROI X(xor) Register 5(xor registers to be used with WindowsMaster/Slice mechanism) */
#define 	ROI_TD_X_XOR05_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_X_XOR05_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_X_XOR05_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_X_XOR05_EFFECTIVE 	ROI_TD_X_XOR05_EFFECTIVE_Msk
#define ROI_TD_ROI_X_XOR06 	(0x00002818UL) 	/*<! TD ROI X(xor) Register 6(xor registers to be used with WindowsMaster/Slice mechanism) */
#define 	ROI_TD_X_XOR06_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_X_XOR06_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_X_XOR06_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_X_XOR06_EFFECTIVE 	ROI_TD_X_XOR06_EFFECTIVE_Msk
#define ROI_TD_ROI_X_XOR07 	(0x0000281CUL) 	/*<! TD ROI X(xor) Register 7(xor registers to be used with WindowsMaster/Slice mechanism) */
#define 	ROI_TD_X_XOR07_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_X_XOR07_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_X_XOR07_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_X_XOR07_EFFECTIVE 	ROI_TD_X_XOR07_EFFECTIVE_Msk
#define ROI_TD_ROI_X_XOR08 	(0x00002820UL) 	/*<! TD ROI X(xor) Register 8(xor registers to be used with WindowsMaster/Slice mechanism) */
#define 	ROI_TD_X_XOR08_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_X_XOR08_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_X_XOR08_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_X_XOR08_EFFECTIVE 	ROI_TD_X_XOR08_EFFECTIVE_Msk
#define ROI_TD_ROI_X_XOR09 	(0x00002824UL) 	/*<! TD ROI X(xor) Register 9(xor registers to be used with WindowsMaster/Slice mechanism) */
#define 	ROI_TD_X_XOR09_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_X_XOR09_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_X_XOR09_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_X_XOR09_EFFECTIVE 	ROI_TD_X_XOR09_EFFECTIVE_Msk
#define ROI_TD_ROI_X_XOR10 	(0x00002828UL) 	/*<! TD ROI X(xor) Register 10(xor registers to be used with WindowsMaster/Slice mechanism) */
#define 	ROI_TD_X_XOR10_SCAN_PX_LEFT_Pos 	(0x0U)
#define 	ROI_TD_X_XOR10_SCAN_PX_LEFT_Msk 	(0x1UL << ROI_TD_X_XOR10_SCAN_PX_LEFT_Pos) 	/*!< 0x00000001 */
#define 	ROI_TD_X_XOR10_SCAN_PX_LEFT 	ROI_TD_X_XOR10_SCAN_PX_LEFT_Msk
#define 	ROI_TD_X_XOR10_DUMMY_P_PX_LEFT_Pos 	(0x1U)
#define 	ROI_TD_X_XOR10_DUMMY_P_PX_LEFT_Msk 	(0x1UL << ROI_TD_X_XOR10_DUMMY_P_PX_LEFT_Pos) 	/*!< 0x00000002 */
#define 	ROI_TD_X_XOR10_DUMMY_P_PX_LEFT 	ROI_TD_X_XOR10_DUMMY_P_PX_LEFT_Msk
#define 	ROI_TD_X_XOR10_DUMMY_M_PX_LEFT_Pos 	(0x2U)
#define 	ROI_TD_X_XOR10_DUMMY_M_PX_LEFT_Msk 	(0x3UL << ROI_TD_X_XOR10_DUMMY_M_PX_LEFT_Pos) 	/*!< 0x0000000C */
#define 	ROI_TD_X_XOR10_DUMMY_M_PX_LEFT 	ROI_TD_X_XOR10_DUMMY_M_PX_LEFT_Msk
#define 	ROI_TD_X_XOR10_DUMMY_M_PX_RIGHT_Pos 	(0x4U)
#define 	ROI_TD_X_XOR10_DUMMY_M_PX_RIGHT_Msk 	(0x3UL << ROI_TD_X_XOR10_DUMMY_M_PX_RIGHT_Pos) 	/*!< 0x00000030 */
#define 	ROI_TD_X_XOR10_DUMMY_M_PX_RIGHT 	ROI_TD_X_XOR10_DUMMY_M_PX_RIGHT_Msk
#define 	ROI_TD_X_XOR10_DUMMY_P_PX_RIGHT_Pos 	(0x6U)
#define 	ROI_TD_X_XOR10_DUMMY_P_PX_RIGHT_Msk 	(0x1UL << ROI_TD_X_XOR10_DUMMY_P_PX_RIGHT_Pos) 	/*!< 0x00000040 */
#define 	ROI_TD_X_XOR10_DUMMY_P_PX_RIGHT 	ROI_TD_X_XOR10_DUMMY_P_PX_RIGHT_Msk
#define 	ROI_TD_X_XOR10_SCAN_AND_TEST_PX_RIGHT_Pos 	(0x7U)
#define 	ROI_TD_X_XOR10_SCAN_AND_TEST_PX_RIGHT_Msk 	(0x1UL << ROI_TD_X_XOR10_SCAN_AND_TEST_PX_RIGHT_Pos) 	/*!< 0x00000080 */
#define 	ROI_TD_X_XOR10_SCAN_AND_TEST_PX_RIGHT 	ROI_TD_X_XOR10_SCAN_AND_TEST_PX_RIGHT_Msk
#define ROI_TD_ROI_Y00 	(0x00003000UL) 	/*<! TD ROI Y Register 0 (Those are connected to enable' pin of integrated pixels Latch */
#define 	ROI_TD_Y00_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_Y00_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_Y00_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_Y00_EFFECTIVE 	ROI_TD_Y00_EFFECTIVE_Msk
#define ROI_TD_ROI_Y01 	(0x00003004UL) 	/*<! TD ROI Y Register 1 (Those are connected to enable' pin of integrated pixels Latch */
#define 	ROI_TD_Y01_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_Y01_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_Y01_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_Y01_EFFECTIVE 	ROI_TD_Y01_EFFECTIVE_Msk
#define ROI_TD_ROI_Y02 	(0x00003008UL) 	/*<! TD ROI Y Register 2 (Those are connected to enable' pin of integrated pixels Latch */
#define 	ROI_TD_Y02_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_Y02_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_Y02_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_Y02_EFFECTIVE 	ROI_TD_Y02_EFFECTIVE_Msk
#define ROI_TD_ROI_Y03 	(0x0000300CUL) 	/*<! TD ROI Y Register 3 (Those are connected to enable' pin of integrated pixels Latch */
#define 	ROI_TD_Y03_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_Y03_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_Y03_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_Y03_EFFECTIVE 	ROI_TD_Y03_EFFECTIVE_Msk
#define ROI_TD_ROI_Y04 	(0x00003010UL) 	/*<! TD ROI Y Register 4 (Those are connected to enable' pin of integrated pixels Latch */
#define 	ROI_TD_Y04_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_Y04_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_Y04_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_Y04_EFFECTIVE 	ROI_TD_Y04_EFFECTIVE_Msk
#define ROI_TD_ROI_Y05 	(0x00003014UL) 	/*<! TD ROI Y Register 5 (Those are connected to enable' pin of integrated pixels Latch */
#define 	ROI_TD_Y05_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_Y05_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_Y05_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_Y05_EFFECTIVE 	ROI_TD_Y05_EFFECTIVE_Msk
#define ROI_TD_ROI_Y06 	(0x00003018UL) 	/*<! TD ROI Y Register 6 (Those are connected to enable' pin of integrated pixels Latch */
#define 	ROI_TD_Y06_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_Y06_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_Y06_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_Y06_EFFECTIVE 	ROI_TD_Y06_EFFECTIVE_Msk
#define ROI_TD_ROI_Y07 	(0x0000301CUL) 	/*<! TD ROI Y Register 7 (Those are connected to enable' pin of integrated pixels Latch */
#define 	ROI_TD_Y07_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_Y07_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_Y07_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_Y07_EFFECTIVE 	ROI_TD_Y07_EFFECTIVE_Msk
#define ROI_TD_ROI_Y08 	(0x00003020UL) 	/*<! TD ROI Y Register 8 (Those are connected to enable' pin of integrated pixels Latch */
#define 	ROI_TD_Y08_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_Y08_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_Y08_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_Y08_EFFECTIVE 	ROI_TD_Y08_EFFECTIVE_Msk
#define ROI_TD_ROI_Y09 	(0x00003024UL) 	/*<! TD ROI Y Register 9 (Those are connected to enable' pin of integrated pixels Latch */
#define 	ROI_TD_Y09_EFFECTIVE_Pos 	(0x0U)
#define 	ROI_TD_Y09_EFFECTIVE_Msk 	(0xFFFFFFFFUL << ROI_TD_Y09_EFFECTIVE_Pos) 	/*!< 0xFFFFFFFF */
#define 	ROI_TD_Y09_EFFECTIVE 	ROI_TD_Y09_EFFECTIVE_Msk
#define ROI_TD_ROI_Y10 	(0x00003028UL) 	/*<! TD ROI Y Register 10 */
#define 	ROI_TD_Y10_TEST_ROW0_Pos 	(0x0U)
#define 	ROI_TD_Y10_TEST_ROW0_Msk 	(0x1UL << ROI_TD_Y10_TEST_ROW0_Pos) 	/*!< 0x00000001 */
#define 	ROI_TD_Y10_TEST_ROW0 	ROI_TD_Y10_TEST_ROW0_Msk
#define 	ROI_TD_Y10_TEST_ROW1_Pos 	(0x1U)
#define 	ROI_TD_Y10_TEST_ROW1_Msk 	(0x1UL << ROI_TD_Y10_TEST_ROW1_Pos) 	/*!< 0x00000002 */
#define 	ROI_TD_Y10_TEST_ROW1 	ROI_TD_Y10_TEST_ROW1_Msk
#define 	ROI_TD_Y10_TEST_ROW2_Pos 	(0x2U)
#define 	ROI_TD_Y10_TEST_ROW2_Msk 	(0x1UL << ROI_TD_Y10_TEST_ROW2_Pos) 	/*!< 0x00000004 */
#define 	ROI_TD_Y10_TEST_ROW2 	ROI_TD_Y10_TEST_ROW2_Msk
#define 	ROI_TD_Y10_TEST_ROW3_Pos 	(0x3U)
#define 	ROI_TD_Y10_TEST_ROW3_Msk 	(0x1UL << ROI_TD_Y10_TEST_ROW3_Pos) 	/*!< 0x00000008 */
#define 	ROI_TD_Y10_TEST_ROW3 	ROI_TD_Y10_TEST_ROW3_Msk
#define 	ROI_TD_Y10_TEST_ROW4_Pos 	(0x4U)
#define 	ROI_TD_Y10_TEST_ROW4_Msk 	(0x1UL << ROI_TD_Y10_TEST_ROW4_Pos) 	/*!< 0x00000010 */
#define 	ROI_TD_Y10_TEST_ROW4 	ROI_TD_Y10_TEST_ROW4_Msk
#define 	ROI_TD_Y10_TEST_ROW5_Pos 	(0x5U)
#define 	ROI_TD_Y10_TEST_ROW5_Msk 	(0x1UL << ROI_TD_Y10_TEST_ROW5_Pos) 	/*!< 0x00000020 */
#define 	ROI_TD_Y10_TEST_ROW5 	ROI_TD_Y10_TEST_ROW5_Msk
#define 	ROI_TD_Y10_TEST_ROW6_Pos 	(0x6U)
#define 	ROI_TD_Y10_TEST_ROW6_Msk 	(0x1UL << ROI_TD_Y10_TEST_ROW6_Pos) 	/*!< 0x00000040 */
#define 	ROI_TD_Y10_TEST_ROW6 	ROI_TD_Y10_TEST_ROW6_Msk
#define 	ROI_TD_Y10_TEST_ROW7_Pos 	(0x7U)
#define 	ROI_TD_Y10_TEST_ROW7_Msk 	(0x1UL << ROI_TD_Y10_TEST_ROW7_Pos) 	/*!< 0x00000080 */
#define 	ROI_TD_Y10_TEST_ROW7 	ROI_TD_Y10_TEST_ROW7_Msk
#define 	ROI_TD_Y10_TEST_ROW8_Pos 	(0x8U)
#define 	ROI_TD_Y10_TEST_ROW8_Msk 	(0x1UL << ROI_TD_Y10_TEST_ROW8_Pos) 	/*!< 0x00000100 */
#define 	ROI_TD_Y10_TEST_ROW8 	ROI_TD_Y10_TEST_ROW8_Msk
#define 	ROI_TD_Y10_TEST_ROW9_Pos 	(0x9U)
#define 	ROI_TD_Y10_TEST_ROW9_Msk 	(0x1UL << ROI_TD_Y10_TEST_ROW9_Pos) 	/*!< 0x00000200 */
#define 	ROI_TD_Y10_TEST_ROW9 	ROI_TD_Y10_TEST_ROW9_Msk

/* ------------------------------------------------------")
 * EHC: Event Histogram Computer Register Map
 * ------------------------------------------------------ */

#define EHC_PIPELINE_CONTROL 	(0x00004000UL) 	/*<! Block Control register */
#define 	EHC_PIPELINE_CONTROL_ENABLE_Pos 	(0x0U)
#define 	EHC_PIPELINE_CONTROL_ENABLE_Msk 	(0x1UL << EHC_PIPELINE_CONTROL_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	EHC_PIPELINE_CONTROL_ENABLE 	EHC_PIPELINE_CONTROL_ENABLE_Msk
#define 	EHC_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Pos 	(0x1U)
#define 	EHC_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Msk 	(0x1UL << EHC_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Pos) 	/*!< 0x00000002 */
#define 	EHC_PIPELINE_CONTROL_DROP_NBACKPRESSURE 	EHC_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Msk
#define 	EHC_PIPELINE_CONTROL_BYPASS_Pos 	(0x2U)
#define 	EHC_PIPELINE_CONTROL_BYPASS_Msk 	(0x1UL << EHC_PIPELINE_CONTROL_BYPASS_Pos) 	/*!< 0x00000004 */
#define 	EHC_PIPELINE_CONTROL_BYPASS 	EHC_PIPELINE_CONTROL_BYPASS_Msk
#define EHC_PIPELINE_STATUS 	(0x00004004UL) 	/*<! Block Status Register: This register give information about the internal status of the block. */
#define 	EHC_PIPELINE_STATUS_EMPTY_Pos 	(0x0U)
#define 	EHC_PIPELINE_STATUS_EMPTY_Msk 	(0x1UL << EHC_PIPELINE_STATUS_EMPTY_Pos) 	/*!< 0x00000001 */
#define 	EHC_PIPELINE_STATUS_EMPTY 	EHC_PIPELINE_STATUS_EMPTY_Msk
#define 	EHC_PIPELINE_STATUS_BUSY_Pos 	(0x1U)
#define 	EHC_PIPELINE_STATUS_BUSY_Msk 	(0x1UL << EHC_PIPELINE_STATUS_BUSY_Pos) 	/*!< 0x00000002 */
#define 	EHC_PIPELINE_STATUS_BUSY 	EHC_PIPELINE_STATUS_BUSY_Msk
#define 	EHC_PIPELINE_STATUS_DEEP_LOW_POWER_READY_Pos 	(0x2U)
#define 	EHC_PIPELINE_STATUS_DEEP_LOW_POWER_READY_Msk 	(0x1UL << EHC_PIPELINE_STATUS_DEEP_LOW_POWER_READY_Pos) 	/*!< 0x00000004 */
#define 	EHC_PIPELINE_STATUS_DEEP_LOW_POWER_READY 	EHC_PIPELINE_STATUS_DEEP_LOW_POWER_READY_Msk
#define EHC_EHC_CONTROL 	(0x00004040UL) 	/*<! EHC control register, EHC control register, this set parameters for EHC, for example choose between integration mode or event rate mode */
#define 	EHC_CONTROL_ALGO_SEL_Pos 	(0x0U)
#define 	EHC_CONTROL_ALGO_SEL_Msk 	(0x1UL << EHC_CONTROL_ALGO_SEL_Pos) 	/*!< 0x00000001 */
#define 	EHC_CONTROL_ALGO_SEL 	EHC_CONTROL_ALGO_SEL_Msk
#define 	EHC_CONTROL_TRIG_SEL_Pos 	(0x1U)
#define 	EHC_CONTROL_TRIG_SEL_Msk 	(0x1UL << EHC_CONTROL_TRIG_SEL_Pos) 	/*!< 0x00000002 */
#define 	EHC_CONTROL_TRIG_SEL 	EHC_CONTROL_TRIG_SEL_Msk
#define EHC_BITS_SPLITTING 	(0x00004044UL) 	/*<! This register configure bit splitting, This register will not be written(and will report an error on icn) if the sum of its two fields is not in the range: '0 < sum <= 8' */
#define 	EHC_BITS_SPLITTING_NEGATIVE_BIT_LENGTH_Pos 	(0x0U)
#define 	EHC_BITS_SPLITTING_NEGATIVE_BIT_LENGTH_Msk 	(0xFUL << EHC_BITS_SPLITTING_NEGATIVE_BIT_LENGTH_Pos) 	/*!< 0x0000000F */
#define 	EHC_BITS_SPLITTING_NEGATIVE_BIT_LENGTH 	EHC_BITS_SPLITTING_NEGATIVE_BIT_LENGTH_Msk
#define 	EHC_BITS_SPLITTING_POSITIVE_BIT_LENGTH_Pos 	(0x4U)
#define 	EHC_BITS_SPLITTING_POSITIVE_BIT_LENGTH_Msk 	(0xFUL << EHC_BITS_SPLITTING_POSITIVE_BIT_LENGTH_Pos) 	/*!< 0x000000F0 */
#define 	EHC_BITS_SPLITTING_POSITIVE_BIT_LENGTH 	EHC_BITS_SPLITTING_POSITIVE_BIT_LENGTH_Msk
#define 	EHC_BITS_SPLITTING_OUT_16BITS_PADDING_MODE_Pos 	(0x8U)
#define 	EHC_BITS_SPLITTING_OUT_16BITS_PADDING_MODE_Msk 	(0x1UL << EHC_BITS_SPLITTING_OUT_16BITS_PADDING_MODE_Pos) 	/*!< 0x00000100 */
#define 	EHC_BITS_SPLITTING_OUT_16BITS_PADDING_MODE 	EHC_BITS_SPLITTING_OUT_16BITS_PADDING_MODE_Msk
#define EHC_INTEGRATION_PERIOD 	(0x00004048UL) 	/*<! Register to configure integration period, this will then be compared to reconstructed time base precise to 16us, the 4 LSB of 'value_us' fields are not relevant. */
#define 	EHC_INTEGRATION_PERIOD_VALUE_US_Pos 	(0x4U)
#define 	EHC_INTEGRATION_PERIOD_VALUE_US_Msk 	(0x1FFFUL << EHC_INTEGRATION_PERIOD_VALUE_US_Pos) 	/*!< 0x0001FFF0 */
#define 	EHC_INTEGRATION_PERIOD_VALUE_US 	EHC_INTEGRATION_PERIOD_VALUE_US_Msk
#define EHC_EVENT_RATE_THRESHOLD 	(0x0000404CUL) 	/*<! Register to configure integration period, this will then be compared to reconstructed time base precise to 16us, the 4 LSB of 'value_us' fields are not relevant. */
#define 	EHC_EVENT_RATE_THRESHOLD_VALUE_Pos 	(0x0U)
#define 	EHC_EVENT_RATE_THRESHOLD_VALUE_Msk 	(0x1FFFFUL << EHC_EVENT_RATE_THRESHOLD_VALUE_Pos) 	/*!< 0x0001FFFF */
#define 	EHC_EVENT_RATE_THRESHOLD_VALUE 	EHC_EVENT_RATE_THRESHOLD_VALUE_Msk
#define EHC_INITIALISATION 	(0x00004100UL) 	/*<! Timestamping life time invalidation control register */
#define 	EHC_INITIALISATION_REQ_INIT_Pos 	(0x0U)
#define 	EHC_INITIALISATION_REQ_INIT_Msk 	(0x1UL << EHC_INITIALISATION_REQ_INIT_Pos) 	/*!< 0x00000001 */
#define 	EHC_INITIALISATION_REQ_INIT 	EHC_INITIALISATION_REQ_INIT_Msk
#define 	EHC_INITIALISATION_FLAG_INIT_BUSY_Pos 	(0x1U)
#define 	EHC_INITIALISATION_FLAG_INIT_BUSY_Msk 	(0x1UL << EHC_INITIALISATION_FLAG_INIT_BUSY_Pos) 	/*!< 0x00000002 */
#define 	EHC_INITIALISATION_FLAG_INIT_BUSY 	EHC_INITIALISATION_FLAG_INIT_BUSY_Msk
#define 	EHC_INITIALISATION_FLAG_INIT_DONE_Pos 	(0x2U)
#define 	EHC_INITIALISATION_FLAG_INIT_DONE_Msk 	(0x1UL << EHC_INITIALISATION_FLAG_INIT_DONE_Pos) 	/*!< 0x00000004 */
#define 	EHC_INITIALISATION_FLAG_INIT_DONE 	EHC_INITIALISATION_FLAG_INIT_DONE_Msk
#define EHC_ICN_SRAM_CONTROL 	(0x00004104UL) 	/*<! ICN SRAM Access: Request control register */
#define 	EHC_ICN_SRAM_CONTROL_REQ_TRIGGER_Pos 	(0x0U)
#define 	EHC_ICN_SRAM_CONTROL_REQ_TRIGGER_Msk 	(0x1UL << EHC_ICN_SRAM_CONTROL_REQ_TRIGGER_Pos) 	/*!< 0x00000001 */
#define 	EHC_ICN_SRAM_CONTROL_REQ_TRIGGER 	EHC_ICN_SRAM_CONTROL_REQ_TRIGGER_Msk
#define 	EHC_ICN_SRAM_CONTROL_REQ_TYPE_Pos 	(0x1U)
#define 	EHC_ICN_SRAM_CONTROL_REQ_TYPE_Msk 	(0x1UL << EHC_ICN_SRAM_CONTROL_REQ_TYPE_Pos) 	/*!< 0x00000002 */
#define 	EHC_ICN_SRAM_CONTROL_REQ_TYPE 	EHC_ICN_SRAM_CONTROL_REQ_TYPE_Msk
#define 	EHC_ICN_SRAM_CONTROL_DATA_SEL_Pos 	(0x2U)
#define 	EHC_ICN_SRAM_CONTROL_DATA_SEL_Msk 	(0x3UL << EHC_ICN_SRAM_CONTROL_DATA_SEL_Pos) 	/*!< 0x0000000C */
#define 	EHC_ICN_SRAM_CONTROL_DATA_SEL 	EHC_ICN_SRAM_CONTROL_DATA_SEL_Msk
#define EHC_ICN_SRAM_ADDRESS 	(0x00004108UL) 	/*<! ICN SRAM Access: Address register */
#define 	EHC_ICN_SRAM_ADDRESS_X_ADDR_Pos 	(0x0U)
#define 	EHC_ICN_SRAM_ADDRESS_X_ADDR_Msk 	(0x7FFUL << EHC_ICN_SRAM_ADDRESS_X_ADDR_Pos) 	/*!< 0x000007FF */
#define 	EHC_ICN_SRAM_ADDRESS_X_ADDR 	EHC_ICN_SRAM_ADDRESS_X_ADDR_Msk
#define 	EHC_ICN_SRAM_ADDRESS_Y_ADDR_Pos 	(0x10U)
#define 	EHC_ICN_SRAM_ADDRESS_Y_ADDR_Msk 	(0x7FFUL << EHC_ICN_SRAM_ADDRESS_Y_ADDR_Pos) 	/*!< 0x07FF0000 */
#define 	EHC_ICN_SRAM_ADDRESS_Y_ADDR 	EHC_ICN_SRAM_ADDRESS_Y_ADDR_Msk
#define EHC_ICN_SRAM_DATA 	(0x0000410CUL) 	/*<! ICN SRAM Access: Read/Write Data */
#define 	EHC_ICN_SRAM_DATA_VAL_Pos 	(0x0U)
#define 	EHC_ICN_SRAM_DATA_VAL_Msk 	(0xFFFFFFFFUL << EHC_ICN_SRAM_DATA_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	EHC_ICN_SRAM_DATA_VAL 	EHC_ICN_SRAM_DATA_VAL_Msk
#define EHC_FLAGS 	(0x00004110UL) 	/*<! Flags */
#define 	EHC_FLAGS_ERR_DRAINING_RETRIG_Pos 	(0x0U)
#define 	EHC_FLAGS_ERR_DRAINING_RETRIG_Msk 	(0x1UL << EHC_FLAGS_ERR_DRAINING_RETRIG_Pos) 	/*!< 0x00000001 */
#define 	EHC_FLAGS_ERR_DRAINING_RETRIG 	EHC_FLAGS_ERR_DRAINING_RETRIG_Msk
#define 	EHC_FLAGS_ERR_WRONG_CONFIG_Pos 	(0x1U)
#define 	EHC_FLAGS_ERR_WRONG_CONFIG_Msk 	(0x1UL << EHC_FLAGS_ERR_WRONG_CONFIG_Pos) 	/*!< 0x00000002 */
#define 	EHC_FLAGS_ERR_WRONG_CONFIG 	EHC_FLAGS_ERR_WRONG_CONFIG_Msk
#define 	EHC_FLAGS_FCT_WAKE_UP_Pos 	(0x2U)
#define 	EHC_FLAGS_FCT_WAKE_UP_Msk 	(0x1UL << EHC_FLAGS_FCT_WAKE_UP_Pos) 	/*!< 0x00000004 */
#define 	EHC_FLAGS_FCT_WAKE_UP 	EHC_FLAGS_FCT_WAKE_UP_Msk
#define EHC_IRQ_CONTROL 	(0x00004114UL) 	/*<! Interrupt control register, If any of those source enabled this enable the associated interrupt source line, and configure hold time for GPIO routing (Function, nor Error line) (default: all 0) */
#define 	EHC_IRQ_CONTROL_ERR_DRAINING_RETRIG_SEL_Pos 	(0x0U)
#define 	EHC_IRQ_CONTROL_ERR_DRAINING_RETRIG_SEL_Msk 	(0x1UL << EHC_IRQ_CONTROL_ERR_DRAINING_RETRIG_SEL_Pos) 	/*!< 0x00000001 */
#define 	EHC_IRQ_CONTROL_ERR_DRAINING_RETRIG_SEL 	EHC_IRQ_CONTROL_ERR_DRAINING_RETRIG_SEL_Msk
#define 	EHC_IRQ_CONTROL_ERR_WRONG_CONFIG_SEL_Pos 	(0x1U)
#define 	EHC_IRQ_CONTROL_ERR_WRONG_CONFIG_SEL_Msk 	(0x1UL << EHC_IRQ_CONTROL_ERR_WRONG_CONFIG_SEL_Pos) 	/*!< 0x00000002 */
#define 	EHC_IRQ_CONTROL_ERR_WRONG_CONFIG_SEL 	EHC_IRQ_CONTROL_ERR_WRONG_CONFIG_SEL_Msk
#define 	EHC_IRQ_CONTROL_FCT_WAKE_UP_SEL_Pos 	(0x2U)
#define 	EHC_IRQ_CONTROL_FCT_WAKE_UP_SEL_Msk 	(0x1UL << EHC_IRQ_CONTROL_FCT_WAKE_UP_SEL_Pos) 	/*!< 0x00000004 */
#define 	EHC_IRQ_CONTROL_FCT_WAKE_UP_SEL 	EHC_IRQ_CONTROL_FCT_WAKE_UP_SEL_Msk
#define 	EHC_IRQ_CONTROL_HOLD_CYCLE_NUM_Pos 	(0x10U)
#define 	EHC_IRQ_CONTROL_HOLD_CYCLE_NUM_Msk 	(0x3FFUL << EHC_IRQ_CONTROL_HOLD_CYCLE_NUM_Pos) 	/*!< 0x03FF0000 */
#define 	EHC_IRQ_CONTROL_HOLD_CYCLE_NUM 	EHC_IRQ_CONTROL_HOLD_CYCLE_NUM_Msk
#define EHC_WAKE_UP_PERIOD 	(0x00004118UL) 	/*<! Register to configure wake_up period, this will be first substracted to integration_period and then will then be compared to reconstructed time base precise to 16us, the 4 LSB of 'value_us' fields are not relevant. */
#define 	EHC_WAKE_UP_PERIOD_VALUE_US_Pos 	(0x4U)
#define 	EHC_WAKE_UP_PERIOD_VALUE_US_Msk 	(0xFFFUL << EHC_WAKE_UP_PERIOD_VALUE_US_Pos) 	/*!< 0x0000FFF0 */
#define 	EHC_WAKE_UP_PERIOD_VALUE_US 	EHC_WAKE_UP_PERIOD_VALUE_US_Msk
#define EHC_CHICKEN0_BITS 	(0x000041C0UL) 	/*<! Private register 0. It helps unrisking the design by adding deep control bits */
#define 	EHC_CHICKEN0_BITS_DRAIN_BLOCKING_MODE_Pos 	(0x0U)
#define 	EHC_CHICKEN0_BITS_DRAIN_BLOCKING_MODE_Msk 	(0x1UL << EHC_CHICKEN0_BITS_DRAIN_BLOCKING_MODE_Pos) 	/*!< 0x00000001 */
#define 	EHC_CHICKEN0_BITS_DRAIN_BLOCKING_MODE 	EHC_CHICKEN0_BITS_DRAIN_BLOCKING_MODE_Msk
#define 	EHC_CHICKEN0_BITS_DRAIN_TRASHING_MODE_Pos 	(0x1U)
#define 	EHC_CHICKEN0_BITS_DRAIN_TRASHING_MODE_Msk 	(0x1UL << EHC_CHICKEN0_BITS_DRAIN_TRASHING_MODE_Pos) 	/*!< 0x00000002 */
#define 	EHC_CHICKEN0_BITS_DRAIN_TRASHING_MODE 	EHC_CHICKEN0_BITS_DRAIN_TRASHING_MODE_Msk
#define 	EHC_CHICKEN0_BITS_DIFF3D_SAT_Pos 	(0x2U)
#define 	EHC_CHICKEN0_BITS_DIFF3D_SAT_Msk 	(0x1UL << EHC_CHICKEN0_BITS_DIFF3D_SAT_Pos) 	/*!< 0x00000004 */
#define 	EHC_CHICKEN0_BITS_DIFF3D_SAT 	EHC_CHICKEN0_BITS_DIFF3D_SAT_Msk
#define 	EHC_CHICKEN0_BITS_TIMEBASE_REC_TD_TH_ONLY_Pos 	(0x3U)
#define 	EHC_CHICKEN0_BITS_TIMEBASE_REC_TD_TH_ONLY_Msk 	(0x1UL << EHC_CHICKEN0_BITS_TIMEBASE_REC_TD_TH_ONLY_Pos) 	/*!< 0x00000008 */
#define 	EHC_CHICKEN0_BITS_TIMEBASE_REC_TD_TH_ONLY 	EHC_CHICKEN0_BITS_TIMEBASE_REC_TD_TH_ONLY_Msk
#define 	EHC_CHICKEN0_BITS_FORCE_DRAIN_REQ_Pos 	(0x4U)
#define 	EHC_CHICKEN0_BITS_FORCE_DRAIN_REQ_Msk 	(0x1UL << EHC_CHICKEN0_BITS_FORCE_DRAIN_REQ_Pos) 	/*!< 0x00000010 */
#define 	EHC_CHICKEN0_BITS_FORCE_DRAIN_REQ 	EHC_CHICKEN0_BITS_FORCE_DRAIN_REQ_Msk

/* ------------------------------------------------------")
 * ERC:  multi-line comment 
 * ------------------------------------------------------ */

#define ERC_PIPELINE_CONTROL 	(0x00006000UL) 	/*<! Block Control register */
#define 	ERC_PIPELINE_CONTROL_ENABLE_Pos 	(0x0U)
#define 	ERC_PIPELINE_CONTROL_ENABLE_Msk 	(0x1UL << ERC_PIPELINE_CONTROL_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	ERC_PIPELINE_CONTROL_ENABLE 	ERC_PIPELINE_CONTROL_ENABLE_Msk
#define 	ERC_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Pos 	(0x1U)
#define 	ERC_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Msk 	(0x1UL << ERC_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Pos) 	/*!< 0x00000002 */
#define 	ERC_PIPELINE_CONTROL_DROP_NBACKPRESSURE 	ERC_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Msk
#define 	ERC_PIPELINE_CONTROL_BYPASS_Pos 	(0x2U)
#define 	ERC_PIPELINE_CONTROL_BYPASS_Msk 	(0x1UL << ERC_PIPELINE_CONTROL_BYPASS_Pos) 	/*!< 0x00000004 */
#define 	ERC_PIPELINE_CONTROL_BYPASS 	ERC_PIPELINE_CONTROL_BYPASS_Msk
#define ERC_PIPELINE_STATUS 	(0x00006004UL) 	/*<! Block Status Register: This register give information about the internal status of the block. */
#define 	ERC_PIPELINE_STATUS_EMPTY_Pos 	(0x0U)
#define 	ERC_PIPELINE_STATUS_EMPTY_Msk 	(0x1UL << ERC_PIPELINE_STATUS_EMPTY_Pos) 	/*!< 0x00000001 */
#define 	ERC_PIPELINE_STATUS_EMPTY 	ERC_PIPELINE_STATUS_EMPTY_Msk
#define 	ERC_PIPELINE_STATUS_BUSY_Pos 	(0x1U)
#define 	ERC_PIPELINE_STATUS_BUSY_Msk 	(0x1UL << ERC_PIPELINE_STATUS_BUSY_Pos) 	/*!< 0x00000002 */
#define 	ERC_PIPELINE_STATUS_BUSY 	ERC_PIPELINE_STATUS_BUSY_Msk
#define 	ERC_PIPELINE_STATUS_DEEP_LOW_POWER_SEEN_Pos 	(0x2U)
#define 	ERC_PIPELINE_STATUS_DEEP_LOW_POWER_SEEN_Msk 	(0x1UL << ERC_PIPELINE_STATUS_DEEP_LOW_POWER_SEEN_Pos) 	/*!< 0x00000004 */
#define 	ERC_PIPELINE_STATUS_DEEP_LOW_POWER_SEEN 	ERC_PIPELINE_STATUS_DEEP_LOW_POWER_SEEN_Msk
#define ERC_PIPELINE_FLUSH 	(0x00006010UL) 	/*<! Flush the pipeline. While status is 0, flush is in progress. When status is '1', all flushes are done (clear status when it is 0 has no effect). */
#define 	ERC_PIPELINE_FLUSH_IN_PROGRESS_Pos 	(0x0U)
#define 	ERC_PIPELINE_FLUSH_IN_PROGRESS_Msk 	(0x3UL << ERC_PIPELINE_FLUSH_IN_PROGRESS_Pos) 	/*!< 0x00000003 */
#define 	ERC_PIPELINE_FLUSH_IN_PROGRESS 	ERC_PIPELINE_FLUSH_IN_PROGRESS_Msk
#define 	ERC_PIPELINE_FLUSH_CMD_EN_Pos 	(0x1EU)
#define 	ERC_PIPELINE_FLUSH_CMD_EN_Msk 	(0x1UL << ERC_PIPELINE_FLUSH_CMD_EN_Pos) 	/*!< 0x40000000 */
#define 	ERC_PIPELINE_FLUSH_CMD_EN 	ERC_PIPELINE_FLUSH_CMD_EN_Msk
#define 	ERC_PIPELINE_FLUSH_STATUS_Pos 	(0x1FU)
#define 	ERC_PIPELINE_FLUSH_STATUS_Msk 	(0x1UL << ERC_PIPELINE_FLUSH_STATUS_Pos) 	/*!< 0x80000000 */
#define 	ERC_PIPELINE_FLUSH_STATUS 	ERC_PIPELINE_FLUSH_STATUS_Msk
#define ERC_AHVT_DROPPING_CONTROL 	(0x00006014UL) 	/*<! (dp) Configuration for drop all, horizontal, vertical and temporal dropping. */
#define 	ERC_AHVT_DROPPING_CONTROL_H_EN_Pos 	(0x0U)
#define 	ERC_AHVT_DROPPING_CONTROL_H_EN_Msk 	(0x1UL << ERC_AHVT_DROPPING_CONTROL_H_EN_Pos) 	/*!< 0x00000001 */
#define 	ERC_AHVT_DROPPING_CONTROL_H_EN 	ERC_AHVT_DROPPING_CONTROL_H_EN_Msk
#define 	ERC_AHVT_DROPPING_CONTROL_V_EN_Pos 	(0x1U)
#define 	ERC_AHVT_DROPPING_CONTROL_V_EN_Msk 	(0x1UL << ERC_AHVT_DROPPING_CONTROL_V_EN_Pos) 	/*!< 0x00000002 */
#define 	ERC_AHVT_DROPPING_CONTROL_V_EN 	ERC_AHVT_DROPPING_CONTROL_V_EN_Msk
#define 	ERC_AHVT_DROPPING_CONTROL_T_EN_Pos 	(0x2U)
#define 	ERC_AHVT_DROPPING_CONTROL_T_EN_Msk 	(0x1UL << ERC_AHVT_DROPPING_CONTROL_T_EN_Pos) 	/*!< 0x00000004 */
#define 	ERC_AHVT_DROPPING_CONTROL_T_EN 	ERC_AHVT_DROPPING_CONTROL_T_EN_Msk
#define 	ERC_AHVT_DROPPING_CONTROL_T_LUT_EN_Pos 	(0x3U)
#define 	ERC_AHVT_DROPPING_CONTROL_T_LUT_EN_Msk 	(0x1UL << ERC_AHVT_DROPPING_CONTROL_T_LUT_EN_Pos) 	/*!< 0x00000008 */
#define 	ERC_AHVT_DROPPING_CONTROL_T_LUT_EN 	ERC_AHVT_DROPPING_CONTROL_T_LUT_EN_Msk
#define 	ERC_AHVT_DROPPING_CONTROL_DROP_ALL_TD_WHEN_GEQ_Pos 	(0x4U)
#define 	ERC_AHVT_DROPPING_CONTROL_DROP_ALL_TD_WHEN_GEQ_Msk 	(0x3FFUL << ERC_AHVT_DROPPING_CONTROL_DROP_ALL_TD_WHEN_GEQ_Pos) 	/*!< 0x00003FF0 */
#define 	ERC_AHVT_DROPPING_CONTROL_DROP_ALL_TD_WHEN_GEQ 	ERC_AHVT_DROPPING_CONTROL_DROP_ALL_TD_WHEN_GEQ_Msk
#define 	ERC_AHVT_DROPPING_CONTROL_STATUS_Pos 	(0x1FU)
#define 	ERC_AHVT_DROPPING_CONTROL_STATUS_Msk 	(0x1UL << ERC_AHVT_DROPPING_CONTROL_STATUS_Pos) 	/*!< 0x80000000 */
#define 	ERC_AHVT_DROPPING_CONTROL_STATUS 	ERC_AHVT_DROPPING_CONTROL_STATUS_Msk
#define ERC_REF_PERIOD_FLAVOR 	(0x00006020UL) 	/*<! Reference period and delay fifo enable. */
#define 	ERC_REF_PERIOD_FLAVOR_REFERENCE_Pos 	(0x0U)
#define 	ERC_REF_PERIOD_FLAVOR_REFERENCE_Msk 	(0x3FFUL << ERC_REF_PERIOD_FLAVOR_REFERENCE_Pos) 	/*!< 0x000003FF */
#define 	ERC_REF_PERIOD_FLAVOR_REFERENCE 	ERC_REF_PERIOD_FLAVOR_REFERENCE_Msk
#define 	ERC_REF_PERIOD_FLAVOR_AVG_DROP_RATE_DELAYED_Pos 	(0x10U)
#define 	ERC_REF_PERIOD_FLAVOR_AVG_DROP_RATE_DELAYED_Msk 	(0x1UL << ERC_REF_PERIOD_FLAVOR_AVG_DROP_RATE_DELAYED_Pos) 	/*!< 0x00010000 */
#define 	ERC_REF_PERIOD_FLAVOR_AVG_DROP_RATE_DELAYED 	ERC_REF_PERIOD_FLAVOR_AVG_DROP_RATE_DELAYED_Msk
#define ERC_DELAY_FIFO_NON_TD_RSVD_AREA 	(0x00006024UL) 	/*<! (dip) Area in the delay fifo reserved for non TD vectors belonging to the same event period. When written value is greater than fifo size (5128), value is forced to fifo sized, i.e. no area is available for TD. Default value is 1026 (up to 20288 TD vectors can be stored if there is no more than 1026 non TD vectors). */
#define 	ERC_DELAY_FIFO_NON_TD_RSVD_AREA_VAL_Pos 	(0x0U)
#define 	ERC_DELAY_FIFO_NON_TD_RSVD_AREA_VAL_Msk 	(0x1FFFUL << ERC_DELAY_FIFO_NON_TD_RSVD_AREA_VAL_Pos) 	/*!< 0x00001FFF */
#define 	ERC_DELAY_FIFO_NON_TD_RSVD_AREA_VAL 	ERC_DELAY_FIFO_NON_TD_RSVD_AREA_VAL_Msk
#define 	ERC_DELAY_FIFO_NON_TD_RSVD_AREA_AUTO_RAISE_Pos 	(0x10U)
#define 	ERC_DELAY_FIFO_NON_TD_RSVD_AREA_AUTO_RAISE_Msk 	(0x1UL << ERC_DELAY_FIFO_NON_TD_RSVD_AREA_AUTO_RAISE_Pos) 	/*!< 0x00010000 */
#define 	ERC_DELAY_FIFO_NON_TD_RSVD_AREA_AUTO_RAISE 	ERC_DELAY_FIFO_NON_TD_RSVD_AREA_AUTO_RAISE_Msk
#define ERC_DELAY_FIFO_SIZE 	(0x00006028UL) 	/*<! Maximum number of events that can fit in the delay fifo. */
#define 	ERC_DELAY_FIFO_SIZE_VAL_Pos 	(0x0U)
#define 	ERC_DELAY_FIFO_SIZE_VAL_Msk 	(0x7FFFUL << ERC_DELAY_FIFO_SIZE_VAL_Pos) 	/*!< 0x00007FFF */
#define 	ERC_DELAY_FIFO_SIZE_VAL 	ERC_DELAY_FIFO_SIZE_VAL_Msk
#define ERC_TD_TARGET_EVENT_COUNT 	(0x0000602CUL) 	/*<! (dp) Maximum number of events to be outputted during one event period. Max value is 1023 * 50 * 32 = 0x18F9C0 */
#define 	ERC_TD_TARGET_EVENT_COUNT_VAL_Pos 	(0x0U)
#define 	ERC_TD_TARGET_EVENT_COUNT_VAL_Msk 	(0x1FFFFFUL << ERC_TD_TARGET_EVENT_COUNT_VAL_Pos) 	/*!< 0x001FFFFF */
#define 	ERC_TD_TARGET_EVENT_COUNT_VAL 	ERC_TD_TARGET_EVENT_COUNT_VAL_Msk
#define ERC_INTEREST_LEVEL 	(0x00006030UL) 	/*<! (dp) Warning: this register should not be written while status is '0'. The whole interest level behavior is configured with this register. */
#define 	ERC_INTEREST_LEVEL_SELECT_PONG_INTLVL_GRID_Pos 	(0x0U)
#define 	ERC_INTEREST_LEVEL_SELECT_PONG_INTLVL_GRID_Msk 	(0x1UL << ERC_INTEREST_LEVEL_SELECT_PONG_INTLVL_GRID_Pos) 	/*!< 0x00000001 */
#define 	ERC_INTEREST_LEVEL_SELECT_PONG_INTLVL_GRID 	ERC_INTEREST_LEVEL_SELECT_PONG_INTLVL_GRID_Msk
#define 	ERC_INTEREST_LEVEL_USE_INTLVL_GRID_Pos 	(0x1U)
#define 	ERC_INTEREST_LEVEL_USE_INTLVL_GRID_Msk 	(0x1UL << ERC_INTEREST_LEVEL_USE_INTLVL_GRID_Pos) 	/*!< 0x00000002 */
#define 	ERC_INTEREST_LEVEL_USE_INTLVL_GRID 	ERC_INTEREST_LEVEL_USE_INTLVL_GRID_Msk
#define 	ERC_INTEREST_LEVEL_WEAK_THRESHOLD_Pos 	(0x2U)
#define 	ERC_INTEREST_LEVEL_WEAK_THRESHOLD_Msk 	(0xFUL << ERC_INTEREST_LEVEL_WEAK_THRESHOLD_Pos) 	/*!< 0x0000003C */
#define 	ERC_INTEREST_LEVEL_WEAK_THRESHOLD 	ERC_INTEREST_LEVEL_WEAK_THRESHOLD_Msk
#define 	ERC_INTEREST_LEVEL_STATUS_Pos 	(0x1FU)
#define 	ERC_INTEREST_LEVEL_STATUS_Msk 	(0x1UL << ERC_INTEREST_LEVEL_STATUS_Pos) 	/*!< 0x80000000 */
#define 	ERC_INTEREST_LEVEL_STATUS 	ERC_INTEREST_LEVEL_STATUS_Msk
#define ERC_MONITORING_EVENT_CONTROL 	(0x00006034UL) 	/*<! Control of monitoring events generated by the ERC. When enable, monitoring events added to event flow are sent downstream, else monitoring events are removed defore ERC output (in OFS). */
#define 	ERC_MONITORING_EVENT_CONTROL_FIRST_MODULE_TAG_EN_Pos 	(0x0U)
#define 	ERC_MONITORING_EVENT_CONTROL_FIRST_MODULE_TAG_EN_Msk 	(0x1UL << ERC_MONITORING_EVENT_CONTROL_FIRST_MODULE_TAG_EN_Pos) 	/*!< 0x00000001 */
#define 	ERC_MONITORING_EVENT_CONTROL_FIRST_MODULE_TAG_EN 	ERC_MONITORING_EVENT_CONTROL_FIRST_MODULE_TAG_EN_Msk
#define 	ERC_MONITORING_EVENT_CONTROL_AVG_DROP_RATE_EN_Pos 	(0x1U)
#define 	ERC_MONITORING_EVENT_CONTROL_AVG_DROP_RATE_EN_Msk 	(0x1UL << ERC_MONITORING_EVENT_CONTROL_AVG_DROP_RATE_EN_Pos) 	/*!< 0x00000002 */
#define 	ERC_MONITORING_EVENT_CONTROL_AVG_DROP_RATE_EN 	ERC_MONITORING_EVENT_CONTROL_AVG_DROP_RATE_EN_Msk
#define 	ERC_MONITORING_EVENT_CONTROL_IN_TD_CNT_EN_Pos 	(0x2U)
#define 	ERC_MONITORING_EVENT_CONTROL_IN_TD_CNT_EN_Msk 	(0x1UL << ERC_MONITORING_EVENT_CONTROL_IN_TD_CNT_EN_Pos) 	/*!< 0x00000004 */
#define 	ERC_MONITORING_EVENT_CONTROL_IN_TD_CNT_EN 	ERC_MONITORING_EVENT_CONTROL_IN_TD_CNT_EN_Msk
#define 	ERC_MONITORING_EVENT_CONTROL_DF_TD_VECT_DROP_CNT_EN_Pos 	(0x3U)
#define 	ERC_MONITORING_EVENT_CONTROL_DF_TD_VECT_DROP_CNT_EN_Msk 	(0x1UL << ERC_MONITORING_EVENT_CONTROL_DF_TD_VECT_DROP_CNT_EN_Pos) 	/*!< 0x00000008 */
#define 	ERC_MONITORING_EVENT_CONTROL_DF_TD_VECT_DROP_CNT_EN 	ERC_MONITORING_EVENT_CONTROL_DF_TD_VECT_DROP_CNT_EN_Msk
#define 	ERC_MONITORING_EVENT_CONTROL_DF_NON_TD_VECT_DROP_CNT_EN_Pos 	(0x4U)
#define 	ERC_MONITORING_EVENT_CONTROL_DF_NON_TD_VECT_DROP_CNT_EN_Msk 	(0x1UL << ERC_MONITORING_EVENT_CONTROL_DF_NON_TD_VECT_DROP_CNT_EN_Pos) 	/*!< 0x00000010 */
#define 	ERC_MONITORING_EVENT_CONTROL_DF_NON_TD_VECT_DROP_CNT_EN 	ERC_MONITORING_EVENT_CONTROL_DF_NON_TD_VECT_DROP_CNT_EN_Msk
#define 	ERC_MONITORING_EVENT_CONTROL_ALLDR_EVT_DROP_CNT_EN_Pos 	(0x5U)
#define 	ERC_MONITORING_EVENT_CONTROL_ALLDR_EVT_DROP_CNT_EN_Msk 	(0x1UL << ERC_MONITORING_EVENT_CONTROL_ALLDR_EVT_DROP_CNT_EN_Pos) 	/*!< 0x00000020 */
#define 	ERC_MONITORING_EVENT_CONTROL_ALLDR_EVT_DROP_CNT_EN 	ERC_MONITORING_EVENT_CONTROL_ALLDR_EVT_DROP_CNT_EN_Msk
#define 	ERC_MONITORING_EVENT_CONTROL_HDR_EVT_DROP_CNT_EN_Pos 	(0x6U)
#define 	ERC_MONITORING_EVENT_CONTROL_HDR_EVT_DROP_CNT_EN_Msk 	(0x1UL << ERC_MONITORING_EVENT_CONTROL_HDR_EVT_DROP_CNT_EN_Pos) 	/*!< 0x00000040 */
#define 	ERC_MONITORING_EVENT_CONTROL_HDR_EVT_DROP_CNT_EN 	ERC_MONITORING_EVENT_CONTROL_HDR_EVT_DROP_CNT_EN_Msk
#define 	ERC_MONITORING_EVENT_CONTROL_VDR_EVT_DROP_CNT_EN_Pos 	(0x7U)
#define 	ERC_MONITORING_EVENT_CONTROL_VDR_EVT_DROP_CNT_EN_Msk 	(0x1UL << ERC_MONITORING_EVENT_CONTROL_VDR_EVT_DROP_CNT_EN_Pos) 	/*!< 0x00000080 */
#define 	ERC_MONITORING_EVENT_CONTROL_VDR_EVT_DROP_CNT_EN 	ERC_MONITORING_EVENT_CONTROL_VDR_EVT_DROP_CNT_EN_Msk
#define 	ERC_MONITORING_EVENT_CONTROL_TDR_EVT_DROP_CNT_EN_Pos 	(0x8U)
#define 	ERC_MONITORING_EVENT_CONTROL_TDR_EVT_DROP_CNT_EN_Msk 	(0x1UL << ERC_MONITORING_EVENT_CONTROL_TDR_EVT_DROP_CNT_EN_Pos) 	/*!< 0x00000100 */
#define 	ERC_MONITORING_EVENT_CONTROL_TDR_EVT_DROP_CNT_EN 	ERC_MONITORING_EVENT_CONTROL_TDR_EVT_DROP_CNT_EN_Msk
#define 	ERC_MONITORING_EVENT_CONTROL_TD_EVT_CNT_EN_Pos 	(0x9U)
#define 	ERC_MONITORING_EVENT_CONTROL_TD_EVT_CNT_EN_Msk 	(0x1UL << ERC_MONITORING_EVENT_CONTROL_TD_EVT_CNT_EN_Pos) 	/*!< 0x00000200 */
#define 	ERC_MONITORING_EVENT_CONTROL_TD_EVT_CNT_EN 	ERC_MONITORING_EVENT_CONTROL_TD_EVT_CNT_EN_Msk
#define 	ERC_MONITORING_EVENT_CONTROL_LAST_MODULE_TAG_EN_Pos 	(0xAU)
#define 	ERC_MONITORING_EVENT_CONTROL_LAST_MODULE_TAG_EN_Msk 	(0x1UL << ERC_MONITORING_EVENT_CONTROL_LAST_MODULE_TAG_EN_Pos) 	/*!< 0x00000400 */
#define 	ERC_MONITORING_EVENT_CONTROL_LAST_MODULE_TAG_EN 	ERC_MONITORING_EVENT_CONTROL_LAST_MODULE_TAG_EN_Msk
#define ERC_IRQ_PENDING 	(0x00006038UL) 	/*<! This register shows which irq have been raised since they was cleared. Irq status bits value are 1 if the correspondig interrupt has triggered, whatever the irq_mask bits values are. On write access, a bit set to 1 clears the corresponding irq while a bit set to 0 has no effect. */
#define 	ERC_IRQ_PENDING_ICN_CFG_ERROR_Pos 	(0x0U)
#define 	ERC_IRQ_PENDING_ICN_CFG_ERROR_Msk 	(0x1UL << ERC_IRQ_PENDING_ICN_CFG_ERROR_Pos) 	/*!< 0x00000001 */
#define 	ERC_IRQ_PENDING_ICN_CFG_ERROR 	ERC_IRQ_PENDING_ICN_CFG_ERROR_Msk
#define 	ERC_IRQ_PENDING_ICN_HDR_ERROR_Pos 	(0x1U)
#define 	ERC_IRQ_PENDING_ICN_HDR_ERROR_Msk 	(0x1UL << ERC_IRQ_PENDING_ICN_HDR_ERROR_Pos) 	/*!< 0x00000002 */
#define 	ERC_IRQ_PENDING_ICN_HDR_ERROR 	ERC_IRQ_PENDING_ICN_HDR_ERROR_Msk
#define 	ERC_IRQ_PENDING_ICN_VDR_ERROR_Pos 	(0x2U)
#define 	ERC_IRQ_PENDING_ICN_VDR_ERROR_Msk 	(0x1UL << ERC_IRQ_PENDING_ICN_VDR_ERROR_Pos) 	/*!< 0x00000004 */
#define 	ERC_IRQ_PENDING_ICN_VDR_ERROR 	ERC_IRQ_PENDING_ICN_VDR_ERROR_Msk
#define 	ERC_IRQ_PENDING_ICN_TDR_ERROR_Pos 	(0x3U)
#define 	ERC_IRQ_PENDING_ICN_TDR_ERROR_Msk 	(0x1UL << ERC_IRQ_PENDING_ICN_TDR_ERROR_Pos) 	/*!< 0x00000008 */
#define 	ERC_IRQ_PENDING_ICN_TDR_ERROR 	ERC_IRQ_PENDING_ICN_TDR_ERROR_Msk
#define 	ERC_IRQ_PENDING_ICN_ILG_ERROR_Pos 	(0x4U)
#define 	ERC_IRQ_PENDING_ICN_ILG_ERROR_Msk 	(0x1UL << ERC_IRQ_PENDING_ICN_ILG_ERROR_Pos) 	/*!< 0x00000010 */
#define 	ERC_IRQ_PENDING_ICN_ILG_ERROR 	ERC_IRQ_PENDING_ICN_ILG_ERROR_Msk
#define 	ERC_IRQ_PENDING_DF_NON_TD_DROP_Pos 	(0x5U)
#define 	ERC_IRQ_PENDING_DF_NON_TD_DROP_Msk 	(0x1UL << ERC_IRQ_PENDING_DF_NON_TD_DROP_Pos) 	/*!< 0x00000020 */
#define 	ERC_IRQ_PENDING_DF_NON_TD_DROP 	ERC_IRQ_PENDING_DF_NON_TD_DROP_Msk
#define 	ERC_IRQ_PENDING_DF_TD_DROP_Pos 	(0x6U)
#define 	ERC_IRQ_PENDING_DF_TD_DROP_Msk 	(0x1UL << ERC_IRQ_PENDING_DF_TD_DROP_Pos) 	/*!< 0x00000040 */
#define 	ERC_IRQ_PENDING_DF_TD_DROP 	ERC_IRQ_PENDING_DF_TD_DROP_Msk
#define 	ERC_IRQ_PENDING_INTEREST_LEVEL_CMD_DONE_Pos 	(0x7U)
#define 	ERC_IRQ_PENDING_INTEREST_LEVEL_CMD_DONE_Msk 	(0x1UL << ERC_IRQ_PENDING_INTEREST_LEVEL_CMD_DONE_Pos) 	/*!< 0x00000080 */
#define 	ERC_IRQ_PENDING_INTEREST_LEVEL_CMD_DONE 	ERC_IRQ_PENDING_INTEREST_LEVEL_CMD_DONE_Msk
#define 	ERC_IRQ_PENDING_STAT_SNAP_UPDATE_Pos 	(0x8U)
#define 	ERC_IRQ_PENDING_STAT_SNAP_UPDATE_Msk 	(0x1UL << ERC_IRQ_PENDING_STAT_SNAP_UPDATE_Pos) 	/*!< 0x00000100 */
#define 	ERC_IRQ_PENDING_STAT_SNAP_UPDATE 	ERC_IRQ_PENDING_STAT_SNAP_UPDATE_Msk
#define 	ERC_IRQ_PENDING_USER_PIPE_FLUSH_DONE_Pos 	(0x9U)
#define 	ERC_IRQ_PENDING_USER_PIPE_FLUSH_DONE_Msk 	(0x1UL << ERC_IRQ_PENDING_USER_PIPE_FLUSH_DONE_Pos) 	/*!< 0x00000200 */
#define 	ERC_IRQ_PENDING_USER_PIPE_FLUSH_DONE 	ERC_IRQ_PENDING_USER_PIPE_FLUSH_DONE_Msk
#define 	ERC_IRQ_PENDING_AHVT_DROPPING_CMD_DONE_Pos 	(0xAU)
#define 	ERC_IRQ_PENDING_AHVT_DROPPING_CMD_DONE_Msk 	(0x1UL << ERC_IRQ_PENDING_AHVT_DROPPING_CMD_DONE_Pos) 	/*!< 0x00000400 */
#define 	ERC_IRQ_PENDING_AHVT_DROPPING_CMD_DONE 	ERC_IRQ_PENDING_AHVT_DROPPING_CMD_DONE_Msk
#define 	ERC_IRQ_PENDING_DEEP_LOW_POWER_SEEN_Pos 	(0xBU)
#define 	ERC_IRQ_PENDING_DEEP_LOW_POWER_SEEN_Msk 	(0x1UL << ERC_IRQ_PENDING_DEEP_LOW_POWER_SEEN_Pos) 	/*!< 0x00000800 */
#define 	ERC_IRQ_PENDING_DEEP_LOW_POWER_SEEN 	ERC_IRQ_PENDING_DEEP_LOW_POWER_SEEN_Msk
#define 	ERC_IRQ_PENDING_SRAM_POWER_UP_DOWN_DONE_Pos 	(0x1CU)
#define 	ERC_IRQ_PENDING_SRAM_POWER_UP_DOWN_DONE_Msk 	(0x1UL << ERC_IRQ_PENDING_SRAM_POWER_UP_DOWN_DONE_Pos) 	/*!< 0x10000000 */
#define 	ERC_IRQ_PENDING_SRAM_POWER_UP_DOWN_DONE 	ERC_IRQ_PENDING_SRAM_POWER_UP_DOWN_DONE_Msk
#define 	ERC_IRQ_PENDING_FIRST_TIME_HIGH_ERROR_Pos 	(0x1DU)
#define 	ERC_IRQ_PENDING_FIRST_TIME_HIGH_ERROR_Msk 	(0x1UL << ERC_IRQ_PENDING_FIRST_TIME_HIGH_ERROR_Pos) 	/*!< 0x20000000 */
#define 	ERC_IRQ_PENDING_FIRST_TIME_HIGH_ERROR 	ERC_IRQ_PENDING_FIRST_TIME_HIGH_ERROR_Msk
#define 	ERC_IRQ_PENDING_EXIT_DEEP_LOW_POWER_ERROR_Pos 	(0x1EU)
#define 	ERC_IRQ_PENDING_EXIT_DEEP_LOW_POWER_ERROR_Msk 	(0x1UL << ERC_IRQ_PENDING_EXIT_DEEP_LOW_POWER_ERROR_Pos) 	/*!< 0x40000000 */
#define 	ERC_IRQ_PENDING_EXIT_DEEP_LOW_POWER_ERROR 	ERC_IRQ_PENDING_EXIT_DEEP_LOW_POWER_ERROR_Msk
#define 	ERC_IRQ_PENDING_DF_SRAM_BYPASS_DONE_Pos 	(0x1FU)
#define 	ERC_IRQ_PENDING_DF_SRAM_BYPASS_DONE_Msk 	(0x1UL << ERC_IRQ_PENDING_DF_SRAM_BYPASS_DONE_Pos) 	/*!< 0x80000000 */
#define 	ERC_IRQ_PENDING_DF_SRAM_BYPASS_DONE 	ERC_IRQ_PENDING_DF_SRAM_BYPASS_DONE_Msk
#define ERC_IRQ_STATUS 	(0x0000603CUL) 	/*<! This register shows which irq have been raised since they was cleared. Irq status bits value are 1 if the associated interrupt had raised. During write, any bit set to 1 will clear the corresponding irq status bit. */
#define 	ERC_IRQ_STATUS_ICN_CFG_ERROR_Pos 	(0x0U)
#define 	ERC_IRQ_STATUS_ICN_CFG_ERROR_Msk 	(0x1UL << ERC_IRQ_STATUS_ICN_CFG_ERROR_Pos) 	/*!< 0x00000001 */
#define 	ERC_IRQ_STATUS_ICN_CFG_ERROR 	ERC_IRQ_STATUS_ICN_CFG_ERROR_Msk
#define 	ERC_IRQ_STATUS_ICN_HDR_ERROR_Pos 	(0x1U)
#define 	ERC_IRQ_STATUS_ICN_HDR_ERROR_Msk 	(0x1UL << ERC_IRQ_STATUS_ICN_HDR_ERROR_Pos) 	/*!< 0x00000002 */
#define 	ERC_IRQ_STATUS_ICN_HDR_ERROR 	ERC_IRQ_STATUS_ICN_HDR_ERROR_Msk
#define 	ERC_IRQ_STATUS_ICN_VDR_ERROR_Pos 	(0x2U)
#define 	ERC_IRQ_STATUS_ICN_VDR_ERROR_Msk 	(0x1UL << ERC_IRQ_STATUS_ICN_VDR_ERROR_Pos) 	/*!< 0x00000004 */
#define 	ERC_IRQ_STATUS_ICN_VDR_ERROR 	ERC_IRQ_STATUS_ICN_VDR_ERROR_Msk
#define 	ERC_IRQ_STATUS_ICN_TDR_ERROR_Pos 	(0x3U)
#define 	ERC_IRQ_STATUS_ICN_TDR_ERROR_Msk 	(0x1UL << ERC_IRQ_STATUS_ICN_TDR_ERROR_Pos) 	/*!< 0x00000008 */
#define 	ERC_IRQ_STATUS_ICN_TDR_ERROR 	ERC_IRQ_STATUS_ICN_TDR_ERROR_Msk
#define 	ERC_IRQ_STATUS_ICN_ILG_ERROR_Pos 	(0x4U)
#define 	ERC_IRQ_STATUS_ICN_ILG_ERROR_Msk 	(0x1UL << ERC_IRQ_STATUS_ICN_ILG_ERROR_Pos) 	/*!< 0x00000010 */
#define 	ERC_IRQ_STATUS_ICN_ILG_ERROR 	ERC_IRQ_STATUS_ICN_ILG_ERROR_Msk
#define 	ERC_IRQ_STATUS_DF_NON_TD_DROP_Pos 	(0x5U)
#define 	ERC_IRQ_STATUS_DF_NON_TD_DROP_Msk 	(0x1UL << ERC_IRQ_STATUS_DF_NON_TD_DROP_Pos) 	/*!< 0x00000020 */
#define 	ERC_IRQ_STATUS_DF_NON_TD_DROP 	ERC_IRQ_STATUS_DF_NON_TD_DROP_Msk
#define 	ERC_IRQ_STATUS_DF_TD_DROP_Pos 	(0x6U)
#define 	ERC_IRQ_STATUS_DF_TD_DROP_Msk 	(0x1UL << ERC_IRQ_STATUS_DF_TD_DROP_Pos) 	/*!< 0x00000040 */
#define 	ERC_IRQ_STATUS_DF_TD_DROP 	ERC_IRQ_STATUS_DF_TD_DROP_Msk
#define 	ERC_IRQ_STATUS_INTEREST_LEVEL_CMD_DONE_Pos 	(0x7U)
#define 	ERC_IRQ_STATUS_INTEREST_LEVEL_CMD_DONE_Msk 	(0x1UL << ERC_IRQ_STATUS_INTEREST_LEVEL_CMD_DONE_Pos) 	/*!< 0x00000080 */
#define 	ERC_IRQ_STATUS_INTEREST_LEVEL_CMD_DONE 	ERC_IRQ_STATUS_INTEREST_LEVEL_CMD_DONE_Msk
#define 	ERC_IRQ_STATUS_STAT_SNAP_UPDATE_Pos 	(0x8U)
#define 	ERC_IRQ_STATUS_STAT_SNAP_UPDATE_Msk 	(0x1UL << ERC_IRQ_STATUS_STAT_SNAP_UPDATE_Pos) 	/*!< 0x00000100 */
#define 	ERC_IRQ_STATUS_STAT_SNAP_UPDATE 	ERC_IRQ_STATUS_STAT_SNAP_UPDATE_Msk
#define 	ERC_IRQ_STATUS_USER_PIPE_FLUSH_DONE_Pos 	(0x9U)
#define 	ERC_IRQ_STATUS_USER_PIPE_FLUSH_DONE_Msk 	(0x1UL << ERC_IRQ_STATUS_USER_PIPE_FLUSH_DONE_Pos) 	/*!< 0x00000200 */
#define 	ERC_IRQ_STATUS_USER_PIPE_FLUSH_DONE 	ERC_IRQ_STATUS_USER_PIPE_FLUSH_DONE_Msk
#define 	ERC_IRQ_STATUS_AHVT_DROPPING_CMD_DONE_Pos 	(0xAU)
#define 	ERC_IRQ_STATUS_AHVT_DROPPING_CMD_DONE_Msk 	(0x1UL << ERC_IRQ_STATUS_AHVT_DROPPING_CMD_DONE_Pos) 	/*!< 0x00000400 */
#define 	ERC_IRQ_STATUS_AHVT_DROPPING_CMD_DONE 	ERC_IRQ_STATUS_AHVT_DROPPING_CMD_DONE_Msk
#define 	ERC_IRQ_STATUS_DEEP_LOW_POWER_SEEN_Pos 	(0xBU)
#define 	ERC_IRQ_STATUS_DEEP_LOW_POWER_SEEN_Msk 	(0x1UL << ERC_IRQ_STATUS_DEEP_LOW_POWER_SEEN_Pos) 	/*!< 0x00000800 */
#define 	ERC_IRQ_STATUS_DEEP_LOW_POWER_SEEN 	ERC_IRQ_STATUS_DEEP_LOW_POWER_SEEN_Msk
#define 	ERC_IRQ_STATUS_SRAM_POWER_UP_DOWN_DONE_Pos 	(0x1CU)
#define 	ERC_IRQ_STATUS_SRAM_POWER_UP_DOWN_DONE_Msk 	(0x1UL << ERC_IRQ_STATUS_SRAM_POWER_UP_DOWN_DONE_Pos) 	/*!< 0x10000000 */
#define 	ERC_IRQ_STATUS_SRAM_POWER_UP_DOWN_DONE 	ERC_IRQ_STATUS_SRAM_POWER_UP_DOWN_DONE_Msk
#define 	ERC_IRQ_STATUS_FIRST_TIME_HIGH_ERROR_Pos 	(0x1DU)
#define 	ERC_IRQ_STATUS_FIRST_TIME_HIGH_ERROR_Msk 	(0x1UL << ERC_IRQ_STATUS_FIRST_TIME_HIGH_ERROR_Pos) 	/*!< 0x20000000 */
#define 	ERC_IRQ_STATUS_FIRST_TIME_HIGH_ERROR 	ERC_IRQ_STATUS_FIRST_TIME_HIGH_ERROR_Msk
#define 	ERC_IRQ_STATUS_EXIT_DEEP_LOW_POWER_ERROR_Pos 	(0x1EU)
#define 	ERC_IRQ_STATUS_EXIT_DEEP_LOW_POWER_ERROR_Msk 	(0x1UL << ERC_IRQ_STATUS_EXIT_DEEP_LOW_POWER_ERROR_Pos) 	/*!< 0x40000000 */
#define 	ERC_IRQ_STATUS_EXIT_DEEP_LOW_POWER_ERROR 	ERC_IRQ_STATUS_EXIT_DEEP_LOW_POWER_ERROR_Msk
#define 	ERC_IRQ_STATUS_DF_SRAM_BYPASS_DONE_Pos 	(0x1FU)
#define 	ERC_IRQ_STATUS_DF_SRAM_BYPASS_DONE_Msk 	(0x1UL << ERC_IRQ_STATUS_DF_SRAM_BYPASS_DONE_Pos) 	/*!< 0x80000000 */
#define 	ERC_IRQ_STATUS_DF_SRAM_BYPASS_DONE 	ERC_IRQ_STATUS_DF_SRAM_BYPASS_DONE_Msk
#define ERC_IRQ_MASK 	(0x00006040UL) 	/*<! Interrupt mask. Any bit set to 1 activate the corresponding interrupt. A bit set to 0 hide triggers of the corresponding interrupt. */
#define 	ERC_IRQ_MASK_ICN_CFG_ERROR_Pos 	(0x0U)
#define 	ERC_IRQ_MASK_ICN_CFG_ERROR_Msk 	(0x1UL << ERC_IRQ_MASK_ICN_CFG_ERROR_Pos) 	/*!< 0x00000001 */
#define 	ERC_IRQ_MASK_ICN_CFG_ERROR 	ERC_IRQ_MASK_ICN_CFG_ERROR_Msk
#define 	ERC_IRQ_MASK_ICN_HDR_ERROR_Pos 	(0x1U)
#define 	ERC_IRQ_MASK_ICN_HDR_ERROR_Msk 	(0x1UL << ERC_IRQ_MASK_ICN_HDR_ERROR_Pos) 	/*!< 0x00000002 */
#define 	ERC_IRQ_MASK_ICN_HDR_ERROR 	ERC_IRQ_MASK_ICN_HDR_ERROR_Msk
#define 	ERC_IRQ_MASK_ICN_VDR_ERROR_Pos 	(0x2U)
#define 	ERC_IRQ_MASK_ICN_VDR_ERROR_Msk 	(0x1UL << ERC_IRQ_MASK_ICN_VDR_ERROR_Pos) 	/*!< 0x00000004 */
#define 	ERC_IRQ_MASK_ICN_VDR_ERROR 	ERC_IRQ_MASK_ICN_VDR_ERROR_Msk
#define 	ERC_IRQ_MASK_ICN_TDR_ERROR_Pos 	(0x3U)
#define 	ERC_IRQ_MASK_ICN_TDR_ERROR_Msk 	(0x1UL << ERC_IRQ_MASK_ICN_TDR_ERROR_Pos) 	/*!< 0x00000008 */
#define 	ERC_IRQ_MASK_ICN_TDR_ERROR 	ERC_IRQ_MASK_ICN_TDR_ERROR_Msk
#define 	ERC_IRQ_MASK_ICN_ILG_ERROR_Pos 	(0x4U)
#define 	ERC_IRQ_MASK_ICN_ILG_ERROR_Msk 	(0x1UL << ERC_IRQ_MASK_ICN_ILG_ERROR_Pos) 	/*!< 0x00000010 */
#define 	ERC_IRQ_MASK_ICN_ILG_ERROR 	ERC_IRQ_MASK_ICN_ILG_ERROR_Msk
#define 	ERC_IRQ_MASK_DF_NON_TD_DROP_Pos 	(0x5U)
#define 	ERC_IRQ_MASK_DF_NON_TD_DROP_Msk 	(0x1UL << ERC_IRQ_MASK_DF_NON_TD_DROP_Pos) 	/*!< 0x00000020 */
#define 	ERC_IRQ_MASK_DF_NON_TD_DROP 	ERC_IRQ_MASK_DF_NON_TD_DROP_Msk
#define 	ERC_IRQ_MASK_DF_TD_DROP_Pos 	(0x6U)
#define 	ERC_IRQ_MASK_DF_TD_DROP_Msk 	(0x1UL << ERC_IRQ_MASK_DF_TD_DROP_Pos) 	/*!< 0x00000040 */
#define 	ERC_IRQ_MASK_DF_TD_DROP 	ERC_IRQ_MASK_DF_TD_DROP_Msk
#define 	ERC_IRQ_MASK_INTEREST_LEVEL_CMD_DONE_Pos 	(0x7U)
#define 	ERC_IRQ_MASK_INTEREST_LEVEL_CMD_DONE_Msk 	(0x1UL << ERC_IRQ_MASK_INTEREST_LEVEL_CMD_DONE_Pos) 	/*!< 0x00000080 */
#define 	ERC_IRQ_MASK_INTEREST_LEVEL_CMD_DONE 	ERC_IRQ_MASK_INTEREST_LEVEL_CMD_DONE_Msk
#define 	ERC_IRQ_MASK_STAT_SNAP_UPDATE_Pos 	(0x8U)
#define 	ERC_IRQ_MASK_STAT_SNAP_UPDATE_Msk 	(0x1UL << ERC_IRQ_MASK_STAT_SNAP_UPDATE_Pos) 	/*!< 0x00000100 */
#define 	ERC_IRQ_MASK_STAT_SNAP_UPDATE 	ERC_IRQ_MASK_STAT_SNAP_UPDATE_Msk
#define 	ERC_IRQ_MASK_USER_PIPE_FLUSH_DONE_Pos 	(0x9U)
#define 	ERC_IRQ_MASK_USER_PIPE_FLUSH_DONE_Msk 	(0x1UL << ERC_IRQ_MASK_USER_PIPE_FLUSH_DONE_Pos) 	/*!< 0x00000200 */
#define 	ERC_IRQ_MASK_USER_PIPE_FLUSH_DONE 	ERC_IRQ_MASK_USER_PIPE_FLUSH_DONE_Msk
#define 	ERC_IRQ_MASK_AHVT_DROPPING_CMD_DONE_Pos 	(0xAU)
#define 	ERC_IRQ_MASK_AHVT_DROPPING_CMD_DONE_Msk 	(0x1UL << ERC_IRQ_MASK_AHVT_DROPPING_CMD_DONE_Pos) 	/*!< 0x00000400 */
#define 	ERC_IRQ_MASK_AHVT_DROPPING_CMD_DONE 	ERC_IRQ_MASK_AHVT_DROPPING_CMD_DONE_Msk
#define 	ERC_IRQ_MASK_DEEP_LOW_POWER_SEEN_Pos 	(0xBU)
#define 	ERC_IRQ_MASK_DEEP_LOW_POWER_SEEN_Msk 	(0x1UL << ERC_IRQ_MASK_DEEP_LOW_POWER_SEEN_Pos) 	/*!< 0x00000800 */
#define 	ERC_IRQ_MASK_DEEP_LOW_POWER_SEEN 	ERC_IRQ_MASK_DEEP_LOW_POWER_SEEN_Msk
#define 	ERC_IRQ_MASK_SRAM_POWER_UP_DOWN_DONE_Pos 	(0x1CU)
#define 	ERC_IRQ_MASK_SRAM_POWER_UP_DOWN_DONE_Msk 	(0x1UL << ERC_IRQ_MASK_SRAM_POWER_UP_DOWN_DONE_Pos) 	/*!< 0x10000000 */
#define 	ERC_IRQ_MASK_SRAM_POWER_UP_DOWN_DONE 	ERC_IRQ_MASK_SRAM_POWER_UP_DOWN_DONE_Msk
#define 	ERC_IRQ_MASK_FIRST_TIME_HIGH_ERROR_Pos 	(0x1DU)
#define 	ERC_IRQ_MASK_FIRST_TIME_HIGH_ERROR_Msk 	(0x1UL << ERC_IRQ_MASK_FIRST_TIME_HIGH_ERROR_Pos) 	/*!< 0x20000000 */
#define 	ERC_IRQ_MASK_FIRST_TIME_HIGH_ERROR 	ERC_IRQ_MASK_FIRST_TIME_HIGH_ERROR_Msk
#define 	ERC_IRQ_MASK_EXIT_DEEP_LOW_POWER_ERROR_Pos 	(0x1EU)
#define 	ERC_IRQ_MASK_EXIT_DEEP_LOW_POWER_ERROR_Msk 	(0x1UL << ERC_IRQ_MASK_EXIT_DEEP_LOW_POWER_ERROR_Pos) 	/*!< 0x40000000 */
#define 	ERC_IRQ_MASK_EXIT_DEEP_LOW_POWER_ERROR 	ERC_IRQ_MASK_EXIT_DEEP_LOW_POWER_ERROR_Msk
#define 	ERC_IRQ_MASK_DF_SRAM_BYPASS_DONE_Pos 	(0x1FU)
#define 	ERC_IRQ_MASK_DF_SRAM_BYPASS_DONE_Msk 	(0x1UL << ERC_IRQ_MASK_DF_SRAM_BYPASS_DONE_Pos) 	/*!< 0x80000000 */
#define 	ERC_IRQ_MASK_DF_SRAM_BYPASS_DONE 	ERC_IRQ_MASK_DF_SRAM_BYPASS_DONE_Msk
#define ERC_IRQ_DF_NON_TD_DROP_CNT 	(0x00006044UL) 	/*<! When irq_pending.df_non_td_drop is raised and irq_enable.df_non_td_drop is 1, this register contains the number of non TD vectors dropped during the latest event period pushed in the delay fifo. This value should at least be added to the delay_fifo_non_td_rsvd_area.val field to avoid any futur non TDdrop on delay fifo input. Adding this value should not be sufficient if some non-TD vectors where stored in the Delay Fifo while the non TD reserved area was already full. */
#define 	ERC_IRQ_DF_NON_TD_DROP_CNT_VAL_Pos 	(0x0U)
#define 	ERC_IRQ_DF_NON_TD_DROP_CNT_VAL_Msk 	(0xFFFFUL << ERC_IRQ_DF_NON_TD_DROP_CNT_VAL_Pos) 	/*!< 0x0000FFFF */
#define 	ERC_IRQ_DF_NON_TD_DROP_CNT_VAL 	ERC_IRQ_DF_NON_TD_DROP_CNT_VAL_Msk
#define ERC_IRQ_DF_TD_DROP_CNT 	(0x00006048UL) 	/*<! When the delay fifo is full (even when some non TD reserved area remain available), it has to drop incoming TD vectors. This register contains the number of TD vectors dropped during the event period that raise the df_non_td_drop irq. */
#define 	ERC_IRQ_DF_TD_DROP_CNT_VAL_Pos 	(0x0U)
#define 	ERC_IRQ_DF_TD_DROP_CNT_VAL_Msk 	(0xFFFFUL << ERC_IRQ_DF_TD_DROP_CNT_VAL_Pos) 	/*!< 0x0000FFFF */
#define 	ERC_IRQ_DF_TD_DROP_CNT_VAL 	ERC_IRQ_DF_TD_DROP_CNT_VAL_Msk
#define ERC_SHADOW_CTRL 	(0x0000604CUL) 	/*<! Atomic register read ctrl */
#define 	ERC_SHADOW_CTRL_TIMER_EN_Pos 	(0x0U)
#define 	ERC_SHADOW_CTRL_TIMER_EN_Msk 	(0x1UL << ERC_SHADOW_CTRL_TIMER_EN_Pos) 	/*!< 0x00000001 */
#define 	ERC_SHADOW_CTRL_TIMER_EN 	ERC_SHADOW_CTRL_TIMER_EN_Msk
#define 	ERC_SHADOW_CTRL_IRQ_SW_OVERRIDE_Pos 	(0x1U)
#define 	ERC_SHADOW_CTRL_IRQ_SW_OVERRIDE_Msk 	(0x1UL << ERC_SHADOW_CTRL_IRQ_SW_OVERRIDE_Pos) 	/*!< 0x00000002 */
#define 	ERC_SHADOW_CTRL_IRQ_SW_OVERRIDE 	ERC_SHADOW_CTRL_IRQ_SW_OVERRIDE_Msk
#define 	ERC_SHADOW_CTRL_RESET_ON_COPY_Pos 	(0x2U)
#define 	ERC_SHADOW_CTRL_RESET_ON_COPY_Msk 	(0x1UL << ERC_SHADOW_CTRL_RESET_ON_COPY_Pos) 	/*!< 0x00000004 */
#define 	ERC_SHADOW_CTRL_RESET_ON_COPY 	ERC_SHADOW_CTRL_RESET_ON_COPY_Msk
#define ERC_SHADOW_TIMER_THRESHOLD 	(0x00006050UL) 	/*<! Atomic register timer */
#define 	ERC_SHADOW_TIMER_THRESHOLD_Pos 	(0x0U)
#define 	ERC_SHADOW_TIMER_THRESHOLD_Msk 	(0xFFFFUL << ERC_SHADOW_TIMER_THRESHOLD_Pos) 	/*!< 0x0000FFFF */
#define ERC_SHADOW_STATUS 	(0x00006054UL) 	/*<! Atomic register read ctrl */
#define 	ERC_SHADOW_STATUS_VALID_Pos 	(0x0U)
#define 	ERC_SHADOW_STATUS_VALID_Msk 	(0x1UL << ERC_SHADOW_STATUS_VALID_Pos) 	/*!< 0x00000001 */
#define 	ERC_SHADOW_STATUS_VALID 	ERC_SHADOW_STATUS_VALID_Msk
#define 	ERC_SHADOW_STATUS_OVERRUN_Pos 	(0x1U)
#define 	ERC_SHADOW_STATUS_OVERRUN_Msk 	(0x1UL << ERC_SHADOW_STATUS_OVERRUN_Pos) 	/*!< 0x00000002 */
#define 	ERC_SHADOW_STATUS_OVERRUN 	ERC_SHADOW_STATUS_OVERRUN_Msk
#define ERC_STAT_IN_TD_EVENT_COUNT 	(0x00006058UL) 	/*<! TD Event Count on input of delay fifo measured on the latest elapsed reference period */
#define 	ERC_STAT_IN_TD_EVENT_COUNT_VAL_Pos 	(0x0U)
#define 	ERC_STAT_IN_TD_EVENT_COUNT_VAL_Msk 	(0xFFFFFFFFUL << ERC_STAT_IN_TD_EVENT_COUNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	ERC_STAT_IN_TD_EVENT_COUNT_VAL 	ERC_STAT_IN_TD_EVENT_COUNT_VAL_Msk
#define ERC_STAT_ERC_TD_EVENT_COUNT 	(0x0000605CUL) 	/*<! TD Event Count measured on the latest elapsed reference period. */
#define 	ERC_STAT_TD_EVENT_COUNT_VAL_Pos 	(0x0U)
#define 	ERC_STAT_TD_EVENT_COUNT_VAL_Msk 	(0xFFFFFFFFUL << ERC_STAT_TD_EVENT_COUNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	ERC_STAT_TD_EVENT_COUNT_VAL 	ERC_STAT_TD_EVENT_COUNT_VAL_Msk
#define ERC_STAT_DF_TD_EVENT_DROP_COUNT 	(0x00006060UL) 	/*<! Dropped TD vectors count on delay fifo input. Vectors are dropped since there was no remaining room for TD events in the delay fifo for the current event period. */
#define 	ERC_STAT_DF_TD_EVENT_DROP_COUNT_VAL_Pos 	(0x0U)
#define 	ERC_STAT_DF_TD_EVENT_DROP_COUNT_VAL_Msk 	(0xFFFFFFFFUL << ERC_STAT_DF_TD_EVENT_DROP_COUNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	ERC_STAT_DF_TD_EVENT_DROP_COUNT_VAL 	ERC_STAT_DF_TD_EVENT_DROP_COUNT_VAL_Msk
#define ERC_STAT_DF_NON_TD_EVENT_DROP_COUNT 	(0x00006064UL) 	/*<! Number of non TD vectors (others, evt_time_high, ...) dropped because there was unsufficient area reserved for those events in the fifo. This information is given for the current event period. . */
#define 	ERC_STAT_DF_NON_TD_EVENT_DROP_COUNT_VAL_Pos 	(0x0U)
#define 	ERC_STAT_DF_NON_TD_EVENT_DROP_COUNT_VAL_Msk 	(0xFFFFFFFFUL << ERC_STAT_DF_NON_TD_EVENT_DROP_COUNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	ERC_STAT_DF_NON_TD_EVENT_DROP_COUNT_VAL 	ERC_STAT_DF_NON_TD_EVENT_DROP_COUNT_VAL_Msk
#define ERC_STAT_ALLDROP_TD_EVENT_DROP_COUNT 	(0x00006068UL) 	/*<!  */
#define 	ERC_STAT_ALLDROP_TD_EVENT_DROP_COUNT_VAL_Pos 	(0x0U)
#define 	ERC_STAT_ALLDROP_TD_EVENT_DROP_COUNT_VAL_Msk 	(0xFFFFFFFFUL << ERC_STAT_ALLDROP_TD_EVENT_DROP_COUNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	ERC_STAT_ALLDROP_TD_EVENT_DROP_COUNT_VAL 	ERC_STAT_ALLDROP_TD_EVENT_DROP_COUNT_VAL_Msk
#define ERC_STAT_HDROP_TD_EVENT_DROP_COUNT 	(0x0000606CUL) 	/*<!  */
#define 	ERC_STAT_HDROP_TD_EVENT_DROP_COUNT_VAL_Pos 	(0x0U)
#define 	ERC_STAT_HDROP_TD_EVENT_DROP_COUNT_VAL_Msk 	(0xFFFFFFFFUL << ERC_STAT_HDROP_TD_EVENT_DROP_COUNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	ERC_STAT_HDROP_TD_EVENT_DROP_COUNT_VAL 	ERC_STAT_HDROP_TD_EVENT_DROP_COUNT_VAL_Msk
#define ERC_STAT_VDROP_TD_EVENT_DROP_COUNT 	(0x00006070UL) 	/*<!  */
#define 	ERC_STAT_VDROP_TD_EVENT_DROP_COUNT_VAL_Pos 	(0x0U)
#define 	ERC_STAT_VDROP_TD_EVENT_DROP_COUNT_VAL_Msk 	(0xFFFFFFFFUL << ERC_STAT_VDROP_TD_EVENT_DROP_COUNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	ERC_STAT_VDROP_TD_EVENT_DROP_COUNT_VAL 	ERC_STAT_VDROP_TD_EVENT_DROP_COUNT_VAL_Msk
#define ERC_STAT_TDROP_TD_EVENT_DROP_COUNT 	(0x00006074UL) 	/*<!  */
#define 	ERC_STAT_TDROP_TD_EVENT_DROP_COUNT_VAL_Pos 	(0x0U)
#define 	ERC_STAT_TDROP_TD_EVENT_DROP_COUNT_VAL_Msk 	(0xFFFFFFFFUL << ERC_STAT_TDROP_TD_EVENT_DROP_COUNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	ERC_STAT_TDROP_TD_EVENT_DROP_COUNT_VAL 	ERC_STAT_TDROP_TD_EVENT_DROP_COUNT_VAL_Msk
#define ERC_STAT_OTHER_DROP_15_0 	(0x00006078UL) 	/*<!  */
#define 	ERC_STAT_OTHER_DROP_15_0_VAL_Pos 	(0x0U)
#define 	ERC_STAT_OTHER_DROP_15_0_VAL_Msk 	(0xFFFFFFFFUL << ERC_STAT_OTHER_DROP_15_0_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	ERC_STAT_OTHER_DROP_15_0_VAL 	ERC_STAT_OTHER_DROP_15_0_VAL_Msk
#define ERC_STAT_OTHER_DROP_31_16 	(0x0000607CUL) 	/*<!  */
#define 	ERC_STAT_OTHER_DROP_31_16_VAL_Pos 	(0x0U)
#define 	ERC_STAT_OTHER_DROP_31_16_VAL_Msk 	(0xFFFFFFFFUL << ERC_STAT_OTHER_DROP_31_16_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	ERC_STAT_OTHER_DROP_31_16_VAL 	ERC_STAT_OTHER_DROP_31_16_VAL_Msk
#define ERC_SNAP_FIRST_LAST_MODULE_TAG 	(0x00006080UL) 	/*<! First and Last (if it exists) ERC module tag flags for the latest event period. When there is no 'Last' ERC Module Tag event for the event period, all 'last' flags are zero. */
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_START_SEQ_Pos 	(0x0U)
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_START_SEQ_Msk 	(0x1UL << ERC_SNAP_FIRST_LAST_MODULE_TAG_START_SEQ_Pos) 	/*!< 0x00000001 */
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_START_SEQ 	ERC_SNAP_FIRST_LAST_MODULE_TAG_START_SEQ_Msk
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_SELECT_PONG_Pos 	(0x1U)
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_SELECT_PONG_Msk 	(0x1UL << ERC_SNAP_FIRST_LAST_MODULE_TAG_SELECT_PONG_Pos) 	/*!< 0x00000002 */
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_SELECT_PONG 	ERC_SNAP_FIRST_LAST_MODULE_TAG_SELECT_PONG_Msk
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_INTLVL_EN_Pos 	(0x2U)
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_INTLVL_EN_Msk 	(0x1UL << ERC_SNAP_FIRST_LAST_MODULE_TAG_INTLVL_EN_Pos) 	/*!< 0x00000004 */
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_INTLVL_EN 	ERC_SNAP_FIRST_LAST_MODULE_TAG_INTLVL_EN_Msk
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_WEAK_THOLD_Pos 	(0x3U)
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_WEAK_THOLD_Msk 	(0xFUL << ERC_SNAP_FIRST_LAST_MODULE_TAG_WEAK_THOLD_Pos) 	/*!< 0x00000078 */
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_WEAK_THOLD 	ERC_SNAP_FIRST_LAST_MODULE_TAG_WEAK_THOLD_Msk
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_ADR_DELAYED_Pos 	(0x7U)
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_ADR_DELAYED_Msk 	(0x1UL << ERC_SNAP_FIRST_LAST_MODULE_TAG_ADR_DELAYED_Pos) 	/*!< 0x00000080 */
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_ADR_DELAYED 	ERC_SNAP_FIRST_LAST_MODULE_TAG_ADR_DELAYED_Msk
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_ALL_DR_GEQ_Pos 	(0x8U)
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_ALL_DR_GEQ_Msk 	(0x3FFUL << ERC_SNAP_FIRST_LAST_MODULE_TAG_ALL_DR_GEQ_Pos) 	/*!< 0x0003FF00 */
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_ALL_DR_GEQ 	ERC_SNAP_FIRST_LAST_MODULE_TAG_ALL_DR_GEQ_Msk
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_HDR_EN_Pos 	(0x12U)
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_HDR_EN_Msk 	(0x1UL << ERC_SNAP_FIRST_LAST_MODULE_TAG_HDR_EN_Pos) 	/*!< 0x00040000 */
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_HDR_EN 	ERC_SNAP_FIRST_LAST_MODULE_TAG_HDR_EN_Msk
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_VDR_EN_Pos 	(0x13U)
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_VDR_EN_Msk 	(0x1UL << ERC_SNAP_FIRST_LAST_MODULE_TAG_VDR_EN_Pos) 	/*!< 0x00080000 */
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_VDR_EN 	ERC_SNAP_FIRST_LAST_MODULE_TAG_VDR_EN_Msk
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_TDR_EN_Pos 	(0x14U)
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_TDR_EN_Msk 	(0x1UL << ERC_SNAP_FIRST_LAST_MODULE_TAG_TDR_EN_Pos) 	/*!< 0x00100000 */
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_TDR_EN 	ERC_SNAP_FIRST_LAST_MODULE_TAG_TDR_EN_Msk
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_TDR_LUT_EN_Pos 	(0x15U)
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_TDR_LUT_EN_Msk 	(0x1UL << ERC_SNAP_FIRST_LAST_MODULE_TAG_TDR_LUT_EN_Pos) 	/*!< 0x00200000 */
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_TDR_LUT_EN 	ERC_SNAP_FIRST_LAST_MODULE_TAG_TDR_LUT_EN_Msk
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_FLUSH_DISABLE_Pos 	(0x18U)
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_FLUSH_DISABLE_Msk 	(0x1UL << ERC_SNAP_FIRST_LAST_MODULE_TAG_FLUSH_DISABLE_Pos) 	/*!< 0x01000000 */
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_FLUSH_DISABLE 	ERC_SNAP_FIRST_LAST_MODULE_TAG_FLUSH_DISABLE_Msk
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_FLUSH_ICN_CMD_Pos 	(0x19U)
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_FLUSH_ICN_CMD_Msk 	(0x1UL << ERC_SNAP_FIRST_LAST_MODULE_TAG_FLUSH_ICN_CMD_Pos) 	/*!< 0x02000000 */
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_FLUSH_ICN_CMD 	ERC_SNAP_FIRST_LAST_MODULE_TAG_FLUSH_ICN_CMD_Msk
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_FLUSH_DEEP_LOW_POWER_Pos 	(0x1AU)
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_FLUSH_DEEP_LOW_POWER_Msk 	(0x1UL << ERC_SNAP_FIRST_LAST_MODULE_TAG_FLUSH_DEEP_LOW_POWER_Pos) 	/*!< 0x04000000 */
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_FLUSH_DEEP_LOW_POWER 	ERC_SNAP_FIRST_LAST_MODULE_TAG_FLUSH_DEEP_LOW_POWER_Msk
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_CYCLE_TIMEOUT_Pos 	(0x1BU)
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_CYCLE_TIMEOUT_Msk 	(0x1UL << ERC_SNAP_FIRST_LAST_MODULE_TAG_CYCLE_TIMEOUT_Pos) 	/*!< 0x08000000 */
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_CYCLE_TIMEOUT 	ERC_SNAP_FIRST_LAST_MODULE_TAG_CYCLE_TIMEOUT_Msk
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_FFWD_TIMEOUT_Pos 	(0x1CU)
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_FFWD_TIMEOUT_Msk 	(0x1UL << ERC_SNAP_FIRST_LAST_MODULE_TAG_FFWD_TIMEOUT_Pos) 	/*!< 0x10000000 */
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_FFWD_TIMEOUT 	ERC_SNAP_FIRST_LAST_MODULE_TAG_FFWD_TIMEOUT_Msk
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_BEFORE_BYPASS_Pos 	(0x1DU)
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_BEFORE_BYPASS_Msk 	(0x1UL << ERC_SNAP_FIRST_LAST_MODULE_TAG_BEFORE_BYPASS_Pos) 	/*!< 0x20000000 */
#define 	ERC_SNAP_FIRST_LAST_MODULE_TAG_BEFORE_BYPASS 	ERC_SNAP_FIRST_LAST_MODULE_TAG_BEFORE_BYPASS_Msk
#define ERC_SNAP_AVG_DROP_RATE 	(0x00006084UL) 	/*<! Average drop rate used during latest ended period. */
#define 	ERC_SNAP_AVG_DROP_RATE_ID_Pos 	(0x0U)
#define 	ERC_SNAP_AVG_DROP_RATE_ID_Msk 	(0xFFFFUL << ERC_SNAP_AVG_DROP_RATE_ID_Pos) 	/*!< 0x0000FFFF */
#define 	ERC_SNAP_AVG_DROP_RATE_ID 	ERC_SNAP_AVG_DROP_RATE_ID_Msk
#define 	ERC_SNAP_AVG_DROP_RATE_OTHER_DROPS_Pos 	(0x10U)
#define 	ERC_SNAP_AVG_DROP_RATE_OTHER_DROPS_Msk 	(0x3UL << ERC_SNAP_AVG_DROP_RATE_OTHER_DROPS_Pos) 	/*!< 0x00030000 */
#define 	ERC_SNAP_AVG_DROP_RATE_OTHER_DROPS 	ERC_SNAP_AVG_DROP_RATE_OTHER_DROPS_Msk
#define ERC_SRAM_POWER_DOWN 	(0x00006090UL) 	/*<! SRAM power down control. Any field set to 0 powers the relative SRAM up. Any field set to 1 turns the relative SRAM off. */
#define 	ERC_SRAM_POWER_DOWN_DELAY_FIFO_PD_Pos 	(0x0U)
#define 	ERC_SRAM_POWER_DOWN_DELAY_FIFO_PD_Msk 	(0x1UL << ERC_SRAM_POWER_DOWN_DELAY_FIFO_PD_Pos) 	/*!< 0x00000001 */
#define 	ERC_SRAM_POWER_DOWN_DELAY_FIFO_PD 	ERC_SRAM_POWER_DOWN_DELAY_FIFO_PD_Msk
#define 	ERC_SRAM_POWER_DOWN_INTLVL_GRID_PD_Pos 	(0x1U)
#define 	ERC_SRAM_POWER_DOWN_INTLVL_GRID_PD_Msk 	(0x1UL << ERC_SRAM_POWER_DOWN_INTLVL_GRID_PD_Pos) 	/*!< 0x00000002 */
#define 	ERC_SRAM_POWER_DOWN_INTLVL_GRID_PD 	ERC_SRAM_POWER_DOWN_INTLVL_GRID_PD_Msk
#define 	ERC_SRAM_POWER_DOWN_TDROP_MEM_PD_Pos 	(0x2U)
#define 	ERC_SRAM_POWER_DOWN_TDROP_MEM_PD_Msk 	(0x1UL << ERC_SRAM_POWER_DOWN_TDROP_MEM_PD_Pos) 	/*!< 0x00000004 */
#define 	ERC_SRAM_POWER_DOWN_TDROP_MEM_PD 	ERC_SRAM_POWER_DOWN_TDROP_MEM_PD_Msk
#define 	ERC_SRAM_POWER_DOWN_DELAY_FIFO_PD_STATUS_Pos 	(0x10U)
#define 	ERC_SRAM_POWER_DOWN_DELAY_FIFO_PD_STATUS_Msk 	(0x1UL << ERC_SRAM_POWER_DOWN_DELAY_FIFO_PD_STATUS_Pos) 	/*!< 0x00010000 */
#define 	ERC_SRAM_POWER_DOWN_DELAY_FIFO_PD_STATUS 	ERC_SRAM_POWER_DOWN_DELAY_FIFO_PD_STATUS_Msk
#define 	ERC_SRAM_POWER_DOWN_INTLVL_GRID_PD_STATUS_Pos 	(0x11U)
#define 	ERC_SRAM_POWER_DOWN_INTLVL_GRID_PD_STATUS_Msk 	(0x1UL << ERC_SRAM_POWER_DOWN_INTLVL_GRID_PD_STATUS_Pos) 	/*!< 0x00020000 */
#define 	ERC_SRAM_POWER_DOWN_INTLVL_GRID_PD_STATUS 	ERC_SRAM_POWER_DOWN_INTLVL_GRID_PD_STATUS_Msk
#define 	ERC_SRAM_POWER_DOWN_TDROP_MEM_PD_STATUS_Pos 	(0x12U)
#define 	ERC_SRAM_POWER_DOWN_TDROP_MEM_PD_STATUS_Msk 	(0x1UL << ERC_SRAM_POWER_DOWN_TDROP_MEM_PD_STATUS_Pos) 	/*!< 0x00040000 */
#define 	ERC_SRAM_POWER_DOWN_TDROP_MEM_PD_STATUS 	ERC_SRAM_POWER_DOWN_TDROP_MEM_PD_STATUS_Msk
#define 	ERC_SRAM_POWER_DOWN_PD_STATUS_Pos 	(0x1FU)
#define 	ERC_SRAM_POWER_DOWN_PD_STATUS_Msk 	(0x1UL << ERC_SRAM_POWER_DOWN_PD_STATUS_Pos) 	/*!< 0x80000000 */
#define 	ERC_SRAM_POWER_DOWN_PD_STATUS 	ERC_SRAM_POWER_DOWN_PD_STATUS_Msk
#define ERC_SRAM_READ_WRITE_CYCLE_TIMING 	(0x00006094UL) 	/*<! (s) Read/write cycle timing selection. */
#define 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_ADR_INTLVL_GRID0_WTSEL_Pos 	(0x0U)
#define 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_ADR_INTLVL_GRID0_WTSEL_Msk 	(0x3UL << ERC_SRAM_READ_WRITE_CYCLE_TIMING_ADR_INTLVL_GRID0_WTSEL_Pos) 	/*!< 0x00000003 */
#define 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_ADR_INTLVL_GRID0_WTSEL 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_ADR_INTLVL_GRID0_WTSEL_Msk
#define 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_ADR_INTLVL_GRID0_RTSEL_Pos 	(0x2U)
#define 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_ADR_INTLVL_GRID0_RTSEL_Msk 	(0x3UL << ERC_SRAM_READ_WRITE_CYCLE_TIMING_ADR_INTLVL_GRID0_RTSEL_Pos) 	/*!< 0x0000000C */
#define 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_ADR_INTLVL_GRID0_RTSEL 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_ADR_INTLVL_GRID0_RTSEL_Msk
#define 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_EDR_INTLVL_GRID0_WTSEL_Pos 	(0x8U)
#define 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_EDR_INTLVL_GRID0_WTSEL_Msk 	(0x3UL << ERC_SRAM_READ_WRITE_CYCLE_TIMING_EDR_INTLVL_GRID0_WTSEL_Pos) 	/*!< 0x00000300 */
#define 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_EDR_INTLVL_GRID0_WTSEL 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_EDR_INTLVL_GRID0_WTSEL_Msk
#define 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_EDR_INTLVL_GRID0_RTSEL_Pos 	(0xAU)
#define 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_EDR_INTLVL_GRID0_RTSEL_Msk 	(0x3UL << ERC_SRAM_READ_WRITE_CYCLE_TIMING_EDR_INTLVL_GRID0_RTSEL_Pos) 	/*!< 0x00000C00 */
#define 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_EDR_INTLVL_GRID0_RTSEL 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_EDR_INTLVL_GRID0_RTSEL_Msk
#define 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_T_DROP_WTSEL_Pos 	(0x10U)
#define 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_T_DROP_WTSEL_Msk 	(0x3UL << ERC_SRAM_READ_WRITE_CYCLE_TIMING_T_DROP_WTSEL_Pos) 	/*!< 0x00030000 */
#define 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_T_DROP_WTSEL 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_T_DROP_WTSEL_Msk
#define 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_T_DROP_RTSEL_Pos 	(0x12U)
#define 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_T_DROP_RTSEL_Msk 	(0x3UL << ERC_SRAM_READ_WRITE_CYCLE_TIMING_T_DROP_RTSEL_Pos) 	/*!< 0x000C0000 */
#define 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_T_DROP_RTSEL 	ERC_SRAM_READ_WRITE_CYCLE_TIMING_T_DROP_RTSEL_Msk
#define ERC_INTLVL_READ_BANK_SEL 	(0x00006098UL) 	/*<! (di) Select which interest level grid is read from icn. There are four grid to be read. */
#define 	ERC_INTLVL_READ_BANK_SEL_ID_Pos 	(0x0U)
#define 	ERC_INTLVL_READ_BANK_SEL_ID_Msk 	(0x3UL << ERC_INTLVL_READ_BANK_SEL_ID_Pos) 	/*!< 0x00000003 */
#define 	ERC_INTLVL_READ_BANK_SEL_ID 	ERC_INTLVL_READ_BANK_SEL_ID_Msk
#define ERC_END_OF_PERIOD_CYCLES_PER_US 	(0x0000609CUL) 	/*<! Timeout mechanism based on the number of clock cycles in an event period. This value is used concomitantly with the event period in s to determine event period duration in cycles. If the current event period duration reaches maximum allowed cycles, a MT Last event is inserted to close the event period, and the event period sequence. */
#define 	ERC_END_OF_PERIOD_CYCLES_PER_US_NB_Pos 	(0x0U)
#define 	ERC_END_OF_PERIOD_CYCLES_PER_US_NB_Msk 	(0xFFFUL << ERC_END_OF_PERIOD_CYCLES_PER_US_NB_Pos) 	/*!< 0x00000FFF */
#define 	ERC_END_OF_PERIOD_CYCLES_PER_US_NB 	ERC_END_OF_PERIOD_CYCLES_PER_US_NB_Msk
#define ERC_DELAY_FIFO_FLUSH_AND_BYPASS 	(0x000060A0UL) 	/*<! (di) Force the DRAM of the delay to be unused. This command should be used when the ERC is in bypass. The delay fifo sram should be powered on before turning off the bypass, ad may only be powered off when the bypass enable is 1 and the status is 1. */
#define 	ERC_DELAY_FIFO_FLUSH_AND_BYPASS_EN_Pos 	(0x0U)
#define 	ERC_DELAY_FIFO_FLUSH_AND_BYPASS_EN_Msk 	(0x1UL << ERC_DELAY_FIFO_FLUSH_AND_BYPASS_EN_Pos) 	/*!< 0x00000001 */
#define 	ERC_DELAY_FIFO_FLUSH_AND_BYPASS_EN 	ERC_DELAY_FIFO_FLUSH_AND_BYPASS_EN_Msk
#define 	ERC_DELAY_FIFO_FLUSH_AND_BYPASS_STATUS_Pos 	(0x1FU)
#define 	ERC_DELAY_FIFO_FLUSH_AND_BYPASS_STATUS_Msk 	(0x1UL << ERC_DELAY_FIFO_FLUSH_AND_BYPASS_STATUS_Pos) 	/*!< 0x80000000 */
#define 	ERC_DELAY_FIFO_FLUSH_AND_BYPASS_STATUS 	ERC_DELAY_FIFO_FLUSH_AND_BYPASS_STATUS_Msk
#define ERC_TIMESTAMP_FROM_TH_TD_ONLY 	(0x000060A4UL) 	/*<! (s) Use timestamp from TimeHigh and TD events only to sync internal timer. */
#define 	ERC_TIMESTAMP_FROM_TH_TD_ONLY_EN_Pos 	(0x0U)
#define 	ERC_TIMESTAMP_FROM_TH_TD_ONLY_EN_Msk 	(0x1UL << ERC_TIMESTAMP_FROM_TH_TD_ONLY_EN_Pos) 	/*!< 0x00000001 */
#define 	ERC_TIMESTAMP_FROM_TH_TD_ONLY_EN 	ERC_TIMESTAMP_FROM_TH_TD_ONLY_EN_Msk
#define ERC_MANUAL_TD_AVG_DROP_RATE 	(0x000060A8UL) 	/*<! (dip) Average drop rate control. When enable, this option forces all event period to have the same avg_drop_rate specified through iD and other_drops fields. This register is applied dynamically on an event-period boundary. It means the event period that will get the new avg_drop_rate value when this register is enable is not fully known. Average drop rate new value is applied on an event period and all following event period. The 1st event period that take the new value into account is any of the event periods contained (even partially) in the ERC, or the next event period to enter the ERC, but not the event period that is output when theis register is enable. Warning: when manual_td_evt_drop_rate is enabled, this register has no effect. */
#define 	ERC_MANUAL_TD_AVG_DROP_RATE_ID_Pos 	(0x0U)
#define 	ERC_MANUAL_TD_AVG_DROP_RATE_ID_Msk 	(0xFFFFUL << ERC_MANUAL_TD_AVG_DROP_RATE_ID_Pos) 	/*!< 0x0000FFFF */
#define 	ERC_MANUAL_TD_AVG_DROP_RATE_ID 	ERC_MANUAL_TD_AVG_DROP_RATE_ID_Msk
#define 	ERC_MANUAL_TD_AVG_DROP_RATE_OTHER_DROPS_Pos 	(0x10U)
#define 	ERC_MANUAL_TD_AVG_DROP_RATE_OTHER_DROPS_Msk 	(0x3UL << ERC_MANUAL_TD_AVG_DROP_RATE_OTHER_DROPS_Pos) 	/*!< 0x00030000 */
#define 	ERC_MANUAL_TD_AVG_DROP_RATE_OTHER_DROPS 	ERC_MANUAL_TD_AVG_DROP_RATE_OTHER_DROPS_Msk
#define 	ERC_MANUAL_TD_AVG_DROP_RATE_EN_Pos 	(0x1FU)
#define 	ERC_MANUAL_TD_AVG_DROP_RATE_EN_Msk 	(0x1UL << ERC_MANUAL_TD_AVG_DROP_RATE_EN_Pos) 	/*!< 0x80000000 */
#define 	ERC_MANUAL_TD_AVG_DROP_RATE_EN 	ERC_MANUAL_TD_AVG_DROP_RATE_EN_Msk
#define ERC_MANUAL_TD_EVT_DROP_RATE 	(0x000060ACUL) 	/*<! (dip) Event drop rate control.  Interest levels may be used through field 'interest_level.use_intlvl_grid'. Note: this register has precedence over manual_td_avg_drop_rate. */
#define 	ERC_MANUAL_TD_EVT_DROP_RATE_EN_Pos 	(0x0U)
#define 	ERC_MANUAL_TD_EVT_DROP_RATE_EN_Msk 	(0x1UL << ERC_MANUAL_TD_EVT_DROP_RATE_EN_Pos) 	/*!< 0x00000001 */
#define 	ERC_MANUAL_TD_EVT_DROP_RATE_EN 	ERC_MANUAL_TD_EVT_DROP_RATE_EN_Msk
#define 	ERC_MANUAL_TD_EVT_DROP_RATE_DIJ_Pos 	(0x1U)
#define 	ERC_MANUAL_TD_EVT_DROP_RATE_DIJ_Msk 	(0x3FFUL << ERC_MANUAL_TD_EVT_DROP_RATE_DIJ_Pos) 	/*!< 0x000007FE */
#define 	ERC_MANUAL_TD_EVT_DROP_RATE_DIJ 	ERC_MANUAL_TD_EVT_DROP_RATE_DIJ_Msk
#define ERC_FORCE_IMMEDIATE_CHANGE 	(0x000060B0UL) 	/*<! (s) When a field of this register is set to '1', the corresponding (dp) register behaves immediatly as a (di) register. */
#define 	ERC_FORCE_IMMEDIATE_CHANGE_AHVT_DROPPING_CONTROL_Pos 	(0x0U)
#define 	ERC_FORCE_IMMEDIATE_CHANGE_AHVT_DROPPING_CONTROL_Msk 	(0x1UL << ERC_FORCE_IMMEDIATE_CHANGE_AHVT_DROPPING_CONTROL_Pos) 	/*!< 0x00000001 */
#define 	ERC_FORCE_IMMEDIATE_CHANGE_AHVT_DROPPING_CONTROL 	ERC_FORCE_IMMEDIATE_CHANGE_AHVT_DROPPING_CONTROL_Msk
#define 	ERC_FORCE_IMMEDIATE_CHANGE_INTEREST_LEVEL_Pos 	(0x1U)
#define 	ERC_FORCE_IMMEDIATE_CHANGE_INTEREST_LEVEL_Msk 	(0x1UL << ERC_FORCE_IMMEDIATE_CHANGE_INTEREST_LEVEL_Pos) 	/*!< 0x00000002 */
#define 	ERC_FORCE_IMMEDIATE_CHANGE_INTEREST_LEVEL 	ERC_FORCE_IMMEDIATE_CHANGE_INTEREST_LEVEL_Msk
#define ERC_RESET_TDROP_COUNTER_ON_MTAG_FIRST 	(0x000060B4UL) 	/*<! (s) When value is 1, reset t-drop counter at the beginning of each event period. When 0, the counter is not reset when event period change. */
#define 	ERC_RESET_TDROP_COUNTER_ON_MTAG_FIRST_EN_Pos 	(0x0U)
#define 	ERC_RESET_TDROP_COUNTER_ON_MTAG_FIRST_EN_Msk 	(0x1UL << ERC_RESET_TDROP_COUNTER_ON_MTAG_FIRST_EN_Pos) 	/*!< 0x00000001 */
#define 	ERC_RESET_TDROP_COUNTER_ON_MTAG_FIRST_EN 	ERC_RESET_TDROP_COUNTER_ON_MTAG_FIRST_EN_Msk
#define ERC_DELAY_FIFO_BYPASS_WO_BACK_PRESSURE 	(0x000060B8UL) 	/*<! (s) When 0 and delay_fifo_flush_and_bypass.en is 1, the delay fifo does not accept data while bypass is not effective. When 1 and delay_fifo_flush_and_bypass.en is 1, the delay fifo is flushed without generating backpressure. This is done by allowing write to the fifo during the cycle that follows a read immediately. */
#define 	ERC_DELAY_FIFO_BYPASS_WO_BACK_PRESSURE_EN_Pos 	(0x0U)
#define 	ERC_DELAY_FIFO_BYPASS_WO_BACK_PRESSURE_EN_Msk 	(0x1UL << ERC_DELAY_FIFO_BYPASS_WO_BACK_PRESSURE_EN_Pos) 	/*!< 0x00000001 */
#define 	ERC_DELAY_FIFO_BYPASS_WO_BACK_PRESSURE_EN 	ERC_DELAY_FIFO_BYPASS_WO_BACK_PRESSURE_EN_Msk
#define ERC_NICE_TO_HAVE 	(0x000060BCUL) 	/*<! (s) Some config bit that can be used to have up to date behavior. Use value 0 to have old behavior (the default), and 1 for the new behavior. */
#define 	ERC_NICE_TO_HAVE_EOS_ON_NEW_REF_PERIOD_Pos 	(0x0U)
#define 	ERC_NICE_TO_HAVE_EOS_ON_NEW_REF_PERIOD_Msk 	(0x1UL << ERC_NICE_TO_HAVE_EOS_ON_NEW_REF_PERIOD_Pos) 	/*!< 0x00000001 */
#define 	ERC_NICE_TO_HAVE_EOS_ON_NEW_REF_PERIOD 	ERC_NICE_TO_HAVE_EOS_ON_NEW_REF_PERIOD_Msk
#define 	ERC_NICE_TO_HAVE_BUGFREE_EVENT_PERIOD_CYCLE_CNT_Pos 	(0x1U)
#define 	ERC_NICE_TO_HAVE_BUGFREE_EVENT_PERIOD_CYCLE_CNT_Msk 	(0x1UL << ERC_NICE_TO_HAVE_BUGFREE_EVENT_PERIOD_CYCLE_CNT_Pos) 	/*!< 0x00000002 */
#define 	ERC_NICE_TO_HAVE_BUGFREE_EVENT_PERIOD_CYCLE_CNT 	ERC_NICE_TO_HAVE_BUGFREE_EVENT_PERIOD_CYCLE_CNT_Msk
#define 	ERC_NICE_TO_HAVE_ADD_CYCLE_TIMEOUT_IRQ_Pos 	(0x2U)
#define 	ERC_NICE_TO_HAVE_ADD_CYCLE_TIMEOUT_IRQ_Msk 	(0x1UL << ERC_NICE_TO_HAVE_ADD_CYCLE_TIMEOUT_IRQ_Pos) 	/*!< 0x00000004 */
#define 	ERC_NICE_TO_HAVE_ADD_CYCLE_TIMEOUT_IRQ 	ERC_NICE_TO_HAVE_ADD_CYCLE_TIMEOUT_IRQ_Msk
#define 	ERC_NICE_TO_HAVE_ADD_SRAM_POWER_STATE_IRQ_Pos 	(0x3U)
#define 	ERC_NICE_TO_HAVE_ADD_SRAM_POWER_STATE_IRQ_Msk 	(0x1UL << ERC_NICE_TO_HAVE_ADD_SRAM_POWER_STATE_IRQ_Pos) 	/*!< 0x00000008 */
#define 	ERC_NICE_TO_HAVE_ADD_SRAM_POWER_STATE_IRQ 	ERC_NICE_TO_HAVE_ADD_SRAM_POWER_STATE_IRQ_Msk
#define ERC_H_DROPPING_LUT_00 	(0x00006100UL) 	/*<! Hdrop value is a Q1.5 selected by Di,j Q1.5 value */
#define 	ERC_H_DROPPING_LUT_00_V0_Pos 	(0x0U)
#define 	ERC_H_DROPPING_LUT_00_V0_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_00_V0_Pos) 	/*!< 0x0000001F */
#define 	ERC_H_DROPPING_LUT_00_V0 	ERC_H_DROPPING_LUT_00_V0_Msk
#define 	ERC_H_DROPPING_LUT_00_V1_Pos 	(0x8U)
#define 	ERC_H_DROPPING_LUT_00_V1_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_00_V1_Pos) 	/*!< 0x00001F00 */
#define 	ERC_H_DROPPING_LUT_00_V1 	ERC_H_DROPPING_LUT_00_V1_Msk
#define 	ERC_H_DROPPING_LUT_00_V2_Pos 	(0x10U)
#define 	ERC_H_DROPPING_LUT_00_V2_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_00_V2_Pos) 	/*!< 0x001F0000 */
#define 	ERC_H_DROPPING_LUT_00_V2 	ERC_H_DROPPING_LUT_00_V2_Msk
#define 	ERC_H_DROPPING_LUT_00_V3_Pos 	(0x18U)
#define 	ERC_H_DROPPING_LUT_00_V3_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_00_V3_Pos) 	/*!< 0x1F000000 */
#define 	ERC_H_DROPPING_LUT_00_V3 	ERC_H_DROPPING_LUT_00_V3_Msk
#define ERC_H_DROPPING_LUT_01 	(0x00006104UL) 	/*<! Hdrop value is a Q1.5 selected by Di,j Q1.5 value */
#define 	ERC_H_DROPPING_LUT_01_V0_Pos 	(0x0U)
#define 	ERC_H_DROPPING_LUT_01_V0_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_01_V0_Pos) 	/*!< 0x0000001F */
#define 	ERC_H_DROPPING_LUT_01_V0 	ERC_H_DROPPING_LUT_01_V0_Msk
#define 	ERC_H_DROPPING_LUT_01_V1_Pos 	(0x8U)
#define 	ERC_H_DROPPING_LUT_01_V1_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_01_V1_Pos) 	/*!< 0x00001F00 */
#define 	ERC_H_DROPPING_LUT_01_V1 	ERC_H_DROPPING_LUT_01_V1_Msk
#define 	ERC_H_DROPPING_LUT_01_V2_Pos 	(0x10U)
#define 	ERC_H_DROPPING_LUT_01_V2_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_01_V2_Pos) 	/*!< 0x001F0000 */
#define 	ERC_H_DROPPING_LUT_01_V2 	ERC_H_DROPPING_LUT_01_V2_Msk
#define 	ERC_H_DROPPING_LUT_01_V3_Pos 	(0x18U)
#define 	ERC_H_DROPPING_LUT_01_V3_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_01_V3_Pos) 	/*!< 0x1F000000 */
#define 	ERC_H_DROPPING_LUT_01_V3 	ERC_H_DROPPING_LUT_01_V3_Msk
#define ERC_H_DROPPING_LUT_02 	(0x00006108UL) 	/*<! Hdrop value is a Q1.5 selected by Di,j Q1.5 value */
#define 	ERC_H_DROPPING_LUT_02_V0_Pos 	(0x0U)
#define 	ERC_H_DROPPING_LUT_02_V0_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_02_V0_Pos) 	/*!< 0x0000001F */
#define 	ERC_H_DROPPING_LUT_02_V0 	ERC_H_DROPPING_LUT_02_V0_Msk
#define 	ERC_H_DROPPING_LUT_02_V1_Pos 	(0x8U)
#define 	ERC_H_DROPPING_LUT_02_V1_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_02_V1_Pos) 	/*!< 0x00001F00 */
#define 	ERC_H_DROPPING_LUT_02_V1 	ERC_H_DROPPING_LUT_02_V1_Msk
#define 	ERC_H_DROPPING_LUT_02_V2_Pos 	(0x10U)
#define 	ERC_H_DROPPING_LUT_02_V2_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_02_V2_Pos) 	/*!< 0x001F0000 */
#define 	ERC_H_DROPPING_LUT_02_V2 	ERC_H_DROPPING_LUT_02_V2_Msk
#define 	ERC_H_DROPPING_LUT_02_V3_Pos 	(0x18U)
#define 	ERC_H_DROPPING_LUT_02_V3_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_02_V3_Pos) 	/*!< 0x1F000000 */
#define 	ERC_H_DROPPING_LUT_02_V3 	ERC_H_DROPPING_LUT_02_V3_Msk
#define ERC_H_DROPPING_LUT_03 	(0x0000610CUL) 	/*<! Hdrop value is a Q1.5 selected by Di,j Q1.5 value */
#define 	ERC_H_DROPPING_LUT_03_V0_Pos 	(0x0U)
#define 	ERC_H_DROPPING_LUT_03_V0_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_03_V0_Pos) 	/*!< 0x0000001F */
#define 	ERC_H_DROPPING_LUT_03_V0 	ERC_H_DROPPING_LUT_03_V0_Msk
#define 	ERC_H_DROPPING_LUT_03_V1_Pos 	(0x8U)
#define 	ERC_H_DROPPING_LUT_03_V1_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_03_V1_Pos) 	/*!< 0x00001F00 */
#define 	ERC_H_DROPPING_LUT_03_V1 	ERC_H_DROPPING_LUT_03_V1_Msk
#define 	ERC_H_DROPPING_LUT_03_V2_Pos 	(0x10U)
#define 	ERC_H_DROPPING_LUT_03_V2_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_03_V2_Pos) 	/*!< 0x001F0000 */
#define 	ERC_H_DROPPING_LUT_03_V2 	ERC_H_DROPPING_LUT_03_V2_Msk
#define 	ERC_H_DROPPING_LUT_03_V3_Pos 	(0x18U)
#define 	ERC_H_DROPPING_LUT_03_V3_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_03_V3_Pos) 	/*!< 0x1F000000 */
#define 	ERC_H_DROPPING_LUT_03_V3 	ERC_H_DROPPING_LUT_03_V3_Msk
#define ERC_H_DROPPING_LUT_04 	(0x00006110UL) 	/*<! Hdrop value is a Q1.5 selected by Di,j Q1.5 value */
#define 	ERC_H_DROPPING_LUT_04_V0_Pos 	(0x0U)
#define 	ERC_H_DROPPING_LUT_04_V0_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_04_V0_Pos) 	/*!< 0x0000001F */
#define 	ERC_H_DROPPING_LUT_04_V0 	ERC_H_DROPPING_LUT_04_V0_Msk
#define 	ERC_H_DROPPING_LUT_04_V1_Pos 	(0x8U)
#define 	ERC_H_DROPPING_LUT_04_V1_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_04_V1_Pos) 	/*!< 0x00001F00 */
#define 	ERC_H_DROPPING_LUT_04_V1 	ERC_H_DROPPING_LUT_04_V1_Msk
#define 	ERC_H_DROPPING_LUT_04_V2_Pos 	(0x10U)
#define 	ERC_H_DROPPING_LUT_04_V2_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_04_V2_Pos) 	/*!< 0x001F0000 */
#define 	ERC_H_DROPPING_LUT_04_V2 	ERC_H_DROPPING_LUT_04_V2_Msk
#define 	ERC_H_DROPPING_LUT_04_V3_Pos 	(0x18U)
#define 	ERC_H_DROPPING_LUT_04_V3_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_04_V3_Pos) 	/*!< 0x1F000000 */
#define 	ERC_H_DROPPING_LUT_04_V3 	ERC_H_DROPPING_LUT_04_V3_Msk
#define ERC_H_DROPPING_LUT_05 	(0x00006114UL) 	/*<! Hdrop value is a Q1.5 selected by Di,j Q1.5 value */
#define 	ERC_H_DROPPING_LUT_05_V0_Pos 	(0x0U)
#define 	ERC_H_DROPPING_LUT_05_V0_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_05_V0_Pos) 	/*!< 0x0000001F */
#define 	ERC_H_DROPPING_LUT_05_V0 	ERC_H_DROPPING_LUT_05_V0_Msk
#define 	ERC_H_DROPPING_LUT_05_V1_Pos 	(0x8U)
#define 	ERC_H_DROPPING_LUT_05_V1_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_05_V1_Pos) 	/*!< 0x00001F00 */
#define 	ERC_H_DROPPING_LUT_05_V1 	ERC_H_DROPPING_LUT_05_V1_Msk
#define 	ERC_H_DROPPING_LUT_05_V2_Pos 	(0x10U)
#define 	ERC_H_DROPPING_LUT_05_V2_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_05_V2_Pos) 	/*!< 0x001F0000 */
#define 	ERC_H_DROPPING_LUT_05_V2 	ERC_H_DROPPING_LUT_05_V2_Msk
#define 	ERC_H_DROPPING_LUT_05_V3_Pos 	(0x18U)
#define 	ERC_H_DROPPING_LUT_05_V3_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_05_V3_Pos) 	/*!< 0x1F000000 */
#define 	ERC_H_DROPPING_LUT_05_V3 	ERC_H_DROPPING_LUT_05_V3_Msk
#define ERC_H_DROPPING_LUT_06 	(0x00006118UL) 	/*<! Hdrop value is a Q1.5 selected by Di,j Q1.5 value */
#define 	ERC_H_DROPPING_LUT_06_V0_Pos 	(0x0U)
#define 	ERC_H_DROPPING_LUT_06_V0_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_06_V0_Pos) 	/*!< 0x0000001F */
#define 	ERC_H_DROPPING_LUT_06_V0 	ERC_H_DROPPING_LUT_06_V0_Msk
#define 	ERC_H_DROPPING_LUT_06_V1_Pos 	(0x8U)
#define 	ERC_H_DROPPING_LUT_06_V1_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_06_V1_Pos) 	/*!< 0x00001F00 */
#define 	ERC_H_DROPPING_LUT_06_V1 	ERC_H_DROPPING_LUT_06_V1_Msk
#define 	ERC_H_DROPPING_LUT_06_V2_Pos 	(0x10U)
#define 	ERC_H_DROPPING_LUT_06_V2_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_06_V2_Pos) 	/*!< 0x001F0000 */
#define 	ERC_H_DROPPING_LUT_06_V2 	ERC_H_DROPPING_LUT_06_V2_Msk
#define 	ERC_H_DROPPING_LUT_06_V3_Pos 	(0x18U)
#define 	ERC_H_DROPPING_LUT_06_V3_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_06_V3_Pos) 	/*!< 0x1F000000 */
#define 	ERC_H_DROPPING_LUT_06_V3 	ERC_H_DROPPING_LUT_06_V3_Msk
#define ERC_H_DROPPING_LUT_07 	(0x0000611CUL) 	/*<! Hdrop value is a Q1.5 selected by Di,j Q1.5 value */
#define 	ERC_H_DROPPING_LUT_07_V0_Pos 	(0x0U)
#define 	ERC_H_DROPPING_LUT_07_V0_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_07_V0_Pos) 	/*!< 0x0000001F */
#define 	ERC_H_DROPPING_LUT_07_V0 	ERC_H_DROPPING_LUT_07_V0_Msk
#define 	ERC_H_DROPPING_LUT_07_V1_Pos 	(0x8U)
#define 	ERC_H_DROPPING_LUT_07_V1_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_07_V1_Pos) 	/*!< 0x00001F00 */
#define 	ERC_H_DROPPING_LUT_07_V1 	ERC_H_DROPPING_LUT_07_V1_Msk
#define 	ERC_H_DROPPING_LUT_07_V2_Pos 	(0x10U)
#define 	ERC_H_DROPPING_LUT_07_V2_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_07_V2_Pos) 	/*!< 0x001F0000 */
#define 	ERC_H_DROPPING_LUT_07_V2 	ERC_H_DROPPING_LUT_07_V2_Msk
#define 	ERC_H_DROPPING_LUT_07_V3_Pos 	(0x18U)
#define 	ERC_H_DROPPING_LUT_07_V3_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_07_V3_Pos) 	/*!< 0x1F000000 */
#define 	ERC_H_DROPPING_LUT_07_V3 	ERC_H_DROPPING_LUT_07_V3_Msk
#define ERC_H_DROPPING_LUT_08 	(0x00006120UL) 	/*<! Hdrop value is a Q1.5 selected by Di,j Q1.5 value */
#define 	ERC_H_DROPPING_LUT_08_V0_Pos 	(0x0U)
#define 	ERC_H_DROPPING_LUT_08_V0_Msk 	(0x1FUL << ERC_H_DROPPING_LUT_08_V0_Pos) 	/*!< 0x0000001F */
#define 	ERC_H_DROPPING_LUT_08_V0 	ERC_H_DROPPING_LUT_08_V0_Msk
#define ERC_V_DROPPING_LUT_00 	(0x00006140UL) 	/*<! Vdrop value is a Q1.5 selected by Di,j Q1.5 value */
#define 	ERC_V_DROPPING_LUT_00_V0_Pos 	(0x0U)
#define 	ERC_V_DROPPING_LUT_00_V0_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_00_V0_Pos) 	/*!< 0x0000001F */
#define 	ERC_V_DROPPING_LUT_00_V0 	ERC_V_DROPPING_LUT_00_V0_Msk
#define 	ERC_V_DROPPING_LUT_00_V1_Pos 	(0x8U)
#define 	ERC_V_DROPPING_LUT_00_V1_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_00_V1_Pos) 	/*!< 0x00001F00 */
#define 	ERC_V_DROPPING_LUT_00_V1 	ERC_V_DROPPING_LUT_00_V1_Msk
#define 	ERC_V_DROPPING_LUT_00_V2_Pos 	(0x10U)
#define 	ERC_V_DROPPING_LUT_00_V2_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_00_V2_Pos) 	/*!< 0x001F0000 */
#define 	ERC_V_DROPPING_LUT_00_V2 	ERC_V_DROPPING_LUT_00_V2_Msk
#define 	ERC_V_DROPPING_LUT_00_V3_Pos 	(0x18U)
#define 	ERC_V_DROPPING_LUT_00_V3_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_00_V3_Pos) 	/*!< 0x1F000000 */
#define 	ERC_V_DROPPING_LUT_00_V3 	ERC_V_DROPPING_LUT_00_V3_Msk
#define ERC_V_DROPPING_LUT_01 	(0x00006144UL) 	/*<! Vdrop value is a Q1.5 selected by Di,j Q1.5 value */
#define 	ERC_V_DROPPING_LUT_01_V0_Pos 	(0x0U)
#define 	ERC_V_DROPPING_LUT_01_V0_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_01_V0_Pos) 	/*!< 0x0000001F */
#define 	ERC_V_DROPPING_LUT_01_V0 	ERC_V_DROPPING_LUT_01_V0_Msk
#define 	ERC_V_DROPPING_LUT_01_V1_Pos 	(0x8U)
#define 	ERC_V_DROPPING_LUT_01_V1_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_01_V1_Pos) 	/*!< 0x00001F00 */
#define 	ERC_V_DROPPING_LUT_01_V1 	ERC_V_DROPPING_LUT_01_V1_Msk
#define 	ERC_V_DROPPING_LUT_01_V2_Pos 	(0x10U)
#define 	ERC_V_DROPPING_LUT_01_V2_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_01_V2_Pos) 	/*!< 0x001F0000 */
#define 	ERC_V_DROPPING_LUT_01_V2 	ERC_V_DROPPING_LUT_01_V2_Msk
#define 	ERC_V_DROPPING_LUT_01_V3_Pos 	(0x18U)
#define 	ERC_V_DROPPING_LUT_01_V3_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_01_V3_Pos) 	/*!< 0x1F000000 */
#define 	ERC_V_DROPPING_LUT_01_V3 	ERC_V_DROPPING_LUT_01_V3_Msk
#define ERC_V_DROPPING_LUT_02 	(0x00006148UL) 	/*<! Vdrop value is a Q1.5 selected by Di,j Q1.5 value */
#define 	ERC_V_DROPPING_LUT_02_V0_Pos 	(0x0U)
#define 	ERC_V_DROPPING_LUT_02_V0_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_02_V0_Pos) 	/*!< 0x0000001F */
#define 	ERC_V_DROPPING_LUT_02_V0 	ERC_V_DROPPING_LUT_02_V0_Msk
#define 	ERC_V_DROPPING_LUT_02_V1_Pos 	(0x8U)
#define 	ERC_V_DROPPING_LUT_02_V1_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_02_V1_Pos) 	/*!< 0x00001F00 */
#define 	ERC_V_DROPPING_LUT_02_V1 	ERC_V_DROPPING_LUT_02_V1_Msk
#define 	ERC_V_DROPPING_LUT_02_V2_Pos 	(0x10U)
#define 	ERC_V_DROPPING_LUT_02_V2_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_02_V2_Pos) 	/*!< 0x001F0000 */
#define 	ERC_V_DROPPING_LUT_02_V2 	ERC_V_DROPPING_LUT_02_V2_Msk
#define 	ERC_V_DROPPING_LUT_02_V3_Pos 	(0x18U)
#define 	ERC_V_DROPPING_LUT_02_V3_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_02_V3_Pos) 	/*!< 0x1F000000 */
#define 	ERC_V_DROPPING_LUT_02_V3 	ERC_V_DROPPING_LUT_02_V3_Msk
#define ERC_V_DROPPING_LUT_03 	(0x0000614CUL) 	/*<! Vdrop value is a Q1.5 selected by Di,j Q1.5 value */
#define 	ERC_V_DROPPING_LUT_03_V0_Pos 	(0x0U)
#define 	ERC_V_DROPPING_LUT_03_V0_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_03_V0_Pos) 	/*!< 0x0000001F */
#define 	ERC_V_DROPPING_LUT_03_V0 	ERC_V_DROPPING_LUT_03_V0_Msk
#define 	ERC_V_DROPPING_LUT_03_V1_Pos 	(0x8U)
#define 	ERC_V_DROPPING_LUT_03_V1_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_03_V1_Pos) 	/*!< 0x00001F00 */
#define 	ERC_V_DROPPING_LUT_03_V1 	ERC_V_DROPPING_LUT_03_V1_Msk
#define 	ERC_V_DROPPING_LUT_03_V2_Pos 	(0x10U)
#define 	ERC_V_DROPPING_LUT_03_V2_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_03_V2_Pos) 	/*!< 0x001F0000 */
#define 	ERC_V_DROPPING_LUT_03_V2 	ERC_V_DROPPING_LUT_03_V2_Msk
#define 	ERC_V_DROPPING_LUT_03_V3_Pos 	(0x18U)
#define 	ERC_V_DROPPING_LUT_03_V3_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_03_V3_Pos) 	/*!< 0x1F000000 */
#define 	ERC_V_DROPPING_LUT_03_V3 	ERC_V_DROPPING_LUT_03_V3_Msk
#define ERC_V_DROPPING_LUT_04 	(0x00006150UL) 	/*<! Vdrop value is a Q1.5 selected by Di,j Q1.5 value */
#define 	ERC_V_DROPPING_LUT_04_V0_Pos 	(0x0U)
#define 	ERC_V_DROPPING_LUT_04_V0_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_04_V0_Pos) 	/*!< 0x0000001F */
#define 	ERC_V_DROPPING_LUT_04_V0 	ERC_V_DROPPING_LUT_04_V0_Msk
#define 	ERC_V_DROPPING_LUT_04_V1_Pos 	(0x8U)
#define 	ERC_V_DROPPING_LUT_04_V1_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_04_V1_Pos) 	/*!< 0x00001F00 */
#define 	ERC_V_DROPPING_LUT_04_V1 	ERC_V_DROPPING_LUT_04_V1_Msk
#define 	ERC_V_DROPPING_LUT_04_V2_Pos 	(0x10U)
#define 	ERC_V_DROPPING_LUT_04_V2_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_04_V2_Pos) 	/*!< 0x001F0000 */
#define 	ERC_V_DROPPING_LUT_04_V2 	ERC_V_DROPPING_LUT_04_V2_Msk
#define 	ERC_V_DROPPING_LUT_04_V3_Pos 	(0x18U)
#define 	ERC_V_DROPPING_LUT_04_V3_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_04_V3_Pos) 	/*!< 0x1F000000 */
#define 	ERC_V_DROPPING_LUT_04_V3 	ERC_V_DROPPING_LUT_04_V3_Msk
#define ERC_V_DROPPING_LUT_05 	(0x00006154UL) 	/*<! Vdrop value is a Q1.5 selected by Di,j Q1.5 value */
#define 	ERC_V_DROPPING_LUT_05_V0_Pos 	(0x0U)
#define 	ERC_V_DROPPING_LUT_05_V0_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_05_V0_Pos) 	/*!< 0x0000001F */
#define 	ERC_V_DROPPING_LUT_05_V0 	ERC_V_DROPPING_LUT_05_V0_Msk
#define 	ERC_V_DROPPING_LUT_05_V1_Pos 	(0x8U)
#define 	ERC_V_DROPPING_LUT_05_V1_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_05_V1_Pos) 	/*!< 0x00001F00 */
#define 	ERC_V_DROPPING_LUT_05_V1 	ERC_V_DROPPING_LUT_05_V1_Msk
#define 	ERC_V_DROPPING_LUT_05_V2_Pos 	(0x10U)
#define 	ERC_V_DROPPING_LUT_05_V2_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_05_V2_Pos) 	/*!< 0x001F0000 */
#define 	ERC_V_DROPPING_LUT_05_V2 	ERC_V_DROPPING_LUT_05_V2_Msk
#define 	ERC_V_DROPPING_LUT_05_V3_Pos 	(0x18U)
#define 	ERC_V_DROPPING_LUT_05_V3_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_05_V3_Pos) 	/*!< 0x1F000000 */
#define 	ERC_V_DROPPING_LUT_05_V3 	ERC_V_DROPPING_LUT_05_V3_Msk
#define ERC_V_DROPPING_LUT_06 	(0x00006158UL) 	/*<! Vdrop value is a Q1.5 selected by Di,j Q1.5 value */
#define 	ERC_V_DROPPING_LUT_06_V0_Pos 	(0x0U)
#define 	ERC_V_DROPPING_LUT_06_V0_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_06_V0_Pos) 	/*!< 0x0000001F */
#define 	ERC_V_DROPPING_LUT_06_V0 	ERC_V_DROPPING_LUT_06_V0_Msk
#define 	ERC_V_DROPPING_LUT_06_V1_Pos 	(0x8U)
#define 	ERC_V_DROPPING_LUT_06_V1_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_06_V1_Pos) 	/*!< 0x00001F00 */
#define 	ERC_V_DROPPING_LUT_06_V1 	ERC_V_DROPPING_LUT_06_V1_Msk
#define 	ERC_V_DROPPING_LUT_06_V2_Pos 	(0x10U)
#define 	ERC_V_DROPPING_LUT_06_V2_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_06_V2_Pos) 	/*!< 0x001F0000 */
#define 	ERC_V_DROPPING_LUT_06_V2 	ERC_V_DROPPING_LUT_06_V2_Msk
#define 	ERC_V_DROPPING_LUT_06_V3_Pos 	(0x18U)
#define 	ERC_V_DROPPING_LUT_06_V3_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_06_V3_Pos) 	/*!< 0x1F000000 */
#define 	ERC_V_DROPPING_LUT_06_V3 	ERC_V_DROPPING_LUT_06_V3_Msk
#define ERC_V_DROPPING_LUT_07 	(0x0000615CUL) 	/*<! Vdrop value is a Q1.5 selected by Di,j Q1.5 value */
#define 	ERC_V_DROPPING_LUT_07_V0_Pos 	(0x0U)
#define 	ERC_V_DROPPING_LUT_07_V0_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_07_V0_Pos) 	/*!< 0x0000001F */
#define 	ERC_V_DROPPING_LUT_07_V0 	ERC_V_DROPPING_LUT_07_V0_Msk
#define 	ERC_V_DROPPING_LUT_07_V1_Pos 	(0x8U)
#define 	ERC_V_DROPPING_LUT_07_V1_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_07_V1_Pos) 	/*!< 0x00001F00 */
#define 	ERC_V_DROPPING_LUT_07_V1 	ERC_V_DROPPING_LUT_07_V1_Msk
#define 	ERC_V_DROPPING_LUT_07_V2_Pos 	(0x10U)
#define 	ERC_V_DROPPING_LUT_07_V2_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_07_V2_Pos) 	/*!< 0x001F0000 */
#define 	ERC_V_DROPPING_LUT_07_V2 	ERC_V_DROPPING_LUT_07_V2_Msk
#define 	ERC_V_DROPPING_LUT_07_V3_Pos 	(0x18U)
#define 	ERC_V_DROPPING_LUT_07_V3_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_07_V3_Pos) 	/*!< 0x1F000000 */
#define 	ERC_V_DROPPING_LUT_07_V3 	ERC_V_DROPPING_LUT_07_V3_Msk
#define ERC_V_DROPPING_LUT_08 	(0x00006160UL) 	/*<! Vdrop value is a Q1.5 selected by Di,j Q1.5 value */
#define 	ERC_V_DROPPING_LUT_08_V0_Pos 	(0x0U)
#define 	ERC_V_DROPPING_LUT_08_V0_Msk 	(0x1FUL << ERC_V_DROPPING_LUT_08_V0_Pos) 	/*!< 0x0000001F */
#define 	ERC_V_DROPPING_LUT_08_V0 	ERC_V_DROPPING_LUT_08_V0_Msk
#define ERC_T_DROPPING_LUT_000 	(0x00006400UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_000_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_000_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_000_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_000_V0 	ERC_T_DROPPING_LUT_000_V0_Msk
#define 	ERC_T_DROPPING_LUT_000_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_000_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_000_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_000_V1 	ERC_T_DROPPING_LUT_000_V1_Msk
#define ERC_T_DROPPING_LUT_001 	(0x00006404UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_001_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_001_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_001_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_001_V0 	ERC_T_DROPPING_LUT_001_V0_Msk
#define 	ERC_T_DROPPING_LUT_001_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_001_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_001_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_001_V1 	ERC_T_DROPPING_LUT_001_V1_Msk
#define ERC_T_DROPPING_LUT_002 	(0x00006408UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_002_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_002_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_002_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_002_V0 	ERC_T_DROPPING_LUT_002_V0_Msk
#define 	ERC_T_DROPPING_LUT_002_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_002_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_002_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_002_V1 	ERC_T_DROPPING_LUT_002_V1_Msk
#define ERC_T_DROPPING_LUT_003 	(0x0000640CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_003_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_003_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_003_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_003_V0 	ERC_T_DROPPING_LUT_003_V0_Msk
#define 	ERC_T_DROPPING_LUT_003_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_003_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_003_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_003_V1 	ERC_T_DROPPING_LUT_003_V1_Msk
#define ERC_T_DROPPING_LUT_004 	(0x00006410UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_004_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_004_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_004_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_004_V0 	ERC_T_DROPPING_LUT_004_V0_Msk
#define 	ERC_T_DROPPING_LUT_004_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_004_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_004_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_004_V1 	ERC_T_DROPPING_LUT_004_V1_Msk
#define ERC_T_DROPPING_LUT_005 	(0x00006414UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_005_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_005_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_005_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_005_V0 	ERC_T_DROPPING_LUT_005_V0_Msk
#define 	ERC_T_DROPPING_LUT_005_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_005_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_005_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_005_V1 	ERC_T_DROPPING_LUT_005_V1_Msk
#define ERC_T_DROPPING_LUT_006 	(0x00006418UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_006_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_006_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_006_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_006_V0 	ERC_T_DROPPING_LUT_006_V0_Msk
#define 	ERC_T_DROPPING_LUT_006_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_006_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_006_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_006_V1 	ERC_T_DROPPING_LUT_006_V1_Msk
#define ERC_T_DROPPING_LUT_007 	(0x0000641CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_007_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_007_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_007_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_007_V0 	ERC_T_DROPPING_LUT_007_V0_Msk
#define 	ERC_T_DROPPING_LUT_007_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_007_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_007_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_007_V1 	ERC_T_DROPPING_LUT_007_V1_Msk
#define ERC_T_DROPPING_LUT_008 	(0x00006420UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_008_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_008_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_008_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_008_V0 	ERC_T_DROPPING_LUT_008_V0_Msk
#define 	ERC_T_DROPPING_LUT_008_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_008_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_008_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_008_V1 	ERC_T_DROPPING_LUT_008_V1_Msk
#define ERC_T_DROPPING_LUT_009 	(0x00006424UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_009_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_009_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_009_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_009_V0 	ERC_T_DROPPING_LUT_009_V0_Msk
#define 	ERC_T_DROPPING_LUT_009_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_009_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_009_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_009_V1 	ERC_T_DROPPING_LUT_009_V1_Msk
#define ERC_T_DROPPING_LUT_010 	(0x00006428UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_010_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_010_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_010_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_010_V0 	ERC_T_DROPPING_LUT_010_V0_Msk
#define 	ERC_T_DROPPING_LUT_010_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_010_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_010_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_010_V1 	ERC_T_DROPPING_LUT_010_V1_Msk
#define ERC_T_DROPPING_LUT_011 	(0x0000642CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_011_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_011_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_011_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_011_V0 	ERC_T_DROPPING_LUT_011_V0_Msk
#define 	ERC_T_DROPPING_LUT_011_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_011_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_011_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_011_V1 	ERC_T_DROPPING_LUT_011_V1_Msk
#define ERC_T_DROPPING_LUT_012 	(0x00006430UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_012_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_012_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_012_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_012_V0 	ERC_T_DROPPING_LUT_012_V0_Msk
#define 	ERC_T_DROPPING_LUT_012_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_012_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_012_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_012_V1 	ERC_T_DROPPING_LUT_012_V1_Msk
#define ERC_T_DROPPING_LUT_013 	(0x00006434UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_013_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_013_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_013_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_013_V0 	ERC_T_DROPPING_LUT_013_V0_Msk
#define 	ERC_T_DROPPING_LUT_013_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_013_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_013_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_013_V1 	ERC_T_DROPPING_LUT_013_V1_Msk
#define ERC_T_DROPPING_LUT_014 	(0x00006438UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_014_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_014_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_014_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_014_V0 	ERC_T_DROPPING_LUT_014_V0_Msk
#define 	ERC_T_DROPPING_LUT_014_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_014_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_014_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_014_V1 	ERC_T_DROPPING_LUT_014_V1_Msk
#define ERC_T_DROPPING_LUT_015 	(0x0000643CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_015_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_015_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_015_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_015_V0 	ERC_T_DROPPING_LUT_015_V0_Msk
#define 	ERC_T_DROPPING_LUT_015_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_015_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_015_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_015_V1 	ERC_T_DROPPING_LUT_015_V1_Msk
#define ERC_T_DROPPING_LUT_016 	(0x00006440UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_016_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_016_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_016_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_016_V0 	ERC_T_DROPPING_LUT_016_V0_Msk
#define 	ERC_T_DROPPING_LUT_016_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_016_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_016_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_016_V1 	ERC_T_DROPPING_LUT_016_V1_Msk
#define ERC_T_DROPPING_LUT_017 	(0x00006444UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_017_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_017_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_017_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_017_V0 	ERC_T_DROPPING_LUT_017_V0_Msk
#define 	ERC_T_DROPPING_LUT_017_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_017_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_017_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_017_V1 	ERC_T_DROPPING_LUT_017_V1_Msk
#define ERC_T_DROPPING_LUT_018 	(0x00006448UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_018_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_018_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_018_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_018_V0 	ERC_T_DROPPING_LUT_018_V0_Msk
#define 	ERC_T_DROPPING_LUT_018_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_018_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_018_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_018_V1 	ERC_T_DROPPING_LUT_018_V1_Msk
#define ERC_T_DROPPING_LUT_019 	(0x0000644CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_019_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_019_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_019_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_019_V0 	ERC_T_DROPPING_LUT_019_V0_Msk
#define 	ERC_T_DROPPING_LUT_019_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_019_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_019_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_019_V1 	ERC_T_DROPPING_LUT_019_V1_Msk
#define ERC_T_DROPPING_LUT_020 	(0x00006450UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_020_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_020_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_020_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_020_V0 	ERC_T_DROPPING_LUT_020_V0_Msk
#define 	ERC_T_DROPPING_LUT_020_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_020_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_020_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_020_V1 	ERC_T_DROPPING_LUT_020_V1_Msk
#define ERC_T_DROPPING_LUT_021 	(0x00006454UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_021_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_021_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_021_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_021_V0 	ERC_T_DROPPING_LUT_021_V0_Msk
#define 	ERC_T_DROPPING_LUT_021_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_021_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_021_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_021_V1 	ERC_T_DROPPING_LUT_021_V1_Msk
#define ERC_T_DROPPING_LUT_022 	(0x00006458UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_022_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_022_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_022_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_022_V0 	ERC_T_DROPPING_LUT_022_V0_Msk
#define 	ERC_T_DROPPING_LUT_022_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_022_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_022_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_022_V1 	ERC_T_DROPPING_LUT_022_V1_Msk
#define ERC_T_DROPPING_LUT_023 	(0x0000645CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_023_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_023_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_023_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_023_V0 	ERC_T_DROPPING_LUT_023_V0_Msk
#define 	ERC_T_DROPPING_LUT_023_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_023_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_023_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_023_V1 	ERC_T_DROPPING_LUT_023_V1_Msk
#define ERC_T_DROPPING_LUT_024 	(0x00006460UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_024_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_024_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_024_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_024_V0 	ERC_T_DROPPING_LUT_024_V0_Msk
#define 	ERC_T_DROPPING_LUT_024_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_024_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_024_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_024_V1 	ERC_T_DROPPING_LUT_024_V1_Msk
#define ERC_T_DROPPING_LUT_025 	(0x00006464UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_025_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_025_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_025_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_025_V0 	ERC_T_DROPPING_LUT_025_V0_Msk
#define 	ERC_T_DROPPING_LUT_025_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_025_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_025_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_025_V1 	ERC_T_DROPPING_LUT_025_V1_Msk
#define ERC_T_DROPPING_LUT_026 	(0x00006468UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_026_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_026_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_026_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_026_V0 	ERC_T_DROPPING_LUT_026_V0_Msk
#define 	ERC_T_DROPPING_LUT_026_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_026_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_026_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_026_V1 	ERC_T_DROPPING_LUT_026_V1_Msk
#define ERC_T_DROPPING_LUT_027 	(0x0000646CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_027_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_027_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_027_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_027_V0 	ERC_T_DROPPING_LUT_027_V0_Msk
#define 	ERC_T_DROPPING_LUT_027_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_027_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_027_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_027_V1 	ERC_T_DROPPING_LUT_027_V1_Msk
#define ERC_T_DROPPING_LUT_028 	(0x00006470UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_028_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_028_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_028_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_028_V0 	ERC_T_DROPPING_LUT_028_V0_Msk
#define 	ERC_T_DROPPING_LUT_028_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_028_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_028_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_028_V1 	ERC_T_DROPPING_LUT_028_V1_Msk
#define ERC_T_DROPPING_LUT_029 	(0x00006474UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_029_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_029_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_029_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_029_V0 	ERC_T_DROPPING_LUT_029_V0_Msk
#define 	ERC_T_DROPPING_LUT_029_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_029_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_029_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_029_V1 	ERC_T_DROPPING_LUT_029_V1_Msk
#define ERC_T_DROPPING_LUT_030 	(0x00006478UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_030_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_030_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_030_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_030_V0 	ERC_T_DROPPING_LUT_030_V0_Msk
#define 	ERC_T_DROPPING_LUT_030_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_030_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_030_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_030_V1 	ERC_T_DROPPING_LUT_030_V1_Msk
#define ERC_T_DROPPING_LUT_031 	(0x0000647CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_031_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_031_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_031_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_031_V0 	ERC_T_DROPPING_LUT_031_V0_Msk
#define 	ERC_T_DROPPING_LUT_031_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_031_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_031_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_031_V1 	ERC_T_DROPPING_LUT_031_V1_Msk
#define ERC_T_DROPPING_LUT_032 	(0x00006480UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_032_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_032_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_032_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_032_V0 	ERC_T_DROPPING_LUT_032_V0_Msk
#define 	ERC_T_DROPPING_LUT_032_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_032_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_032_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_032_V1 	ERC_T_DROPPING_LUT_032_V1_Msk
#define ERC_T_DROPPING_LUT_033 	(0x00006484UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_033_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_033_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_033_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_033_V0 	ERC_T_DROPPING_LUT_033_V0_Msk
#define 	ERC_T_DROPPING_LUT_033_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_033_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_033_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_033_V1 	ERC_T_DROPPING_LUT_033_V1_Msk
#define ERC_T_DROPPING_LUT_034 	(0x00006488UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_034_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_034_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_034_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_034_V0 	ERC_T_DROPPING_LUT_034_V0_Msk
#define 	ERC_T_DROPPING_LUT_034_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_034_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_034_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_034_V1 	ERC_T_DROPPING_LUT_034_V1_Msk
#define ERC_T_DROPPING_LUT_035 	(0x0000648CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_035_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_035_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_035_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_035_V0 	ERC_T_DROPPING_LUT_035_V0_Msk
#define 	ERC_T_DROPPING_LUT_035_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_035_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_035_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_035_V1 	ERC_T_DROPPING_LUT_035_V1_Msk
#define ERC_T_DROPPING_LUT_036 	(0x00006490UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_036_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_036_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_036_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_036_V0 	ERC_T_DROPPING_LUT_036_V0_Msk
#define 	ERC_T_DROPPING_LUT_036_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_036_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_036_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_036_V1 	ERC_T_DROPPING_LUT_036_V1_Msk
#define ERC_T_DROPPING_LUT_037 	(0x00006494UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_037_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_037_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_037_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_037_V0 	ERC_T_DROPPING_LUT_037_V0_Msk
#define 	ERC_T_DROPPING_LUT_037_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_037_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_037_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_037_V1 	ERC_T_DROPPING_LUT_037_V1_Msk
#define ERC_T_DROPPING_LUT_038 	(0x00006498UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_038_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_038_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_038_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_038_V0 	ERC_T_DROPPING_LUT_038_V0_Msk
#define 	ERC_T_DROPPING_LUT_038_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_038_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_038_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_038_V1 	ERC_T_DROPPING_LUT_038_V1_Msk
#define ERC_T_DROPPING_LUT_039 	(0x0000649CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_039_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_039_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_039_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_039_V0 	ERC_T_DROPPING_LUT_039_V0_Msk
#define 	ERC_T_DROPPING_LUT_039_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_039_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_039_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_039_V1 	ERC_T_DROPPING_LUT_039_V1_Msk
#define ERC_T_DROPPING_LUT_040 	(0x000064A0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_040_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_040_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_040_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_040_V0 	ERC_T_DROPPING_LUT_040_V0_Msk
#define 	ERC_T_DROPPING_LUT_040_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_040_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_040_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_040_V1 	ERC_T_DROPPING_LUT_040_V1_Msk
#define ERC_T_DROPPING_LUT_041 	(0x000064A4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_041_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_041_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_041_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_041_V0 	ERC_T_DROPPING_LUT_041_V0_Msk
#define 	ERC_T_DROPPING_LUT_041_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_041_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_041_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_041_V1 	ERC_T_DROPPING_LUT_041_V1_Msk
#define ERC_T_DROPPING_LUT_042 	(0x000064A8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_042_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_042_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_042_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_042_V0 	ERC_T_DROPPING_LUT_042_V0_Msk
#define 	ERC_T_DROPPING_LUT_042_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_042_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_042_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_042_V1 	ERC_T_DROPPING_LUT_042_V1_Msk
#define ERC_T_DROPPING_LUT_043 	(0x000064ACUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_043_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_043_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_043_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_043_V0 	ERC_T_DROPPING_LUT_043_V0_Msk
#define 	ERC_T_DROPPING_LUT_043_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_043_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_043_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_043_V1 	ERC_T_DROPPING_LUT_043_V1_Msk
#define ERC_T_DROPPING_LUT_044 	(0x000064B0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_044_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_044_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_044_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_044_V0 	ERC_T_DROPPING_LUT_044_V0_Msk
#define 	ERC_T_DROPPING_LUT_044_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_044_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_044_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_044_V1 	ERC_T_DROPPING_LUT_044_V1_Msk
#define ERC_T_DROPPING_LUT_045 	(0x000064B4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_045_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_045_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_045_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_045_V0 	ERC_T_DROPPING_LUT_045_V0_Msk
#define 	ERC_T_DROPPING_LUT_045_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_045_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_045_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_045_V1 	ERC_T_DROPPING_LUT_045_V1_Msk
#define ERC_T_DROPPING_LUT_046 	(0x000064B8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_046_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_046_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_046_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_046_V0 	ERC_T_DROPPING_LUT_046_V0_Msk
#define 	ERC_T_DROPPING_LUT_046_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_046_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_046_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_046_V1 	ERC_T_DROPPING_LUT_046_V1_Msk
#define ERC_T_DROPPING_LUT_047 	(0x000064BCUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_047_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_047_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_047_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_047_V0 	ERC_T_DROPPING_LUT_047_V0_Msk
#define 	ERC_T_DROPPING_LUT_047_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_047_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_047_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_047_V1 	ERC_T_DROPPING_LUT_047_V1_Msk
#define ERC_T_DROPPING_LUT_048 	(0x000064C0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_048_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_048_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_048_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_048_V0 	ERC_T_DROPPING_LUT_048_V0_Msk
#define 	ERC_T_DROPPING_LUT_048_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_048_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_048_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_048_V1 	ERC_T_DROPPING_LUT_048_V1_Msk
#define ERC_T_DROPPING_LUT_049 	(0x000064C4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_049_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_049_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_049_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_049_V0 	ERC_T_DROPPING_LUT_049_V0_Msk
#define 	ERC_T_DROPPING_LUT_049_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_049_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_049_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_049_V1 	ERC_T_DROPPING_LUT_049_V1_Msk
#define ERC_T_DROPPING_LUT_050 	(0x000064C8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_050_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_050_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_050_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_050_V0 	ERC_T_DROPPING_LUT_050_V0_Msk
#define 	ERC_T_DROPPING_LUT_050_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_050_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_050_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_050_V1 	ERC_T_DROPPING_LUT_050_V1_Msk
#define ERC_T_DROPPING_LUT_051 	(0x000064CCUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_051_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_051_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_051_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_051_V0 	ERC_T_DROPPING_LUT_051_V0_Msk
#define 	ERC_T_DROPPING_LUT_051_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_051_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_051_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_051_V1 	ERC_T_DROPPING_LUT_051_V1_Msk
#define ERC_T_DROPPING_LUT_052 	(0x000064D0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_052_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_052_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_052_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_052_V0 	ERC_T_DROPPING_LUT_052_V0_Msk
#define 	ERC_T_DROPPING_LUT_052_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_052_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_052_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_052_V1 	ERC_T_DROPPING_LUT_052_V1_Msk
#define ERC_T_DROPPING_LUT_053 	(0x000064D4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_053_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_053_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_053_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_053_V0 	ERC_T_DROPPING_LUT_053_V0_Msk
#define 	ERC_T_DROPPING_LUT_053_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_053_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_053_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_053_V1 	ERC_T_DROPPING_LUT_053_V1_Msk
#define ERC_T_DROPPING_LUT_054 	(0x000064D8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_054_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_054_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_054_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_054_V0 	ERC_T_DROPPING_LUT_054_V0_Msk
#define 	ERC_T_DROPPING_LUT_054_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_054_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_054_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_054_V1 	ERC_T_DROPPING_LUT_054_V1_Msk
#define ERC_T_DROPPING_LUT_055 	(0x000064DCUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_055_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_055_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_055_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_055_V0 	ERC_T_DROPPING_LUT_055_V0_Msk
#define 	ERC_T_DROPPING_LUT_055_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_055_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_055_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_055_V1 	ERC_T_DROPPING_LUT_055_V1_Msk
#define ERC_T_DROPPING_LUT_056 	(0x000064E0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_056_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_056_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_056_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_056_V0 	ERC_T_DROPPING_LUT_056_V0_Msk
#define 	ERC_T_DROPPING_LUT_056_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_056_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_056_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_056_V1 	ERC_T_DROPPING_LUT_056_V1_Msk
#define ERC_T_DROPPING_LUT_057 	(0x000064E4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_057_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_057_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_057_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_057_V0 	ERC_T_DROPPING_LUT_057_V0_Msk
#define 	ERC_T_DROPPING_LUT_057_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_057_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_057_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_057_V1 	ERC_T_DROPPING_LUT_057_V1_Msk
#define ERC_T_DROPPING_LUT_058 	(0x000064E8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_058_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_058_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_058_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_058_V0 	ERC_T_DROPPING_LUT_058_V0_Msk
#define 	ERC_T_DROPPING_LUT_058_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_058_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_058_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_058_V1 	ERC_T_DROPPING_LUT_058_V1_Msk
#define ERC_T_DROPPING_LUT_059 	(0x000064ECUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_059_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_059_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_059_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_059_V0 	ERC_T_DROPPING_LUT_059_V0_Msk
#define 	ERC_T_DROPPING_LUT_059_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_059_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_059_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_059_V1 	ERC_T_DROPPING_LUT_059_V1_Msk
#define ERC_T_DROPPING_LUT_060 	(0x000064F0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_060_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_060_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_060_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_060_V0 	ERC_T_DROPPING_LUT_060_V0_Msk
#define 	ERC_T_DROPPING_LUT_060_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_060_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_060_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_060_V1 	ERC_T_DROPPING_LUT_060_V1_Msk
#define ERC_T_DROPPING_LUT_061 	(0x000064F4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_061_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_061_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_061_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_061_V0 	ERC_T_DROPPING_LUT_061_V0_Msk
#define 	ERC_T_DROPPING_LUT_061_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_061_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_061_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_061_V1 	ERC_T_DROPPING_LUT_061_V1_Msk
#define ERC_T_DROPPING_LUT_062 	(0x000064F8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_062_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_062_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_062_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_062_V0 	ERC_T_DROPPING_LUT_062_V0_Msk
#define 	ERC_T_DROPPING_LUT_062_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_062_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_062_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_062_V1 	ERC_T_DROPPING_LUT_062_V1_Msk
#define ERC_T_DROPPING_LUT_063 	(0x000064FCUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_063_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_063_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_063_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_063_V0 	ERC_T_DROPPING_LUT_063_V0_Msk
#define 	ERC_T_DROPPING_LUT_063_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_063_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_063_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_063_V1 	ERC_T_DROPPING_LUT_063_V1_Msk
#define ERC_T_DROPPING_LUT_064 	(0x00006500UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_064_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_064_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_064_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_064_V0 	ERC_T_DROPPING_LUT_064_V0_Msk
#define 	ERC_T_DROPPING_LUT_064_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_064_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_064_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_064_V1 	ERC_T_DROPPING_LUT_064_V1_Msk
#define ERC_T_DROPPING_LUT_065 	(0x00006504UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_065_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_065_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_065_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_065_V0 	ERC_T_DROPPING_LUT_065_V0_Msk
#define 	ERC_T_DROPPING_LUT_065_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_065_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_065_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_065_V1 	ERC_T_DROPPING_LUT_065_V1_Msk
#define ERC_T_DROPPING_LUT_066 	(0x00006508UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_066_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_066_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_066_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_066_V0 	ERC_T_DROPPING_LUT_066_V0_Msk
#define 	ERC_T_DROPPING_LUT_066_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_066_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_066_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_066_V1 	ERC_T_DROPPING_LUT_066_V1_Msk
#define ERC_T_DROPPING_LUT_067 	(0x0000650CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_067_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_067_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_067_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_067_V0 	ERC_T_DROPPING_LUT_067_V0_Msk
#define 	ERC_T_DROPPING_LUT_067_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_067_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_067_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_067_V1 	ERC_T_DROPPING_LUT_067_V1_Msk
#define ERC_T_DROPPING_LUT_068 	(0x00006510UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_068_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_068_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_068_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_068_V0 	ERC_T_DROPPING_LUT_068_V0_Msk
#define 	ERC_T_DROPPING_LUT_068_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_068_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_068_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_068_V1 	ERC_T_DROPPING_LUT_068_V1_Msk
#define ERC_T_DROPPING_LUT_069 	(0x00006514UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_069_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_069_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_069_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_069_V0 	ERC_T_DROPPING_LUT_069_V0_Msk
#define 	ERC_T_DROPPING_LUT_069_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_069_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_069_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_069_V1 	ERC_T_DROPPING_LUT_069_V1_Msk
#define ERC_T_DROPPING_LUT_070 	(0x00006518UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_070_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_070_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_070_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_070_V0 	ERC_T_DROPPING_LUT_070_V0_Msk
#define 	ERC_T_DROPPING_LUT_070_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_070_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_070_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_070_V1 	ERC_T_DROPPING_LUT_070_V1_Msk
#define ERC_T_DROPPING_LUT_071 	(0x0000651CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_071_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_071_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_071_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_071_V0 	ERC_T_DROPPING_LUT_071_V0_Msk
#define 	ERC_T_DROPPING_LUT_071_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_071_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_071_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_071_V1 	ERC_T_DROPPING_LUT_071_V1_Msk
#define ERC_T_DROPPING_LUT_072 	(0x00006520UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_072_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_072_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_072_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_072_V0 	ERC_T_DROPPING_LUT_072_V0_Msk
#define 	ERC_T_DROPPING_LUT_072_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_072_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_072_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_072_V1 	ERC_T_DROPPING_LUT_072_V1_Msk
#define ERC_T_DROPPING_LUT_073 	(0x00006524UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_073_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_073_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_073_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_073_V0 	ERC_T_DROPPING_LUT_073_V0_Msk
#define 	ERC_T_DROPPING_LUT_073_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_073_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_073_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_073_V1 	ERC_T_DROPPING_LUT_073_V1_Msk
#define ERC_T_DROPPING_LUT_074 	(0x00006528UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_074_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_074_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_074_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_074_V0 	ERC_T_DROPPING_LUT_074_V0_Msk
#define 	ERC_T_DROPPING_LUT_074_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_074_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_074_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_074_V1 	ERC_T_DROPPING_LUT_074_V1_Msk
#define ERC_T_DROPPING_LUT_075 	(0x0000652CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_075_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_075_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_075_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_075_V0 	ERC_T_DROPPING_LUT_075_V0_Msk
#define 	ERC_T_DROPPING_LUT_075_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_075_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_075_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_075_V1 	ERC_T_DROPPING_LUT_075_V1_Msk
#define ERC_T_DROPPING_LUT_076 	(0x00006530UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_076_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_076_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_076_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_076_V0 	ERC_T_DROPPING_LUT_076_V0_Msk
#define 	ERC_T_DROPPING_LUT_076_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_076_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_076_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_076_V1 	ERC_T_DROPPING_LUT_076_V1_Msk
#define ERC_T_DROPPING_LUT_077 	(0x00006534UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_077_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_077_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_077_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_077_V0 	ERC_T_DROPPING_LUT_077_V0_Msk
#define 	ERC_T_DROPPING_LUT_077_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_077_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_077_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_077_V1 	ERC_T_DROPPING_LUT_077_V1_Msk
#define ERC_T_DROPPING_LUT_078 	(0x00006538UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_078_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_078_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_078_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_078_V0 	ERC_T_DROPPING_LUT_078_V0_Msk
#define 	ERC_T_DROPPING_LUT_078_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_078_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_078_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_078_V1 	ERC_T_DROPPING_LUT_078_V1_Msk
#define ERC_T_DROPPING_LUT_079 	(0x0000653CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_079_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_079_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_079_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_079_V0 	ERC_T_DROPPING_LUT_079_V0_Msk
#define 	ERC_T_DROPPING_LUT_079_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_079_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_079_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_079_V1 	ERC_T_DROPPING_LUT_079_V1_Msk
#define ERC_T_DROPPING_LUT_080 	(0x00006540UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_080_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_080_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_080_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_080_V0 	ERC_T_DROPPING_LUT_080_V0_Msk
#define 	ERC_T_DROPPING_LUT_080_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_080_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_080_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_080_V1 	ERC_T_DROPPING_LUT_080_V1_Msk
#define ERC_T_DROPPING_LUT_081 	(0x00006544UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_081_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_081_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_081_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_081_V0 	ERC_T_DROPPING_LUT_081_V0_Msk
#define 	ERC_T_DROPPING_LUT_081_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_081_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_081_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_081_V1 	ERC_T_DROPPING_LUT_081_V1_Msk
#define ERC_T_DROPPING_LUT_082 	(0x00006548UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_082_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_082_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_082_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_082_V0 	ERC_T_DROPPING_LUT_082_V0_Msk
#define 	ERC_T_DROPPING_LUT_082_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_082_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_082_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_082_V1 	ERC_T_DROPPING_LUT_082_V1_Msk
#define ERC_T_DROPPING_LUT_083 	(0x0000654CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_083_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_083_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_083_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_083_V0 	ERC_T_DROPPING_LUT_083_V0_Msk
#define 	ERC_T_DROPPING_LUT_083_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_083_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_083_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_083_V1 	ERC_T_DROPPING_LUT_083_V1_Msk
#define ERC_T_DROPPING_LUT_084 	(0x00006550UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_084_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_084_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_084_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_084_V0 	ERC_T_DROPPING_LUT_084_V0_Msk
#define 	ERC_T_DROPPING_LUT_084_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_084_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_084_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_084_V1 	ERC_T_DROPPING_LUT_084_V1_Msk
#define ERC_T_DROPPING_LUT_085 	(0x00006554UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_085_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_085_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_085_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_085_V0 	ERC_T_DROPPING_LUT_085_V0_Msk
#define 	ERC_T_DROPPING_LUT_085_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_085_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_085_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_085_V1 	ERC_T_DROPPING_LUT_085_V1_Msk
#define ERC_T_DROPPING_LUT_086 	(0x00006558UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_086_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_086_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_086_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_086_V0 	ERC_T_DROPPING_LUT_086_V0_Msk
#define 	ERC_T_DROPPING_LUT_086_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_086_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_086_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_086_V1 	ERC_T_DROPPING_LUT_086_V1_Msk
#define ERC_T_DROPPING_LUT_087 	(0x0000655CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_087_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_087_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_087_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_087_V0 	ERC_T_DROPPING_LUT_087_V0_Msk
#define 	ERC_T_DROPPING_LUT_087_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_087_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_087_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_087_V1 	ERC_T_DROPPING_LUT_087_V1_Msk
#define ERC_T_DROPPING_LUT_088 	(0x00006560UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_088_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_088_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_088_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_088_V0 	ERC_T_DROPPING_LUT_088_V0_Msk
#define 	ERC_T_DROPPING_LUT_088_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_088_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_088_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_088_V1 	ERC_T_DROPPING_LUT_088_V1_Msk
#define ERC_T_DROPPING_LUT_089 	(0x00006564UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_089_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_089_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_089_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_089_V0 	ERC_T_DROPPING_LUT_089_V0_Msk
#define 	ERC_T_DROPPING_LUT_089_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_089_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_089_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_089_V1 	ERC_T_DROPPING_LUT_089_V1_Msk
#define ERC_T_DROPPING_LUT_090 	(0x00006568UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_090_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_090_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_090_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_090_V0 	ERC_T_DROPPING_LUT_090_V0_Msk
#define 	ERC_T_DROPPING_LUT_090_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_090_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_090_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_090_V1 	ERC_T_DROPPING_LUT_090_V1_Msk
#define ERC_T_DROPPING_LUT_091 	(0x0000656CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_091_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_091_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_091_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_091_V0 	ERC_T_DROPPING_LUT_091_V0_Msk
#define 	ERC_T_DROPPING_LUT_091_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_091_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_091_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_091_V1 	ERC_T_DROPPING_LUT_091_V1_Msk
#define ERC_T_DROPPING_LUT_092 	(0x00006570UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_092_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_092_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_092_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_092_V0 	ERC_T_DROPPING_LUT_092_V0_Msk
#define 	ERC_T_DROPPING_LUT_092_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_092_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_092_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_092_V1 	ERC_T_DROPPING_LUT_092_V1_Msk
#define ERC_T_DROPPING_LUT_093 	(0x00006574UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_093_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_093_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_093_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_093_V0 	ERC_T_DROPPING_LUT_093_V0_Msk
#define 	ERC_T_DROPPING_LUT_093_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_093_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_093_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_093_V1 	ERC_T_DROPPING_LUT_093_V1_Msk
#define ERC_T_DROPPING_LUT_094 	(0x00006578UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_094_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_094_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_094_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_094_V0 	ERC_T_DROPPING_LUT_094_V0_Msk
#define 	ERC_T_DROPPING_LUT_094_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_094_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_094_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_094_V1 	ERC_T_DROPPING_LUT_094_V1_Msk
#define ERC_T_DROPPING_LUT_095 	(0x0000657CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_095_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_095_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_095_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_095_V0 	ERC_T_DROPPING_LUT_095_V0_Msk
#define 	ERC_T_DROPPING_LUT_095_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_095_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_095_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_095_V1 	ERC_T_DROPPING_LUT_095_V1_Msk
#define ERC_T_DROPPING_LUT_096 	(0x00006580UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_096_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_096_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_096_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_096_V0 	ERC_T_DROPPING_LUT_096_V0_Msk
#define 	ERC_T_DROPPING_LUT_096_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_096_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_096_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_096_V1 	ERC_T_DROPPING_LUT_096_V1_Msk
#define ERC_T_DROPPING_LUT_097 	(0x00006584UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_097_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_097_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_097_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_097_V0 	ERC_T_DROPPING_LUT_097_V0_Msk
#define 	ERC_T_DROPPING_LUT_097_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_097_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_097_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_097_V1 	ERC_T_DROPPING_LUT_097_V1_Msk
#define ERC_T_DROPPING_LUT_098 	(0x00006588UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_098_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_098_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_098_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_098_V0 	ERC_T_DROPPING_LUT_098_V0_Msk
#define 	ERC_T_DROPPING_LUT_098_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_098_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_098_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_098_V1 	ERC_T_DROPPING_LUT_098_V1_Msk
#define ERC_T_DROPPING_LUT_099 	(0x0000658CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_099_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_099_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_099_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_099_V0 	ERC_T_DROPPING_LUT_099_V0_Msk
#define 	ERC_T_DROPPING_LUT_099_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_099_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_099_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_099_V1 	ERC_T_DROPPING_LUT_099_V1_Msk
#define ERC_T_DROPPING_LUT_100 	(0x00006590UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_100_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_100_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_100_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_100_V0 	ERC_T_DROPPING_LUT_100_V0_Msk
#define 	ERC_T_DROPPING_LUT_100_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_100_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_100_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_100_V1 	ERC_T_DROPPING_LUT_100_V1_Msk
#define ERC_T_DROPPING_LUT_101 	(0x00006594UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_101_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_101_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_101_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_101_V0 	ERC_T_DROPPING_LUT_101_V0_Msk
#define 	ERC_T_DROPPING_LUT_101_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_101_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_101_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_101_V1 	ERC_T_DROPPING_LUT_101_V1_Msk
#define ERC_T_DROPPING_LUT_102 	(0x00006598UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_102_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_102_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_102_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_102_V0 	ERC_T_DROPPING_LUT_102_V0_Msk
#define 	ERC_T_DROPPING_LUT_102_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_102_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_102_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_102_V1 	ERC_T_DROPPING_LUT_102_V1_Msk
#define ERC_T_DROPPING_LUT_103 	(0x0000659CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_103_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_103_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_103_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_103_V0 	ERC_T_DROPPING_LUT_103_V0_Msk
#define 	ERC_T_DROPPING_LUT_103_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_103_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_103_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_103_V1 	ERC_T_DROPPING_LUT_103_V1_Msk
#define ERC_T_DROPPING_LUT_104 	(0x000065A0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_104_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_104_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_104_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_104_V0 	ERC_T_DROPPING_LUT_104_V0_Msk
#define 	ERC_T_DROPPING_LUT_104_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_104_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_104_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_104_V1 	ERC_T_DROPPING_LUT_104_V1_Msk
#define ERC_T_DROPPING_LUT_105 	(0x000065A4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_105_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_105_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_105_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_105_V0 	ERC_T_DROPPING_LUT_105_V0_Msk
#define 	ERC_T_DROPPING_LUT_105_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_105_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_105_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_105_V1 	ERC_T_DROPPING_LUT_105_V1_Msk
#define ERC_T_DROPPING_LUT_106 	(0x000065A8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_106_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_106_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_106_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_106_V0 	ERC_T_DROPPING_LUT_106_V0_Msk
#define 	ERC_T_DROPPING_LUT_106_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_106_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_106_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_106_V1 	ERC_T_DROPPING_LUT_106_V1_Msk
#define ERC_T_DROPPING_LUT_107 	(0x000065ACUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_107_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_107_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_107_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_107_V0 	ERC_T_DROPPING_LUT_107_V0_Msk
#define 	ERC_T_DROPPING_LUT_107_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_107_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_107_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_107_V1 	ERC_T_DROPPING_LUT_107_V1_Msk
#define ERC_T_DROPPING_LUT_108 	(0x000065B0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_108_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_108_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_108_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_108_V0 	ERC_T_DROPPING_LUT_108_V0_Msk
#define 	ERC_T_DROPPING_LUT_108_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_108_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_108_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_108_V1 	ERC_T_DROPPING_LUT_108_V1_Msk
#define ERC_T_DROPPING_LUT_109 	(0x000065B4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_109_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_109_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_109_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_109_V0 	ERC_T_DROPPING_LUT_109_V0_Msk
#define 	ERC_T_DROPPING_LUT_109_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_109_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_109_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_109_V1 	ERC_T_DROPPING_LUT_109_V1_Msk
#define ERC_T_DROPPING_LUT_110 	(0x000065B8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_110_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_110_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_110_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_110_V0 	ERC_T_DROPPING_LUT_110_V0_Msk
#define 	ERC_T_DROPPING_LUT_110_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_110_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_110_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_110_V1 	ERC_T_DROPPING_LUT_110_V1_Msk
#define ERC_T_DROPPING_LUT_111 	(0x000065BCUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_111_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_111_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_111_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_111_V0 	ERC_T_DROPPING_LUT_111_V0_Msk
#define 	ERC_T_DROPPING_LUT_111_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_111_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_111_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_111_V1 	ERC_T_DROPPING_LUT_111_V1_Msk
#define ERC_T_DROPPING_LUT_112 	(0x000065C0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_112_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_112_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_112_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_112_V0 	ERC_T_DROPPING_LUT_112_V0_Msk
#define 	ERC_T_DROPPING_LUT_112_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_112_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_112_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_112_V1 	ERC_T_DROPPING_LUT_112_V1_Msk
#define ERC_T_DROPPING_LUT_113 	(0x000065C4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_113_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_113_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_113_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_113_V0 	ERC_T_DROPPING_LUT_113_V0_Msk
#define 	ERC_T_DROPPING_LUT_113_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_113_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_113_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_113_V1 	ERC_T_DROPPING_LUT_113_V1_Msk
#define ERC_T_DROPPING_LUT_114 	(0x000065C8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_114_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_114_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_114_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_114_V0 	ERC_T_DROPPING_LUT_114_V0_Msk
#define 	ERC_T_DROPPING_LUT_114_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_114_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_114_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_114_V1 	ERC_T_DROPPING_LUT_114_V1_Msk
#define ERC_T_DROPPING_LUT_115 	(0x000065CCUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_115_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_115_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_115_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_115_V0 	ERC_T_DROPPING_LUT_115_V0_Msk
#define 	ERC_T_DROPPING_LUT_115_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_115_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_115_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_115_V1 	ERC_T_DROPPING_LUT_115_V1_Msk
#define ERC_T_DROPPING_LUT_116 	(0x000065D0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_116_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_116_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_116_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_116_V0 	ERC_T_DROPPING_LUT_116_V0_Msk
#define 	ERC_T_DROPPING_LUT_116_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_116_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_116_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_116_V1 	ERC_T_DROPPING_LUT_116_V1_Msk
#define ERC_T_DROPPING_LUT_117 	(0x000065D4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_117_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_117_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_117_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_117_V0 	ERC_T_DROPPING_LUT_117_V0_Msk
#define 	ERC_T_DROPPING_LUT_117_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_117_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_117_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_117_V1 	ERC_T_DROPPING_LUT_117_V1_Msk
#define ERC_T_DROPPING_LUT_118 	(0x000065D8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_118_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_118_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_118_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_118_V0 	ERC_T_DROPPING_LUT_118_V0_Msk
#define 	ERC_T_DROPPING_LUT_118_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_118_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_118_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_118_V1 	ERC_T_DROPPING_LUT_118_V1_Msk
#define ERC_T_DROPPING_LUT_119 	(0x000065DCUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_119_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_119_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_119_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_119_V0 	ERC_T_DROPPING_LUT_119_V0_Msk
#define 	ERC_T_DROPPING_LUT_119_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_119_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_119_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_119_V1 	ERC_T_DROPPING_LUT_119_V1_Msk
#define ERC_T_DROPPING_LUT_120 	(0x000065E0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_120_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_120_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_120_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_120_V0 	ERC_T_DROPPING_LUT_120_V0_Msk
#define 	ERC_T_DROPPING_LUT_120_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_120_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_120_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_120_V1 	ERC_T_DROPPING_LUT_120_V1_Msk
#define ERC_T_DROPPING_LUT_121 	(0x000065E4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_121_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_121_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_121_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_121_V0 	ERC_T_DROPPING_LUT_121_V0_Msk
#define 	ERC_T_DROPPING_LUT_121_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_121_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_121_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_121_V1 	ERC_T_DROPPING_LUT_121_V1_Msk
#define ERC_T_DROPPING_LUT_122 	(0x000065E8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_122_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_122_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_122_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_122_V0 	ERC_T_DROPPING_LUT_122_V0_Msk
#define 	ERC_T_DROPPING_LUT_122_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_122_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_122_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_122_V1 	ERC_T_DROPPING_LUT_122_V1_Msk
#define ERC_T_DROPPING_LUT_123 	(0x000065ECUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_123_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_123_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_123_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_123_V0 	ERC_T_DROPPING_LUT_123_V0_Msk
#define 	ERC_T_DROPPING_LUT_123_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_123_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_123_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_123_V1 	ERC_T_DROPPING_LUT_123_V1_Msk
#define ERC_T_DROPPING_LUT_124 	(0x000065F0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_124_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_124_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_124_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_124_V0 	ERC_T_DROPPING_LUT_124_V0_Msk
#define 	ERC_T_DROPPING_LUT_124_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_124_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_124_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_124_V1 	ERC_T_DROPPING_LUT_124_V1_Msk
#define ERC_T_DROPPING_LUT_125 	(0x000065F4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_125_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_125_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_125_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_125_V0 	ERC_T_DROPPING_LUT_125_V0_Msk
#define 	ERC_T_DROPPING_LUT_125_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_125_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_125_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_125_V1 	ERC_T_DROPPING_LUT_125_V1_Msk
#define ERC_T_DROPPING_LUT_126 	(0x000065F8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_126_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_126_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_126_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_126_V0 	ERC_T_DROPPING_LUT_126_V0_Msk
#define 	ERC_T_DROPPING_LUT_126_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_126_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_126_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_126_V1 	ERC_T_DROPPING_LUT_126_V1_Msk
#define ERC_T_DROPPING_LUT_127 	(0x000065FCUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_127_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_127_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_127_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_127_V0 	ERC_T_DROPPING_LUT_127_V0_Msk
#define 	ERC_T_DROPPING_LUT_127_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_127_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_127_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_127_V1 	ERC_T_DROPPING_LUT_127_V1_Msk
#define ERC_T_DROPPING_LUT_128 	(0x00006600UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_128_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_128_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_128_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_128_V0 	ERC_T_DROPPING_LUT_128_V0_Msk
#define 	ERC_T_DROPPING_LUT_128_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_128_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_128_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_128_V1 	ERC_T_DROPPING_LUT_128_V1_Msk
#define ERC_T_DROPPING_LUT_129 	(0x00006604UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_129_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_129_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_129_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_129_V0 	ERC_T_DROPPING_LUT_129_V0_Msk
#define 	ERC_T_DROPPING_LUT_129_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_129_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_129_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_129_V1 	ERC_T_DROPPING_LUT_129_V1_Msk
#define ERC_T_DROPPING_LUT_130 	(0x00006608UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_130_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_130_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_130_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_130_V0 	ERC_T_DROPPING_LUT_130_V0_Msk
#define 	ERC_T_DROPPING_LUT_130_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_130_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_130_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_130_V1 	ERC_T_DROPPING_LUT_130_V1_Msk
#define ERC_T_DROPPING_LUT_131 	(0x0000660CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_131_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_131_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_131_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_131_V0 	ERC_T_DROPPING_LUT_131_V0_Msk
#define 	ERC_T_DROPPING_LUT_131_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_131_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_131_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_131_V1 	ERC_T_DROPPING_LUT_131_V1_Msk
#define ERC_T_DROPPING_LUT_132 	(0x00006610UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_132_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_132_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_132_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_132_V0 	ERC_T_DROPPING_LUT_132_V0_Msk
#define 	ERC_T_DROPPING_LUT_132_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_132_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_132_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_132_V1 	ERC_T_DROPPING_LUT_132_V1_Msk
#define ERC_T_DROPPING_LUT_133 	(0x00006614UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_133_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_133_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_133_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_133_V0 	ERC_T_DROPPING_LUT_133_V0_Msk
#define 	ERC_T_DROPPING_LUT_133_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_133_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_133_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_133_V1 	ERC_T_DROPPING_LUT_133_V1_Msk
#define ERC_T_DROPPING_LUT_134 	(0x00006618UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_134_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_134_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_134_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_134_V0 	ERC_T_DROPPING_LUT_134_V0_Msk
#define 	ERC_T_DROPPING_LUT_134_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_134_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_134_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_134_V1 	ERC_T_DROPPING_LUT_134_V1_Msk
#define ERC_T_DROPPING_LUT_135 	(0x0000661CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_135_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_135_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_135_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_135_V0 	ERC_T_DROPPING_LUT_135_V0_Msk
#define 	ERC_T_DROPPING_LUT_135_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_135_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_135_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_135_V1 	ERC_T_DROPPING_LUT_135_V1_Msk
#define ERC_T_DROPPING_LUT_136 	(0x00006620UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_136_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_136_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_136_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_136_V0 	ERC_T_DROPPING_LUT_136_V0_Msk
#define 	ERC_T_DROPPING_LUT_136_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_136_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_136_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_136_V1 	ERC_T_DROPPING_LUT_136_V1_Msk
#define ERC_T_DROPPING_LUT_137 	(0x00006624UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_137_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_137_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_137_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_137_V0 	ERC_T_DROPPING_LUT_137_V0_Msk
#define 	ERC_T_DROPPING_LUT_137_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_137_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_137_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_137_V1 	ERC_T_DROPPING_LUT_137_V1_Msk
#define ERC_T_DROPPING_LUT_138 	(0x00006628UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_138_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_138_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_138_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_138_V0 	ERC_T_DROPPING_LUT_138_V0_Msk
#define 	ERC_T_DROPPING_LUT_138_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_138_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_138_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_138_V1 	ERC_T_DROPPING_LUT_138_V1_Msk
#define ERC_T_DROPPING_LUT_139 	(0x0000662CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_139_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_139_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_139_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_139_V0 	ERC_T_DROPPING_LUT_139_V0_Msk
#define 	ERC_T_DROPPING_LUT_139_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_139_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_139_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_139_V1 	ERC_T_DROPPING_LUT_139_V1_Msk
#define ERC_T_DROPPING_LUT_140 	(0x00006630UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_140_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_140_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_140_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_140_V0 	ERC_T_DROPPING_LUT_140_V0_Msk
#define 	ERC_T_DROPPING_LUT_140_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_140_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_140_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_140_V1 	ERC_T_DROPPING_LUT_140_V1_Msk
#define ERC_T_DROPPING_LUT_141 	(0x00006634UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_141_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_141_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_141_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_141_V0 	ERC_T_DROPPING_LUT_141_V0_Msk
#define 	ERC_T_DROPPING_LUT_141_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_141_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_141_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_141_V1 	ERC_T_DROPPING_LUT_141_V1_Msk
#define ERC_T_DROPPING_LUT_142 	(0x00006638UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_142_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_142_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_142_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_142_V0 	ERC_T_DROPPING_LUT_142_V0_Msk
#define 	ERC_T_DROPPING_LUT_142_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_142_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_142_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_142_V1 	ERC_T_DROPPING_LUT_142_V1_Msk
#define ERC_T_DROPPING_LUT_143 	(0x0000663CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_143_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_143_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_143_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_143_V0 	ERC_T_DROPPING_LUT_143_V0_Msk
#define 	ERC_T_DROPPING_LUT_143_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_143_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_143_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_143_V1 	ERC_T_DROPPING_LUT_143_V1_Msk
#define ERC_T_DROPPING_LUT_144 	(0x00006640UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_144_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_144_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_144_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_144_V0 	ERC_T_DROPPING_LUT_144_V0_Msk
#define 	ERC_T_DROPPING_LUT_144_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_144_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_144_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_144_V1 	ERC_T_DROPPING_LUT_144_V1_Msk
#define ERC_T_DROPPING_LUT_145 	(0x00006644UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_145_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_145_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_145_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_145_V0 	ERC_T_DROPPING_LUT_145_V0_Msk
#define 	ERC_T_DROPPING_LUT_145_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_145_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_145_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_145_V1 	ERC_T_DROPPING_LUT_145_V1_Msk
#define ERC_T_DROPPING_LUT_146 	(0x00006648UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_146_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_146_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_146_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_146_V0 	ERC_T_DROPPING_LUT_146_V0_Msk
#define 	ERC_T_DROPPING_LUT_146_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_146_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_146_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_146_V1 	ERC_T_DROPPING_LUT_146_V1_Msk
#define ERC_T_DROPPING_LUT_147 	(0x0000664CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_147_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_147_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_147_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_147_V0 	ERC_T_DROPPING_LUT_147_V0_Msk
#define 	ERC_T_DROPPING_LUT_147_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_147_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_147_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_147_V1 	ERC_T_DROPPING_LUT_147_V1_Msk
#define ERC_T_DROPPING_LUT_148 	(0x00006650UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_148_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_148_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_148_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_148_V0 	ERC_T_DROPPING_LUT_148_V0_Msk
#define 	ERC_T_DROPPING_LUT_148_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_148_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_148_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_148_V1 	ERC_T_DROPPING_LUT_148_V1_Msk
#define ERC_T_DROPPING_LUT_149 	(0x00006654UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_149_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_149_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_149_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_149_V0 	ERC_T_DROPPING_LUT_149_V0_Msk
#define 	ERC_T_DROPPING_LUT_149_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_149_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_149_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_149_V1 	ERC_T_DROPPING_LUT_149_V1_Msk
#define ERC_T_DROPPING_LUT_150 	(0x00006658UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_150_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_150_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_150_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_150_V0 	ERC_T_DROPPING_LUT_150_V0_Msk
#define 	ERC_T_DROPPING_LUT_150_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_150_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_150_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_150_V1 	ERC_T_DROPPING_LUT_150_V1_Msk
#define ERC_T_DROPPING_LUT_151 	(0x0000665CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_151_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_151_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_151_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_151_V0 	ERC_T_DROPPING_LUT_151_V0_Msk
#define 	ERC_T_DROPPING_LUT_151_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_151_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_151_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_151_V1 	ERC_T_DROPPING_LUT_151_V1_Msk
#define ERC_T_DROPPING_LUT_152 	(0x00006660UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_152_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_152_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_152_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_152_V0 	ERC_T_DROPPING_LUT_152_V0_Msk
#define 	ERC_T_DROPPING_LUT_152_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_152_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_152_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_152_V1 	ERC_T_DROPPING_LUT_152_V1_Msk
#define ERC_T_DROPPING_LUT_153 	(0x00006664UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_153_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_153_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_153_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_153_V0 	ERC_T_DROPPING_LUT_153_V0_Msk
#define 	ERC_T_DROPPING_LUT_153_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_153_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_153_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_153_V1 	ERC_T_DROPPING_LUT_153_V1_Msk
#define ERC_T_DROPPING_LUT_154 	(0x00006668UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_154_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_154_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_154_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_154_V0 	ERC_T_DROPPING_LUT_154_V0_Msk
#define 	ERC_T_DROPPING_LUT_154_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_154_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_154_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_154_V1 	ERC_T_DROPPING_LUT_154_V1_Msk
#define ERC_T_DROPPING_LUT_155 	(0x0000666CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_155_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_155_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_155_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_155_V0 	ERC_T_DROPPING_LUT_155_V0_Msk
#define 	ERC_T_DROPPING_LUT_155_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_155_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_155_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_155_V1 	ERC_T_DROPPING_LUT_155_V1_Msk
#define ERC_T_DROPPING_LUT_156 	(0x00006670UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_156_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_156_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_156_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_156_V0 	ERC_T_DROPPING_LUT_156_V0_Msk
#define 	ERC_T_DROPPING_LUT_156_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_156_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_156_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_156_V1 	ERC_T_DROPPING_LUT_156_V1_Msk
#define ERC_T_DROPPING_LUT_157 	(0x00006674UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_157_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_157_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_157_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_157_V0 	ERC_T_DROPPING_LUT_157_V0_Msk
#define 	ERC_T_DROPPING_LUT_157_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_157_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_157_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_157_V1 	ERC_T_DROPPING_LUT_157_V1_Msk
#define ERC_T_DROPPING_LUT_158 	(0x00006678UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_158_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_158_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_158_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_158_V0 	ERC_T_DROPPING_LUT_158_V0_Msk
#define 	ERC_T_DROPPING_LUT_158_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_158_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_158_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_158_V1 	ERC_T_DROPPING_LUT_158_V1_Msk
#define ERC_T_DROPPING_LUT_159 	(0x0000667CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_159_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_159_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_159_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_159_V0 	ERC_T_DROPPING_LUT_159_V0_Msk
#define 	ERC_T_DROPPING_LUT_159_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_159_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_159_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_159_V1 	ERC_T_DROPPING_LUT_159_V1_Msk
#define ERC_T_DROPPING_LUT_160 	(0x00006680UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_160_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_160_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_160_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_160_V0 	ERC_T_DROPPING_LUT_160_V0_Msk
#define 	ERC_T_DROPPING_LUT_160_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_160_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_160_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_160_V1 	ERC_T_DROPPING_LUT_160_V1_Msk
#define ERC_T_DROPPING_LUT_161 	(0x00006684UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_161_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_161_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_161_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_161_V0 	ERC_T_DROPPING_LUT_161_V0_Msk
#define 	ERC_T_DROPPING_LUT_161_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_161_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_161_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_161_V1 	ERC_T_DROPPING_LUT_161_V1_Msk
#define ERC_T_DROPPING_LUT_162 	(0x00006688UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_162_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_162_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_162_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_162_V0 	ERC_T_DROPPING_LUT_162_V0_Msk
#define 	ERC_T_DROPPING_LUT_162_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_162_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_162_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_162_V1 	ERC_T_DROPPING_LUT_162_V1_Msk
#define ERC_T_DROPPING_LUT_163 	(0x0000668CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_163_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_163_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_163_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_163_V0 	ERC_T_DROPPING_LUT_163_V0_Msk
#define 	ERC_T_DROPPING_LUT_163_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_163_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_163_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_163_V1 	ERC_T_DROPPING_LUT_163_V1_Msk
#define ERC_T_DROPPING_LUT_164 	(0x00006690UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_164_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_164_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_164_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_164_V0 	ERC_T_DROPPING_LUT_164_V0_Msk
#define 	ERC_T_DROPPING_LUT_164_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_164_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_164_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_164_V1 	ERC_T_DROPPING_LUT_164_V1_Msk
#define ERC_T_DROPPING_LUT_165 	(0x00006694UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_165_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_165_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_165_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_165_V0 	ERC_T_DROPPING_LUT_165_V0_Msk
#define 	ERC_T_DROPPING_LUT_165_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_165_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_165_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_165_V1 	ERC_T_DROPPING_LUT_165_V1_Msk
#define ERC_T_DROPPING_LUT_166 	(0x00006698UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_166_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_166_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_166_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_166_V0 	ERC_T_DROPPING_LUT_166_V0_Msk
#define 	ERC_T_DROPPING_LUT_166_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_166_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_166_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_166_V1 	ERC_T_DROPPING_LUT_166_V1_Msk
#define ERC_T_DROPPING_LUT_167 	(0x0000669CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_167_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_167_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_167_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_167_V0 	ERC_T_DROPPING_LUT_167_V0_Msk
#define 	ERC_T_DROPPING_LUT_167_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_167_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_167_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_167_V1 	ERC_T_DROPPING_LUT_167_V1_Msk
#define ERC_T_DROPPING_LUT_168 	(0x000066A0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_168_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_168_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_168_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_168_V0 	ERC_T_DROPPING_LUT_168_V0_Msk
#define 	ERC_T_DROPPING_LUT_168_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_168_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_168_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_168_V1 	ERC_T_DROPPING_LUT_168_V1_Msk
#define ERC_T_DROPPING_LUT_169 	(0x000066A4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_169_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_169_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_169_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_169_V0 	ERC_T_DROPPING_LUT_169_V0_Msk
#define 	ERC_T_DROPPING_LUT_169_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_169_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_169_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_169_V1 	ERC_T_DROPPING_LUT_169_V1_Msk
#define ERC_T_DROPPING_LUT_170 	(0x000066A8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_170_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_170_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_170_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_170_V0 	ERC_T_DROPPING_LUT_170_V0_Msk
#define 	ERC_T_DROPPING_LUT_170_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_170_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_170_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_170_V1 	ERC_T_DROPPING_LUT_170_V1_Msk
#define ERC_T_DROPPING_LUT_171 	(0x000066ACUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_171_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_171_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_171_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_171_V0 	ERC_T_DROPPING_LUT_171_V0_Msk
#define 	ERC_T_DROPPING_LUT_171_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_171_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_171_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_171_V1 	ERC_T_DROPPING_LUT_171_V1_Msk
#define ERC_T_DROPPING_LUT_172 	(0x000066B0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_172_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_172_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_172_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_172_V0 	ERC_T_DROPPING_LUT_172_V0_Msk
#define 	ERC_T_DROPPING_LUT_172_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_172_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_172_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_172_V1 	ERC_T_DROPPING_LUT_172_V1_Msk
#define ERC_T_DROPPING_LUT_173 	(0x000066B4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_173_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_173_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_173_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_173_V0 	ERC_T_DROPPING_LUT_173_V0_Msk
#define 	ERC_T_DROPPING_LUT_173_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_173_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_173_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_173_V1 	ERC_T_DROPPING_LUT_173_V1_Msk
#define ERC_T_DROPPING_LUT_174 	(0x000066B8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_174_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_174_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_174_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_174_V0 	ERC_T_DROPPING_LUT_174_V0_Msk
#define 	ERC_T_DROPPING_LUT_174_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_174_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_174_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_174_V1 	ERC_T_DROPPING_LUT_174_V1_Msk
#define ERC_T_DROPPING_LUT_175 	(0x000066BCUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_175_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_175_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_175_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_175_V0 	ERC_T_DROPPING_LUT_175_V0_Msk
#define 	ERC_T_DROPPING_LUT_175_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_175_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_175_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_175_V1 	ERC_T_DROPPING_LUT_175_V1_Msk
#define ERC_T_DROPPING_LUT_176 	(0x000066C0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_176_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_176_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_176_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_176_V0 	ERC_T_DROPPING_LUT_176_V0_Msk
#define 	ERC_T_DROPPING_LUT_176_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_176_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_176_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_176_V1 	ERC_T_DROPPING_LUT_176_V1_Msk
#define ERC_T_DROPPING_LUT_177 	(0x000066C4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_177_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_177_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_177_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_177_V0 	ERC_T_DROPPING_LUT_177_V0_Msk
#define 	ERC_T_DROPPING_LUT_177_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_177_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_177_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_177_V1 	ERC_T_DROPPING_LUT_177_V1_Msk
#define ERC_T_DROPPING_LUT_178 	(0x000066C8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_178_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_178_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_178_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_178_V0 	ERC_T_DROPPING_LUT_178_V0_Msk
#define 	ERC_T_DROPPING_LUT_178_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_178_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_178_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_178_V1 	ERC_T_DROPPING_LUT_178_V1_Msk
#define ERC_T_DROPPING_LUT_179 	(0x000066CCUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_179_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_179_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_179_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_179_V0 	ERC_T_DROPPING_LUT_179_V0_Msk
#define 	ERC_T_DROPPING_LUT_179_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_179_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_179_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_179_V1 	ERC_T_DROPPING_LUT_179_V1_Msk
#define ERC_T_DROPPING_LUT_180 	(0x000066D0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_180_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_180_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_180_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_180_V0 	ERC_T_DROPPING_LUT_180_V0_Msk
#define 	ERC_T_DROPPING_LUT_180_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_180_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_180_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_180_V1 	ERC_T_DROPPING_LUT_180_V1_Msk
#define ERC_T_DROPPING_LUT_181 	(0x000066D4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_181_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_181_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_181_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_181_V0 	ERC_T_DROPPING_LUT_181_V0_Msk
#define 	ERC_T_DROPPING_LUT_181_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_181_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_181_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_181_V1 	ERC_T_DROPPING_LUT_181_V1_Msk
#define ERC_T_DROPPING_LUT_182 	(0x000066D8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_182_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_182_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_182_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_182_V0 	ERC_T_DROPPING_LUT_182_V0_Msk
#define 	ERC_T_DROPPING_LUT_182_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_182_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_182_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_182_V1 	ERC_T_DROPPING_LUT_182_V1_Msk
#define ERC_T_DROPPING_LUT_183 	(0x000066DCUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_183_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_183_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_183_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_183_V0 	ERC_T_DROPPING_LUT_183_V0_Msk
#define 	ERC_T_DROPPING_LUT_183_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_183_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_183_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_183_V1 	ERC_T_DROPPING_LUT_183_V1_Msk
#define ERC_T_DROPPING_LUT_184 	(0x000066E0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_184_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_184_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_184_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_184_V0 	ERC_T_DROPPING_LUT_184_V0_Msk
#define 	ERC_T_DROPPING_LUT_184_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_184_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_184_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_184_V1 	ERC_T_DROPPING_LUT_184_V1_Msk
#define ERC_T_DROPPING_LUT_185 	(0x000066E4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_185_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_185_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_185_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_185_V0 	ERC_T_DROPPING_LUT_185_V0_Msk
#define 	ERC_T_DROPPING_LUT_185_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_185_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_185_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_185_V1 	ERC_T_DROPPING_LUT_185_V1_Msk
#define ERC_T_DROPPING_LUT_186 	(0x000066E8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_186_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_186_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_186_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_186_V0 	ERC_T_DROPPING_LUT_186_V0_Msk
#define 	ERC_T_DROPPING_LUT_186_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_186_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_186_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_186_V1 	ERC_T_DROPPING_LUT_186_V1_Msk
#define ERC_T_DROPPING_LUT_187 	(0x000066ECUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_187_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_187_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_187_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_187_V0 	ERC_T_DROPPING_LUT_187_V0_Msk
#define 	ERC_T_DROPPING_LUT_187_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_187_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_187_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_187_V1 	ERC_T_DROPPING_LUT_187_V1_Msk
#define ERC_T_DROPPING_LUT_188 	(0x000066F0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_188_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_188_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_188_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_188_V0 	ERC_T_DROPPING_LUT_188_V0_Msk
#define 	ERC_T_DROPPING_LUT_188_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_188_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_188_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_188_V1 	ERC_T_DROPPING_LUT_188_V1_Msk
#define ERC_T_DROPPING_LUT_189 	(0x000066F4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_189_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_189_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_189_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_189_V0 	ERC_T_DROPPING_LUT_189_V0_Msk
#define 	ERC_T_DROPPING_LUT_189_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_189_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_189_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_189_V1 	ERC_T_DROPPING_LUT_189_V1_Msk
#define ERC_T_DROPPING_LUT_190 	(0x000066F8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_190_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_190_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_190_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_190_V0 	ERC_T_DROPPING_LUT_190_V0_Msk
#define 	ERC_T_DROPPING_LUT_190_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_190_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_190_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_190_V1 	ERC_T_DROPPING_LUT_190_V1_Msk
#define ERC_T_DROPPING_LUT_191 	(0x000066FCUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_191_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_191_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_191_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_191_V0 	ERC_T_DROPPING_LUT_191_V0_Msk
#define 	ERC_T_DROPPING_LUT_191_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_191_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_191_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_191_V1 	ERC_T_DROPPING_LUT_191_V1_Msk
#define ERC_T_DROPPING_LUT_192 	(0x00006700UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_192_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_192_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_192_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_192_V0 	ERC_T_DROPPING_LUT_192_V0_Msk
#define 	ERC_T_DROPPING_LUT_192_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_192_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_192_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_192_V1 	ERC_T_DROPPING_LUT_192_V1_Msk
#define ERC_T_DROPPING_LUT_193 	(0x00006704UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_193_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_193_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_193_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_193_V0 	ERC_T_DROPPING_LUT_193_V0_Msk
#define 	ERC_T_DROPPING_LUT_193_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_193_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_193_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_193_V1 	ERC_T_DROPPING_LUT_193_V1_Msk
#define ERC_T_DROPPING_LUT_194 	(0x00006708UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_194_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_194_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_194_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_194_V0 	ERC_T_DROPPING_LUT_194_V0_Msk
#define 	ERC_T_DROPPING_LUT_194_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_194_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_194_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_194_V1 	ERC_T_DROPPING_LUT_194_V1_Msk
#define ERC_T_DROPPING_LUT_195 	(0x0000670CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_195_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_195_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_195_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_195_V0 	ERC_T_DROPPING_LUT_195_V0_Msk
#define 	ERC_T_DROPPING_LUT_195_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_195_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_195_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_195_V1 	ERC_T_DROPPING_LUT_195_V1_Msk
#define ERC_T_DROPPING_LUT_196 	(0x00006710UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_196_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_196_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_196_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_196_V0 	ERC_T_DROPPING_LUT_196_V0_Msk
#define 	ERC_T_DROPPING_LUT_196_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_196_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_196_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_196_V1 	ERC_T_DROPPING_LUT_196_V1_Msk
#define ERC_T_DROPPING_LUT_197 	(0x00006714UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_197_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_197_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_197_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_197_V0 	ERC_T_DROPPING_LUT_197_V0_Msk
#define 	ERC_T_DROPPING_LUT_197_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_197_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_197_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_197_V1 	ERC_T_DROPPING_LUT_197_V1_Msk
#define ERC_T_DROPPING_LUT_198 	(0x00006718UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_198_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_198_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_198_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_198_V0 	ERC_T_DROPPING_LUT_198_V0_Msk
#define 	ERC_T_DROPPING_LUT_198_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_198_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_198_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_198_V1 	ERC_T_DROPPING_LUT_198_V1_Msk
#define ERC_T_DROPPING_LUT_199 	(0x0000671CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_199_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_199_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_199_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_199_V0 	ERC_T_DROPPING_LUT_199_V0_Msk
#define 	ERC_T_DROPPING_LUT_199_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_199_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_199_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_199_V1 	ERC_T_DROPPING_LUT_199_V1_Msk
#define ERC_T_DROPPING_LUT_200 	(0x00006720UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_200_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_200_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_200_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_200_V0 	ERC_T_DROPPING_LUT_200_V0_Msk
#define 	ERC_T_DROPPING_LUT_200_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_200_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_200_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_200_V1 	ERC_T_DROPPING_LUT_200_V1_Msk
#define ERC_T_DROPPING_LUT_201 	(0x00006724UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_201_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_201_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_201_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_201_V0 	ERC_T_DROPPING_LUT_201_V0_Msk
#define 	ERC_T_DROPPING_LUT_201_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_201_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_201_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_201_V1 	ERC_T_DROPPING_LUT_201_V1_Msk
#define ERC_T_DROPPING_LUT_202 	(0x00006728UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_202_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_202_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_202_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_202_V0 	ERC_T_DROPPING_LUT_202_V0_Msk
#define 	ERC_T_DROPPING_LUT_202_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_202_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_202_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_202_V1 	ERC_T_DROPPING_LUT_202_V1_Msk
#define ERC_T_DROPPING_LUT_203 	(0x0000672CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_203_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_203_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_203_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_203_V0 	ERC_T_DROPPING_LUT_203_V0_Msk
#define 	ERC_T_DROPPING_LUT_203_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_203_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_203_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_203_V1 	ERC_T_DROPPING_LUT_203_V1_Msk
#define ERC_T_DROPPING_LUT_204 	(0x00006730UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_204_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_204_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_204_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_204_V0 	ERC_T_DROPPING_LUT_204_V0_Msk
#define 	ERC_T_DROPPING_LUT_204_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_204_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_204_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_204_V1 	ERC_T_DROPPING_LUT_204_V1_Msk
#define ERC_T_DROPPING_LUT_205 	(0x00006734UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_205_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_205_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_205_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_205_V0 	ERC_T_DROPPING_LUT_205_V0_Msk
#define 	ERC_T_DROPPING_LUT_205_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_205_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_205_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_205_V1 	ERC_T_DROPPING_LUT_205_V1_Msk
#define ERC_T_DROPPING_LUT_206 	(0x00006738UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_206_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_206_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_206_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_206_V0 	ERC_T_DROPPING_LUT_206_V0_Msk
#define 	ERC_T_DROPPING_LUT_206_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_206_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_206_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_206_V1 	ERC_T_DROPPING_LUT_206_V1_Msk
#define ERC_T_DROPPING_LUT_207 	(0x0000673CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_207_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_207_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_207_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_207_V0 	ERC_T_DROPPING_LUT_207_V0_Msk
#define 	ERC_T_DROPPING_LUT_207_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_207_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_207_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_207_V1 	ERC_T_DROPPING_LUT_207_V1_Msk
#define ERC_T_DROPPING_LUT_208 	(0x00006740UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_208_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_208_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_208_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_208_V0 	ERC_T_DROPPING_LUT_208_V0_Msk
#define 	ERC_T_DROPPING_LUT_208_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_208_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_208_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_208_V1 	ERC_T_DROPPING_LUT_208_V1_Msk
#define ERC_T_DROPPING_LUT_209 	(0x00006744UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_209_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_209_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_209_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_209_V0 	ERC_T_DROPPING_LUT_209_V0_Msk
#define 	ERC_T_DROPPING_LUT_209_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_209_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_209_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_209_V1 	ERC_T_DROPPING_LUT_209_V1_Msk
#define ERC_T_DROPPING_LUT_210 	(0x00006748UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_210_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_210_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_210_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_210_V0 	ERC_T_DROPPING_LUT_210_V0_Msk
#define 	ERC_T_DROPPING_LUT_210_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_210_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_210_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_210_V1 	ERC_T_DROPPING_LUT_210_V1_Msk
#define ERC_T_DROPPING_LUT_211 	(0x0000674CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_211_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_211_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_211_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_211_V0 	ERC_T_DROPPING_LUT_211_V0_Msk
#define 	ERC_T_DROPPING_LUT_211_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_211_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_211_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_211_V1 	ERC_T_DROPPING_LUT_211_V1_Msk
#define ERC_T_DROPPING_LUT_212 	(0x00006750UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_212_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_212_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_212_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_212_V0 	ERC_T_DROPPING_LUT_212_V0_Msk
#define 	ERC_T_DROPPING_LUT_212_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_212_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_212_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_212_V1 	ERC_T_DROPPING_LUT_212_V1_Msk
#define ERC_T_DROPPING_LUT_213 	(0x00006754UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_213_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_213_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_213_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_213_V0 	ERC_T_DROPPING_LUT_213_V0_Msk
#define 	ERC_T_DROPPING_LUT_213_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_213_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_213_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_213_V1 	ERC_T_DROPPING_LUT_213_V1_Msk
#define ERC_T_DROPPING_LUT_214 	(0x00006758UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_214_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_214_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_214_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_214_V0 	ERC_T_DROPPING_LUT_214_V0_Msk
#define 	ERC_T_DROPPING_LUT_214_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_214_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_214_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_214_V1 	ERC_T_DROPPING_LUT_214_V1_Msk
#define ERC_T_DROPPING_LUT_215 	(0x0000675CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_215_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_215_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_215_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_215_V0 	ERC_T_DROPPING_LUT_215_V0_Msk
#define 	ERC_T_DROPPING_LUT_215_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_215_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_215_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_215_V1 	ERC_T_DROPPING_LUT_215_V1_Msk
#define ERC_T_DROPPING_LUT_216 	(0x00006760UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_216_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_216_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_216_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_216_V0 	ERC_T_DROPPING_LUT_216_V0_Msk
#define 	ERC_T_DROPPING_LUT_216_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_216_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_216_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_216_V1 	ERC_T_DROPPING_LUT_216_V1_Msk
#define ERC_T_DROPPING_LUT_217 	(0x00006764UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_217_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_217_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_217_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_217_V0 	ERC_T_DROPPING_LUT_217_V0_Msk
#define 	ERC_T_DROPPING_LUT_217_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_217_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_217_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_217_V1 	ERC_T_DROPPING_LUT_217_V1_Msk
#define ERC_T_DROPPING_LUT_218 	(0x00006768UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_218_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_218_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_218_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_218_V0 	ERC_T_DROPPING_LUT_218_V0_Msk
#define 	ERC_T_DROPPING_LUT_218_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_218_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_218_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_218_V1 	ERC_T_DROPPING_LUT_218_V1_Msk
#define ERC_T_DROPPING_LUT_219 	(0x0000676CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_219_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_219_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_219_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_219_V0 	ERC_T_DROPPING_LUT_219_V0_Msk
#define 	ERC_T_DROPPING_LUT_219_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_219_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_219_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_219_V1 	ERC_T_DROPPING_LUT_219_V1_Msk
#define ERC_T_DROPPING_LUT_220 	(0x00006770UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_220_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_220_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_220_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_220_V0 	ERC_T_DROPPING_LUT_220_V0_Msk
#define 	ERC_T_DROPPING_LUT_220_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_220_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_220_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_220_V1 	ERC_T_DROPPING_LUT_220_V1_Msk
#define ERC_T_DROPPING_LUT_221 	(0x00006774UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_221_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_221_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_221_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_221_V0 	ERC_T_DROPPING_LUT_221_V0_Msk
#define 	ERC_T_DROPPING_LUT_221_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_221_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_221_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_221_V1 	ERC_T_DROPPING_LUT_221_V1_Msk
#define ERC_T_DROPPING_LUT_222 	(0x00006778UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_222_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_222_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_222_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_222_V0 	ERC_T_DROPPING_LUT_222_V0_Msk
#define 	ERC_T_DROPPING_LUT_222_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_222_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_222_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_222_V1 	ERC_T_DROPPING_LUT_222_V1_Msk
#define ERC_T_DROPPING_LUT_223 	(0x0000677CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_223_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_223_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_223_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_223_V0 	ERC_T_DROPPING_LUT_223_V0_Msk
#define 	ERC_T_DROPPING_LUT_223_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_223_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_223_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_223_V1 	ERC_T_DROPPING_LUT_223_V1_Msk
#define ERC_T_DROPPING_LUT_224 	(0x00006780UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_224_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_224_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_224_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_224_V0 	ERC_T_DROPPING_LUT_224_V0_Msk
#define 	ERC_T_DROPPING_LUT_224_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_224_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_224_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_224_V1 	ERC_T_DROPPING_LUT_224_V1_Msk
#define ERC_T_DROPPING_LUT_225 	(0x00006784UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_225_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_225_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_225_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_225_V0 	ERC_T_DROPPING_LUT_225_V0_Msk
#define 	ERC_T_DROPPING_LUT_225_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_225_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_225_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_225_V1 	ERC_T_DROPPING_LUT_225_V1_Msk
#define ERC_T_DROPPING_LUT_226 	(0x00006788UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_226_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_226_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_226_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_226_V0 	ERC_T_DROPPING_LUT_226_V0_Msk
#define 	ERC_T_DROPPING_LUT_226_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_226_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_226_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_226_V1 	ERC_T_DROPPING_LUT_226_V1_Msk
#define ERC_T_DROPPING_LUT_227 	(0x0000678CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_227_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_227_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_227_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_227_V0 	ERC_T_DROPPING_LUT_227_V0_Msk
#define 	ERC_T_DROPPING_LUT_227_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_227_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_227_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_227_V1 	ERC_T_DROPPING_LUT_227_V1_Msk
#define ERC_T_DROPPING_LUT_228 	(0x00006790UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_228_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_228_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_228_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_228_V0 	ERC_T_DROPPING_LUT_228_V0_Msk
#define 	ERC_T_DROPPING_LUT_228_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_228_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_228_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_228_V1 	ERC_T_DROPPING_LUT_228_V1_Msk
#define ERC_T_DROPPING_LUT_229 	(0x00006794UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_229_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_229_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_229_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_229_V0 	ERC_T_DROPPING_LUT_229_V0_Msk
#define 	ERC_T_DROPPING_LUT_229_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_229_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_229_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_229_V1 	ERC_T_DROPPING_LUT_229_V1_Msk
#define ERC_T_DROPPING_LUT_230 	(0x00006798UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_230_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_230_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_230_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_230_V0 	ERC_T_DROPPING_LUT_230_V0_Msk
#define 	ERC_T_DROPPING_LUT_230_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_230_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_230_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_230_V1 	ERC_T_DROPPING_LUT_230_V1_Msk
#define ERC_T_DROPPING_LUT_231 	(0x0000679CUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_231_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_231_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_231_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_231_V0 	ERC_T_DROPPING_LUT_231_V0_Msk
#define 	ERC_T_DROPPING_LUT_231_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_231_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_231_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_231_V1 	ERC_T_DROPPING_LUT_231_V1_Msk
#define ERC_T_DROPPING_LUT_232 	(0x000067A0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_232_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_232_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_232_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_232_V0 	ERC_T_DROPPING_LUT_232_V0_Msk
#define 	ERC_T_DROPPING_LUT_232_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_232_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_232_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_232_V1 	ERC_T_DROPPING_LUT_232_V1_Msk
#define ERC_T_DROPPING_LUT_233 	(0x000067A4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_233_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_233_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_233_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_233_V0 	ERC_T_DROPPING_LUT_233_V0_Msk
#define 	ERC_T_DROPPING_LUT_233_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_233_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_233_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_233_V1 	ERC_T_DROPPING_LUT_233_V1_Msk
#define ERC_T_DROPPING_LUT_234 	(0x000067A8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_234_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_234_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_234_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_234_V0 	ERC_T_DROPPING_LUT_234_V0_Msk
#define 	ERC_T_DROPPING_LUT_234_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_234_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_234_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_234_V1 	ERC_T_DROPPING_LUT_234_V1_Msk
#define ERC_T_DROPPING_LUT_235 	(0x000067ACUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_235_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_235_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_235_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_235_V0 	ERC_T_DROPPING_LUT_235_V0_Msk
#define 	ERC_T_DROPPING_LUT_235_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_235_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_235_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_235_V1 	ERC_T_DROPPING_LUT_235_V1_Msk
#define ERC_T_DROPPING_LUT_236 	(0x000067B0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_236_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_236_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_236_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_236_V0 	ERC_T_DROPPING_LUT_236_V0_Msk
#define 	ERC_T_DROPPING_LUT_236_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_236_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_236_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_236_V1 	ERC_T_DROPPING_LUT_236_V1_Msk
#define ERC_T_DROPPING_LUT_237 	(0x000067B4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_237_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_237_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_237_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_237_V0 	ERC_T_DROPPING_LUT_237_V0_Msk
#define 	ERC_T_DROPPING_LUT_237_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_237_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_237_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_237_V1 	ERC_T_DROPPING_LUT_237_V1_Msk
#define ERC_T_DROPPING_LUT_238 	(0x000067B8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_238_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_238_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_238_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_238_V0 	ERC_T_DROPPING_LUT_238_V0_Msk
#define 	ERC_T_DROPPING_LUT_238_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_238_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_238_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_238_V1 	ERC_T_DROPPING_LUT_238_V1_Msk
#define ERC_T_DROPPING_LUT_239 	(0x000067BCUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_239_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_239_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_239_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_239_V0 	ERC_T_DROPPING_LUT_239_V0_Msk
#define 	ERC_T_DROPPING_LUT_239_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_239_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_239_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_239_V1 	ERC_T_DROPPING_LUT_239_V1_Msk
#define ERC_T_DROPPING_LUT_240 	(0x000067C0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_240_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_240_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_240_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_240_V0 	ERC_T_DROPPING_LUT_240_V0_Msk
#define 	ERC_T_DROPPING_LUT_240_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_240_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_240_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_240_V1 	ERC_T_DROPPING_LUT_240_V1_Msk
#define ERC_T_DROPPING_LUT_241 	(0x000067C4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_241_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_241_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_241_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_241_V0 	ERC_T_DROPPING_LUT_241_V0_Msk
#define 	ERC_T_DROPPING_LUT_241_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_241_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_241_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_241_V1 	ERC_T_DROPPING_LUT_241_V1_Msk
#define ERC_T_DROPPING_LUT_242 	(0x000067C8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_242_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_242_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_242_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_242_V0 	ERC_T_DROPPING_LUT_242_V0_Msk
#define 	ERC_T_DROPPING_LUT_242_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_242_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_242_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_242_V1 	ERC_T_DROPPING_LUT_242_V1_Msk
#define ERC_T_DROPPING_LUT_243 	(0x000067CCUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_243_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_243_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_243_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_243_V0 	ERC_T_DROPPING_LUT_243_V0_Msk
#define 	ERC_T_DROPPING_LUT_243_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_243_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_243_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_243_V1 	ERC_T_DROPPING_LUT_243_V1_Msk
#define ERC_T_DROPPING_LUT_244 	(0x000067D0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_244_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_244_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_244_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_244_V0 	ERC_T_DROPPING_LUT_244_V0_Msk
#define 	ERC_T_DROPPING_LUT_244_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_244_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_244_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_244_V1 	ERC_T_DROPPING_LUT_244_V1_Msk
#define ERC_T_DROPPING_LUT_245 	(0x000067D4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_245_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_245_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_245_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_245_V0 	ERC_T_DROPPING_LUT_245_V0_Msk
#define 	ERC_T_DROPPING_LUT_245_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_245_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_245_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_245_V1 	ERC_T_DROPPING_LUT_245_V1_Msk
#define ERC_T_DROPPING_LUT_246 	(0x000067D8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_246_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_246_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_246_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_246_V0 	ERC_T_DROPPING_LUT_246_V0_Msk
#define 	ERC_T_DROPPING_LUT_246_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_246_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_246_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_246_V1 	ERC_T_DROPPING_LUT_246_V1_Msk
#define ERC_T_DROPPING_LUT_247 	(0x000067DCUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_247_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_247_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_247_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_247_V0 	ERC_T_DROPPING_LUT_247_V0_Msk
#define 	ERC_T_DROPPING_LUT_247_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_247_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_247_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_247_V1 	ERC_T_DROPPING_LUT_247_V1_Msk
#define ERC_T_DROPPING_LUT_248 	(0x000067E0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_248_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_248_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_248_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_248_V0 	ERC_T_DROPPING_LUT_248_V0_Msk
#define 	ERC_T_DROPPING_LUT_248_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_248_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_248_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_248_V1 	ERC_T_DROPPING_LUT_248_V1_Msk
#define ERC_T_DROPPING_LUT_249 	(0x000067E4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_249_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_249_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_249_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_249_V0 	ERC_T_DROPPING_LUT_249_V0_Msk
#define 	ERC_T_DROPPING_LUT_249_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_249_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_249_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_249_V1 	ERC_T_DROPPING_LUT_249_V1_Msk
#define ERC_T_DROPPING_LUT_250 	(0x000067E8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_250_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_250_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_250_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_250_V0 	ERC_T_DROPPING_LUT_250_V0_Msk
#define 	ERC_T_DROPPING_LUT_250_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_250_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_250_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_250_V1 	ERC_T_DROPPING_LUT_250_V1_Msk
#define ERC_T_DROPPING_LUT_251 	(0x000067ECUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_251_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_251_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_251_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_251_V0 	ERC_T_DROPPING_LUT_251_V0_Msk
#define 	ERC_T_DROPPING_LUT_251_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_251_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_251_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_251_V1 	ERC_T_DROPPING_LUT_251_V1_Msk
#define ERC_T_DROPPING_LUT_252 	(0x000067F0UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_252_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_252_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_252_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_252_V0 	ERC_T_DROPPING_LUT_252_V0_Msk
#define 	ERC_T_DROPPING_LUT_252_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_252_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_252_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_252_V1 	ERC_T_DROPPING_LUT_252_V1_Msk
#define ERC_T_DROPPING_LUT_253 	(0x000067F4UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_253_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_253_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_253_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_253_V0 	ERC_T_DROPPING_LUT_253_V0_Msk
#define 	ERC_T_DROPPING_LUT_253_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_253_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_253_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_253_V1 	ERC_T_DROPPING_LUT_253_V1_Msk
#define ERC_T_DROPPING_LUT_254 	(0x000067F8UL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_254_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_254_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_254_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_254_V0 	ERC_T_DROPPING_LUT_254_V0_Msk
#define 	ERC_T_DROPPING_LUT_254_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_254_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_254_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_254_V1 	ERC_T_DROPPING_LUT_254_V1_Msk
#define ERC_T_DROPPING_LUT_255 	(0x000067FCUL) 	/*<!  */
#define 	ERC_T_DROPPING_LUT_255_V0_Pos 	(0x0U)
#define 	ERC_T_DROPPING_LUT_255_V0_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_255_V0_Pos) 	/*!< 0x000001FF */
#define 	ERC_T_DROPPING_LUT_255_V0 	ERC_T_DROPPING_LUT_255_V0_Msk
#define 	ERC_T_DROPPING_LUT_255_V1_Pos 	(0x10U)
#define 	ERC_T_DROPPING_LUT_255_V1_Msk 	(0x1FFUL << ERC_T_DROPPING_LUT_255_V1_Pos) 	/*!< 0x01FF0000 */
#define 	ERC_T_DROPPING_LUT_255_V1 	ERC_T_DROPPING_LUT_255_V1_Msk
#define ERC_PONG_DROP_INTLEVEL_000 	(0x00006800UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PONG_DROP_INTLEVEL_000_V0_Pos 	(0x0U)
#define 	ERC_PONG_DROP_INTLEVEL_000_V0_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_000_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PONG_DROP_INTLEVEL_000_V0 	ERC_PONG_DROP_INTLEVEL_000_V0_Msk
#define 	ERC_PONG_DROP_INTLEVEL_000_V1_Pos 	(0x4U)
#define 	ERC_PONG_DROP_INTLEVEL_000_V1_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_000_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PONG_DROP_INTLEVEL_000_V1 	ERC_PONG_DROP_INTLEVEL_000_V1_Msk
#define 	ERC_PONG_DROP_INTLEVEL_000_V2_Pos 	(0x8U)
#define 	ERC_PONG_DROP_INTLEVEL_000_V2_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_000_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PONG_DROP_INTLEVEL_000_V2 	ERC_PONG_DROP_INTLEVEL_000_V2_Msk
#define 	ERC_PONG_DROP_INTLEVEL_000_V3_Pos 	(0xCU)
#define 	ERC_PONG_DROP_INTLEVEL_000_V3_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_000_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PONG_DROP_INTLEVEL_000_V3 	ERC_PONG_DROP_INTLEVEL_000_V3_Msk
#define 	ERC_PONG_DROP_INTLEVEL_000_V4_Pos 	(0x10U)
#define 	ERC_PONG_DROP_INTLEVEL_000_V4_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_000_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PONG_DROP_INTLEVEL_000_V4 	ERC_PONG_DROP_INTLEVEL_000_V4_Msk
#define ERC_PING_DROP_INTLEVEL_000 	(0x00006800UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PING_DROP_INTLEVEL_000_V0_Pos 	(0x0U)
#define 	ERC_PING_DROP_INTLEVEL_000_V0_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_000_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PING_DROP_INTLEVEL_000_V0 	ERC_PING_DROP_INTLEVEL_000_V0_Msk
#define 	ERC_PING_DROP_INTLEVEL_000_V1_Pos 	(0x4U)
#define 	ERC_PING_DROP_INTLEVEL_000_V1_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_000_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PING_DROP_INTLEVEL_000_V1 	ERC_PING_DROP_INTLEVEL_000_V1_Msk
#define 	ERC_PING_DROP_INTLEVEL_000_V2_Pos 	(0x8U)
#define 	ERC_PING_DROP_INTLEVEL_000_V2_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_000_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PING_DROP_INTLEVEL_000_V2 	ERC_PING_DROP_INTLEVEL_000_V2_Msk
#define 	ERC_PING_DROP_INTLEVEL_000_V3_Pos 	(0xCU)
#define 	ERC_PING_DROP_INTLEVEL_000_V3_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_000_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PING_DROP_INTLEVEL_000_V3 	ERC_PING_DROP_INTLEVEL_000_V3_Msk
#define 	ERC_PING_DROP_INTLEVEL_000_V4_Pos 	(0x10U)
#define 	ERC_PING_DROP_INTLEVEL_000_V4_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_000_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PING_DROP_INTLEVEL_000_V4 	ERC_PING_DROP_INTLEVEL_000_V4_Msk
#define ERC_PONG_DROP_INTLEVEL_001 	(0x00006804UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PONG_DROP_INTLEVEL_001_V0_Pos 	(0x0U)
#define 	ERC_PONG_DROP_INTLEVEL_001_V0_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_001_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PONG_DROP_INTLEVEL_001_V0 	ERC_PONG_DROP_INTLEVEL_001_V0_Msk
#define 	ERC_PONG_DROP_INTLEVEL_001_V1_Pos 	(0x4U)
#define 	ERC_PONG_DROP_INTLEVEL_001_V1_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_001_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PONG_DROP_INTLEVEL_001_V1 	ERC_PONG_DROP_INTLEVEL_001_V1_Msk
#define 	ERC_PONG_DROP_INTLEVEL_001_V2_Pos 	(0x8U)
#define 	ERC_PONG_DROP_INTLEVEL_001_V2_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_001_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PONG_DROP_INTLEVEL_001_V2 	ERC_PONG_DROP_INTLEVEL_001_V2_Msk
#define 	ERC_PONG_DROP_INTLEVEL_001_V3_Pos 	(0xCU)
#define 	ERC_PONG_DROP_INTLEVEL_001_V3_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_001_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PONG_DROP_INTLEVEL_001_V3 	ERC_PONG_DROP_INTLEVEL_001_V3_Msk
#define 	ERC_PONG_DROP_INTLEVEL_001_V4_Pos 	(0x10U)
#define 	ERC_PONG_DROP_INTLEVEL_001_V4_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_001_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PONG_DROP_INTLEVEL_001_V4 	ERC_PONG_DROP_INTLEVEL_001_V4_Msk
#define ERC_PING_DROP_INTLEVEL_001 	(0x00006804UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PING_DROP_INTLEVEL_001_V0_Pos 	(0x0U)
#define 	ERC_PING_DROP_INTLEVEL_001_V0_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_001_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PING_DROP_INTLEVEL_001_V0 	ERC_PING_DROP_INTLEVEL_001_V0_Msk
#define 	ERC_PING_DROP_INTLEVEL_001_V1_Pos 	(0x4U)
#define 	ERC_PING_DROP_INTLEVEL_001_V1_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_001_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PING_DROP_INTLEVEL_001_V1 	ERC_PING_DROP_INTLEVEL_001_V1_Msk
#define 	ERC_PING_DROP_INTLEVEL_001_V2_Pos 	(0x8U)
#define 	ERC_PING_DROP_INTLEVEL_001_V2_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_001_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PING_DROP_INTLEVEL_001_V2 	ERC_PING_DROP_INTLEVEL_001_V2_Msk
#define 	ERC_PING_DROP_INTLEVEL_001_V3_Pos 	(0xCU)
#define 	ERC_PING_DROP_INTLEVEL_001_V3_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_001_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PING_DROP_INTLEVEL_001_V3 	ERC_PING_DROP_INTLEVEL_001_V3_Msk
#define 	ERC_PING_DROP_INTLEVEL_001_V4_Pos 	(0x10U)
#define 	ERC_PING_DROP_INTLEVEL_001_V4_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_001_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PING_DROP_INTLEVEL_001_V4 	ERC_PING_DROP_INTLEVEL_001_V4_Msk
#define ERC_PONG_DROP_INTLEVEL_002 	(0x00006808UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PONG_DROP_INTLEVEL_002_V0_Pos 	(0x0U)
#define 	ERC_PONG_DROP_INTLEVEL_002_V0_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_002_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PONG_DROP_INTLEVEL_002_V0 	ERC_PONG_DROP_INTLEVEL_002_V0_Msk
#define 	ERC_PONG_DROP_INTLEVEL_002_V1_Pos 	(0x4U)
#define 	ERC_PONG_DROP_INTLEVEL_002_V1_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_002_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PONG_DROP_INTLEVEL_002_V1 	ERC_PONG_DROP_INTLEVEL_002_V1_Msk
#define 	ERC_PONG_DROP_INTLEVEL_002_V2_Pos 	(0x8U)
#define 	ERC_PONG_DROP_INTLEVEL_002_V2_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_002_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PONG_DROP_INTLEVEL_002_V2 	ERC_PONG_DROP_INTLEVEL_002_V2_Msk
#define 	ERC_PONG_DROP_INTLEVEL_002_V3_Pos 	(0xCU)
#define 	ERC_PONG_DROP_INTLEVEL_002_V3_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_002_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PONG_DROP_INTLEVEL_002_V3 	ERC_PONG_DROP_INTLEVEL_002_V3_Msk
#define 	ERC_PONG_DROP_INTLEVEL_002_V4_Pos 	(0x10U)
#define 	ERC_PONG_DROP_INTLEVEL_002_V4_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_002_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PONG_DROP_INTLEVEL_002_V4 	ERC_PONG_DROP_INTLEVEL_002_V4_Msk
#define ERC_PING_DROP_INTLEVEL_002 	(0x00006808UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PING_DROP_INTLEVEL_002_V0_Pos 	(0x0U)
#define 	ERC_PING_DROP_INTLEVEL_002_V0_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_002_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PING_DROP_INTLEVEL_002_V0 	ERC_PING_DROP_INTLEVEL_002_V0_Msk
#define 	ERC_PING_DROP_INTLEVEL_002_V1_Pos 	(0x4U)
#define 	ERC_PING_DROP_INTLEVEL_002_V1_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_002_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PING_DROP_INTLEVEL_002_V1 	ERC_PING_DROP_INTLEVEL_002_V1_Msk
#define 	ERC_PING_DROP_INTLEVEL_002_V2_Pos 	(0x8U)
#define 	ERC_PING_DROP_INTLEVEL_002_V2_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_002_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PING_DROP_INTLEVEL_002_V2 	ERC_PING_DROP_INTLEVEL_002_V2_Msk
#define 	ERC_PING_DROP_INTLEVEL_002_V3_Pos 	(0xCU)
#define 	ERC_PING_DROP_INTLEVEL_002_V3_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_002_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PING_DROP_INTLEVEL_002_V3 	ERC_PING_DROP_INTLEVEL_002_V3_Msk
#define 	ERC_PING_DROP_INTLEVEL_002_V4_Pos 	(0x10U)
#define 	ERC_PING_DROP_INTLEVEL_002_V4_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_002_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PING_DROP_INTLEVEL_002_V4 	ERC_PING_DROP_INTLEVEL_002_V4_Msk
#define ERC_PONG_DROP_INTLEVEL_003 	(0x0000680CUL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PONG_DROP_INTLEVEL_003_V0_Pos 	(0x0U)
#define 	ERC_PONG_DROP_INTLEVEL_003_V0_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_003_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PONG_DROP_INTLEVEL_003_V0 	ERC_PONG_DROP_INTLEVEL_003_V0_Msk
#define 	ERC_PONG_DROP_INTLEVEL_003_V1_Pos 	(0x4U)
#define 	ERC_PONG_DROP_INTLEVEL_003_V1_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_003_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PONG_DROP_INTLEVEL_003_V1 	ERC_PONG_DROP_INTLEVEL_003_V1_Msk
#define 	ERC_PONG_DROP_INTLEVEL_003_V2_Pos 	(0x8U)
#define 	ERC_PONG_DROP_INTLEVEL_003_V2_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_003_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PONG_DROP_INTLEVEL_003_V2 	ERC_PONG_DROP_INTLEVEL_003_V2_Msk
#define 	ERC_PONG_DROP_INTLEVEL_003_V3_Pos 	(0xCU)
#define 	ERC_PONG_DROP_INTLEVEL_003_V3_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_003_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PONG_DROP_INTLEVEL_003_V3 	ERC_PONG_DROP_INTLEVEL_003_V3_Msk
#define 	ERC_PONG_DROP_INTLEVEL_003_V4_Pos 	(0x10U)
#define 	ERC_PONG_DROP_INTLEVEL_003_V4_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_003_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PONG_DROP_INTLEVEL_003_V4 	ERC_PONG_DROP_INTLEVEL_003_V4_Msk
#define ERC_PING_DROP_INTLEVEL_003 	(0x0000680CUL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PING_DROP_INTLEVEL_003_V0_Pos 	(0x0U)
#define 	ERC_PING_DROP_INTLEVEL_003_V0_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_003_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PING_DROP_INTLEVEL_003_V0 	ERC_PING_DROP_INTLEVEL_003_V0_Msk
#define 	ERC_PING_DROP_INTLEVEL_003_V1_Pos 	(0x4U)
#define 	ERC_PING_DROP_INTLEVEL_003_V1_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_003_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PING_DROP_INTLEVEL_003_V1 	ERC_PING_DROP_INTLEVEL_003_V1_Msk
#define 	ERC_PING_DROP_INTLEVEL_003_V2_Pos 	(0x8U)
#define 	ERC_PING_DROP_INTLEVEL_003_V2_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_003_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PING_DROP_INTLEVEL_003_V2 	ERC_PING_DROP_INTLEVEL_003_V2_Msk
#define 	ERC_PING_DROP_INTLEVEL_003_V3_Pos 	(0xCU)
#define 	ERC_PING_DROP_INTLEVEL_003_V3_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_003_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PING_DROP_INTLEVEL_003_V3 	ERC_PING_DROP_INTLEVEL_003_V3_Msk
#define 	ERC_PING_DROP_INTLEVEL_003_V4_Pos 	(0x10U)
#define 	ERC_PING_DROP_INTLEVEL_003_V4_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_003_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PING_DROP_INTLEVEL_003_V4 	ERC_PING_DROP_INTLEVEL_003_V4_Msk
#define ERC_PONG_DROP_INTLEVEL_004 	(0x00006810UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PONG_DROP_INTLEVEL_004_V0_Pos 	(0x0U)
#define 	ERC_PONG_DROP_INTLEVEL_004_V0_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_004_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PONG_DROP_INTLEVEL_004_V0 	ERC_PONG_DROP_INTLEVEL_004_V0_Msk
#define 	ERC_PONG_DROP_INTLEVEL_004_V1_Pos 	(0x4U)
#define 	ERC_PONG_DROP_INTLEVEL_004_V1_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_004_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PONG_DROP_INTLEVEL_004_V1 	ERC_PONG_DROP_INTLEVEL_004_V1_Msk
#define 	ERC_PONG_DROP_INTLEVEL_004_V2_Pos 	(0x8U)
#define 	ERC_PONG_DROP_INTLEVEL_004_V2_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_004_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PONG_DROP_INTLEVEL_004_V2 	ERC_PONG_DROP_INTLEVEL_004_V2_Msk
#define 	ERC_PONG_DROP_INTLEVEL_004_V3_Pos 	(0xCU)
#define 	ERC_PONG_DROP_INTLEVEL_004_V3_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_004_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PONG_DROP_INTLEVEL_004_V3 	ERC_PONG_DROP_INTLEVEL_004_V3_Msk
#define 	ERC_PONG_DROP_INTLEVEL_004_V4_Pos 	(0x10U)
#define 	ERC_PONG_DROP_INTLEVEL_004_V4_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_004_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PONG_DROP_INTLEVEL_004_V4 	ERC_PONG_DROP_INTLEVEL_004_V4_Msk
#define ERC_PING_DROP_INTLEVEL_004 	(0x00006810UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PING_DROP_INTLEVEL_004_V0_Pos 	(0x0U)
#define 	ERC_PING_DROP_INTLEVEL_004_V0_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_004_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PING_DROP_INTLEVEL_004_V0 	ERC_PING_DROP_INTLEVEL_004_V0_Msk
#define 	ERC_PING_DROP_INTLEVEL_004_V1_Pos 	(0x4U)
#define 	ERC_PING_DROP_INTLEVEL_004_V1_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_004_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PING_DROP_INTLEVEL_004_V1 	ERC_PING_DROP_INTLEVEL_004_V1_Msk
#define 	ERC_PING_DROP_INTLEVEL_004_V2_Pos 	(0x8U)
#define 	ERC_PING_DROP_INTLEVEL_004_V2_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_004_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PING_DROP_INTLEVEL_004_V2 	ERC_PING_DROP_INTLEVEL_004_V2_Msk
#define 	ERC_PING_DROP_INTLEVEL_004_V3_Pos 	(0xCU)
#define 	ERC_PING_DROP_INTLEVEL_004_V3_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_004_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PING_DROP_INTLEVEL_004_V3 	ERC_PING_DROP_INTLEVEL_004_V3_Msk
#define 	ERC_PING_DROP_INTLEVEL_004_V4_Pos 	(0x10U)
#define 	ERC_PING_DROP_INTLEVEL_004_V4_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_004_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PING_DROP_INTLEVEL_004_V4 	ERC_PING_DROP_INTLEVEL_004_V4_Msk
#define ERC_PONG_DROP_INTLEVEL_005 	(0x00006814UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PONG_DROP_INTLEVEL_005_V0_Pos 	(0x0U)
#define 	ERC_PONG_DROP_INTLEVEL_005_V0_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_005_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PONG_DROP_INTLEVEL_005_V0 	ERC_PONG_DROP_INTLEVEL_005_V0_Msk
#define 	ERC_PONG_DROP_INTLEVEL_005_V1_Pos 	(0x4U)
#define 	ERC_PONG_DROP_INTLEVEL_005_V1_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_005_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PONG_DROP_INTLEVEL_005_V1 	ERC_PONG_DROP_INTLEVEL_005_V1_Msk
#define 	ERC_PONG_DROP_INTLEVEL_005_V2_Pos 	(0x8U)
#define 	ERC_PONG_DROP_INTLEVEL_005_V2_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_005_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PONG_DROP_INTLEVEL_005_V2 	ERC_PONG_DROP_INTLEVEL_005_V2_Msk
#define 	ERC_PONG_DROP_INTLEVEL_005_V3_Pos 	(0xCU)
#define 	ERC_PONG_DROP_INTLEVEL_005_V3_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_005_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PONG_DROP_INTLEVEL_005_V3 	ERC_PONG_DROP_INTLEVEL_005_V3_Msk
#define 	ERC_PONG_DROP_INTLEVEL_005_V4_Pos 	(0x10U)
#define 	ERC_PONG_DROP_INTLEVEL_005_V4_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_005_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PONG_DROP_INTLEVEL_005_V4 	ERC_PONG_DROP_INTLEVEL_005_V4_Msk
#define ERC_PING_DROP_INTLEVEL_005 	(0x00006814UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PING_DROP_INTLEVEL_005_V0_Pos 	(0x0U)
#define 	ERC_PING_DROP_INTLEVEL_005_V0_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_005_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PING_DROP_INTLEVEL_005_V0 	ERC_PING_DROP_INTLEVEL_005_V0_Msk
#define 	ERC_PING_DROP_INTLEVEL_005_V1_Pos 	(0x4U)
#define 	ERC_PING_DROP_INTLEVEL_005_V1_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_005_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PING_DROP_INTLEVEL_005_V1 	ERC_PING_DROP_INTLEVEL_005_V1_Msk
#define 	ERC_PING_DROP_INTLEVEL_005_V2_Pos 	(0x8U)
#define 	ERC_PING_DROP_INTLEVEL_005_V2_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_005_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PING_DROP_INTLEVEL_005_V2 	ERC_PING_DROP_INTLEVEL_005_V2_Msk
#define 	ERC_PING_DROP_INTLEVEL_005_V3_Pos 	(0xCU)
#define 	ERC_PING_DROP_INTLEVEL_005_V3_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_005_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PING_DROP_INTLEVEL_005_V3 	ERC_PING_DROP_INTLEVEL_005_V3_Msk
#define 	ERC_PING_DROP_INTLEVEL_005_V4_Pos 	(0x10U)
#define 	ERC_PING_DROP_INTLEVEL_005_V4_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_005_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PING_DROP_INTLEVEL_005_V4 	ERC_PING_DROP_INTLEVEL_005_V4_Msk
#define ERC_PONG_DROP_INTLEVEL_006 	(0x00006818UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PONG_DROP_INTLEVEL_006_V0_Pos 	(0x0U)
#define 	ERC_PONG_DROP_INTLEVEL_006_V0_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_006_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PONG_DROP_INTLEVEL_006_V0 	ERC_PONG_DROP_INTLEVEL_006_V0_Msk
#define 	ERC_PONG_DROP_INTLEVEL_006_V1_Pos 	(0x4U)
#define 	ERC_PONG_DROP_INTLEVEL_006_V1_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_006_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PONG_DROP_INTLEVEL_006_V1 	ERC_PONG_DROP_INTLEVEL_006_V1_Msk
#define 	ERC_PONG_DROP_INTLEVEL_006_V2_Pos 	(0x8U)
#define 	ERC_PONG_DROP_INTLEVEL_006_V2_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_006_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PONG_DROP_INTLEVEL_006_V2 	ERC_PONG_DROP_INTLEVEL_006_V2_Msk
#define 	ERC_PONG_DROP_INTLEVEL_006_V3_Pos 	(0xCU)
#define 	ERC_PONG_DROP_INTLEVEL_006_V3_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_006_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PONG_DROP_INTLEVEL_006_V3 	ERC_PONG_DROP_INTLEVEL_006_V3_Msk
#define 	ERC_PONG_DROP_INTLEVEL_006_V4_Pos 	(0x10U)
#define 	ERC_PONG_DROP_INTLEVEL_006_V4_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_006_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PONG_DROP_INTLEVEL_006_V4 	ERC_PONG_DROP_INTLEVEL_006_V4_Msk
#define ERC_PING_DROP_INTLEVEL_006 	(0x00006818UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PING_DROP_INTLEVEL_006_V0_Pos 	(0x0U)
#define 	ERC_PING_DROP_INTLEVEL_006_V0_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_006_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PING_DROP_INTLEVEL_006_V0 	ERC_PING_DROP_INTLEVEL_006_V0_Msk
#define 	ERC_PING_DROP_INTLEVEL_006_V1_Pos 	(0x4U)
#define 	ERC_PING_DROP_INTLEVEL_006_V1_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_006_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PING_DROP_INTLEVEL_006_V1 	ERC_PING_DROP_INTLEVEL_006_V1_Msk
#define 	ERC_PING_DROP_INTLEVEL_006_V2_Pos 	(0x8U)
#define 	ERC_PING_DROP_INTLEVEL_006_V2_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_006_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PING_DROP_INTLEVEL_006_V2 	ERC_PING_DROP_INTLEVEL_006_V2_Msk
#define 	ERC_PING_DROP_INTLEVEL_006_V3_Pos 	(0xCU)
#define 	ERC_PING_DROP_INTLEVEL_006_V3_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_006_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PING_DROP_INTLEVEL_006_V3 	ERC_PING_DROP_INTLEVEL_006_V3_Msk
#define 	ERC_PING_DROP_INTLEVEL_006_V4_Pos 	(0x10U)
#define 	ERC_PING_DROP_INTLEVEL_006_V4_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_006_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PING_DROP_INTLEVEL_006_V4 	ERC_PING_DROP_INTLEVEL_006_V4_Msk
#define ERC_PONG_DROP_INTLEVEL_007 	(0x0000681CUL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PONG_DROP_INTLEVEL_007_V0_Pos 	(0x0U)
#define 	ERC_PONG_DROP_INTLEVEL_007_V0_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_007_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PONG_DROP_INTLEVEL_007_V0 	ERC_PONG_DROP_INTLEVEL_007_V0_Msk
#define 	ERC_PONG_DROP_INTLEVEL_007_V1_Pos 	(0x4U)
#define 	ERC_PONG_DROP_INTLEVEL_007_V1_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_007_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PONG_DROP_INTLEVEL_007_V1 	ERC_PONG_DROP_INTLEVEL_007_V1_Msk
#define 	ERC_PONG_DROP_INTLEVEL_007_V2_Pos 	(0x8U)
#define 	ERC_PONG_DROP_INTLEVEL_007_V2_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_007_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PONG_DROP_INTLEVEL_007_V2 	ERC_PONG_DROP_INTLEVEL_007_V2_Msk
#define 	ERC_PONG_DROP_INTLEVEL_007_V3_Pos 	(0xCU)
#define 	ERC_PONG_DROP_INTLEVEL_007_V3_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_007_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PONG_DROP_INTLEVEL_007_V3 	ERC_PONG_DROP_INTLEVEL_007_V3_Msk
#define 	ERC_PONG_DROP_INTLEVEL_007_V4_Pos 	(0x10U)
#define 	ERC_PONG_DROP_INTLEVEL_007_V4_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_007_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PONG_DROP_INTLEVEL_007_V4 	ERC_PONG_DROP_INTLEVEL_007_V4_Msk
#define ERC_PING_DROP_INTLEVEL_007 	(0x0000681CUL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PING_DROP_INTLEVEL_007_V0_Pos 	(0x0U)
#define 	ERC_PING_DROP_INTLEVEL_007_V0_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_007_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PING_DROP_INTLEVEL_007_V0 	ERC_PING_DROP_INTLEVEL_007_V0_Msk
#define 	ERC_PING_DROP_INTLEVEL_007_V1_Pos 	(0x4U)
#define 	ERC_PING_DROP_INTLEVEL_007_V1_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_007_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PING_DROP_INTLEVEL_007_V1 	ERC_PING_DROP_INTLEVEL_007_V1_Msk
#define 	ERC_PING_DROP_INTLEVEL_007_V2_Pos 	(0x8U)
#define 	ERC_PING_DROP_INTLEVEL_007_V2_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_007_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PING_DROP_INTLEVEL_007_V2 	ERC_PING_DROP_INTLEVEL_007_V2_Msk
#define 	ERC_PING_DROP_INTLEVEL_007_V3_Pos 	(0xCU)
#define 	ERC_PING_DROP_INTLEVEL_007_V3_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_007_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PING_DROP_INTLEVEL_007_V3 	ERC_PING_DROP_INTLEVEL_007_V3_Msk
#define 	ERC_PING_DROP_INTLEVEL_007_V4_Pos 	(0x10U)
#define 	ERC_PING_DROP_INTLEVEL_007_V4_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_007_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PING_DROP_INTLEVEL_007_V4 	ERC_PING_DROP_INTLEVEL_007_V4_Msk
#define ERC_PONG_DROP_INTLEVEL_008 	(0x00006820UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PONG_DROP_INTLEVEL_008_V0_Pos 	(0x0U)
#define 	ERC_PONG_DROP_INTLEVEL_008_V0_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_008_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PONG_DROP_INTLEVEL_008_V0 	ERC_PONG_DROP_INTLEVEL_008_V0_Msk
#define 	ERC_PONG_DROP_INTLEVEL_008_V1_Pos 	(0x4U)
#define 	ERC_PONG_DROP_INTLEVEL_008_V1_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_008_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PONG_DROP_INTLEVEL_008_V1 	ERC_PONG_DROP_INTLEVEL_008_V1_Msk
#define 	ERC_PONG_DROP_INTLEVEL_008_V2_Pos 	(0x8U)
#define 	ERC_PONG_DROP_INTLEVEL_008_V2_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_008_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PONG_DROP_INTLEVEL_008_V2 	ERC_PONG_DROP_INTLEVEL_008_V2_Msk
#define 	ERC_PONG_DROP_INTLEVEL_008_V3_Pos 	(0xCU)
#define 	ERC_PONG_DROP_INTLEVEL_008_V3_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_008_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PONG_DROP_INTLEVEL_008_V3 	ERC_PONG_DROP_INTLEVEL_008_V3_Msk
#define 	ERC_PONG_DROP_INTLEVEL_008_V4_Pos 	(0x10U)
#define 	ERC_PONG_DROP_INTLEVEL_008_V4_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_008_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PONG_DROP_INTLEVEL_008_V4 	ERC_PONG_DROP_INTLEVEL_008_V4_Msk
#define ERC_PING_DROP_INTLEVEL_008 	(0x00006820UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PING_DROP_INTLEVEL_008_V0_Pos 	(0x0U)
#define 	ERC_PING_DROP_INTLEVEL_008_V0_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_008_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PING_DROP_INTLEVEL_008_V0 	ERC_PING_DROP_INTLEVEL_008_V0_Msk
#define 	ERC_PING_DROP_INTLEVEL_008_V1_Pos 	(0x4U)
#define 	ERC_PING_DROP_INTLEVEL_008_V1_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_008_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PING_DROP_INTLEVEL_008_V1 	ERC_PING_DROP_INTLEVEL_008_V1_Msk
#define 	ERC_PING_DROP_INTLEVEL_008_V2_Pos 	(0x8U)
#define 	ERC_PING_DROP_INTLEVEL_008_V2_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_008_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PING_DROP_INTLEVEL_008_V2 	ERC_PING_DROP_INTLEVEL_008_V2_Msk
#define 	ERC_PING_DROP_INTLEVEL_008_V3_Pos 	(0xCU)
#define 	ERC_PING_DROP_INTLEVEL_008_V3_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_008_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PING_DROP_INTLEVEL_008_V3 	ERC_PING_DROP_INTLEVEL_008_V3_Msk
#define 	ERC_PING_DROP_INTLEVEL_008_V4_Pos 	(0x10U)
#define 	ERC_PING_DROP_INTLEVEL_008_V4_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_008_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PING_DROP_INTLEVEL_008_V4 	ERC_PING_DROP_INTLEVEL_008_V4_Msk
#define ERC_PONG_DROP_INTLEVEL_009 	(0x00006824UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PONG_DROP_INTLEVEL_009_V0_Pos 	(0x0U)
#define 	ERC_PONG_DROP_INTLEVEL_009_V0_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_009_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PONG_DROP_INTLEVEL_009_V0 	ERC_PONG_DROP_INTLEVEL_009_V0_Msk
#define 	ERC_PONG_DROP_INTLEVEL_009_V1_Pos 	(0x4U)
#define 	ERC_PONG_DROP_INTLEVEL_009_V1_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_009_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PONG_DROP_INTLEVEL_009_V1 	ERC_PONG_DROP_INTLEVEL_009_V1_Msk
#define 	ERC_PONG_DROP_INTLEVEL_009_V2_Pos 	(0x8U)
#define 	ERC_PONG_DROP_INTLEVEL_009_V2_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_009_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PONG_DROP_INTLEVEL_009_V2 	ERC_PONG_DROP_INTLEVEL_009_V2_Msk
#define 	ERC_PONG_DROP_INTLEVEL_009_V3_Pos 	(0xCU)
#define 	ERC_PONG_DROP_INTLEVEL_009_V3_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_009_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PONG_DROP_INTLEVEL_009_V3 	ERC_PONG_DROP_INTLEVEL_009_V3_Msk
#define 	ERC_PONG_DROP_INTLEVEL_009_V4_Pos 	(0x10U)
#define 	ERC_PONG_DROP_INTLEVEL_009_V4_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_009_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PONG_DROP_INTLEVEL_009_V4 	ERC_PONG_DROP_INTLEVEL_009_V4_Msk
#define ERC_PING_DROP_INTLEVEL_009 	(0x00006824UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PING_DROP_INTLEVEL_009_V0_Pos 	(0x0U)
#define 	ERC_PING_DROP_INTLEVEL_009_V0_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_009_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PING_DROP_INTLEVEL_009_V0 	ERC_PING_DROP_INTLEVEL_009_V0_Msk
#define 	ERC_PING_DROP_INTLEVEL_009_V1_Pos 	(0x4U)
#define 	ERC_PING_DROP_INTLEVEL_009_V1_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_009_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PING_DROP_INTLEVEL_009_V1 	ERC_PING_DROP_INTLEVEL_009_V1_Msk
#define 	ERC_PING_DROP_INTLEVEL_009_V2_Pos 	(0x8U)
#define 	ERC_PING_DROP_INTLEVEL_009_V2_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_009_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PING_DROP_INTLEVEL_009_V2 	ERC_PING_DROP_INTLEVEL_009_V2_Msk
#define 	ERC_PING_DROP_INTLEVEL_009_V3_Pos 	(0xCU)
#define 	ERC_PING_DROP_INTLEVEL_009_V3_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_009_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PING_DROP_INTLEVEL_009_V3 	ERC_PING_DROP_INTLEVEL_009_V3_Msk
#define 	ERC_PING_DROP_INTLEVEL_009_V4_Pos 	(0x10U)
#define 	ERC_PING_DROP_INTLEVEL_009_V4_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_009_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PING_DROP_INTLEVEL_009_V4 	ERC_PING_DROP_INTLEVEL_009_V4_Msk
#define ERC_PONG_DROP_INTLEVEL_010 	(0x00006828UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PONG_DROP_INTLEVEL_010_V0_Pos 	(0x0U)
#define 	ERC_PONG_DROP_INTLEVEL_010_V0_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_010_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PONG_DROP_INTLEVEL_010_V0 	ERC_PONG_DROP_INTLEVEL_010_V0_Msk
#define 	ERC_PONG_DROP_INTLEVEL_010_V1_Pos 	(0x4U)
#define 	ERC_PONG_DROP_INTLEVEL_010_V1_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_010_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PONG_DROP_INTLEVEL_010_V1 	ERC_PONG_DROP_INTLEVEL_010_V1_Msk
#define 	ERC_PONG_DROP_INTLEVEL_010_V2_Pos 	(0x8U)
#define 	ERC_PONG_DROP_INTLEVEL_010_V2_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_010_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PONG_DROP_INTLEVEL_010_V2 	ERC_PONG_DROP_INTLEVEL_010_V2_Msk
#define 	ERC_PONG_DROP_INTLEVEL_010_V3_Pos 	(0xCU)
#define 	ERC_PONG_DROP_INTLEVEL_010_V3_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_010_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PONG_DROP_INTLEVEL_010_V3 	ERC_PONG_DROP_INTLEVEL_010_V3_Msk
#define 	ERC_PONG_DROP_INTLEVEL_010_V4_Pos 	(0x10U)
#define 	ERC_PONG_DROP_INTLEVEL_010_V4_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_010_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PONG_DROP_INTLEVEL_010_V4 	ERC_PONG_DROP_INTLEVEL_010_V4_Msk
#define ERC_PING_DROP_INTLEVEL_010 	(0x00006828UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PING_DROP_INTLEVEL_010_V0_Pos 	(0x0U)
#define 	ERC_PING_DROP_INTLEVEL_010_V0_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_010_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PING_DROP_INTLEVEL_010_V0 	ERC_PING_DROP_INTLEVEL_010_V0_Msk
#define 	ERC_PING_DROP_INTLEVEL_010_V1_Pos 	(0x4U)
#define 	ERC_PING_DROP_INTLEVEL_010_V1_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_010_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PING_DROP_INTLEVEL_010_V1 	ERC_PING_DROP_INTLEVEL_010_V1_Msk
#define 	ERC_PING_DROP_INTLEVEL_010_V2_Pos 	(0x8U)
#define 	ERC_PING_DROP_INTLEVEL_010_V2_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_010_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PING_DROP_INTLEVEL_010_V2 	ERC_PING_DROP_INTLEVEL_010_V2_Msk
#define 	ERC_PING_DROP_INTLEVEL_010_V3_Pos 	(0xCU)
#define 	ERC_PING_DROP_INTLEVEL_010_V3_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_010_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PING_DROP_INTLEVEL_010_V3 	ERC_PING_DROP_INTLEVEL_010_V3_Msk
#define 	ERC_PING_DROP_INTLEVEL_010_V4_Pos 	(0x10U)
#define 	ERC_PING_DROP_INTLEVEL_010_V4_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_010_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PING_DROP_INTLEVEL_010_V4 	ERC_PING_DROP_INTLEVEL_010_V4_Msk
#define ERC_PONG_DROP_INTLEVEL_011 	(0x0000682CUL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PONG_DROP_INTLEVEL_011_V0_Pos 	(0x0U)
#define 	ERC_PONG_DROP_INTLEVEL_011_V0_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_011_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PONG_DROP_INTLEVEL_011_V0 	ERC_PONG_DROP_INTLEVEL_011_V0_Msk
#define 	ERC_PONG_DROP_INTLEVEL_011_V1_Pos 	(0x4U)
#define 	ERC_PONG_DROP_INTLEVEL_011_V1_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_011_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PONG_DROP_INTLEVEL_011_V1 	ERC_PONG_DROP_INTLEVEL_011_V1_Msk
#define 	ERC_PONG_DROP_INTLEVEL_011_V2_Pos 	(0x8U)
#define 	ERC_PONG_DROP_INTLEVEL_011_V2_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_011_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PONG_DROP_INTLEVEL_011_V2 	ERC_PONG_DROP_INTLEVEL_011_V2_Msk
#define 	ERC_PONG_DROP_INTLEVEL_011_V3_Pos 	(0xCU)
#define 	ERC_PONG_DROP_INTLEVEL_011_V3_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_011_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PONG_DROP_INTLEVEL_011_V3 	ERC_PONG_DROP_INTLEVEL_011_V3_Msk
#define 	ERC_PONG_DROP_INTLEVEL_011_V4_Pos 	(0x10U)
#define 	ERC_PONG_DROP_INTLEVEL_011_V4_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_011_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PONG_DROP_INTLEVEL_011_V4 	ERC_PONG_DROP_INTLEVEL_011_V4_Msk
#define ERC_PING_DROP_INTLEVEL_011 	(0x0000682CUL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PING_DROP_INTLEVEL_011_V0_Pos 	(0x0U)
#define 	ERC_PING_DROP_INTLEVEL_011_V0_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_011_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PING_DROP_INTLEVEL_011_V0 	ERC_PING_DROP_INTLEVEL_011_V0_Msk
#define 	ERC_PING_DROP_INTLEVEL_011_V1_Pos 	(0x4U)
#define 	ERC_PING_DROP_INTLEVEL_011_V1_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_011_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PING_DROP_INTLEVEL_011_V1 	ERC_PING_DROP_INTLEVEL_011_V1_Msk
#define 	ERC_PING_DROP_INTLEVEL_011_V2_Pos 	(0x8U)
#define 	ERC_PING_DROP_INTLEVEL_011_V2_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_011_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PING_DROP_INTLEVEL_011_V2 	ERC_PING_DROP_INTLEVEL_011_V2_Msk
#define 	ERC_PING_DROP_INTLEVEL_011_V3_Pos 	(0xCU)
#define 	ERC_PING_DROP_INTLEVEL_011_V3_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_011_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PING_DROP_INTLEVEL_011_V3 	ERC_PING_DROP_INTLEVEL_011_V3_Msk
#define 	ERC_PING_DROP_INTLEVEL_011_V4_Pos 	(0x10U)
#define 	ERC_PING_DROP_INTLEVEL_011_V4_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_011_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PING_DROP_INTLEVEL_011_V4 	ERC_PING_DROP_INTLEVEL_011_V4_Msk
#define ERC_PONG_DROP_INTLEVEL_012 	(0x00006830UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PONG_DROP_INTLEVEL_012_V0_Pos 	(0x0U)
#define 	ERC_PONG_DROP_INTLEVEL_012_V0_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_012_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PONG_DROP_INTLEVEL_012_V0 	ERC_PONG_DROP_INTLEVEL_012_V0_Msk
#define 	ERC_PONG_DROP_INTLEVEL_012_V1_Pos 	(0x4U)
#define 	ERC_PONG_DROP_INTLEVEL_012_V1_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_012_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PONG_DROP_INTLEVEL_012_V1 	ERC_PONG_DROP_INTLEVEL_012_V1_Msk
#define 	ERC_PONG_DROP_INTLEVEL_012_V2_Pos 	(0x8U)
#define 	ERC_PONG_DROP_INTLEVEL_012_V2_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_012_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PONG_DROP_INTLEVEL_012_V2 	ERC_PONG_DROP_INTLEVEL_012_V2_Msk
#define 	ERC_PONG_DROP_INTLEVEL_012_V3_Pos 	(0xCU)
#define 	ERC_PONG_DROP_INTLEVEL_012_V3_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_012_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PONG_DROP_INTLEVEL_012_V3 	ERC_PONG_DROP_INTLEVEL_012_V3_Msk
#define 	ERC_PONG_DROP_INTLEVEL_012_V4_Pos 	(0x10U)
#define 	ERC_PONG_DROP_INTLEVEL_012_V4_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_012_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PONG_DROP_INTLEVEL_012_V4 	ERC_PONG_DROP_INTLEVEL_012_V4_Msk
#define ERC_PING_DROP_INTLEVEL_012 	(0x00006830UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PING_DROP_INTLEVEL_012_V0_Pos 	(0x0U)
#define 	ERC_PING_DROP_INTLEVEL_012_V0_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_012_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PING_DROP_INTLEVEL_012_V0 	ERC_PING_DROP_INTLEVEL_012_V0_Msk
#define 	ERC_PING_DROP_INTLEVEL_012_V1_Pos 	(0x4U)
#define 	ERC_PING_DROP_INTLEVEL_012_V1_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_012_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PING_DROP_INTLEVEL_012_V1 	ERC_PING_DROP_INTLEVEL_012_V1_Msk
#define 	ERC_PING_DROP_INTLEVEL_012_V2_Pos 	(0x8U)
#define 	ERC_PING_DROP_INTLEVEL_012_V2_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_012_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PING_DROP_INTLEVEL_012_V2 	ERC_PING_DROP_INTLEVEL_012_V2_Msk
#define 	ERC_PING_DROP_INTLEVEL_012_V3_Pos 	(0xCU)
#define 	ERC_PING_DROP_INTLEVEL_012_V3_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_012_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PING_DROP_INTLEVEL_012_V3 	ERC_PING_DROP_INTLEVEL_012_V3_Msk
#define 	ERC_PING_DROP_INTLEVEL_012_V4_Pos 	(0x10U)
#define 	ERC_PING_DROP_INTLEVEL_012_V4_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_012_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PING_DROP_INTLEVEL_012_V4 	ERC_PING_DROP_INTLEVEL_012_V4_Msk
#define ERC_PONG_DROP_INTLEVEL_013 	(0x00006834UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PONG_DROP_INTLEVEL_013_V0_Pos 	(0x0U)
#define 	ERC_PONG_DROP_INTLEVEL_013_V0_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_013_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PONG_DROP_INTLEVEL_013_V0 	ERC_PONG_DROP_INTLEVEL_013_V0_Msk
#define 	ERC_PONG_DROP_INTLEVEL_013_V1_Pos 	(0x4U)
#define 	ERC_PONG_DROP_INTLEVEL_013_V1_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_013_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PONG_DROP_INTLEVEL_013_V1 	ERC_PONG_DROP_INTLEVEL_013_V1_Msk
#define 	ERC_PONG_DROP_INTLEVEL_013_V2_Pos 	(0x8U)
#define 	ERC_PONG_DROP_INTLEVEL_013_V2_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_013_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PONG_DROP_INTLEVEL_013_V2 	ERC_PONG_DROP_INTLEVEL_013_V2_Msk
#define 	ERC_PONG_DROP_INTLEVEL_013_V3_Pos 	(0xCU)
#define 	ERC_PONG_DROP_INTLEVEL_013_V3_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_013_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PONG_DROP_INTLEVEL_013_V3 	ERC_PONG_DROP_INTLEVEL_013_V3_Msk
#define 	ERC_PONG_DROP_INTLEVEL_013_V4_Pos 	(0x10U)
#define 	ERC_PONG_DROP_INTLEVEL_013_V4_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_013_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PONG_DROP_INTLEVEL_013_V4 	ERC_PONG_DROP_INTLEVEL_013_V4_Msk
#define ERC_PING_DROP_INTLEVEL_013 	(0x00006834UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PING_DROP_INTLEVEL_013_V0_Pos 	(0x0U)
#define 	ERC_PING_DROP_INTLEVEL_013_V0_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_013_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PING_DROP_INTLEVEL_013_V0 	ERC_PING_DROP_INTLEVEL_013_V0_Msk
#define 	ERC_PING_DROP_INTLEVEL_013_V1_Pos 	(0x4U)
#define 	ERC_PING_DROP_INTLEVEL_013_V1_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_013_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PING_DROP_INTLEVEL_013_V1 	ERC_PING_DROP_INTLEVEL_013_V1_Msk
#define 	ERC_PING_DROP_INTLEVEL_013_V2_Pos 	(0x8U)
#define 	ERC_PING_DROP_INTLEVEL_013_V2_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_013_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PING_DROP_INTLEVEL_013_V2 	ERC_PING_DROP_INTLEVEL_013_V2_Msk
#define 	ERC_PING_DROP_INTLEVEL_013_V3_Pos 	(0xCU)
#define 	ERC_PING_DROP_INTLEVEL_013_V3_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_013_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PING_DROP_INTLEVEL_013_V3 	ERC_PING_DROP_INTLEVEL_013_V3_Msk
#define 	ERC_PING_DROP_INTLEVEL_013_V4_Pos 	(0x10U)
#define 	ERC_PING_DROP_INTLEVEL_013_V4_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_013_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PING_DROP_INTLEVEL_013_V4 	ERC_PING_DROP_INTLEVEL_013_V4_Msk
#define ERC_PONG_DROP_INTLEVEL_014 	(0x00006838UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PONG_DROP_INTLEVEL_014_V0_Pos 	(0x0U)
#define 	ERC_PONG_DROP_INTLEVEL_014_V0_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_014_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PONG_DROP_INTLEVEL_014_V0 	ERC_PONG_DROP_INTLEVEL_014_V0_Msk
#define 	ERC_PONG_DROP_INTLEVEL_014_V1_Pos 	(0x4U)
#define 	ERC_PONG_DROP_INTLEVEL_014_V1_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_014_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PONG_DROP_INTLEVEL_014_V1 	ERC_PONG_DROP_INTLEVEL_014_V1_Msk
#define 	ERC_PONG_DROP_INTLEVEL_014_V2_Pos 	(0x8U)
#define 	ERC_PONG_DROP_INTLEVEL_014_V2_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_014_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PONG_DROP_INTLEVEL_014_V2 	ERC_PONG_DROP_INTLEVEL_014_V2_Msk
#define 	ERC_PONG_DROP_INTLEVEL_014_V3_Pos 	(0xCU)
#define 	ERC_PONG_DROP_INTLEVEL_014_V3_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_014_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PONG_DROP_INTLEVEL_014_V3 	ERC_PONG_DROP_INTLEVEL_014_V3_Msk
#define 	ERC_PONG_DROP_INTLEVEL_014_V4_Pos 	(0x10U)
#define 	ERC_PONG_DROP_INTLEVEL_014_V4_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_014_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PONG_DROP_INTLEVEL_014_V4 	ERC_PONG_DROP_INTLEVEL_014_V4_Msk
#define ERC_PING_DROP_INTLEVEL_014 	(0x00006838UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PING_DROP_INTLEVEL_014_V0_Pos 	(0x0U)
#define 	ERC_PING_DROP_INTLEVEL_014_V0_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_014_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PING_DROP_INTLEVEL_014_V0 	ERC_PING_DROP_INTLEVEL_014_V0_Msk
#define 	ERC_PING_DROP_INTLEVEL_014_V1_Pos 	(0x4U)
#define 	ERC_PING_DROP_INTLEVEL_014_V1_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_014_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PING_DROP_INTLEVEL_014_V1 	ERC_PING_DROP_INTLEVEL_014_V1_Msk
#define 	ERC_PING_DROP_INTLEVEL_014_V2_Pos 	(0x8U)
#define 	ERC_PING_DROP_INTLEVEL_014_V2_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_014_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PING_DROP_INTLEVEL_014_V2 	ERC_PING_DROP_INTLEVEL_014_V2_Msk
#define 	ERC_PING_DROP_INTLEVEL_014_V3_Pos 	(0xCU)
#define 	ERC_PING_DROP_INTLEVEL_014_V3_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_014_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PING_DROP_INTLEVEL_014_V3 	ERC_PING_DROP_INTLEVEL_014_V3_Msk
#define 	ERC_PING_DROP_INTLEVEL_014_V4_Pos 	(0x10U)
#define 	ERC_PING_DROP_INTLEVEL_014_V4_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_014_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PING_DROP_INTLEVEL_014_V4 	ERC_PING_DROP_INTLEVEL_014_V4_Msk
#define ERC_PONG_DROP_INTLEVEL_015 	(0x0000683CUL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PONG_DROP_INTLEVEL_015_V0_Pos 	(0x0U)
#define 	ERC_PONG_DROP_INTLEVEL_015_V0_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_015_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PONG_DROP_INTLEVEL_015_V0 	ERC_PONG_DROP_INTLEVEL_015_V0_Msk
#define 	ERC_PONG_DROP_INTLEVEL_015_V1_Pos 	(0x4U)
#define 	ERC_PONG_DROP_INTLEVEL_015_V1_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_015_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PONG_DROP_INTLEVEL_015_V1 	ERC_PONG_DROP_INTLEVEL_015_V1_Msk
#define 	ERC_PONG_DROP_INTLEVEL_015_V2_Pos 	(0x8U)
#define 	ERC_PONG_DROP_INTLEVEL_015_V2_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_015_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PONG_DROP_INTLEVEL_015_V2 	ERC_PONG_DROP_INTLEVEL_015_V2_Msk
#define 	ERC_PONG_DROP_INTLEVEL_015_V3_Pos 	(0xCU)
#define 	ERC_PONG_DROP_INTLEVEL_015_V3_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_015_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PONG_DROP_INTLEVEL_015_V3 	ERC_PONG_DROP_INTLEVEL_015_V3_Msk
#define 	ERC_PONG_DROP_INTLEVEL_015_V4_Pos 	(0x10U)
#define 	ERC_PONG_DROP_INTLEVEL_015_V4_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_015_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PONG_DROP_INTLEVEL_015_V4 	ERC_PONG_DROP_INTLEVEL_015_V4_Msk
#define ERC_PING_DROP_INTLEVEL_015 	(0x0000683CUL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PING_DROP_INTLEVEL_015_V0_Pos 	(0x0U)
#define 	ERC_PING_DROP_INTLEVEL_015_V0_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_015_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PING_DROP_INTLEVEL_015_V0 	ERC_PING_DROP_INTLEVEL_015_V0_Msk
#define 	ERC_PING_DROP_INTLEVEL_015_V1_Pos 	(0x4U)
#define 	ERC_PING_DROP_INTLEVEL_015_V1_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_015_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PING_DROP_INTLEVEL_015_V1 	ERC_PING_DROP_INTLEVEL_015_V1_Msk
#define 	ERC_PING_DROP_INTLEVEL_015_V2_Pos 	(0x8U)
#define 	ERC_PING_DROP_INTLEVEL_015_V2_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_015_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PING_DROP_INTLEVEL_015_V2 	ERC_PING_DROP_INTLEVEL_015_V2_Msk
#define 	ERC_PING_DROP_INTLEVEL_015_V3_Pos 	(0xCU)
#define 	ERC_PING_DROP_INTLEVEL_015_V3_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_015_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PING_DROP_INTLEVEL_015_V3 	ERC_PING_DROP_INTLEVEL_015_V3_Msk
#define 	ERC_PING_DROP_INTLEVEL_015_V4_Pos 	(0x10U)
#define 	ERC_PING_DROP_INTLEVEL_015_V4_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_015_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PING_DROP_INTLEVEL_015_V4 	ERC_PING_DROP_INTLEVEL_015_V4_Msk
#define ERC_PONG_DROP_INTLEVEL_016 	(0x00006840UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PONG_DROP_INTLEVEL_016_V0_Pos 	(0x0U)
#define 	ERC_PONG_DROP_INTLEVEL_016_V0_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_016_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PONG_DROP_INTLEVEL_016_V0 	ERC_PONG_DROP_INTLEVEL_016_V0_Msk
#define 	ERC_PONG_DROP_INTLEVEL_016_V1_Pos 	(0x4U)
#define 	ERC_PONG_DROP_INTLEVEL_016_V1_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_016_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PONG_DROP_INTLEVEL_016_V1 	ERC_PONG_DROP_INTLEVEL_016_V1_Msk
#define 	ERC_PONG_DROP_INTLEVEL_016_V2_Pos 	(0x8U)
#define 	ERC_PONG_DROP_INTLEVEL_016_V2_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_016_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PONG_DROP_INTLEVEL_016_V2 	ERC_PONG_DROP_INTLEVEL_016_V2_Msk
#define 	ERC_PONG_DROP_INTLEVEL_016_V3_Pos 	(0xCU)
#define 	ERC_PONG_DROP_INTLEVEL_016_V3_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_016_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PONG_DROP_INTLEVEL_016_V3 	ERC_PONG_DROP_INTLEVEL_016_V3_Msk
#define 	ERC_PONG_DROP_INTLEVEL_016_V4_Pos 	(0x10U)
#define 	ERC_PONG_DROP_INTLEVEL_016_V4_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_016_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PONG_DROP_INTLEVEL_016_V4 	ERC_PONG_DROP_INTLEVEL_016_V4_Msk
#define ERC_PING_DROP_INTLEVEL_016 	(0x00006840UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PING_DROP_INTLEVEL_016_V0_Pos 	(0x0U)
#define 	ERC_PING_DROP_INTLEVEL_016_V0_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_016_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PING_DROP_INTLEVEL_016_V0 	ERC_PING_DROP_INTLEVEL_016_V0_Msk
#define 	ERC_PING_DROP_INTLEVEL_016_V1_Pos 	(0x4U)
#define 	ERC_PING_DROP_INTLEVEL_016_V1_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_016_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PING_DROP_INTLEVEL_016_V1 	ERC_PING_DROP_INTLEVEL_016_V1_Msk
#define 	ERC_PING_DROP_INTLEVEL_016_V2_Pos 	(0x8U)
#define 	ERC_PING_DROP_INTLEVEL_016_V2_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_016_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PING_DROP_INTLEVEL_016_V2 	ERC_PING_DROP_INTLEVEL_016_V2_Msk
#define 	ERC_PING_DROP_INTLEVEL_016_V3_Pos 	(0xCU)
#define 	ERC_PING_DROP_INTLEVEL_016_V3_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_016_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PING_DROP_INTLEVEL_016_V3 	ERC_PING_DROP_INTLEVEL_016_V3_Msk
#define 	ERC_PING_DROP_INTLEVEL_016_V4_Pos 	(0x10U)
#define 	ERC_PING_DROP_INTLEVEL_016_V4_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_016_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PING_DROP_INTLEVEL_016_V4 	ERC_PING_DROP_INTLEVEL_016_V4_Msk
#define ERC_PONG_DROP_INTLEVEL_017 	(0x00006844UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PONG_DROP_INTLEVEL_017_V0_Pos 	(0x0U)
#define 	ERC_PONG_DROP_INTLEVEL_017_V0_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_017_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PONG_DROP_INTLEVEL_017_V0 	ERC_PONG_DROP_INTLEVEL_017_V0_Msk
#define 	ERC_PONG_DROP_INTLEVEL_017_V1_Pos 	(0x4U)
#define 	ERC_PONG_DROP_INTLEVEL_017_V1_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_017_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PONG_DROP_INTLEVEL_017_V1 	ERC_PONG_DROP_INTLEVEL_017_V1_Msk
#define 	ERC_PONG_DROP_INTLEVEL_017_V2_Pos 	(0x8U)
#define 	ERC_PONG_DROP_INTLEVEL_017_V2_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_017_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PONG_DROP_INTLEVEL_017_V2 	ERC_PONG_DROP_INTLEVEL_017_V2_Msk
#define 	ERC_PONG_DROP_INTLEVEL_017_V3_Pos 	(0xCU)
#define 	ERC_PONG_DROP_INTLEVEL_017_V3_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_017_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PONG_DROP_INTLEVEL_017_V3 	ERC_PONG_DROP_INTLEVEL_017_V3_Msk
#define 	ERC_PONG_DROP_INTLEVEL_017_V4_Pos 	(0x10U)
#define 	ERC_PONG_DROP_INTLEVEL_017_V4_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_017_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PONG_DROP_INTLEVEL_017_V4 	ERC_PONG_DROP_INTLEVEL_017_V4_Msk
#define ERC_PING_DROP_INTLEVEL_017 	(0x00006844UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PING_DROP_INTLEVEL_017_V0_Pos 	(0x0U)
#define 	ERC_PING_DROP_INTLEVEL_017_V0_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_017_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PING_DROP_INTLEVEL_017_V0 	ERC_PING_DROP_INTLEVEL_017_V0_Msk
#define 	ERC_PING_DROP_INTLEVEL_017_V1_Pos 	(0x4U)
#define 	ERC_PING_DROP_INTLEVEL_017_V1_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_017_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PING_DROP_INTLEVEL_017_V1 	ERC_PING_DROP_INTLEVEL_017_V1_Msk
#define 	ERC_PING_DROP_INTLEVEL_017_V2_Pos 	(0x8U)
#define 	ERC_PING_DROP_INTLEVEL_017_V2_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_017_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PING_DROP_INTLEVEL_017_V2 	ERC_PING_DROP_INTLEVEL_017_V2_Msk
#define 	ERC_PING_DROP_INTLEVEL_017_V3_Pos 	(0xCU)
#define 	ERC_PING_DROP_INTLEVEL_017_V3_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_017_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PING_DROP_INTLEVEL_017_V3 	ERC_PING_DROP_INTLEVEL_017_V3_Msk
#define 	ERC_PING_DROP_INTLEVEL_017_V4_Pos 	(0x10U)
#define 	ERC_PING_DROP_INTLEVEL_017_V4_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_017_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PING_DROP_INTLEVEL_017_V4 	ERC_PING_DROP_INTLEVEL_017_V4_Msk
#define ERC_PONG_DROP_INTLEVEL_018 	(0x00006848UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PONG_DROP_INTLEVEL_018_V0_Pos 	(0x0U)
#define 	ERC_PONG_DROP_INTLEVEL_018_V0_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_018_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PONG_DROP_INTLEVEL_018_V0 	ERC_PONG_DROP_INTLEVEL_018_V0_Msk
#define 	ERC_PONG_DROP_INTLEVEL_018_V1_Pos 	(0x4U)
#define 	ERC_PONG_DROP_INTLEVEL_018_V1_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_018_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PONG_DROP_INTLEVEL_018_V1 	ERC_PONG_DROP_INTLEVEL_018_V1_Msk
#define 	ERC_PONG_DROP_INTLEVEL_018_V2_Pos 	(0x8U)
#define 	ERC_PONG_DROP_INTLEVEL_018_V2_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_018_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PONG_DROP_INTLEVEL_018_V2 	ERC_PONG_DROP_INTLEVEL_018_V2_Msk
#define 	ERC_PONG_DROP_INTLEVEL_018_V3_Pos 	(0xCU)
#define 	ERC_PONG_DROP_INTLEVEL_018_V3_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_018_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PONG_DROP_INTLEVEL_018_V3 	ERC_PONG_DROP_INTLEVEL_018_V3_Msk
#define 	ERC_PONG_DROP_INTLEVEL_018_V4_Pos 	(0x10U)
#define 	ERC_PONG_DROP_INTLEVEL_018_V4_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_018_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PONG_DROP_INTLEVEL_018_V4 	ERC_PONG_DROP_INTLEVEL_018_V4_Msk
#define ERC_PING_DROP_INTLEVEL_018 	(0x00006848UL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PING_DROP_INTLEVEL_018_V0_Pos 	(0x0U)
#define 	ERC_PING_DROP_INTLEVEL_018_V0_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_018_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PING_DROP_INTLEVEL_018_V0 	ERC_PING_DROP_INTLEVEL_018_V0_Msk
#define 	ERC_PING_DROP_INTLEVEL_018_V1_Pos 	(0x4U)
#define 	ERC_PING_DROP_INTLEVEL_018_V1_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_018_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PING_DROP_INTLEVEL_018_V1 	ERC_PING_DROP_INTLEVEL_018_V1_Msk
#define 	ERC_PING_DROP_INTLEVEL_018_V2_Pos 	(0x8U)
#define 	ERC_PING_DROP_INTLEVEL_018_V2_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_018_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PING_DROP_INTLEVEL_018_V2 	ERC_PING_DROP_INTLEVEL_018_V2_Msk
#define 	ERC_PING_DROP_INTLEVEL_018_V3_Pos 	(0xCU)
#define 	ERC_PING_DROP_INTLEVEL_018_V3_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_018_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PING_DROP_INTLEVEL_018_V3 	ERC_PING_DROP_INTLEVEL_018_V3_Msk
#define 	ERC_PING_DROP_INTLEVEL_018_V4_Pos 	(0x10U)
#define 	ERC_PING_DROP_INTLEVEL_018_V4_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_018_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PING_DROP_INTLEVEL_018_V4 	ERC_PING_DROP_INTLEVEL_018_V4_Msk
#define ERC_PONG_DROP_INTLEVEL_019 	(0x0000684CUL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PONG_DROP_INTLEVEL_019_V0_Pos 	(0x0U)
#define 	ERC_PONG_DROP_INTLEVEL_019_V0_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_019_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PONG_DROP_INTLEVEL_019_V0 	ERC_PONG_DROP_INTLEVEL_019_V0_Msk
#define 	ERC_PONG_DROP_INTLEVEL_019_V1_Pos 	(0x4U)
#define 	ERC_PONG_DROP_INTLEVEL_019_V1_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_019_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PONG_DROP_INTLEVEL_019_V1 	ERC_PONG_DROP_INTLEVEL_019_V1_Msk
#define 	ERC_PONG_DROP_INTLEVEL_019_V2_Pos 	(0x8U)
#define 	ERC_PONG_DROP_INTLEVEL_019_V2_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_019_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PONG_DROP_INTLEVEL_019_V2 	ERC_PONG_DROP_INTLEVEL_019_V2_Msk
#define 	ERC_PONG_DROP_INTLEVEL_019_V3_Pos 	(0xCU)
#define 	ERC_PONG_DROP_INTLEVEL_019_V3_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_019_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PONG_DROP_INTLEVEL_019_V3 	ERC_PONG_DROP_INTLEVEL_019_V3_Msk
#define 	ERC_PONG_DROP_INTLEVEL_019_V4_Pos 	(0x10U)
#define 	ERC_PONG_DROP_INTLEVEL_019_V4_Msk 	(0xFUL << ERC_PONG_DROP_INTLEVEL_019_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PONG_DROP_INTLEVEL_019_V4 	ERC_PONG_DROP_INTLEVEL_019_V4_Msk
#define ERC_PING_DROP_INTLEVEL_019 	(0x0000684CUL) 	/*<! Interest Level: Q1.3. Value should be in range [0x0..0x8] or equal to 0xF (0xF is vital interest, forcing Di,j to 0). */
#define 	ERC_PING_DROP_INTLEVEL_019_V0_Pos 	(0x0U)
#define 	ERC_PING_DROP_INTLEVEL_019_V0_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_019_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_PING_DROP_INTLEVEL_019_V0 	ERC_PING_DROP_INTLEVEL_019_V0_Msk
#define 	ERC_PING_DROP_INTLEVEL_019_V1_Pos 	(0x4U)
#define 	ERC_PING_DROP_INTLEVEL_019_V1_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_019_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_PING_DROP_INTLEVEL_019_V1 	ERC_PING_DROP_INTLEVEL_019_V1_Msk
#define 	ERC_PING_DROP_INTLEVEL_019_V2_Pos 	(0x8U)
#define 	ERC_PING_DROP_INTLEVEL_019_V2_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_019_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_PING_DROP_INTLEVEL_019_V2 	ERC_PING_DROP_INTLEVEL_019_V2_Msk
#define 	ERC_PING_DROP_INTLEVEL_019_V3_Pos 	(0xCU)
#define 	ERC_PING_DROP_INTLEVEL_019_V3_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_019_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_PING_DROP_INTLEVEL_019_V3 	ERC_PING_DROP_INTLEVEL_019_V3_Msk
#define 	ERC_PING_DROP_INTLEVEL_019_V4_Pos 	(0x10U)
#define 	ERC_PING_DROP_INTLEVEL_019_V4_Msk 	(0xFUL << ERC_PING_DROP_INTLEVEL_019_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_PING_DROP_INTLEVEL_019_V4 	ERC_PING_DROP_INTLEVEL_019_V4_Msk
#define ERC_INTLEVEL_READONLY_BANK_000 	(0x00006880UL) 	/*<! Content of the (ping/pong,EDR/ADR) sram selected through intlvl_read_bank_sel register. */
#define 	ERC_INTLEVEL_READONLY_BANK_000_V0_Pos 	(0x0U)
#define 	ERC_INTLEVEL_READONLY_BANK_000_V0_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_000_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_INTLEVEL_READONLY_BANK_000_V0 	ERC_INTLEVEL_READONLY_BANK_000_V0_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_000_V1_Pos 	(0x4U)
#define 	ERC_INTLEVEL_READONLY_BANK_000_V1_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_000_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_INTLEVEL_READONLY_BANK_000_V1 	ERC_INTLEVEL_READONLY_BANK_000_V1_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_000_V2_Pos 	(0x8U)
#define 	ERC_INTLEVEL_READONLY_BANK_000_V2_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_000_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_INTLEVEL_READONLY_BANK_000_V2 	ERC_INTLEVEL_READONLY_BANK_000_V2_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_000_V3_Pos 	(0xCU)
#define 	ERC_INTLEVEL_READONLY_BANK_000_V3_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_000_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_INTLEVEL_READONLY_BANK_000_V3 	ERC_INTLEVEL_READONLY_BANK_000_V3_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_000_V4_Pos 	(0x10U)
#define 	ERC_INTLEVEL_READONLY_BANK_000_V4_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_000_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_INTLEVEL_READONLY_BANK_000_V4 	ERC_INTLEVEL_READONLY_BANK_000_V4_Msk
#define ERC_INTLEVEL_READONLY_BANK_001 	(0x00006884UL) 	/*<! Content of the (ping/pong,EDR/ADR) sram selected through intlvl_read_bank_sel register. */
#define 	ERC_INTLEVEL_READONLY_BANK_001_V0_Pos 	(0x0U)
#define 	ERC_INTLEVEL_READONLY_BANK_001_V0_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_001_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_INTLEVEL_READONLY_BANK_001_V0 	ERC_INTLEVEL_READONLY_BANK_001_V0_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_001_V1_Pos 	(0x4U)
#define 	ERC_INTLEVEL_READONLY_BANK_001_V1_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_001_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_INTLEVEL_READONLY_BANK_001_V1 	ERC_INTLEVEL_READONLY_BANK_001_V1_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_001_V2_Pos 	(0x8U)
#define 	ERC_INTLEVEL_READONLY_BANK_001_V2_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_001_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_INTLEVEL_READONLY_BANK_001_V2 	ERC_INTLEVEL_READONLY_BANK_001_V2_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_001_V3_Pos 	(0xCU)
#define 	ERC_INTLEVEL_READONLY_BANK_001_V3_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_001_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_INTLEVEL_READONLY_BANK_001_V3 	ERC_INTLEVEL_READONLY_BANK_001_V3_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_001_V4_Pos 	(0x10U)
#define 	ERC_INTLEVEL_READONLY_BANK_001_V4_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_001_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_INTLEVEL_READONLY_BANK_001_V4 	ERC_INTLEVEL_READONLY_BANK_001_V4_Msk
#define ERC_INTLEVEL_READONLY_BANK_002 	(0x00006888UL) 	/*<! Content of the (ping/pong,EDR/ADR) sram selected through intlvl_read_bank_sel register. */
#define 	ERC_INTLEVEL_READONLY_BANK_002_V0_Pos 	(0x0U)
#define 	ERC_INTLEVEL_READONLY_BANK_002_V0_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_002_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_INTLEVEL_READONLY_BANK_002_V0 	ERC_INTLEVEL_READONLY_BANK_002_V0_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_002_V1_Pos 	(0x4U)
#define 	ERC_INTLEVEL_READONLY_BANK_002_V1_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_002_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_INTLEVEL_READONLY_BANK_002_V1 	ERC_INTLEVEL_READONLY_BANK_002_V1_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_002_V2_Pos 	(0x8U)
#define 	ERC_INTLEVEL_READONLY_BANK_002_V2_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_002_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_INTLEVEL_READONLY_BANK_002_V2 	ERC_INTLEVEL_READONLY_BANK_002_V2_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_002_V3_Pos 	(0xCU)
#define 	ERC_INTLEVEL_READONLY_BANK_002_V3_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_002_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_INTLEVEL_READONLY_BANK_002_V3 	ERC_INTLEVEL_READONLY_BANK_002_V3_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_002_V4_Pos 	(0x10U)
#define 	ERC_INTLEVEL_READONLY_BANK_002_V4_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_002_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_INTLEVEL_READONLY_BANK_002_V4 	ERC_INTLEVEL_READONLY_BANK_002_V4_Msk
#define ERC_INTLEVEL_READONLY_BANK_003 	(0x0000688CUL) 	/*<! Content of the (ping/pong,EDR/ADR) sram selected through intlvl_read_bank_sel register. */
#define 	ERC_INTLEVEL_READONLY_BANK_003_V0_Pos 	(0x0U)
#define 	ERC_INTLEVEL_READONLY_BANK_003_V0_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_003_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_INTLEVEL_READONLY_BANK_003_V0 	ERC_INTLEVEL_READONLY_BANK_003_V0_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_003_V1_Pos 	(0x4U)
#define 	ERC_INTLEVEL_READONLY_BANK_003_V1_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_003_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_INTLEVEL_READONLY_BANK_003_V1 	ERC_INTLEVEL_READONLY_BANK_003_V1_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_003_V2_Pos 	(0x8U)
#define 	ERC_INTLEVEL_READONLY_BANK_003_V2_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_003_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_INTLEVEL_READONLY_BANK_003_V2 	ERC_INTLEVEL_READONLY_BANK_003_V2_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_003_V3_Pos 	(0xCU)
#define 	ERC_INTLEVEL_READONLY_BANK_003_V3_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_003_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_INTLEVEL_READONLY_BANK_003_V3 	ERC_INTLEVEL_READONLY_BANK_003_V3_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_003_V4_Pos 	(0x10U)
#define 	ERC_INTLEVEL_READONLY_BANK_003_V4_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_003_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_INTLEVEL_READONLY_BANK_003_V4 	ERC_INTLEVEL_READONLY_BANK_003_V4_Msk
#define ERC_INTLEVEL_READONLY_BANK_004 	(0x00006890UL) 	/*<! Content of the (ping/pong,EDR/ADR) sram selected through intlvl_read_bank_sel register. */
#define 	ERC_INTLEVEL_READONLY_BANK_004_V0_Pos 	(0x0U)
#define 	ERC_INTLEVEL_READONLY_BANK_004_V0_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_004_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_INTLEVEL_READONLY_BANK_004_V0 	ERC_INTLEVEL_READONLY_BANK_004_V0_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_004_V1_Pos 	(0x4U)
#define 	ERC_INTLEVEL_READONLY_BANK_004_V1_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_004_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_INTLEVEL_READONLY_BANK_004_V1 	ERC_INTLEVEL_READONLY_BANK_004_V1_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_004_V2_Pos 	(0x8U)
#define 	ERC_INTLEVEL_READONLY_BANK_004_V2_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_004_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_INTLEVEL_READONLY_BANK_004_V2 	ERC_INTLEVEL_READONLY_BANK_004_V2_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_004_V3_Pos 	(0xCU)
#define 	ERC_INTLEVEL_READONLY_BANK_004_V3_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_004_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_INTLEVEL_READONLY_BANK_004_V3 	ERC_INTLEVEL_READONLY_BANK_004_V3_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_004_V4_Pos 	(0x10U)
#define 	ERC_INTLEVEL_READONLY_BANK_004_V4_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_004_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_INTLEVEL_READONLY_BANK_004_V4 	ERC_INTLEVEL_READONLY_BANK_004_V4_Msk
#define ERC_INTLEVEL_READONLY_BANK_005 	(0x00006894UL) 	/*<! Content of the (ping/pong,EDR/ADR) sram selected through intlvl_read_bank_sel register. */
#define 	ERC_INTLEVEL_READONLY_BANK_005_V0_Pos 	(0x0U)
#define 	ERC_INTLEVEL_READONLY_BANK_005_V0_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_005_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_INTLEVEL_READONLY_BANK_005_V0 	ERC_INTLEVEL_READONLY_BANK_005_V0_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_005_V1_Pos 	(0x4U)
#define 	ERC_INTLEVEL_READONLY_BANK_005_V1_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_005_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_INTLEVEL_READONLY_BANK_005_V1 	ERC_INTLEVEL_READONLY_BANK_005_V1_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_005_V2_Pos 	(0x8U)
#define 	ERC_INTLEVEL_READONLY_BANK_005_V2_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_005_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_INTLEVEL_READONLY_BANK_005_V2 	ERC_INTLEVEL_READONLY_BANK_005_V2_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_005_V3_Pos 	(0xCU)
#define 	ERC_INTLEVEL_READONLY_BANK_005_V3_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_005_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_INTLEVEL_READONLY_BANK_005_V3 	ERC_INTLEVEL_READONLY_BANK_005_V3_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_005_V4_Pos 	(0x10U)
#define 	ERC_INTLEVEL_READONLY_BANK_005_V4_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_005_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_INTLEVEL_READONLY_BANK_005_V4 	ERC_INTLEVEL_READONLY_BANK_005_V4_Msk
#define ERC_INTLEVEL_READONLY_BANK_006 	(0x00006898UL) 	/*<! Content of the (ping/pong,EDR/ADR) sram selected through intlvl_read_bank_sel register. */
#define 	ERC_INTLEVEL_READONLY_BANK_006_V0_Pos 	(0x0U)
#define 	ERC_INTLEVEL_READONLY_BANK_006_V0_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_006_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_INTLEVEL_READONLY_BANK_006_V0 	ERC_INTLEVEL_READONLY_BANK_006_V0_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_006_V1_Pos 	(0x4U)
#define 	ERC_INTLEVEL_READONLY_BANK_006_V1_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_006_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_INTLEVEL_READONLY_BANK_006_V1 	ERC_INTLEVEL_READONLY_BANK_006_V1_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_006_V2_Pos 	(0x8U)
#define 	ERC_INTLEVEL_READONLY_BANK_006_V2_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_006_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_INTLEVEL_READONLY_BANK_006_V2 	ERC_INTLEVEL_READONLY_BANK_006_V2_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_006_V3_Pos 	(0xCU)
#define 	ERC_INTLEVEL_READONLY_BANK_006_V3_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_006_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_INTLEVEL_READONLY_BANK_006_V3 	ERC_INTLEVEL_READONLY_BANK_006_V3_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_006_V4_Pos 	(0x10U)
#define 	ERC_INTLEVEL_READONLY_BANK_006_V4_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_006_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_INTLEVEL_READONLY_BANK_006_V4 	ERC_INTLEVEL_READONLY_BANK_006_V4_Msk
#define ERC_INTLEVEL_READONLY_BANK_007 	(0x0000689CUL) 	/*<! Content of the (ping/pong,EDR/ADR) sram selected through intlvl_read_bank_sel register. */
#define 	ERC_INTLEVEL_READONLY_BANK_007_V0_Pos 	(0x0U)
#define 	ERC_INTLEVEL_READONLY_BANK_007_V0_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_007_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_INTLEVEL_READONLY_BANK_007_V0 	ERC_INTLEVEL_READONLY_BANK_007_V0_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_007_V1_Pos 	(0x4U)
#define 	ERC_INTLEVEL_READONLY_BANK_007_V1_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_007_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_INTLEVEL_READONLY_BANK_007_V1 	ERC_INTLEVEL_READONLY_BANK_007_V1_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_007_V2_Pos 	(0x8U)
#define 	ERC_INTLEVEL_READONLY_BANK_007_V2_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_007_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_INTLEVEL_READONLY_BANK_007_V2 	ERC_INTLEVEL_READONLY_BANK_007_V2_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_007_V3_Pos 	(0xCU)
#define 	ERC_INTLEVEL_READONLY_BANK_007_V3_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_007_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_INTLEVEL_READONLY_BANK_007_V3 	ERC_INTLEVEL_READONLY_BANK_007_V3_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_007_V4_Pos 	(0x10U)
#define 	ERC_INTLEVEL_READONLY_BANK_007_V4_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_007_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_INTLEVEL_READONLY_BANK_007_V4 	ERC_INTLEVEL_READONLY_BANK_007_V4_Msk
#define ERC_INTLEVEL_READONLY_BANK_008 	(0x000068A0UL) 	/*<! Content of the (ping/pong,EDR/ADR) sram selected through intlvl_read_bank_sel register. */
#define 	ERC_INTLEVEL_READONLY_BANK_008_V0_Pos 	(0x0U)
#define 	ERC_INTLEVEL_READONLY_BANK_008_V0_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_008_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_INTLEVEL_READONLY_BANK_008_V0 	ERC_INTLEVEL_READONLY_BANK_008_V0_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_008_V1_Pos 	(0x4U)
#define 	ERC_INTLEVEL_READONLY_BANK_008_V1_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_008_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_INTLEVEL_READONLY_BANK_008_V1 	ERC_INTLEVEL_READONLY_BANK_008_V1_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_008_V2_Pos 	(0x8U)
#define 	ERC_INTLEVEL_READONLY_BANK_008_V2_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_008_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_INTLEVEL_READONLY_BANK_008_V2 	ERC_INTLEVEL_READONLY_BANK_008_V2_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_008_V3_Pos 	(0xCU)
#define 	ERC_INTLEVEL_READONLY_BANK_008_V3_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_008_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_INTLEVEL_READONLY_BANK_008_V3 	ERC_INTLEVEL_READONLY_BANK_008_V3_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_008_V4_Pos 	(0x10U)
#define 	ERC_INTLEVEL_READONLY_BANK_008_V4_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_008_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_INTLEVEL_READONLY_BANK_008_V4 	ERC_INTLEVEL_READONLY_BANK_008_V4_Msk
#define ERC_INTLEVEL_READONLY_BANK_009 	(0x000068A4UL) 	/*<! Content of the (ping/pong,EDR/ADR) sram selected through intlvl_read_bank_sel register. */
#define 	ERC_INTLEVEL_READONLY_BANK_009_V0_Pos 	(0x0U)
#define 	ERC_INTLEVEL_READONLY_BANK_009_V0_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_009_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_INTLEVEL_READONLY_BANK_009_V0 	ERC_INTLEVEL_READONLY_BANK_009_V0_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_009_V1_Pos 	(0x4U)
#define 	ERC_INTLEVEL_READONLY_BANK_009_V1_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_009_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_INTLEVEL_READONLY_BANK_009_V1 	ERC_INTLEVEL_READONLY_BANK_009_V1_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_009_V2_Pos 	(0x8U)
#define 	ERC_INTLEVEL_READONLY_BANK_009_V2_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_009_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_INTLEVEL_READONLY_BANK_009_V2 	ERC_INTLEVEL_READONLY_BANK_009_V2_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_009_V3_Pos 	(0xCU)
#define 	ERC_INTLEVEL_READONLY_BANK_009_V3_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_009_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_INTLEVEL_READONLY_BANK_009_V3 	ERC_INTLEVEL_READONLY_BANK_009_V3_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_009_V4_Pos 	(0x10U)
#define 	ERC_INTLEVEL_READONLY_BANK_009_V4_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_009_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_INTLEVEL_READONLY_BANK_009_V4 	ERC_INTLEVEL_READONLY_BANK_009_V4_Msk
#define ERC_INTLEVEL_READONLY_BANK_010 	(0x000068A8UL) 	/*<! Content of the (ping/pong,EDR/ADR) sram selected through intlvl_read_bank_sel register. */
#define 	ERC_INTLEVEL_READONLY_BANK_010_V0_Pos 	(0x0U)
#define 	ERC_INTLEVEL_READONLY_BANK_010_V0_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_010_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_INTLEVEL_READONLY_BANK_010_V0 	ERC_INTLEVEL_READONLY_BANK_010_V0_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_010_V1_Pos 	(0x4U)
#define 	ERC_INTLEVEL_READONLY_BANK_010_V1_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_010_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_INTLEVEL_READONLY_BANK_010_V1 	ERC_INTLEVEL_READONLY_BANK_010_V1_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_010_V2_Pos 	(0x8U)
#define 	ERC_INTLEVEL_READONLY_BANK_010_V2_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_010_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_INTLEVEL_READONLY_BANK_010_V2 	ERC_INTLEVEL_READONLY_BANK_010_V2_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_010_V3_Pos 	(0xCU)
#define 	ERC_INTLEVEL_READONLY_BANK_010_V3_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_010_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_INTLEVEL_READONLY_BANK_010_V3 	ERC_INTLEVEL_READONLY_BANK_010_V3_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_010_V4_Pos 	(0x10U)
#define 	ERC_INTLEVEL_READONLY_BANK_010_V4_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_010_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_INTLEVEL_READONLY_BANK_010_V4 	ERC_INTLEVEL_READONLY_BANK_010_V4_Msk
#define ERC_INTLEVEL_READONLY_BANK_011 	(0x000068ACUL) 	/*<! Content of the (ping/pong,EDR/ADR) sram selected through intlvl_read_bank_sel register. */
#define 	ERC_INTLEVEL_READONLY_BANK_011_V0_Pos 	(0x0U)
#define 	ERC_INTLEVEL_READONLY_BANK_011_V0_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_011_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_INTLEVEL_READONLY_BANK_011_V0 	ERC_INTLEVEL_READONLY_BANK_011_V0_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_011_V1_Pos 	(0x4U)
#define 	ERC_INTLEVEL_READONLY_BANK_011_V1_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_011_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_INTLEVEL_READONLY_BANK_011_V1 	ERC_INTLEVEL_READONLY_BANK_011_V1_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_011_V2_Pos 	(0x8U)
#define 	ERC_INTLEVEL_READONLY_BANK_011_V2_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_011_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_INTLEVEL_READONLY_BANK_011_V2 	ERC_INTLEVEL_READONLY_BANK_011_V2_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_011_V3_Pos 	(0xCU)
#define 	ERC_INTLEVEL_READONLY_BANK_011_V3_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_011_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_INTLEVEL_READONLY_BANK_011_V3 	ERC_INTLEVEL_READONLY_BANK_011_V3_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_011_V4_Pos 	(0x10U)
#define 	ERC_INTLEVEL_READONLY_BANK_011_V4_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_011_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_INTLEVEL_READONLY_BANK_011_V4 	ERC_INTLEVEL_READONLY_BANK_011_V4_Msk
#define ERC_INTLEVEL_READONLY_BANK_012 	(0x000068B0UL) 	/*<! Content of the (ping/pong,EDR/ADR) sram selected through intlvl_read_bank_sel register. */
#define 	ERC_INTLEVEL_READONLY_BANK_012_V0_Pos 	(0x0U)
#define 	ERC_INTLEVEL_READONLY_BANK_012_V0_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_012_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_INTLEVEL_READONLY_BANK_012_V0 	ERC_INTLEVEL_READONLY_BANK_012_V0_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_012_V1_Pos 	(0x4U)
#define 	ERC_INTLEVEL_READONLY_BANK_012_V1_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_012_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_INTLEVEL_READONLY_BANK_012_V1 	ERC_INTLEVEL_READONLY_BANK_012_V1_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_012_V2_Pos 	(0x8U)
#define 	ERC_INTLEVEL_READONLY_BANK_012_V2_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_012_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_INTLEVEL_READONLY_BANK_012_V2 	ERC_INTLEVEL_READONLY_BANK_012_V2_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_012_V3_Pos 	(0xCU)
#define 	ERC_INTLEVEL_READONLY_BANK_012_V3_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_012_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_INTLEVEL_READONLY_BANK_012_V3 	ERC_INTLEVEL_READONLY_BANK_012_V3_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_012_V4_Pos 	(0x10U)
#define 	ERC_INTLEVEL_READONLY_BANK_012_V4_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_012_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_INTLEVEL_READONLY_BANK_012_V4 	ERC_INTLEVEL_READONLY_BANK_012_V4_Msk
#define ERC_INTLEVEL_READONLY_BANK_013 	(0x000068B4UL) 	/*<! Content of the (ping/pong,EDR/ADR) sram selected through intlvl_read_bank_sel register. */
#define 	ERC_INTLEVEL_READONLY_BANK_013_V0_Pos 	(0x0U)
#define 	ERC_INTLEVEL_READONLY_BANK_013_V0_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_013_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_INTLEVEL_READONLY_BANK_013_V0 	ERC_INTLEVEL_READONLY_BANK_013_V0_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_013_V1_Pos 	(0x4U)
#define 	ERC_INTLEVEL_READONLY_BANK_013_V1_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_013_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_INTLEVEL_READONLY_BANK_013_V1 	ERC_INTLEVEL_READONLY_BANK_013_V1_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_013_V2_Pos 	(0x8U)
#define 	ERC_INTLEVEL_READONLY_BANK_013_V2_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_013_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_INTLEVEL_READONLY_BANK_013_V2 	ERC_INTLEVEL_READONLY_BANK_013_V2_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_013_V3_Pos 	(0xCU)
#define 	ERC_INTLEVEL_READONLY_BANK_013_V3_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_013_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_INTLEVEL_READONLY_BANK_013_V3 	ERC_INTLEVEL_READONLY_BANK_013_V3_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_013_V4_Pos 	(0x10U)
#define 	ERC_INTLEVEL_READONLY_BANK_013_V4_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_013_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_INTLEVEL_READONLY_BANK_013_V4 	ERC_INTLEVEL_READONLY_BANK_013_V4_Msk
#define ERC_INTLEVEL_READONLY_BANK_014 	(0x000068B8UL) 	/*<! Content of the (ping/pong,EDR/ADR) sram selected through intlvl_read_bank_sel register. */
#define 	ERC_INTLEVEL_READONLY_BANK_014_V0_Pos 	(0x0U)
#define 	ERC_INTLEVEL_READONLY_BANK_014_V0_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_014_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_INTLEVEL_READONLY_BANK_014_V0 	ERC_INTLEVEL_READONLY_BANK_014_V0_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_014_V1_Pos 	(0x4U)
#define 	ERC_INTLEVEL_READONLY_BANK_014_V1_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_014_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_INTLEVEL_READONLY_BANK_014_V1 	ERC_INTLEVEL_READONLY_BANK_014_V1_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_014_V2_Pos 	(0x8U)
#define 	ERC_INTLEVEL_READONLY_BANK_014_V2_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_014_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_INTLEVEL_READONLY_BANK_014_V2 	ERC_INTLEVEL_READONLY_BANK_014_V2_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_014_V3_Pos 	(0xCU)
#define 	ERC_INTLEVEL_READONLY_BANK_014_V3_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_014_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_INTLEVEL_READONLY_BANK_014_V3 	ERC_INTLEVEL_READONLY_BANK_014_V3_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_014_V4_Pos 	(0x10U)
#define 	ERC_INTLEVEL_READONLY_BANK_014_V4_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_014_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_INTLEVEL_READONLY_BANK_014_V4 	ERC_INTLEVEL_READONLY_BANK_014_V4_Msk
#define ERC_INTLEVEL_READONLY_BANK_015 	(0x000068BCUL) 	/*<! Content of the (ping/pong,EDR/ADR) sram selected through intlvl_read_bank_sel register. */
#define 	ERC_INTLEVEL_READONLY_BANK_015_V0_Pos 	(0x0U)
#define 	ERC_INTLEVEL_READONLY_BANK_015_V0_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_015_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_INTLEVEL_READONLY_BANK_015_V0 	ERC_INTLEVEL_READONLY_BANK_015_V0_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_015_V1_Pos 	(0x4U)
#define 	ERC_INTLEVEL_READONLY_BANK_015_V1_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_015_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_INTLEVEL_READONLY_BANK_015_V1 	ERC_INTLEVEL_READONLY_BANK_015_V1_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_015_V2_Pos 	(0x8U)
#define 	ERC_INTLEVEL_READONLY_BANK_015_V2_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_015_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_INTLEVEL_READONLY_BANK_015_V2 	ERC_INTLEVEL_READONLY_BANK_015_V2_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_015_V3_Pos 	(0xCU)
#define 	ERC_INTLEVEL_READONLY_BANK_015_V3_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_015_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_INTLEVEL_READONLY_BANK_015_V3 	ERC_INTLEVEL_READONLY_BANK_015_V3_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_015_V4_Pos 	(0x10U)
#define 	ERC_INTLEVEL_READONLY_BANK_015_V4_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_015_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_INTLEVEL_READONLY_BANK_015_V4 	ERC_INTLEVEL_READONLY_BANK_015_V4_Msk
#define ERC_INTLEVEL_READONLY_BANK_016 	(0x000068C0UL) 	/*<! Content of the (ping/pong,EDR/ADR) sram selected through intlvl_read_bank_sel register. */
#define 	ERC_INTLEVEL_READONLY_BANK_016_V0_Pos 	(0x0U)
#define 	ERC_INTLEVEL_READONLY_BANK_016_V0_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_016_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_INTLEVEL_READONLY_BANK_016_V0 	ERC_INTLEVEL_READONLY_BANK_016_V0_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_016_V1_Pos 	(0x4U)
#define 	ERC_INTLEVEL_READONLY_BANK_016_V1_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_016_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_INTLEVEL_READONLY_BANK_016_V1 	ERC_INTLEVEL_READONLY_BANK_016_V1_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_016_V2_Pos 	(0x8U)
#define 	ERC_INTLEVEL_READONLY_BANK_016_V2_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_016_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_INTLEVEL_READONLY_BANK_016_V2 	ERC_INTLEVEL_READONLY_BANK_016_V2_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_016_V3_Pos 	(0xCU)
#define 	ERC_INTLEVEL_READONLY_BANK_016_V3_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_016_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_INTLEVEL_READONLY_BANK_016_V3 	ERC_INTLEVEL_READONLY_BANK_016_V3_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_016_V4_Pos 	(0x10U)
#define 	ERC_INTLEVEL_READONLY_BANK_016_V4_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_016_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_INTLEVEL_READONLY_BANK_016_V4 	ERC_INTLEVEL_READONLY_BANK_016_V4_Msk
#define ERC_INTLEVEL_READONLY_BANK_017 	(0x000068C4UL) 	/*<! Content of the (ping/pong,EDR/ADR) sram selected through intlvl_read_bank_sel register. */
#define 	ERC_INTLEVEL_READONLY_BANK_017_V0_Pos 	(0x0U)
#define 	ERC_INTLEVEL_READONLY_BANK_017_V0_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_017_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_INTLEVEL_READONLY_BANK_017_V0 	ERC_INTLEVEL_READONLY_BANK_017_V0_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_017_V1_Pos 	(0x4U)
#define 	ERC_INTLEVEL_READONLY_BANK_017_V1_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_017_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_INTLEVEL_READONLY_BANK_017_V1 	ERC_INTLEVEL_READONLY_BANK_017_V1_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_017_V2_Pos 	(0x8U)
#define 	ERC_INTLEVEL_READONLY_BANK_017_V2_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_017_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_INTLEVEL_READONLY_BANK_017_V2 	ERC_INTLEVEL_READONLY_BANK_017_V2_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_017_V3_Pos 	(0xCU)
#define 	ERC_INTLEVEL_READONLY_BANK_017_V3_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_017_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_INTLEVEL_READONLY_BANK_017_V3 	ERC_INTLEVEL_READONLY_BANK_017_V3_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_017_V4_Pos 	(0x10U)
#define 	ERC_INTLEVEL_READONLY_BANK_017_V4_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_017_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_INTLEVEL_READONLY_BANK_017_V4 	ERC_INTLEVEL_READONLY_BANK_017_V4_Msk
#define ERC_INTLEVEL_READONLY_BANK_018 	(0x000068C8UL) 	/*<! Content of the (ping/pong,EDR/ADR) sram selected through intlvl_read_bank_sel register. */
#define 	ERC_INTLEVEL_READONLY_BANK_018_V0_Pos 	(0x0U)
#define 	ERC_INTLEVEL_READONLY_BANK_018_V0_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_018_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_INTLEVEL_READONLY_BANK_018_V0 	ERC_INTLEVEL_READONLY_BANK_018_V0_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_018_V1_Pos 	(0x4U)
#define 	ERC_INTLEVEL_READONLY_BANK_018_V1_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_018_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_INTLEVEL_READONLY_BANK_018_V1 	ERC_INTLEVEL_READONLY_BANK_018_V1_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_018_V2_Pos 	(0x8U)
#define 	ERC_INTLEVEL_READONLY_BANK_018_V2_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_018_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_INTLEVEL_READONLY_BANK_018_V2 	ERC_INTLEVEL_READONLY_BANK_018_V2_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_018_V3_Pos 	(0xCU)
#define 	ERC_INTLEVEL_READONLY_BANK_018_V3_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_018_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_INTLEVEL_READONLY_BANK_018_V3 	ERC_INTLEVEL_READONLY_BANK_018_V3_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_018_V4_Pos 	(0x10U)
#define 	ERC_INTLEVEL_READONLY_BANK_018_V4_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_018_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_INTLEVEL_READONLY_BANK_018_V4 	ERC_INTLEVEL_READONLY_BANK_018_V4_Msk
#define ERC_INTLEVEL_READONLY_BANK_019 	(0x000068CCUL) 	/*<! Content of the (ping/pong,EDR/ADR) sram selected through intlvl_read_bank_sel register. */
#define 	ERC_INTLEVEL_READONLY_BANK_019_V0_Pos 	(0x0U)
#define 	ERC_INTLEVEL_READONLY_BANK_019_V0_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_019_V0_Pos) 	/*!< 0x0000000F */
#define 	ERC_INTLEVEL_READONLY_BANK_019_V0 	ERC_INTLEVEL_READONLY_BANK_019_V0_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_019_V1_Pos 	(0x4U)
#define 	ERC_INTLEVEL_READONLY_BANK_019_V1_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_019_V1_Pos) 	/*!< 0x000000F0 */
#define 	ERC_INTLEVEL_READONLY_BANK_019_V1 	ERC_INTLEVEL_READONLY_BANK_019_V1_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_019_V2_Pos 	(0x8U)
#define 	ERC_INTLEVEL_READONLY_BANK_019_V2_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_019_V2_Pos) 	/*!< 0x00000F00 */
#define 	ERC_INTLEVEL_READONLY_BANK_019_V2 	ERC_INTLEVEL_READONLY_BANK_019_V2_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_019_V3_Pos 	(0xCU)
#define 	ERC_INTLEVEL_READONLY_BANK_019_V3_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_019_V3_Pos) 	/*!< 0x0000F000 */
#define 	ERC_INTLEVEL_READONLY_BANK_019_V3 	ERC_INTLEVEL_READONLY_BANK_019_V3_Msk
#define 	ERC_INTLEVEL_READONLY_BANK_019_V4_Pos 	(0x10U)
#define 	ERC_INTLEVEL_READONLY_BANK_019_V4_Msk 	(0xFUL << ERC_INTLEVEL_READONLY_BANK_019_V4_Pos) 	/*!< 0x000F0000 */
#define 	ERC_INTLEVEL_READONLY_BANK_019_V4 	ERC_INTLEVEL_READONLY_BANK_019_V4_Msk

/* ------------------------------------------------------")
 * EDF: Event Data Formatter Register Map
 * ------------------------------------------------------ */

#define EDF_PIPELINE_CONTROL 	(0x00007000UL) 	/*<! Block Control register, Control Hardware pipeline block behaviour.
This register is synchronized, meaning that changing its value will imply waiting for its pipe to empty before applying new configuration so as to keep the configuration homogene along the block */
#define 	EDF_PIPELINE_CONTROL_ENABLE_Pos 	(0x0U)
#define 	EDF_PIPELINE_CONTROL_ENABLE_Msk 	(0x1UL << EDF_PIPELINE_CONTROL_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	EDF_PIPELINE_CONTROL_ENABLE 	EDF_PIPELINE_CONTROL_ENABLE_Msk
#define 	EDF_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Pos 	(0x1U)
#define 	EDF_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Msk 	(0x1UL << EDF_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Pos) 	/*!< 0x00000002 */
#define 	EDF_PIPELINE_CONTROL_DROP_NBACKPRESSURE 	EDF_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Msk
#define 	EDF_PIPELINE_CONTROL_BYPASS_Pos 	(0x2U)
#define 	EDF_PIPELINE_CONTROL_BYPASS_Msk 	(0x1UL << EDF_PIPELINE_CONTROL_BYPASS_Pos) 	/*!< 0x00000004 */
#define 	EDF_PIPELINE_CONTROL_BYPASS 	EDF_PIPELINE_CONTROL_BYPASS_Msk
#define EDF_PIPELINE_STATUS 	(0x00007004UL) 	/*<! Block Status Register: This register give information about the internal status of the block. */
#define 	EDF_PIPELINE_STATUS_EMPTY_Pos 	(0x0U)
#define 	EDF_PIPELINE_STATUS_EMPTY_Msk 	(0x1UL << EDF_PIPELINE_STATUS_EMPTY_Pos) 	/*!< 0x00000001 */
#define 	EDF_PIPELINE_STATUS_EMPTY 	EDF_PIPELINE_STATUS_EMPTY_Msk
#define 	EDF_PIPELINE_STATUS_BUSY_Pos 	(0x1U)
#define 	EDF_PIPELINE_STATUS_BUSY_Msk 	(0x1UL << EDF_PIPELINE_STATUS_BUSY_Pos) 	/*!< 0x00000002 */
#define 	EDF_PIPELINE_STATUS_BUSY 	EDF_PIPELINE_STATUS_BUSY_Msk
#define 	EDF_PIPELINE_STATUS_DEEP_LOW_POWER_SEEN_Pos 	(0x2U)
#define 	EDF_PIPELINE_STATUS_DEEP_LOW_POWER_SEEN_Msk 	(0x1UL << EDF_PIPELINE_STATUS_DEEP_LOW_POWER_SEEN_Pos) 	/*!< 0x00000004 */
#define 	EDF_PIPELINE_STATUS_DEEP_LOW_POWER_SEEN 	EDF_PIPELINE_STATUS_DEEP_LOW_POWER_SEEN_Msk
#define EDF_EVENT_TYPE_EN 	(0x00007040UL) 	/*<! Event Type enable or event type filtering. This register is used to filter events EVT2.1 from their bare type(special case for 'others' and 'continued', this is applied except if block is in bypass, in this case everything go through */
#define 	EDF_EVENT_TYPE_EN_LEFT_TD_LOW_Pos 	(0x0U)
#define 	EDF_EVENT_TYPE_EN_LEFT_TD_LOW_Msk 	(0x1UL << EDF_EVENT_TYPE_EN_LEFT_TD_LOW_Pos) 	/*!< 0x00000001 */
#define 	EDF_EVENT_TYPE_EN_LEFT_TD_LOW 	EDF_EVENT_TYPE_EN_LEFT_TD_LOW_Msk
#define 	EDF_EVENT_TYPE_EN_LEFT_TD_HIGH_Pos 	(0x1U)
#define 	EDF_EVENT_TYPE_EN_LEFT_TD_HIGH_Msk 	(0x1UL << EDF_EVENT_TYPE_EN_LEFT_TD_HIGH_Pos) 	/*!< 0x00000002 */
#define 	EDF_EVENT_TYPE_EN_LEFT_TD_HIGH 	EDF_EVENT_TYPE_EN_LEFT_TD_HIGH_Msk
#define 	EDF_EVENT_TYPE_EN_LEFT_APS_LOW_Pos 	(0x2U)
#define 	EDF_EVENT_TYPE_EN_LEFT_APS_LOW_Msk 	(0x1UL << EDF_EVENT_TYPE_EN_LEFT_APS_LOW_Pos) 	/*!< 0x00000004 */
#define 	EDF_EVENT_TYPE_EN_LEFT_APS_LOW 	EDF_EVENT_TYPE_EN_LEFT_APS_LOW_Msk
#define 	EDF_EVENT_TYPE_EN_LEFT_APS_HIGH_Pos 	(0x3U)
#define 	EDF_EVENT_TYPE_EN_LEFT_APS_HIGH_Msk 	(0x1UL << EDF_EVENT_TYPE_EN_LEFT_APS_HIGH_Pos) 	/*!< 0x00000008 */
#define 	EDF_EVENT_TYPE_EN_LEFT_APS_HIGH 	EDF_EVENT_TYPE_EN_LEFT_APS_HIGH_Msk
#define 	EDF_EVENT_TYPE_EN_RIGHT_TD_LOW_Pos 	(0x4U)
#define 	EDF_EVENT_TYPE_EN_RIGHT_TD_LOW_Msk 	(0x1UL << EDF_EVENT_TYPE_EN_RIGHT_TD_LOW_Pos) 	/*!< 0x00000010 */
#define 	EDF_EVENT_TYPE_EN_RIGHT_TD_LOW 	EDF_EVENT_TYPE_EN_RIGHT_TD_LOW_Msk
#define 	EDF_EVENT_TYPE_EN_RIGHT_TD_HIGH_Pos 	(0x5U)
#define 	EDF_EVENT_TYPE_EN_RIGHT_TD_HIGH_Msk 	(0x1UL << EDF_EVENT_TYPE_EN_RIGHT_TD_HIGH_Pos) 	/*!< 0x00000020 */
#define 	EDF_EVENT_TYPE_EN_RIGHT_TD_HIGH 	EDF_EVENT_TYPE_EN_RIGHT_TD_HIGH_Msk
#define 	EDF_EVENT_TYPE_EN_RIGHT_APS_LOW_Pos 	(0x6U)
#define 	EDF_EVENT_TYPE_EN_RIGHT_APS_LOW_Msk 	(0x1UL << EDF_EVENT_TYPE_EN_RIGHT_APS_LOW_Pos) 	/*!< 0x00000040 */
#define 	EDF_EVENT_TYPE_EN_RIGHT_APS_LOW 	EDF_EVENT_TYPE_EN_RIGHT_APS_LOW_Msk
#define 	EDF_EVENT_TYPE_EN_RIGHT_APS_HIGH_Pos 	(0x7U)
#define 	EDF_EVENT_TYPE_EN_RIGHT_APS_HIGH_Msk 	(0x1UL << EDF_EVENT_TYPE_EN_RIGHT_APS_HIGH_Pos) 	/*!< 0x00000080 */
#define 	EDF_EVENT_TYPE_EN_RIGHT_APS_HIGH 	EDF_EVENT_TYPE_EN_RIGHT_APS_HIGH_Msk
#define 	EDF_EVENT_TYPE_EN_TIME_HIGH_Pos 	(0x8U)
#define 	EDF_EVENT_TYPE_EN_TIME_HIGH_Msk 	(0x1UL << EDF_EVENT_TYPE_EN_TIME_HIGH_Pos) 	/*!< 0x00000100 */
#define 	EDF_EVENT_TYPE_EN_TIME_HIGH 	EDF_EVENT_TYPE_EN_TIME_HIGH_Msk
#define 	EDF_EVENT_TYPE_EN_STEREO_DISP_Pos 	(0x9U)
#define 	EDF_EVENT_TYPE_EN_STEREO_DISP_Msk 	(0x1UL << EDF_EVENT_TYPE_EN_STEREO_DISP_Pos) 	/*!< 0x00000200 */
#define 	EDF_EVENT_TYPE_EN_STEREO_DISP 	EDF_EVENT_TYPE_EN_STEREO_DISP_Msk
#define 	EDF_EVENT_TYPE_EN_EXT_TRIGGER_Pos 	(0xAU)
#define 	EDF_EVENT_TYPE_EN_EXT_TRIGGER_Msk 	(0x1UL << EDF_EVENT_TYPE_EN_EXT_TRIGGER_Pos) 	/*!< 0x00000400 */
#define 	EDF_EVENT_TYPE_EN_EXT_TRIGGER 	EDF_EVENT_TYPE_EN_EXT_TRIGGER_Msk
#define 	EDF_EVENT_TYPE_EN_GRAY_LEVEL_Pos 	(0xBU)
#define 	EDF_EVENT_TYPE_EN_GRAY_LEVEL_Msk 	(0x1UL << EDF_EVENT_TYPE_EN_GRAY_LEVEL_Pos) 	/*!< 0x00000800 */
#define 	EDF_EVENT_TYPE_EN_GRAY_LEVEL 	EDF_EVENT_TYPE_EN_GRAY_LEVEL_Msk
#define 	EDF_EVENT_TYPE_EN_OPT_FLOW_Pos 	(0xCU)
#define 	EDF_EVENT_TYPE_EN_OPT_FLOW_Msk 	(0x1UL << EDF_EVENT_TYPE_EN_OPT_FLOW_Pos) 	/*!< 0x00001000 */
#define 	EDF_EVENT_TYPE_EN_OPT_FLOW 	EDF_EVENT_TYPE_EN_OPT_FLOW_Msk
#define 	EDF_EVENT_TYPE_EN_ORIENTATION_Pos 	(0xDU)
#define 	EDF_EVENT_TYPE_EN_ORIENTATION_Msk 	(0x1UL << EDF_EVENT_TYPE_EN_ORIENTATION_Pos) 	/*!< 0x00002000 */
#define 	EDF_EVENT_TYPE_EN_ORIENTATION 	EDF_EVENT_TYPE_EN_ORIENTATION_Msk
#define 	EDF_EVENT_TYPE_EN_OTHERS_AND_LINKED_CONTINUED_Pos 	(0xEU)
#define 	EDF_EVENT_TYPE_EN_OTHERS_AND_LINKED_CONTINUED_Msk 	(0x1UL << EDF_EVENT_TYPE_EN_OTHERS_AND_LINKED_CONTINUED_Pos) 	/*!< 0x00004000 */
#define 	EDF_EVENT_TYPE_EN_OTHERS_AND_LINKED_CONTINUED 	EDF_EVENT_TYPE_EN_OTHERS_AND_LINKED_CONTINUED_Msk
#define 	EDF_EVENT_TYPE_EN_CONTINUED_ALONE_Pos 	(0xFU)
#define 	EDF_EVENT_TYPE_EN_CONTINUED_ALONE_Msk 	(0x1UL << EDF_EVENT_TYPE_EN_CONTINUED_ALONE_Pos) 	/*!< 0x00008000 */
#define 	EDF_EVENT_TYPE_EN_CONTINUED_ALONE 	EDF_EVENT_TYPE_EN_CONTINUED_ALONE_Msk
#define EDF_CONTROL 	(0x00007044UL) 	/*<! Event format Control, if block enabled and not in bypass this register controls event formatting and endianness. if in bypass format is assimilated 2.1 and endianness is little.
This register is synchronized, meaning that changing its value will imply waiting for its pipe to empty before applying new configuration so as to keep the configuration homogene along the block */
#define 	EDF_CONTROL_FORMAT_Pos 	(0x0U)
#define 	EDF_CONTROL_FORMAT_Msk 	(0x3UL << EDF_CONTROL_FORMAT_Pos) 	/*!< 0x00000003 */
#define 	EDF_CONTROL_FORMAT 	EDF_CONTROL_FORMAT_Msk
#define 	EDF_CONTROL_ENDIANNESS_Pos 	(0x4U)
#define 	EDF_CONTROL_ENDIANNESS_Msk 	(0x1UL << EDF_CONTROL_ENDIANNESS_Pos) 	/*!< 0x00000010 */
#define 	EDF_CONTROL_ENDIANNESS 	EDF_CONTROL_ENDIANNESS_Msk
#define EDF_EVENT_INJECTION 	(0x00007048UL) 	/*<! Register to enable/disable Event Injection from the EDF */
#define 	EDF_EVENT_INJECTION_SYSMON_END_OF_FRAME_EN_Pos 	(0x0U)
#define 	EDF_EVENT_INJECTION_SYSMON_END_OF_FRAME_EN_Msk 	(0x1UL << EDF_EVENT_INJECTION_SYSMON_END_OF_FRAME_EN_Pos) 	/*!< 0x00000001 */
#define 	EDF_EVENT_INJECTION_SYSMON_END_OF_FRAME_EN 	EDF_EVENT_INJECTION_SYSMON_END_OF_FRAME_EN_Msk
#define EDF_OUTPUT_INTERFACE_CONTROL 	(0x0000704CUL) 	/*<! Special register for Start of Frame function */
#define 	EDF_OUTPUT_INTERFACE_CONTROL_START_OF_FRAME_TIMEOUT_Pos 	(0x4U)
#define 	EDF_OUTPUT_INTERFACE_CONTROL_START_OF_FRAME_TIMEOUT_Msk 	(0xFFFUL << EDF_OUTPUT_INTERFACE_CONTROL_START_OF_FRAME_TIMEOUT_Pos) 	/*!< 0x0000FFF0 */
#define 	EDF_OUTPUT_INTERFACE_CONTROL_START_OF_FRAME_TIMEOUT 	EDF_OUTPUT_INTERFACE_CONTROL_START_OF_FRAME_TIMEOUT_Msk
#define EDF_EXTERNAL_OUTPUT_ADAPTER 	(0x00007100UL) 	/*<! This register is dedicated to help controling optional 'External Output Adapter'(EOA) IP that can help adapting EventFlow on VRD128F interface onto another interface type */
#define 	EDF_EXTERNAL_OUTPUT_ADAPTER_QOS_TIMEOUT_Pos 	(0x0U)
#define 	EDF_EXTERNAL_OUTPUT_ADAPTER_QOS_TIMEOUT_Msk 	(0xFFFFUL << EDF_EXTERNAL_OUTPUT_ADAPTER_QOS_TIMEOUT_Pos) 	/*!< 0x0000FFFF */
#define 	EDF_EXTERNAL_OUTPUT_ADAPTER_QOS_TIMEOUT 	EDF_EXTERNAL_OUTPUT_ADAPTER_QOS_TIMEOUT_Msk
#define 	EDF_EXTERNAL_OUTPUT_ADAPTER_ATOMIC_QOS_MODE_Pos 	(0x10U)
#define 	EDF_EXTERNAL_OUTPUT_ADAPTER_ATOMIC_QOS_MODE_Msk 	(0x1UL << EDF_EXTERNAL_OUTPUT_ADAPTER_ATOMIC_QOS_MODE_Pos) 	/*!< 0x00010000 */
#define 	EDF_EXTERNAL_OUTPUT_ADAPTER_ATOMIC_QOS_MODE 	EDF_EXTERNAL_OUTPUT_ADAPTER_ATOMIC_QOS_MODE_Msk
#define EDF_CHICKEN0_BITS 	(0x000071C0UL) 	/*<! Private register 1. It's design related, and should be used with care */
#define 	EDF_CHICKEN0_BITS_LEGACY_EVT21_ENDIANNESS_Pos 	(0x0U)
#define 	EDF_CHICKEN0_BITS_LEGACY_EVT21_ENDIANNESS_Msk 	(0x1UL << EDF_CHICKEN0_BITS_LEGACY_EVT21_ENDIANNESS_Pos) 	/*!< 0x00000001 */
#define 	EDF_CHICKEN0_BITS_LEGACY_EVT21_ENDIANNESS 	EDF_CHICKEN0_BITS_LEGACY_EVT21_ENDIANNESS_Msk

/* ------------------------------------------------------")
 * CPI: Event Output Interface Register Map
 * ------------------------------------------------------ */

#define CPI_PIPELINE_CONTROL 	(0x00008000UL) 	/*<!  */
#define 	CPI_PIPELINE_CONTROL_ENABLE_Pos 	(0x0U)
#define 	CPI_PIPELINE_CONTROL_ENABLE_Msk 	(0x1UL << CPI_PIPELINE_CONTROL_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	CPI_PIPELINE_CONTROL_ENABLE 	CPI_PIPELINE_CONTROL_ENABLE_Msk
#define 	CPI_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Pos 	(0x1U)
#define 	CPI_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Msk 	(0x1UL << CPI_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Pos) 	/*!< 0x00000002 */
#define 	CPI_PIPELINE_CONTROL_DROP_NBACKPRESSURE 	CPI_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Msk
#define 	CPI_PIPELINE_CONTROL_OUTPUT_FIFO_BYPASS_Pos 	(0x3U)
#define 	CPI_PIPELINE_CONTROL_OUTPUT_FIFO_BYPASS_Msk 	(0x1UL << CPI_PIPELINE_CONTROL_OUTPUT_FIFO_BYPASS_Pos) 	/*!< 0x00000008 */
#define 	CPI_PIPELINE_CONTROL_OUTPUT_FIFO_BYPASS 	CPI_PIPELINE_CONTROL_OUTPUT_FIFO_BYPASS_Msk
#define 	CPI_PIPELINE_CONTROL_OUTPUT_DATA_FORMAT_Pos 	(0x4U)
#define 	CPI_PIPELINE_CONTROL_OUTPUT_DATA_FORMAT_Msk 	(0x1UL << CPI_PIPELINE_CONTROL_OUTPUT_DATA_FORMAT_Pos) 	/*!< 0x00000010 */
#define 	CPI_PIPELINE_CONTROL_OUTPUT_DATA_FORMAT 	CPI_PIPELINE_CONTROL_OUTPUT_DATA_FORMAT_Msk
#define 	CPI_PIPELINE_CONTROL_OUTPUT_IF_MODE_Pos 	(0x5U)
#define 	CPI_PIPELINE_CONTROL_OUTPUT_IF_MODE_Msk 	(0x1UL << CPI_PIPELINE_CONTROL_OUTPUT_IF_MODE_Pos) 	/*!< 0x00000020 */
#define 	CPI_PIPELINE_CONTROL_OUTPUT_IF_MODE 	CPI_PIPELINE_CONTROL_OUTPUT_IF_MODE_Msk
#define 	CPI_PIPELINE_CONTROL_OUTPUT_WIDTH_Pos 	(0x6U)
#define 	CPI_PIPELINE_CONTROL_OUTPUT_WIDTH_Msk 	(0x1UL << CPI_PIPELINE_CONTROL_OUTPUT_WIDTH_Pos) 	/*!< 0x00000040 */
#define 	CPI_PIPELINE_CONTROL_OUTPUT_WIDTH 	CPI_PIPELINE_CONTROL_OUTPUT_WIDTH_Msk
#define 	CPI_PIPELINE_CONTROL_PACKET_FIXED_SIZE_ENABLE_Pos 	(0x7U)
#define 	CPI_PIPELINE_CONTROL_PACKET_FIXED_SIZE_ENABLE_Msk 	(0x1UL << CPI_PIPELINE_CONTROL_PACKET_FIXED_SIZE_ENABLE_Pos) 	/*!< 0x00000080 */
#define 	CPI_PIPELINE_CONTROL_PACKET_FIXED_SIZE_ENABLE 	CPI_PIPELINE_CONTROL_PACKET_FIXED_SIZE_ENABLE_Msk
#define 	CPI_PIPELINE_CONTROL_PACKET_FIXED_RATE_ENABLE_Pos 	(0x8U)
#define 	CPI_PIPELINE_CONTROL_PACKET_FIXED_RATE_ENABLE_Msk 	(0x1UL << CPI_PIPELINE_CONTROL_PACKET_FIXED_RATE_ENABLE_Pos) 	/*!< 0x00000100 */
#define 	CPI_PIPELINE_CONTROL_PACKET_FIXED_RATE_ENABLE 	CPI_PIPELINE_CONTROL_PACKET_FIXED_RATE_ENABLE_Msk
#define 	CPI_PIPELINE_CONTROL_FRAME_FIXED_SIZE_ENABLE_Pos 	(0x9U)
#define 	CPI_PIPELINE_CONTROL_FRAME_FIXED_SIZE_ENABLE_Msk 	(0x1UL << CPI_PIPELINE_CONTROL_FRAME_FIXED_SIZE_ENABLE_Pos) 	/*!< 0x00000200 */
#define 	CPI_PIPELINE_CONTROL_FRAME_FIXED_SIZE_ENABLE 	CPI_PIPELINE_CONTROL_FRAME_FIXED_SIZE_ENABLE_Msk
#define 	CPI_PIPELINE_CONTROL_CLK_OUT_EN_Pos 	(0xAU)
#define 	CPI_PIPELINE_CONTROL_CLK_OUT_EN_Msk 	(0x1UL << CPI_PIPELINE_CONTROL_CLK_OUT_EN_Pos) 	/*!< 0x00000400 */
#define 	CPI_PIPELINE_CONTROL_CLK_OUT_EN 	CPI_PIPELINE_CONTROL_CLK_OUT_EN_Msk
#define 	CPI_PIPELINE_CONTROL_CLK_INVERSION_Pos 	(0xBU)
#define 	CPI_PIPELINE_CONTROL_CLK_INVERSION_Msk 	(0x1UL << CPI_PIPELINE_CONTROL_CLK_INVERSION_Pos) 	/*!< 0x00000800 */
#define 	CPI_PIPELINE_CONTROL_CLK_INVERSION 	CPI_PIPELINE_CONTROL_CLK_INVERSION_Msk
#define 	CPI_PIPELINE_CONTROL_CLK_OUT_GATING_ENABLE_Pos 	(0xCU)
#define 	CPI_PIPELINE_CONTROL_CLK_OUT_GATING_ENABLE_Msk 	(0x1UL << CPI_PIPELINE_CONTROL_CLK_OUT_GATING_ENABLE_Pos) 	/*!< 0x00001000 */
#define 	CPI_PIPELINE_CONTROL_CLK_OUT_GATING_ENABLE 	CPI_PIPELINE_CONTROL_CLK_OUT_GATING_ENABLE_Msk
#define 	CPI_PIPELINE_CONTROL_CLK_TIMEOUT_Pos 	(0xDU)
#define 	CPI_PIPELINE_CONTROL_CLK_TIMEOUT_Msk 	(0xFFUL << CPI_PIPELINE_CONTROL_CLK_TIMEOUT_Pos) 	/*!< 0x001FE000 */
#define 	CPI_PIPELINE_CONTROL_CLK_TIMEOUT 	CPI_PIPELINE_CONTROL_CLK_TIMEOUT_Msk
#define 	CPI_PIPELINE_CONTROL_PACKET_PAD_EMPTY_ENABLE_Pos 	(0x15U)
#define 	CPI_PIPELINE_CONTROL_PACKET_PAD_EMPTY_ENABLE_Msk 	(0x1UL << CPI_PIPELINE_CONTROL_PACKET_PAD_EMPTY_ENABLE_Pos) 	/*!< 0x00200000 */
#define 	CPI_PIPELINE_CONTROL_PACKET_PAD_EMPTY_ENABLE 	CPI_PIPELINE_CONTROL_PACKET_PAD_EMPTY_ENABLE_Msk
#define 	CPI_PIPELINE_CONTROL_HOT_DISABLE_ENABLE_Pos 	(0x16U)
#define 	CPI_PIPELINE_CONTROL_HOT_DISABLE_ENABLE_Msk 	(0x1UL << CPI_PIPELINE_CONTROL_HOT_DISABLE_ENABLE_Pos) 	/*!< 0x00400000 */
#define 	CPI_PIPELINE_CONTROL_HOT_DISABLE_ENABLE 	CPI_PIPELINE_CONTROL_HOT_DISABLE_ENABLE_Msk
#define CPI_PIPELINE_STATUS 	(0x00008004UL) 	/*<! Block Status Register: This register give information about the internal status of the block. */
#define 	CPI_PIPELINE_STATUS_EMPTY_Pos 	(0x0U)
#define 	CPI_PIPELINE_STATUS_EMPTY_Msk 	(0x1UL << CPI_PIPELINE_STATUS_EMPTY_Pos) 	/*!< 0x00000001 */
#define 	CPI_PIPELINE_STATUS_EMPTY 	CPI_PIPELINE_STATUS_EMPTY_Msk
#define 	CPI_PIPELINE_STATUS_BUSY_Pos 	(0x1U)
#define 	CPI_PIPELINE_STATUS_BUSY_Msk 	(0x1UL << CPI_PIPELINE_STATUS_BUSY_Pos) 	/*!< 0x00000002 */
#define 	CPI_PIPELINE_STATUS_BUSY 	CPI_PIPELINE_STATUS_BUSY_Msk
#define 	CPI_PIPELINE_STATUS_DEEP_LOW_POWER_READY_Pos 	(0x2U)
#define 	CPI_PIPELINE_STATUS_DEEP_LOW_POWER_READY_Msk 	(0x1UL << CPI_PIPELINE_STATUS_DEEP_LOW_POWER_READY_Pos) 	/*!< 0x00000004 */
#define 	CPI_PIPELINE_STATUS_DEEP_LOW_POWER_READY 	CPI_PIPELINE_STATUS_DEEP_LOW_POWER_READY_Msk
#define 	CPI_PIPELINE_STATUS_NO_ATOMIC_PACKET_Pos 	(0x3U)
#define 	CPI_PIPELINE_STATUS_NO_ATOMIC_PACKET_Msk 	(0x1UL << CPI_PIPELINE_STATUS_NO_ATOMIC_PACKET_Pos) 	/*!< 0x00000008 */
#define 	CPI_PIPELINE_STATUS_NO_ATOMIC_PACKET 	CPI_PIPELINE_STATUS_NO_ATOMIC_PACKET_Msk
#define CPI_PACKET_SIZE_CONTROL 	(0x00008008UL) 	/*<!  */
#define 	CPI_PACKET_SIZE_CONTROL_Pos 	(0x0U)
#define 	CPI_PACKET_SIZE_CONTROL_Msk 	(0x1FFFUL << CPI_PACKET_SIZE_CONTROL_Pos) 	/*!< 0x00001FFF */
#define CPI_PACKET_TIME_CONTROL 	(0x0000800CUL) 	/*<! Packet timing control */
#define 	CPI_PACKET_TIME_CONTROL_PERIOD_Pos 	(0x0U)
#define 	CPI_PACKET_TIME_CONTROL_PERIOD_Msk 	(0xFFFFUL << CPI_PACKET_TIME_CONTROL_PERIOD_Pos) 	/*!< 0x0000FFFF */
#define 	CPI_PACKET_TIME_CONTROL_PERIOD 	CPI_PACKET_TIME_CONTROL_PERIOD_Msk
#define 	CPI_PACKET_TIME_CONTROL_BLANKING_Pos 	(0x10U)
#define 	CPI_PACKET_TIME_CONTROL_BLANKING_Msk 	(0xFFFFUL << CPI_PACKET_TIME_CONTROL_BLANKING_Pos) 	/*!< 0xFFFF0000 */
#define 	CPI_PACKET_TIME_CONTROL_BLANKING 	CPI_PACKET_TIME_CONTROL_BLANKING_Msk
#define CPI_FRAME_SIZE_CONTROL 	(0x00008010UL) 	/*<! Frame size control */
#define 	CPI_FRAME_SIZE_CONTROL_Pos 	(0x0U)
#define 	CPI_FRAME_SIZE_CONTROL_Msk 	(0xFFFFUL << CPI_FRAME_SIZE_CONTROL_Pos) 	/*!< 0x0000FFFF */
#define CPI_FRAME_TIME_CONTROL 	(0x00008014UL) 	/*<! Frame timing control */
#define 	CPI_FRAME_TIME_CONTROL_BLANKING_Pos 	(0x0U)
#define 	CPI_FRAME_TIME_CONTROL_BLANKING_Msk 	(0xFFFFUL << CPI_FRAME_TIME_CONTROL_BLANKING_Pos) 	/*!< 0x0000FFFF */
#define 	CPI_FRAME_TIME_CONTROL_BLANKING 	CPI_FRAME_TIME_CONTROL_BLANKING_Msk
#define CPI_OUTPUT_IF_CONTROL 	(0x00008018UL) 	/*<! output interface control in DCIMI IF */
#define 	CPI_OUTPUT_IF_CONTROL_HSYNC_POL_Pos 	(0x0U)
#define 	CPI_OUTPUT_IF_CONTROL_HSYNC_POL_Msk 	(0x1UL << CPI_OUTPUT_IF_CONTROL_HSYNC_POL_Pos) 	/*!< 0x00000001 */
#define 	CPI_OUTPUT_IF_CONTROL_HSYNC_POL 	CPI_OUTPUT_IF_CONTROL_HSYNC_POL_Msk
#define 	CPI_OUTPUT_IF_CONTROL_VSYNC_POL_Pos 	(0x1U)
#define 	CPI_OUTPUT_IF_CONTROL_VSYNC_POL_Msk 	(0x1UL << CPI_OUTPUT_IF_CONTROL_VSYNC_POL_Pos) 	/*!< 0x00000002 */
#define 	CPI_OUTPUT_IF_CONTROL_VSYNC_POL 	CPI_OUTPUT_IF_CONTROL_VSYNC_POL_Msk
#define CPI_PKT_SELF_TEST 	(0x0000801CUL) 	/*<! Self test control for parallel interface */
#define 	CPI_PKT_SELF_TEST_CTRL_Pos 	(0x0U)
#define 	CPI_PKT_SELF_TEST_CTRL_Msk 	(0x7UL << CPI_PKT_SELF_TEST_CTRL_Pos) 	/*!< 0x00000007 */
#define 	CPI_PKT_SELF_TEST_CTRL 	CPI_PKT_SELF_TEST_CTRL_Msk
#define 	CPI_PKT_SELF_TEST_RATE_Pos 	(0x3U)
#define 	CPI_PKT_SELF_TEST_RATE_Msk 	(0x3FFUL << CPI_PKT_SELF_TEST_RATE_Pos) 	/*!< 0x00001FF8 */
#define 	CPI_PKT_SELF_TEST_RATE 	CPI_PKT_SELF_TEST_RATE_Msk
#define 	CPI_PKT_SELF_TEST_REPEAT_Pos 	(0x10U)
#define 	CPI_PKT_SELF_TEST_REPEAT_Msk 	(0x1FFFUL << CPI_PKT_SELF_TEST_REPEAT_Pos) 	/*!< 0x1FFF0000 */
#define 	CPI_PKT_SELF_TEST_REPEAT 	CPI_PKT_SELF_TEST_REPEAT_Msk
#define CPI_PKT_SELF_TEST_DATA 	(0x00008020UL) 	/*<!  */
#define 	CPI_PKT_SELF_TEST_DATA_Pos 	(0x0U)
#define 	CPI_PKT_SELF_TEST_DATA_Msk 	(0xFFUL << CPI_PKT_SELF_TEST_DATA_Pos) 	/*!< 0x000000FF */

/* ------------------------------------------------------")
 * RO: Read Out Register Map
 * ------------------------------------------------------ */

#define RO_READOUT_CTRL 	(0x00009000UL) 	/*<! Analog readout control. */
#define 	RO_READOUT_CTRL_TEST_PIXEL_MUX_EN_Pos 	(0x0U)
#define 	RO_READOUT_CTRL_TEST_PIXEL_MUX_EN_Msk 	(0x1UL << RO_READOUT_CTRL_TEST_PIXEL_MUX_EN_Pos) 	/*!< 0x00000001 */
#define 	RO_READOUT_CTRL_TEST_PIXEL_MUX_EN 	RO_READOUT_CTRL_TEST_PIXEL_MUX_EN_Msk
#define 	RO_READOUT_CTRL_SELF_TEST_EN_Pos 	(0x1U)
#define 	RO_READOUT_CTRL_SELF_TEST_EN_Msk 	(0x1UL << RO_READOUT_CTRL_SELF_TEST_EN_Pos) 	/*!< 0x00000002 */
#define 	RO_READOUT_CTRL_SELF_TEST_EN 	RO_READOUT_CTRL_SELF_TEST_EN_Msk
#define 	RO_READOUT_CTRL_CPM_RECORD_MODE_EN_Pos 	(0x2U)
#define 	RO_READOUT_CTRL_CPM_RECORD_MODE_EN_Msk 	(0x1UL << RO_READOUT_CTRL_CPM_RECORD_MODE_EN_Pos) 	/*!< 0x00000004 */
#define 	RO_READOUT_CTRL_CPM_RECORD_MODE_EN 	RO_READOUT_CTRL_CPM_RECORD_MODE_EN_Msk
#define 	RO_READOUT_CTRL_ANALOG_PIPE_EN_Pos 	(0x3U)
#define 	RO_READOUT_CTRL_ANALOG_PIPE_EN_Msk 	(0x1UL << RO_READOUT_CTRL_ANALOG_PIPE_EN_Pos) 	/*!< 0x00000008 */
#define 	RO_READOUT_CTRL_ANALOG_PIPE_EN 	RO_READOUT_CTRL_ANALOG_PIPE_EN_Msk
#define 	RO_READOUT_CTRL_ERC_SELF_TEST_EN_Pos 	(0x4U)
#define 	RO_READOUT_CTRL_ERC_SELF_TEST_EN_Msk 	(0x1UL << RO_READOUT_CTRL_ERC_SELF_TEST_EN_Pos) 	/*!< 0x00000010 */
#define 	RO_READOUT_CTRL_ERC_SELF_TEST_EN 	RO_READOUT_CTRL_ERC_SELF_TEST_EN_Msk
#define 	RO_READOUT_CTRL_INV_POL_TD_Pos 	(0x5U)
#define 	RO_READOUT_CTRL_INV_POL_TD_Msk 	(0x1UL << RO_READOUT_CTRL_INV_POL_TD_Pos) 	/*!< 0x00000020 */
#define 	RO_READOUT_CTRL_INV_POL_TD 	RO_READOUT_CTRL_INV_POL_TD_Msk
#define 	RO_READOUT_CTRL_FLIP_X_Pos 	(0x6U)
#define 	RO_READOUT_CTRL_FLIP_X_Msk 	(0x1UL << RO_READOUT_CTRL_FLIP_X_Pos) 	/*!< 0x00000040 */
#define 	RO_READOUT_CTRL_FLIP_X 	RO_READOUT_CTRL_FLIP_X_Msk
#define 	RO_READOUT_CTRL_FLIP_Y_Pos 	(0x7U)
#define 	RO_READOUT_CTRL_FLIP_Y_Msk 	(0x1UL << RO_READOUT_CTRL_FLIP_Y_Pos) 	/*!< 0x00000080 */
#define 	RO_READOUT_CTRL_FLIP_Y 	RO_READOUT_CTRL_FLIP_Y_Msk
#define 	RO_READOUT_CTRL_DIGITAL_PIPE_EN_Pos 	(0x9U)
#define 	RO_READOUT_CTRL_DIGITAL_PIPE_EN_Msk 	(0x1UL << RO_READOUT_CTRL_DIGITAL_PIPE_EN_Pos) 	/*!< 0x00000200 */
#define 	RO_READOUT_CTRL_DIGITAL_PIPE_EN 	RO_READOUT_CTRL_DIGITAL_PIPE_EN_Msk
#define 	RO_READOUT_CTRL_AVOID_BPRESS_TD_Pos 	(0xAU)
#define 	RO_READOUT_CTRL_AVOID_BPRESS_TD_Msk 	(0x1UL << RO_READOUT_CTRL_AVOID_BPRESS_TD_Pos) 	/*!< 0x00000400 */
#define 	RO_READOUT_CTRL_AVOID_BPRESS_TD 	RO_READOUT_CTRL_AVOID_BPRESS_TD_Msk
#define 	RO_READOUT_CTRL_DROP_EN_Pos 	(0xCU)
#define 	RO_READOUT_CTRL_DROP_EN_Msk 	(0x1UL << RO_READOUT_CTRL_DROP_EN_Pos) 	/*!< 0x00001000 */
#define 	RO_READOUT_CTRL_DROP_EN 	RO_READOUT_CTRL_DROP_EN_Msk
#define 	RO_READOUT_CTRL_DROP_ON_FULL_EN_Pos 	(0xDU)
#define 	RO_READOUT_CTRL_DROP_ON_FULL_EN_Msk 	(0x1UL << RO_READOUT_CTRL_DROP_ON_FULL_EN_Pos) 	/*!< 0x00002000 */
#define 	RO_READOUT_CTRL_DROP_ON_FULL_EN 	RO_READOUT_CTRL_DROP_ON_FULL_EN_Msk
#define 	RO_READOUT_CTRL_DELAY_TD_INT_X_ACT_FAL_Pos 	(0xEU)
#define 	RO_READOUT_CTRL_DELAY_TD_INT_X_ACT_FAL_Msk 	(0xFUL << RO_READOUT_CTRL_DELAY_TD_INT_X_ACT_FAL_Pos) 	/*!< 0x0003C000 */
#define 	RO_READOUT_CTRL_DELAY_TD_INT_X_ACT_FAL 	RO_READOUT_CTRL_DELAY_TD_INT_X_ACT_FAL_Msk
#define 	RO_READOUT_CTRL_DELAY_TD_INT_X_ACT_RIS_Pos 	(0x12U)
#define 	RO_READOUT_CTRL_DELAY_TD_INT_X_ACT_RIS_Msk 	(0xFUL << RO_READOUT_CTRL_DELAY_TD_INT_X_ACT_RIS_Pos) 	/*!< 0x003C0000 */
#define 	RO_READOUT_CTRL_DELAY_TD_INT_X_ACT_RIS 	RO_READOUT_CTRL_DELAY_TD_INT_X_ACT_RIS_Msk
#define RO_RO_FSM_CTRL 	(0x00009004UL) 	/*<! Readout state machine delays. */
#define 	RO_FSM_CTRL_DELAY_SAMPLE_LINE_Pos 	(0x0U)
#define 	RO_FSM_CTRL_DELAY_SAMPLE_LINE_Msk 	(0x1FFUL << RO_FSM_CTRL_DELAY_SAMPLE_LINE_Pos) 	/*!< 0x000001FF */
#define 	RO_FSM_CTRL_DELAY_SAMPLE_LINE 	RO_FSM_CTRL_DELAY_SAMPLE_LINE_Msk
#define 	RO_FSM_CTRL_DELAY_RELEASE_ACK_Pos 	(0x9U)
#define 	RO_FSM_CTRL_DELAY_RELEASE_ACK_Msk 	(0x1FFUL << RO_FSM_CTRL_DELAY_RELEASE_ACK_Pos) 	/*!< 0x0003FE00 */
#define 	RO_FSM_CTRL_DELAY_RELEASE_ACK 	RO_FSM_CTRL_DELAY_RELEASE_ACK_Msk
#define RO_TIME_BASE_CTRL 	(0x00009008UL) 	/*<! Time Base Configuration. */
#define 	RO_TIME_BASE_CTRL_ENABLE_Pos 	(0x0U)
#define 	RO_TIME_BASE_CTRL_ENABLE_Msk 	(0x1UL << RO_TIME_BASE_CTRL_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	RO_TIME_BASE_CTRL_ENABLE 	RO_TIME_BASE_CTRL_ENABLE_Msk
#define 	RO_TIME_BASE_CTRL_MODE_Pos 	(0x1U)
#define 	RO_TIME_BASE_CTRL_MODE_Msk 	(0x1UL << RO_TIME_BASE_CTRL_MODE_Pos) 	/*!< 0x00000002 */
#define 	RO_TIME_BASE_CTRL_MODE 	RO_TIME_BASE_CTRL_MODE_Msk
#define 	RO_TIME_BASE_CTRL_EXTERNAL_MODE_Pos 	(0x2U)
#define 	RO_TIME_BASE_CTRL_EXTERNAL_MODE_Msk 	(0x1UL << RO_TIME_BASE_CTRL_EXTERNAL_MODE_Pos) 	/*!< 0x00000004 */
#define 	RO_TIME_BASE_CTRL_EXTERNAL_MODE 	RO_TIME_BASE_CTRL_EXTERNAL_MODE_Msk
#define 	RO_TIME_BASE_CTRL_EXTERNAL_MODE_ENABLE_Pos 	(0x3U)
#define 	RO_TIME_BASE_CTRL_EXTERNAL_MODE_ENABLE_Msk 	(0x1UL << RO_TIME_BASE_CTRL_EXTERNAL_MODE_ENABLE_Pos) 	/*!< 0x00000008 */
#define 	RO_TIME_BASE_CTRL_EXTERNAL_MODE_ENABLE 	RO_TIME_BASE_CTRL_EXTERNAL_MODE_ENABLE_Msk
#define 	RO_TIME_BASE_CTRL_US_COUNTER_MAX_Pos 	(0x4U)
#define 	RO_TIME_BASE_CTRL_US_COUNTER_MAX_Msk 	(0x7FUL << RO_TIME_BASE_CTRL_US_COUNTER_MAX_Pos) 	/*!< 0x000007F0 */
#define 	RO_TIME_BASE_CTRL_US_COUNTER_MAX 	RO_TIME_BASE_CTRL_US_COUNTER_MAX_Msk
#define 	RO_TIME_BASE_CTRL_TH_EVERY_64US_EN_Pos 	(0xBU)
#define 	RO_TIME_BASE_CTRL_TH_EVERY_64US_EN_Msk 	(0x1UL << RO_TIME_BASE_CTRL_TH_EVERY_64US_EN_Pos) 	/*!< 0x00000800 */
#define 	RO_TIME_BASE_CTRL_TH_EVERY_64US_EN 	RO_TIME_BASE_CTRL_TH_EVERY_64US_EN_Msk
#define 	RO_TIME_BASE_CTRL_SRST_Pos 	(0x10U)
#define 	RO_TIME_BASE_CTRL_SRST_Msk 	(0x1UL << RO_TIME_BASE_CTRL_SRST_Pos) 	/*!< 0x00010000 */
#define 	RO_TIME_BASE_CTRL_SRST 	RO_TIME_BASE_CTRL_SRST_Msk
#define RO_OOR_CTRL 	(0x0000900CUL) 	/*<!  */
#define 	RO_OOR_CTRL_CROP_ENABLE_Pos 	(0x0U)
#define 	RO_OOR_CTRL_CROP_ENABLE_Msk 	(0x1UL << RO_OOR_CTRL_CROP_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	RO_OOR_CTRL_CROP_ENABLE 	RO_OOR_CTRL_CROP_ENABLE_Msk
#define 	RO_OOR_CTRL_DETECT_ENABLE_Pos 	(0x1U)
#define 	RO_OOR_CTRL_DETECT_ENABLE_Msk 	(0x1UL << RO_OOR_CTRL_DETECT_ENABLE_Pos) 	/*!< 0x00000002 */
#define 	RO_OOR_CTRL_DETECT_ENABLE 	RO_OOR_CTRL_DETECT_ENABLE_Msk
#define 	RO_OOR_CTRL_RM_TD_Pos 	(0x2U)
#define 	RO_OOR_CTRL_RM_TD_Msk 	(0x1UL << RO_OOR_CTRL_RM_TD_Pos) 	/*!< 0x00000004 */
#define 	RO_OOR_CTRL_RM_TD 	RO_OOR_CTRL_RM_TD_Msk
#define 	RO_OOR_CTRL_CROP_RESET_ORIG_Pos 	(0x4U)
#define 	RO_OOR_CTRL_CROP_RESET_ORIG_Msk 	(0x1UL << RO_OOR_CTRL_CROP_RESET_ORIG_Pos) 	/*!< 0x00000010 */
#define 	RO_OOR_CTRL_CROP_RESET_ORIG 	RO_OOR_CTRL_CROP_RESET_ORIG_Msk
#define RO_OOR_START_POS 	(0x00009010UL) 	/*<! Window start position */
#define 	RO_OOR_START_POS_CROP_X_Pos 	(0x0U)
#define 	RO_OOR_START_POS_CROP_X_Msk 	(0x1FFUL << RO_OOR_START_POS_CROP_X_Pos) 	/*!< 0x000001FF */
#define 	RO_OOR_START_POS_CROP_X 	RO_OOR_START_POS_CROP_X_Msk
#define 	RO_OOR_START_POS_CROP_Y_Pos 	(0x10U)
#define 	RO_OOR_START_POS_CROP_Y_Msk 	(0x1FFUL << RO_OOR_START_POS_CROP_Y_Pos) 	/*!< 0x01FF0000 */
#define 	RO_OOR_START_POS_CROP_Y 	RO_OOR_START_POS_CROP_Y_Msk
#define RO_OOR_END_POS 	(0x00009014UL) 	/*<! Window end position */
#define 	RO_OOR_END_POS_CROP_X_Pos 	(0x0U)
#define 	RO_OOR_END_POS_CROP_X_Msk 	(0x1FFUL << RO_OOR_END_POS_CROP_X_Pos) 	/*!< 0x000001FF */
#define 	RO_OOR_END_POS_CROP_X 	RO_OOR_END_POS_CROP_X_Msk
#define 	RO_OOR_END_POS_CROP_Y_Pos 	(0x10U)
#define 	RO_OOR_END_POS_CROP_Y_Msk 	(0x1FFUL << RO_OOR_END_POS_CROP_Y_Pos) 	/*!< 0x01FF0000 */
#define 	RO_OOR_END_POS_CROP_Y 	RO_OOR_END_POS_CROP_Y_Msk
#define RO_OOR_TD_CNT 	(0x00009018UL) 	/*<! TD out of range counter */
#define 	RO_OOR_TD_CNT_VAL_Pos 	(0x0U)
#define 	RO_OOR_TD_CNT_VAL_Msk 	(0xFFFFFFFFUL << RO_OOR_TD_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_OOR_TD_CNT_VAL 	RO_OOR_TD_CNT_VAL_Msk
#define RO_SELF_TEST_DATA 	(0x0000901CUL) 	/*<! RO or ESP self test EVT21 data */
#define 	RO_SELF_TEST_DATA_Pos 	(0x0U)
#define 	RO_SELF_TEST_DATA_Msk 	(0xFFFFFFFFUL << RO_SELF_TEST_DATA_Pos) 	/*!< 0xFFFFFFFF */
#define RO_OOR_TD_ADDR 	(0x00009020UL) 	/*<! Out of range TD event information */
#define 	RO_OOR_TD_ADDR_X_Pos 	(0x0U)
#define 	RO_OOR_TD_ADDR_X_Msk 	(0x7FFUL << RO_OOR_TD_ADDR_X_Pos) 	/*!< 0x000007FF */
#define 	RO_OOR_TD_ADDR_X 	RO_OOR_TD_ADDR_X_Msk
#define 	RO_OOR_TD_ADDR_Y_Pos 	(0xBU)
#define 	RO_OOR_TD_ADDR_Y_Msk 	(0x3FFUL << RO_OOR_TD_ADDR_Y_Pos) 	/*!< 0x001FF800 */
#define 	RO_OOR_TD_ADDR_Y 	RO_OOR_TD_ADDR_Y_Msk
#define 	RO_OOR_TD_ADDR_POL_Pos 	(0x15U)
#define 	RO_OOR_TD_ADDR_POL_Msk 	(0x1UL << RO_OOR_TD_ADDR_POL_Pos) 	/*!< 0x00200000 */
#define 	RO_OOR_TD_ADDR_POL 	RO_OOR_TD_ADDR_POL_Msk
#define RO_PIPELINE_STATUS 	(0x00009024UL) 	/*<! Readout status */
#define 	RO_PIPELINE_STATUS_EMPTY_Pos 	(0x0U)
#define 	RO_PIPELINE_STATUS_EMPTY_Msk 	(0x1UL << RO_PIPELINE_STATUS_EMPTY_Pos) 	/*!< 0x00000001 */
#define 	RO_PIPELINE_STATUS_EMPTY 	RO_PIPELINE_STATUS_EMPTY_Msk
#define 	RO_PIPELINE_STATUS_BUSY_Pos 	(0x1U)
#define 	RO_PIPELINE_STATUS_BUSY_Msk 	(0x1UL << RO_PIPELINE_STATUS_BUSY_Pos) 	/*!< 0x00000002 */
#define 	RO_PIPELINE_STATUS_BUSY 	RO_PIPELINE_STATUS_BUSY_Msk
#define 	RO_PIPELINE_STATUS_DEEP_LOW_POWER_SEEN_Pos 	(0x2U)
#define 	RO_PIPELINE_STATUS_DEEP_LOW_POWER_SEEN_Msk 	(0x1UL << RO_PIPELINE_STATUS_DEEP_LOW_POWER_SEEN_Pos) 	/*!< 0x00000004 */
#define 	RO_PIPELINE_STATUS_DEEP_LOW_POWER_SEEN 	RO_PIPELINE_STATUS_DEEP_LOW_POWER_SEEN_Msk
#define RO_RO_LP_CTRL 	(0x00009028UL) 	/*<! Activity map and low power ctrl */
#define 	RO_LP_CTRL_CNT_EN_Pos 	(0x0U)
#define 	RO_LP_CTRL_CNT_EN_Msk 	(0x1UL << RO_LP_CTRL_CNT_EN_Pos) 	/*!< 0x00000001 */
#define 	RO_LP_CTRL_CNT_EN 	RO_LP_CTRL_CNT_EN_Msk
#define 	RO_LP_CTRL_OUTPUT_DISABLE_Pos 	(0x1U)
#define 	RO_LP_CTRL_OUTPUT_DISABLE_Msk 	(0x1UL << RO_LP_CTRL_OUTPUT_DISABLE_Pos) 	/*!< 0x00000002 */
#define 	RO_LP_CTRL_OUTPUT_DISABLE 	RO_LP_CTRL_OUTPUT_DISABLE_Msk
#define 	RO_LP_CTRL_KEEP_TH_Pos 	(0x2U)
#define 	RO_LP_CTRL_KEEP_TH_Msk 	(0x1UL << RO_LP_CTRL_KEEP_TH_Pos) 	/*!< 0x00000004 */
#define 	RO_LP_CTRL_KEEP_TH 	RO_LP_CTRL_KEEP_TH_Msk
#define RO_LP_X0 	(0x0000902CUL) 	/*<!  */
#define 	RO_LP_X0_ADDR_Pos 	(0x0U)
#define 	RO_LP_X0_ADDR_Msk 	(0x1FFUL << RO_LP_X0_ADDR_Pos) 	/*!< 0x000001FF */
#define 	RO_LP_X0_ADDR 	RO_LP_X0_ADDR_Msk
#define RO_LP_X1 	(0x00009030UL) 	/*<!  */
#define 	RO_LP_X1_ADDR_Pos 	(0x0U)
#define 	RO_LP_X1_ADDR_Msk 	(0x1FFUL << RO_LP_X1_ADDR_Pos) 	/*!< 0x000001FF */
#define 	RO_LP_X1_ADDR 	RO_LP_X1_ADDR_Msk
#define RO_LP_X2 	(0x00009034UL) 	/*<!  */
#define 	RO_LP_X2_ADDR_Pos 	(0x0U)
#define 	RO_LP_X2_ADDR_Msk 	(0x1FFUL << RO_LP_X2_ADDR_Pos) 	/*!< 0x000001FF */
#define 	RO_LP_X2_ADDR 	RO_LP_X2_ADDR_Msk
#define RO_LP_X3 	(0x00009038UL) 	/*<!  */
#define 	RO_LP_X3_ADDR_Pos 	(0x0U)
#define 	RO_LP_X3_ADDR_Msk 	(0x1FFUL << RO_LP_X3_ADDR_Pos) 	/*!< 0x000001FF */
#define 	RO_LP_X3_ADDR 	RO_LP_X3_ADDR_Msk
#define RO_LP_X4 	(0x0000903CUL) 	/*<!  */
#define 	RO_LP_X4_ADDR_Pos 	(0x0U)
#define 	RO_LP_X4_ADDR_Msk 	(0x1FFUL << RO_LP_X4_ADDR_Pos) 	/*!< 0x000001FF */
#define 	RO_LP_X4_ADDR 	RO_LP_X4_ADDR_Msk
#define RO_LP_Y0 	(0x00009040UL) 	/*<!  */
#define 	RO_LP_Y0_ADDR_Pos 	(0x0U)
#define 	RO_LP_Y0_ADDR_Msk 	(0x1FFUL << RO_LP_Y0_ADDR_Pos) 	/*!< 0x000001FF */
#define 	RO_LP_Y0_ADDR 	RO_LP_Y0_ADDR_Msk
#define RO_LP_Y1 	(0x00009044UL) 	/*<!  */
#define 	RO_LP_Y1_ADDR_Pos 	(0x0U)
#define 	RO_LP_Y1_ADDR_Msk 	(0x1FFUL << RO_LP_Y1_ADDR_Pos) 	/*!< 0x000001FF */
#define 	RO_LP_Y1_ADDR 	RO_LP_Y1_ADDR_Msk
#define RO_LP_Y2 	(0x00009048UL) 	/*<!  */
#define 	RO_LP_Y2_ADDR_Pos 	(0x0U)
#define 	RO_LP_Y2_ADDR_Msk 	(0x1FFUL << RO_LP_Y2_ADDR_Pos) 	/*!< 0x000001FF */
#define 	RO_LP_Y2_ADDR 	RO_LP_Y2_ADDR_Msk
#define RO_LP_Y3 	(0x0000904CUL) 	/*<!  */
#define 	RO_LP_Y3_ADDR_Pos 	(0x0U)
#define 	RO_LP_Y3_ADDR_Msk 	(0x1FFUL << RO_LP_Y3_ADDR_Pos) 	/*!< 0x000001FF */
#define 	RO_LP_Y3_ADDR 	RO_LP_Y3_ADDR_Msk
#define RO_LP_Y4 	(0x00009050UL) 	/*<!  */
#define 	RO_LP_Y4_ADDR_Pos 	(0x0U)
#define 	RO_LP_Y4_ADDR_Msk 	(0x1FFUL << RO_LP_Y4_ADDR_Pos) 	/*!< 0x000001FF */
#define 	RO_LP_Y4_ADDR 	RO_LP_Y4_ADDR_Msk
#define RO_SHADOW_CTRL 	(0x00009054UL) 	/*<! Atomic register read ctrl */
#define 	RO_SHADOW_CTRL_TIMER_EN_Pos 	(0x0U)
#define 	RO_SHADOW_CTRL_TIMER_EN_Msk 	(0x1UL << RO_SHADOW_CTRL_TIMER_EN_Pos) 	/*!< 0x00000001 */
#define 	RO_SHADOW_CTRL_TIMER_EN 	RO_SHADOW_CTRL_TIMER_EN_Msk
#define 	RO_SHADOW_CTRL_IRQ_SW_OVERRIDE_Pos 	(0x1U)
#define 	RO_SHADOW_CTRL_IRQ_SW_OVERRIDE_Msk 	(0x1UL << RO_SHADOW_CTRL_IRQ_SW_OVERRIDE_Pos) 	/*!< 0x00000002 */
#define 	RO_SHADOW_CTRL_IRQ_SW_OVERRIDE 	RO_SHADOW_CTRL_IRQ_SW_OVERRIDE_Msk
#define 	RO_SHADOW_CTRL_RESET_ON_COPY_Pos 	(0x2U)
#define 	RO_SHADOW_CTRL_RESET_ON_COPY_Msk 	(0x1UL << RO_SHADOW_CTRL_RESET_ON_COPY_Pos) 	/*!< 0x00000004 */
#define 	RO_SHADOW_CTRL_RESET_ON_COPY 	RO_SHADOW_CTRL_RESET_ON_COPY_Msk
#define RO_SHADOW_TIMER_THRESHOLD 	(0x00009058UL) 	/*<! Atomic register timer */
#define 	RO_SHADOW_TIMER_THRESHOLD_Pos 	(0x0U)
#define 	RO_SHADOW_TIMER_THRESHOLD_Msk 	(0xFFFFFFFFUL << RO_SHADOW_TIMER_THRESHOLD_Pos) 	/*!< 0xFFFFFFFF */
#define RO_SHADOW_STATUS 	(0x0000905CUL) 	/*<! Atomic register read ctrl */
#define 	RO_SHADOW_STATUS_VALID_Pos 	(0x0U)
#define 	RO_SHADOW_STATUS_VALID_Msk 	(0x1UL << RO_SHADOW_STATUS_VALID_Pos) 	/*!< 0x00000001 */
#define 	RO_SHADOW_STATUS_VALID 	RO_SHADOW_STATUS_VALID_Msk
#define 	RO_SHADOW_STATUS_OVERRUN_Pos 	(0x1U)
#define 	RO_SHADOW_STATUS_OVERRUN_Msk 	(0x1UL << RO_SHADOW_STATUS_OVERRUN_Pos) 	/*!< 0x00000002 */
#define 	RO_SHADOW_STATUS_OVERRUN 	RO_SHADOW_STATUS_OVERRUN_Msk
#define RO_SW_EVT_BYPASS_MSB 	(0x00009060UL) 	/*<!  */
#define 	RO_SW_EVT_BYPASS_MSB_VAL_Pos 	(0x0U)
#define 	RO_SW_EVT_BYPASS_MSB_VAL_Msk 	(0xFFFFFFFFUL << RO_SW_EVT_BYPASS_MSB_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_SW_EVT_BYPASS_MSB_VAL 	RO_SW_EVT_BYPASS_MSB_VAL_Msk
#define RO_SW_EVT_BYPASS_LSB 	(0x00009064UL) 	/*<!  */
#define 	RO_SW_EVT_BYPASS_LSB_VAL_Pos 	(0x0U)
#define 	RO_SW_EVT_BYPASS_LSB_VAL_Msk 	(0xFFFFFFFFUL << RO_SW_EVT_BYPASS_LSB_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_SW_EVT_BYPASS_LSB_VAL 	RO_SW_EVT_BYPASS_LSB_VAL_Msk
#define RO_SW_EVT_BYPASS_CTRL 	(0x00009068UL) 	/*<! Software event bypass control */
#define 	RO_SW_EVT_BYPASS_CTRL_EN_Pos 	(0x0U)
#define 	RO_SW_EVT_BYPASS_CTRL_EN_Msk 	(0x1UL << RO_SW_EVT_BYPASS_CTRL_EN_Pos) 	/*!< 0x00000001 */
#define 	RO_SW_EVT_BYPASS_CTRL_EN 	RO_SW_EVT_BYPASS_CTRL_EN_Msk
#define 	RO_SW_EVT_BYPASS_CTRL_TRIG_Pos 	(0x1U)
#define 	RO_SW_EVT_BYPASS_CTRL_TRIG_Msk 	(0x1UL << RO_SW_EVT_BYPASS_CTRL_TRIG_Pos) 	/*!< 0x00000002 */
#define 	RO_SW_EVT_BYPASS_CTRL_TRIG 	RO_SW_EVT_BYPASS_CTRL_TRIG_Msk
#define 	RO_SW_EVT_BYPASS_CTRL_FIRST_Pos 	(0x2U)
#define 	RO_SW_EVT_BYPASS_CTRL_FIRST_Msk 	(0x1UL << RO_SW_EVT_BYPASS_CTRL_FIRST_Pos) 	/*!< 0x00000004 */
#define 	RO_SW_EVT_BYPASS_CTRL_FIRST 	RO_SW_EVT_BYPASS_CTRL_FIRST_Msk
#define 	RO_SW_EVT_BYPASS_CTRL_STATUS_Pos 	(0x3U)
#define 	RO_SW_EVT_BYPASS_CTRL_STATUS_Msk 	(0x1UL << RO_SW_EVT_BYPASS_CTRL_STATUS_Pos) 	/*!< 0x00000008 */
#define 	RO_SW_EVT_BYPASS_CTRL_STATUS 	RO_SW_EVT_BYPASS_CTRL_STATUS_Msk
#define RO_CRAZY_PIXEL_CTRL00 	(0x00009100UL) 	/*<! Coordinates and validity of CPM entry number 00 */
#define 	RO_CRAZY_PIXEL_CTRL00_X_GROUP_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_CTRL00_X_GROUP_Msk 	(0xFUL << RO_CRAZY_PIXEL_CTRL00_X_GROUP_Pos) 	/*!< 0x0000000F */
#define 	RO_CRAZY_PIXEL_CTRL00_X_GROUP 	RO_CRAZY_PIXEL_CTRL00_X_GROUP_Msk
#define 	RO_CRAZY_PIXEL_CTRL00_Y_Pos 	(0x4U)
#define 	RO_CRAZY_PIXEL_CTRL00_Y_Msk 	(0x1FFUL << RO_CRAZY_PIXEL_CTRL00_Y_Pos) 	/*!< 0x00001FF0 */
#define 	RO_CRAZY_PIXEL_CTRL00_Y 	RO_CRAZY_PIXEL_CTRL00_Y_Msk
#define 	RO_CRAZY_PIXEL_CTRL00_VALID_Pos 	(0x1FU)
#define 	RO_CRAZY_PIXEL_CTRL00_VALID_Msk 	(0x1UL << RO_CRAZY_PIXEL_CTRL00_VALID_Pos) 	/*!< 0x80000000 */
#define 	RO_CRAZY_PIXEL_CTRL00_VALID 	RO_CRAZY_PIXEL_CTRL00_VALID_Msk
#define RO_CRAZY_PIXEL_DATA00 	(0x00009104UL) 	/*<! 32-pixel group of CPM entry number 01 */
#define 	RO_CRAZY_PIXEL_DATA00_DATA_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_DATA00_DATA_Msk 	(0xFFFFFFFFUL << RO_CRAZY_PIXEL_DATA00_DATA_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_CRAZY_PIXEL_DATA00_DATA 	RO_CRAZY_PIXEL_DATA00_DATA_Msk
#define RO_CRAZY_PIXEL_CTRL01 	(0x00009108UL) 	/*<! Coordinates and validity of CPM entry number 02 */
#define 	RO_CRAZY_PIXEL_CTRL01_X_GROUP_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_CTRL01_X_GROUP_Msk 	(0xFUL << RO_CRAZY_PIXEL_CTRL01_X_GROUP_Pos) 	/*!< 0x0000000F */
#define 	RO_CRAZY_PIXEL_CTRL01_X_GROUP 	RO_CRAZY_PIXEL_CTRL01_X_GROUP_Msk
#define 	RO_CRAZY_PIXEL_CTRL01_Y_Pos 	(0x4U)
#define 	RO_CRAZY_PIXEL_CTRL01_Y_Msk 	(0x1FFUL << RO_CRAZY_PIXEL_CTRL01_Y_Pos) 	/*!< 0x00001FF0 */
#define 	RO_CRAZY_PIXEL_CTRL01_Y 	RO_CRAZY_PIXEL_CTRL01_Y_Msk
#define 	RO_CRAZY_PIXEL_CTRL01_VALID_Pos 	(0x1FU)
#define 	RO_CRAZY_PIXEL_CTRL01_VALID_Msk 	(0x1UL << RO_CRAZY_PIXEL_CTRL01_VALID_Pos) 	/*!< 0x80000000 */
#define 	RO_CRAZY_PIXEL_CTRL01_VALID 	RO_CRAZY_PIXEL_CTRL01_VALID_Msk
#define RO_CRAZY_PIXEL_DATA01 	(0x0000910CUL) 	/*<! 32-pixel group of CPM entry number 03 */
#define 	RO_CRAZY_PIXEL_DATA01_DATA_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_DATA01_DATA_Msk 	(0xFFFFFFFFUL << RO_CRAZY_PIXEL_DATA01_DATA_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_CRAZY_PIXEL_DATA01_DATA 	RO_CRAZY_PIXEL_DATA01_DATA_Msk
#define RO_CRAZY_PIXEL_CTRL02 	(0x00009110UL) 	/*<! Coordinates and validity of CPM entry number 04 */
#define 	RO_CRAZY_PIXEL_CTRL02_X_GROUP_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_CTRL02_X_GROUP_Msk 	(0xFUL << RO_CRAZY_PIXEL_CTRL02_X_GROUP_Pos) 	/*!< 0x0000000F */
#define 	RO_CRAZY_PIXEL_CTRL02_X_GROUP 	RO_CRAZY_PIXEL_CTRL02_X_GROUP_Msk
#define 	RO_CRAZY_PIXEL_CTRL02_Y_Pos 	(0x4U)
#define 	RO_CRAZY_PIXEL_CTRL02_Y_Msk 	(0x1FFUL << RO_CRAZY_PIXEL_CTRL02_Y_Pos) 	/*!< 0x00001FF0 */
#define 	RO_CRAZY_PIXEL_CTRL02_Y 	RO_CRAZY_PIXEL_CTRL02_Y_Msk
#define 	RO_CRAZY_PIXEL_CTRL02_VALID_Pos 	(0x1FU)
#define 	RO_CRAZY_PIXEL_CTRL02_VALID_Msk 	(0x1UL << RO_CRAZY_PIXEL_CTRL02_VALID_Pos) 	/*!< 0x80000000 */
#define 	RO_CRAZY_PIXEL_CTRL02_VALID 	RO_CRAZY_PIXEL_CTRL02_VALID_Msk
#define RO_CRAZY_PIXEL_DATA02 	(0x00009114UL) 	/*<! 32-pixel group of CPM entry number 05 */
#define 	RO_CRAZY_PIXEL_DATA02_DATA_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_DATA02_DATA_Msk 	(0xFFFFFFFFUL << RO_CRAZY_PIXEL_DATA02_DATA_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_CRAZY_PIXEL_DATA02_DATA 	RO_CRAZY_PIXEL_DATA02_DATA_Msk
#define RO_CRAZY_PIXEL_CTRL03 	(0x00009118UL) 	/*<! Coordinates and validity of CPM entry number 06 */
#define 	RO_CRAZY_PIXEL_CTRL03_X_GROUP_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_CTRL03_X_GROUP_Msk 	(0xFUL << RO_CRAZY_PIXEL_CTRL03_X_GROUP_Pos) 	/*!< 0x0000000F */
#define 	RO_CRAZY_PIXEL_CTRL03_X_GROUP 	RO_CRAZY_PIXEL_CTRL03_X_GROUP_Msk
#define 	RO_CRAZY_PIXEL_CTRL03_Y_Pos 	(0x4U)
#define 	RO_CRAZY_PIXEL_CTRL03_Y_Msk 	(0x1FFUL << RO_CRAZY_PIXEL_CTRL03_Y_Pos) 	/*!< 0x00001FF0 */
#define 	RO_CRAZY_PIXEL_CTRL03_Y 	RO_CRAZY_PIXEL_CTRL03_Y_Msk
#define 	RO_CRAZY_PIXEL_CTRL03_VALID_Pos 	(0x1FU)
#define 	RO_CRAZY_PIXEL_CTRL03_VALID_Msk 	(0x1UL << RO_CRAZY_PIXEL_CTRL03_VALID_Pos) 	/*!< 0x80000000 */
#define 	RO_CRAZY_PIXEL_CTRL03_VALID 	RO_CRAZY_PIXEL_CTRL03_VALID_Msk
#define RO_CRAZY_PIXEL_DATA03 	(0x0000911CUL) 	/*<! 32-pixel group of CPM entry number 07 */
#define 	RO_CRAZY_PIXEL_DATA03_DATA_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_DATA03_DATA_Msk 	(0xFFFFFFFFUL << RO_CRAZY_PIXEL_DATA03_DATA_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_CRAZY_PIXEL_DATA03_DATA 	RO_CRAZY_PIXEL_DATA03_DATA_Msk
#define RO_CRAZY_PIXEL_CTRL04 	(0x00009120UL) 	/*<! Coordinates and validity of CPM entry number 08 */
#define 	RO_CRAZY_PIXEL_CTRL04_X_GROUP_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_CTRL04_X_GROUP_Msk 	(0xFUL << RO_CRAZY_PIXEL_CTRL04_X_GROUP_Pos) 	/*!< 0x0000000F */
#define 	RO_CRAZY_PIXEL_CTRL04_X_GROUP 	RO_CRAZY_PIXEL_CTRL04_X_GROUP_Msk
#define 	RO_CRAZY_PIXEL_CTRL04_Y_Pos 	(0x4U)
#define 	RO_CRAZY_PIXEL_CTRL04_Y_Msk 	(0x1FFUL << RO_CRAZY_PIXEL_CTRL04_Y_Pos) 	/*!< 0x00001FF0 */
#define 	RO_CRAZY_PIXEL_CTRL04_Y 	RO_CRAZY_PIXEL_CTRL04_Y_Msk
#define 	RO_CRAZY_PIXEL_CTRL04_VALID_Pos 	(0x1FU)
#define 	RO_CRAZY_PIXEL_CTRL04_VALID_Msk 	(0x1UL << RO_CRAZY_PIXEL_CTRL04_VALID_Pos) 	/*!< 0x80000000 */
#define 	RO_CRAZY_PIXEL_CTRL04_VALID 	RO_CRAZY_PIXEL_CTRL04_VALID_Msk
#define RO_CRAZY_PIXEL_DATA04 	(0x00009124UL) 	/*<! 32-pixel group of CPM entry number 09 */
#define 	RO_CRAZY_PIXEL_DATA04_DATA_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_DATA04_DATA_Msk 	(0xFFFFFFFFUL << RO_CRAZY_PIXEL_DATA04_DATA_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_CRAZY_PIXEL_DATA04_DATA 	RO_CRAZY_PIXEL_DATA04_DATA_Msk
#define RO_CRAZY_PIXEL_CTRL05 	(0x00009128UL) 	/*<! Coordinates and validity of CPM entry number 10 */
#define 	RO_CRAZY_PIXEL_CTRL05_X_GROUP_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_CTRL05_X_GROUP_Msk 	(0xFUL << RO_CRAZY_PIXEL_CTRL05_X_GROUP_Pos) 	/*!< 0x0000000F */
#define 	RO_CRAZY_PIXEL_CTRL05_X_GROUP 	RO_CRAZY_PIXEL_CTRL05_X_GROUP_Msk
#define 	RO_CRAZY_PIXEL_CTRL05_Y_Pos 	(0x4U)
#define 	RO_CRAZY_PIXEL_CTRL05_Y_Msk 	(0x1FFUL << RO_CRAZY_PIXEL_CTRL05_Y_Pos) 	/*!< 0x00001FF0 */
#define 	RO_CRAZY_PIXEL_CTRL05_Y 	RO_CRAZY_PIXEL_CTRL05_Y_Msk
#define 	RO_CRAZY_PIXEL_CTRL05_VALID_Pos 	(0x1FU)
#define 	RO_CRAZY_PIXEL_CTRL05_VALID_Msk 	(0x1UL << RO_CRAZY_PIXEL_CTRL05_VALID_Pos) 	/*!< 0x80000000 */
#define 	RO_CRAZY_PIXEL_CTRL05_VALID 	RO_CRAZY_PIXEL_CTRL05_VALID_Msk
#define RO_CRAZY_PIXEL_DATA05 	(0x0000912CUL) 	/*<! 32-pixel group of CPM entry number 11 */
#define 	RO_CRAZY_PIXEL_DATA05_DATA_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_DATA05_DATA_Msk 	(0xFFFFFFFFUL << RO_CRAZY_PIXEL_DATA05_DATA_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_CRAZY_PIXEL_DATA05_DATA 	RO_CRAZY_PIXEL_DATA05_DATA_Msk
#define RO_CRAZY_PIXEL_CTRL06 	(0x00009130UL) 	/*<! Coordinates and validity of CPM entry number 12 */
#define 	RO_CRAZY_PIXEL_CTRL06_X_GROUP_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_CTRL06_X_GROUP_Msk 	(0xFUL << RO_CRAZY_PIXEL_CTRL06_X_GROUP_Pos) 	/*!< 0x0000000F */
#define 	RO_CRAZY_PIXEL_CTRL06_X_GROUP 	RO_CRAZY_PIXEL_CTRL06_X_GROUP_Msk
#define 	RO_CRAZY_PIXEL_CTRL06_Y_Pos 	(0x4U)
#define 	RO_CRAZY_PIXEL_CTRL06_Y_Msk 	(0x1FFUL << RO_CRAZY_PIXEL_CTRL06_Y_Pos) 	/*!< 0x00001FF0 */
#define 	RO_CRAZY_PIXEL_CTRL06_Y 	RO_CRAZY_PIXEL_CTRL06_Y_Msk
#define 	RO_CRAZY_PIXEL_CTRL06_VALID_Pos 	(0x1FU)
#define 	RO_CRAZY_PIXEL_CTRL06_VALID_Msk 	(0x1UL << RO_CRAZY_PIXEL_CTRL06_VALID_Pos) 	/*!< 0x80000000 */
#define 	RO_CRAZY_PIXEL_CTRL06_VALID 	RO_CRAZY_PIXEL_CTRL06_VALID_Msk
#define RO_CRAZY_PIXEL_DATA06 	(0x00009134UL) 	/*<! 32-pixel group of CPM entry number 13 */
#define 	RO_CRAZY_PIXEL_DATA06_DATA_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_DATA06_DATA_Msk 	(0xFFFFFFFFUL << RO_CRAZY_PIXEL_DATA06_DATA_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_CRAZY_PIXEL_DATA06_DATA 	RO_CRAZY_PIXEL_DATA06_DATA_Msk
#define RO_CRAZY_PIXEL_CTRL07 	(0x00009138UL) 	/*<! Coordinates and validity of CPM entry number 14 */
#define 	RO_CRAZY_PIXEL_CTRL07_X_GROUP_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_CTRL07_X_GROUP_Msk 	(0xFUL << RO_CRAZY_PIXEL_CTRL07_X_GROUP_Pos) 	/*!< 0x0000000F */
#define 	RO_CRAZY_PIXEL_CTRL07_X_GROUP 	RO_CRAZY_PIXEL_CTRL07_X_GROUP_Msk
#define 	RO_CRAZY_PIXEL_CTRL07_Y_Pos 	(0x4U)
#define 	RO_CRAZY_PIXEL_CTRL07_Y_Msk 	(0x1FFUL << RO_CRAZY_PIXEL_CTRL07_Y_Pos) 	/*!< 0x00001FF0 */
#define 	RO_CRAZY_PIXEL_CTRL07_Y 	RO_CRAZY_PIXEL_CTRL07_Y_Msk
#define 	RO_CRAZY_PIXEL_CTRL07_VALID_Pos 	(0x1FU)
#define 	RO_CRAZY_PIXEL_CTRL07_VALID_Msk 	(0x1UL << RO_CRAZY_PIXEL_CTRL07_VALID_Pos) 	/*!< 0x80000000 */
#define 	RO_CRAZY_PIXEL_CTRL07_VALID 	RO_CRAZY_PIXEL_CTRL07_VALID_Msk
#define RO_CRAZY_PIXEL_DATA07 	(0x0000913CUL) 	/*<! 32-pixel group of CPM entry number 15 */
#define 	RO_CRAZY_PIXEL_DATA07_DATA_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_DATA07_DATA_Msk 	(0xFFFFFFFFUL << RO_CRAZY_PIXEL_DATA07_DATA_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_CRAZY_PIXEL_DATA07_DATA 	RO_CRAZY_PIXEL_DATA07_DATA_Msk
#define RO_CRAZY_PIXEL_CTRL08 	(0x00009140UL) 	/*<! Coordinates and validity of CPM entry number 16 */
#define 	RO_CRAZY_PIXEL_CTRL08_X_GROUP_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_CTRL08_X_GROUP_Msk 	(0xFUL << RO_CRAZY_PIXEL_CTRL08_X_GROUP_Pos) 	/*!< 0x0000000F */
#define 	RO_CRAZY_PIXEL_CTRL08_X_GROUP 	RO_CRAZY_PIXEL_CTRL08_X_GROUP_Msk
#define 	RO_CRAZY_PIXEL_CTRL08_Y_Pos 	(0x4U)
#define 	RO_CRAZY_PIXEL_CTRL08_Y_Msk 	(0x1FFUL << RO_CRAZY_PIXEL_CTRL08_Y_Pos) 	/*!< 0x00001FF0 */
#define 	RO_CRAZY_PIXEL_CTRL08_Y 	RO_CRAZY_PIXEL_CTRL08_Y_Msk
#define 	RO_CRAZY_PIXEL_CTRL08_VALID_Pos 	(0x1FU)
#define 	RO_CRAZY_PIXEL_CTRL08_VALID_Msk 	(0x1UL << RO_CRAZY_PIXEL_CTRL08_VALID_Pos) 	/*!< 0x80000000 */
#define 	RO_CRAZY_PIXEL_CTRL08_VALID 	RO_CRAZY_PIXEL_CTRL08_VALID_Msk
#define RO_CRAZY_PIXEL_DATA08 	(0x00009144UL) 	/*<! 32-pixel group of CPM entry number 17 */
#define 	RO_CRAZY_PIXEL_DATA08_DATA_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_DATA08_DATA_Msk 	(0xFFFFFFFFUL << RO_CRAZY_PIXEL_DATA08_DATA_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_CRAZY_PIXEL_DATA08_DATA 	RO_CRAZY_PIXEL_DATA08_DATA_Msk
#define RO_CRAZY_PIXEL_CTRL09 	(0x00009148UL) 	/*<! Coordinates and validity of CPM entry number 18 */
#define 	RO_CRAZY_PIXEL_CTRL09_X_GROUP_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_CTRL09_X_GROUP_Msk 	(0xFUL << RO_CRAZY_PIXEL_CTRL09_X_GROUP_Pos) 	/*!< 0x0000000F */
#define 	RO_CRAZY_PIXEL_CTRL09_X_GROUP 	RO_CRAZY_PIXEL_CTRL09_X_GROUP_Msk
#define 	RO_CRAZY_PIXEL_CTRL09_Y_Pos 	(0x4U)
#define 	RO_CRAZY_PIXEL_CTRL09_Y_Msk 	(0x1FFUL << RO_CRAZY_PIXEL_CTRL09_Y_Pos) 	/*!< 0x00001FF0 */
#define 	RO_CRAZY_PIXEL_CTRL09_Y 	RO_CRAZY_PIXEL_CTRL09_Y_Msk
#define 	RO_CRAZY_PIXEL_CTRL09_VALID_Pos 	(0x1FU)
#define 	RO_CRAZY_PIXEL_CTRL09_VALID_Msk 	(0x1UL << RO_CRAZY_PIXEL_CTRL09_VALID_Pos) 	/*!< 0x80000000 */
#define 	RO_CRAZY_PIXEL_CTRL09_VALID 	RO_CRAZY_PIXEL_CTRL09_VALID_Msk
#define RO_CRAZY_PIXEL_DATA09 	(0x0000914CUL) 	/*<! 32-pixel group of CPM entry number 19 */
#define 	RO_CRAZY_PIXEL_DATA09_DATA_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_DATA09_DATA_Msk 	(0xFFFFFFFFUL << RO_CRAZY_PIXEL_DATA09_DATA_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_CRAZY_PIXEL_DATA09_DATA 	RO_CRAZY_PIXEL_DATA09_DATA_Msk
#define RO_CRAZY_PIXEL_CTRL10 	(0x00009150UL) 	/*<! Coordinates and validity of CPM entry number 20 */
#define 	RO_CRAZY_PIXEL_CTRL10_X_GROUP_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_CTRL10_X_GROUP_Msk 	(0xFUL << RO_CRAZY_PIXEL_CTRL10_X_GROUP_Pos) 	/*!< 0x0000000F */
#define 	RO_CRAZY_PIXEL_CTRL10_X_GROUP 	RO_CRAZY_PIXEL_CTRL10_X_GROUP_Msk
#define 	RO_CRAZY_PIXEL_CTRL10_Y_Pos 	(0x4U)
#define 	RO_CRAZY_PIXEL_CTRL10_Y_Msk 	(0x1FFUL << RO_CRAZY_PIXEL_CTRL10_Y_Pos) 	/*!< 0x00001FF0 */
#define 	RO_CRAZY_PIXEL_CTRL10_Y 	RO_CRAZY_PIXEL_CTRL10_Y_Msk
#define 	RO_CRAZY_PIXEL_CTRL10_VALID_Pos 	(0x1FU)
#define 	RO_CRAZY_PIXEL_CTRL10_VALID_Msk 	(0x1UL << RO_CRAZY_PIXEL_CTRL10_VALID_Pos) 	/*!< 0x80000000 */
#define 	RO_CRAZY_PIXEL_CTRL10_VALID 	RO_CRAZY_PIXEL_CTRL10_VALID_Msk
#define RO_CRAZY_PIXEL_DATA10 	(0x00009154UL) 	/*<! 32-pixel group of CPM entry number 21 */
#define 	RO_CRAZY_PIXEL_DATA10_DATA_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_DATA10_DATA_Msk 	(0xFFFFFFFFUL << RO_CRAZY_PIXEL_DATA10_DATA_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_CRAZY_PIXEL_DATA10_DATA 	RO_CRAZY_PIXEL_DATA10_DATA_Msk
#define RO_CRAZY_PIXEL_CTRL11 	(0x00009158UL) 	/*<! Coordinates and validity of CPM entry number 22 */
#define 	RO_CRAZY_PIXEL_CTRL11_X_GROUP_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_CTRL11_X_GROUP_Msk 	(0xFUL << RO_CRAZY_PIXEL_CTRL11_X_GROUP_Pos) 	/*!< 0x0000000F */
#define 	RO_CRAZY_PIXEL_CTRL11_X_GROUP 	RO_CRAZY_PIXEL_CTRL11_X_GROUP_Msk
#define 	RO_CRAZY_PIXEL_CTRL11_Y_Pos 	(0x4U)
#define 	RO_CRAZY_PIXEL_CTRL11_Y_Msk 	(0x1FFUL << RO_CRAZY_PIXEL_CTRL11_Y_Pos) 	/*!< 0x00001FF0 */
#define 	RO_CRAZY_PIXEL_CTRL11_Y 	RO_CRAZY_PIXEL_CTRL11_Y_Msk
#define 	RO_CRAZY_PIXEL_CTRL11_VALID_Pos 	(0x1FU)
#define 	RO_CRAZY_PIXEL_CTRL11_VALID_Msk 	(0x1UL << RO_CRAZY_PIXEL_CTRL11_VALID_Pos) 	/*!< 0x80000000 */
#define 	RO_CRAZY_PIXEL_CTRL11_VALID 	RO_CRAZY_PIXEL_CTRL11_VALID_Msk
#define RO_CRAZY_PIXEL_DATA11 	(0x0000915CUL) 	/*<! 32-pixel group of CPM entry number 23 */
#define 	RO_CRAZY_PIXEL_DATA11_DATA_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_DATA11_DATA_Msk 	(0xFFFFFFFFUL << RO_CRAZY_PIXEL_DATA11_DATA_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_CRAZY_PIXEL_DATA11_DATA 	RO_CRAZY_PIXEL_DATA11_DATA_Msk
#define RO_CRAZY_PIXEL_CTRL12 	(0x00009160UL) 	/*<! Coordinates and validity of CPM entry number 24 */
#define 	RO_CRAZY_PIXEL_CTRL12_X_GROUP_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_CTRL12_X_GROUP_Msk 	(0xFUL << RO_CRAZY_PIXEL_CTRL12_X_GROUP_Pos) 	/*!< 0x0000000F */
#define 	RO_CRAZY_PIXEL_CTRL12_X_GROUP 	RO_CRAZY_PIXEL_CTRL12_X_GROUP_Msk
#define 	RO_CRAZY_PIXEL_CTRL12_Y_Pos 	(0x4U)
#define 	RO_CRAZY_PIXEL_CTRL12_Y_Msk 	(0x1FFUL << RO_CRAZY_PIXEL_CTRL12_Y_Pos) 	/*!< 0x00001FF0 */
#define 	RO_CRAZY_PIXEL_CTRL12_Y 	RO_CRAZY_PIXEL_CTRL12_Y_Msk
#define 	RO_CRAZY_PIXEL_CTRL12_VALID_Pos 	(0x1FU)
#define 	RO_CRAZY_PIXEL_CTRL12_VALID_Msk 	(0x1UL << RO_CRAZY_PIXEL_CTRL12_VALID_Pos) 	/*!< 0x80000000 */
#define 	RO_CRAZY_PIXEL_CTRL12_VALID 	RO_CRAZY_PIXEL_CTRL12_VALID_Msk
#define RO_CRAZY_PIXEL_DATA12 	(0x00009164UL) 	/*<! 32-pixel group of CPM entry number 25 */
#define 	RO_CRAZY_PIXEL_DATA12_DATA_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_DATA12_DATA_Msk 	(0xFFFFFFFFUL << RO_CRAZY_PIXEL_DATA12_DATA_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_CRAZY_PIXEL_DATA12_DATA 	RO_CRAZY_PIXEL_DATA12_DATA_Msk
#define RO_CRAZY_PIXEL_CTRL13 	(0x00009168UL) 	/*<! Coordinates and validity of CPM entry number 26 */
#define 	RO_CRAZY_PIXEL_CTRL13_X_GROUP_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_CTRL13_X_GROUP_Msk 	(0xFUL << RO_CRAZY_PIXEL_CTRL13_X_GROUP_Pos) 	/*!< 0x0000000F */
#define 	RO_CRAZY_PIXEL_CTRL13_X_GROUP 	RO_CRAZY_PIXEL_CTRL13_X_GROUP_Msk
#define 	RO_CRAZY_PIXEL_CTRL13_Y_Pos 	(0x4U)
#define 	RO_CRAZY_PIXEL_CTRL13_Y_Msk 	(0x1FFUL << RO_CRAZY_PIXEL_CTRL13_Y_Pos) 	/*!< 0x00001FF0 */
#define 	RO_CRAZY_PIXEL_CTRL13_Y 	RO_CRAZY_PIXEL_CTRL13_Y_Msk
#define 	RO_CRAZY_PIXEL_CTRL13_VALID_Pos 	(0x1FU)
#define 	RO_CRAZY_PIXEL_CTRL13_VALID_Msk 	(0x1UL << RO_CRAZY_PIXEL_CTRL13_VALID_Pos) 	/*!< 0x80000000 */
#define 	RO_CRAZY_PIXEL_CTRL13_VALID 	RO_CRAZY_PIXEL_CTRL13_VALID_Msk
#define RO_CRAZY_PIXEL_DATA13 	(0x0000916CUL) 	/*<! 32-pixel group of CPM entry number 27 */
#define 	RO_CRAZY_PIXEL_DATA13_DATA_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_DATA13_DATA_Msk 	(0xFFFFFFFFUL << RO_CRAZY_PIXEL_DATA13_DATA_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_CRAZY_PIXEL_DATA13_DATA 	RO_CRAZY_PIXEL_DATA13_DATA_Msk
#define RO_CRAZY_PIXEL_CTRL14 	(0x00009170UL) 	/*<! Coordinates and validity of CPM entry number 28 */
#define 	RO_CRAZY_PIXEL_CTRL14_X_GROUP_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_CTRL14_X_GROUP_Msk 	(0xFUL << RO_CRAZY_PIXEL_CTRL14_X_GROUP_Pos) 	/*!< 0x0000000F */
#define 	RO_CRAZY_PIXEL_CTRL14_X_GROUP 	RO_CRAZY_PIXEL_CTRL14_X_GROUP_Msk
#define 	RO_CRAZY_PIXEL_CTRL14_Y_Pos 	(0x4U)
#define 	RO_CRAZY_PIXEL_CTRL14_Y_Msk 	(0x1FFUL << RO_CRAZY_PIXEL_CTRL14_Y_Pos) 	/*!< 0x00001FF0 */
#define 	RO_CRAZY_PIXEL_CTRL14_Y 	RO_CRAZY_PIXEL_CTRL14_Y_Msk
#define 	RO_CRAZY_PIXEL_CTRL14_VALID_Pos 	(0x1FU)
#define 	RO_CRAZY_PIXEL_CTRL14_VALID_Msk 	(0x1UL << RO_CRAZY_PIXEL_CTRL14_VALID_Pos) 	/*!< 0x80000000 */
#define 	RO_CRAZY_PIXEL_CTRL14_VALID 	RO_CRAZY_PIXEL_CTRL14_VALID_Msk
#define RO_CRAZY_PIXEL_DATA14 	(0x00009174UL) 	/*<! 32-pixel group of CPM entry number 29 */
#define 	RO_CRAZY_PIXEL_DATA14_DATA_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_DATA14_DATA_Msk 	(0xFFFFFFFFUL << RO_CRAZY_PIXEL_DATA14_DATA_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_CRAZY_PIXEL_DATA14_DATA 	RO_CRAZY_PIXEL_DATA14_DATA_Msk
#define RO_CRAZY_PIXEL_CTRL15 	(0x00009178UL) 	/*<! Coordinates and validity of CPM entry number 30 */
#define 	RO_CRAZY_PIXEL_CTRL15_X_GROUP_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_CTRL15_X_GROUP_Msk 	(0xFUL << RO_CRAZY_PIXEL_CTRL15_X_GROUP_Pos) 	/*!< 0x0000000F */
#define 	RO_CRAZY_PIXEL_CTRL15_X_GROUP 	RO_CRAZY_PIXEL_CTRL15_X_GROUP_Msk
#define 	RO_CRAZY_PIXEL_CTRL15_Y_Pos 	(0x4U)
#define 	RO_CRAZY_PIXEL_CTRL15_Y_Msk 	(0x1FFUL << RO_CRAZY_PIXEL_CTRL15_Y_Pos) 	/*!< 0x00001FF0 */
#define 	RO_CRAZY_PIXEL_CTRL15_Y 	RO_CRAZY_PIXEL_CTRL15_Y_Msk
#define 	RO_CRAZY_PIXEL_CTRL15_VALID_Pos 	(0x1FU)
#define 	RO_CRAZY_PIXEL_CTRL15_VALID_Msk 	(0x1UL << RO_CRAZY_PIXEL_CTRL15_VALID_Pos) 	/*!< 0x80000000 */
#define 	RO_CRAZY_PIXEL_CTRL15_VALID 	RO_CRAZY_PIXEL_CTRL15_VALID_Msk
#define RO_CRAZY_PIXEL_DATA15 	(0x0000917CUL) 	/*<! 32-pixel group of CPM entry number 31 */
#define 	RO_CRAZY_PIXEL_DATA15_DATA_Pos 	(0x0U)
#define 	RO_CRAZY_PIXEL_DATA15_DATA_Msk 	(0xFFFFFFFFUL << RO_CRAZY_PIXEL_DATA15_DATA_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_CRAZY_PIXEL_DATA15_DATA 	RO_CRAZY_PIXEL_DATA15_DATA_Msk
#define RO_LP_CNT00 	(0x00009200UL) 	/*<! lp_event_counter_00 */
#define 	RO_LP_CNT00_CNT_VAL_Pos 	(0x0U)
#define 	RO_LP_CNT00_CNT_VAL_Msk 	(0xFFFFFFFFUL << RO_LP_CNT00_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_LP_CNT00_CNT_VAL 	RO_LP_CNT00_CNT_VAL_Msk
#define RO_LP_CNT01 	(0x00009204UL) 	/*<! lp_event_counter_01 */
#define 	RO_LP_CNT01_CNT_VAL_Pos 	(0x0U)
#define 	RO_LP_CNT01_CNT_VAL_Msk 	(0xFFFFFFFFUL << RO_LP_CNT01_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_LP_CNT01_CNT_VAL 	RO_LP_CNT01_CNT_VAL_Msk
#define RO_LP_CNT02 	(0x00009208UL) 	/*<! lp_event_counter_02 */
#define 	RO_LP_CNT02_CNT_VAL_Pos 	(0x0U)
#define 	RO_LP_CNT02_CNT_VAL_Msk 	(0xFFFFFFFFUL << RO_LP_CNT02_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_LP_CNT02_CNT_VAL 	RO_LP_CNT02_CNT_VAL_Msk
#define RO_LP_CNT03 	(0x0000920CUL) 	/*<! lp_event_counter_03 */
#define 	RO_LP_CNT03_CNT_VAL_Pos 	(0x0U)
#define 	RO_LP_CNT03_CNT_VAL_Msk 	(0xFFFFFFFFUL << RO_LP_CNT03_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_LP_CNT03_CNT_VAL 	RO_LP_CNT03_CNT_VAL_Msk
#define RO_LP_CNT04 	(0x00009210UL) 	/*<! lp_event_counter_04 */
#define 	RO_LP_CNT04_CNT_VAL_Pos 	(0x0U)
#define 	RO_LP_CNT04_CNT_VAL_Msk 	(0xFFFFFFFFUL << RO_LP_CNT04_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_LP_CNT04_CNT_VAL 	RO_LP_CNT04_CNT_VAL_Msk
#define RO_LP_CNT05 	(0x00009214UL) 	/*<! lp_event_counter_05 */
#define 	RO_LP_CNT05_CNT_VAL_Pos 	(0x0U)
#define 	RO_LP_CNT05_CNT_VAL_Msk 	(0xFFFFFFFFUL << RO_LP_CNT05_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_LP_CNT05_CNT_VAL 	RO_LP_CNT05_CNT_VAL_Msk
#define RO_LP_CNT06 	(0x00009218UL) 	/*<! lp_event_counter_06 */
#define 	RO_LP_CNT06_CNT_VAL_Pos 	(0x0U)
#define 	RO_LP_CNT06_CNT_VAL_Msk 	(0xFFFFFFFFUL << RO_LP_CNT06_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_LP_CNT06_CNT_VAL 	RO_LP_CNT06_CNT_VAL_Msk
#define RO_LP_CNT07 	(0x0000921CUL) 	/*<! lp_event_counter_07 */
#define 	RO_LP_CNT07_CNT_VAL_Pos 	(0x0U)
#define 	RO_LP_CNT07_CNT_VAL_Msk 	(0xFFFFFFFFUL << RO_LP_CNT07_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_LP_CNT07_CNT_VAL 	RO_LP_CNT07_CNT_VAL_Msk
#define RO_LP_CNT08 	(0x00009220UL) 	/*<! lp_event_counter_08 */
#define 	RO_LP_CNT08_CNT_VAL_Pos 	(0x0U)
#define 	RO_LP_CNT08_CNT_VAL_Msk 	(0xFFFFFFFFUL << RO_LP_CNT08_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_LP_CNT08_CNT_VAL 	RO_LP_CNT08_CNT_VAL_Msk
#define RO_LP_CNT09 	(0x00009224UL) 	/*<! lp_event_counter_09 */
#define 	RO_LP_CNT09_CNT_VAL_Pos 	(0x0U)
#define 	RO_LP_CNT09_CNT_VAL_Msk 	(0xFFFFFFFFUL << RO_LP_CNT09_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_LP_CNT09_CNT_VAL 	RO_LP_CNT09_CNT_VAL_Msk
#define RO_LP_CNT10 	(0x00009228UL) 	/*<! lp_event_counter_10 */
#define 	RO_LP_CNT10_CNT_VAL_Pos 	(0x0U)
#define 	RO_LP_CNT10_CNT_VAL_Msk 	(0xFFFFFFFFUL << RO_LP_CNT10_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_LP_CNT10_CNT_VAL 	RO_LP_CNT10_CNT_VAL_Msk
#define RO_LP_CNT11 	(0x0000922CUL) 	/*<! lp_event_counter_11 */
#define 	RO_LP_CNT11_CNT_VAL_Pos 	(0x0U)
#define 	RO_LP_CNT11_CNT_VAL_Msk 	(0xFFFFFFFFUL << RO_LP_CNT11_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_LP_CNT11_CNT_VAL 	RO_LP_CNT11_CNT_VAL_Msk
#define RO_LP_CNT12 	(0x00009230UL) 	/*<! lp_event_counter_12 */
#define 	RO_LP_CNT12_CNT_VAL_Pos 	(0x0U)
#define 	RO_LP_CNT12_CNT_VAL_Msk 	(0xFFFFFFFFUL << RO_LP_CNT12_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_LP_CNT12_CNT_VAL 	RO_LP_CNT12_CNT_VAL_Msk
#define RO_LP_CNT13 	(0x00009234UL) 	/*<! lp_event_counter_13 */
#define 	RO_LP_CNT13_CNT_VAL_Pos 	(0x0U)
#define 	RO_LP_CNT13_CNT_VAL_Msk 	(0xFFFFFFFFUL << RO_LP_CNT13_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_LP_CNT13_CNT_VAL 	RO_LP_CNT13_CNT_VAL_Msk
#define RO_LP_CNT14 	(0x00009238UL) 	/*<! lp_event_counter_14 */
#define 	RO_LP_CNT14_CNT_VAL_Pos 	(0x0U)
#define 	RO_LP_CNT14_CNT_VAL_Msk 	(0xFFFFFFFFUL << RO_LP_CNT14_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_LP_CNT14_CNT_VAL 	RO_LP_CNT14_CNT_VAL_Msk
#define RO_LP_CNT15 	(0x0000923CUL) 	/*<! lp_event_counter_15 */
#define 	RO_LP_CNT15_CNT_VAL_Pos 	(0x0U)
#define 	RO_LP_CNT15_CNT_VAL_Msk 	(0xFFFFFFFFUL << RO_LP_CNT15_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_LP_CNT15_CNT_VAL 	RO_LP_CNT15_CNT_VAL_Msk
#define RO_EVT21_CD_DROPPED_CNT 	(0x00009240UL) 	/*<!  */
#define 	RO_EVT21_CD_DROPPED_CNT_VAL_Pos 	(0x0U)
#define 	RO_EVT21_CD_DROPPED_CNT_VAL_Msk 	(0xFFFFFFFFUL << RO_EVT21_CD_DROPPED_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_EVT21_CD_DROPPED_CNT_VAL 	RO_EVT21_CD_DROPPED_CNT_VAL_Msk
#define RO_EVT_CD_CNT 	(0x00009244UL) 	/*<!  */
#define 	RO_EVT_CD_CNT_VAL_Pos 	(0x0U)
#define 	RO_EVT_CD_CNT_VAL_Msk 	(0xFFFFFFFFUL << RO_EVT_CD_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_EVT_CD_CNT_VAL 	RO_EVT_CD_CNT_VAL_Msk
#define RO_EVT21_CD_CNT 	(0x00009248UL) 	/*<!  */
#define 	RO_EVT21_CD_CNT_VAL_Pos 	(0x0U)
#define 	RO_EVT21_CD_CNT_VAL_Msk 	(0xFFFFFFFFUL << RO_EVT21_CD_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_EVT21_CD_CNT_VAL 	RO_EVT21_CD_CNT_VAL_Msk
#define RO_LINE_CD_CNT 	(0x0000924CUL) 	/*<!  */
#define 	RO_LINE_CD_CNT_VAL_Pos 	(0x0U)
#define 	RO_LINE_CD_CNT_VAL_Msk 	(0xFFFFFFFFUL << RO_LINE_CD_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	RO_LINE_CD_CNT_VAL 	RO_LINE_CD_CNT_VAL_Msk

/* ------------------------------------------------------")
 * LDO: Low Drop Out regulator Register Map
 * ------------------------------------------------------ */

#define LDO_BG 	(0x0000A000UL) 	/*<! BG CTRL */
#define 	LDO_BG_PMU_ULP_EN_Pos 	(0x0U)
#define 	LDO_BG_PMU_ULP_EN_Msk 	(0x1UL << LDO_BG_PMU_ULP_EN_Pos) 	/*!< 0x00000001 */
#define 	LDO_BG_PMU_ULP_EN 	LDO_BG_PMU_ULP_EN_Msk
#define 	LDO_BG_EN_Pos 	(0x1U)
#define 	LDO_BG_EN_Msk 	(0x1UL << LDO_BG_EN_Pos) 	/*!< 0x00000002 */
#define 	LDO_BG_EN 	LDO_BG_EN_Msk
#define 	LDO_BG_BUF_EN_Pos 	(0x2U)
#define 	LDO_BG_BUF_EN_Msk 	(0x1UL << LDO_BG_BUF_EN_Pos) 	/*!< 0x00000004 */
#define 	LDO_BG_BUF_EN 	LDO_BG_BUF_EN_Msk
#define 	LDO_BG_BYPASS_Pos 	(0x3U)
#define 	LDO_BG_BYPASS_Msk 	(0x3UL << LDO_BG_BYPASS_Pos) 	/*!< 0x00000018 */
#define 	LDO_BG_BYPASS 	LDO_BG_BYPASS_Msk
#define 	LDO_BG_ADJ_Pos 	(0x5U)
#define 	LDO_BG_ADJ_Msk 	(0xFFUL << LDO_BG_ADJ_Pos) 	/*!< 0x00001FE0 */
#define 	LDO_BG_ADJ 	LDO_BG_ADJ_Msk
#define 	LDO_BG_TH_Pos 	(0xDU)
#define 	LDO_BG_TH_Msk 	(0x7UL << LDO_BG_TH_Pos) 	/*!< 0x0000E000 */
#define 	LDO_BG_TH 	LDO_BG_TH_Msk
#define 	LDO_BG_FORCE_START_Pos 	(0x10U)
#define 	LDO_BG_FORCE_START_Msk 	(0x1UL << LDO_BG_FORCE_START_Pos) 	/*!< 0x00010000 */
#define 	LDO_BG_FORCE_START 	LDO_BG_FORCE_START_Msk
#define 	LDO_BG_CHK_Pos 	(0x11U)
#define 	LDO_BG_CHK_Msk 	(0x1UL << LDO_BG_CHK_Pos) 	/*!< 0x00020000 */
#define 	LDO_BG_CHK 	LDO_BG_CHK_Msk
#define 	LDO_BG_IND_OUT_DYN_Pos 	(0x12U)
#define 	LDO_BG_IND_OUT_DYN_Msk 	(0x1UL << LDO_BG_IND_OUT_DYN_Pos) 	/*!< 0x00040000 */
#define 	LDO_BG_IND_OUT_DYN 	LDO_BG_IND_OUT_DYN_Msk
#define LDO_LDO_HV 	(0x0000A004UL) 	/*<! LDO_HV CTRL */
#define 	LDO_HV_EN_Pos 	(0x0U)
#define 	LDO_HV_EN_Msk 	(0x1UL << LDO_HV_EN_Pos) 	/*!< 0x00000001 */
#define 	LDO_HV_EN 	LDO_HV_EN_Msk
#define 	LDO_HV_CLIMIT_EN_Pos 	(0x1U)
#define 	LDO_HV_CLIMIT_EN_Msk 	(0x1UL << LDO_HV_CLIMIT_EN_Pos) 	/*!< 0x00000002 */
#define 	LDO_HV_CLIMIT_EN 	LDO_HV_CLIMIT_EN_Msk
#define 	LDO_HV_CLIMIT_Pos 	(0x2U)
#define 	LDO_HV_CLIMIT_Msk 	(0x3UL << LDO_HV_CLIMIT_Pos) 	/*!< 0x0000000C */
#define 	LDO_HV_CLIMIT 	LDO_HV_CLIMIT_Msk
#define 	LDO_HV_ADJ_Pos 	(0x4U)
#define 	LDO_HV_ADJ_Msk 	(0xFUL << LDO_HV_ADJ_Pos) 	/*!< 0x000000F0 */
#define 	LDO_HV_ADJ 	LDO_HV_ADJ_Msk
#define 	LDO_HV_BYPASS_Pos 	(0x8U)
#define 	LDO_HV_BYPASS_Msk 	(0x1UL << LDO_HV_BYPASS_Pos) 	/*!< 0x00000100 */
#define 	LDO_HV_BYPASS 	LDO_HV_BYPASS_Msk
#define 	LDO_HV_RON_Pos 	(0x9U)
#define 	LDO_HV_RON_Msk 	(0x3UL << LDO_HV_RON_Pos) 	/*!< 0x00000600 */
#define 	LDO_HV_RON 	LDO_HV_RON_Msk
#define 	LDO_HV_COMP_Pos 	(0xBU)
#define 	LDO_HV_COMP_Msk 	(0x3UL << LDO_HV_COMP_Pos) 	/*!< 0x00001800 */
#define 	LDO_HV_COMP 	LDO_HV_COMP_Msk
#define 	LDO_HV_PWRUP_Pos 	(0xDU)
#define 	LDO_HV_PWRUP_Msk 	(0x1UL << LDO_HV_PWRUP_Pos) 	/*!< 0x00002000 */
#define 	LDO_HV_PWRUP 	LDO_HV_PWRUP_Msk
#define 	LDO_HV_GAIN_DWN_Pos 	(0xEU)
#define 	LDO_HV_GAIN_DWN_Msk 	(0x1UL << LDO_HV_GAIN_DWN_Pos) 	/*!< 0x00004000 */
#define 	LDO_HV_GAIN_DWN 	LDO_HV_GAIN_DWN_Msk
#define 	LDO_HV_IND_EN_Pos 	(0xFU)
#define 	LDO_HV_IND_EN_Msk 	(0x1UL << LDO_HV_IND_EN_Pos) 	/*!< 0x00008000 */
#define 	LDO_HV_IND_EN 	LDO_HV_IND_EN_Msk
#define 	LDO_HV_IND_SLW_Pos 	(0x10U)
#define 	LDO_HV_IND_SLW_Msk 	(0x1UL << LDO_HV_IND_SLW_Pos) 	/*!< 0x00010000 */
#define 	LDO_HV_IND_SLW 	LDO_HV_IND_SLW_Msk
#define 	LDO_HV_IND_VTH_OK_Pos 	(0x11U)
#define 	LDO_HV_IND_VTH_OK_Msk 	(0x1UL << LDO_HV_IND_VTH_OK_Pos) 	/*!< 0x00020000 */
#define 	LDO_HV_IND_VTH_OK 	LDO_HV_IND_VTH_OK_Msk
#define 	LDO_HV_IND_VTH_BO_Pos 	(0x12U)
#define 	LDO_HV_IND_VTH_BO_Msk 	(0x7UL << LDO_HV_IND_VTH_BO_Pos) 	/*!< 0x001C0000 */
#define 	LDO_HV_IND_VTH_BO 	LDO_HV_IND_VTH_BO_Msk
#define 	LDO_HV_IND_OUT_DYN_Pos 	(0x15U)
#define 	LDO_HV_IND_OUT_DYN_Msk 	(0x1UL << LDO_HV_IND_OUT_DYN_Pos) 	/*!< 0x00200000 */
#define 	LDO_HV_IND_OUT_DYN 	LDO_HV_IND_OUT_DYN_Msk
#define 	LDO_HV_EN_DELAY_Pos 	(0x16U)
#define 	LDO_HV_EN_DELAY_Msk 	(0x1UL << LDO_HV_EN_DELAY_Pos) 	/*!< 0x00400000 */
#define 	LDO_HV_EN_DELAY 	LDO_HV_EN_DELAY_Msk
#define 	LDO_HV_START_PULSE_Pos 	(0x17U)
#define 	LDO_HV_START_PULSE_Msk 	(0x1UL << LDO_HV_START_PULSE_Pos) 	/*!< 0x00800000 */
#define 	LDO_HV_START_PULSE 	LDO_HV_START_PULSE_Msk
#define 	LDO_HV_START_TRIG_Pos 	(0x18U)
#define 	LDO_HV_START_TRIG_Msk 	(0x1UL << LDO_HV_START_TRIG_Pos) 	/*!< 0x01000000 */
#define 	LDO_HV_START_TRIG 	LDO_HV_START_TRIG_Msk
#define LDO_LDO_LV 	(0x0000A008UL) 	/*<! LDO_LV CTRL */
#define 	LDO_LV_EN_Pos 	(0x0U)
#define 	LDO_LV_EN_Msk 	(0x1UL << LDO_LV_EN_Pos) 	/*!< 0x00000001 */
#define 	LDO_LV_EN 	LDO_LV_EN_Msk
#define 	LDO_LV_CLIMIT_EN_Pos 	(0x1U)
#define 	LDO_LV_CLIMIT_EN_Msk 	(0x1UL << LDO_LV_CLIMIT_EN_Pos) 	/*!< 0x00000002 */
#define 	LDO_LV_CLIMIT_EN 	LDO_LV_CLIMIT_EN_Msk
#define 	LDO_LV_CLIMIT_Pos 	(0x2U)
#define 	LDO_LV_CLIMIT_Msk 	(0x3UL << LDO_LV_CLIMIT_Pos) 	/*!< 0x0000000C */
#define 	LDO_LV_CLIMIT 	LDO_LV_CLIMIT_Msk
#define 	LDO_LV_ADJ_Pos 	(0x4U)
#define 	LDO_LV_ADJ_Msk 	(0xFUL << LDO_LV_ADJ_Pos) 	/*!< 0x000000F0 */
#define 	LDO_LV_ADJ 	LDO_LV_ADJ_Msk
#define 	LDO_LV_BYPASS_Pos 	(0x8U)
#define 	LDO_LV_BYPASS_Msk 	(0x1UL << LDO_LV_BYPASS_Pos) 	/*!< 0x00000100 */
#define 	LDO_LV_BYPASS 	LDO_LV_BYPASS_Msk
#define 	LDO_LV_RON_Pos 	(0x9U)
#define 	LDO_LV_RON_Msk 	(0x3UL << LDO_LV_RON_Pos) 	/*!< 0x00000600 */
#define 	LDO_LV_RON 	LDO_LV_RON_Msk
#define 	LDO_LV_COMP_Pos 	(0xBU)
#define 	LDO_LV_COMP_Msk 	(0x3UL << LDO_LV_COMP_Pos) 	/*!< 0x00001800 */
#define 	LDO_LV_COMP 	LDO_LV_COMP_Msk
#define 	LDO_LV_PWRUP_Pos 	(0xDU)
#define 	LDO_LV_PWRUP_Msk 	(0x1UL << LDO_LV_PWRUP_Pos) 	/*!< 0x00002000 */
#define 	LDO_LV_PWRUP 	LDO_LV_PWRUP_Msk
#define 	LDO_LV_GAIN_DWN_Pos 	(0xEU)
#define 	LDO_LV_GAIN_DWN_Msk 	(0x1UL << LDO_LV_GAIN_DWN_Pos) 	/*!< 0x00004000 */
#define 	LDO_LV_GAIN_DWN 	LDO_LV_GAIN_DWN_Msk
#define 	LDO_LV_IND_EN_Pos 	(0xFU)
#define 	LDO_LV_IND_EN_Msk 	(0x1UL << LDO_LV_IND_EN_Pos) 	/*!< 0x00008000 */
#define 	LDO_LV_IND_EN 	LDO_LV_IND_EN_Msk
#define 	LDO_LV_IND_SLW_Pos 	(0x10U)
#define 	LDO_LV_IND_SLW_Msk 	(0x1UL << LDO_LV_IND_SLW_Pos) 	/*!< 0x00010000 */
#define 	LDO_LV_IND_SLW 	LDO_LV_IND_SLW_Msk
#define 	LDO_LV_IND_VTH_OK_Pos 	(0x11U)
#define 	LDO_LV_IND_VTH_OK_Msk 	(0x1UL << LDO_LV_IND_VTH_OK_Pos) 	/*!< 0x00020000 */
#define 	LDO_LV_IND_VTH_OK 	LDO_LV_IND_VTH_OK_Msk
#define 	LDO_LV_IND_VTH_BO_Pos 	(0x12U)
#define 	LDO_LV_IND_VTH_BO_Msk 	(0x7UL << LDO_LV_IND_VTH_BO_Pos) 	/*!< 0x001C0000 */
#define 	LDO_LV_IND_VTH_BO 	LDO_LV_IND_VTH_BO_Msk
#define 	LDO_LV_IND_OUT_DYN_Pos 	(0x15U)
#define 	LDO_LV_IND_OUT_DYN_Msk 	(0x1UL << LDO_LV_IND_OUT_DYN_Pos) 	/*!< 0x00200000 */
#define 	LDO_LV_IND_OUT_DYN 	LDO_LV_IND_OUT_DYN_Msk
#define 	LDO_LV_EN_DELAY_Pos 	(0x16U)
#define 	LDO_LV_EN_DELAY_Msk 	(0x1UL << LDO_LV_EN_DELAY_Pos) 	/*!< 0x00400000 */
#define 	LDO_LV_EN_DELAY 	LDO_LV_EN_DELAY_Msk
#define 	LDO_LV_START_PULSE_Pos 	(0x17U)
#define 	LDO_LV_START_PULSE_Msk 	(0x1UL << LDO_LV_START_PULSE_Pos) 	/*!< 0x00800000 */
#define 	LDO_LV_START_PULSE 	LDO_LV_START_PULSE_Msk
#define 	LDO_LV_START_TRIG_Pos 	(0x18U)
#define 	LDO_LV_START_TRIG_Msk 	(0x1UL << LDO_LV_START_TRIG_Pos) 	/*!< 0x01000000 */
#define 	LDO_LV_START_TRIG 	LDO_LV_START_TRIG_Msk
#define LDO_LDO_HV_EN_DELAY_MAX 	(0x0000A00CUL) 	/*<! ldo_hv_en_dlay CTRL */
#define 	LDO_HV_EN_DELAY_MAX_VAL_Pos 	(0x0U)
#define 	LDO_HV_EN_DELAY_MAX_VAL_Msk 	(0xFFFFUL << LDO_HV_EN_DELAY_MAX_VAL_Pos) 	/*!< 0x0000FFFF */
#define 	LDO_HV_EN_DELAY_MAX_VAL 	LDO_HV_EN_DELAY_MAX_VAL_Msk
#define LDO_LDO_HV_START_PULSE_MAX 	(0x0000A010UL) 	/*<! ldo_hv_start_pulse CTRL */
#define 	LDO_HV_START_PULSE_MAX_VAL_Pos 	(0x0U)
#define 	LDO_HV_START_PULSE_MAX_VAL_Msk 	(0xFFFFUL << LDO_HV_START_PULSE_MAX_VAL_Pos) 	/*!< 0x0000FFFF */
#define 	LDO_HV_START_PULSE_MAX_VAL 	LDO_HV_START_PULSE_MAX_VAL_Msk
#define LDO_LDO_LV_EN_DELAY_MAX 	(0x0000A014UL) 	/*<! ldo_lv_en_dlay CTRL */
#define 	LDO_LV_EN_DELAY_MAX_VAL_Pos 	(0x0U)
#define 	LDO_LV_EN_DELAY_MAX_VAL_Msk 	(0xFFFFUL << LDO_LV_EN_DELAY_MAX_VAL_Pos) 	/*!< 0x0000FFFF */
#define 	LDO_LV_EN_DELAY_MAX_VAL 	LDO_LV_EN_DELAY_MAX_VAL_Msk
#define LDO_LDO_LV_START_PULSE_MAX 	(0x0000A018UL) 	/*<! ldo_lv_start_pulse CTRL */
#define 	LDO_LV_START_PULSE_MAX_VAL_Pos 	(0x0U)
#define 	LDO_LV_START_PULSE_MAX_VAL_Msk 	(0xFFFFUL << LDO_LV_START_PULSE_MAX_VAL_Pos) 	/*!< 0x0000FFFF */
#define 	LDO_LV_START_PULSE_MAX_VAL 	LDO_LV_START_PULSE_MAX_VAL_Msk
#define LDO_PMU 	(0x0000A01CUL) 	/*<! PMU CTRL */
#define 	LDO_PMU_ICGM_EN_Pos 	(0x0U)
#define 	LDO_PMU_ICGM_EN_Msk 	(0x1UL << LDO_PMU_ICGM_EN_Pos) 	/*!< 0x00000001 */
#define 	LDO_PMU_ICGM_EN 	LDO_PMU_ICGM_EN_Msk
#define 	LDO_PMU_V2I_EN_Pos 	(0x1U)
#define 	LDO_PMU_V2I_EN_Msk 	(0x1UL << LDO_PMU_V2I_EN_Pos) 	/*!< 0x00000002 */
#define 	LDO_PMU_V2I_EN 	LDO_PMU_V2I_EN_Msk
#define 	LDO_PMU_V2I_ADJ_Pos 	(0x2U)
#define 	LDO_PMU_V2I_ADJ_Msk 	(0xFUL << LDO_PMU_V2I_ADJ_Pos) 	/*!< 0x0000003C */
#define 	LDO_PMU_V2I_ADJ 	LDO_PMU_V2I_ADJ_Msk
#define 	LDO_PMU_IREF_DFT_CNT_Pos 	(0x6U)
#define 	LDO_PMU_IREF_DFT_CNT_Msk 	(0x3UL << LDO_PMU_IREF_DFT_CNT_Pos) 	/*!< 0x000000C0 */
#define 	LDO_PMU_IREF_DFT_CNT 	LDO_PMU_IREF_DFT_CNT_Msk
#define 	LDO_PMU_TEST_PIXEL_CUR_DAC_Pos 	(0x8U)
#define 	LDO_PMU_TEST_PIXEL_CUR_DAC_Msk 	(0x3UL << LDO_PMU_TEST_PIXEL_CUR_DAC_Pos) 	/*!< 0x00000300 */
#define 	LDO_PMU_TEST_PIXEL_CUR_DAC 	LDO_PMU_TEST_PIXEL_CUR_DAC_Msk
#define 	LDO_PMU_MIPI_V2I_EN_Pos 	(0xAU)
#define 	LDO_PMU_MIPI_V2I_EN_Msk 	(0x1UL << LDO_PMU_MIPI_V2I_EN_Pos) 	/*!< 0x00000400 */
#define 	LDO_PMU_MIPI_V2I_EN 	LDO_PMU_MIPI_V2I_EN_Msk
#define 	LDO_PMU_MIPI_ADJ_Pos 	(0xBU)
#define 	LDO_PMU_MIPI_ADJ_Msk 	(0x7UL << LDO_PMU_MIPI_ADJ_Pos) 	/*!< 0x00003800 */
#define 	LDO_PMU_MIPI_ADJ 	LDO_PMU_MIPI_ADJ_Msk
#define 	LDO_PMU_AUTO_START_Pos 	(0xEU)
#define 	LDO_PMU_AUTO_START_Msk 	(0x1UL << LDO_PMU_AUTO_START_Pos) 	/*!< 0x00004000 */
#define 	LDO_PMU_AUTO_START 	LDO_PMU_AUTO_START_Msk
#define 	LDO_PMU_V2I_CAL_EN_Pos 	(0xFU)
#define 	LDO_PMU_V2I_CAL_EN_Msk 	(0x1UL << LDO_PMU_V2I_CAL_EN_Pos) 	/*!< 0x00008000 */
#define 	LDO_PMU_V2I_CAL_EN 	LDO_PMU_V2I_CAL_EN_Msk
#define 	LDO_PMU_V2I_ADJ_DAC_DYN_Pos 	(0x10U)
#define 	LDO_PMU_V2I_ADJ_DAC_DYN_Msk 	(0xFUL << LDO_PMU_V2I_ADJ_DAC_DYN_Pos) 	/*!< 0x000F0000 */
#define 	LDO_PMU_V2I_ADJ_DAC_DYN 	LDO_PMU_V2I_ADJ_DAC_DYN_Msk
#define 	LDO_PMU_V2I_CAL_DONE_DYN_Pos 	(0x14U)
#define 	LDO_PMU_V2I_CAL_DONE_DYN_Msk 	(0x1UL << LDO_PMU_V2I_CAL_DONE_DYN_Pos) 	/*!< 0x00100000 */
#define 	LDO_PMU_V2I_CAL_DONE_DYN 	LDO_PMU_V2I_CAL_DONE_DYN_Msk

/* ------------------------------------------------------")
 * MIPI_CSI: MIPI-CSI Register Map
 * ------------------------------------------------------ */

#define MIPI_CSI_CSI_CTRL 	(0x0000B000UL) 	/*<!  */
#define 	MIPI_CSI_CTRL_ENABLE_Pos 	(0x0U)
#define 	MIPI_CSI_CTRL_ENABLE_Msk 	(0x1UL << MIPI_CSI_CTRL_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	MIPI_CSI_CTRL_ENABLE 	MIPI_CSI_CTRL_ENABLE_Msk
#define 	MIPI_CSI_CTRL_EMPTY_Pos 	(0x1U)
#define 	MIPI_CSI_CTRL_EMPTY_Msk 	(0x1UL << MIPI_CSI_CTRL_EMPTY_Pos) 	/*!< 0x00000002 */
#define 	MIPI_CSI_CTRL_EMPTY 	MIPI_CSI_CTRL_EMPTY_Msk
#define 	MIPI_CSI_CTRL_BUSY_Pos 	(0x2U)
#define 	MIPI_CSI_CTRL_BUSY_Msk 	(0x1UL << MIPI_CSI_CTRL_BUSY_Pos) 	/*!< 0x00000004 */
#define 	MIPI_CSI_CTRL_BUSY 	MIPI_CSI_CTRL_BUSY_Msk
#define 	MIPI_CSI_CTRL_FRAME_SYNC_EN_Pos 	(0x3U)
#define 	MIPI_CSI_CTRL_FRAME_SYNC_EN_Msk 	(0x1UL << MIPI_CSI_CTRL_FRAME_SYNC_EN_Pos) 	/*!< 0x00000008 */
#define 	MIPI_CSI_CTRL_FRAME_SYNC_EN 	MIPI_CSI_CTRL_FRAME_SYNC_EN_Msk
#define 	MIPI_CSI_CTRL_LINE_SYNC_EN_Pos 	(0x4U)
#define 	MIPI_CSI_CTRL_LINE_SYNC_EN_Msk 	(0x1UL << MIPI_CSI_CTRL_LINE_SYNC_EN_Pos) 	/*!< 0x00000010 */
#define 	MIPI_CSI_CTRL_LINE_SYNC_EN 	MIPI_CSI_CTRL_LINE_SYNC_EN_Msk
#define 	MIPI_CSI_CTRL_VCHANNEL_Pos 	(0x8U)
#define 	MIPI_CSI_CTRL_VCHANNEL_Msk 	(0x3UL << MIPI_CSI_CTRL_VCHANNEL_Pos) 	/*!< 0x00000300 */
#define 	MIPI_CSI_CTRL_VCHANNEL 	MIPI_CSI_CTRL_VCHANNEL_Msk
#define 	MIPI_CSI_CTRL_DATA_TYPE_Pos 	(0xAU)
#define 	MIPI_CSI_CTRL_DATA_TYPE_Msk 	(0x3FUL << MIPI_CSI_CTRL_DATA_TYPE_Pos) 	/*!< 0x0000FC00 */
#define 	MIPI_CSI_CTRL_DATA_TYPE 	MIPI_CSI_CTRL_DATA_TYPE_Msk
#define 	MIPI_CSI_CTRL_PKT_SIZE_Pos 	(0x10U)
#define 	MIPI_CSI_CTRL_PKT_SIZE_Msk 	(0x3FFFUL << MIPI_CSI_CTRL_PKT_SIZE_Pos) 	/*!< 0x3FFF0000 */
#define 	MIPI_CSI_CTRL_PKT_SIZE 	MIPI_CSI_CTRL_PKT_SIZE_Msk
#define MIPI_CSI_CPU_CTRL 	(0x0000B004UL) 	/*<!  */
#define 	MIPI_CSI_CPU_CTRL_ENABLE_Pos 	(0x0U)
#define 	MIPI_CSI_CPU_CTRL_ENABLE_Msk 	(0x1UL << MIPI_CSI_CPU_CTRL_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	MIPI_CSI_CPU_CTRL_ENABLE 	MIPI_CSI_CPU_CTRL_ENABLE_Msk
#define 	MIPI_CSI_CPU_CTRL_EMPTY_Pos 	(0x1U)
#define 	MIPI_CSI_CPU_CTRL_EMPTY_Msk 	(0x1UL << MIPI_CSI_CPU_CTRL_EMPTY_Pos) 	/*!< 0x00000002 */
#define 	MIPI_CSI_CPU_CTRL_EMPTY 	MIPI_CSI_CPU_CTRL_EMPTY_Msk
#define 	MIPI_CSI_CPU_CTRL_BUSY_Pos 	(0x2U)
#define 	MIPI_CSI_CPU_CTRL_BUSY_Msk 	(0x1UL << MIPI_CSI_CPU_CTRL_BUSY_Pos) 	/*!< 0x00000004 */
#define 	MIPI_CSI_CPU_CTRL_BUSY 	MIPI_CSI_CPU_CTRL_BUSY_Msk
#define 	MIPI_CSI_CPU_CTRL_DATA_TYPE_Pos 	(0xAU)
#define 	MIPI_CSI_CPU_CTRL_DATA_TYPE_Msk 	(0x3FUL << MIPI_CSI_CPU_CTRL_DATA_TYPE_Pos) 	/*!< 0x0000FC00 */
#define 	MIPI_CSI_CPU_CTRL_DATA_TYPE 	MIPI_CSI_CPU_CTRL_DATA_TYPE_Msk
#define 	MIPI_CSI_CPU_CTRL_PKT_SIZE_Pos 	(0x10U)
#define 	MIPI_CSI_CPU_CTRL_PKT_SIZE_Msk 	(0x3FFFUL << MIPI_CSI_CPU_CTRL_PKT_SIZE_Pos) 	/*!< 0x3FFF0000 */
#define 	MIPI_CSI_CPU_CTRL_PKT_SIZE 	MIPI_CSI_CPU_CTRL_PKT_SIZE_Msk
#define MIPI_CSI_LANE_CTRL 	(0x0000B008UL) 	/*<!  */
#define MIPI_CSI_CLK_CTRL 	(0x0000B00CUL) 	/*<!  */
#define 	MIPI_CSI_CLK_CTRL_TXCLKESC_DIVIDER_Pos 	(0x0U)
#define 	MIPI_CSI_CLK_CTRL_TXCLKESC_DIVIDER_Msk 	(0xFFUL << MIPI_CSI_CLK_CTRL_TXCLKESC_DIVIDER_Pos) 	/*!< 0x000000FF */
#define 	MIPI_CSI_CLK_CTRL_TXCLKESC_DIVIDER 	MIPI_CSI_CLK_CTRL_TXCLKESC_DIVIDER_Msk
#define 	MIPI_CSI_CLK_CTRL_TXCLKESC_EN_Pos 	(0x8U)
#define 	MIPI_CSI_CLK_CTRL_TXCLKESC_EN_Msk 	(0x1UL << MIPI_CSI_CLK_CTRL_TXCLKESC_EN_Pos) 	/*!< 0x00000100 */
#define 	MIPI_CSI_CLK_CTRL_TXCLKESC_EN 	MIPI_CSI_CLK_CTRL_TXCLKESC_EN_Msk
#define 	MIPI_CSI_CLK_CTRL_STBUS_EN_Pos 	(0x9U)
#define 	MIPI_CSI_CLK_CTRL_STBUS_EN_Msk 	(0x1UL << MIPI_CSI_CLK_CTRL_STBUS_EN_Pos) 	/*!< 0x00000200 */
#define 	MIPI_CSI_CLK_CTRL_STBUS_EN 	MIPI_CSI_CLK_CTRL_STBUS_EN_Msk
#define 	MIPI_CSI_CLK_CTRL_CL_CLKESC_EN_Pos 	(0xAU)
#define 	MIPI_CSI_CLK_CTRL_CL_CLKESC_EN_Msk 	(0x1UL << MIPI_CSI_CLK_CTRL_CL_CLKESC_EN_Pos) 	/*!< 0x00000400 */
#define 	MIPI_CSI_CLK_CTRL_CL_CLKESC_EN 	MIPI_CSI_CLK_CTRL_CL_CLKESC_EN_Msk
#define 	MIPI_CSI_CLK_CTRL_DL_CLKESC_EN_Pos 	(0xBU)
#define 	MIPI_CSI_CLK_CTRL_DL_CLKESC_EN_Msk 	(0x1UL << MIPI_CSI_CLK_CTRL_DL_CLKESC_EN_Pos) 	/*!< 0x00000800 */
#define 	MIPI_CSI_CLK_CTRL_DL_CLKESC_EN 	MIPI_CSI_CLK_CTRL_DL_CLKESC_EN_Msk
#define 	MIPI_CSI_CLK_CTRL_TXBYTECLKHS_EN_Pos 	(0xCU)
#define 	MIPI_CSI_CLK_CTRL_TXBYTECLKHS_EN_Msk 	(0x1UL << MIPI_CSI_CLK_CTRL_TXBYTECLKHS_EN_Pos) 	/*!< 0x00001000 */
#define 	MIPI_CSI_CLK_CTRL_TXBYTECLKHS_EN 	MIPI_CSI_CLK_CTRL_TXBYTECLKHS_EN_Msk
#define MIPI_CSI_FRAME_CTRL 	(0x0000B010UL) 	/*<!  */
#define 	MIPI_CSI_FRAME_CTRL_PKT_TIMEOUT_EN_Pos 	(0x0U)
#define 	MIPI_CSI_FRAME_CTRL_PKT_TIMEOUT_EN_Msk 	(0x1UL << MIPI_CSI_FRAME_CTRL_PKT_TIMEOUT_EN_Pos) 	/*!< 0x00000001 */
#define 	MIPI_CSI_FRAME_CTRL_PKT_TIMEOUT_EN 	MIPI_CSI_FRAME_CTRL_PKT_TIMEOUT_EN_Msk
#define 	MIPI_CSI_FRAME_CTRL_PKT_FIX_RATE_EN_Pos 	(0x1U)
#define 	MIPI_CSI_FRAME_CTRL_PKT_FIX_RATE_EN_Msk 	(0x1UL << MIPI_CSI_FRAME_CTRL_PKT_FIX_RATE_EN_Pos) 	/*!< 0x00000002 */
#define 	MIPI_CSI_FRAME_CTRL_PKT_FIX_RATE_EN 	MIPI_CSI_FRAME_CTRL_PKT_FIX_RATE_EN_Msk
#define 	MIPI_CSI_FRAME_CTRL_PKT_FIX_SIZE_EN_Pos 	(0x2U)
#define 	MIPI_CSI_FRAME_CTRL_PKT_FIX_SIZE_EN_Msk 	(0x1UL << MIPI_CSI_FRAME_CTRL_PKT_FIX_SIZE_EN_Pos) 	/*!< 0x00000004 */
#define 	MIPI_CSI_FRAME_CTRL_PKT_FIX_SIZE_EN 	MIPI_CSI_FRAME_CTRL_PKT_FIX_SIZE_EN_Msk
#define 	MIPI_CSI_FRAME_CTRL_FIX_RATE_EN_Pos 	(0x3U)
#define 	MIPI_CSI_FRAME_CTRL_FIX_RATE_EN_Msk 	(0x1UL << MIPI_CSI_FRAME_CTRL_FIX_RATE_EN_Pos) 	/*!< 0x00000008 */
#define 	MIPI_CSI_FRAME_CTRL_FIX_RATE_EN 	MIPI_CSI_FRAME_CTRL_FIX_RATE_EN_Msk
#define 	MIPI_CSI_FRAME_CTRL_FIX_SIZE_EN_Pos 	(0x4U)
#define 	MIPI_CSI_FRAME_CTRL_FIX_SIZE_EN_Msk 	(0x1UL << MIPI_CSI_FRAME_CTRL_FIX_SIZE_EN_Pos) 	/*!< 0x00000010 */
#define 	MIPI_CSI_FRAME_CTRL_FIX_SIZE_EN 	MIPI_CSI_FRAME_CTRL_FIX_SIZE_EN_Msk
#define 	MIPI_CSI_FRAME_CTRL_FIX_RATE_EMPTY_PKT_Pos 	(0x5U)
#define 	MIPI_CSI_FRAME_CTRL_FIX_RATE_EMPTY_PKT_Msk 	(0x1UL << MIPI_CSI_FRAME_CTRL_FIX_RATE_EMPTY_PKT_Pos) 	/*!< 0x00000020 */
#define 	MIPI_CSI_FRAME_CTRL_FIX_RATE_EMPTY_PKT 	MIPI_CSI_FRAME_CTRL_FIX_RATE_EMPTY_PKT_Msk
#define MIPI_CSI_FRAME_CFG 	(0x0000B014UL) 	/*<!  */
#define 	MIPI_CSI_FRAME_CFG_PERIOD_Pos 	(0x0U)
#define 	MIPI_CSI_FRAME_CFG_PERIOD_Msk 	(0xFFFFUL << MIPI_CSI_FRAME_CFG_PERIOD_Pos) 	/*!< 0x0000FFFF */
#define 	MIPI_CSI_FRAME_CFG_PERIOD 	MIPI_CSI_FRAME_CFG_PERIOD_Msk
#define 	MIPI_CSI_FRAME_CFG_SIZE_Pos 	(0x10U)
#define 	MIPI_CSI_FRAME_CFG_SIZE_Msk 	(0xFFFFUL << MIPI_CSI_FRAME_CFG_SIZE_Pos) 	/*!< 0xFFFF0000 */
#define 	MIPI_CSI_FRAME_CFG_SIZE 	MIPI_CSI_FRAME_CFG_SIZE_Msk
#define MIPI_CSI_FRAME_SYNC 	(0x0000B018UL) 	/*<!  */
#define 	MIPI_CSI_FRAME_SYNC_VAL_Pos 	(0x0U)
#define 	MIPI_CSI_FRAME_SYNC_VAL_Msk 	(0xFFFFUL << MIPI_CSI_FRAME_SYNC_VAL_Pos) 	/*!< 0x0000FFFF */
#define 	MIPI_CSI_FRAME_SYNC_VAL 	MIPI_CSI_FRAME_SYNC_VAL_Msk
#define MIPI_CSI_MID 	(0x0000B01CUL) 	/*<!  */
#define 	MIPI_CSI_MID_Pos 	(0x0U)
#define 	MIPI_CSI_MID_Msk 	(0xFFFFUL << MIPI_CSI_MID_Pos) 	/*!< 0x0000FFFF */
#define MIPI_CSI_BL_LINE 	(0x0000B020UL) 	/*<!  */
#define 	MIPI_CSI_BL_LINE_VAL_Pos 	(0x0U)
#define 	MIPI_CSI_BL_LINE_VAL_Msk 	(0xFFFFUL << MIPI_CSI_BL_LINE_VAL_Pos) 	/*!< 0x0000FFFF */
#define 	MIPI_CSI_BL_LINE_VAL 	MIPI_CSI_BL_LINE_VAL_Msk
#define 	MIPI_CSI_BL_LINE_CK_LANE_HS_Pos 	(0x1EU)
#define 	MIPI_CSI_BL_LINE_CK_LANE_HS_Msk 	(0x1UL << MIPI_CSI_BL_LINE_CK_LANE_HS_Pos) 	/*!< 0x40000000 */
#define 	MIPI_CSI_BL_LINE_CK_LANE_HS 	MIPI_CSI_BL_LINE_CK_LANE_HS_Msk
#define 	MIPI_CSI_BL_LINE_ENABLE_Pos 	(0x1FU)
#define 	MIPI_CSI_BL_LINE_ENABLE_Msk 	(0x1UL << MIPI_CSI_BL_LINE_ENABLE_Pos) 	/*!< 0x80000000 */
#define 	MIPI_CSI_BL_LINE_ENABLE 	MIPI_CSI_BL_LINE_ENABLE_Msk
#define MIPI_CSI_BL_FRAME 	(0x0000B024UL) 	/*<!  */
#define 	MIPI_CSI_BL_FRAME_VAL_Pos 	(0x0U)
#define 	MIPI_CSI_BL_FRAME_VAL_Msk 	(0xFFFFFFUL << MIPI_CSI_BL_FRAME_VAL_Pos) 	/*!< 0x00FFFFFF */
#define 	MIPI_CSI_BL_FRAME_VAL 	MIPI_CSI_BL_FRAME_VAL_Msk
#define 	MIPI_CSI_BL_FRAME_CK_LANE_HS_Pos 	(0x1EU)
#define 	MIPI_CSI_BL_FRAME_CK_LANE_HS_Msk 	(0x1UL << MIPI_CSI_BL_FRAME_CK_LANE_HS_Pos) 	/*!< 0x40000000 */
#define 	MIPI_CSI_BL_FRAME_CK_LANE_HS 	MIPI_CSI_BL_FRAME_CK_LANE_HS_Msk
#define 	MIPI_CSI_BL_FRAME_ENABLE_Pos 	(0x1FU)
#define 	MIPI_CSI_BL_FRAME_ENABLE_Msk 	(0x1UL << MIPI_CSI_BL_FRAME_ENABLE_Pos) 	/*!< 0x80000000 */
#define 	MIPI_CSI_BL_FRAME_ENABLE 	MIPI_CSI_BL_FRAME_ENABLE_Msk
#define MIPI_CSI_BL_FRAME_START 	(0x0000B028UL) 	/*<!  */
#define 	MIPI_CSI_BL_FRAME_START_VAL_Pos 	(0x0U)
#define 	MIPI_CSI_BL_FRAME_START_VAL_Msk 	(0xFFFFUL << MIPI_CSI_BL_FRAME_START_VAL_Pos) 	/*!< 0x0000FFFF */
#define 	MIPI_CSI_BL_FRAME_START_VAL 	MIPI_CSI_BL_FRAME_START_VAL_Msk
#define 	MIPI_CSI_BL_FRAME_START_ENABLE_Pos 	(0x1FU)
#define 	MIPI_CSI_BL_FRAME_START_ENABLE_Msk 	(0x1UL << MIPI_CSI_BL_FRAME_START_ENABLE_Pos) 	/*!< 0x80000000 */
#define 	MIPI_CSI_BL_FRAME_START_ENABLE 	MIPI_CSI_BL_FRAME_START_ENABLE_Msk
#define MIPI_CSI_BL_FRAME_END 	(0x0000B02CUL) 	/*<!  */
#define 	MIPI_CSI_BL_FRAME_END_VAL_Pos 	(0x0U)
#define 	MIPI_CSI_BL_FRAME_END_VAL_Msk 	(0xFFFFUL << MIPI_CSI_BL_FRAME_END_VAL_Pos) 	/*!< 0x0000FFFF */
#define 	MIPI_CSI_BL_FRAME_END_VAL 	MIPI_CSI_BL_FRAME_END_VAL_Msk
#define 	MIPI_CSI_BL_FRAME_END_ENABLE_Pos 	(0x1FU)
#define 	MIPI_CSI_BL_FRAME_END_ENABLE_Msk 	(0x1UL << MIPI_CSI_BL_FRAME_END_ENABLE_Pos) 	/*!< 0x80000000 */
#define 	MIPI_CSI_BL_FRAME_END_ENABLE 	MIPI_CSI_BL_FRAME_END_ENABLE_Msk
#define MIPI_CSI_POWER 	(0x0000B030UL) 	/*<!  */
#define 	MIPI_CSI_POWER_CL_RSTN_Pos 	(0x0U)
#define 	MIPI_CSI_POWER_CL_RSTN_Msk 	(0x1UL << MIPI_CSI_POWER_CL_RSTN_Pos) 	/*!< 0x00000001 */
#define 	MIPI_CSI_POWER_CL_RSTN 	MIPI_CSI_POWER_CL_RSTN_Msk
#define 	MIPI_CSI_POWER_DL_RSTN_Pos 	(0x1U)
#define 	MIPI_CSI_POWER_DL_RSTN_Msk 	(0x1UL << MIPI_CSI_POWER_DL_RSTN_Pos) 	/*!< 0x00000002 */
#define 	MIPI_CSI_POWER_DL_RSTN 	MIPI_CSI_POWER_DL_RSTN_Msk
#define 	MIPI_CSI_POWER_CL_ENABLE_Pos 	(0x2U)
#define 	MIPI_CSI_POWER_CL_ENABLE_Msk 	(0x1UL << MIPI_CSI_POWER_CL_ENABLE_Pos) 	/*!< 0x00000004 */
#define 	MIPI_CSI_POWER_CL_ENABLE 	MIPI_CSI_POWER_CL_ENABLE_Msk
#define 	MIPI_CSI_POWER_DL_ENABLE_Pos 	(0x3U)
#define 	MIPI_CSI_POWER_DL_ENABLE_Msk 	(0x1UL << MIPI_CSI_POWER_DL_ENABLE_Pos) 	/*!< 0x00000008 */
#define 	MIPI_CSI_POWER_DL_ENABLE 	MIPI_CSI_POWER_DL_ENABLE_Msk
#define 	MIPI_CSI_POWER_CUR_EN_Pos 	(0x4U)
#define 	MIPI_CSI_POWER_CUR_EN_Msk 	(0x1UL << MIPI_CSI_POWER_CUR_EN_Pos) 	/*!< 0x00000010 */
#define 	MIPI_CSI_POWER_CUR_EN 	MIPI_CSI_POWER_CUR_EN_Msk
#define MIPI_CSI_CL_CTRL 	(0x0000B034UL) 	/*<!  */
#define 	MIPI_CSI_CL_CTRL_ULPS_Pos 	(0x0U)
#define 	MIPI_CSI_CL_CTRL_ULPS_Msk 	(0x1UL << MIPI_CSI_CL_CTRL_ULPS_Pos) 	/*!< 0x00000001 */
#define 	MIPI_CSI_CL_CTRL_ULPS 	MIPI_CSI_CL_CTRL_ULPS_Msk
#define 	MIPI_CSI_CL_CTRL_ULPSEXIT_Pos 	(0x1U)
#define 	MIPI_CSI_CL_CTRL_ULPSEXIT_Msk 	(0x1UL << MIPI_CSI_CL_CTRL_ULPSEXIT_Pos) 	/*!< 0x00000002 */
#define 	MIPI_CSI_CL_CTRL_ULPSEXIT 	MIPI_CSI_CL_CTRL_ULPSEXIT_Msk
#define 	MIPI_CSI_CL_CTRL_ULPSACTIVENOT_Pos 	(0x2U)
#define 	MIPI_CSI_CL_CTRL_ULPSACTIVENOT_Msk 	(0x1UL << MIPI_CSI_CL_CTRL_ULPSACTIVENOT_Pos) 	/*!< 0x00000004 */
#define 	MIPI_CSI_CL_CTRL_ULPSACTIVENOT 	MIPI_CSI_CL_CTRL_ULPSACTIVENOT_Msk
#define 	MIPI_CSI_CL_CTRL_STOPSTATE_Pos 	(0x3U)
#define 	MIPI_CSI_CL_CTRL_STOPSTATE_Msk 	(0x1UL << MIPI_CSI_CL_CTRL_STOPSTATE_Pos) 	/*!< 0x00000008 */
#define 	MIPI_CSI_CL_CTRL_STOPSTATE 	MIPI_CSI_CL_CTRL_STOPSTATE_Msk
#define MIPI_CSI_DL_CTRL 	(0x0000B038UL) 	/*<!  */
#define 	MIPI_CSI_DL_CTRL_REQUESTESC_Pos 	(0x0U)
#define 	MIPI_CSI_DL_CTRL_REQUESTESC_Msk 	(0x1UL << MIPI_CSI_DL_CTRL_REQUESTESC_Pos) 	/*!< 0x00000001 */
#define 	MIPI_CSI_DL_CTRL_REQUESTESC 	MIPI_CSI_DL_CTRL_REQUESTESC_Msk
#define 	MIPI_CSI_DL_CTRL_ULPSESC_Pos 	(0x4U)
#define 	MIPI_CSI_DL_CTRL_ULPSESC_Msk 	(0x1UL << MIPI_CSI_DL_CTRL_ULPSESC_Pos) 	/*!< 0x00000010 */
#define 	MIPI_CSI_DL_CTRL_ULPSESC 	MIPI_CSI_DL_CTRL_ULPSESC_Msk
#define 	MIPI_CSI_DL_CTRL_ULPSEXIT_Pos 	(0x8U)
#define 	MIPI_CSI_DL_CTRL_ULPSEXIT_Msk 	(0x1UL << MIPI_CSI_DL_CTRL_ULPSEXIT_Pos) 	/*!< 0x00000100 */
#define 	MIPI_CSI_DL_CTRL_ULPSEXIT 	MIPI_CSI_DL_CTRL_ULPSEXIT_Msk
#define 	MIPI_CSI_DL_CTRL_ULPSACTIVENOT_Pos 	(0x10U)
#define 	MIPI_CSI_DL_CTRL_ULPSACTIVENOT_Msk 	(0x1UL << MIPI_CSI_DL_CTRL_ULPSACTIVENOT_Pos) 	/*!< 0x00010000 */
#define 	MIPI_CSI_DL_CTRL_ULPSACTIVENOT 	MIPI_CSI_DL_CTRL_ULPSACTIVENOT_Msk
#define 	MIPI_CSI_DL_CTRL_STOPSTATE_Pos 	(0x14U)
#define 	MIPI_CSI_DL_CTRL_STOPSTATE_Msk 	(0x1UL << MIPI_CSI_DL_CTRL_STOPSTATE_Pos) 	/*!< 0x00100000 */
#define 	MIPI_CSI_DL_CTRL_STOPSTATE 	MIPI_CSI_DL_CTRL_STOPSTATE_Msk
#define MIPI_CSI_ULPS_CTRL 	(0x0000B03CUL) 	/*<!  */
#define 	MIPI_CSI_ULPS_CTRL_WAKEUP_Pos 	(0x0U)
#define 	MIPI_CSI_ULPS_CTRL_WAKEUP_Msk 	(0xFFFFFFUL << MIPI_CSI_ULPS_CTRL_WAKEUP_Pos) 	/*!< 0x00FFFFFF */
#define 	MIPI_CSI_ULPS_CTRL_WAKEUP 	MIPI_CSI_ULPS_CTRL_WAKEUP_Msk
#define 	MIPI_CSI_ULPS_CTRL_STATUS_Pos 	(0x18U)
#define 	MIPI_CSI_ULPS_CTRL_STATUS_Msk 	(0xFUL << MIPI_CSI_ULPS_CTRL_STATUS_Pos) 	/*!< 0x0F000000 */
#define 	MIPI_CSI_ULPS_CTRL_STATUS 	MIPI_CSI_ULPS_CTRL_STATUS_Msk
#define 	MIPI_CSI_ULPS_CTRL_ENABLE_Pos 	(0x1FU)
#define 	MIPI_CSI_ULPS_CTRL_ENABLE_Msk 	(0x1UL << MIPI_CSI_ULPS_CTRL_ENABLE_Pos) 	/*!< 0x80000000 */
#define 	MIPI_CSI_ULPS_CTRL_ENABLE 	MIPI_CSI_ULPS_CTRL_ENABLE_Msk
#define MIPI_CSI_CPU_DATA 	(0x0000B040UL) 	/*<!  */
#define 	MIPI_CSI_CPU_DATA_Pos 	(0x0U)
#define 	MIPI_CSI_CPU_DATA_Msk 	(0xFFFFFFFFUL << MIPI_CSI_CPU_DATA_Pos) 	/*!< 0xFFFFFFFF */
#define MIPI_CSI_CPU_CMD 	(0x0000B044UL) 	/*<!  */
#define 	MIPI_CSI_CPU_CMD_SEND_Pos 	(0x0U)
#define 	MIPI_CSI_CPU_CMD_SEND_Msk 	(0x1UL << MIPI_CSI_CPU_CMD_SEND_Pos) 	/*!< 0x00000001 */
#define 	MIPI_CSI_CPU_CMD_SEND 	MIPI_CSI_CPU_CMD_SEND_Msk
#define 	MIPI_CSI_CPU_CMD_BUSY_Pos 	(0x1FU)
#define 	MIPI_CSI_CPU_CMD_BUSY_Msk 	(0x1UL << MIPI_CSI_CPU_CMD_BUSY_Pos) 	/*!< 0x80000000 */
#define 	MIPI_CSI_CPU_CMD_BUSY 	MIPI_CSI_CPU_CMD_BUSY_Msk
#define MIPI_CSI_CPU_CFG 	(0x0000B048UL) 	/*<!  */
#define 	MIPI_CSI_CPU_CFG_SRAM_PART_Pos 	(0x0U)
#define 	MIPI_CSI_CPU_CFG_SRAM_PART_Msk 	(0x7UL << MIPI_CSI_CPU_CFG_SRAM_PART_Pos) 	/*!< 0x00000007 */
#define 	MIPI_CSI_CPU_CFG_SRAM_PART 	MIPI_CSI_CPU_CFG_SRAM_PART_Msk
#define MIPI_CSI_IRQ_MASK 	(0x0000B060UL) 	/*<!  */
#define 	MIPI_CSI_IRQ_MASK_CPU_DATA_SEND_Pos 	(0x0U)
#define 	MIPI_CSI_IRQ_MASK_CPU_DATA_SEND_Msk 	(0x1UL << MIPI_CSI_IRQ_MASK_CPU_DATA_SEND_Pos) 	/*!< 0x00000001 */
#define 	MIPI_CSI_IRQ_MASK_CPU_DATA_SEND 	MIPI_CSI_IRQ_MASK_CPU_DATA_SEND_Msk
#define 	MIPI_CSI_IRQ_MASK_STATS_AVAIL_Pos 	(0x1U)
#define 	MIPI_CSI_IRQ_MASK_STATS_AVAIL_Msk 	(0x1UL << MIPI_CSI_IRQ_MASK_STATS_AVAIL_Pos) 	/*!< 0x00000002 */
#define 	MIPI_CSI_IRQ_MASK_STATS_AVAIL 	MIPI_CSI_IRQ_MASK_STATS_AVAIL_Msk
#define 	MIPI_CSI_IRQ_MASK_FRAME_START_Pos 	(0x2U)
#define 	MIPI_CSI_IRQ_MASK_FRAME_START_Msk 	(0x1UL << MIPI_CSI_IRQ_MASK_FRAME_START_Pos) 	/*!< 0x00000004 */
#define 	MIPI_CSI_IRQ_MASK_FRAME_START 	MIPI_CSI_IRQ_MASK_FRAME_START_Msk
#define 	MIPI_CSI_IRQ_MASK_FRAME_END_Pos 	(0x3U)
#define 	MIPI_CSI_IRQ_MASK_FRAME_END_Msk 	(0x1UL << MIPI_CSI_IRQ_MASK_FRAME_END_Pos) 	/*!< 0x00000008 */
#define 	MIPI_CSI_IRQ_MASK_FRAME_END 	MIPI_CSI_IRQ_MASK_FRAME_END_Msk
#define 	MIPI_CSI_IRQ_MASK_CL_STOP_Pos 	(0x4U)
#define 	MIPI_CSI_IRQ_MASK_CL_STOP_Msk 	(0x1UL << MIPI_CSI_IRQ_MASK_CL_STOP_Pos) 	/*!< 0x00000010 */
#define 	MIPI_CSI_IRQ_MASK_CL_STOP 	MIPI_CSI_IRQ_MASK_CL_STOP_Msk
#define 	MIPI_CSI_IRQ_MASK_CL_ULPSACTIVENOT_Pos 	(0x5U)
#define 	MIPI_CSI_IRQ_MASK_CL_ULPSACTIVENOT_Msk 	(0x1UL << MIPI_CSI_IRQ_MASK_CL_ULPSACTIVENOT_Pos) 	/*!< 0x00000020 */
#define 	MIPI_CSI_IRQ_MASK_CL_ULPSACTIVENOT 	MIPI_CSI_IRQ_MASK_CL_ULPSACTIVENOT_Msk
#define 	MIPI_CSI_IRQ_MASK_DL_STOP_Pos 	(0x6U)
#define 	MIPI_CSI_IRQ_MASK_DL_STOP_Msk 	(0x1UL << MIPI_CSI_IRQ_MASK_DL_STOP_Pos) 	/*!< 0x00000040 */
#define 	MIPI_CSI_IRQ_MASK_DL_STOP 	MIPI_CSI_IRQ_MASK_DL_STOP_Msk
#define 	MIPI_CSI_IRQ_MASK_DL_ULPSACTIVENOT_Pos 	(0x7U)
#define 	MIPI_CSI_IRQ_MASK_DL_ULPSACTIVENOT_Msk 	(0x1UL << MIPI_CSI_IRQ_MASK_DL_ULPSACTIVENOT_Pos) 	/*!< 0x00000080 */
#define 	MIPI_CSI_IRQ_MASK_DL_ULPSACTIVENOT 	MIPI_CSI_IRQ_MASK_DL_ULPSACTIVENOT_Msk
#define MIPI_CSI_IRQ_PENDING 	(0x0000B064UL) 	/*<!  */
#define 	MIPI_CSI_IRQ_PENDING_CPU_DATA_SEND_Pos 	(0x0U)
#define 	MIPI_CSI_IRQ_PENDING_CPU_DATA_SEND_Msk 	(0x1UL << MIPI_CSI_IRQ_PENDING_CPU_DATA_SEND_Pos) 	/*!< 0x00000001 */
#define 	MIPI_CSI_IRQ_PENDING_CPU_DATA_SEND 	MIPI_CSI_IRQ_PENDING_CPU_DATA_SEND_Msk
#define 	MIPI_CSI_IRQ_PENDING_STATS_AVAIL_Pos 	(0x1U)
#define 	MIPI_CSI_IRQ_PENDING_STATS_AVAIL_Msk 	(0x1UL << MIPI_CSI_IRQ_PENDING_STATS_AVAIL_Pos) 	/*!< 0x00000002 */
#define 	MIPI_CSI_IRQ_PENDING_STATS_AVAIL 	MIPI_CSI_IRQ_PENDING_STATS_AVAIL_Msk
#define 	MIPI_CSI_IRQ_PENDING_FRAME_START_Pos 	(0x2U)
#define 	MIPI_CSI_IRQ_PENDING_FRAME_START_Msk 	(0x1UL << MIPI_CSI_IRQ_PENDING_FRAME_START_Pos) 	/*!< 0x00000004 */
#define 	MIPI_CSI_IRQ_PENDING_FRAME_START 	MIPI_CSI_IRQ_PENDING_FRAME_START_Msk
#define 	MIPI_CSI_IRQ_PENDING_FRAME_END_Pos 	(0x3U)
#define 	MIPI_CSI_IRQ_PENDING_FRAME_END_Msk 	(0x1UL << MIPI_CSI_IRQ_PENDING_FRAME_END_Pos) 	/*!< 0x00000008 */
#define 	MIPI_CSI_IRQ_PENDING_FRAME_END 	MIPI_CSI_IRQ_PENDING_FRAME_END_Msk
#define 	MIPI_CSI_IRQ_PENDING_CL_STOP_Pos 	(0x4U)
#define 	MIPI_CSI_IRQ_PENDING_CL_STOP_Msk 	(0x1UL << MIPI_CSI_IRQ_PENDING_CL_STOP_Pos) 	/*!< 0x00000010 */
#define 	MIPI_CSI_IRQ_PENDING_CL_STOP 	MIPI_CSI_IRQ_PENDING_CL_STOP_Msk
#define 	MIPI_CSI_IRQ_PENDING_CL_ULPSACTIVENOT_Pos 	(0x5U)
#define 	MIPI_CSI_IRQ_PENDING_CL_ULPSACTIVENOT_Msk 	(0x1UL << MIPI_CSI_IRQ_PENDING_CL_ULPSACTIVENOT_Pos) 	/*!< 0x00000020 */
#define 	MIPI_CSI_IRQ_PENDING_CL_ULPSACTIVENOT 	MIPI_CSI_IRQ_PENDING_CL_ULPSACTIVENOT_Msk
#define 	MIPI_CSI_IRQ_PENDING_DL_STOP_Pos 	(0x6U)
#define 	MIPI_CSI_IRQ_PENDING_DL_STOP_Msk 	(0x1UL << MIPI_CSI_IRQ_PENDING_DL_STOP_Pos) 	/*!< 0x00000040 */
#define 	MIPI_CSI_IRQ_PENDING_DL_STOP 	MIPI_CSI_IRQ_PENDING_DL_STOP_Msk
#define 	MIPI_CSI_IRQ_PENDING_DL_ULPSACTIVENOT_Pos 	(0x7U)
#define 	MIPI_CSI_IRQ_PENDING_DL_ULPSACTIVENOT_Msk 	(0x1UL << MIPI_CSI_IRQ_PENDING_DL_ULPSACTIVENOT_Pos) 	/*!< 0x00000080 */
#define 	MIPI_CSI_IRQ_PENDING_DL_ULPSACTIVENOT 	MIPI_CSI_IRQ_PENDING_DL_ULPSACTIVENOT_Msk
#define MIPI_CSI_IRQ_STATUS 	(0x0000B068UL) 	/*<!  */
#define 	MIPI_CSI_IRQ_STATUS_CPU_DATA_SEND_Pos 	(0x0U)
#define 	MIPI_CSI_IRQ_STATUS_CPU_DATA_SEND_Msk 	(0x1UL << MIPI_CSI_IRQ_STATUS_CPU_DATA_SEND_Pos) 	/*!< 0x00000001 */
#define 	MIPI_CSI_IRQ_STATUS_CPU_DATA_SEND 	MIPI_CSI_IRQ_STATUS_CPU_DATA_SEND_Msk
#define 	MIPI_CSI_IRQ_STATUS_STATS_AVAIL_Pos 	(0x1U)
#define 	MIPI_CSI_IRQ_STATUS_STATS_AVAIL_Msk 	(0x1UL << MIPI_CSI_IRQ_STATUS_STATS_AVAIL_Pos) 	/*!< 0x00000002 */
#define 	MIPI_CSI_IRQ_STATUS_STATS_AVAIL 	MIPI_CSI_IRQ_STATUS_STATS_AVAIL_Msk
#define 	MIPI_CSI_IRQ_STATUS_FRAME_START_Pos 	(0x2U)
#define 	MIPI_CSI_IRQ_STATUS_FRAME_START_Msk 	(0x1UL << MIPI_CSI_IRQ_STATUS_FRAME_START_Pos) 	/*!< 0x00000004 */
#define 	MIPI_CSI_IRQ_STATUS_FRAME_START 	MIPI_CSI_IRQ_STATUS_FRAME_START_Msk
#define 	MIPI_CSI_IRQ_STATUS_FRAME_END_Pos 	(0x3U)
#define 	MIPI_CSI_IRQ_STATUS_FRAME_END_Msk 	(0x1UL << MIPI_CSI_IRQ_STATUS_FRAME_END_Pos) 	/*!< 0x00000008 */
#define 	MIPI_CSI_IRQ_STATUS_FRAME_END 	MIPI_CSI_IRQ_STATUS_FRAME_END_Msk
#define 	MIPI_CSI_IRQ_STATUS_CL_STOP_Pos 	(0x4U)
#define 	MIPI_CSI_IRQ_STATUS_CL_STOP_Msk 	(0x1UL << MIPI_CSI_IRQ_STATUS_CL_STOP_Pos) 	/*!< 0x00000010 */
#define 	MIPI_CSI_IRQ_STATUS_CL_STOP 	MIPI_CSI_IRQ_STATUS_CL_STOP_Msk
#define 	MIPI_CSI_IRQ_STATUS_CL_ULPSACTIVENOT_Pos 	(0x5U)
#define 	MIPI_CSI_IRQ_STATUS_CL_ULPSACTIVENOT_Msk 	(0x1UL << MIPI_CSI_IRQ_STATUS_CL_ULPSACTIVENOT_Pos) 	/*!< 0x00000020 */
#define 	MIPI_CSI_IRQ_STATUS_CL_ULPSACTIVENOT 	MIPI_CSI_IRQ_STATUS_CL_ULPSACTIVENOT_Msk
#define 	MIPI_CSI_IRQ_STATUS_DL_STOP_Pos 	(0x6U)
#define 	MIPI_CSI_IRQ_STATUS_DL_STOP_Msk 	(0x1UL << MIPI_CSI_IRQ_STATUS_DL_STOP_Pos) 	/*!< 0x00000040 */
#define 	MIPI_CSI_IRQ_STATUS_DL_STOP 	MIPI_CSI_IRQ_STATUS_DL_STOP_Msk
#define 	MIPI_CSI_IRQ_STATUS_DL_ULPSACTIVENOT_Pos 	(0x7U)
#define 	MIPI_CSI_IRQ_STATUS_DL_ULPSACTIVENOT_Msk 	(0x1UL << MIPI_CSI_IRQ_STATUS_DL_ULPSACTIVENOT_Pos) 	/*!< 0x00000080 */
#define 	MIPI_CSI_IRQ_STATUS_DL_ULPSACTIVENOT 	MIPI_CSI_IRQ_STATUS_DL_ULPSACTIVENOT_Msk
#define MIPI_CSI_GPIO_CTRL 	(0x0000B06CUL) 	/*<!  */
#define 	MIPI_CSI_GPIO_CTRL_FRAME_START_Pos 	(0x0U)
#define 	MIPI_CSI_GPIO_CTRL_FRAME_START_Msk 	(0x1UL << MIPI_CSI_GPIO_CTRL_FRAME_START_Pos) 	/*!< 0x00000001 */
#define 	MIPI_CSI_GPIO_CTRL_FRAME_START 	MIPI_CSI_GPIO_CTRL_FRAME_START_Msk
#define 	MIPI_CSI_GPIO_CTRL_FRAME_END_Pos 	(0x1U)
#define 	MIPI_CSI_GPIO_CTRL_FRAME_END_Msk 	(0x1UL << MIPI_CSI_GPIO_CTRL_FRAME_END_Pos) 	/*!< 0x00000002 */
#define 	MIPI_CSI_GPIO_CTRL_FRAME_END 	MIPI_CSI_GPIO_CTRL_FRAME_END_Msk
#define 	MIPI_CSI_GPIO_CTRL_DATA_Pos 	(0x2U)
#define 	MIPI_CSI_GPIO_CTRL_DATA_Msk 	(0x1UL << MIPI_CSI_GPIO_CTRL_DATA_Pos) 	/*!< 0x00000004 */
#define 	MIPI_CSI_GPIO_CTRL_DATA 	MIPI_CSI_GPIO_CTRL_DATA_Msk
#define 	MIPI_CSI_GPIO_CTRL_PAD_DATA_Pos 	(0x3U)
#define 	MIPI_CSI_GPIO_CTRL_PAD_DATA_Msk 	(0x1UL << MIPI_CSI_GPIO_CTRL_PAD_DATA_Pos) 	/*!< 0x00000008 */
#define 	MIPI_CSI_GPIO_CTRL_PAD_DATA 	MIPI_CSI_GPIO_CTRL_PAD_DATA_Msk
#define 	MIPI_CSI_GPIO_CTRL_CPU_DATA_Pos 	(0x4U)
#define 	MIPI_CSI_GPIO_CTRL_CPU_DATA_Msk 	(0x1UL << MIPI_CSI_GPIO_CTRL_CPU_DATA_Pos) 	/*!< 0x00000010 */
#define 	MIPI_CSI_GPIO_CTRL_CPU_DATA 	MIPI_CSI_GPIO_CTRL_CPU_DATA_Msk
#define 	MIPI_CSI_GPIO_CTRL_CL_STOP_Pos 	(0x5U)
#define 	MIPI_CSI_GPIO_CTRL_CL_STOP_Msk 	(0x1UL << MIPI_CSI_GPIO_CTRL_CL_STOP_Pos) 	/*!< 0x00000020 */
#define 	MIPI_CSI_GPIO_CTRL_CL_STOP 	MIPI_CSI_GPIO_CTRL_CL_STOP_Msk
#define 	MIPI_CSI_GPIO_CTRL_CL_ULPSACTIVENOT_Pos 	(0x6U)
#define 	MIPI_CSI_GPIO_CTRL_CL_ULPSACTIVENOT_Msk 	(0x1UL << MIPI_CSI_GPIO_CTRL_CL_ULPSACTIVENOT_Pos) 	/*!< 0x00000040 */
#define 	MIPI_CSI_GPIO_CTRL_CL_ULPSACTIVENOT 	MIPI_CSI_GPIO_CTRL_CL_ULPSACTIVENOT_Msk
#define 	MIPI_CSI_GPIO_CTRL_DL_STOP_Pos 	(0x7U)
#define 	MIPI_CSI_GPIO_CTRL_DL_STOP_Msk 	(0x1UL << MIPI_CSI_GPIO_CTRL_DL_STOP_Pos) 	/*!< 0x00000080 */
#define 	MIPI_CSI_GPIO_CTRL_DL_STOP 	MIPI_CSI_GPIO_CTRL_DL_STOP_Msk
#define 	MIPI_CSI_GPIO_CTRL_DL_ULPSACTIVENOT_Pos 	(0x8U)
#define 	MIPI_CSI_GPIO_CTRL_DL_ULPSACTIVENOT_Msk 	(0x1UL << MIPI_CSI_GPIO_CTRL_DL_ULPSACTIVENOT_Pos) 	/*!< 0x00000100 */
#define 	MIPI_CSI_GPIO_CTRL_DL_ULPSACTIVENOT 	MIPI_CSI_GPIO_CTRL_DL_ULPSACTIVENOT_Msk
#define 	MIPI_CSI_GPIO_CTRL_SOF_Pos 	(0x9U)
#define 	MIPI_CSI_GPIO_CTRL_SOF_Msk 	(0x1UL << MIPI_CSI_GPIO_CTRL_SOF_Pos) 	/*!< 0x00000200 */
#define 	MIPI_CSI_GPIO_CTRL_SOF 	MIPI_CSI_GPIO_CTRL_SOF_Msk
#define 	MIPI_CSI_GPIO_CTRL_ATOMIC_Pos 	(0xAU)
#define 	MIPI_CSI_GPIO_CTRL_ATOMIC_Msk 	(0x1UL << MIPI_CSI_GPIO_CTRL_ATOMIC_Pos) 	/*!< 0x00000400 */
#define 	MIPI_CSI_GPIO_CTRL_ATOMIC 	MIPI_CSI_GPIO_CTRL_ATOMIC_Msk
#define MIPI_CSI_STAT_CTRL 	(0x0000B080UL) 	/*<!  */
#define 	MIPI_CSI_STAT_CTRL_ENABLE_Pos 	(0x0U)
#define 	MIPI_CSI_STAT_CTRL_ENABLE_Msk 	(0x1UL << MIPI_CSI_STAT_CTRL_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	MIPI_CSI_STAT_CTRL_ENABLE 	MIPI_CSI_STAT_CTRL_ENABLE_Msk
#define 	MIPI_CSI_STAT_CTRL_TRIGGER_Pos 	(0x1U)
#define 	MIPI_CSI_STAT_CTRL_TRIGGER_Msk 	(0x1UL << MIPI_CSI_STAT_CTRL_TRIGGER_Pos) 	/*!< 0x00000002 */
#define 	MIPI_CSI_STAT_CTRL_TRIGGER 	MIPI_CSI_STAT_CTRL_TRIGGER_Msk
#define 	MIPI_CSI_STAT_CTRL_CLEAR_Pos 	(0x2U)
#define 	MIPI_CSI_STAT_CTRL_CLEAR_Msk 	(0x1UL << MIPI_CSI_STAT_CTRL_CLEAR_Pos) 	/*!< 0x00000004 */
#define 	MIPI_CSI_STAT_CTRL_CLEAR 	MIPI_CSI_STAT_CTRL_CLEAR_Msk
#define MIPI_CSI_STAT_FRAME_CNT 	(0x0000B084UL) 	/*<!  */
#define 	MIPI_CSI_STAT_FRAME_CNT_VAL_Pos 	(0x0U)
#define 	MIPI_CSI_STAT_FRAME_CNT_VAL_Msk 	(0xFFFFFFFFUL << MIPI_CSI_STAT_FRAME_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	MIPI_CSI_STAT_FRAME_CNT_VAL 	MIPI_CSI_STAT_FRAME_CNT_VAL_Msk
#define MIPI_CSI_STAT_BYTE_CNT 	(0x0000B088UL) 	/*<!  */
#define 	MIPI_CSI_STAT_BYTE_CNT_VAL_Pos 	(0x0U)
#define 	MIPI_CSI_STAT_BYTE_CNT_VAL_Msk 	(0xFFFFFFFFUL << MIPI_CSI_STAT_BYTE_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	MIPI_CSI_STAT_BYTE_CNT_VAL 	MIPI_CSI_STAT_BYTE_CNT_VAL_Msk
#define MIPI_CSI_STAT_PAD_CNT 	(0x0000B08CUL) 	/*<!  */
#define 	MIPI_CSI_STAT_PAD_CNT_VAL_Pos 	(0x0U)
#define 	MIPI_CSI_STAT_PAD_CNT_VAL_Msk 	(0xFFFFFFFFUL << MIPI_CSI_STAT_PAD_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	MIPI_CSI_STAT_PAD_CNT_VAL 	MIPI_CSI_STAT_PAD_CNT_VAL_Msk
#define MIPI_CSI_STAT_PKT_CNT 	(0x0000B090UL) 	/*<!  */
#define 	MIPI_CSI_STAT_PKT_CNT_VAL_Pos 	(0x0U)
#define 	MIPI_CSI_STAT_PKT_CNT_VAL_Msk 	(0xFFFFFFFFUL << MIPI_CSI_STAT_PKT_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	MIPI_CSI_STAT_PKT_CNT_VAL 	MIPI_CSI_STAT_PKT_CNT_VAL_Msk
#define MIPI_CSI_STAT_INC_PKT_CNT 	(0x0000B094UL) 	/*<!  */
#define 	MIPI_CSI_STAT_INC_PKT_CNT_VAL_Pos 	(0x0U)
#define 	MIPI_CSI_STAT_INC_PKT_CNT_VAL_Msk 	(0xFFFFFFFFUL << MIPI_CSI_STAT_INC_PKT_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	MIPI_CSI_STAT_INC_PKT_CNT_VAL 	MIPI_CSI_STAT_INC_PKT_CNT_VAL_Msk
#define MIPI_CSI_STAT_FRAME_PERIOD 	(0x0000B098UL) 	/*<!  */
#define 	MIPI_CSI_STAT_FRAME_PERIOD_VAL_Pos 	(0x0U)
#define 	MIPI_CSI_STAT_FRAME_PERIOD_VAL_Msk 	(0xFFFFFFFFUL << MIPI_CSI_STAT_FRAME_PERIOD_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	MIPI_CSI_STAT_FRAME_PERIOD_VAL 	MIPI_CSI_STAT_FRAME_PERIOD_VAL_Msk
#define MIPI_CSI_SPG_CFG 	(0x0000B0C0UL) 	/*<!  */
#define 	MIPI_CSI_SPG_CFG_SELF_TEST_CTRL_Pos 	(0x0U)
#define 	MIPI_CSI_SPG_CFG_SELF_TEST_CTRL_Msk 	(0x7UL << MIPI_CSI_SPG_CFG_SELF_TEST_CTRL_Pos) 	/*!< 0x00000007 */
#define 	MIPI_CSI_SPG_CFG_SELF_TEST_CTRL 	MIPI_CSI_SPG_CFG_SELF_TEST_CTRL_Msk
#define 	MIPI_CSI_SPG_CFG_SELF_TEST_RATE_Pos 	(0x4U)
#define 	MIPI_CSI_SPG_CFG_SELF_TEST_RATE_Msk 	(0x3FFUL << MIPI_CSI_SPG_CFG_SELF_TEST_RATE_Pos) 	/*!< 0x00003FF0 */
#define 	MIPI_CSI_SPG_CFG_SELF_TEST_RATE 	MIPI_CSI_SPG_CFG_SELF_TEST_RATE_Msk
#define 	MIPI_CSI_SPG_CFG_SELF_TEST_REPEAT_Pos 	(0x10U)
#define 	MIPI_CSI_SPG_CFG_SELF_TEST_REPEAT_Msk 	(0x1FFFUL << MIPI_CSI_SPG_CFG_SELF_TEST_REPEAT_Pos) 	/*!< 0x1FFF0000 */
#define 	MIPI_CSI_SPG_CFG_SELF_TEST_REPEAT 	MIPI_CSI_SPG_CFG_SELF_TEST_REPEAT_Msk
#define MIPI_CSI_SPG_DATA 	(0x0000B0C4UL) 	/*<!  */
#define 	MIPI_CSI_SPG_DATA_SELF_TEST_Pos 	(0x0U)
#define 	MIPI_CSI_SPG_DATA_SELF_TEST_Msk 	(0xFFFFFFFFUL << MIPI_CSI_SPG_DATA_SELF_TEST_Pos) 	/*!< 0xFFFFFFFF */
#define 	MIPI_CSI_SPG_DATA_SELF_TEST 	MIPI_CSI_SPG_DATA_SELF_TEST_Msk

/* ------------------------------------------------------")
 * MIPI_DPHY: MIPI-DPHY Register Map
 * ------------------------------------------------------ */

#define MIPI_DPHY_DPHY_BLOCK_CLK_W_TX_CLK_ZERO_HS_PRP_REG 	(0x0000B400UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ZERO_HS_PRP_REG_3_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ZERO_HS_PRP_REG_3_0_Msk 	(0xFUL << MIPI_DPHY_BLOCK_CLK_W_TX_ZERO_HS_PRP_REG_3_0_Pos) 	/*!< 0x0000000F */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ZERO_HS_PRP_REG_3_0 	MIPI_DPHY_BLOCK_CLK_W_TX_ZERO_HS_PRP_REG_3_0_Msk
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ZERO_HS_PRP_REG_7_4_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ZERO_HS_PRP_REG_7_4_Msk 	(0xFUL << MIPI_DPHY_BLOCK_CLK_W_TX_ZERO_HS_PRP_REG_7_4_Pos) 	/*!< 0x000000F0 */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ZERO_HS_PRP_REG_7_4 	MIPI_DPHY_BLOCK_CLK_W_TX_ZERO_HS_PRP_REG_7_4_Msk
#define MIPI_DPHY_DPHY_BLOCK_CLK_W_TX_CLK_BCTL_REG 	(0x0000B404UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_BCTL_REG_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_BCTL_REG_0_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_W_TX_BCTL_REG_0_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_BCTL_REG_0 	MIPI_DPHY_BLOCK_CLK_W_TX_BCTL_REG_0_Msk
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_BCTL_REG_1_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_BCTL_REG_1_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_W_TX_BCTL_REG_1_Pos) 	/*!< 0x00000002 */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_BCTL_REG_1 	MIPI_DPHY_BLOCK_CLK_W_TX_BCTL_REG_1_Msk
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_BCTL_REG_2_Pos 	(0x2U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_BCTL_REG_2_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_W_TX_BCTL_REG_2_Pos) 	/*!< 0x00000004 */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_BCTL_REG_2 	MIPI_DPHY_BLOCK_CLK_W_TX_BCTL_REG_2_Msk
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_BCTL_REG_BAND_CTRL_Pos 	(0x3U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_BCTL_REG_BAND_CTRL_Msk 	(0x1FUL << MIPI_DPHY_BLOCK_CLK_W_TX_BCTL_REG_BAND_CTRL_Pos) 	/*!< 0x000000F8 */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_BCTL_REG_BAND_CTRL 	MIPI_DPHY_BLOCK_CLK_W_TX_BCTL_REG_BAND_CTRL_Msk
#define MIPI_DPHY_DPHY_BLOCK_CLK_W_TX_CLK_ANA_CTRL1_REG 	(0x0000B408UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_O_TM_PD_DISABLE_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_O_TM_PD_DISABLE_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_O_TM_PD_DISABLE_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_O_TM_PD_DISABLE 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_O_TM_PD_DISABLE_Msk
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_BYPASS_PDN_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_BYPASS_PDN_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_BYPASS_PDN_Pos) 	/*!< 0x00000002 */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_BYPASS_PDN 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_BYPASS_PDN_Msk
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_SEL_PDN_Pos 	(0x2U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_SEL_PDN_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_SEL_PDN_Pos) 	/*!< 0x00000004 */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_SEL_PDN 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_SEL_PDN_Msk
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_BYPASS_ULPS_PDN_Pos 	(0x3U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_BYPASS_ULPS_PDN_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_BYPASS_ULPS_PDN_Pos) 	/*!< 0x00000008 */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_BYPASS_ULPS_PDN 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_BYPASS_ULPS_PDN_Msk
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_SEL_ULPS_PDN_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_SEL_ULPS_PDN_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_SEL_ULPS_PDN_Pos) 	/*!< 0x00000010 */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_SEL_ULPS_PDN 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_SEL_ULPS_PDN_Msk
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_INV_LPTX_DN_Pos 	(0x5U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_INV_LPTX_DN_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_INV_LPTX_DN_Pos) 	/*!< 0x00000020 */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_INV_LPTX_DN 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_INV_LPTX_DN_Msk
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_INV_LPTX_DP_Pos 	(0x6U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_INV_LPTX_DP_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_INV_LPTX_DP_Pos) 	/*!< 0x00000040 */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_INV_LPTX_DP 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_INV_LPTX_DP_Msk
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_BYPASS_LPTX_DP_DN_Pos 	(0x7U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_BYPASS_LPTX_DP_DN_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_BYPASS_LPTX_DP_DN_Pos) 	/*!< 0x00000080 */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_BYPASS_LPTX_DP_DN 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL1_REG_BYPASS_LPTX_DP_DN_Msk
#define MIPI_DPHY_DPHY_BLOCK_CLK_W_TX_CLK_ANA_CTRL2_REG 	(0x0000B40CUL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_BYPASS_LPTX_PD_RE_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_BYPASS_LPTX_PD_RE_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_BYPASS_LPTX_PD_RE_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_BYPASS_LPTX_PD_RE 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_BYPASS_LPTX_PD_RE_Msk
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_SEL_LPTX_PD_REF_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_SEL_LPTX_PD_REF_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_SEL_LPTX_PD_REF_Pos) 	/*!< 0x00000002 */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_SEL_LPTX_PD_REF 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_SEL_LPTX_PD_REF_Msk
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_O_LOOPBACK_PDNB_Pos 	(0x2U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_O_LOOPBACK_PDNB_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_O_LOOPBACK_PDNB_Pos) 	/*!< 0x00000004 */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_O_LOOPBACK_PDNB 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_O_LOOPBACK_PDNB_Msk
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_O_LOOPBACK_EN_Pos 	(0x3U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_O_LOOPBACK_EN_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_O_LOOPBACK_EN_Pos) 	/*!< 0x00000008 */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_O_LOOPBACK_EN 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_O_LOOPBACK_EN_Msk
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_REG4_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_REG4_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_REG4_Pos) 	/*!< 0x00000010 */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_REG4 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_REG4_Msk
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_REG5_Pos 	(0x5U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_REG5_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_REG5_Pos) 	/*!< 0x00000020 */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_REG5 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_REG5_Msk
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_BYPASS_POR_Pos 	(0x6U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_BYPASS_POR_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_BYPASS_POR_Pos) 	/*!< 0x00000040 */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_BYPASS_POR 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_BYPASS_POR_Msk
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_SEL_POR_Pos 	(0x7U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_SEL_POR_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_SEL_POR_Pos) 	/*!< 0x00000080 */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_SEL_POR 	MIPI_DPHY_BLOCK_CLK_W_TX_ANA_CTRL2_REG_SEL_POR_Msk
#define MIPI_DPHY_DPHY_BLOCK_CLK_O_ANA_TX_CLK_TBIT1 	(0x0000B410UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT1_LPTX_BIAS_TM_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT1_LPTX_BIAS_TM_Msk 	(0x3UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT1_LPTX_BIAS_TM_Pos) 	/*!< 0x00000003 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT1_LPTX_BIAS_TM 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT1_LPTX_BIAS_TM_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT1_LPTX_LDO_PD_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT1_LPTX_LDO_PD_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT1_LPTX_LDO_PD_Pos) 	/*!< 0x00000010 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT1_LPTX_LDO_PD 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT1_LPTX_LDO_PD_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT1_LPTX_BIAS_PD_Pos 	(0x6U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT1_LPTX_BIAS_PD_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT1_LPTX_BIAS_PD_Pos) 	/*!< 0x00000040 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT1_LPTX_BIAS_PD 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT1_LPTX_BIAS_PD_Msk
#define MIPI_DPHY_DPHY_BLOCK_CLK_O_ANA_TX_CLK_TBIT2 	(0x0000B414UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT2_REG_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT2_REG_0_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT2_REG_0_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT2_REG_0 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT2_REG_0_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT2_REG_7_1_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT2_REG_7_1_Msk 	(0x7FUL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT2_REG_7_1_Pos) 	/*!< 0x000000FE */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT2_REG_7_1 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT2_REG_7_1_Msk
#define MIPI_DPHY_DPHY_BLOCK_CLK_O_ANA_TX_CLK_TBIT3 	(0x0000B418UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_0_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_0_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_0 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_0_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_1_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_1_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_1_Pos) 	/*!< 0x00000002 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_1 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_1_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_2_Pos 	(0x2U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_2_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_2_Pos) 	/*!< 0x00000004 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_2 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_2_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_3_Pos 	(0x3U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_3_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_3_Pos) 	/*!< 0x00000008 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_3 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_3_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_7_4_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_7_4_Msk 	(0xFUL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_7_4_Pos) 	/*!< 0x000000F0 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_7_4 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT3_REG_7_4_Msk
#define MIPI_DPHY_DPHY_BLOCK_CLK_O_ANA_TX_CLK_TBIT4 	(0x0000B41CUL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT4_REG_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT4_REG_0_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT4_REG_0_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT4_REG_0 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT4_REG_0_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT4_REG_7_1_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT4_REG_7_1_Msk 	(0x7FUL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT4_REG_7_1_Pos) 	/*!< 0x000000FE */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT4_REG_7_1 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT4_REG_7_1_Msk
#define MIPI_DPHY_DPHY_BLOCK_CLK_O_ANA_TX_CLK_TBIT5 	(0x0000B420UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT5_REG_6_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT5_REG_6_0_Msk 	(0x7FUL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT5_REG_6_0_Pos) 	/*!< 0x0000007F */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT5_REG_6_0 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT5_REG_6_0_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT5_REG_7_Pos 	(0x7U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT5_REG_7_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT5_REG_7_Pos) 	/*!< 0x00000080 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT5_REG_7 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT5_REG_7_Msk
#define MIPI_DPHY_DPHY_BLOCK_CLK_O_ANA_TX_CLK_TBIT6 	(0x0000B424UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_0_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_0_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_0 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_0_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_1_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_1_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_1_Pos) 	/*!< 0x00000002 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_1 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_1_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_2_Pos 	(0x2U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_2_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_2_Pos) 	/*!< 0x00000004 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_2 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_2_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_3_Pos 	(0x3U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_3_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_3_Pos) 	/*!< 0x00000008 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_3 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_3_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_4_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_4_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_4_Pos) 	/*!< 0x00000010 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_4 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_4_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_5_Pos 	(0x5U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_5_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_5_Pos) 	/*!< 0x00000020 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_5 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_5_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_6_Pos 	(0x6U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_6_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_6_Pos) 	/*!< 0x00000040 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_6 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_6_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_7_Pos 	(0x7U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_7_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_7_Pos) 	/*!< 0x00000080 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_7 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT6_REG_7_Msk
#define MIPI_DPHY_DPHY_BLOCK_CLK_O_ANA_TX_CLK_TBIT7 	(0x0000B428UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_1_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_1_0_Msk 	(0x3UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_1_0_Pos) 	/*!< 0x00000003 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_1_0 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_1_0_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_3_2_Pos 	(0x2U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_3_2_Msk 	(0x3UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_3_2_Pos) 	/*!< 0x0000000C */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_3_2 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_3_2_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_4_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_4_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_4_Pos) 	/*!< 0x00000010 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_4 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_4_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_5_Pos 	(0x5U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_5_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_5_Pos) 	/*!< 0x00000020 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_5 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_5_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_6_Pos 	(0x6U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_6_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_6_Pos) 	/*!< 0x00000040 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_6 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_6_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_7_Pos 	(0x7U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_7_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_7_Pos) 	/*!< 0x00000080 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_7 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT7_REG_7_Msk
#define MIPI_DPHY_DPHY_BLOCK_CLK_O_ANA_TX_CLK_TBIT8 	(0x0000B42CUL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT8_REG_6_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT8_REG_6_0_Msk 	(0x7FUL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT8_REG_6_0_Pos) 	/*!< 0x0000007F */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT8_REG_6_0 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT8_REG_6_0_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT8_REG_7_Pos 	(0x7U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT8_REG_7_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT8_REG_7_Pos) 	/*!< 0x00000080 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT8_REG_7 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT8_REG_7_Msk
#define MIPI_DPHY_DPHY_BLOCK_CLK_O_ANA_TX_CLK_TBIT9 	(0x0000B430UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT9_REG_7_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT9_REG_7_0_Msk 	(0xFFUL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT9_REG_7_0_Pos) 	/*!< 0x000000FF */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT9_REG_7_0 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_TBIT9_REG_7_0_Msk
#define MIPI_DPHY_DPHY_BLOCK_CLK_O_ANA_TX_SLEW_SET 	(0x0000B434UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_SLEW_SET_REG_6_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_SLEW_SET_REG_6_0_Msk 	(0x7FUL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_SLEW_SET_REG_6_0_Pos) 	/*!< 0x0000007F */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_SLEW_SET_REG_6_0 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_SLEW_SET_REG_6_0_Msk
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_SLEW_SET_REG_7_Pos 	(0x7U)
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_SLEW_SET_REG_7_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_O_ANA_TX_SLEW_SET_REG_7_Pos) 	/*!< 0x00000080 */
#define 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_SLEW_SET_REG_7 	MIPI_DPHY_BLOCK_CLK_O_ANA_TX_SLEW_SET_REG_7_Msk
#define MIPI_DPHY_DPHY_BLOCK_CLK_W_BIST_EN 	(0x0000B438UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_CLK_W_BIST_EN_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_CLK_W_BIST_EN_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_W_BIST_EN_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_CLK_W_BIST_EN 	MIPI_DPHY_BLOCK_CLK_W_BIST_EN_Msk
#define 	MIPI_DPHY_BLOCK_CLK_W_BIST_EN_REG_7_1_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_CLK_W_BIST_EN_REG_7_1_Msk 	(0x7FUL << MIPI_DPHY_BLOCK_CLK_W_BIST_EN_REG_7_1_Pos) 	/*!< 0x000000FE */
#define 	MIPI_DPHY_BLOCK_CLK_W_BIST_EN_REG_7_1 	MIPI_DPHY_BLOCK_CLK_W_BIST_EN_REG_7_1_Msk
#define MIPI_DPHY_DPHY_BLOCK_CLK_W_TX_CLK_PRP_REG 	(0x0000B43CUL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_PRP_REG_3_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_PRP_REG_3_0_Msk 	(0xFUL << MIPI_DPHY_BLOCK_CLK_W_TX_PRP_REG_3_0_Pos) 	/*!< 0x0000000F */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_PRP_REG_3_0 	MIPI_DPHY_BLOCK_CLK_W_TX_PRP_REG_3_0_Msk
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_PRP_REG_7_4_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_PRP_REG_7_4_Msk 	(0xFUL << MIPI_DPHY_BLOCK_CLK_W_TX_PRP_REG_7_4_Pos) 	/*!< 0x000000F0 */
#define 	MIPI_DPHY_BLOCK_CLK_W_TX_PRP_REG_7_4 	MIPI_DPHY_BLOCK_CLK_W_TX_PRP_REG_7_4_Msk
#define MIPI_DPHY_DPHY_BLOCK_CLK_W_LDO_PWRUP_CNT 	(0x0000B440UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_CLK_W_LDO_PWRUP_CNT_REG_7_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_CLK_W_LDO_PWRUP_CNT_REG_7_0_Msk 	(0xFFUL << MIPI_DPHY_BLOCK_CLK_W_LDO_PWRUP_CNT_REG_7_0_Pos) 	/*!< 0x000000FF */
#define 	MIPI_DPHY_BLOCK_CLK_W_LDO_PWRUP_CNT_REG_7_0 	MIPI_DPHY_BLOCK_CLK_W_LDO_PWRUP_CNT_REG_7_0_Msk
#define MIPI_DPHY_DPHY_BLOCK_CLK_W_DATA_INT 	(0x0000B444UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_CLK_W_DATA_INT_REG_7_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_CLK_W_DATA_INT_REG_7_0_Msk 	(0xFFUL << MIPI_DPHY_BLOCK_CLK_W_DATA_INT_REG_7_0_Pos) 	/*!< 0x000000FF */
#define 	MIPI_DPHY_BLOCK_CLK_W_DATA_INT_REG_7_0 	MIPI_DPHY_BLOCK_CLK_W_DATA_INT_REG_7_0_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX_CLK_STATUS_REG 	(0x0000B448UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX_CLK_STATUS_REG_7_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX_CLK_STATUS_REG_7_0_Msk 	(0xFFUL << MIPI_DPHY_BLOCK_TX_CLK_STATUS_REG_7_0_Pos) 	/*!< 0x000000FF */
#define 	MIPI_DPHY_BLOCK_TX_CLK_STATUS_REG_7_0 	MIPI_DPHY_BLOCK_TX_CLK_STATUS_REG_7_0_Msk
#define MIPI_DPHY_DPHY_BLOCK_M_CLK_MODULE_ID 	(0x0000B44CUL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_M_CLK_MODULE_ID_REG_7_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_M_CLK_MODULE_ID_REG_7_0_Msk 	(0xFFUL << MIPI_DPHY_BLOCK_M_CLK_MODULE_ID_REG_7_0_Pos) 	/*!< 0x000000FF */
#define 	MIPI_DPHY_BLOCK_M_CLK_MODULE_ID_REG_7_0 	MIPI_DPHY_BLOCK_M_CLK_MODULE_ID_REG_7_0_Msk
#define MIPI_DPHY_DPHY_BLOCK_M_CLK_VERSION_ID 	(0x0000B450UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_M_CLK_VERSION_ID_REG_7_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_M_CLK_VERSION_ID_REG_7_0_Msk 	(0xFFUL << MIPI_DPHY_BLOCK_M_CLK_VERSION_ID_REG_7_0_Pos) 	/*!< 0x000000FF */
#define 	MIPI_DPHY_BLOCK_M_CLK_VERSION_ID_REG_7_0 	MIPI_DPHY_BLOCK_M_CLK_VERSION_ID_REG_7_0_Msk
#define MIPI_DPHY_DPHY_BLOCK_CLK_ULPS 	(0x0000B454UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_CLK_ULPS_M_SWAPDPDN_CTX_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_CLK_ULPS_M_SWAPDPDN_CTX_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_ULPS_M_SWAPDPDN_CTX_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_CLK_ULPS_M_SWAPDPDN_CTX 	MIPI_DPHY_BLOCK_CLK_ULPS_M_SWAPDPDN_CTX_Msk
#define 	MIPI_DPHY_BLOCK_CLK_ULPS_TXULPSEXITCLK_CTX_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_CLK_ULPS_TXULPSEXITCLK_CTX_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_ULPS_TXULPSEXITCLK_CTX_Pos) 	/*!< 0x00000002 */
#define 	MIPI_DPHY_BLOCK_CLK_ULPS_TXULPSEXITCLK_CTX 	MIPI_DPHY_BLOCK_CLK_ULPS_TXULPSEXITCLK_CTX_Msk
#define 	MIPI_DPHY_BLOCK_CLK_ULPS_TXULPSCLK_CTX_Pos 	(0x2U)
#define 	MIPI_DPHY_BLOCK_CLK_ULPS_TXULPSCLK_CTX_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_ULPS_TXULPSCLK_CTX_Pos) 	/*!< 0x00000004 */
#define 	MIPI_DPHY_BLOCK_CLK_ULPS_TXULPSCLK_CTX 	MIPI_DPHY_BLOCK_CLK_ULPS_TXULPSCLK_CTX_Msk
#define 	MIPI_DPHY_BLOCK_CLK_ULPS_TXENABLECLK_CTX_Pos 	(0x3U)
#define 	MIPI_DPHY_BLOCK_CLK_ULPS_TXENABLECLK_CTX_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_ULPS_TXENABLECLK_CTX_Pos) 	/*!< 0x00000008 */
#define 	MIPI_DPHY_BLOCK_CLK_ULPS_TXENABLECLK_CTX 	MIPI_DPHY_BLOCK_CLK_ULPS_TXENABLECLK_CTX_Msk
#define 	MIPI_DPHY_BLOCK_CLK_ULPS_REG_7_4_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_CLK_ULPS_REG_7_4_Msk 	(0xFUL << MIPI_DPHY_BLOCK_CLK_ULPS_REG_7_4_Pos) 	/*!< 0x000000F0 */
#define 	MIPI_DPHY_BLOCK_CLK_ULPS_REG_7_4 	MIPI_DPHY_BLOCK_CLK_ULPS_REG_7_4_Msk
#define MIPI_DPHY_DPHY_BLOCK_CLK_ESCAPE 	(0x0000B458UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_0_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_0_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_0 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_0_Msk
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_1_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_1_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_1_Pos) 	/*!< 0x00000002 */
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_1 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_1_Msk
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_2_Pos 	(0x2U)
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_2_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_2_Pos) 	/*!< 0x00000004 */
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_2 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_2_Msk
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_3_Pos 	(0x3U)
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_3_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_3_Pos) 	/*!< 0x00000008 */
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_3 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_3_Msk
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_4_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_4_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_4_Pos) 	/*!< 0x00000010 */
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_4 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_4_Msk
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_TXULPSACTIVENOTCLK_CTX_Pos 	(0x5U)
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_TXULPSACTIVENOTCLK_CTX_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_ESCAPE_TXULPSACTIVENOTCLK_CTX_Pos) 	/*!< 0x00000020 */
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_TXULPSACTIVENOTCLK_CTX 	MIPI_DPHY_BLOCK_CLK_ESCAPE_TXULPSACTIVENOTCLK_CTX_Msk
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_TXSTOPSTATECLK_CTX_Pos 	(0x6U)
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_TXSTOPSTATECLK_CTX_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_ESCAPE_TXSTOPSTATECLK_CTX_Pos) 	/*!< 0x00000040 */
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_TXSTOPSTATECLK_CTX 	MIPI_DPHY_BLOCK_CLK_ESCAPE_TXSTOPSTATECLK_CTX_Msk
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_7_Pos 	(0x7U)
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_7_Msk 	(0x1UL << MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_7_Pos) 	/*!< 0x00000080 */
#define 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_7 	MIPI_DPHY_BLOCK_CLK_ESCAPE_REG_7_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_DATA_ZERO_HS_PRP_REG 	(0x0000B45CUL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_DATA_ZERO_HS_PRP_REG_3_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_DATA_ZERO_HS_PRP_REG_3_0_Msk 	(0xFUL << MIPI_DPHY_BLOCK_TX1_W_DATA_ZERO_HS_PRP_REG_3_0_Pos) 	/*!< 0x0000000F */
#define 	MIPI_DPHY_BLOCK_TX1_W_DATA_ZERO_HS_PRP_REG_3_0 	MIPI_DPHY_BLOCK_TX1_W_DATA_ZERO_HS_PRP_REG_3_0_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_DATA_ZERO_HS_PRP_REG_7_4_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_TX1_W_DATA_ZERO_HS_PRP_REG_7_4_Msk 	(0xFUL << MIPI_DPHY_BLOCK_TX1_W_DATA_ZERO_HS_PRP_REG_7_4_Pos) 	/*!< 0x000000F0 */
#define 	MIPI_DPHY_BLOCK_TX1_W_DATA_ZERO_HS_PRP_REG_7_4 	MIPI_DPHY_BLOCK_TX1_W_DATA_ZERO_HS_PRP_REG_7_4_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_T1_DATA_CLK_PRP_REG 	(0x0000B460UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_T1_DATA_CLK_PRP_REG_3_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_T1_DATA_CLK_PRP_REG_3_0_Msk 	(0xFUL << MIPI_DPHY_BLOCK_TX1_W_T1_DATA_CLK_PRP_REG_3_0_Pos) 	/*!< 0x0000000F */
#define 	MIPI_DPHY_BLOCK_TX1_W_T1_DATA_CLK_PRP_REG_3_0 	MIPI_DPHY_BLOCK_TX1_W_T1_DATA_CLK_PRP_REG_3_0_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_T1_DATA_CLK_PRP_REG_7_4_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_TX1_W_T1_DATA_CLK_PRP_REG_7_4_Msk 	(0xFUL << MIPI_DPHY_BLOCK_TX1_W_T1_DATA_CLK_PRP_REG_7_4_Pos) 	/*!< 0x000000F0 */
#define 	MIPI_DPHY_BLOCK_TX1_W_T1_DATA_CLK_PRP_REG_7_4 	MIPI_DPHY_BLOCK_TX1_W_T1_DATA_CLK_PRP_REG_7_4_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG 	(0x0000B464UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_FORCERXMODE0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_FORCERXMODE0_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_FORCERXMODE0_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_FORCERXMODE0 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_FORCERXMODE0_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_BYPASS_PDN_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_BYPASS_PDN_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_BYPASS_PDN_Pos) 	/*!< 0x00000002 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_BYPASS_PDN 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_BYPASS_PDN_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_SEL_ANA_PDN_Pos 	(0x2U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_SEL_ANA_PDN_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_SEL_ANA_PDN_Pos) 	/*!< 0x00000004 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_SEL_ANA_PDN 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_SEL_ANA_PDN_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_BYPASS_ULPS_PDN_Pos 	(0x3U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_BYPASS_ULPS_PDN_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_BYPASS_ULPS_PDN_Pos) 	/*!< 0x00000008 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_BYPASS_ULPS_PDN 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_BYPASS_ULPS_PDN_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_SEL_ULPS_PDN_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_SEL_ULPS_PDN_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_SEL_ULPS_PDN_Pos) 	/*!< 0x00000010 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_SEL_ULPS_PDN 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_SEL_ULPS_PDN_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_TEST_ANA_HS_LP_DNB_Pos 	(0x5U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_TEST_ANA_HS_LP_DNB_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_TEST_ANA_HS_LP_DNB_Pos) 	/*!< 0x00000020 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_TEST_ANA_HS_LP_DNB 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_TEST_ANA_HS_LP_DNB_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_TEST_ANA_HS_LP_DPB_Pos 	(0x6U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_TEST_ANA_HS_LP_DPB_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_TEST_ANA_HS_LP_DPB_Pos) 	/*!< 0x00000040 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_TEST_ANA_HS_LP_DPB 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_TEST_ANA_HS_LP_DPB_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_TEST_SEL_ANA_HS_LP_D_Pos 	(0x7U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_TEST_SEL_ANA_HS_LP_D_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_TEST_SEL_ANA_HS_LP_D_Pos) 	/*!< 0x00000080 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_TEST_SEL_ANA_HS_LP_D 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_HSTX_BITS_REG_TEST_SEL_ANA_HS_LP_D_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG 	(0x0000B468UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_FORCERXMODE_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_FORCERXMODE_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_FORCERXMODE_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_FORCERXMODE 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_FORCERXMODE_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_BYPASS_PDN_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_BYPASS_PDN_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_BYPASS_PDN_Pos) 	/*!< 0x00000002 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_BYPASS_PDN 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_BYPASS_PDN_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_2_Pos 	(0x2U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_2_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_2_Pos) 	/*!< 0x00000004 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_2 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_2_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_3_Pos 	(0x3U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_3_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_3_Pos) 	/*!< 0x00000008 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_3 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_3_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_4_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_4_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_4_Pos) 	/*!< 0x00000010 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_4 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_4_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_5_Pos 	(0x5U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_5_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_5_Pos) 	/*!< 0x00000020 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_5 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_5_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_6_Pos 	(0x6U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_6_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_6_Pos) 	/*!< 0x00000040 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_6 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_6_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_7_Pos 	(0x7U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_7_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_7_Pos) 	/*!< 0x00000080 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_7 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL1_REG_7_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG 	(0x0000B46CUL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_BYPASS_LPTX_PD_REF_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_BYPASS_LPTX_PD_REF_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_BYPASS_LPTX_PD_REF_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_BYPASS_LPTX_PD_REF 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_BYPASS_LPTX_PD_REF_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_SEL_LPTX_PD_REF_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_SEL_LPTX_PD_REF_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_SEL_LPTX_PD_REF_Pos) 	/*!< 0x00000002 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_SEL_LPTX_PD_REF 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_SEL_LPTX_PD_REF_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_O_LOOPBACK_PDNB_Pos 	(0x2U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_O_LOOPBACK_PDNB_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_O_LOOPBACK_PDNB_Pos) 	/*!< 0x00000004 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_O_LOOPBACK_PDNB 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_O_LOOPBACK_PDNB_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_O_LOOPBACK_EN_Pos 	(0x3U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_O_LOOPBACK_EN_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_O_LOOPBACK_EN_Pos) 	/*!< 0x00000008 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_O_LOOPBACK_EN 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_O_LOOPBACK_EN_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_O_TM_PD_DISABLE_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_O_TM_PD_DISABLE_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_O_TM_PD_DISABLE_Pos) 	/*!< 0x00000010 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_O_TM_PD_DISABLE 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_O_TM_PD_DISABLE_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_TEST_SEL_IN_Pos 	(0x5U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_TEST_SEL_IN_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_TEST_SEL_IN_Pos) 	/*!< 0x00000020 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_TEST_SEL_IN 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_TEST_SEL_IN_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_BYPASS_POR_Pos 	(0x6U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_BYPASS_POR_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_BYPASS_POR_Pos) 	/*!< 0x00000040 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_BYPASS_POR 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_BYPASS_POR_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_SEL_POR_Pos 	(0x7U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_SEL_POR_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_SEL_POR_Pos) 	/*!< 0x00000080 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_SEL_POR 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_ANA_CTRL2_REG_SEL_POR_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_TX_DATA_BAND_CTL_REG 	(0x0000B470UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_BAND_CTL_REG_CTRL_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_BAND_CTL_REG_CTRL_Msk 	(0x1FUL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_BAND_CTL_REG_CTRL_Pos) 	/*!< 0x0000001F */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_BAND_CTL_REG_CTRL 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_BAND_CTL_REG_CTRL_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_BAND_CTL_REG_5_Pos 	(0x5U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_BAND_CTL_REG_5_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_BAND_CTL_REG_5_Pos) 	/*!< 0x00000020 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_BAND_CTL_REG_5 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_BAND_CTL_REG_5_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_BAND_CTL_REG_6_Pos 	(0x6U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_BAND_CTL_REG_6_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_BAND_CTL_REG_6_Pos) 	/*!< 0x00000040 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_BAND_CTL_REG_6 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_BAND_CTL_REG_6_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_BAND_CTL_REG_7_Pos 	(0x7U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_BAND_CTL_REG_7_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_BAND_CTL_REG_7_Pos) 	/*!< 0x00000080 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_BAND_CTL_REG_7 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_BAND_CTL_REG_7_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1 	(0x0000B474UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_1_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_1_0_Msk 	(0x3UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_1_0_Pos) 	/*!< 0x00000003 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_1_0 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_1_0_Msk
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_3_2_Pos 	(0x2U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_3_2_Msk 	(0x3UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_3_2_Pos) 	/*!< 0x0000000C */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_3_2 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_3_2_Msk
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_4_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_4_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_4_Pos) 	/*!< 0x00000010 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_4 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_4_Msk
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_5_Pos 	(0x5U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_5_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_5_Pos) 	/*!< 0x00000020 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_5 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_5_Msk
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_6_Pos 	(0x6U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_6_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_6_Pos) 	/*!< 0x00000040 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_6 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_6_Msk
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_7_Pos 	(0x7U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_7_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_7_Pos) 	/*!< 0x00000080 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_7 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT1_REG_7_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT2 	(0x0000B478UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT2_REG_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT2_REG_0_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT2_REG_0_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT2_REG_0 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT2_REG_0_Msk
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT2_REG_7_1_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT2_REG_7_1_Msk 	(0x7FUL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT2_REG_7_1_Pos) 	/*!< 0x000000FE */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT2_REG_7_1 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT2_REG_7_1_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3 	(0x0000B47CUL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_0_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_0_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_0 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_0_Msk
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_1_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_1_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_1_Pos) 	/*!< 0x00000002 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_1 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_1_Msk
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_2_Pos 	(0x2U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_2_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_2_Pos) 	/*!< 0x00000004 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_2 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_2_Msk
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_3_Pos 	(0x3U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_3_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_3_Pos) 	/*!< 0x00000008 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_3 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_3_Msk
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_7_4_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_7_4_Msk 	(0xFUL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_7_4_Pos) 	/*!< 0x000000F0 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_7_4 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT3_REG_7_4_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4 	(0x0000B480UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_0_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_0_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_0 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_0_Msk
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_1_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_1_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_1_Pos) 	/*!< 0x00000002 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_1 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_1_Msk
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_2_Pos 	(0x2U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_2_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_2_Pos) 	/*!< 0x00000004 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_2 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_2_Msk
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_3_Pos 	(0x3U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_3_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_3_Pos) 	/*!< 0x00000008 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_3 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_3_Msk
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_4_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_4_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_4_Pos) 	/*!< 0x00000010 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_4 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_4_Msk
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_7_5_Pos 	(0x5U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_7_5_Msk 	(0x7UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_7_5_Pos) 	/*!< 0x000000E0 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_7_5 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT4_REG_7_5_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT5 	(0x0000B484UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT5_REG_6_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT5_REG_6_0_Msk 	(0x7FUL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT5_REG_6_0_Pos) 	/*!< 0x0000007F */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT5_REG_6_0 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT5_REG_6_0_Msk
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT5_REG_7_Pos 	(0x7U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT5_REG_7_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT5_REG_7_Pos) 	/*!< 0x00000080 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT5_REG_7 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT5_REG_7_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT6 	(0x0000B488UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT6_REG_7_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT6_REG_7_0_Msk 	(0xFFUL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT6_REG_7_0_Pos) 	/*!< 0x000000FF */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT6_REG_7_0 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT6_REG_7_0_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7 	(0x0000B48CUL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_1_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_1_0_Msk 	(0x3UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_1_0_Pos) 	/*!< 0x00000003 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_1_0 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_1_0_Msk
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_3_2_Pos 	(0x2U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_3_2_Msk 	(0x3UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_3_2_Pos) 	/*!< 0x0000000C */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_3_2 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_3_2_Msk
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_4_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_4_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_4_Pos) 	/*!< 0x00000010 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_4 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_4_Msk
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_5_Pos 	(0x5U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_5_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_5_Pos) 	/*!< 0x00000020 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_5 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_5_Msk
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_6_Pos 	(0x6U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_6_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_6_Pos) 	/*!< 0x00000040 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_6 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_6_Msk
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_7_Pos 	(0x7U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_7_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_7_Pos) 	/*!< 0x00000080 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_7 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT7_REG_7_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT8 	(0x0000B490UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT8_REG_6_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT8_REG_6_0_Msk 	(0x7FUL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT8_REG_6_0_Pos) 	/*!< 0x0000007F */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT8_REG_6_0 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT8_REG_6_0_Msk
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT8_REG_7_Pos 	(0x7U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT8_REG_7_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT8_REG_7_Pos) 	/*!< 0x00000080 */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT8_REG_7 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_TBIT8_REG_7_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_LDO_PWRUP_CNT 	(0x0000B494UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_LDO_PWRUP_CNT_REG_7_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_LDO_PWRUP_CNT_REG_7_0_Msk 	(0xFFUL << MIPI_DPHY_BLOCK_TX1_W_LDO_PWRUP_CNT_REG_7_0_Pos) 	/*!< 0x000000FF */
#define 	MIPI_DPHY_BLOCK_TX1_W_LDO_PWRUP_CNT_REG_7_0 	MIPI_DPHY_BLOCK_TX1_W_LDO_PWRUP_CNT_REG_7_0_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_DATA_LPTX_DATA 	(0x0000B498UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_DATA_LPTX_REG_7_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_DATA_LPTX_REG_7_0_Msk 	(0xFFUL << MIPI_DPHY_BLOCK_TX1_W_DATA_LPTX_REG_7_0_Pos) 	/*!< 0x000000FF */
#define 	MIPI_DPHY_BLOCK_TX1_W_DATA_LPTX_REG_7_0 	MIPI_DPHY_BLOCK_TX1_W_DATA_LPTX_REG_7_0_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL 	(0x0000B49CUL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_0_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_0_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_0 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_0_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_1_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_1_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_1_Pos) 	/*!< 0x00000002 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_1 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_1_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_2_Pos 	(0x2U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_2_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_2_Pos) 	/*!< 0x00000004 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_2 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_2_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_3_Pos 	(0x3U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_3_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_3_Pos) 	/*!< 0x00000008 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_3 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_3_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_4_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_4_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_4_Pos) 	/*!< 0x00000010 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_4 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_4_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_5_Pos 	(0x5U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_5_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_5_Pos) 	/*!< 0x00000020 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_5 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_5_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_6_Pos 	(0x6U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_6_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_6_Pos) 	/*!< 0x00000040 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_6 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_6_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_7_Pos 	(0x7U)
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_7_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_7_Pos) 	/*!< 0x00000080 */
#define 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_7 	MIPI_DPHY_BLOCK_TX1_W_TX_DATA_LP_CTRL_REG_7_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_O_ANA_TX_DATA_SLEW_SET 	(0x0000B4A0UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_SLEW_SET_REG_7_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_SLEW_SET_REG_7_0_Msk 	(0xFFUL << MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_SLEW_SET_REG_7_0_Pos) 	/*!< 0x000000FF */
#define 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_SLEW_SET_REG_7_0 	MIPI_DPHY_BLOCK_TX1_O_ANA_TX_DATA_SLEW_SET_REG_7_0_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_BIST_BURNIN 	(0x0000B4A4UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_BURNIN_REG_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_BURNIN_REG_0_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_BIST_BURNIN_REG_0_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_BURNIN_REG_0 	MIPI_DPHY_BLOCK_TX1_W_BIST_BURNIN_REG_0_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_BURNIN_REG_7_1_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_BURNIN_REG_7_1_Msk 	(0x7FUL << MIPI_DPHY_BLOCK_TX1_W_BIST_BURNIN_REG_7_1_Pos) 	/*!< 0x000000FE */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_BURNIN_REG_7_1 	MIPI_DPHY_BLOCK_TX1_W_BIST_BURNIN_REG_7_1_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_BIST_EN 	(0x0000B4A8UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_EN_REG_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_EN_REG_0_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_BIST_EN_REG_0_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_EN_REG_0 	MIPI_DPHY_BLOCK_TX1_W_BIST_EN_REG_0_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_EN_REG_7_1_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_EN_REG_7_1_Msk 	(0x7FUL << MIPI_DPHY_BLOCK_TX1_W_BIST_EN_REG_7_1_Pos) 	/*!< 0x000000FE */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_EN_REG_7_1 	MIPI_DPHY_BLOCK_TX1_W_BIST_EN_REG_7_1_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_BIST_TEST_MODE 	(0x0000B4ACUL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_TEST_MODE_REG_2_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_TEST_MODE_REG_2_0_Msk 	(0x7UL << MIPI_DPHY_BLOCK_TX1_W_BIST_TEST_MODE_REG_2_0_Pos) 	/*!< 0x00000007 */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_TEST_MODE_REG_2_0 	MIPI_DPHY_BLOCK_TX1_W_BIST_TEST_MODE_REG_2_0_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_TEST_MODE_REG_7_3_Pos 	(0x3U)
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_TEST_MODE_REG_7_3_Msk 	(0x1FUL << MIPI_DPHY_BLOCK_TX1_W_BIST_TEST_MODE_REG_7_3_Pos) 	/*!< 0x000000F8 */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_TEST_MODE_REG_7_3 	MIPI_DPHY_BLOCK_TX1_W_BIST_TEST_MODE_REG_7_3_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_BIST_PRBS_MODE 	(0x0000B4B0UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_PRBS_MODE_REG_1_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_PRBS_MODE_REG_1_0_Msk 	(0x3UL << MIPI_DPHY_BLOCK_TX1_W_BIST_PRBS_MODE_REG_1_0_Pos) 	/*!< 0x00000003 */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_PRBS_MODE_REG_1_0 	MIPI_DPHY_BLOCK_TX1_W_BIST_PRBS_MODE_REG_1_0_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_PRBS_MODE_REG_7_2_Pos 	(0x2U)
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_PRBS_MODE_REG_7_2_Msk 	(0x3FUL << MIPI_DPHY_BLOCK_TX1_W_BIST_PRBS_MODE_REG_7_2_Pos) 	/*!< 0x000000FC */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_PRBS_MODE_REG_7_2 	MIPI_DPHY_BLOCK_TX1_W_BIST_PRBS_MODE_REG_7_2_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_BIST_FREEZE 	(0x0000B4B4UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_FREEZE_REG_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_FREEZE_REG_0_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_BIST_FREEZE_REG_0_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_FREEZE_REG_0 	MIPI_DPHY_BLOCK_TX1_W_BIST_FREEZE_REG_0_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_FREEZE_REG_7_1_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_FREEZE_REG_7_1_Msk 	(0x7FUL << MIPI_DPHY_BLOCK_TX1_W_BIST_FREEZE_REG_7_1_Pos) 	/*!< 0x000000FE */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_FREEZE_REG_7_1 	MIPI_DPHY_BLOCK_TX1_W_BIST_FREEZE_REG_7_1_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_BIST_INJECT_ERR 	(0x0000B4B8UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_INJECT_ERR_REG_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_INJECT_ERR_REG_0_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_BIST_INJECT_ERR_REG_0_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_INJECT_ERR_REG_0 	MIPI_DPHY_BLOCK_TX1_W_BIST_INJECT_ERR_REG_0_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_INJECT_ERR_REG_7_1_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_INJECT_ERR_REG_7_1_Msk 	(0x7FUL << MIPI_DPHY_BLOCK_TX1_W_BIST_INJECT_ERR_REG_7_1_Pos) 	/*!< 0x000000FE */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_INJECT_ERR_REG_7_1 	MIPI_DPHY_BLOCK_TX1_W_BIST_INJECT_ERR_REG_7_1_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_BIST_IDLE_TIME 	(0x0000B4BCUL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_IDLE_TIME_REG_7_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_IDLE_TIME_REG_7_0_Msk 	(0xFFUL << MIPI_DPHY_BLOCK_TX1_W_BIST_IDLE_TIME_REG_7_0_Pos) 	/*!< 0x000000FF */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_IDLE_TIME_REG_7_0 	MIPI_DPHY_BLOCK_TX1_W_BIST_IDLE_TIME_REG_7_0_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_BIST_LOW_PULSE_TIME 	(0x0000B4C0UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_LOW_PULSE_TIME_REG_7_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_LOW_PULSE_TIME_REG_7_0_Msk 	(0xFFUL << MIPI_DPHY_BLOCK_TX1_W_BIST_LOW_PULSE_TIME_REG_7_0_Pos) 	/*!< 0x000000FF */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_LOW_PULSE_TIME_REG_7_0 	MIPI_DPHY_BLOCK_TX1_W_BIST_LOW_PULSE_TIME_REG_7_0_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_BIST_TOTAL_PULSE_TIME 	(0x0000B4C4UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_TOTAL_PULSE_TIME_REG_7_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_TOTAL_PULSE_TIME_REG_7_0_Msk 	(0xFFUL << MIPI_DPHY_BLOCK_TX1_W_BIST_TOTAL_PULSE_TIME_REG_7_0_Pos) 	/*!< 0x000000FF */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_TOTAL_PULSE_TIME_REG_7_0 	MIPI_DPHY_BLOCK_TX1_W_BIST_TOTAL_PULSE_TIME_REG_7_0_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_BIST_TEST_PAT1 	(0x0000B4C8UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_TEST_PAT1_REG_7_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_TEST_PAT1_REG_7_0_Msk 	(0xFFUL << MIPI_DPHY_BLOCK_TX1_W_BIST_TEST_PAT1_REG_7_0_Pos) 	/*!< 0x000000FF */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_TEST_PAT1_REG_7_0 	MIPI_DPHY_BLOCK_TX1_W_BIST_TEST_PAT1_REG_7_0_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_BIST_TEST_PAT2 	(0x0000B4CCUL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_TEST_PAT2_REG_7_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_TEST_PAT2_REG_7_0_Msk 	(0xFFUL << MIPI_DPHY_BLOCK_TX1_W_BIST_TEST_PAT2_REG_7_0_Pos) 	/*!< 0x000000FF */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_TEST_PAT2_REG_7_0 	MIPI_DPHY_BLOCK_TX1_W_BIST_TEST_PAT2_REG_7_0_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_BIST_PKT_NUM 	(0x0000B4D0UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_PKT_NUM_REG_7_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_PKT_NUM_REG_7_0_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_BIST_PKT_NUM_REG_7_0_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_PKT_NUM_REG_7_0 	MIPI_DPHY_BLOCK_TX1_W_BIST_PKT_NUM_REG_7_0_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_BIST_FRAME_IDLE_TIME 	(0x0000B4D4UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_FRAME_IDLE_TIME_REG_7_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_FRAME_IDLE_TIME_REG_7_0_Msk 	(0xFFUL << MIPI_DPHY_BLOCK_TX1_W_BIST_FRAME_IDLE_TIME_REG_7_0_Pos) 	/*!< 0x000000FF */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_FRAME_IDLE_TIME_REG_7_0 	MIPI_DPHY_BLOCK_TX1_W_BIST_FRAME_IDLE_TIME_REG_7_0_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_BIST_RUN_LEN 	(0x0000B4D8UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_RUN_LEN_REG_11_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_RUN_LEN_REG_11_0_Msk 	(0xFFFUL << MIPI_DPHY_BLOCK_TX1_W_BIST_RUN_LEN_REG_11_0_Pos) 	/*!< 0x00000FFF */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_RUN_LEN_REG_11_0 	MIPI_DPHY_BLOCK_TX1_W_BIST_RUN_LEN_REG_11_0_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_BIST_ERR_INJECT_POINT 	(0x0000B4DCUL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_ERR_INJECT_POINT_REG_11_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_ERR_INJECT_POINT_REG_11_0_Msk 	(0xFFFUL << MIPI_DPHY_BLOCK_TX1_W_BIST_ERR_INJECT_POINT_REG_11_0_Pos) 	/*!< 0x00000FFF */
#define 	MIPI_DPHY_BLOCK_TX1_W_BIST_ERR_INJECT_POINT_REG_11_0 	MIPI_DPHY_BLOCK_TX1_W_BIST_ERR_INJECT_POINT_REG_11_0_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_O_TM_PD_DISABLE 	(0x0000B4E0UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_O_TM_PD_DISABLE_REG_7_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_O_TM_PD_DISABLE_REG_7_0_Msk 	(0xFFUL << MIPI_DPHY_BLOCK_TX1_O_TM_PD_DISABLE_REG_7_0_Pos) 	/*!< 0x000000FF */
#define 	MIPI_DPHY_BLOCK_TX1_O_TM_PD_DISABLE_REG_7_0 	MIPI_DPHY_BLOCK_TX1_O_TM_PD_DISABLE_REG_7_0_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_W_REG29 	(0x0000B4E4UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_W_REG29_REG_6_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_W_REG29_REG_6_0_Msk 	(0x7FUL << MIPI_DPHY_BLOCK_TX1_W_REG29_REG_6_0_Pos) 	/*!< 0x0000007F */
#define 	MIPI_DPHY_BLOCK_TX1_W_REG29_REG_6_0 	MIPI_DPHY_BLOCK_TX1_W_REG29_REG_6_0_Msk
#define 	MIPI_DPHY_BLOCK_TX1_W_REG29_REG_7_Pos 	(0x7U)
#define 	MIPI_DPHY_BLOCK_TX1_W_REG29_REG_7_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_W_REG29_REG_7_Pos) 	/*!< 0x00000080 */
#define 	MIPI_DPHY_BLOCK_TX1_W_REG29_REG_7 	MIPI_DPHY_BLOCK_TX1_W_REG29_REG_7_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_DATA_EDGE_DETECT 	(0x0000B4E8UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_DATA_EDGE_DETECT_REG_7_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_DATA_EDGE_DETECT_REG_7_0_Msk 	(0xFFUL << MIPI_DPHY_BLOCK_TX1_DATA_EDGE_DETECT_REG_7_0_Pos) 	/*!< 0x000000FF */
#define 	MIPI_DPHY_BLOCK_TX1_DATA_EDGE_DETECT_REG_7_0 	MIPI_DPHY_BLOCK_TX1_DATA_EDGE_DETECT_REG_7_0_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_LPDET_ULPDET 	(0x0000B4ECUL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_DATA_SWAPDPDN_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_DATA_SWAPDPDN_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_DATA_SWAPDPDN_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_DATA_SWAPDPDN 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_DATA_SWAPDPDN_Msk
#define 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_FORCETXSTOPMODE_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_FORCETXSTOPMODE_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_FORCETXSTOPMODE_Pos) 	/*!< 0x00000002 */
#define 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_FORCETXSTOPMODE 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_FORCETXSTOPMODE_Msk
#define 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_ENABLE_Pos 	(0x2U)
#define 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_ENABLE_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_ENABLE_Pos) 	/*!< 0x00000004 */
#define 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_ENABLE 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_ENABLE_Msk
#define 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_LPDTESC_Pos 	(0x3U)
#define 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_LPDTESC_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_LPDTESC_Pos) 	/*!< 0x00000008 */
#define 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_LPDTESC 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_LPDTESC_Msk
#define 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_REQUESTESC_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_REQUESTESC_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_REQUESTESC_Pos) 	/*!< 0x00000010 */
#define 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_REQUESTESC 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_REQUESTESC_Msk
#define 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_ULPSEXITESC_Pos 	(0x5U)
#define 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_ULPSEXITESC_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_ULPSEXITESC_Pos) 	/*!< 0x00000020 */
#define 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_ULPSEXITESC 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_ULPSEXITESC_Msk
#define 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_ULPSESC_Pos 	(0x6U)
#define 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_ULPSESC_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_ULPSESC_Pos) 	/*!< 0x00000040 */
#define 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_ULPSESC 	MIPI_DPHY_BLOCK_TX1_LPDET_ULPDET_ULPSESC_Msk
#define MIPI_DPHY_DPHY_BLOCK_TX1_ESCAPE 	(0x0000B4F0UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRSYNCESC_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRSYNCESC_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRSYNCESC_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRSYNCESC 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRSYNCESC_Msk
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRESC_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRESC_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRESC_Pos) 	/*!< 0x00000002 */
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRESC 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRESC_Msk
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRCONTROL_Pos 	(0x2U)
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRCONTROL_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRCONTROL_Pos) 	/*!< 0x00000004 */
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRCONTROL 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRCONTROL_Msk
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRCONTENTIONLP1_Pos 	(0x3U)
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRCONTENTIONLP1_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRCONTENTIONLP1_Pos) 	/*!< 0x00000008 */
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRCONTENTIONLP1 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRCONTENTIONLP1_Msk
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRCONTENTIONLP0_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRCONTENTIONLP0_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRCONTENTIONLP0_Pos) 	/*!< 0x00000010 */
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRCONTENTIONLP0 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ERRCONTENTIONLP0_Msk
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ULPSACTIVENOT_Pos 	(0x5U)
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ULPSACTIVENOT_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_ESCAPE_ULPSACTIVENOT_Pos) 	/*!< 0x00000020 */
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ULPSACTIVENOT 	MIPI_DPHY_BLOCK_TX1_ESCAPE_ULPSACTIVENOT_Msk
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_STOPSTATE_Pos 	(0x6U)
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_STOPSTATE_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_ESCAPE_STOPSTATE_Pos) 	/*!< 0x00000040 */
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_STOPSTATE 	MIPI_DPHY_BLOCK_TX1_ESCAPE_STOPSTATE_Msk
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_DIRECTION_Pos 	(0x7U)
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_DIRECTION_Msk 	(0x1UL << MIPI_DPHY_BLOCK_TX1_ESCAPE_DIRECTION_Pos) 	/*!< 0x00000080 */
#define 	MIPI_DPHY_BLOCK_TX1_ESCAPE_DIRECTION 	MIPI_DPHY_BLOCK_TX1_ESCAPE_DIRECTION_Msk
#define MIPI_DPHY_DPHY_BLOCK_BIST_RESULTS_REG 	(0x0000B98CUL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_0_Msk 	(0x1UL << MIPI_DPHY_BLOCK_BIST_RESULTS_REG_0_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_0 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_0_Msk
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_1_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_1_Msk 	(0x1UL << MIPI_DPHY_BLOCK_BIST_RESULTS_REG_1_Pos) 	/*!< 0x00000002 */
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_1 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_1_Msk
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_2_Pos 	(0x2U)
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_2_Msk 	(0x1UL << MIPI_DPHY_BLOCK_BIST_RESULTS_REG_2_Pos) 	/*!< 0x00000004 */
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_2 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_2_Msk
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_3_Pos 	(0x3U)
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_3_Msk 	(0x1UL << MIPI_DPHY_BLOCK_BIST_RESULTS_REG_3_Pos) 	/*!< 0x00000008 */
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_3 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_3_Msk
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_4_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_4_Msk 	(0x1UL << MIPI_DPHY_BLOCK_BIST_RESULTS_REG_4_Pos) 	/*!< 0x00000010 */
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_4 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_4_Msk
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_5_Pos 	(0x5U)
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_5_Msk 	(0x1UL << MIPI_DPHY_BLOCK_BIST_RESULTS_REG_5_Pos) 	/*!< 0x00000020 */
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_5 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_5_Msk
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_6_Pos 	(0x6U)
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_6_Msk 	(0x1UL << MIPI_DPHY_BLOCK_BIST_RESULTS_REG_6_Pos) 	/*!< 0x00000040 */
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_6 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_6_Msk
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_7_Pos 	(0x7U)
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_7_Msk 	(0x1UL << MIPI_DPHY_BLOCK_BIST_RESULTS_REG_7_Pos) 	/*!< 0x00000080 */
#define 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_7 	MIPI_DPHY_BLOCK_BIST_RESULTS_REG_7_Msk
#define MIPI_DPHY_DPHY_BLOCK_STATUS_CLK_LANE_REG 	(0x0000B990UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_0_Msk 	(0x1UL << MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_0_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_0 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_0_Msk
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_1_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_1_Msk 	(0x1UL << MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_1_Pos) 	/*!< 0x00000002 */
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_1 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_1_Msk
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_2_Pos 	(0x2U)
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_2_Msk 	(0x1UL << MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_2_Pos) 	/*!< 0x00000004 */
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_2 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_2_Msk
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_3_Pos 	(0x3U)
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_3_Msk 	(0x1UL << MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_3_Pos) 	/*!< 0x00000008 */
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_3 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_3_Msk
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_4_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_4_Msk 	(0x1UL << MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_4_Pos) 	/*!< 0x00000010 */
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_4 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_4_Msk
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_5_Pos 	(0x5U)
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_5_Msk 	(0x1UL << MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_5_Pos) 	/*!< 0x00000020 */
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_5 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_5_Msk
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_6_Pos 	(0x6U)
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_6_Msk 	(0x1UL << MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_6_Pos) 	/*!< 0x00000040 */
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_6 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_6_Msk
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_7_Pos 	(0x7U)
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_7_Msk 	(0x1UL << MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_7_Pos) 	/*!< 0x00000080 */
#define 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_7 	MIPI_DPHY_BLOCK_STATUS_CLK_LANE_REG_7_Msk
#define MIPI_DPHY_DPHY_BLOCK_STATUS_TX1_LANE_REG 	(0x0000B994UL) 	/*<!  */
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_0_Pos 	(0x0U)
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_0_Msk 	(0x1UL << MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_0_Pos) 	/*!< 0x00000001 */
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_0 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_0_Msk
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_1_Pos 	(0x1U)
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_1_Msk 	(0x1UL << MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_1_Pos) 	/*!< 0x00000002 */
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_1 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_1_Msk
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_2_Pos 	(0x2U)
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_2_Msk 	(0x1UL << MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_2_Pos) 	/*!< 0x00000004 */
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_2 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_2_Msk
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_3_Pos 	(0x3U)
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_3_Msk 	(0x1UL << MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_3_Pos) 	/*!< 0x00000008 */
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_3 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_3_Msk
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_4_Pos 	(0x4U)
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_4_Msk 	(0x1UL << MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_4_Pos) 	/*!< 0x00000010 */
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_4 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_4_Msk
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_5_Pos 	(0x5U)
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_5_Msk 	(0x1UL << MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_5_Pos) 	/*!< 0x00000020 */
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_5 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_5_Msk
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_6_Pos 	(0x6U)
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_6_Msk 	(0x1UL << MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_6_Pos) 	/*!< 0x00000040 */
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_6 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_6_Msk
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_7_Pos 	(0x7U)
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_7_Msk 	(0x1UL << MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_7_Pos) 	/*!< 0x00000080 */
#define 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_7 	MIPI_DPHY_BLOCK_STATUS_TX1_LANE_REG_7_Msk

/* ------------------------------------------------------")
 * AFK: Anti Flickering Filter Register Map
 * ------------------------------------------------------ */

#define AFK_PIPELINE_CONTROL 	(0x0000C000UL) 	/*<! Block Control register */
#define 	AFK_PIPELINE_CONTROL_ENABLE_Pos 	(0x0U)
#define 	AFK_PIPELINE_CONTROL_ENABLE_Msk 	(0x1UL << AFK_PIPELINE_CONTROL_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	AFK_PIPELINE_CONTROL_ENABLE 	AFK_PIPELINE_CONTROL_ENABLE_Msk
#define 	AFK_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Pos 	(0x1U)
#define 	AFK_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Msk 	(0x1UL << AFK_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Pos) 	/*!< 0x00000002 */
#define 	AFK_PIPELINE_CONTROL_DROP_NBACKPRESSURE 	AFK_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Msk
#define 	AFK_PIPELINE_CONTROL_BYPASS_Pos 	(0x2U)
#define 	AFK_PIPELINE_CONTROL_BYPASS_Msk 	(0x1UL << AFK_PIPELINE_CONTROL_BYPASS_Pos) 	/*!< 0x00000004 */
#define 	AFK_PIPELINE_CONTROL_BYPASS 	AFK_PIPELINE_CONTROL_BYPASS_Msk
#define AFK_PIPELINE_STATUS 	(0x0000C004UL) 	/*<! Block Status Register: This register give information about the internal status of the block. */
#define 	AFK_PIPELINE_STATUS_EMPTY_Pos 	(0x0U)
#define 	AFK_PIPELINE_STATUS_EMPTY_Msk 	(0x1UL << AFK_PIPELINE_STATUS_EMPTY_Pos) 	/*!< 0x00000001 */
#define 	AFK_PIPELINE_STATUS_EMPTY 	AFK_PIPELINE_STATUS_EMPTY_Msk
#define 	AFK_PIPELINE_STATUS_BUSY_Pos 	(0x1U)
#define 	AFK_PIPELINE_STATUS_BUSY_Msk 	(0x1UL << AFK_PIPELINE_STATUS_BUSY_Pos) 	/*!< 0x00000002 */
#define 	AFK_PIPELINE_STATUS_BUSY 	AFK_PIPELINE_STATUS_BUSY_Msk
#define 	AFK_PIPELINE_STATUS_DEEP_LOW_POWER_READY_Pos 	(0x2U)
#define 	AFK_PIPELINE_STATUS_DEEP_LOW_POWER_READY_Msk 	(0x1UL << AFK_PIPELINE_STATUS_DEEP_LOW_POWER_READY_Pos) 	/*!< 0x00000004 */
#define 	AFK_PIPELINE_STATUS_DEEP_LOW_POWER_READY 	AFK_PIPELINE_STATUS_DEEP_LOW_POWER_READY_Msk
#define AFK_AFK_PARAM 	(0x0000C008UL) 	/*<! AntiFlickering Parameter register */
#define 	AFK_PARAM_COUNTER_LOW_Pos 	(0x0U)
#define 	AFK_PARAM_COUNTER_LOW_Msk 	(0x7UL << AFK_PARAM_COUNTER_LOW_Pos) 	/*!< 0x00000007 */
#define 	AFK_PARAM_COUNTER_LOW 	AFK_PARAM_COUNTER_LOW_Msk
#define 	AFK_PARAM_COUNTER_HIGH_Pos 	(0x3U)
#define 	AFK_PARAM_COUNTER_HIGH_Msk 	(0x7UL << AFK_PARAM_COUNTER_HIGH_Pos) 	/*!< 0x00000038 */
#define 	AFK_PARAM_COUNTER_HIGH 	AFK_PARAM_COUNTER_HIGH_Msk
#define 	AFK_PARAM_INVERT_Pos 	(0x6U)
#define 	AFK_PARAM_INVERT_Msk 	(0x1UL << AFK_PARAM_INVERT_Pos) 	/*!< 0x00000040 */
#define 	AFK_PARAM_INVERT 	AFK_PARAM_INVERT_Msk
#define 	AFK_PARAM_DROP_DISABLE_Pos 	(0x7U)
#define 	AFK_PARAM_DROP_DISABLE_Msk 	(0x1UL << AFK_PARAM_DROP_DISABLE_Pos) 	/*!< 0x00000080 */
#define 	AFK_PARAM_DROP_DISABLE 	AFK_PARAM_DROP_DISABLE_Msk
#define AFK_FILTER_PERIOD 	(0x0000C00CUL) 	/*<! AntiFlickering Filter Period definition Register */
#define 	AFK_FILTER_PERIOD_MIN_CUTOFF_Pos 	(0x0U)
#define 	AFK_FILTER_PERIOD_MIN_CUTOFF_Msk 	(0xFFUL << AFK_FILTER_PERIOD_MIN_CUTOFF_Pos) 	/*!< 0x000000FF */
#define 	AFK_FILTER_PERIOD_MIN_CUTOFF 	AFK_FILTER_PERIOD_MIN_CUTOFF_Msk
#define 	AFK_FILTER_PERIOD_MAX_CUTOFF_Pos 	(0x8U)
#define 	AFK_FILTER_PERIOD_MAX_CUTOFF_Msk 	(0xFFUL << AFK_FILTER_PERIOD_MAX_CUTOFF_Pos) 	/*!< 0x0000FF00 */
#define 	AFK_FILTER_PERIOD_MAX_CUTOFF 	AFK_FILTER_PERIOD_MAX_CUTOFF_Msk
#define 	AFK_FILTER_PERIOD_INVERTED_DUTY_CYCLE_Pos 	(0x10U)
#define 	AFK_FILTER_PERIOD_INVERTED_DUTY_CYCLE_Msk 	(0xFUL << AFK_FILTER_PERIOD_INVERTED_DUTY_CYCLE_Pos) 	/*!< 0x000F0000 */
#define 	AFK_FILTER_PERIOD_INVERTED_DUTY_CYCLE 	AFK_FILTER_PERIOD_INVERTED_DUTY_CYCLE_Msk
#define AFK_INVALIDATION 	(0x0000C0C0UL) 	/*<! Timestamping life time invalidation control */
#define 	AFK_INVALIDATION_DT_FIFO_WAIT_TIME_Pos 	(0x0U)
#define 	AFK_INVALIDATION_DT_FIFO_WAIT_TIME_Msk 	(0xFFFUL << AFK_INVALIDATION_DT_FIFO_WAIT_TIME_Pos) 	/*!< 0x00000FFF */
#define 	AFK_INVALIDATION_DT_FIFO_WAIT_TIME 	AFK_INVALIDATION_DT_FIFO_WAIT_TIME_Msk
#define 	AFK_INVALIDATION_DT_FIFO_TIMEOUT_Pos 	(0xCU)
#define 	AFK_INVALIDATION_DT_FIFO_TIMEOUT_Msk 	(0xFFFUL << AFK_INVALIDATION_DT_FIFO_TIMEOUT_Pos) 	/*!< 0x00FFF000 */
#define 	AFK_INVALIDATION_DT_FIFO_TIMEOUT 	AFK_INVALIDATION_DT_FIFO_TIMEOUT_Msk
#define 	AFK_INVALIDATION_IN_PARALLEL_Pos 	(0x18U)
#define 	AFK_INVALIDATION_IN_PARALLEL_Msk 	(0x7UL << AFK_INVALIDATION_IN_PARALLEL_Pos) 	/*!< 0x07000000 */
#define 	AFK_INVALIDATION_IN_PARALLEL 	AFK_INVALIDATION_IN_PARALLEL_Msk
#define 	AFK_INVALIDATION_FLAG_INV_BUSY_Pos 	(0x1BU)
#define 	AFK_INVALIDATION_FLAG_INV_BUSY_Msk 	(0x1UL << AFK_INVALIDATION_FLAG_INV_BUSY_Pos) 	/*!< 0x08000000 */
#define 	AFK_INVALIDATION_FLAG_INV_BUSY 	AFK_INVALIDATION_FLAG_INV_BUSY_Msk
#define AFK_INITIALISATION 	(0x0000C0C4UL) 	/*<! Time stamping life time initialisation control */
#define 	AFK_INITIALISATION_REQ_INIT_Pos 	(0x0U)
#define 	AFK_INITIALISATION_REQ_INIT_Msk 	(0x1UL << AFK_INITIALISATION_REQ_INIT_Pos) 	/*!< 0x00000001 */
#define 	AFK_INITIALISATION_REQ_INIT 	AFK_INITIALISATION_REQ_INIT_Msk
#define 	AFK_INITIALISATION_FLAG_INIT_BUSY_Pos 	(0x1U)
#define 	AFK_INITIALISATION_FLAG_INIT_BUSY_Msk 	(0x1UL << AFK_INITIALISATION_FLAG_INIT_BUSY_Pos) 	/*!< 0x00000002 */
#define 	AFK_INITIALISATION_FLAG_INIT_BUSY 	AFK_INITIALISATION_FLAG_INIT_BUSY_Msk
#define 	AFK_INITIALISATION_FLAG_INIT_DONE_Pos 	(0x2U)
#define 	AFK_INITIALISATION_FLAG_INIT_DONE_Msk 	(0x1UL << AFK_INITIALISATION_FLAG_INIT_DONE_Pos) 	/*!< 0x00000004 */
#define 	AFK_INITIALISATION_FLAG_INIT_DONE 	AFK_INITIALISATION_FLAG_INIT_DONE_Msk
#define AFK_ICN_SRAM_CTRL 	(0x0000C0C8UL) 	/*<! ICN SRAM Access: Request Control */
#define 	AFK_ICN_SRAM_CTRL_REQ_TRIGGER_Pos 	(0x0U)
#define 	AFK_ICN_SRAM_CTRL_REQ_TRIGGER_Msk 	(0x1UL << AFK_ICN_SRAM_CTRL_REQ_TRIGGER_Pos) 	/*!< 0x00000001 */
#define 	AFK_ICN_SRAM_CTRL_REQ_TRIGGER 	AFK_ICN_SRAM_CTRL_REQ_TRIGGER_Msk
#define 	AFK_ICN_SRAM_CTRL_REQ_TYPE_Pos 	(0x1U)
#define 	AFK_ICN_SRAM_CTRL_REQ_TYPE_Msk 	(0x1UL << AFK_ICN_SRAM_CTRL_REQ_TYPE_Pos) 	/*!< 0x00000002 */
#define 	AFK_ICN_SRAM_CTRL_REQ_TYPE 	AFK_ICN_SRAM_CTRL_REQ_TYPE_Msk
#define 	AFK_ICN_SRAM_CTRL_DATA_SEL_Pos 	(0x2U)
#define 	AFK_ICN_SRAM_CTRL_DATA_SEL_Msk 	(0x7UL << AFK_ICN_SRAM_CTRL_DATA_SEL_Pos) 	/*!< 0x0000001C */
#define 	AFK_ICN_SRAM_CTRL_DATA_SEL 	AFK_ICN_SRAM_CTRL_DATA_SEL_Msk
#define AFK_ICN_SRAM_ADDRESS 	(0x0000C0CCUL) 	/*<! ICN SRAM Access: Address */
#define 	AFK_ICN_SRAM_ADDRESS_X_ADDR_Pos 	(0x0U)
#define 	AFK_ICN_SRAM_ADDRESS_X_ADDR_Msk 	(0x7FFUL << AFK_ICN_SRAM_ADDRESS_X_ADDR_Pos) 	/*!< 0x000007FF */
#define 	AFK_ICN_SRAM_ADDRESS_X_ADDR 	AFK_ICN_SRAM_ADDRESS_X_ADDR_Msk
#define 	AFK_ICN_SRAM_ADDRESS_Y_ADDR_Pos 	(0x10U)
#define 	AFK_ICN_SRAM_ADDRESS_Y_ADDR_Msk 	(0x7FFUL << AFK_ICN_SRAM_ADDRESS_Y_ADDR_Pos) 	/*!< 0x07FF0000 */
#define 	AFK_ICN_SRAM_ADDRESS_Y_ADDR 	AFK_ICN_SRAM_ADDRESS_Y_ADDR_Msk
#define AFK_ICN_SRAM_DATA 	(0x0000C0D0UL) 	/*<! ICN SRAM Access: Read/Write Data */
#define 	AFK_ICN_SRAM_DATA_VAL_Pos 	(0x0U)
#define 	AFK_ICN_SRAM_DATA_VAL_Msk 	(0xFFFFFFFFUL << AFK_ICN_SRAM_DATA_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	AFK_ICN_SRAM_DATA_VAL 	AFK_ICN_SRAM_DATA_VAL_Msk
#define AFK_SHADOW_CTRL 	(0x0000C0D4UL) 	/*<! Atomic register read control */
#define 	AFK_SHADOW_CTRL_TIMER_EN_Pos 	(0x0U)
#define 	AFK_SHADOW_CTRL_TIMER_EN_Msk 	(0x1UL << AFK_SHADOW_CTRL_TIMER_EN_Pos) 	/*!< 0x00000001 */
#define 	AFK_SHADOW_CTRL_TIMER_EN 	AFK_SHADOW_CTRL_TIMER_EN_Msk
#define 	AFK_SHADOW_CTRL_IRQ_SW_OVERRIDE_Pos 	(0x1U)
#define 	AFK_SHADOW_CTRL_IRQ_SW_OVERRIDE_Msk 	(0x1UL << AFK_SHADOW_CTRL_IRQ_SW_OVERRIDE_Pos) 	/*!< 0x00000002 */
#define 	AFK_SHADOW_CTRL_IRQ_SW_OVERRIDE 	AFK_SHADOW_CTRL_IRQ_SW_OVERRIDE_Msk
#define 	AFK_SHADOW_CTRL_RESET_ON_COPY_Pos 	(0x2U)
#define 	AFK_SHADOW_CTRL_RESET_ON_COPY_Msk 	(0x1UL << AFK_SHADOW_CTRL_RESET_ON_COPY_Pos) 	/*!< 0x00000004 */
#define 	AFK_SHADOW_CTRL_RESET_ON_COPY 	AFK_SHADOW_CTRL_RESET_ON_COPY_Msk
#define AFK_SHADOW_TIMER_THRESHOLD 	(0x0000C0D8UL) 	/*<! Atomic register timer */
#define 	AFK_SHADOW_TIMER_THRESHOLD_Pos 	(0x0U)
#define 	AFK_SHADOW_TIMER_THRESHOLD_Msk 	(0xFFFFFFFFUL << AFK_SHADOW_TIMER_THRESHOLD_Pos) 	/*!< 0xFFFFFFFF */
#define AFK_SHADOW_STATUS 	(0x0000C0DCUL) 	/*<! Atomic register read control */
#define 	AFK_SHADOW_STATUS_VALID_Pos 	(0x0U)
#define 	AFK_SHADOW_STATUS_VALID_Msk 	(0x1UL << AFK_SHADOW_STATUS_VALID_Pos) 	/*!< 0x00000001 */
#define 	AFK_SHADOW_STATUS_VALID 	AFK_SHADOW_STATUS_VALID_Msk
#define 	AFK_SHADOW_STATUS_OVERRUN_Pos 	(0x1U)
#define 	AFK_SHADOW_STATUS_OVERRUN_Msk 	(0x1UL << AFK_SHADOW_STATUS_OVERRUN_Pos) 	/*!< 0x00000002 */
#define 	AFK_SHADOW_STATUS_OVERRUN 	AFK_SHADOW_STATUS_OVERRUN_Msk
#define AFK_TOTAL_EVT_CNT 	(0x0000C0E0UL) 	/*<!  */
#define 	AFK_TOTAL_EVT_CNT_VAL_Pos 	(0x0U)
#define 	AFK_TOTAL_EVT_CNT_VAL_Msk 	(0xFFFFFFFFUL << AFK_TOTAL_EVT_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	AFK_TOTAL_EVT_CNT_VAL 	AFK_TOTAL_EVT_CNT_VAL_Msk
#define AFK_FLICKER_EVT_CNT 	(0x0000C0E4UL) 	/*<!  */
#define 	AFK_FLICKER_EVT_CNT_VAL_Pos 	(0x0U)
#define 	AFK_FLICKER_EVT_CNT_VAL_Msk 	(0xFFFFFFFFUL << AFK_FLICKER_EVT_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	AFK_FLICKER_EVT_CNT_VAL 	AFK_FLICKER_EVT_CNT_VAL_Msk
#define AFK_OUTPUT_VECTOR_CNT 	(0x0000C0E8UL) 	/*<!  */
#define 	AFK_OUTPUT_VECTOR_CNT_VAL_Pos 	(0x0U)
#define 	AFK_OUTPUT_VECTOR_CNT_VAL_Msk 	(0xFFFFFFFFUL << AFK_OUTPUT_VECTOR_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	AFK_OUTPUT_VECTOR_CNT_VAL 	AFK_OUTPUT_VECTOR_CNT_VAL_Msk
#define AFK_PERF_CTRL 	(0x0000C0ECUL) 	/*<!  */
#define 	AFK_PERF_CTRL_LITE_VERSION_ENABLE_Pos 	(0x0U)
#define 	AFK_PERF_CTRL_LITE_VERSION_ENABLE_Msk 	(0x1UL << AFK_PERF_CTRL_LITE_VERSION_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	AFK_PERF_CTRL_LITE_VERSION_ENABLE 	AFK_PERF_CTRL_LITE_VERSION_ENABLE_Msk
#define AFK_CHICKEN0_BITS 	(0x0000C1C0UL) 	/*<! Private register0. It helps unrisking the design by adding deep control bits */
#define 	AFK_CHICKEN0_BITS_POWERDOWN_ENABLE_Pos 	(0x0U)
#define 	AFK_CHICKEN0_BITS_POWERDOWN_ENABLE_Msk 	(0x1UL << AFK_CHICKEN0_BITS_POWERDOWN_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	AFK_CHICKEN0_BITS_POWERDOWN_ENABLE 	AFK_CHICKEN0_BITS_POWERDOWN_ENABLE_Msk
#define 	AFK_CHICKEN0_BITS_INV_POWERDOWN_ENABLE_Pos 	(0x1U)
#define 	AFK_CHICKEN0_BITS_INV_POWERDOWN_ENABLE_Msk 	(0x1UL << AFK_CHICKEN0_BITS_INV_POWERDOWN_ENABLE_Pos) 	/*!< 0x00000002 */
#define 	AFK_CHICKEN0_BITS_INV_POWERDOWN_ENABLE 	AFK_CHICKEN0_BITS_INV_POWERDOWN_ENABLE_Msk
#define 	AFK_CHICKEN0_BITS_SRAM_CLK_GATING_ENABLE_Pos 	(0x3U)
#define 	AFK_CHICKEN0_BITS_SRAM_CLK_GATING_ENABLE_Msk 	(0x1UL << AFK_CHICKEN0_BITS_SRAM_CLK_GATING_ENABLE_Pos) 	/*!< 0x00000008 */
#define 	AFK_CHICKEN0_BITS_SRAM_CLK_GATING_ENABLE 	AFK_CHICKEN0_BITS_SRAM_CLK_GATING_ENABLE_Msk
#define 	AFK_CHICKEN0_BITS_ENABLE_INV_ABS_TIMEBASE_Pos 	(0x4U)
#define 	AFK_CHICKEN0_BITS_ENABLE_INV_ABS_TIMEBASE_Msk 	(0x1UL << AFK_CHICKEN0_BITS_ENABLE_INV_ABS_TIMEBASE_Pos) 	/*!< 0x00000010 */
#define 	AFK_CHICKEN0_BITS_ENABLE_INV_ABS_TIMEBASE 	AFK_CHICKEN0_BITS_ENABLE_INV_ABS_TIMEBASE_Msk
#define AFK_CHICKEN1_BITS 	(0x0000C1C4UL) 	/*<! AFK dedicated private register1. It helps unrisking the design by adding deep control bits */
#define 	AFK_CHICKEN1_BITS_ENABLE_INV_ALR_LAST_TS_Pos 	(0x0U)
#define 	AFK_CHICKEN1_BITS_ENABLE_INV_ALR_LAST_TS_Msk 	(0x1UL << AFK_CHICKEN1_BITS_ENABLE_INV_ALR_LAST_TS_Pos) 	/*!< 0x00000001 */
#define 	AFK_CHICKEN1_BITS_ENABLE_INV_ALR_LAST_TS 	AFK_CHICKEN1_BITS_ENABLE_INV_ALR_LAST_TS_Msk
#define 	AFK_CHICKEN1_BITS_ENABLE_INV_ALR_LAST_BURST_Pos 	(0x1U)
#define 	AFK_CHICKEN1_BITS_ENABLE_INV_ALR_LAST_BURST_Msk 	(0x1UL << AFK_CHICKEN1_BITS_ENABLE_INV_ALR_LAST_BURST_Pos) 	/*!< 0x00000002 */
#define 	AFK_CHICKEN1_BITS_ENABLE_INV_ALR_LAST_BURST 	AFK_CHICKEN1_BITS_ENABLE_INV_ALR_LAST_BURST_Msk
#define 	AFK_CHICKEN1_BITS_ENABLE_INV_ABS_THRESHOLD_Pos 	(0x10U)
#define 	AFK_CHICKEN1_BITS_ENABLE_INV_ABS_THRESHOLD_Msk 	(0xFFFUL << AFK_CHICKEN1_BITS_ENABLE_INV_ABS_THRESHOLD_Pos) 	/*!< 0x0FFF0000 */
#define 	AFK_CHICKEN1_BITS_ENABLE_INV_ABS_THRESHOLD 	AFK_CHICKEN1_BITS_ENABLE_INV_ABS_THRESHOLD_Msk

/* ------------------------------------------------------")
 * STC: Spatio Temporal Contrast Filter Register Map
 * ------------------------------------------------------ */

#define STC_PIPELINE_CONTROL 	(0x0000D000UL) 	/*<! Block Control register */
#define 	STC_PIPELINE_CONTROL_ENABLE_Pos 	(0x0U)
#define 	STC_PIPELINE_CONTROL_ENABLE_Msk 	(0x1UL << STC_PIPELINE_CONTROL_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	STC_PIPELINE_CONTROL_ENABLE 	STC_PIPELINE_CONTROL_ENABLE_Msk
#define 	STC_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Pos 	(0x1U)
#define 	STC_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Msk 	(0x1UL << STC_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Pos) 	/*!< 0x00000002 */
#define 	STC_PIPELINE_CONTROL_DROP_NBACKPRESSURE 	STC_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Msk
#define 	STC_PIPELINE_CONTROL_BYPASS_Pos 	(0x2U)
#define 	STC_PIPELINE_CONTROL_BYPASS_Msk 	(0x1UL << STC_PIPELINE_CONTROL_BYPASS_Pos) 	/*!< 0x00000004 */
#define 	STC_PIPELINE_CONTROL_BYPASS 	STC_PIPELINE_CONTROL_BYPASS_Msk
#define STC_PIPELINE_STATUS 	(0x0000D004UL) 	/*<! Block Status Register: This register give information about the internal status of the block. */
#define 	STC_PIPELINE_STATUS_EMPTY_Pos 	(0x0U)
#define 	STC_PIPELINE_STATUS_EMPTY_Msk 	(0x1UL << STC_PIPELINE_STATUS_EMPTY_Pos) 	/*!< 0x00000001 */
#define 	STC_PIPELINE_STATUS_EMPTY 	STC_PIPELINE_STATUS_EMPTY_Msk
#define 	STC_PIPELINE_STATUS_BUSY_Pos 	(0x1U)
#define 	STC_PIPELINE_STATUS_BUSY_Msk 	(0x1UL << STC_PIPELINE_STATUS_BUSY_Pos) 	/*!< 0x00000002 */
#define 	STC_PIPELINE_STATUS_BUSY 	STC_PIPELINE_STATUS_BUSY_Msk
#define 	STC_PIPELINE_STATUS_DEEP_LOW_POWER_READY_Pos 	(0x2U)
#define 	STC_PIPELINE_STATUS_DEEP_LOW_POWER_READY_Msk 	(0x1UL << STC_PIPELINE_STATUS_DEEP_LOW_POWER_READY_Pos) 	/*!< 0x00000004 */
#define 	STC_PIPELINE_STATUS_DEEP_LOW_POWER_READY 	STC_PIPELINE_STATUS_DEEP_LOW_POWER_READY_Msk
#define STC_STC_PARAM 	(0x0000D008UL) 	/*<! Spatio Temporal Contrast parameters register */
#define 	STC_PARAM_ENABLE_Pos 	(0x0U)
#define 	STC_PARAM_ENABLE_Msk 	(0x1UL << STC_PARAM_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	STC_PARAM_ENABLE 	STC_PARAM_ENABLE_Msk
#define 	STC_PARAM_THRESHOLD_Pos 	(0x1U)
#define 	STC_PARAM_THRESHOLD_Msk 	(0x7FFFFUL << STC_PARAM_THRESHOLD_Pos) 	/*!< 0x000FFFFE */
#define 	STC_PARAM_THRESHOLD 	STC_PARAM_THRESHOLD_Msk
#define 	STC_PARAM_DISABLE_CUT_TRAIL_Pos 	(0x18U)
#define 	STC_PARAM_DISABLE_CUT_TRAIL_Msk 	(0x1UL << STC_PARAM_DISABLE_CUT_TRAIL_Pos) 	/*!< 0x01000000 */
#define 	STC_PARAM_DISABLE_CUT_TRAIL 	STC_PARAM_DISABLE_CUT_TRAIL_Msk
#define STC_TRAIL_PARAM 	(0x0000D00CUL) 	/*<! Trail parameters register */
#define 	STC_TRAIL_PARAM_ENABLE_Pos 	(0x0U)
#define 	STC_TRAIL_PARAM_ENABLE_Msk 	(0x1UL << STC_TRAIL_PARAM_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	STC_TRAIL_PARAM_ENABLE 	STC_TRAIL_PARAM_ENABLE_Msk
#define 	STC_TRAIL_PARAM_THRESHOLD_Pos 	(0x1U)
#define 	STC_TRAIL_PARAM_THRESHOLD_Msk 	(0x7FFFFUL << STC_TRAIL_PARAM_THRESHOLD_Pos) 	/*!< 0x000FFFFE */
#define 	STC_TRAIL_PARAM_THRESHOLD 	STC_TRAIL_PARAM_THRESHOLD_Msk
#define STC_TIMESTAMPING 	(0x0000D010UL) 	/*<! Precision tuning of timestamping */
#define 	STC_TIMESTAMPING_PRESCALER_Pos 	(0x0U)
#define 	STC_TIMESTAMPING_PRESCALER_Msk 	(0x1FUL << STC_TIMESTAMPING_PRESCALER_Pos) 	/*!< 0x0000001F */
#define 	STC_TIMESTAMPING_PRESCALER 	STC_TIMESTAMPING_PRESCALER_Msk
#define 	STC_TIMESTAMPING_MULTIPLIER_Pos 	(0x5U)
#define 	STC_TIMESTAMPING_MULTIPLIER_Msk 	(0xFUL << STC_TIMESTAMPING_MULTIPLIER_Pos) 	/*!< 0x000001E0 */
#define 	STC_TIMESTAMPING_MULTIPLIER 	STC_TIMESTAMPING_MULTIPLIER_Msk
#define 	STC_TIMESTAMPING_ENABLE_RIGHTSHIFT_ROUND_Pos 	(0x9U)
#define 	STC_TIMESTAMPING_ENABLE_RIGHTSHIFT_ROUND_Msk 	(0x1UL << STC_TIMESTAMPING_ENABLE_RIGHTSHIFT_ROUND_Pos) 	/*!< 0x00000200 */
#define 	STC_TIMESTAMPING_ENABLE_RIGHTSHIFT_ROUND 	STC_TIMESTAMPING_ENABLE_RIGHTSHIFT_ROUND_Msk
#define 	STC_TIMESTAMPING_ENABLE_LAST_TS_UPDATE_AT_EVERY_EVENT_Pos 	(0x10U)
#define 	STC_TIMESTAMPING_ENABLE_LAST_TS_UPDATE_AT_EVERY_EVENT_Msk 	(0x1UL << STC_TIMESTAMPING_ENABLE_LAST_TS_UPDATE_AT_EVERY_EVENT_Pos) 	/*!< 0x00010000 */
#define 	STC_TIMESTAMPING_ENABLE_LAST_TS_UPDATE_AT_EVERY_EVENT 	STC_TIMESTAMPING_ENABLE_LAST_TS_UPDATE_AT_EVERY_EVENT_Msk
#define STC_INVALIDATION 	(0x0000D0C0UL) 	/*<! Timestamping life time invalidation control */
#define 	STC_INVALIDATION_DT_FIFO_WAIT_TIME_Pos 	(0x0U)
#define 	STC_INVALIDATION_DT_FIFO_WAIT_TIME_Msk 	(0xFFFUL << STC_INVALIDATION_DT_FIFO_WAIT_TIME_Pos) 	/*!< 0x00000FFF */
#define 	STC_INVALIDATION_DT_FIFO_WAIT_TIME 	STC_INVALIDATION_DT_FIFO_WAIT_TIME_Msk
#define 	STC_INVALIDATION_DT_FIFO_TIMEOUT_Pos 	(0xCU)
#define 	STC_INVALIDATION_DT_FIFO_TIMEOUT_Msk 	(0xFFFUL << STC_INVALIDATION_DT_FIFO_TIMEOUT_Pos) 	/*!< 0x00FFF000 */
#define 	STC_INVALIDATION_DT_FIFO_TIMEOUT 	STC_INVALIDATION_DT_FIFO_TIMEOUT_Msk
#define 	STC_INVALIDATION_IN_PARALLEL_Pos 	(0x18U)
#define 	STC_INVALIDATION_IN_PARALLEL_Msk 	(0x7UL << STC_INVALIDATION_IN_PARALLEL_Pos) 	/*!< 0x07000000 */
#define 	STC_INVALIDATION_IN_PARALLEL 	STC_INVALIDATION_IN_PARALLEL_Msk
#define 	STC_INVALIDATION_FLAG_INV_BUSY_Pos 	(0x1BU)
#define 	STC_INVALIDATION_FLAG_INV_BUSY_Msk 	(0x1UL << STC_INVALIDATION_FLAG_INV_BUSY_Pos) 	/*!< 0x08000000 */
#define 	STC_INVALIDATION_FLAG_INV_BUSY 	STC_INVALIDATION_FLAG_INV_BUSY_Msk
#define STC_INITIALISATION 	(0x0000D0C4UL) 	/*<! Timestamping life time invalidation control register */
#define 	STC_INITIALISATION_REQ_INIT_Pos 	(0x0U)
#define 	STC_INITIALISATION_REQ_INIT_Msk 	(0x1UL << STC_INITIALISATION_REQ_INIT_Pos) 	/*!< 0x00000001 */
#define 	STC_INITIALISATION_REQ_INIT 	STC_INITIALISATION_REQ_INIT_Msk
#define 	STC_INITIALISATION_FLAG_INIT_BUSY_Pos 	(0x1U)
#define 	STC_INITIALISATION_FLAG_INIT_BUSY_Msk 	(0x1UL << STC_INITIALISATION_FLAG_INIT_BUSY_Pos) 	/*!< 0x00000002 */
#define 	STC_INITIALISATION_FLAG_INIT_BUSY 	STC_INITIALISATION_FLAG_INIT_BUSY_Msk
#define 	STC_INITIALISATION_FLAG_INIT_DONE_Pos 	(0x2U)
#define 	STC_INITIALISATION_FLAG_INIT_DONE_Msk 	(0x1UL << STC_INITIALISATION_FLAG_INIT_DONE_Pos) 	/*!< 0x00000004 */
#define 	STC_INITIALISATION_FLAG_INIT_DONE 	STC_INITIALISATION_FLAG_INIT_DONE_Msk
#define STC_ICN_SRAM_CTRL 	(0x0000D0C8UL) 	/*<! ICN SRAM Access: Request control register */
#define 	STC_ICN_SRAM_CTRL_REQ_TRIGGER_Pos 	(0x0U)
#define 	STC_ICN_SRAM_CTRL_REQ_TRIGGER_Msk 	(0x1UL << STC_ICN_SRAM_CTRL_REQ_TRIGGER_Pos) 	/*!< 0x00000001 */
#define 	STC_ICN_SRAM_CTRL_REQ_TRIGGER 	STC_ICN_SRAM_CTRL_REQ_TRIGGER_Msk
#define 	STC_ICN_SRAM_CTRL_REQ_TYPE_Pos 	(0x1U)
#define 	STC_ICN_SRAM_CTRL_REQ_TYPE_Msk 	(0x1UL << STC_ICN_SRAM_CTRL_REQ_TYPE_Pos) 	/*!< 0x00000002 */
#define 	STC_ICN_SRAM_CTRL_REQ_TYPE 	STC_ICN_SRAM_CTRL_REQ_TYPE_Msk
#define 	STC_ICN_SRAM_CTRL_DATA_SEL_Pos 	(0x2U)
#define 	STC_ICN_SRAM_CTRL_DATA_SEL_Msk 	(0x1UL << STC_ICN_SRAM_CTRL_DATA_SEL_Pos) 	/*!< 0x00000004 */
#define 	STC_ICN_SRAM_CTRL_DATA_SEL 	STC_ICN_SRAM_CTRL_DATA_SEL_Msk
#define STC_ICN_SRAM_ADDRESS 	(0x0000D0CCUL) 	/*<! ICN SRAM Access: Address */
#define 	STC_ICN_SRAM_ADDRESS_X_ADDR_Pos 	(0x0U)
#define 	STC_ICN_SRAM_ADDRESS_X_ADDR_Msk 	(0x7FFUL << STC_ICN_SRAM_ADDRESS_X_ADDR_Pos) 	/*!< 0x000007FF */
#define 	STC_ICN_SRAM_ADDRESS_X_ADDR 	STC_ICN_SRAM_ADDRESS_X_ADDR_Msk
#define 	STC_ICN_SRAM_ADDRESS_Y_ADDR_Pos 	(0x10U)
#define 	STC_ICN_SRAM_ADDRESS_Y_ADDR_Msk 	(0x7FFUL << STC_ICN_SRAM_ADDRESS_Y_ADDR_Pos) 	/*!< 0x07FF0000 */
#define 	STC_ICN_SRAM_ADDRESS_Y_ADDR 	STC_ICN_SRAM_ADDRESS_Y_ADDR_Msk
#define STC_ICN_SRAM_DATA 	(0x0000D0D0UL) 	/*<! ICN SRAM Access: Read/Write Data */
#define 	STC_ICN_SRAM_DATA_VAL_Pos 	(0x0U)
#define 	STC_ICN_SRAM_DATA_VAL_Msk 	(0xFFFFFFFFUL << STC_ICN_SRAM_DATA_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	STC_ICN_SRAM_DATA_VAL 	STC_ICN_SRAM_DATA_VAL_Msk
#define STC_SHADOW_CTRL 	(0x0000D0D4UL) 	/*<! Atomic register read ctrl */
#define 	STC_SHADOW_CTRL_TIMER_EN_Pos 	(0x0U)
#define 	STC_SHADOW_CTRL_TIMER_EN_Msk 	(0x1UL << STC_SHADOW_CTRL_TIMER_EN_Pos) 	/*!< 0x00000001 */
#define 	STC_SHADOW_CTRL_TIMER_EN 	STC_SHADOW_CTRL_TIMER_EN_Msk
#define 	STC_SHADOW_CTRL_IRQ_SW_OVERRIDE_Pos 	(0x1U)
#define 	STC_SHADOW_CTRL_IRQ_SW_OVERRIDE_Msk 	(0x1UL << STC_SHADOW_CTRL_IRQ_SW_OVERRIDE_Pos) 	/*!< 0x00000002 */
#define 	STC_SHADOW_CTRL_IRQ_SW_OVERRIDE 	STC_SHADOW_CTRL_IRQ_SW_OVERRIDE_Msk
#define 	STC_SHADOW_CTRL_RESET_ON_COPY_Pos 	(0x2U)
#define 	STC_SHADOW_CTRL_RESET_ON_COPY_Msk 	(0x1UL << STC_SHADOW_CTRL_RESET_ON_COPY_Pos) 	/*!< 0x00000004 */
#define 	STC_SHADOW_CTRL_RESET_ON_COPY 	STC_SHADOW_CTRL_RESET_ON_COPY_Msk
#define STC_SHADOW_TIMER_THRESHOLD 	(0x0000D0D8UL) 	/*<! Atomic register timer */
#define 	STC_SHADOW_TIMER_THRESHOLD_Pos 	(0x0U)
#define 	STC_SHADOW_TIMER_THRESHOLD_Msk 	(0xFFFFFFFFUL << STC_SHADOW_TIMER_THRESHOLD_Pos) 	/*!< 0xFFFFFFFF */
#define STC_SHADOW_STATUS 	(0x0000D0DCUL) 	/*<! Atomic register read ctrl */
#define 	STC_SHADOW_STATUS_VALID_Pos 	(0x0U)
#define 	STC_SHADOW_STATUS_VALID_Msk 	(0x1UL << STC_SHADOW_STATUS_VALID_Pos) 	/*!< 0x00000001 */
#define 	STC_SHADOW_STATUS_VALID 	STC_SHADOW_STATUS_VALID_Msk
#define 	STC_SHADOW_STATUS_OVERRUN_Pos 	(0x1U)
#define 	STC_SHADOW_STATUS_OVERRUN_Msk 	(0x1UL << STC_SHADOW_STATUS_OVERRUN_Pos) 	/*!< 0x00000002 */
#define 	STC_SHADOW_STATUS_OVERRUN 	STC_SHADOW_STATUS_OVERRUN_Msk
#define STC_TOTAL_EVT_CNT 	(0x0000D0E0UL) 	/*<! Total events statistic register */
#define 	STC_TOTAL_EVT_CNT_VAL_Pos 	(0x0U)
#define 	STC_TOTAL_EVT_CNT_VAL_Msk 	(0xFFFFFFFFUL << STC_TOTAL_EVT_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	STC_TOTAL_EVT_CNT_VAL 	STC_TOTAL_EVT_CNT_VAL_Msk
#define STC_STC_EVT_CNT 	(0x0000D0E4UL) 	/*<! STC events statistic register */
#define 	STC_EVT_CNT_VAL_Pos 	(0x0U)
#define 	STC_EVT_CNT_VAL_Msk 	(0xFFFFFFFFUL << STC_EVT_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	STC_EVT_CNT_VAL 	STC_EVT_CNT_VAL_Msk
#define STC_TRAIL_EVT_CNT 	(0x0000D0E8UL) 	/*<! Trail events statistic register */
#define 	STC_TRAIL_EVT_CNT_VAL_Pos 	(0x0U)
#define 	STC_TRAIL_EVT_CNT_VAL_Msk 	(0xFFFFFFFFUL << STC_TRAIL_EVT_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	STC_TRAIL_EVT_CNT_VAL 	STC_TRAIL_EVT_CNT_VAL_Msk
#define STC_OUTPUT_VECTOR_CNT 	(0x0000D0ECUL) 	/*<! Output vector statistic register */
#define 	STC_OUTPUT_VECTOR_CNT_VAL_Pos 	(0x0U)
#define 	STC_OUTPUT_VECTOR_CNT_VAL_Msk 	(0xFFFFFFFFUL << STC_OUTPUT_VECTOR_CNT_VAL_Pos) 	/*!< 0xFFFFFFFF */
#define 	STC_OUTPUT_VECTOR_CNT_VAL 	STC_OUTPUT_VECTOR_CNT_VAL_Msk
#define STC_CHICKEN0_BITS 	(0x0000D1C0UL) 	/*<! Private register 0. It helps unrisking the design by adding deep control bits */
#define 	STC_CHICKEN0_BITS_POWERDOWN_ENABLE_Pos 	(0x0U)
#define 	STC_CHICKEN0_BITS_POWERDOWN_ENABLE_Msk 	(0x1UL << STC_CHICKEN0_BITS_POWERDOWN_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	STC_CHICKEN0_BITS_POWERDOWN_ENABLE 	STC_CHICKEN0_BITS_POWERDOWN_ENABLE_Msk
#define 	STC_CHICKEN0_BITS_INV_POWERDOWN_ENABLE_Pos 	(0x1U)
#define 	STC_CHICKEN0_BITS_INV_POWERDOWN_ENABLE_Msk 	(0x1UL << STC_CHICKEN0_BITS_INV_POWERDOWN_ENABLE_Pos) 	/*!< 0x00000002 */
#define 	STC_CHICKEN0_BITS_INV_POWERDOWN_ENABLE 	STC_CHICKEN0_BITS_INV_POWERDOWN_ENABLE_Msk
#define 	STC_CHICKEN0_BITS_SRAM_CLK_GATING_ENABLE_Pos 	(0x2U)
#define 	STC_CHICKEN0_BITS_SRAM_CLK_GATING_ENABLE_Msk 	(0x1UL << STC_CHICKEN0_BITS_SRAM_CLK_GATING_ENABLE_Pos) 	/*!< 0x00000004 */
#define 	STC_CHICKEN0_BITS_SRAM_CLK_GATING_ENABLE 	STC_CHICKEN0_BITS_SRAM_CLK_GATING_ENABLE_Msk
#define 	STC_CHICKEN0_BITS_ENABLE_INV_ABS_TIMEBASE_Pos 	(0x3U)
#define 	STC_CHICKEN0_BITS_ENABLE_INV_ABS_TIMEBASE_Msk 	(0x1UL << STC_CHICKEN0_BITS_ENABLE_INV_ABS_TIMEBASE_Pos) 	/*!< 0x00000008 */
#define 	STC_CHICKEN0_BITS_ENABLE_INV_ABS_TIMEBASE 	STC_CHICKEN0_BITS_ENABLE_INV_ABS_TIMEBASE_Msk
#define STC_CHICKEN1_BITS 	(0x0000D1C4UL) 	/*<! Private register 1. It helps unrisking the design by adding deep control bits */
#define 	STC_CHICKEN1_BITS_ENABLE_INV_ALR_LAST_TS_Pos 	(0x0U)
#define 	STC_CHICKEN1_BITS_ENABLE_INV_ALR_LAST_TS_Msk 	(0x1UL << STC_CHICKEN1_BITS_ENABLE_INV_ALR_LAST_TS_Pos) 	/*!< 0x00000001 */
#define 	STC_CHICKEN1_BITS_ENABLE_INV_ALR_LAST_TS 	STC_CHICKEN1_BITS_ENABLE_INV_ALR_LAST_TS_Msk
#define 	STC_CHICKEN1_BITS_ENABLE_INV_ABS_THRESHOLD_Pos 	(0x10U)
#define 	STC_CHICKEN1_BITS_ENABLE_INV_ABS_THRESHOLD_Msk 	(0xFFFUL << STC_CHICKEN1_BITS_ENABLE_INV_ABS_THRESHOLD_Pos) 	/*!< 0x0FFF0000 */
#define 	STC_CHICKEN1_BITS_ENABLE_INV_ABS_THRESHOLD 	STC_CHICKEN1_BITS_ENABLE_INV_ABS_THRESHOLD_Msk

/* ------------------------------------------------------")
 * NFL: Noise Filter Register Map
 * ------------------------------------------------------ */

#define NFL_PIPELINE_CONTROL 	(0x0000E000UL) 	/*<! Block Control register */
#define 	NFL_PIPELINE_CONTROL_ENABLE_Pos 	(0x0U)
#define 	NFL_PIPELINE_CONTROL_ENABLE_Msk 	(0x1UL << NFL_PIPELINE_CONTROL_ENABLE_Pos) 	/*!< 0x00000001 */
#define 	NFL_PIPELINE_CONTROL_ENABLE 	NFL_PIPELINE_CONTROL_ENABLE_Msk
#define 	NFL_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Pos 	(0x1U)
#define 	NFL_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Msk 	(0x1UL << NFL_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Pos) 	/*!< 0x00000002 */
#define 	NFL_PIPELINE_CONTROL_DROP_NBACKPRESSURE 	NFL_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Msk
#define 	NFL_PIPELINE_CONTROL_BYPASS_Pos 	(0x2U)
#define 	NFL_PIPELINE_CONTROL_BYPASS_Msk 	(0x1UL << NFL_PIPELINE_CONTROL_BYPASS_Pos) 	/*!< 0x00000004 */
#define 	NFL_PIPELINE_CONTROL_BYPASS 	NFL_PIPELINE_CONTROL_BYPASS_Msk
#define NFL_PIPELINE_STATUS 	(0x0000E004UL) 	/*<! Block Status Register: This register give information about the internal status of the block. */
#define 	NFL_PIPELINE_STATUS_EMPTY_Pos 	(0x0U)
#define 	NFL_PIPELINE_STATUS_EMPTY_Msk 	(0x1UL << NFL_PIPELINE_STATUS_EMPTY_Pos) 	/*!< 0x00000001 */
#define 	NFL_PIPELINE_STATUS_EMPTY 	NFL_PIPELINE_STATUS_EMPTY_Msk
#define 	NFL_PIPELINE_STATUS_BUSY_Pos 	(0x1U)
#define 	NFL_PIPELINE_STATUS_BUSY_Msk 	(0x1UL << NFL_PIPELINE_STATUS_BUSY_Pos) 	/*!< 0x00000002 */
#define 	NFL_PIPELINE_STATUS_BUSY 	NFL_PIPELINE_STATUS_BUSY_Msk
#define 	NFL_PIPELINE_STATUS_DEEP_LOW_POWER_READY_Pos 	(0x2U)
#define 	NFL_PIPELINE_STATUS_DEEP_LOW_POWER_READY_Msk 	(0x1UL << NFL_PIPELINE_STATUS_DEEP_LOW_POWER_READY_Pos) 	/*!< 0x00000004 */
#define 	NFL_PIPELINE_STATUS_DEEP_LOW_POWER_READY 	NFL_PIPELINE_STATUS_DEEP_LOW_POWER_READY_Msk
#define NFL_REFERENCE_PERIOD 	(0x0000E008UL) 	/*<! Length of pseudo sliding window in s. */
#define 	NFL_REFERENCE_PERIOD_VAL_Pos 	(0x0U)
#define 	NFL_REFERENCE_PERIOD_VAL_Msk 	(0x7FFUL << NFL_REFERENCE_PERIOD_VAL_Pos) 	/*!< 0x000007FF */
#define 	NFL_REFERENCE_PERIOD_VAL 	NFL_REFERENCE_PERIOD_VAL_Msk
#define NFL_MIN_VOXEL_THRESHOLD_ON 	(0x0000E00CUL) 	/*<! Threshold value used to decide the minimum voxel drop mode is turned on. */
#define 	NFL_MIN_VOXEL_THRESHOLD_ON_VAL_Pos 	(0x0U)
#define 	NFL_MIN_VOXEL_THRESHOLD_ON_VAL_Msk 	(0x1FFFFFUL << NFL_MIN_VOXEL_THRESHOLD_ON_VAL_Pos) 	/*!< 0x001FFFFF */
#define 	NFL_MIN_VOXEL_THRESHOLD_ON_VAL 	NFL_MIN_VOXEL_THRESHOLD_ON_VAL_Msk
#define NFL_MIN_VOXEL_THRESHOLD_OFF 	(0x0000E010UL) 	/*<! Threshold value used to decide the minimum voxel drop mode is turned off. */
#define 	NFL_MIN_VOXEL_THRESHOLD_OFF_VAL_Pos 	(0x0U)
#define 	NFL_MIN_VOXEL_THRESHOLD_OFF_VAL_Msk 	(0x1FFFFFUL << NFL_MIN_VOXEL_THRESHOLD_OFF_VAL_Pos) 	/*!< 0x001FFFFF */
#define 	NFL_MIN_VOXEL_THRESHOLD_OFF_VAL 	NFL_MIN_VOXEL_THRESHOLD_OFF_VAL_Msk
#define NFL_MAX_VOXEL_THRESHOLD_OFF 	(0x0000E014UL) 	/*<! Threshold value used to decide if the maximum voxel drop mode is turned off. */
#define 	NFL_MAX_VOXEL_THRESHOLD_OFF_VAL_Pos 	(0x0U)
#define 	NFL_MAX_VOXEL_THRESHOLD_OFF_VAL_Msk 	(0x1FFFFFUL << NFL_MAX_VOXEL_THRESHOLD_OFF_VAL_Pos) 	/*!< 0x001FFFFF */
#define 	NFL_MAX_VOXEL_THRESHOLD_OFF_VAL 	NFL_MAX_VOXEL_THRESHOLD_OFF_VAL_Msk
#define NFL_MAX_VOXEL_THRESHOLD_ON 	(0x0000E018UL) 	/*<! Threshold value used to decide if incoming event is dropped. */
#define 	NFL_MAX_VOXEL_THRESHOLD_ON_VAL_Pos 	(0x0U)
#define 	NFL_MAX_VOXEL_THRESHOLD_ON_VAL_Msk 	(0x1FFFFFUL << NFL_MAX_VOXEL_THRESHOLD_ON_VAL_Pos) 	/*!< 0x001FFFFF */
#define 	NFL_MAX_VOXEL_THRESHOLD_ON_VAL 	NFL_MAX_VOXEL_THRESHOLD_ON_VAL_Msk
#define NFL_INSERT_DROP_MONITORING 	(0x0000E01CUL) 	/*<! When insert_drop_monitoring.en is 1 and a TD event is dropped, a MASTER_NFL_DROP monitoring event is inserted in place of the TD event if one of the following conditions is true: max_voxel_drop or min_voxel_drop is '1' and the previous TD was not dropped; max_voxel_drop or min_voxel_drop is '1' and drop_monitor_for_each_dropped_td is 1. */
#define 	NFL_INSERT_DROP_MONITORING_EN_Pos 	(0x0U)
#define 	NFL_INSERT_DROP_MONITORING_EN_Msk 	(0x1UL << NFL_INSERT_DROP_MONITORING_EN_Pos) 	/*!< 0x00000001 */
#define 	NFL_INSERT_DROP_MONITORING_EN 	NFL_INSERT_DROP_MONITORING_EN_Msk
#define NFL_VOXELS_IN_WINDOW 	(0x0000E020UL) 	/*<! Current state of pseudo-sliding window. */
#define 	NFL_VOXELS_IN_WINDOW_VAL_Pos 	(0x0U)
#define 	NFL_VOXELS_IN_WINDOW_VAL_Msk 	(0x1FFFFFUL << NFL_VOXELS_IN_WINDOW_VAL_Pos) 	/*!< 0x001FFFFF */
#define 	NFL_VOXELS_IN_WINDOW_VAL 	NFL_VOXELS_IN_WINDOW_VAL_Msk
#define 	NFL_VOXELS_IN_WINDOW_FIRST_TD_SEEN_Pos 	(0x19U)
#define 	NFL_VOXELS_IN_WINDOW_FIRST_TD_SEEN_Msk 	(0x1UL << NFL_VOXELS_IN_WINDOW_FIRST_TD_SEEN_Pos) 	/*!< 0x02000000 */
#define 	NFL_VOXELS_IN_WINDOW_FIRST_TD_SEEN 	NFL_VOXELS_IN_WINDOW_FIRST_TD_SEEN_Msk
#define 	NFL_VOXELS_IN_WINDOW_MIN_VOXEL_DROP_MODE_Pos 	(0x1AU)
#define 	NFL_VOXELS_IN_WINDOW_MIN_VOXEL_DROP_MODE_Msk 	(0x1UL << NFL_VOXELS_IN_WINDOW_MIN_VOXEL_DROP_MODE_Pos) 	/*!< 0x04000000 */
#define 	NFL_VOXELS_IN_WINDOW_MIN_VOXEL_DROP_MODE 	NFL_VOXELS_IN_WINDOW_MIN_VOXEL_DROP_MODE_Msk
#define 	NFL_VOXELS_IN_WINDOW_MAX_VOXEL_DROP_MODE_Pos 	(0x1BU)
#define 	NFL_VOXELS_IN_WINDOW_MAX_VOXEL_DROP_MODE_Msk 	(0x1UL << NFL_VOXELS_IN_WINDOW_MAX_VOXEL_DROP_MODE_Pos) 	/*!< 0x08000000 */
#define 	NFL_VOXELS_IN_WINDOW_MAX_VOXEL_DROP_MODE 	NFL_VOXELS_IN_WINDOW_MAX_VOXEL_DROP_MODE_Msk
#define NFL_CHICKEN_BITS 	(0x0000E024UL) 	/*<! (s) Use timestamp from TimeHigh and TD events only to sync internal timer. */
#define 	NFL_CHICKEN_BITS_TIMESTAMP_FROM_TH_TD_ONLY_Pos 	(0x0U)
#define 	NFL_CHICKEN_BITS_TIMESTAMP_FROM_TH_TD_ONLY_Msk 	(0x1UL << NFL_CHICKEN_BITS_TIMESTAMP_FROM_TH_TD_ONLY_Pos) 	/*!< 0x00000001 */
#define 	NFL_CHICKEN_BITS_TIMESTAMP_FROM_TH_TD_ONLY 	NFL_CHICKEN_BITS_TIMESTAMP_FROM_TH_TD_ONLY_Msk
#define 	NFL_CHICKEN_BITS_DROP_MONITOR_FOR_EACH_DROPPED_TD_Pos 	(0x1U)
#define 	NFL_CHICKEN_BITS_DROP_MONITOR_FOR_EACH_DROPPED_TD_Msk 	(0x1UL << NFL_CHICKEN_BITS_DROP_MONITOR_FOR_EACH_DROPPED_TD_Pos) 	/*!< 0x00000002 */
#define 	NFL_CHICKEN_BITS_DROP_MONITOR_FOR_EACH_DROPPED_TD 	NFL_CHICKEN_BITS_DROP_MONITOR_FOR_EACH_DROPPED_TD_Msk

/* ------------------------------------------------------")
 * MBX: CPU MBX Register Map
 * ------------------------------------------------------ */

#define MBX_CPU_START_EN 	(0x0000F000UL) 	/*<! Register to release IMEM code execution once programmed */
#define 	MBX_CPU_START_EN_Pos 	(0x0U)
#define 	MBX_CPU_START_EN_Msk 	(0x1UL << MBX_CPU_START_EN_Pos) 	/*!< 0x00000001 */
#define MBX_CPU_SOFT_RESET 	(0x0000F004UL) 	/*<! REgister to reset CPU SubSystem only(force reboot). */
#define 	MBX_CPU_SOFT_RESET_Pos 	(0x0U)
#define 	MBX_CPU_SOFT_RESET_Msk 	(0x1UL << MBX_CPU_SOFT_RESET_Pos) 	/*!< 0x00000001 */
#define MBX_CMD_PTR 	(0x0000F008UL) 	/*<! Register to communicate from Host to embedded CPU */
#define 	MBX_CMD_PTR_Pos 	(0x0U)
#define 	MBX_CMD_PTR_Msk 	(0xFFFFFFFFUL << MBX_CMD_PTR_Pos) 	/*!< 0xFFFFFFFF */
#define MBX_STATUS_PTR 	(0x0000F00CUL) 	/*<! Register to communicate from embedded CPU to Host */
#define 	MBX_STATUS_PTR_Pos 	(0x0U)
#define 	MBX_STATUS_PTR_Msk 	(0xFFFFFFFFUL << MBX_STATUS_PTR_Pos) 	/*!< 0xFFFFFFFF */
#define MBX_MISC 	(0x0000F010UL) 	/*<! Register to transfer data from Host to Embedded CPU, or the opposite */
#define 	MBX_MISC_Pos 	(0x0U)
#define 	MBX_MISC_Msk 	(0xFFFFFFFFUL << MBX_MISC_Pos) 	/*!< 0xFFFFFFFF */

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* __GENX320_H */
