
*** Running vivado
    with args -log TopModule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source TopModule.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/mehme/Documents/Lab4/Lab4.srcs/utils_1/imports/synth_1/TopModule.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/mehme/Documents/Lab4/Lab4.srcs/utils_1/imports/synth_1/TopModule.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TopModule -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
WARNING: [Vivado_Tcl 4-1809] The reference checkpoint is from an old version of Vivado; A full resynthesis flow will be run
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2424
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2285.695 ; gain = 411.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopModule' [C:/Users/mehme/Documents/Lab4/Lab4.srcs/sources_1/new/TopModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/mehme/Documents/Lab4/Lab4.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [C:/Users/mehme/Documents/Lab4/Lab4.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'StateRegister' [C:/Users/mehme/Documents/Lab4/Lab4.srcs/sources_1/new/StateRegister.v:23]
INFO: [Synth 8-6157] synthesizing module 'RightModule' [C:/Users/mehme/Documents/Lab4/Lab4.srcs/sources_1/new/RightModule.v:23]
ERROR: [Synth 8-36] 'PWM' is not declared [C:/Users/mehme/Documents/Lab4/Lab4.srcs/sources_1/new/RightModule.v:60]
ERROR: [Synth 8-6156] failed synthesizing module 'RightModule' [C:/Users/mehme/Documents/Lab4/Lab4.srcs/sources_1/new/RightModule.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'StateRegister' [C:/Users/mehme/Documents/Lab4/Lab4.srcs/sources_1/new/StateRegister.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'TopModule' [C:/Users/mehme/Documents/Lab4/Lab4.srcs/sources_1/new/TopModule.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2376.031 ; gain = 501.773
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 1 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed May 31 15:45:12 2023...
