
BLE_HeartRate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015f18  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000072d0  08016058  08016058  00017058  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801d328  0801d328  0001e328  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801d330  0801d330  0001e330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801d334  0801d334  0001e334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000003e4  20000008  0801d338  0001f008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000041  200003ec  0801d71c  0001f3ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  20000430  0801d75d  0001f430  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002210  20000450  0801d76e  0001f450  2**4
                  ALLOC
 10 ._user_heap_stack 00001400  20002660  0801d76e  0001f660  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001f441  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00020000  2**2
                  ALLOC
 13 MB_MEM1       000001bc  20030028  20030028  00020000  2**2
                  ALLOC
 14 MB_MEM2       00000883  200301e4  200301e4  00020000  2**2
                  ALLOC
 15 .debug_line   0004e986  00000000  00000000  0001f471  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line_str 000000b4  00000000  00000000  0006ddf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_info   00042ef7  00000000  00000000  0006deab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_abbrev 00009d03  00000000  00000000  000b0da2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_aranges 000039b8  00000000  00000000  000baaa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00119e9e  00000000  00000000  000be460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_rnglists 00002b8f  00000000  00000000  001d82fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_macro  00036371  00000000  00000000  001dae8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .comment      00000043  00000000  00000000  002111fe  2**0
                  CONTENTS, READONLY
 24 .debug_frame  0000fe54  00000000  00000000  00211244  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000450 	.word	0x20000450
 800015c:	00000000 	.word	0x00000000
 8000160:	08016040 	.word	0x08016040

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000454 	.word	0x20000454
 800017c:	08016040 	.word	0x08016040

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_uldivmod>:
 8000b58:	b953      	cbnz	r3, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5a:	b94a      	cbnz	r2, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bf08      	it	eq
 8000b60:	2800      	cmpeq	r0, #0
 8000b62:	bf1c      	itt	ne
 8000b64:	f04f 31ff 	movne.w	r1, #4294967295
 8000b68:	f04f 30ff 	movne.w	r0, #4294967295
 8000b6c:	f000 b96a 	b.w	8000e44 <__aeabi_idiv0>
 8000b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b78:	f000 f806 	bl	8000b88 <__udivmoddi4>
 8000b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b84:	b004      	add	sp, #16
 8000b86:	4770      	bx	lr

08000b88 <__udivmoddi4>:
 8000b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b8c:	9d08      	ldr	r5, [sp, #32]
 8000b8e:	460c      	mov	r4, r1
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d14e      	bne.n	8000c32 <__udivmoddi4+0xaa>
 8000b94:	4694      	mov	ip, r2
 8000b96:	458c      	cmp	ip, r1
 8000b98:	4686      	mov	lr, r0
 8000b9a:	fab2 f282 	clz	r2, r2
 8000b9e:	d962      	bls.n	8000c66 <__udivmoddi4+0xde>
 8000ba0:	b14a      	cbz	r2, 8000bb6 <__udivmoddi4+0x2e>
 8000ba2:	f1c2 0320 	rsb	r3, r2, #32
 8000ba6:	4091      	lsls	r1, r2
 8000ba8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bac:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bb0:	4319      	orrs	r1, r3
 8000bb2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000bb6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bba:	fa1f f68c 	uxth.w	r6, ip
 8000bbe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000bc2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bc6:	fb07 1114 	mls	r1, r7, r4, r1
 8000bca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bce:	fb04 f106 	mul.w	r1, r4, r6
 8000bd2:	4299      	cmp	r1, r3
 8000bd4:	d90a      	bls.n	8000bec <__udivmoddi4+0x64>
 8000bd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bda:	f104 30ff 	add.w	r0, r4, #4294967295
 8000bde:	f080 8112 	bcs.w	8000e06 <__udivmoddi4+0x27e>
 8000be2:	4299      	cmp	r1, r3
 8000be4:	f240 810f 	bls.w	8000e06 <__udivmoddi4+0x27e>
 8000be8:	3c02      	subs	r4, #2
 8000bea:	4463      	add	r3, ip
 8000bec:	1a59      	subs	r1, r3, r1
 8000bee:	fa1f f38e 	uxth.w	r3, lr
 8000bf2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bf6:	fb07 1110 	mls	r1, r7, r0, r1
 8000bfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bfe:	fb00 f606 	mul.w	r6, r0, r6
 8000c02:	429e      	cmp	r6, r3
 8000c04:	d90a      	bls.n	8000c1c <__udivmoddi4+0x94>
 8000c06:	eb1c 0303 	adds.w	r3, ip, r3
 8000c0a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c0e:	f080 80fc 	bcs.w	8000e0a <__udivmoddi4+0x282>
 8000c12:	429e      	cmp	r6, r3
 8000c14:	f240 80f9 	bls.w	8000e0a <__udivmoddi4+0x282>
 8000c18:	4463      	add	r3, ip
 8000c1a:	3802      	subs	r0, #2
 8000c1c:	1b9b      	subs	r3, r3, r6
 8000c1e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c22:	2100      	movs	r1, #0
 8000c24:	b11d      	cbz	r5, 8000c2e <__udivmoddi4+0xa6>
 8000c26:	40d3      	lsrs	r3, r2
 8000c28:	2200      	movs	r2, #0
 8000c2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c32:	428b      	cmp	r3, r1
 8000c34:	d905      	bls.n	8000c42 <__udivmoddi4+0xba>
 8000c36:	b10d      	cbz	r5, 8000c3c <__udivmoddi4+0xb4>
 8000c38:	e9c5 0100 	strd	r0, r1, [r5]
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	4608      	mov	r0, r1
 8000c40:	e7f5      	b.n	8000c2e <__udivmoddi4+0xa6>
 8000c42:	fab3 f183 	clz	r1, r3
 8000c46:	2900      	cmp	r1, #0
 8000c48:	d146      	bne.n	8000cd8 <__udivmoddi4+0x150>
 8000c4a:	42a3      	cmp	r3, r4
 8000c4c:	d302      	bcc.n	8000c54 <__udivmoddi4+0xcc>
 8000c4e:	4290      	cmp	r0, r2
 8000c50:	f0c0 80f0 	bcc.w	8000e34 <__udivmoddi4+0x2ac>
 8000c54:	1a86      	subs	r6, r0, r2
 8000c56:	eb64 0303 	sbc.w	r3, r4, r3
 8000c5a:	2001      	movs	r0, #1
 8000c5c:	2d00      	cmp	r5, #0
 8000c5e:	d0e6      	beq.n	8000c2e <__udivmoddi4+0xa6>
 8000c60:	e9c5 6300 	strd	r6, r3, [r5]
 8000c64:	e7e3      	b.n	8000c2e <__udivmoddi4+0xa6>
 8000c66:	2a00      	cmp	r2, #0
 8000c68:	f040 8090 	bne.w	8000d8c <__udivmoddi4+0x204>
 8000c6c:	eba1 040c 	sub.w	r4, r1, ip
 8000c70:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c74:	fa1f f78c 	uxth.w	r7, ip
 8000c78:	2101      	movs	r1, #1
 8000c7a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c82:	fb08 4416 	mls	r4, r8, r6, r4
 8000c86:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c8a:	fb07 f006 	mul.w	r0, r7, r6
 8000c8e:	4298      	cmp	r0, r3
 8000c90:	d908      	bls.n	8000ca4 <__udivmoddi4+0x11c>
 8000c92:	eb1c 0303 	adds.w	r3, ip, r3
 8000c96:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c9a:	d202      	bcs.n	8000ca2 <__udivmoddi4+0x11a>
 8000c9c:	4298      	cmp	r0, r3
 8000c9e:	f200 80cd 	bhi.w	8000e3c <__udivmoddi4+0x2b4>
 8000ca2:	4626      	mov	r6, r4
 8000ca4:	1a1c      	subs	r4, r3, r0
 8000ca6:	fa1f f38e 	uxth.w	r3, lr
 8000caa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cae:	fb08 4410 	mls	r4, r8, r0, r4
 8000cb2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cb6:	fb00 f707 	mul.w	r7, r0, r7
 8000cba:	429f      	cmp	r7, r3
 8000cbc:	d908      	bls.n	8000cd0 <__udivmoddi4+0x148>
 8000cbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000cc2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cc6:	d202      	bcs.n	8000cce <__udivmoddi4+0x146>
 8000cc8:	429f      	cmp	r7, r3
 8000cca:	f200 80b0 	bhi.w	8000e2e <__udivmoddi4+0x2a6>
 8000cce:	4620      	mov	r0, r4
 8000cd0:	1bdb      	subs	r3, r3, r7
 8000cd2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cd6:	e7a5      	b.n	8000c24 <__udivmoddi4+0x9c>
 8000cd8:	f1c1 0620 	rsb	r6, r1, #32
 8000cdc:	408b      	lsls	r3, r1
 8000cde:	fa22 f706 	lsr.w	r7, r2, r6
 8000ce2:	431f      	orrs	r7, r3
 8000ce4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ce8:	fa04 f301 	lsl.w	r3, r4, r1
 8000cec:	ea43 030c 	orr.w	r3, r3, ip
 8000cf0:	40f4      	lsrs	r4, r6
 8000cf2:	fa00 f801 	lsl.w	r8, r0, r1
 8000cf6:	0c38      	lsrs	r0, r7, #16
 8000cf8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000cfc:	fbb4 fef0 	udiv	lr, r4, r0
 8000d00:	fa1f fc87 	uxth.w	ip, r7
 8000d04:	fb00 441e 	mls	r4, r0, lr, r4
 8000d08:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d0c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d10:	45a1      	cmp	r9, r4
 8000d12:	fa02 f201 	lsl.w	r2, r2, r1
 8000d16:	d90a      	bls.n	8000d2e <__udivmoddi4+0x1a6>
 8000d18:	193c      	adds	r4, r7, r4
 8000d1a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d1e:	f080 8084 	bcs.w	8000e2a <__udivmoddi4+0x2a2>
 8000d22:	45a1      	cmp	r9, r4
 8000d24:	f240 8081 	bls.w	8000e2a <__udivmoddi4+0x2a2>
 8000d28:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d2c:	443c      	add	r4, r7
 8000d2e:	eba4 0409 	sub.w	r4, r4, r9
 8000d32:	fa1f f983 	uxth.w	r9, r3
 8000d36:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d3a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d3e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d42:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d46:	45a4      	cmp	ip, r4
 8000d48:	d907      	bls.n	8000d5a <__udivmoddi4+0x1d2>
 8000d4a:	193c      	adds	r4, r7, r4
 8000d4c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d50:	d267      	bcs.n	8000e22 <__udivmoddi4+0x29a>
 8000d52:	45a4      	cmp	ip, r4
 8000d54:	d965      	bls.n	8000e22 <__udivmoddi4+0x29a>
 8000d56:	3b02      	subs	r3, #2
 8000d58:	443c      	add	r4, r7
 8000d5a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d5e:	fba0 9302 	umull	r9, r3, r0, r2
 8000d62:	eba4 040c 	sub.w	r4, r4, ip
 8000d66:	429c      	cmp	r4, r3
 8000d68:	46ce      	mov	lr, r9
 8000d6a:	469c      	mov	ip, r3
 8000d6c:	d351      	bcc.n	8000e12 <__udivmoddi4+0x28a>
 8000d6e:	d04e      	beq.n	8000e0e <__udivmoddi4+0x286>
 8000d70:	b155      	cbz	r5, 8000d88 <__udivmoddi4+0x200>
 8000d72:	ebb8 030e 	subs.w	r3, r8, lr
 8000d76:	eb64 040c 	sbc.w	r4, r4, ip
 8000d7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000d7e:	40cb      	lsrs	r3, r1
 8000d80:	431e      	orrs	r6, r3
 8000d82:	40cc      	lsrs	r4, r1
 8000d84:	e9c5 6400 	strd	r6, r4, [r5]
 8000d88:	2100      	movs	r1, #0
 8000d8a:	e750      	b.n	8000c2e <__udivmoddi4+0xa6>
 8000d8c:	f1c2 0320 	rsb	r3, r2, #32
 8000d90:	fa20 f103 	lsr.w	r1, r0, r3
 8000d94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d98:	fa24 f303 	lsr.w	r3, r4, r3
 8000d9c:	4094      	lsls	r4, r2
 8000d9e:	430c      	orrs	r4, r1
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da8:	fa1f f78c 	uxth.w	r7, ip
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3110 	mls	r1, r8, r0, r3
 8000db4:	0c23      	lsrs	r3, r4, #16
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb00 f107 	mul.w	r1, r0, r7
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x24c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000dca:	d22c      	bcs.n	8000e26 <__udivmoddi4+0x29e>
 8000dcc:	4299      	cmp	r1, r3
 8000dce:	d92a      	bls.n	8000e26 <__udivmoddi4+0x29e>
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	4463      	add	r3, ip
 8000dd4:	1a5b      	subs	r3, r3, r1
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ddc:	fb08 3311 	mls	r3, r8, r1, r3
 8000de0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de4:	fb01 f307 	mul.w	r3, r1, r7
 8000de8:	42a3      	cmp	r3, r4
 8000dea:	d908      	bls.n	8000dfe <__udivmoddi4+0x276>
 8000dec:	eb1c 0404 	adds.w	r4, ip, r4
 8000df0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000df4:	d213      	bcs.n	8000e1e <__udivmoddi4+0x296>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d911      	bls.n	8000e1e <__udivmoddi4+0x296>
 8000dfa:	3902      	subs	r1, #2
 8000dfc:	4464      	add	r4, ip
 8000dfe:	1ae4      	subs	r4, r4, r3
 8000e00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e04:	e739      	b.n	8000c7a <__udivmoddi4+0xf2>
 8000e06:	4604      	mov	r4, r0
 8000e08:	e6f0      	b.n	8000bec <__udivmoddi4+0x64>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e706      	b.n	8000c1c <__udivmoddi4+0x94>
 8000e0e:	45c8      	cmp	r8, r9
 8000e10:	d2ae      	bcs.n	8000d70 <__udivmoddi4+0x1e8>
 8000e12:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e16:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e1a:	3801      	subs	r0, #1
 8000e1c:	e7a8      	b.n	8000d70 <__udivmoddi4+0x1e8>
 8000e1e:	4631      	mov	r1, r6
 8000e20:	e7ed      	b.n	8000dfe <__udivmoddi4+0x276>
 8000e22:	4603      	mov	r3, r0
 8000e24:	e799      	b.n	8000d5a <__udivmoddi4+0x1d2>
 8000e26:	4630      	mov	r0, r6
 8000e28:	e7d4      	b.n	8000dd4 <__udivmoddi4+0x24c>
 8000e2a:	46d6      	mov	lr, sl
 8000e2c:	e77f      	b.n	8000d2e <__udivmoddi4+0x1a6>
 8000e2e:	4463      	add	r3, ip
 8000e30:	3802      	subs	r0, #2
 8000e32:	e74d      	b.n	8000cd0 <__udivmoddi4+0x148>
 8000e34:	4606      	mov	r6, r0
 8000e36:	4623      	mov	r3, r4
 8000e38:	4608      	mov	r0, r1
 8000e3a:	e70f      	b.n	8000c5c <__udivmoddi4+0xd4>
 8000e3c:	3e02      	subs	r6, #2
 8000e3e:	4463      	add	r3, ip
 8000e40:	e730      	b.n	8000ca4 <__udivmoddi4+0x11c>
 8000e42:	bf00      	nop

08000e44 <__aeabi_idiv0>:
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop

08000e48 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8000e48:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e4a:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e4c:	3304      	adds	r3, #4

08000e4e <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e4e:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e50:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8000e52:	d3f9      	bcc.n	8000e48 <CopyDataInit>
  bx lr
 8000e54:	4770      	bx	lr

08000e56 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8000e56:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8000e58:	3004      	adds	r0, #4

08000e5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8000e5a:	4288      	cmp	r0, r1
  bcc FillZerobss
 8000e5c:	d3fb      	bcc.n	8000e56 <FillZerobss>
  bx lr
 8000e5e:	4770      	bx	lr

08000e60 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e60:	480c      	ldr	r0, [pc, #48]	@ (8000e94 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8000e62:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e64:	f009 fa64 	bl	800a330 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8000e68:	480b      	ldr	r0, [pc, #44]	@ (8000e98 <LoopForever+0x8>)
 8000e6a:	490c      	ldr	r1, [pc, #48]	@ (8000e9c <LoopForever+0xc>)
 8000e6c:	4a0c      	ldr	r2, [pc, #48]	@ (8000ea0 <LoopForever+0x10>)
 8000e6e:	2300      	movs	r3, #0
 8000e70:	f7ff ffed 	bl	8000e4e <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8000e74:	480b      	ldr	r0, [pc, #44]	@ (8000ea4 <LoopForever+0x14>)
 8000e76:	490c      	ldr	r1, [pc, #48]	@ (8000ea8 <LoopForever+0x18>)
 8000e78:	2300      	movs	r3, #0
 8000e7a:	f7ff ffee 	bl	8000e5a <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000e7e:	480b      	ldr	r0, [pc, #44]	@ (8000eac <LoopForever+0x1c>)
 8000e80:	490b      	ldr	r1, [pc, #44]	@ (8000eb0 <LoopForever+0x20>)
 8000e82:	2300      	movs	r3, #0
 8000e84:	f7ff ffe9 	bl	8000e5a <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e88:	f013 f9b2 	bl	80141f0 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8000e8c:	f001 fccc 	bl	8002828 <main>

08000e90 <LoopForever>:

LoopForever:
  b LoopForever
 8000e90:	e7fe      	b.n	8000e90 <LoopForever>
 8000e92:	0000      	.short	0x0000
  ldr   r0, =_estack
 8000e94:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8000e98:	20000008 	.word	0x20000008
 8000e9c:	200003ec 	.word	0x200003ec
 8000ea0:	0801d338 	.word	0x0801d338
  INIT_BSS _sbss, _ebss
 8000ea4:	20000450 	.word	0x20000450
 8000ea8:	20002660 	.word	0x20002660
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000eac:	200301e4 	.word	0x200301e4
 8000eb0:	20030a67 	.word	0x20030a67

08000eb4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000eb4:	e7fe      	b.n	8000eb4 <ADC1_IRQHandler>
	...

08000eb8 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000ec0:	4b06      	ldr	r3, [pc, #24]	@ (8000edc <LL_EXTI_EnableIT_32_63+0x24>)
 8000ec2:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000ec6:	4905      	ldr	r1, [pc, #20]	@ (8000edc <LL_EXTI_EnableIT_32_63+0x24>)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000ed0:	bf00      	nop
 8000ed2:	370c      	adds	r7, #12
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr
 8000edc:	58000800 	.word	0x58000800

08000ee0 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b085      	sub	sp, #20
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000ee8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000eec:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000eee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000ef8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000efc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4013      	ands	r3, r2
 8000f02:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f04:	68fb      	ldr	r3, [r7, #12]
}
 8000f06:	bf00      	nop
 8000f08:	3714      	adds	r7, #20
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <LL_C2_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000f12:	b480      	push	{r7}
 8000f14:	b085      	sub	sp, #20
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB2ENR, Periphs);
 8000f1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f1e:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8000f22:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB2ENR, Periphs);
 8000f2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f32:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4013      	ands	r3, r2
 8000f3a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f3c:	68fb      	ldr	r3, [r7, #12]
}
 8000f3e:	bf00      	nop
 8000f40:	3714      	adds	r7, #20
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <APPD_Init>:
static void APPD_BleDtbCfg( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPD_Init( void )
{
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_Init */
#if (CFG_DEBUGGER_SUPPORTED == 1)
  /**
   * Keep debugger enabled while in any low power mode
   */
  HAL_DBGMCU_EnableDBGSleepMode();
 8000f4e:	f009 fab5 	bl	800a4bc <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8000f52:	f009 fab9 	bl	800a4c8 <HAL_DBGMCU_EnableDBGStopMode>

  /***************** ENABLE DEBUGGER *************************************/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 8000f56:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8000f5a:	f7ff ffad 	bl	8000eb8 <LL_EXTI_EnableIT_32_63>
  HAL_DBGMCU_DisableDBGStandbyMode();

#endif /* (CFG_DEBUGGER_SUPPORTED == 1) */

#if(CFG_DEBUG_TRACE != 0)
  DbgTraceInit();
 8000f5e:	f00f fe25 	bl	8010bac <DbgTraceInit>
#endif

  APPD_SetCPU2GpioConfig( );
 8000f62:	f000 f821 	bl	8000fa8 <APPD_SetCPU2GpioConfig>
  APPD_BleDtbCfg( );
 8000f66:	f000 f8c1 	bl	80010ec <APPD_BleDtbCfg>

/* USER CODE END APPD_Init */
  return;
 8000f6a:	bf00      	nop
}
 8000f6c:	bd80      	pop	{r7, pc}
	...

08000f70 <APPD_EnableCPU2>:

void APPD_EnableCPU2( void )
{
 8000f70:	b5b0      	push	{r4, r5, r7, lr}
 8000f72:	b088      	sub	sp, #32
 8000f74:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000f76:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa4 <APPD_EnableCPU2+0x34>)
 8000f78:	1d3c      	adds	r4, r7, #4
 8000f7a:	461d      	mov	r5, r3
 8000f7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f80:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f84:	c403      	stmia	r4!, {r0, r1}
 8000f86:	8022      	strh	r2, [r4, #0]
 8000f88:	3402      	adds	r4, #2
 8000f8a:	0c13      	lsrs	r3, r2, #16
 8000f8c:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000f8e:	f011 fb6d 	bl	801266c <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8000f92:	1d3b      	adds	r3, r7, #4
 8000f94:	4618      	mov	r0, r3
 8000f96:	f010 fa7e 	bl	8011496 <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000f9a:	bf00      	nop
}
 8000f9c:	3720      	adds	r7, #32
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bdb0      	pop	{r4, r5, r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	08016058 	.word	0x08016058

08000fa8 <APPD_SetCPU2GpioConfig>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void APPD_SetCPU2GpioConfig( void )
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b088      	sub	sp, #32
 8000fac:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_SetCPU2GpioConfig */
  GPIO_InitTypeDef gpio_config = {0};
 8000fae:	1d3b      	adds	r3, r7, #4
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	605a      	str	r2, [r3, #4]
 8000fb6:	609a      	str	r2, [r3, #8]
 8000fb8:	60da      	str	r2, [r3, #12]
 8000fba:	611a      	str	r2, [r3, #16]
  uint8_t local_loop;
  uint16_t gpioa_pin_list;
  uint16_t gpiob_pin_list;
  uint16_t gpioc_pin_list;

  gpioa_pin_list = 0;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	83bb      	strh	r3, [r7, #28]
  gpiob_pin_list = 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	837b      	strh	r3, [r7, #26]
  gpioc_pin_list = 0;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	833b      	strh	r3, [r7, #24]

  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8000fc8:	2300      	movs	r3, #0
 8000fca:	77fb      	strb	r3, [r7, #31]
 8000fcc:	e036      	b.n	800103c <APPD_SetCPU2GpioConfig+0x94>
  {
    if( aGpioConfigList[local_loop].enable != 0)
 8000fce:	7ffb      	ldrb	r3, [r7, #31]
 8000fd0:	4a43      	ldr	r2, [pc, #268]	@ (80010e0 <APPD_SetCPU2GpioConfig+0x138>)
 8000fd2:	00db      	lsls	r3, r3, #3
 8000fd4:	4413      	add	r3, r2
 8000fd6:	799b      	ldrb	r3, [r3, #6]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d02c      	beq.n	8001036 <APPD_SetCPU2GpioConfig+0x8e>
    {
      switch((uint32_t)aGpioConfigList[local_loop].port)
 8000fdc:	7ffb      	ldrb	r3, [r7, #31]
 8000fde:	4a40      	ldr	r2, [pc, #256]	@ (80010e0 <APPD_SetCPU2GpioConfig+0x138>)
 8000fe0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000fe4:	4a3f      	ldr	r2, [pc, #252]	@ (80010e4 <APPD_SetCPU2GpioConfig+0x13c>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d01b      	beq.n	8001022 <APPD_SetCPU2GpioConfig+0x7a>
 8000fea:	4a3e      	ldr	r2, [pc, #248]	@ (80010e4 <APPD_SetCPU2GpioConfig+0x13c>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d821      	bhi.n	8001034 <APPD_SetCPU2GpioConfig+0x8c>
 8000ff0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000ff4:	d003      	beq.n	8000ffe <APPD_SetCPU2GpioConfig+0x56>
 8000ff6:	4a3c      	ldr	r2, [pc, #240]	@ (80010e8 <APPD_SetCPU2GpioConfig+0x140>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d009      	beq.n	8001010 <APPD_SetCPU2GpioConfig+0x68>
        case (uint32_t)GPIOC:
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
          break;

        default:
          break;
 8000ffc:	e01a      	b.n	8001034 <APPD_SetCPU2GpioConfig+0x8c>
            gpioa_pin_list |= aGpioConfigList[local_loop].pin;
 8000ffe:	7ffb      	ldrb	r3, [r7, #31]
 8001000:	4a37      	ldr	r2, [pc, #220]	@ (80010e0 <APPD_SetCPU2GpioConfig+0x138>)
 8001002:	00db      	lsls	r3, r3, #3
 8001004:	4413      	add	r3, r2
 8001006:	889a      	ldrh	r2, [r3, #4]
 8001008:	8bbb      	ldrh	r3, [r7, #28]
 800100a:	4313      	orrs	r3, r2
 800100c:	83bb      	strh	r3, [r7, #28]
          break;
 800100e:	e012      	b.n	8001036 <APPD_SetCPU2GpioConfig+0x8e>
            gpiob_pin_list |= aGpioConfigList[local_loop].pin;
 8001010:	7ffb      	ldrb	r3, [r7, #31]
 8001012:	4a33      	ldr	r2, [pc, #204]	@ (80010e0 <APPD_SetCPU2GpioConfig+0x138>)
 8001014:	00db      	lsls	r3, r3, #3
 8001016:	4413      	add	r3, r2
 8001018:	889a      	ldrh	r2, [r3, #4]
 800101a:	8b7b      	ldrh	r3, [r7, #26]
 800101c:	4313      	orrs	r3, r2
 800101e:	837b      	strh	r3, [r7, #26]
          break;
 8001020:	e009      	b.n	8001036 <APPD_SetCPU2GpioConfig+0x8e>
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
 8001022:	7ffb      	ldrb	r3, [r7, #31]
 8001024:	4a2e      	ldr	r2, [pc, #184]	@ (80010e0 <APPD_SetCPU2GpioConfig+0x138>)
 8001026:	00db      	lsls	r3, r3, #3
 8001028:	4413      	add	r3, r2
 800102a:	889a      	ldrh	r2, [r3, #4]
 800102c:	8b3b      	ldrh	r3, [r7, #24]
 800102e:	4313      	orrs	r3, r2
 8001030:	833b      	strh	r3, [r7, #24]
          break;
 8001032:	e000      	b.n	8001036 <APPD_SetCPU2GpioConfig+0x8e>
          break;
 8001034:	bf00      	nop
  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8001036:	7ffb      	ldrb	r3, [r7, #31]
 8001038:	3301      	adds	r3, #1
 800103a:	77fb      	strb	r3, [r7, #31]
 800103c:	7ffb      	ldrb	r3, [r7, #31]
 800103e:	2b25      	cmp	r3, #37	@ 0x25
 8001040:	d9c5      	bls.n	8000fce <APPD_SetCPU2GpioConfig+0x26>
      }
    }
  }

  gpio_config.Pull = GPIO_NOPULL;
 8001042:	2300      	movs	r3, #0
 8001044:	60fb      	str	r3, [r7, #12]
  gpio_config.Mode = GPIO_MODE_OUTPUT_PP;
 8001046:	2301      	movs	r3, #1
 8001048:	60bb      	str	r3, [r7, #8]
  gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800104a:	2303      	movs	r3, #3
 800104c:	613b      	str	r3, [r7, #16]

  if(gpioa_pin_list != 0)
 800104e:	8bbb      	ldrh	r3, [r7, #28]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d014      	beq.n	800107e <APPD_SetCPU2GpioConfig+0xd6>
  {
    gpio_config.Pin = gpioa_pin_list;
 8001054:	8bbb      	ldrh	r3, [r7, #28]
 8001056:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001058:	2001      	movs	r0, #1
 800105a:	f7ff ff41 	bl	8000ee0 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOA_CLK_ENABLE();
 800105e:	2001      	movs	r0, #1
 8001060:	f7ff ff57 	bl	8000f12 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOA, &gpio_config);
 8001064:	1d3b      	adds	r3, r7, #4
 8001066:	4619      	mov	r1, r3
 8001068:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800106c:	f009 fe74 	bl	800ad58 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOA, gpioa_pin_list, GPIO_PIN_RESET);
 8001070:	8bbb      	ldrh	r3, [r7, #28]
 8001072:	2200      	movs	r2, #0
 8001074:	4619      	mov	r1, r3
 8001076:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800107a:	f00a f8d3 	bl	800b224 <HAL_GPIO_WritePin>
  }

  if(gpiob_pin_list != 0)
 800107e:	8b7b      	ldrh	r3, [r7, #26]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d012      	beq.n	80010aa <APPD_SetCPU2GpioConfig+0x102>
  {
    gpio_config.Pin = gpiob_pin_list;
 8001084:	8b7b      	ldrh	r3, [r7, #26]
 8001086:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001088:	2002      	movs	r0, #2
 800108a:	f7ff ff29 	bl	8000ee0 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOB_CLK_ENABLE();
 800108e:	2002      	movs	r0, #2
 8001090:	f7ff ff3f 	bl	8000f12 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOB, &gpio_config);
 8001094:	1d3b      	adds	r3, r7, #4
 8001096:	4619      	mov	r1, r3
 8001098:	4813      	ldr	r0, [pc, #76]	@ (80010e8 <APPD_SetCPU2GpioConfig+0x140>)
 800109a:	f009 fe5d 	bl	800ad58 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, gpiob_pin_list, GPIO_PIN_RESET);
 800109e:	8b7b      	ldrh	r3, [r7, #26]
 80010a0:	2200      	movs	r2, #0
 80010a2:	4619      	mov	r1, r3
 80010a4:	4810      	ldr	r0, [pc, #64]	@ (80010e8 <APPD_SetCPU2GpioConfig+0x140>)
 80010a6:	f00a f8bd 	bl	800b224 <HAL_GPIO_WritePin>
  }

  if(gpioc_pin_list != 0)
 80010aa:	8b3b      	ldrh	r3, [r7, #24]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d013      	beq.n	80010d8 <APPD_SetCPU2GpioConfig+0x130>
  {
    gpio_config.Pin = gpioc_pin_list;
 80010b0:	8b3b      	ldrh	r3, [r7, #24]
 80010b2:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010b4:	2004      	movs	r0, #4
 80010b6:	f7ff ff13 	bl	8000ee0 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOC_CLK_ENABLE();
 80010ba:	2004      	movs	r0, #4
 80010bc:	f7ff ff29 	bl	8000f12 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOC, &gpio_config);
 80010c0:	1d3b      	adds	r3, r7, #4
 80010c2:	4619      	mov	r1, r3
 80010c4:	4807      	ldr	r0, [pc, #28]	@ (80010e4 <APPD_SetCPU2GpioConfig+0x13c>)
 80010c6:	f009 fe47 	bl	800ad58 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOC, gpioc_pin_list, GPIO_PIN_RESET);
 80010ca:	8b3b      	ldrh	r3, [r7, #24]
 80010cc:	2200      	movs	r2, #0
 80010ce:	4619      	mov	r1, r3
 80010d0:	4804      	ldr	r0, [pc, #16]	@ (80010e4 <APPD_SetCPU2GpioConfig+0x13c>)
 80010d2:	f00a f8a7 	bl	800b224 <HAL_GPIO_WritePin>
  }

/* USER CODE END APPD_SetCPU2GpioConfig */
  return;
 80010d6:	bf00      	nop
 80010d8:	bf00      	nop
}
 80010da:	3720      	adds	r7, #32
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	08017e08 	.word	0x08017e08
 80010e4:	48000800 	.word	0x48000800
 80010e8:	48000400 	.word	0x48000400

080010ec <APPD_BleDtbCfg>:

static void APPD_BleDtbCfg( void )
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
    HAL_GPIO_Init(GPIOB, &gpio_config);
  }
#endif

/* USER CODE END APPD_BleDtbCfg */
  return;
 80010f0:	bf00      	nop
}
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr

080010fa <DbgOutputInit>:
 * WRAP FUNCTIONS
 *
*************************************************************/
#if(CFG_DEBUG_TRACE != 0)
void DbgOutputInit( void )
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	af00      	add	r7, sp, #0
/* USER CODE BEGIN DbgOutputInit */
#ifdef CFG_DEBUG_TRACE_UART
  if (CFG_DEBUG_TRACE_UART == hw_lpuart1)
  {
#if(CFG_HW_LPUART1_ENABLED == 1)
	  MX_LPUART1_UART_Init();
 80010fe:	f001 fb47 	bl	8002790 <MX_LPUART1_UART_Init>
#endif
  }
#endif

/* USER CODE END DbgOutputInit */
  return;
 8001102:	bf00      	nop
}
 8001104:	bd80      	pop	{r7, pc}
	...

08001108 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8001110:	4b07      	ldr	r3, [pc, #28]	@ (8001130 <LL_C2_PWR_SetPowerMode+0x28>)
 8001112:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001116:	f023 0207 	bic.w	r2, r3, #7
 800111a:	4905      	ldr	r1, [pc, #20]	@ (8001130 <LL_C2_PWR_SetPowerMode+0x28>)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	4313      	orrs	r3, r2
 8001120:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8001124:	bf00      	nop
 8001126:	370c      	adds	r7, #12
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr
 8001130:	58000400 	.word	0x58000400

08001134 <LL_EXTI_EnableIT_32_63>:
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800113c:	4b06      	ldr	r3, [pc, #24]	@ (8001158 <LL_EXTI_EnableIT_32_63+0x24>)
 800113e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8001142:	4905      	ldr	r1, [pc, #20]	@ (8001158 <LL_EXTI_EnableIT_32_63+0x24>)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	4313      	orrs	r3, r2
 8001148:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800114c:	bf00      	nop
 800114e:	370c      	adds	r7, #12
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr
 8001158:	58000800 	.word	0x58000800

0800115c <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8001164:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001168:	4a0a      	ldr	r2, [pc, #40]	@ (8001194 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 800116a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 800116e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001172:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001176:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	021b      	lsls	r3, r3, #8
 800117e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001182:	4313      	orrs	r3, r2
 8001184:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8001188:	bf00      	nop
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr
 8001194:	cafecafe 	.word	0xcafecafe

08001198 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 80011a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80011aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	608b      	str	r3, [r1, #8]
}
 80011b4:	bf00      	nop
 80011b6:	370c      	adds	r7, #12
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 80011c4:	4b04      	ldr	r3, [pc, #16]	@ (80011d8 <LL_DBGMCU_GetDeviceID+0x18>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	e0042000 	.word	0xe0042000

080011dc <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 80011e0:	4b04      	ldr	r3, [pc, #16]	@ (80011f4 <LL_DBGMCU_GetRevisionID+0x18>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	0c1b      	lsrs	r3, r3, #16
 80011e6:	b29b      	uxth	r3, r3
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	e0042000 	.word	0xe0042000

080011f8 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80011fc:	4b05      	ldr	r3, [pc, #20]	@ (8001214 <LL_LPM_EnableSleep+0x1c>)
 80011fe:	691b      	ldr	r3, [r3, #16]
 8001200:	4a04      	ldr	r2, [pc, #16]	@ (8001214 <LL_LPM_EnableSleep+0x1c>)
 8001202:	f023 0304 	bic.w	r3, r3, #4
 8001206:	6113      	str	r3, [r2, #16]
}
 8001208:	bf00      	nop
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	e000ed00 	.word	0xe000ed00

08001218 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	22ff      	movs	r2, #255	@ 0xff
 8001224:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001226:	bf00      	nop
 8001228:	370c      	adds	r7, #12
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr

08001232 <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8001232:	b480      	push	{r7}
 8001234:	b083      	sub	sp, #12
 8001236:	af00      	add	r7, sp, #0
 8001238:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	22ca      	movs	r2, #202	@ 0xca
 800123e:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2253      	movs	r2, #83	@ 0x53
 8001244:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001246:	bf00      	nop
 8001248:	370c      	adds	r7, #12
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr

08001252 <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8001252:	b480      	push	{r7}
 8001254:	b083      	sub	sp, #12
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
 800125a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	f023 0207 	bic.w	r2, r3, #7
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	431a      	orrs	r2, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	609a      	str	r2, [r3, #8]
}
 800126c:	bf00      	nop
 800126e:	370c      	adds	r7, #12
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr

08001278 <MX_APPE_Config>:
static void UartCmdExecute(void);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800127c:	4b04      	ldr	r3, [pc, #16]	@ (8001290 <MX_APPE_Config+0x18>)
 800127e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001282:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8001284:	f000 f860 	bl	8001348 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8001288:	f000 f865 	bl	8001356 <Config_HSE>

  return;
 800128c:	bf00      	nop
}
 800128e:	bd80      	pop	{r7, pc}
 8001290:	58004000 	.word	0x58004000

08001294 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8001298:	f000 f871 	bl	800137e <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 800129c:	f000 f88a 	bl	80013b4 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 80012a0:	491e      	ldr	r1, [pc, #120]	@ (800131c <MX_APPE_Init+0x88>)
 80012a2:	2000      	movs	r0, #0
 80012a4:	f000 ff72 	bl	800218c <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
  APPD_Init();
 80012a8:	f7ff fe4f 	bl	8000f4a <APPD_Init>
  
  /**
   * The Standby mode should not be entered before the initialization is over
   * The default state of the Low Power Manager is to allow the Standby Mode so an request is needed here
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 80012ac:	2101      	movs	r1, #1
 80012ae:	2001      	movs	r0, #1
 80012b0:	f011 fd96 	bl	8012de0 <UTIL_LPM_SetOffMode>

  BSP_LCD_Init(0, LCD_ORIENTATION_LANDSCAPE);
 80012b4:	2100      	movs	r1, #0
 80012b6:	2000      	movs	r0, #0
 80012b8:	f008 fc14 	bl	8009ae4 <BSP_LCD_Init>
  /* Set LCD Foreground Layer  */
  UTIL_LCD_SetFuncDriver(&LCD_Driver); /* SetFunc before setting device */
 80012bc:	4818      	ldr	r0, [pc, #96]	@ (8001320 <MX_APPE_Init+0x8c>)
 80012be:	f011 fa61 	bl	8012784 <UTIL_LCD_SetFuncDriver>
  UTIL_LCD_SetDevice(0);            /* SetDevice after funcDriver is set */
 80012c2:	2000      	movs	r0, #0
 80012c4:	f011 fab4 	bl	8012830 <UTIL_LCD_SetDevice>
  BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 80012c8:	2100      	movs	r1, #0
 80012ca:	2000      	movs	r0, #0
 80012cc:	f008 fe2e 	bl	8009f2c <BSP_LCD_Clear>
  BSP_LCD_DisplayOn(0);
 80012d0:	2000      	movs	r0, #0
 80012d2:	f008 fcd7 	bl	8009c84 <BSP_LCD_DisplayOn>
  BSP_LCD_Refresh(0);
 80012d6:	2000      	movs	r0, #0
 80012d8:	f008 fd00 	bl	8009cdc <BSP_LCD_Refresh>
  UTIL_LCD_SetFont(&Font12);
 80012dc:	4811      	ldr	r0, [pc, #68]	@ (8001324 <MX_APPE_Init+0x90>)
 80012de:	f011 faef 	bl	80128c0 <UTIL_LCD_SetFont>
  /* Set the LCD Text Color */
  UTIL_LCD_SetTextColor(SSD1315_COLOR_WHITE);
 80012e2:	20ff      	movs	r0, #255	@ 0xff
 80012e4:	f011 fac4 	bl	8012870 <UTIL_LCD_SetTextColor>
  UTIL_LCD_SetBackColor(SSD1315_COLOR_BLACK);
 80012e8:	2000      	movs	r0, #0
 80012ea:	f011 fad5 	bl	8012898 <UTIL_LCD_SetBackColor>
  BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 80012ee:	2100      	movs	r1, #0
 80012f0:	2000      	movs	r0, #0
 80012f2:	f008 fe1b 	bl	8009f2c <BSP_LCD_Clear>
  BSP_LCD_Refresh(0);
 80012f6:	2000      	movs	r0, #0
 80012f8:	f008 fcf0 	bl	8009cdc <BSP_LCD_Refresh>
  UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)"ST BLE Heart Rate", CENTER_MODE);
 80012fc:	2301      	movs	r3, #1
 80012fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001328 <MX_APPE_Init+0x94>)
 8001300:	2100      	movs	r1, #0
 8001302:	2000      	movs	r0, #0
 8001304:	f011 fb52 	bl	80129ac <UTIL_LCD_DisplayStringAt>
  BSP_LCD_Refresh(0);
 8001308:	2000      	movs	r0, #0
 800130a:	f008 fce7 	bl	8009cdc <BSP_LCD_Refresh>

  //Initialize user buttons
  Button_Init();
 800130e:	f000 fa85 	bl	800181c <Button_Init>

//  RxUART_Init();

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8001312:	f000 f85d 	bl	80013d0 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8001316:	bf00      	nop
}
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	2000054c 	.word	0x2000054c
 8001320:	0801ca28 	.word	0x0801ca28
 8001324:	20000214 	.word	0x20000214
 8001328:	08016074 	.word	0x08016074

0800132c <Init_Smps>:

void Init_Smps(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8001330:	bf00      	nop
}
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr

0800133a <Init_Exti>:

void Init_Exti(void)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 800133e:	2050      	movs	r0, #80	@ 0x50
 8001340:	f7ff fef8 	bl	8001134 <LL_EXTI_EnableIT_32_63>

  return;
 8001344:	bf00      	nop
}
 8001346:	bd80      	pop	{r7, pc}

08001348 <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 800134c:	bf00      	nop
}
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8001356:	b580      	push	{r7, lr}
 8001358:	b082      	sub	sp, #8
 800135a:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 800135c:	2000      	movs	r0, #0
 800135e:	f010 f85b 	bl	8011418 <OTP_Read>
 8001362:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d005      	beq.n	8001376 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	799b      	ldrb	r3, [r3, #6]
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff fef4 	bl	800115c <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8001374:	bf00      	nop
 8001376:	bf00      	nop
}
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}

0800137e <System_Init>:

static void System_Init(void)
{
 800137e:	b580      	push	{r7, lr}
 8001380:	af00      	add	r7, sp, #0
  Init_Smps();
 8001382:	f7ff ffd3 	bl	800132c <Init_Smps>

  Init_Exti();
 8001386:	f7ff ffd8 	bl	800133a <Init_Exti>

  Init_Rtc();
 800138a:	f000 f803 	bl	8001394 <Init_Rtc>

  return;
 800138e:	bf00      	nop
}
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <Init_Rtc>:

static void Init_Rtc(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8001398:	4805      	ldr	r0, [pc, #20]	@ (80013b0 <Init_Rtc+0x1c>)
 800139a:	f7ff ff4a 	bl	8001232 <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 800139e:	2100      	movs	r1, #0
 80013a0:	4803      	ldr	r0, [pc, #12]	@ (80013b0 <Init_Rtc+0x1c>)
 80013a2:	f7ff ff56 	bl	8001252 <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 80013a6:	4802      	ldr	r0, [pc, #8]	@ (80013b0 <Init_Rtc+0x1c>)
 80013a8:	f7ff ff36 	bl	8001218 <LL_RTC_EnableWriteProtection>

  return;
 80013ac:	bf00      	nop
}
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	40002800 	.word	0x40002800

080013b4 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 80013b8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80013bc:	f7ff feec 	bl	8001198 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 80013c0:	f011 fcfc 	bl	8012dbc <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 80013c4:	2004      	movs	r0, #4
 80013c6:	f7ff fe9f 	bl	8001108 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 80013ca:	bf00      	nop
}
 80013cc:	bd80      	pop	{r7, pc}
	...

080013d0 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b088      	sub	sp, #32
 80013d4:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 80013d6:	f010 ff93 	bl	8012300 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 80013da:	4a11      	ldr	r2, [pc, #68]	@ (8001420 <appe_Tl_Init+0x50>)
 80013dc:	2100      	movs	r1, #0
 80013de:	2020      	movs	r0, #32
 80013e0:	f011 fe2a 	bl	8013038 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 80013e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001424 <appe_Tl_Init+0x54>)
 80013e6:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 80013e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001428 <appe_Tl_Init+0x58>)
 80013ea:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 80013ec:	463b      	mov	r3, r7
 80013ee:	4619      	mov	r1, r3
 80013f0:	480e      	ldr	r0, [pc, #56]	@ (800142c <appe_Tl_Init+0x5c>)
 80013f2:	f010 f92b 	bl	801164c <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 80013f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001430 <appe_Tl_Init+0x60>)
 80013f8:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 80013fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001434 <appe_Tl_Init+0x64>)
 80013fc:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 80013fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001438 <appe_Tl_Init+0x68>)
 8001400:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8001402:	f240 533c 	movw	r3, #1340	@ 0x53c
 8001406:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8001408:	f107 0308 	add.w	r3, r7, #8
 800140c:	4618      	mov	r0, r3
 800140e:	f011 f8b9 	bl	8012584 <TL_MM_Init>

  TL_Enable();
 8001412:	f010 ff6f 	bl	80122f4 <TL_Enable>

  return;
 8001416:	bf00      	nop
}
 8001418:	3720      	adds	r7, #32
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	08011685 	.word	0x08011685
 8001424:	20030734 	.word	0x20030734
 8001428:	0800143d 	.word	0x0800143d
 800142c:	08001455 	.word	0x08001455
 8001430:	2003094c 	.word	0x2003094c
 8001434:	20030840 	.word	0x20030840
 8001438:	200301f8 	.word	0x200301f8

0800143c <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8001446:	bf00      	nop
}
 8001448:	370c      	adds	r7, #12
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
	...

08001454 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b088      	sub	sp, #32
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	330b      	adds	r3, #11
 8001462:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	881b      	ldrh	r3, [r3, #0]
 8001468:	b29b      	uxth	r3, r3
 800146a:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 800146e:	2b07      	cmp	r3, #7
 8001470:	f200 80d0 	bhi.w	8001614 <APPE_SysUserEvtRx+0x1c0>
 8001474:	a201      	add	r2, pc, #4	@ (adr r2, 800147c <APPE_SysUserEvtRx+0x28>)
 8001476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800147a:	bf00      	nop
 800147c:	0800149d 	.word	0x0800149d
 8001480:	0800152f 	.word	0x0800152f
 8001484:	08001551 	.word	0x08001551
 8001488:	08001615 	.word	0x08001615
 800148c:	08001595 	.word	0x08001595
 8001490:	080015b9 	.word	0x080015b9
 8001494:	080015d5 	.word	0x080015d5
 8001498:	080015f9 	.word	0x080015f9
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 800149c:	f107 030c 	add.w	r3, r7, #12
 80014a0:	4618      	mov	r0, r3
 80014a2:	f010 f825 	bl	80114f0 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
 80014a6:	485e      	ldr	r0, [pc, #376]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80014a8:	f00f fb57 	bl	8010b5a <DbgTraceGetFileName>
 80014ac:	4601      	mov	r1, r0
 80014ae:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80014b2:	4a5c      	ldr	r2, [pc, #368]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80014b4:	485c      	ldr	r0, [pc, #368]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80014b6:	f012 fcb5 	bl	8013e24 <iprintf>
 80014ba:	7b3b      	ldrb	r3, [r7, #12]
 80014bc:	4619      	mov	r1, r3
 80014be:	7b7b      	ldrb	r3, [r7, #13]
 80014c0:	461a      	mov	r2, r3
 80014c2:	7bbb      	ldrb	r3, [r7, #14]
 80014c4:	4859      	ldr	r0, [pc, #356]	@ (800162c <APPE_SysUserEvtRx+0x1d8>)
 80014c6:	f012 fcad 	bl	8013e24 <iprintf>
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 80014ca:	4855      	ldr	r0, [pc, #340]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80014cc:	f00f fb45 	bl	8010b5a <DbgTraceGetFileName>
 80014d0:	4601      	mov	r1, r0
 80014d2:	f240 1391 	movw	r3, #401	@ 0x191
 80014d6:	4a53      	ldr	r2, [pc, #332]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80014d8:	4853      	ldr	r0, [pc, #332]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80014da:	f012 fca3 	bl	8013e24 <iprintf>
 80014de:	7c3b      	ldrb	r3, [r7, #16]
 80014e0:	4619      	mov	r1, r3
 80014e2:	4853      	ldr	r0, [pc, #332]	@ (8001630 <APPE_SysUserEvtRx+0x1dc>)
 80014e4:	f012 fc9e 	bl	8013e24 <iprintf>
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);
 80014e8:	484d      	ldr	r0, [pc, #308]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80014ea:	f00f fb36 	bl	8010b5a <DbgTraceGetFileName>
 80014ee:	4601      	mov	r1, r0
 80014f0:	f44f 73c9 	mov.w	r3, #402	@ 0x192
 80014f4:	4a4b      	ldr	r2, [pc, #300]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80014f6:	484c      	ldr	r0, [pc, #304]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80014f8:	f012 fc94 	bl	8013e24 <iprintf>
 80014fc:	7dbb      	ldrb	r3, [r7, #22]
 80014fe:	4619      	mov	r1, r3
 8001500:	7dfb      	ldrb	r3, [r7, #23]
 8001502:	461a      	mov	r2, r3
 8001504:	7e3b      	ldrb	r3, [r7, #24]
 8001506:	484b      	ldr	r0, [pc, #300]	@ (8001634 <APPE_SysUserEvtRx+0x1e0>)
 8001508:	f012 fc8c 	bl	8013e24 <iprintf>

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
 800150c:	4844      	ldr	r0, [pc, #272]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 800150e:	f00f fb24 	bl	8010b5a <DbgTraceGetFileName>
 8001512:	4601      	mov	r1, r0
 8001514:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 8001518:	4a42      	ldr	r2, [pc, #264]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 800151a:	4843      	ldr	r0, [pc, #268]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 800151c:	f012 fc82 	bl	8013e24 <iprintf>
 8001520:	4845      	ldr	r0, [pc, #276]	@ (8001638 <APPE_SysUserEvtRx+0x1e4>)
 8001522:	f012 fce7 	bl	8013ef4 <puts>
    APPE_SysEvtReadyProcessing(pPayload);
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	f000 f8e0 	bl	80016ec <APPE_SysEvtReadyProcessing>
    break;
 800152c:	e073      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
 800152e:	483c      	ldr	r0, [pc, #240]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 8001530:	f00f fb13 	bl	8010b5a <DbgTraceGetFileName>
 8001534:	4601      	mov	r1, r0
 8001536:	f240 1399 	movw	r3, #409	@ 0x199
 800153a:	4a3a      	ldr	r2, [pc, #232]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 800153c:	483a      	ldr	r0, [pc, #232]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 800153e:	f012 fc71 	bl	8013e24 <iprintf>
 8001542:	483e      	ldr	r0, [pc, #248]	@ (800163c <APPE_SysUserEvtRx+0x1e8>)
 8001544:	f012 fcd6 	bl	8013ef4 <puts>
    APPE_SysEvtError(pPayload);
 8001548:	6878      	ldr	r0, [r7, #4]
 800154a:	f000 f885 	bl	8001658 <APPE_SysEvtError>
    break;
 800154e:	e062      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE -- BLE NVM RAM HAS BEEN UPDATED BY CPU2 \n");
 8001550:	4833      	ldr	r0, [pc, #204]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 8001552:	f00f fb02 	bl	8010b5a <DbgTraceGetFileName>
 8001556:	4601      	mov	r1, r0
 8001558:	f44f 73cf 	mov.w	r3, #414	@ 0x19e
 800155c:	4a31      	ldr	r2, [pc, #196]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 800155e:	4832      	ldr	r0, [pc, #200]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 8001560:	f012 fc60 	bl	8013e24 <iprintf>
 8001564:	4836      	ldr	r0, [pc, #216]	@ (8001640 <APPE_SysUserEvtRx+0x1ec>)
 8001566:	f012 fcc5 	bl	8013ef4 <puts>
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 800156a:	482d      	ldr	r0, [pc, #180]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 800156c:	f00f faf5 	bl	8010b5a <DbgTraceGetFileName>
 8001570:	4601      	mov	r1, r0
 8001572:	f240 139f 	movw	r3, #415	@ 0x19f
 8001576:	4a2b      	ldr	r2, [pc, #172]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 8001578:	482b      	ldr	r0, [pc, #172]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 800157a:	f012 fc53 	bl	8013e24 <iprintf>
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	3302      	adds	r3, #2
 8001582:	6819      	ldr	r1, [r3, #0]
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	3302      	adds	r3, #2
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	461a      	mov	r2, r3
 800158c:	482d      	ldr	r0, [pc, #180]	@ (8001644 <APPE_SysUserEvtRx+0x1f0>)
 800158e:	f012 fc49 	bl	8013e24 <iprintf>
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->Size);
    break;
 8001592:	e040      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_START_WRITE:
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
 8001594:	4822      	ldr	r0, [pc, #136]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 8001596:	f00f fae0 	bl	8010b5a <DbgTraceGetFileName>
 800159a:	4601      	mov	r1, r0
 800159c:	f240 13a5 	movw	r3, #421	@ 0x1a5
 80015a0:	4a20      	ldr	r2, [pc, #128]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80015a2:	4821      	ldr	r0, [pc, #132]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80015a4:	f012 fc3e 	bl	8013e24 <iprintf>
 80015a8:	69fb      	ldr	r3, [r7, #28]
 80015aa:	3302      	adds	r3, #2
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4619      	mov	r1, r3
 80015b0:	4825      	ldr	r0, [pc, #148]	@ (8001648 <APPE_SysUserEvtRx+0x1f4>)
 80015b2:	f012 fc37 	bl	8013e24 <iprintf>
                ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
    break;
 80015b6:	e02e      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_END_WRITE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_WRITE\n\r");
 80015b8:	4819      	ldr	r0, [pc, #100]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80015ba:	f00f face 	bl	8010b5a <DbgTraceGetFileName>
 80015be:	4601      	mov	r1, r0
 80015c0:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 80015c4:	4a17      	ldr	r2, [pc, #92]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80015c6:	4818      	ldr	r0, [pc, #96]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80015c8:	f012 fc2c 	bl	8013e24 <iprintf>
 80015cc:	481f      	ldr	r0, [pc, #124]	@ (800164c <APPE_SysUserEvtRx+0x1f8>)
 80015ce:	f012 fc91 	bl	8013ef4 <puts>
    break;
 80015d2:	e020      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_START_ERASE:
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
 80015d4:	4812      	ldr	r0, [pc, #72]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80015d6:	f00f fac0 	bl	8010b5a <DbgTraceGetFileName>
 80015da:	4601      	mov	r1, r0
 80015dc:	f44f 73d7 	mov.w	r3, #430	@ 0x1ae
 80015e0:	4a10      	ldr	r2, [pc, #64]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80015e2:	4811      	ldr	r0, [pc, #68]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80015e4:	f012 fc1e 	bl	8013e24 <iprintf>
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	3302      	adds	r3, #2
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4619      	mov	r1, r3
 80015f0:	4817      	ldr	r0, [pc, #92]	@ (8001650 <APPE_SysUserEvtRx+0x1fc>)
 80015f2:	f012 fc17 	bl	8013e24 <iprintf>
                ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
    break;
 80015f6:	e00e      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
 80015f8:	4809      	ldr	r0, [pc, #36]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80015fa:	f00f faae 	bl	8010b5a <DbgTraceGetFileName>
 80015fe:	4601      	mov	r1, r0
 8001600:	f240 13b3 	movw	r3, #435	@ 0x1b3
 8001604:	4a07      	ldr	r2, [pc, #28]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 8001606:	4808      	ldr	r0, [pc, #32]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 8001608:	f012 fc0c 	bl	8013e24 <iprintf>
 800160c:	4811      	ldr	r0, [pc, #68]	@ (8001654 <APPE_SysUserEvtRx+0x200>)
 800160e:	f012 fc71 	bl	8013ef4 <puts>
    break;
 8001612:	e000      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  default:
    break;
 8001614:	bf00      	nop
  }

  return;
 8001616:	bf00      	nop
}
 8001618:	3720      	adds	r7, #32
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	08016088 	.word	0x08016088
 8001624:	08017f38 	.word	0x08017f38
 8001628:	08016110 	.word	0x08016110
 800162c:	08016128 	.word	0x08016128
 8001630:	08016150 	.word	0x08016150
 8001634:	08016170 	.word	0x08016170
 8001638:	08016188 	.word	0x08016188
 800163c:	080161a8 	.word	0x080161a8
 8001640:	080161cc 	.word	0x080161cc
 8001644:	0801621c 	.word	0x0801621c
 8001648:	08016248 	.word	0x08016248
 800164c:	08016284 	.word	0x08016284
 8001650:	080162a8 	.word	0x080162a8
 8001654:	080162e4 	.word	0x080162e4

08001658 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	330b      	adds	r3, #11
 8001666:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	3302      	adds	r3, #2
 800166c:	60bb      	str	r3, [r7, #8]

  APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON %x \n\r",(*p_sys_error_code));
 800166e:	4819      	ldr	r0, [pc, #100]	@ (80016d4 <APPE_SysEvtError+0x7c>)
 8001670:	f00f fa73 	bl	8010b5a <DbgTraceGetFileName>
 8001674:	4601      	mov	r1, r0
 8001676:	f240 13cb 	movw	r3, #459	@ 0x1cb
 800167a:	4a17      	ldr	r2, [pc, #92]	@ (80016d8 <APPE_SysEvtError+0x80>)
 800167c:	4817      	ldr	r0, [pc, #92]	@ (80016dc <APPE_SysEvtError+0x84>)
 800167e:	f012 fbd1 	bl	8013e24 <iprintf>
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	4619      	mov	r1, r3
 8001688:	4815      	ldr	r0, [pc, #84]	@ (80016e0 <APPE_SysEvtError+0x88>)
 800168a:	f012 fbcb 	bl	8013e24 <iprintf>

  if ((*p_sys_error_code) == ERR_BLE_INIT)
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d10d      	bne.n	80016b2 <APPE_SysEvtError+0x5a>
  {
    /* Error during BLE stack initialization */
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - ERR_BLE_INIT \n");
 8001696:	480f      	ldr	r0, [pc, #60]	@ (80016d4 <APPE_SysEvtError+0x7c>)
 8001698:	f00f fa5f 	bl	8010b5a <DbgTraceGetFileName>
 800169c:	4601      	mov	r1, r0
 800169e:	f44f 73e8 	mov.w	r3, #464	@ 0x1d0
 80016a2:	4a0d      	ldr	r2, [pc, #52]	@ (80016d8 <APPE_SysEvtError+0x80>)
 80016a4:	480d      	ldr	r0, [pc, #52]	@ (80016dc <APPE_SysEvtError+0x84>)
 80016a6:	f012 fbbd 	bl	8013e24 <iprintf>
 80016aa:	480e      	ldr	r0, [pc, #56]	@ (80016e4 <APPE_SysEvtError+0x8c>)
 80016ac:	f012 fc22 	bl	8013ef4 <puts>
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 80016b0:	e00d      	b.n	80016ce <APPE_SysEvtError+0x76>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
 80016b2:	4808      	ldr	r0, [pc, #32]	@ (80016d4 <APPE_SysEvtError+0x7c>)
 80016b4:	f00f fa51 	bl	8010b5a <DbgTraceGetFileName>
 80016b8:	4601      	mov	r1, r0
 80016ba:	f44f 73ea 	mov.w	r3, #468	@ 0x1d4
 80016be:	4a06      	ldr	r2, [pc, #24]	@ (80016d8 <APPE_SysEvtError+0x80>)
 80016c0:	4806      	ldr	r0, [pc, #24]	@ (80016dc <APPE_SysEvtError+0x84>)
 80016c2:	f012 fbaf 	bl	8013e24 <iprintf>
 80016c6:	4808      	ldr	r0, [pc, #32]	@ (80016e8 <APPE_SysEvtError+0x90>)
 80016c8:	f012 fc14 	bl	8013ef4 <puts>
  return;
 80016cc:	bf00      	nop
}
 80016ce:	3710      	adds	r7, #16
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	08016088 	.word	0x08016088
 80016d8:	08017f4c 	.word	0x08017f4c
 80016dc:	08016110 	.word	0x08016110
 80016e0:	08016308 	.word	0x08016308
 80016e4:	0801633c 	.word	0x0801633c
 80016e8:	08016378 	.word	0x08016378

080016ec <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b08a      	sub	sp, #40	@ 0x28
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 80016f4:	f107 0308 	add.w	r3, r7, #8
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 8001702:	2300      	movs	r3, #0
 8001704:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 8001706:	2300      	movs	r3, #0
 8001708:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	330b      	adds	r3, #11
 8001710:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8001712:	69fb      	ldr	r3, [r7, #28]
 8001714:	3302      	adds	r3, #2
 8001716:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8001718:	69bb      	ldr	r3, [r7, #24]
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d146      	bne.n	80017ae <APPE_SysEvtReadyProcessing+0xc2>
  {
    /**
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");
 8001720:	4836      	ldr	r0, [pc, #216]	@ (80017fc <APPE_SysEvtReadyProcessing+0x110>)
 8001722:	f00f fa1a 	bl	8010b5a <DbgTraceGetFileName>
 8001726:	4601      	mov	r1, r0
 8001728:	f44f 73f5 	mov.w	r3, #490	@ 0x1ea
 800172c:	4a34      	ldr	r2, [pc, #208]	@ (8001800 <APPE_SysEvtReadyProcessing+0x114>)
 800172e:	4835      	ldr	r0, [pc, #212]	@ (8001804 <APPE_SysEvtReadyProcessing+0x118>)
 8001730:	f012 fb78 	bl	8013e24 <iprintf>
 8001734:	4834      	ldr	r0, [pc, #208]	@ (8001808 <APPE_SysEvtReadyProcessing+0x11c>)
 8001736:	f012 fbdd 	bl	8013ef4 <puts>

    /* Traces channel initialization */
    APPD_EnableCPU2();
 800173a:	f7ff fc19 	bl	8000f70 <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 800173e:	230f      	movs	r3, #15
 8001740:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 8001742:	237f      	movs	r3, #127	@ 0x7f
 8001744:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 8001746:	f7ff fd49 	bl	80011dc <LL_DBGMCU_GetRevisionID>
 800174a:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);
 800174c:	482b      	ldr	r0, [pc, #172]	@ (80017fc <APPE_SysEvtReadyProcessing+0x110>)
 800174e:	f00f fa04 	bl	8010b5a <DbgTraceGetFileName>
 8001752:	4601      	mov	r1, r0
 8001754:	f240 2302 	movw	r3, #514	@ 0x202
 8001758:	4a29      	ldr	r2, [pc, #164]	@ (8001800 <APPE_SysEvtReadyProcessing+0x114>)
 800175a:	482a      	ldr	r0, [pc, #168]	@ (8001804 <APPE_SysEvtReadyProcessing+0x118>)
 800175c:	f012 fb62 	bl	8013e24 <iprintf>
 8001760:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001762:	482a      	ldr	r0, [pc, #168]	@ (800180c <APPE_SysEvtReadyProcessing+0x120>)
 8001764:	f012 fb5e 	bl	8013e24 <iprintf>

    config_param.RevisionID = (uint16_t)RevisionID;
 8001768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800176a:	b29b      	uxth	r3, r3
 800176c:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 800176e:	f7ff fd27 	bl	80011c0 <LL_DBGMCU_GetDeviceID>
 8001772:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
 8001774:	4821      	ldr	r0, [pc, #132]	@ (80017fc <APPE_SysEvtReadyProcessing+0x110>)
 8001776:	f00f f9f0 	bl	8010b5a <DbgTraceGetFileName>
 800177a:	4601      	mov	r1, r0
 800177c:	f240 2307 	movw	r3, #519	@ 0x207
 8001780:	4a1f      	ldr	r2, [pc, #124]	@ (8001800 <APPE_SysEvtReadyProcessing+0x114>)
 8001782:	4820      	ldr	r0, [pc, #128]	@ (8001804 <APPE_SysEvtReadyProcessing+0x118>)
 8001784:	f012 fb4e 	bl	8013e24 <iprintf>
 8001788:	6a39      	ldr	r1, [r7, #32]
 800178a:	4821      	ldr	r0, [pc, #132]	@ (8001810 <APPE_SysEvtReadyProcessing+0x124>)
 800178c:	f012 fb4a 	bl	8013e24 <iprintf>
    config_param.DeviceID = (uint16_t)DeviceID;
 8001790:	6a3b      	ldr	r3, [r7, #32]
 8001792:	b29b      	uxth	r3, r3
 8001794:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 8001796:	f107 0308 	add.w	r3, r7, #8
 800179a:	4618      	mov	r0, r3
 800179c:	f00f fe92 	bl	80114c4 <SHCI_C2_Config>

    APP_BLE_Init();
 80017a0:	f002 f85a 	bl	8003858 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 80017a4:	2100      	movs	r1, #0
 80017a6:	2001      	movs	r0, #1
 80017a8:	f011 fb1a 	bl	8012de0 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 80017ac:	e022      	b.n	80017f4 <APPE_SysEvtReadyProcessing+0x108>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 80017ae:	69bb      	ldr	r3, [r7, #24]
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	2b01      	cmp	r3, #1
 80017b4:	d110      	bne.n	80017d8 <APPE_SysEvtReadyProcessing+0xec>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - FUS_FW_RUNNING \n\r");
 80017b6:	4811      	ldr	r0, [pc, #68]	@ (80017fc <APPE_SysEvtReadyProcessing+0x110>)
 80017b8:	f00f f9cf 	bl	8010b5a <DbgTraceGetFileName>
 80017bc:	4601      	mov	r1, r0
 80017be:	f44f 7305 	mov.w	r3, #532	@ 0x214
 80017c2:	4a0f      	ldr	r2, [pc, #60]	@ (8001800 <APPE_SysEvtReadyProcessing+0x114>)
 80017c4:	480f      	ldr	r0, [pc, #60]	@ (8001804 <APPE_SysEvtReadyProcessing+0x118>)
 80017c6:	f012 fb2d 	bl	8013e24 <iprintf>
 80017ca:	4812      	ldr	r0, [pc, #72]	@ (8001814 <APPE_SysEvtReadyProcessing+0x128>)
 80017cc:	f012 fb92 	bl	8013ef4 <puts>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2200      	movs	r2, #0
 80017d4:	701a      	strb	r2, [r3, #0]
  return;
 80017d6:	e00d      	b.n	80017f4 <APPE_SysEvtReadyProcessing+0x108>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
 80017d8:	4808      	ldr	r0, [pc, #32]	@ (80017fc <APPE_SysEvtReadyProcessing+0x110>)
 80017da:	f00f f9be 	bl	8010b5a <DbgTraceGetFileName>
 80017de:	4601      	mov	r1, r0
 80017e0:	f240 231b 	movw	r3, #539	@ 0x21b
 80017e4:	4a06      	ldr	r2, [pc, #24]	@ (8001800 <APPE_SysEvtReadyProcessing+0x114>)
 80017e6:	4807      	ldr	r0, [pc, #28]	@ (8001804 <APPE_SysEvtReadyProcessing+0x118>)
 80017e8:	f012 fb1c 	bl	8013e24 <iprintf>
 80017ec:	480a      	ldr	r0, [pc, #40]	@ (8001818 <APPE_SysEvtReadyProcessing+0x12c>)
 80017ee:	f012 fb81 	bl	8013ef4 <puts>
  return;
 80017f2:	bf00      	nop
}
 80017f4:	3728      	adds	r7, #40	@ 0x28
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	08016088 	.word	0x08016088
 8001800:	08017f60 	.word	0x08017f60
 8001804:	08016110 	.word	0x08016110
 8001808:	080163b4 	.word	0x080163b4
 800180c:	080163d0 	.word	0x080163d0
 8001810:	080163f4 	.word	0x080163f4
 8001814:	08016418 	.word	0x08016418
 8001818:	0801644c 	.word	0x0801644c

0800181c <Button_Init>:

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS */
static void Button_Init( void )
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
#if (CFG_BUTTON_SUPPORTED == 1)
  /**
   * Button Initialization
   */
  BSP_PB_Init(BUTTON_USER1, BUTTON_MODE_EXTI);    
 8001820:	2101      	movs	r1, #1
 8001822:	2000      	movs	r0, #0
 8001824:	f007 ffaa 	bl	800977c <BSP_PB_Init>
  BSP_PB_Init(BUTTON_USER2, BUTTON_MODE_EXTI);
 8001828:	2101      	movs	r1, #1
 800182a:	2001      	movs	r0, #1
 800182c:	f007 ffa6 	bl	800977c <BSP_PB_Init>

#endif

  return;
 8001830:	bf00      	nop
}
 8001832:	bd80      	pop	{r7, pc}

08001834 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800183c:	f008 fe1a 	bl	800a474 <HAL_GetTick>
 8001840:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800184c:	d00a      	beq.n	8001864 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 800184e:	f008 fe29 	bl	800a4a4 <HAL_GetTickFreq>
 8001852:	4603      	mov	r3, r0
 8001854:	461a      	mov	r2, r3
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	4413      	add	r3, r2
 800185a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800185c:	e002      	b.n	8001864 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 800185e:	f7ff fccb 	bl	80011f8 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 8001862:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 8001864:	f008 fe06 	bl	800a474 <HAL_GetTick>
 8001868:	4602      	mov	r2, r0
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	68fa      	ldr	r2, [r7, #12]
 8001870:	429a      	cmp	r2, r3
 8001872:	d8f4      	bhi.n	800185e <HAL_Delay+0x2a>
  }
}
 8001874:	bf00      	nop
 8001876:	bf00      	nop
 8001878:	3710      	adds	r7, #16
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}

0800187e <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 800187e:	b580      	push	{r7, lr}
 8001880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001882:	f04f 30ff 	mov.w	r0, #4294967295
 8001886:	f011 fadb 	bl	8012e40 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}

0800188e <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 800188e:	b480      	push	{r7}
 8001890:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 8001892:	bf00      	nop
}
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr

0800189c <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle(UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80018a6:	f04f 30ff 	mov.w	r0, #4294967295
 80018aa:	f011 fac9 	bl	8012e40 <UTIL_SEQ_Run>
  return;
 80018ae:	bf00      	nop
}
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b082      	sub	sp, #8
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80018be:	2100      	movs	r1, #0
 80018c0:	2020      	movs	r0, #32
 80018c2:	f011 fbdb 	bl	801307c <UTIL_SEQ_SetTask>
  return;
 80018c6:	bf00      	nop
}
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}

080018ce <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b082      	sub	sp, #8
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80018d6:	2002      	movs	r0, #2
 80018d8:	f011 fc3c 	bl	8013154 <UTIL_SEQ_SetEvt>
  return;
 80018dc:	bf00      	nop
}
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80018ec:	2002      	movs	r0, #2
 80018ee:	f011 fc51 	bl	8013194 <UTIL_SEQ_WaitEvt>
  return;
 80018f2:	bf00      	nop
}
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
	...

080018fc <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN FD_WRAP_FUNCTIONS */
void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8001906:	88fb      	ldrh	r3, [r7, #6]
 8001908:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800190c:	d01f      	beq.n	800194e <HAL_GPIO_EXTI_Callback+0x52>
 800190e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001912:	dc1f      	bgt.n	8001954 <HAL_GPIO_EXTI_Callback+0x58>
 8001914:	2b10      	cmp	r3, #16
 8001916:	dc0e      	bgt.n	8001936 <HAL_GPIO_EXTI_Callback+0x3a>
 8001918:	2b02      	cmp	r3, #2
 800191a:	db1b      	blt.n	8001954 <HAL_GPIO_EXTI_Callback+0x58>
 800191c:	461a      	mov	r2, r3
 800191e:	4b10      	ldr	r3, [pc, #64]	@ (8001960 <HAL_GPIO_EXTI_Callback+0x64>)
 8001920:	40d3      	lsrs	r3, r2
 8001922:	f003 0301 	and.w	r3, r3, #1
 8001926:	2b00      	cmp	r3, #0
 8001928:	bf14      	ite	ne
 800192a:	2301      	movne	r3, #1
 800192c:	2300      	moveq	r3, #0
 800192e:	b2db      	uxtb	r3, r3
 8001930:	2b00      	cmp	r3, #0
 8001932:	d104      	bne.n	800193e <HAL_GPIO_EXTI_Callback+0x42>
	  case GPIO_PIN_13:
	    /* SW button 2 */
	    APP_BLE_Key_Button2_Action();
	    break; 
	  default:
	    break;
 8001934:	e00e      	b.n	8001954 <HAL_GPIO_EXTI_Callback+0x58>
  switch (GPIO_Pin)
 8001936:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800193a:	d005      	beq.n	8001948 <HAL_GPIO_EXTI_Callback+0x4c>
	    break;
 800193c:	e00a      	b.n	8001954 <HAL_GPIO_EXTI_Callback+0x58>
		  radioSignalCb( GPIO_Pin );
 800193e:	88fb      	ldrh	r3, [r7, #6]
 8001940:	4618      	mov	r0, r3
 8001942:	f006 fecf 	bl	80086e4 <radioSignalCb>
		  break;
 8001946:	e006      	b.n	8001956 <HAL_GPIO_EXTI_Callback+0x5a>
	    APP_BLE_Key_Button1_Action();
 8001948:	f002 fd4c 	bl	80043e4 <APP_BLE_Key_Button1_Action>
	    break; 
 800194c:	e003      	b.n	8001956 <HAL_GPIO_EXTI_Callback+0x5a>
	    APP_BLE_Key_Button2_Action();
 800194e:	f002 fd81 	bl	8004454 <APP_BLE_Key_Button2_Action>
	    break; 
 8001952:	e000      	b.n	8001956 <HAL_GPIO_EXTI_Callback+0x5a>
	    break;
 8001954:	bf00      	nop
  }
  return;
 8001956:	bf00      	nop
}
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	00010114 	.word	0x00010114

08001964 <LL_EXTI_EnableIT_0_31>:
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800196c:	4b06      	ldr	r3, [pc, #24]	@ (8001988 <LL_EXTI_EnableIT_0_31+0x24>)
 800196e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001972:	4905      	ldr	r1, [pc, #20]	@ (8001988 <LL_EXTI_EnableIT_0_31+0x24>)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	4313      	orrs	r3, r2
 8001978:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 800197c:	bf00      	nop
 800197e:	370c      	adds	r7, #12
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr
 8001988:	58000800 	.word	0x58000800

0800198c <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001994:	4b05      	ldr	r3, [pc, #20]	@ (80019ac <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	4904      	ldr	r1, [pc, #16]	@ (80019ac <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4313      	orrs	r3, r2
 800199e:	600b      	str	r3, [r1, #0]

}
 80019a0:	bf00      	nop
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr
 80019ac:	58000800 	.word	0x58000800

080019b0 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80019b6:	4b0d      	ldr	r3, [pc, #52]	@ (80019ec <ReadRtcSsrValue+0x3c>)
 80019b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80019be:	4b0b      	ldr	r3, [pc, #44]	@ (80019ec <ReadRtcSsrValue+0x3c>)
 80019c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 80019c6:	e005      	b.n	80019d4 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80019cc:	4b07      	ldr	r3, [pc, #28]	@ (80019ec <ReadRtcSsrValue+0x3c>)
 80019ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019d0:	b29b      	uxth	r3, r3
 80019d2:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 80019d4:	687a      	ldr	r2, [r7, #4]
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d1f5      	bne.n	80019c8 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 80019dc:	683b      	ldr	r3, [r7, #0]
}
 80019de:	4618      	mov	r0, r3
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	40002800 	.word	0x40002800

080019f0 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b085      	sub	sp, #20
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	4603      	mov	r3, r0
 80019f8:	460a      	mov	r2, r1
 80019fa:	71fb      	strb	r3, [r7, #7]
 80019fc:	4613      	mov	r3, r2
 80019fe:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8001a00:	79ba      	ldrb	r2, [r7, #6]
 8001a02:	491d      	ldr	r1, [pc, #116]	@ (8001a78 <LinkTimerAfter+0x88>)
 8001a04:	4613      	mov	r3, r2
 8001a06:	005b      	lsls	r3, r3, #1
 8001a08:	4413      	add	r3, r2
 8001a0a:	00db      	lsls	r3, r3, #3
 8001a0c:	440b      	add	r3, r1
 8001a0e:	3315      	adds	r3, #21
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001a14:	7bfb      	ldrb	r3, [r7, #15]
 8001a16:	2b06      	cmp	r3, #6
 8001a18:	d009      	beq.n	8001a2e <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8001a1a:	7bfa      	ldrb	r2, [r7, #15]
 8001a1c:	4916      	ldr	r1, [pc, #88]	@ (8001a78 <LinkTimerAfter+0x88>)
 8001a1e:	4613      	mov	r3, r2
 8001a20:	005b      	lsls	r3, r3, #1
 8001a22:	4413      	add	r3, r2
 8001a24:	00db      	lsls	r3, r3, #3
 8001a26:	440b      	add	r3, r1
 8001a28:	3314      	adds	r3, #20
 8001a2a:	79fa      	ldrb	r2, [r7, #7]
 8001a2c:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 8001a2e:	79fa      	ldrb	r2, [r7, #7]
 8001a30:	4911      	ldr	r1, [pc, #68]	@ (8001a78 <LinkTimerAfter+0x88>)
 8001a32:	4613      	mov	r3, r2
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	4413      	add	r3, r2
 8001a38:	00db      	lsls	r3, r3, #3
 8001a3a:	440b      	add	r3, r1
 8001a3c:	3315      	adds	r3, #21
 8001a3e:	7bfa      	ldrb	r2, [r7, #15]
 8001a40:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8001a42:	79fa      	ldrb	r2, [r7, #7]
 8001a44:	490c      	ldr	r1, [pc, #48]	@ (8001a78 <LinkTimerAfter+0x88>)
 8001a46:	4613      	mov	r3, r2
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	4413      	add	r3, r2
 8001a4c:	00db      	lsls	r3, r3, #3
 8001a4e:	440b      	add	r3, r1
 8001a50:	3314      	adds	r3, #20
 8001a52:	79ba      	ldrb	r2, [r7, #6]
 8001a54:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8001a56:	79ba      	ldrb	r2, [r7, #6]
 8001a58:	4907      	ldr	r1, [pc, #28]	@ (8001a78 <LinkTimerAfter+0x88>)
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	005b      	lsls	r3, r3, #1
 8001a5e:	4413      	add	r3, r2
 8001a60:	00db      	lsls	r3, r3, #3
 8001a62:	440b      	add	r3, r1
 8001a64:	3315      	adds	r3, #21
 8001a66:	79fa      	ldrb	r2, [r7, #7]
 8001a68:	701a      	strb	r2, [r3, #0]

  return;
 8001a6a:	bf00      	nop
}
 8001a6c:	3714      	adds	r7, #20
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	2000046c 	.word	0x2000046c

08001a7c <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b085      	sub	sp, #20
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	460a      	mov	r2, r1
 8001a86:	71fb      	strb	r3, [r7, #7]
 8001a88:	4613      	mov	r3, r2
 8001a8a:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8001a8c:	4b29      	ldr	r3, [pc, #164]	@ (8001b34 <LinkTimerBefore+0xb8>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	79ba      	ldrb	r2, [r7, #6]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d032      	beq.n	8001afe <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8001a98:	79ba      	ldrb	r2, [r7, #6]
 8001a9a:	4927      	ldr	r1, [pc, #156]	@ (8001b38 <LinkTimerBefore+0xbc>)
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	005b      	lsls	r3, r3, #1
 8001aa0:	4413      	add	r3, r2
 8001aa2:	00db      	lsls	r3, r3, #3
 8001aa4:	440b      	add	r3, r1
 8001aa6:	3314      	adds	r3, #20
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8001aac:	7bfa      	ldrb	r2, [r7, #15]
 8001aae:	4922      	ldr	r1, [pc, #136]	@ (8001b38 <LinkTimerBefore+0xbc>)
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	005b      	lsls	r3, r3, #1
 8001ab4:	4413      	add	r3, r2
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	440b      	add	r3, r1
 8001aba:	3315      	adds	r3, #21
 8001abc:	79fa      	ldrb	r2, [r7, #7]
 8001abe:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8001ac0:	79fa      	ldrb	r2, [r7, #7]
 8001ac2:	491d      	ldr	r1, [pc, #116]	@ (8001b38 <LinkTimerBefore+0xbc>)
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	4413      	add	r3, r2
 8001aca:	00db      	lsls	r3, r3, #3
 8001acc:	440b      	add	r3, r1
 8001ace:	3315      	adds	r3, #21
 8001ad0:	79ba      	ldrb	r2, [r7, #6]
 8001ad2:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8001ad4:	79fa      	ldrb	r2, [r7, #7]
 8001ad6:	4918      	ldr	r1, [pc, #96]	@ (8001b38 <LinkTimerBefore+0xbc>)
 8001ad8:	4613      	mov	r3, r2
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	4413      	add	r3, r2
 8001ade:	00db      	lsls	r3, r3, #3
 8001ae0:	440b      	add	r3, r1
 8001ae2:	3314      	adds	r3, #20
 8001ae4:	7bfa      	ldrb	r2, [r7, #15]
 8001ae6:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001ae8:	79ba      	ldrb	r2, [r7, #6]
 8001aea:	4913      	ldr	r1, [pc, #76]	@ (8001b38 <LinkTimerBefore+0xbc>)
 8001aec:	4613      	mov	r3, r2
 8001aee:	005b      	lsls	r3, r3, #1
 8001af0:	4413      	add	r3, r2
 8001af2:	00db      	lsls	r3, r3, #3
 8001af4:	440b      	add	r3, r1
 8001af6:	3314      	adds	r3, #20
 8001af8:	79fa      	ldrb	r2, [r7, #7]
 8001afa:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8001afc:	e014      	b.n	8001b28 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8001afe:	79fa      	ldrb	r2, [r7, #7]
 8001b00:	490d      	ldr	r1, [pc, #52]	@ (8001b38 <LinkTimerBefore+0xbc>)
 8001b02:	4613      	mov	r3, r2
 8001b04:	005b      	lsls	r3, r3, #1
 8001b06:	4413      	add	r3, r2
 8001b08:	00db      	lsls	r3, r3, #3
 8001b0a:	440b      	add	r3, r1
 8001b0c:	3315      	adds	r3, #21
 8001b0e:	79ba      	ldrb	r2, [r7, #6]
 8001b10:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001b12:	79ba      	ldrb	r2, [r7, #6]
 8001b14:	4908      	ldr	r1, [pc, #32]	@ (8001b38 <LinkTimerBefore+0xbc>)
 8001b16:	4613      	mov	r3, r2
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	4413      	add	r3, r2
 8001b1c:	00db      	lsls	r3, r3, #3
 8001b1e:	440b      	add	r3, r1
 8001b20:	3314      	adds	r3, #20
 8001b22:	79fa      	ldrb	r2, [r7, #7]
 8001b24:	701a      	strb	r2, [r3, #0]
  return;
 8001b26:	bf00      	nop
}
 8001b28:	3714      	adds	r7, #20
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	200004fc 	.word	0x200004fc
 8001b38:	2000046c 	.word	0x2000046c

08001b3c <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	4603      	mov	r3, r0
 8001b44:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001b46:	4b4e      	ldr	r3, [pc, #312]	@ (8001c80 <linkTimer+0x144>)
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	2b06      	cmp	r3, #6
 8001b4e:	d118      	bne.n	8001b82 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001b50:	4b4b      	ldr	r3, [pc, #300]	@ (8001c80 <linkTimer+0x144>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	b2da      	uxtb	r2, r3
 8001b56:	4b4b      	ldr	r3, [pc, #300]	@ (8001c84 <linkTimer+0x148>)
 8001b58:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8001b5a:	4a49      	ldr	r2, [pc, #292]	@ (8001c80 <linkTimer+0x144>)
 8001b5c:	79fb      	ldrb	r3, [r7, #7]
 8001b5e:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001b60:	79fa      	ldrb	r2, [r7, #7]
 8001b62:	4949      	ldr	r1, [pc, #292]	@ (8001c88 <linkTimer+0x14c>)
 8001b64:	4613      	mov	r3, r2
 8001b66:	005b      	lsls	r3, r3, #1
 8001b68:	4413      	add	r3, r2
 8001b6a:	00db      	lsls	r3, r3, #3
 8001b6c:	440b      	add	r3, r1
 8001b6e:	3315      	adds	r3, #21
 8001b70:	2206      	movs	r2, #6
 8001b72:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001b74:	4b45      	ldr	r3, [pc, #276]	@ (8001c8c <linkTimer+0x150>)
 8001b76:	f04f 32ff 	mov.w	r2, #4294967295
 8001b7a:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	81fb      	strh	r3, [r7, #14]
 8001b80:	e078      	b.n	8001c74 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8001b82:	f000 f909 	bl	8001d98 <ReturnTimeElapsed>
 8001b86:	4603      	mov	r3, r0
 8001b88:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8001b8a:	79fa      	ldrb	r2, [r7, #7]
 8001b8c:	493e      	ldr	r1, [pc, #248]	@ (8001c88 <linkTimer+0x14c>)
 8001b8e:	4613      	mov	r3, r2
 8001b90:	005b      	lsls	r3, r3, #1
 8001b92:	4413      	add	r3, r2
 8001b94:	00db      	lsls	r3, r3, #3
 8001b96:	440b      	add	r3, r1
 8001b98:	3308      	adds	r3, #8
 8001b9a:	6819      	ldr	r1, [r3, #0]
 8001b9c:	89fb      	ldrh	r3, [r7, #14]
 8001b9e:	79fa      	ldrb	r2, [r7, #7]
 8001ba0:	4419      	add	r1, r3
 8001ba2:	4839      	ldr	r0, [pc, #228]	@ (8001c88 <linkTimer+0x14c>)
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	4413      	add	r3, r2
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	4403      	add	r3, r0
 8001bae:	3308      	adds	r3, #8
 8001bb0:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8001bb2:	79fa      	ldrb	r2, [r7, #7]
 8001bb4:	4934      	ldr	r1, [pc, #208]	@ (8001c88 <linkTimer+0x14c>)
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	005b      	lsls	r3, r3, #1
 8001bba:	4413      	add	r3, r2
 8001bbc:	00db      	lsls	r3, r3, #3
 8001bbe:	440b      	add	r3, r1
 8001bc0:	3308      	adds	r3, #8
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8001bc6:	4b2e      	ldr	r3, [pc, #184]	@ (8001c80 <linkTimer+0x144>)
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	4619      	mov	r1, r3
 8001bce:	4a2e      	ldr	r2, [pc, #184]	@ (8001c88 <linkTimer+0x14c>)
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	440b      	add	r3, r1
 8001bd6:	00db      	lsls	r3, r3, #3
 8001bd8:	4413      	add	r3, r2
 8001bda:	3308      	adds	r3, #8
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	68ba      	ldr	r2, [r7, #8]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d337      	bcc.n	8001c54 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8001be4:	4b26      	ldr	r3, [pc, #152]	@ (8001c80 <linkTimer+0x144>)
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8001bea:	7b7a      	ldrb	r2, [r7, #13]
 8001bec:	4926      	ldr	r1, [pc, #152]	@ (8001c88 <linkTimer+0x14c>)
 8001bee:	4613      	mov	r3, r2
 8001bf0:	005b      	lsls	r3, r3, #1
 8001bf2:	4413      	add	r3, r2
 8001bf4:	00db      	lsls	r3, r3, #3
 8001bf6:	440b      	add	r3, r1
 8001bf8:	3315      	adds	r3, #21
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001bfe:	e013      	b.n	8001c28 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001c00:	7b7a      	ldrb	r2, [r7, #13]
 8001c02:	4921      	ldr	r1, [pc, #132]	@ (8001c88 <linkTimer+0x14c>)
 8001c04:	4613      	mov	r3, r2
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	4413      	add	r3, r2
 8001c0a:	00db      	lsls	r3, r3, #3
 8001c0c:	440b      	add	r3, r1
 8001c0e:	3315      	adds	r3, #21
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8001c14:	7b7a      	ldrb	r2, [r7, #13]
 8001c16:	491c      	ldr	r1, [pc, #112]	@ (8001c88 <linkTimer+0x14c>)
 8001c18:	4613      	mov	r3, r2
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	4413      	add	r3, r2
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	440b      	add	r3, r1
 8001c22:	3315      	adds	r3, #21
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001c28:	7b3b      	ldrb	r3, [r7, #12]
 8001c2a:	2b06      	cmp	r3, #6
 8001c2c:	d00b      	beq.n	8001c46 <linkTimer+0x10a>
 8001c2e:	7b3a      	ldrb	r2, [r7, #12]
 8001c30:	4915      	ldr	r1, [pc, #84]	@ (8001c88 <linkTimer+0x14c>)
 8001c32:	4613      	mov	r3, r2
 8001c34:	005b      	lsls	r3, r3, #1
 8001c36:	4413      	add	r3, r2
 8001c38:	00db      	lsls	r3, r3, #3
 8001c3a:	440b      	add	r3, r1
 8001c3c:	3308      	adds	r3, #8
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	68ba      	ldr	r2, [r7, #8]
 8001c42:	429a      	cmp	r2, r3
 8001c44:	d2dc      	bcs.n	8001c00 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8001c46:	7b7a      	ldrb	r2, [r7, #13]
 8001c48:	79fb      	ldrb	r3, [r7, #7]
 8001c4a:	4611      	mov	r1, r2
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff fecf 	bl	80019f0 <LinkTimerAfter>
 8001c52:	e00f      	b.n	8001c74 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8001c54:	4b0a      	ldr	r3, [pc, #40]	@ (8001c80 <linkTimer+0x144>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	b2da      	uxtb	r2, r3
 8001c5a:	79fb      	ldrb	r3, [r7, #7]
 8001c5c:	4611      	mov	r1, r2
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7ff ff0c 	bl	8001a7c <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8001c64:	4b06      	ldr	r3, [pc, #24]	@ (8001c80 <linkTimer+0x144>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	b2da      	uxtb	r2, r3
 8001c6a:	4b06      	ldr	r3, [pc, #24]	@ (8001c84 <linkTimer+0x148>)
 8001c6c:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8001c6e:	4a04      	ldr	r2, [pc, #16]	@ (8001c80 <linkTimer+0x144>)
 8001c70:	79fb      	ldrb	r3, [r7, #7]
 8001c72:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8001c74:	89fb      	ldrh	r3, [r7, #14]
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3710      	adds	r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	200004fc 	.word	0x200004fc
 8001c84:	200004fd 	.word	0x200004fd
 8001c88:	2000046c 	.word	0x2000046c
 8001c8c:	20000500 	.word	0x20000500

08001c90 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b085      	sub	sp, #20
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	4603      	mov	r3, r0
 8001c98:	460a      	mov	r2, r1
 8001c9a:	71fb      	strb	r3, [r7, #7]
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8001ca0:	4b39      	ldr	r3, [pc, #228]	@ (8001d88 <UnlinkTimer+0xf8>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	79fa      	ldrb	r2, [r7, #7]
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d111      	bne.n	8001cd0 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001cac:	4b36      	ldr	r3, [pc, #216]	@ (8001d88 <UnlinkTimer+0xf8>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	b2da      	uxtb	r2, r3
 8001cb2:	4b36      	ldr	r3, [pc, #216]	@ (8001d8c <UnlinkTimer+0xfc>)
 8001cb4:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001cb6:	79fa      	ldrb	r2, [r7, #7]
 8001cb8:	4935      	ldr	r1, [pc, #212]	@ (8001d90 <UnlinkTimer+0x100>)
 8001cba:	4613      	mov	r3, r2
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	4413      	add	r3, r2
 8001cc0:	00db      	lsls	r3, r3, #3
 8001cc2:	440b      	add	r3, r1
 8001cc4:	3315      	adds	r3, #21
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	b2da      	uxtb	r2, r3
 8001cca:	4b2f      	ldr	r3, [pc, #188]	@ (8001d88 <UnlinkTimer+0xf8>)
 8001ccc:	701a      	strb	r2, [r3, #0]
 8001cce:	e03e      	b.n	8001d4e <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001cd0:	79fa      	ldrb	r2, [r7, #7]
 8001cd2:	492f      	ldr	r1, [pc, #188]	@ (8001d90 <UnlinkTimer+0x100>)
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	4413      	add	r3, r2
 8001cda:	00db      	lsls	r3, r3, #3
 8001cdc:	440b      	add	r3, r1
 8001cde:	3314      	adds	r3, #20
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8001ce4:	79fa      	ldrb	r2, [r7, #7]
 8001ce6:	492a      	ldr	r1, [pc, #168]	@ (8001d90 <UnlinkTimer+0x100>)
 8001ce8:	4613      	mov	r3, r2
 8001cea:	005b      	lsls	r3, r3, #1
 8001cec:	4413      	add	r3, r2
 8001cee:	00db      	lsls	r3, r3, #3
 8001cf0:	440b      	add	r3, r1
 8001cf2:	3315      	adds	r3, #21
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001cf8:	79f9      	ldrb	r1, [r7, #7]
 8001cfa:	7bfa      	ldrb	r2, [r7, #15]
 8001cfc:	4824      	ldr	r0, [pc, #144]	@ (8001d90 <UnlinkTimer+0x100>)
 8001cfe:	460b      	mov	r3, r1
 8001d00:	005b      	lsls	r3, r3, #1
 8001d02:	440b      	add	r3, r1
 8001d04:	00db      	lsls	r3, r3, #3
 8001d06:	4403      	add	r3, r0
 8001d08:	3315      	adds	r3, #21
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	b2d8      	uxtb	r0, r3
 8001d0e:	4920      	ldr	r1, [pc, #128]	@ (8001d90 <UnlinkTimer+0x100>)
 8001d10:	4613      	mov	r3, r2
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	4413      	add	r3, r2
 8001d16:	00db      	lsls	r3, r3, #3
 8001d18:	440b      	add	r3, r1
 8001d1a:	3315      	adds	r3, #21
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001d20:	7bbb      	ldrb	r3, [r7, #14]
 8001d22:	2b06      	cmp	r3, #6
 8001d24:	d013      	beq.n	8001d4e <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8001d26:	79f9      	ldrb	r1, [r7, #7]
 8001d28:	7bba      	ldrb	r2, [r7, #14]
 8001d2a:	4819      	ldr	r0, [pc, #100]	@ (8001d90 <UnlinkTimer+0x100>)
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	440b      	add	r3, r1
 8001d32:	00db      	lsls	r3, r3, #3
 8001d34:	4403      	add	r3, r0
 8001d36:	3314      	adds	r3, #20
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	b2d8      	uxtb	r0, r3
 8001d3c:	4914      	ldr	r1, [pc, #80]	@ (8001d90 <UnlinkTimer+0x100>)
 8001d3e:	4613      	mov	r3, r2
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	4413      	add	r3, r2
 8001d44:	00db      	lsls	r3, r3, #3
 8001d46:	440b      	add	r3, r1
 8001d48:	3314      	adds	r3, #20
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8001d4e:	79fa      	ldrb	r2, [r7, #7]
 8001d50:	490f      	ldr	r1, [pc, #60]	@ (8001d90 <UnlinkTimer+0x100>)
 8001d52:	4613      	mov	r3, r2
 8001d54:	005b      	lsls	r3, r3, #1
 8001d56:	4413      	add	r3, r2
 8001d58:	00db      	lsls	r3, r3, #3
 8001d5a:	440b      	add	r3, r1
 8001d5c:	330c      	adds	r3, #12
 8001d5e:	2201      	movs	r2, #1
 8001d60:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8001d62:	4b09      	ldr	r3, [pc, #36]	@ (8001d88 <UnlinkTimer+0xf8>)
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	2b06      	cmp	r3, #6
 8001d6a:	d107      	bne.n	8001d7c <UnlinkTimer+0xec>
 8001d6c:	79bb      	ldrb	r3, [r7, #6]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d104      	bne.n	8001d7c <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001d72:	4b08      	ldr	r3, [pc, #32]	@ (8001d94 <UnlinkTimer+0x104>)
 8001d74:	f04f 32ff 	mov.w	r2, #4294967295
 8001d78:	601a      	str	r2, [r3, #0]
  }

  return;
 8001d7a:	bf00      	nop
 8001d7c:	bf00      	nop
}
 8001d7e:	3714      	adds	r7, #20
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr
 8001d88:	200004fc 	.word	0x200004fc
 8001d8c:	200004fd 	.word	0x200004fd
 8001d90:	2000046c 	.word	0x2000046c
 8001d94:	20000500 	.word	0x20000500

08001d98 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8001d9e:	4b1a      	ldr	r3, [pc, #104]	@ (8001e08 <ReturnTimeElapsed+0x70>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001da6:	d026      	beq.n	8001df6 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001da8:	f7ff fe02 	bl	80019b0 <ReadRtcSsrValue>
 8001dac:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8001dae:	4b16      	ldr	r3, [pc, #88]	@ (8001e08 <ReturnTimeElapsed+0x70>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d805      	bhi.n	8001dc4 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8001db8:	4b13      	ldr	r3, [pc, #76]	@ (8001e08 <ReturnTimeElapsed+0x70>)
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	607b      	str	r3, [r7, #4]
 8001dc2:	e00a      	b.n	8001dda <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8001dc4:	4b11      	ldr	r3, [pc, #68]	@ (8001e0c <ReturnTimeElapsed+0x74>)
 8001dc6:	881b      	ldrh	r3, [r3, #0]
 8001dc8:	461a      	mov	r2, r3
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001dd0:	4b0d      	ldr	r3, [pc, #52]	@ (8001e08 <ReturnTimeElapsed+0x70>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	683a      	ldr	r2, [r7, #0]
 8001dd6:	4413      	add	r3, r2
 8001dd8:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8001dda:	4b0d      	ldr	r3, [pc, #52]	@ (8001e10 <ReturnTimeElapsed+0x78>)
 8001ddc:	781b      	ldrb	r3, [r3, #0]
 8001dde:	461a      	mov	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	fb02 f303 	mul.w	r3, r2, r3
 8001de6:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8001de8:	4b0a      	ldr	r3, [pc, #40]	@ (8001e14 <ReturnTimeElapsed+0x7c>)
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	461a      	mov	r2, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	40d3      	lsrs	r3, r2
 8001df2:	607b      	str	r3, [r7, #4]
 8001df4:	e001      	b.n	8001dfa <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8001df6:	2300      	movs	r3, #0
 8001df8:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	b29b      	uxth	r3, r3
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3708      	adds	r7, #8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	20000500 	.word	0x20000500
 8001e0c:	20000508 	.word	0x20000508
 8001e10:	20000506 	.word	0x20000506
 8001e14:	20000505 	.word	0x20000505

08001e18 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	4603      	mov	r3, r0
 8001e20:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8001e22:	88fb      	ldrh	r3, [r7, #6]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d108      	bne.n	8001e3a <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001e28:	f7ff fdc2 	bl	80019b0 <ReadRtcSsrValue>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	4a21      	ldr	r2, [pc, #132]	@ (8001eb4 <RestartWakeupCounter+0x9c>)
 8001e30:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001e32:	2003      	movs	r0, #3
 8001e34:	f008 fccb 	bl	800a7ce <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8001e38:	e039      	b.n	8001eae <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8001e3a:	88fb      	ldrh	r3, [r7, #6]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d803      	bhi.n	8001e48 <RestartWakeupCounter+0x30>
 8001e40:	4b1d      	ldr	r3, [pc, #116]	@ (8001eb8 <RestartWakeupCounter+0xa0>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d002      	beq.n	8001e4e <RestartWakeupCounter+0x36>
      Value -= 1;
 8001e48:	88fb      	ldrh	r3, [r7, #6]
 8001e4a:	3b01      	subs	r3, #1
 8001e4c:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001e4e:	bf00      	nop
 8001e50:	4b1a      	ldr	r3, [pc, #104]	@ (8001ebc <RestartWakeupCounter+0xa4>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	68db      	ldr	r3, [r3, #12]
 8001e56:	f003 0304 	and.w	r3, r3, #4
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d0f8      	beq.n	8001e50 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001e5e:	4b17      	ldr	r3, [pc, #92]	@ (8001ebc <RestartWakeupCounter+0xa4>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	b2da      	uxtb	r2, r3
 8001e66:	4b15      	ldr	r3, [pc, #84]	@ (8001ebc <RestartWakeupCounter+0xa4>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001e6e:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001e70:	4b13      	ldr	r3, [pc, #76]	@ (8001ec0 <RestartWakeupCounter+0xa8>)
 8001e72:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001e76:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001e78:	2003      	movs	r0, #3
 8001e7a:	f008 fcb6 	bl	800a7ea <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8001e7e:	4b11      	ldr	r3, [pc, #68]	@ (8001ec4 <RestartWakeupCounter+0xac>)
 8001e80:	695b      	ldr	r3, [r3, #20]
 8001e82:	0c1b      	lsrs	r3, r3, #16
 8001e84:	041b      	lsls	r3, r3, #16
 8001e86:	88fa      	ldrh	r2, [r7, #6]
 8001e88:	490e      	ldr	r1, [pc, #56]	@ (8001ec4 <RestartWakeupCounter+0xac>)
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001e8e:	f7ff fd8f 	bl	80019b0 <ReadRtcSsrValue>
 8001e92:	4603      	mov	r3, r0
 8001e94:	4a07      	ldr	r2, [pc, #28]	@ (8001eb4 <RestartWakeupCounter+0x9c>)
 8001e96:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8001e98:	4b08      	ldr	r3, [pc, #32]	@ (8001ebc <RestartWakeupCounter+0xa4>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	689a      	ldr	r2, [r3, #8]
 8001e9e:	4b07      	ldr	r3, [pc, #28]	@ (8001ebc <RestartWakeupCounter+0xa4>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001ea6:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8001ea8:	f3af 8000 	nop.w
  return ;
 8001eac:	bf00      	nop
}
 8001eae:	3708      	adds	r7, #8
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	20000500 	.word	0x20000500
 8001eb8:	20000505 	.word	0x20000505
 8001ebc:	2000054c 	.word	0x2000054c
 8001ec0:	58000800 	.word	0x58000800
 8001ec4:	40002800 	.word	0x40002800

08001ec8 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001ece:	4b45      	ldr	r3, [pc, #276]	@ (8001fe4 <RescheduleTimerList+0x11c>)
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ed6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001eda:	d107      	bne.n	8001eec <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001edc:	bf00      	nop
 8001ede:	4b42      	ldr	r3, [pc, #264]	@ (8001fe8 <RescheduleTimerList+0x120>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	f003 0304 	and.w	r3, r3, #4
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d1f8      	bne.n	8001ede <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001eec:	4b3e      	ldr	r3, [pc, #248]	@ (8001fe8 <RescheduleTimerList+0x120>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	689a      	ldr	r2, [r3, #8]
 8001ef2:	4b3d      	ldr	r3, [pc, #244]	@ (8001fe8 <RescheduleTimerList+0x120>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001efa:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8001efc:	4b3b      	ldr	r3, [pc, #236]	@ (8001fec <RescheduleTimerList+0x124>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8001f02:	7bfa      	ldrb	r2, [r7, #15]
 8001f04:	493a      	ldr	r1, [pc, #232]	@ (8001ff0 <RescheduleTimerList+0x128>)
 8001f06:	4613      	mov	r3, r2
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	4413      	add	r3, r2
 8001f0c:	00db      	lsls	r3, r3, #3
 8001f0e:	440b      	add	r3, r1
 8001f10:	3308      	adds	r3, #8
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8001f16:	f7ff ff3f 	bl	8001d98 <ReturnTimeElapsed>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8001f1e:	88fb      	ldrh	r3, [r7, #6]
 8001f20:	68ba      	ldr	r2, [r7, #8]
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d205      	bcs.n	8001f32 <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8001f26:	2300      	movs	r3, #0
 8001f28:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001f2a:	4b32      	ldr	r3, [pc, #200]	@ (8001ff4 <RescheduleTimerList+0x12c>)
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	701a      	strb	r2, [r3, #0]
 8001f30:	e04d      	b.n	8001fce <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8001f32:	88fb      	ldrh	r3, [r7, #6]
 8001f34:	4a30      	ldr	r2, [pc, #192]	@ (8001ff8 <RescheduleTimerList+0x130>)
 8001f36:	8812      	ldrh	r2, [r2, #0]
 8001f38:	b292      	uxth	r2, r2
 8001f3a:	4413      	add	r3, r2
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d906      	bls.n	8001f52 <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8001f44:	4b2c      	ldr	r3, [pc, #176]	@ (8001ff8 <RescheduleTimerList+0x130>)
 8001f46:	881b      	ldrh	r3, [r3, #0]
 8001f48:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8001f4a:	4b2a      	ldr	r3, [pc, #168]	@ (8001ff4 <RescheduleTimerList+0x12c>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	701a      	strb	r2, [r3, #0]
 8001f50:	e03d      	b.n	8001fce <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	b29a      	uxth	r2, r3
 8001f56:	88fb      	ldrh	r3, [r7, #6]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001f5c:	4b25      	ldr	r3, [pc, #148]	@ (8001ff4 <RescheduleTimerList+0x12c>)
 8001f5e:	2201      	movs	r2, #1
 8001f60:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001f62:	e034      	b.n	8001fce <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8001f64:	7bfa      	ldrb	r2, [r7, #15]
 8001f66:	4922      	ldr	r1, [pc, #136]	@ (8001ff0 <RescheduleTimerList+0x128>)
 8001f68:	4613      	mov	r3, r2
 8001f6a:	005b      	lsls	r3, r3, #1
 8001f6c:	4413      	add	r3, r2
 8001f6e:	00db      	lsls	r3, r3, #3
 8001f70:	440b      	add	r3, r1
 8001f72:	3308      	adds	r3, #8
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	88fb      	ldrh	r3, [r7, #6]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d20a      	bcs.n	8001f92 <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8001f7c:	7bfa      	ldrb	r2, [r7, #15]
 8001f7e:	491c      	ldr	r1, [pc, #112]	@ (8001ff0 <RescheduleTimerList+0x128>)
 8001f80:	4613      	mov	r3, r2
 8001f82:	005b      	lsls	r3, r3, #1
 8001f84:	4413      	add	r3, r2
 8001f86:	00db      	lsls	r3, r3, #3
 8001f88:	440b      	add	r3, r1
 8001f8a:	3308      	adds	r3, #8
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	601a      	str	r2, [r3, #0]
 8001f90:	e013      	b.n	8001fba <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8001f92:	7bfa      	ldrb	r2, [r7, #15]
 8001f94:	4916      	ldr	r1, [pc, #88]	@ (8001ff0 <RescheduleTimerList+0x128>)
 8001f96:	4613      	mov	r3, r2
 8001f98:	005b      	lsls	r3, r3, #1
 8001f9a:	4413      	add	r3, r2
 8001f9c:	00db      	lsls	r3, r3, #3
 8001f9e:	440b      	add	r3, r1
 8001fa0:	3308      	adds	r3, #8
 8001fa2:	6819      	ldr	r1, [r3, #0]
 8001fa4:	88fb      	ldrh	r3, [r7, #6]
 8001fa6:	7bfa      	ldrb	r2, [r7, #15]
 8001fa8:	1ac9      	subs	r1, r1, r3
 8001faa:	4811      	ldr	r0, [pc, #68]	@ (8001ff0 <RescheduleTimerList+0x128>)
 8001fac:	4613      	mov	r3, r2
 8001fae:	005b      	lsls	r3, r3, #1
 8001fb0:	4413      	add	r3, r2
 8001fb2:	00db      	lsls	r3, r3, #3
 8001fb4:	4403      	add	r3, r0
 8001fb6:	3308      	adds	r3, #8
 8001fb8:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8001fba:	7bfa      	ldrb	r2, [r7, #15]
 8001fbc:	490c      	ldr	r1, [pc, #48]	@ (8001ff0 <RescheduleTimerList+0x128>)
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	4413      	add	r3, r2
 8001fc4:	00db      	lsls	r3, r3, #3
 8001fc6:	440b      	add	r3, r1
 8001fc8:	3315      	adds	r3, #21
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001fce:	7bfb      	ldrb	r3, [r7, #15]
 8001fd0:	2b06      	cmp	r3, #6
 8001fd2:	d1c7      	bne.n	8001f64 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8001fd4:	89bb      	ldrh	r3, [r7, #12]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7ff ff1e 	bl	8001e18 <RestartWakeupCounter>

  return ;
 8001fdc:	bf00      	nop
}
 8001fde:	3710      	adds	r7, #16
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	40002800 	.word	0x40002800
 8001fe8:	2000054c 	.word	0x2000054c
 8001fec:	200004fc 	.word	0x200004fc
 8001ff0:	2000046c 	.word	0x2000046c
 8001ff4:	20000504 	.word	0x20000504
 8001ff8:	2000050a 	.word	0x2000050a

08001ffc <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b08a      	sub	sp, #40	@ 0x28
 8002000:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002002:	f3ef 8310 	mrs	r3, PRIMASK
 8002006:	617b      	str	r3, [r7, #20]
  return(result);
 8002008:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800200a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800200c:	b672      	cpsid	i
}
 800200e:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002010:	4b59      	ldr	r3, [pc, #356]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	22ca      	movs	r2, #202	@ 0xca
 8002016:	625a      	str	r2, [r3, #36]	@ 0x24
 8002018:	4b57      	ldr	r3, [pc, #348]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	2253      	movs	r2, #83	@ 0x53
 800201e:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8002020:	4b55      	ldr	r3, [pc, #340]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	689a      	ldr	r2, [r3, #8]
 8002026:	4b54      	ldr	r3, [pc, #336]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800202e:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8002030:	4b52      	ldr	r3, [pc, #328]	@ (800217c <HW_TS_RTC_Wakeup_Handler+0x180>)
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8002038:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800203c:	4950      	ldr	r1, [pc, #320]	@ (8002180 <HW_TS_RTC_Wakeup_Handler+0x184>)
 800203e:	4613      	mov	r3, r2
 8002040:	005b      	lsls	r3, r3, #1
 8002042:	4413      	add	r3, r2
 8002044:	00db      	lsls	r3, r3, #3
 8002046:	440b      	add	r3, r1
 8002048:	330c      	adds	r3, #12
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b02      	cmp	r3, #2
 8002050:	d16e      	bne.n	8002130 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8002052:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002056:	494a      	ldr	r1, [pc, #296]	@ (8002180 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002058:	4613      	mov	r3, r2
 800205a:	005b      	lsls	r3, r3, #1
 800205c:	4413      	add	r3, r2
 800205e:	00db      	lsls	r3, r3, #3
 8002060:	440b      	add	r3, r1
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8002066:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800206a:	4945      	ldr	r1, [pc, #276]	@ (8002180 <HW_TS_RTC_Wakeup_Handler+0x184>)
 800206c:	4613      	mov	r3, r2
 800206e:	005b      	lsls	r3, r3, #1
 8002070:	4413      	add	r3, r2
 8002072:	00db      	lsls	r3, r3, #3
 8002074:	440b      	add	r3, r1
 8002076:	3310      	adds	r3, #16
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 800207c:	4b41      	ldr	r3, [pc, #260]	@ (8002184 <HW_TS_RTC_Wakeup_Handler+0x188>)
 800207e:	781b      	ldrb	r3, [r3, #0]
 8002080:	b2db      	uxtb	r3, r3
 8002082:	2b00      	cmp	r3, #0
 8002084:	d04c      	beq.n	8002120 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8002086:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800208a:	493d      	ldr	r1, [pc, #244]	@ (8002180 <HW_TS_RTC_Wakeup_Handler+0x184>)
 800208c:	4613      	mov	r3, r2
 800208e:	005b      	lsls	r3, r3, #1
 8002090:	4413      	add	r3, r2
 8002092:	00db      	lsls	r3, r3, #3
 8002094:	440b      	add	r3, r1
 8002096:	330d      	adds	r3, #13
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	b2db      	uxtb	r3, r3
 800209c:	2b01      	cmp	r3, #1
 800209e:	d124      	bne.n	80020ea <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 80020a0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80020a4:	2101      	movs	r1, #1
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7ff fdf2 	bl	8001c90 <UnlinkTimer>
 80020ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ae:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	f383 8810 	msr	PRIMASK, r3
}
 80020b6:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 80020b8:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80020bc:	4930      	ldr	r1, [pc, #192]	@ (8002180 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80020be:	4613      	mov	r3, r2
 80020c0:	005b      	lsls	r3, r3, #1
 80020c2:	4413      	add	r3, r2
 80020c4:	00db      	lsls	r3, r3, #3
 80020c6:	440b      	add	r3, r1
 80020c8:	3304      	adds	r3, #4
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80020d0:	4611      	mov	r1, r2
 80020d2:	4618      	mov	r0, r3
 80020d4:	f000 fa32 	bl	800253c <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80020d8:	4b27      	ldr	r3, [pc, #156]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	22ca      	movs	r2, #202	@ 0xca
 80020de:	625a      	str	r2, [r3, #36]	@ 0x24
 80020e0:	4b25      	ldr	r3, [pc, #148]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	2253      	movs	r2, #83	@ 0x53
 80020e6:	625a      	str	r2, [r3, #36]	@ 0x24
 80020e8:	e012      	b.n	8002110 <HW_TS_RTC_Wakeup_Handler+0x114>
 80020ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	f383 8810 	msr	PRIMASK, r3
}
 80020f4:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 80020f6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80020fa:	4618      	mov	r0, r3
 80020fc:	f000 f99a 	bl	8002434 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002100:	4b1d      	ldr	r3, [pc, #116]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	22ca      	movs	r2, #202	@ 0xca
 8002106:	625a      	str	r2, [r3, #36]	@ 0x24
 8002108:	4b1b      	ldr	r3, [pc, #108]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	2253      	movs	r2, #83	@ 0x53
 800210e:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8002110:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002114:	69fa      	ldr	r2, [r7, #28]
 8002116:	4619      	mov	r1, r3
 8002118:	69b8      	ldr	r0, [r7, #24]
 800211a:	f000 fa95 	bl	8002648 <HW_TS_RTC_Int_AppNot>
 800211e:	e022      	b.n	8002166 <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 8002120:	f7ff fed2 	bl	8001ec8 <RescheduleTimerList>
 8002124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002126:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	f383 8810 	msr	PRIMASK, r3
}
 800212e:	e01a      	b.n	8002166 <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002130:	bf00      	nop
 8002132:	4b11      	ldr	r3, [pc, #68]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	f003 0304 	and.w	r3, r3, #4
 800213c:	2b00      	cmp	r3, #0
 800213e:	d0f8      	beq.n	8002132 <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002140:	4b0d      	ldr	r3, [pc, #52]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	68db      	ldr	r3, [r3, #12]
 8002146:	b2da      	uxtb	r2, r3
 8002148:	4b0b      	ldr	r3, [pc, #44]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002150:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002152:	4b0d      	ldr	r3, [pc, #52]	@ (8002188 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8002154:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002158:	60da      	str	r2, [r3, #12]
 800215a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800215c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f383 8810 	msr	PRIMASK, r3
}
 8002164:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002166:	4b04      	ldr	r3, [pc, #16]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	22ff      	movs	r2, #255	@ 0xff
 800216c:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 800216e:	bf00      	nop
}
 8002170:	3728      	adds	r7, #40	@ 0x28
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	2000054c 	.word	0x2000054c
 800217c:	200004fc 	.word	0x200004fc
 8002180:	2000046c 	.word	0x2000046c
 8002184:	20000504 	.word	0x20000504
 8002188:	58000800 	.word	0x58000800

0800218c <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b088      	sub	sp, #32
 8002190:	af00      	add	r7, sp, #0
 8002192:	4603      	mov	r3, r0
 8002194:	6039      	str	r1, [r7, #0]
 8002196:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002198:	4b5e      	ldr	r3, [pc, #376]	@ (8002314 <HW_TS_Init+0x188>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	22ca      	movs	r2, #202	@ 0xca
 800219e:	625a      	str	r2, [r3, #36]	@ 0x24
 80021a0:	4b5c      	ldr	r3, [pc, #368]	@ (8002314 <HW_TS_Init+0x188>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2253      	movs	r2, #83	@ 0x53
 80021a6:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80021a8:	4b5b      	ldr	r3, [pc, #364]	@ (8002318 <HW_TS_Init+0x18c>)
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	4a5a      	ldr	r2, [pc, #360]	@ (8002318 <HW_TS_Init+0x18c>)
 80021ae:	f043 0320 	orr.w	r3, r3, #32
 80021b2:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 80021b4:	4b58      	ldr	r3, [pc, #352]	@ (8002318 <HW_TS_Init+0x18c>)
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	f003 0307 	and.w	r3, r3, #7
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	f1c3 0304 	rsb	r3, r3, #4
 80021c4:	b2da      	uxtb	r2, r3
 80021c6:	4b55      	ldr	r3, [pc, #340]	@ (800231c <HW_TS_Init+0x190>)
 80021c8:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 80021ca:	4b53      	ldr	r3, [pc, #332]	@ (8002318 <HW_TS_Init+0x18c>)
 80021cc:	691b      	ldr	r3, [r3, #16]
 80021ce:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80021d2:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 80021d6:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	fa92 f2a2 	rbit	r2, r2
 80021de:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80021e0:	68fa      	ldr	r2, [r7, #12]
 80021e2:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80021e4:	697a      	ldr	r2, [r7, #20]
 80021e6:	2a00      	cmp	r2, #0
 80021e8:	d101      	bne.n	80021ee <HW_TS_Init+0x62>
  {
    return 32U;
 80021ea:	2220      	movs	r2, #32
 80021ec:	e003      	b.n	80021f6 <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 80021ee:	697a      	ldr	r2, [r7, #20]
 80021f0:	fab2 f282 	clz	r2, r2
 80021f4:	b2d2      	uxtb	r2, r2
 80021f6:	40d3      	lsrs	r3, r2
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	3301      	adds	r3, #1
 80021fc:	b2da      	uxtb	r2, r3
 80021fe:	4b48      	ldr	r3, [pc, #288]	@ (8002320 <HW_TS_Init+0x194>)
 8002200:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8002202:	4b45      	ldr	r3, [pc, #276]	@ (8002318 <HW_TS_Init+0x18c>)
 8002204:	691b      	ldr	r3, [r3, #16]
 8002206:	b29b      	uxth	r3, r3
 8002208:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800220c:	b29b      	uxth	r3, r3
 800220e:	3301      	adds	r3, #1
 8002210:	b29a      	uxth	r2, r3
 8002212:	4b44      	ldr	r3, [pc, #272]	@ (8002324 <HW_TS_Init+0x198>)
 8002214:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8002216:	4b43      	ldr	r3, [pc, #268]	@ (8002324 <HW_TS_Init+0x198>)
 8002218:	881b      	ldrh	r3, [r3, #0]
 800221a:	3b01      	subs	r3, #1
 800221c:	4a40      	ldr	r2, [pc, #256]	@ (8002320 <HW_TS_Init+0x194>)
 800221e:	7812      	ldrb	r2, [r2, #0]
 8002220:	fb02 f303 	mul.w	r3, r2, r3
 8002224:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002228:	4a3c      	ldr	r2, [pc, #240]	@ (800231c <HW_TS_Init+0x190>)
 800222a:	7812      	ldrb	r2, [r2, #0]
 800222c:	40d3      	lsrs	r3, r2
 800222e:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8002236:	4293      	cmp	r3, r2
 8002238:	d904      	bls.n	8002244 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 800223a:	4b3b      	ldr	r3, [pc, #236]	@ (8002328 <HW_TS_Init+0x19c>)
 800223c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002240:	801a      	strh	r2, [r3, #0]
 8002242:	e003      	b.n	800224c <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8002244:	69bb      	ldr	r3, [r7, #24]
 8002246:	b29a      	uxth	r2, r3
 8002248:	4b37      	ldr	r3, [pc, #220]	@ (8002328 <HW_TS_Init+0x19c>)
 800224a:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 800224c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002250:	f7ff fb9c 	bl	800198c <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002254:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002258:	f7ff fb84 	bl	8001964 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 800225c:	79fb      	ldrb	r3, [r7, #7]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d13d      	bne.n	80022de <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002262:	4b32      	ldr	r3, [pc, #200]	@ (800232c <HW_TS_Init+0x1a0>)
 8002264:	2201      	movs	r2, #1
 8002266:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002268:	4b31      	ldr	r3, [pc, #196]	@ (8002330 <HW_TS_Init+0x1a4>)
 800226a:	f04f 32ff 	mov.w	r2, #4294967295
 800226e:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002270:	2300      	movs	r3, #0
 8002272:	77fb      	strb	r3, [r7, #31]
 8002274:	e00c      	b.n	8002290 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8002276:	7ffa      	ldrb	r2, [r7, #31]
 8002278:	492e      	ldr	r1, [pc, #184]	@ (8002334 <HW_TS_Init+0x1a8>)
 800227a:	4613      	mov	r3, r2
 800227c:	005b      	lsls	r3, r3, #1
 800227e:	4413      	add	r3, r2
 8002280:	00db      	lsls	r3, r3, #3
 8002282:	440b      	add	r3, r1
 8002284:	330c      	adds	r3, #12
 8002286:	2200      	movs	r2, #0
 8002288:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 800228a:	7ffb      	ldrb	r3, [r7, #31]
 800228c:	3301      	adds	r3, #1
 800228e:	77fb      	strb	r3, [r7, #31]
 8002290:	7ffb      	ldrb	r3, [r7, #31]
 8002292:	2b05      	cmp	r3, #5
 8002294:	d9ef      	bls.n	8002276 <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8002296:	4b28      	ldr	r3, [pc, #160]	@ (8002338 <HW_TS_Init+0x1ac>)
 8002298:	2206      	movs	r2, #6
 800229a:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 800229c:	4b1d      	ldr	r3, [pc, #116]	@ (8002314 <HW_TS_Init+0x188>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	689a      	ldr	r2, [r3, #8]
 80022a2:	4b1c      	ldr	r3, [pc, #112]	@ (8002314 <HW_TS_Init+0x188>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80022aa:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 80022ac:	4b19      	ldr	r3, [pc, #100]	@ (8002314 <HW_TS_Init+0x188>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	b2da      	uxtb	r2, r3
 80022b4:	4b17      	ldr	r3, [pc, #92]	@ (8002314 <HW_TS_Init+0x188>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80022bc:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 80022be:	4b1f      	ldr	r3, [pc, #124]	@ (800233c <HW_TS_Init+0x1b0>)
 80022c0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80022c4:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 80022c6:	2003      	movs	r0, #3
 80022c8:	f008 fa8f 	bl	800a7ea <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 80022cc:	4b11      	ldr	r3, [pc, #68]	@ (8002314 <HW_TS_Init+0x188>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	689a      	ldr	r2, [r3, #8]
 80022d2:	4b10      	ldr	r3, [pc, #64]	@ (8002314 <HW_TS_Init+0x188>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80022da:	609a      	str	r2, [r3, #8]
 80022dc:	e009      	b.n	80022f2 <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 80022de:	4b0d      	ldr	r3, [pc, #52]	@ (8002314 <HW_TS_Init+0x188>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d002      	beq.n	80022f2 <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 80022ec:	2003      	movs	r0, #3
 80022ee:	f008 fa6e 	bl	800a7ce <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80022f2:	4b08      	ldr	r3, [pc, #32]	@ (8002314 <HW_TS_Init+0x188>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	22ff      	movs	r2, #255	@ 0xff
 80022f8:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 80022fa:	2200      	movs	r2, #0
 80022fc:	2103      	movs	r1, #3
 80022fe:	2003      	movs	r0, #3
 8002300:	f008 fa23 	bl	800a74a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002304:	2003      	movs	r0, #3
 8002306:	f008 fa3a 	bl	800a77e <HAL_NVIC_EnableIRQ>

  return;
 800230a:	bf00      	nop
}
 800230c:	3720      	adds	r7, #32
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	2000054c 	.word	0x2000054c
 8002318:	40002800 	.word	0x40002800
 800231c:	20000505 	.word	0x20000505
 8002320:	20000506 	.word	0x20000506
 8002324:	20000508 	.word	0x20000508
 8002328:	2000050a 	.word	0x2000050a
 800232c:	20000504 	.word	0x20000504
 8002330:	20000500 	.word	0x20000500
 8002334:	2000046c 	.word	0x2000046c
 8002338:	200004fc 	.word	0x200004fc
 800233c:	58000800 	.word	0x58000800

08002340 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8002340:	b480      	push	{r7}
 8002342:	b08b      	sub	sp, #44	@ 0x2c
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	603b      	str	r3, [r7, #0]
 800234c:	4613      	mov	r3, r2
 800234e:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8002350:	2300      	movs	r3, #0
 8002352:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002356:	f3ef 8310 	mrs	r3, PRIMASK
 800235a:	61fb      	str	r3, [r7, #28]
  return(result);
 800235c:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800235e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8002360:	b672      	cpsid	i
}
 8002362:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002364:	e004      	b.n	8002370 <HW_TS_Create+0x30>
  {
    loop++;
 8002366:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800236a:	3301      	adds	r3, #1
 800236c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002370:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002374:	2b05      	cmp	r3, #5
 8002376:	d80c      	bhi.n	8002392 <HW_TS_Create+0x52>
 8002378:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800237c:	492c      	ldr	r1, [pc, #176]	@ (8002430 <HW_TS_Create+0xf0>)
 800237e:	4613      	mov	r3, r2
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	4413      	add	r3, r2
 8002384:	00db      	lsls	r3, r3, #3
 8002386:	440b      	add	r3, r1
 8002388:	330c      	adds	r3, #12
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	b2db      	uxtb	r3, r3
 800238e:	2b00      	cmp	r3, #0
 8002390:	d1e9      	bne.n	8002366 <HW_TS_Create+0x26>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002392:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002396:	2b06      	cmp	r3, #6
 8002398:	d038      	beq.n	800240c <HW_TS_Create+0xcc>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 800239a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800239e:	4924      	ldr	r1, [pc, #144]	@ (8002430 <HW_TS_Create+0xf0>)
 80023a0:	4613      	mov	r3, r2
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	4413      	add	r3, r2
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	440b      	add	r3, r1
 80023aa:	330c      	adds	r3, #12
 80023ac:	2201      	movs	r2, #1
 80023ae:	701a      	strb	r2, [r3, #0]
 80023b0:	6a3b      	ldr	r3, [r7, #32]
 80023b2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023b4:	69bb      	ldr	r3, [r7, #24]
 80023b6:	f383 8810 	msr	PRIMASK, r3
}
 80023ba:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 80023bc:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80023c0:	491b      	ldr	r1, [pc, #108]	@ (8002430 <HW_TS_Create+0xf0>)
 80023c2:	4613      	mov	r3, r2
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	4413      	add	r3, r2
 80023c8:	00db      	lsls	r3, r3, #3
 80023ca:	440b      	add	r3, r1
 80023cc:	3310      	adds	r3, #16
 80023ce:	68fa      	ldr	r2, [r7, #12]
 80023d0:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 80023d2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80023d6:	4916      	ldr	r1, [pc, #88]	@ (8002430 <HW_TS_Create+0xf0>)
 80023d8:	4613      	mov	r3, r2
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	4413      	add	r3, r2
 80023de:	00db      	lsls	r3, r3, #3
 80023e0:	440b      	add	r3, r1
 80023e2:	330d      	adds	r3, #13
 80023e4:	79fa      	ldrb	r2, [r7, #7]
 80023e6:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 80023e8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80023ec:	4910      	ldr	r1, [pc, #64]	@ (8002430 <HW_TS_Create+0xf0>)
 80023ee:	4613      	mov	r3, r2
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	4413      	add	r3, r2
 80023f4:	00db      	lsls	r3, r3, #3
 80023f6:	440b      	add	r3, r1
 80023f8:	683a      	ldr	r2, [r7, #0]
 80023fa:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002402:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 8002404:	2300      	movs	r3, #0
 8002406:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800240a:	e008      	b.n	800241e <HW_TS_Create+0xde>
 800240c:	6a3b      	ldr	r3, [r7, #32]
 800240e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	f383 8810 	msr	PRIMASK, r3
}
 8002416:	bf00      	nop
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 8002418:	2301      	movs	r3, #1
 800241a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return(localreturnstatus);
 800241e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002422:	4618      	mov	r0, r3
 8002424:	372c      	adds	r7, #44	@ 0x2c
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	2000046c 	.word	0x2000046c

08002434 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b086      	sub	sp, #24
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800243e:	f3ef 8310 	mrs	r3, PRIMASK
 8002442:	60fb      	str	r3, [r7, #12]
  return(result);
 8002444:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002446:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002448:	b672      	cpsid	i
}
 800244a:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800244c:	2003      	movs	r0, #3
 800244e:	f008 f9a4 	bl	800a79a <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002452:	4b34      	ldr	r3, [pc, #208]	@ (8002524 <HW_TS_Stop+0xf0>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	22ca      	movs	r2, #202	@ 0xca
 8002458:	625a      	str	r2, [r3, #36]	@ 0x24
 800245a:	4b32      	ldr	r3, [pc, #200]	@ (8002524 <HW_TS_Stop+0xf0>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2253      	movs	r2, #83	@ 0x53
 8002460:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002462:	79fa      	ldrb	r2, [r7, #7]
 8002464:	4930      	ldr	r1, [pc, #192]	@ (8002528 <HW_TS_Stop+0xf4>)
 8002466:	4613      	mov	r3, r2
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	4413      	add	r3, r2
 800246c:	00db      	lsls	r3, r3, #3
 800246e:	440b      	add	r3, r1
 8002470:	330c      	adds	r3, #12
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2b02      	cmp	r3, #2
 8002478:	d142      	bne.n	8002500 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 800247a:	79fb      	ldrb	r3, [r7, #7]
 800247c:	2100      	movs	r1, #0
 800247e:	4618      	mov	r0, r3
 8002480:	f7ff fc06 	bl	8001c90 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8002484:	4b29      	ldr	r3, [pc, #164]	@ (800252c <HW_TS_Stop+0xf8>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800248a:	7cfb      	ldrb	r3, [r7, #19]
 800248c:	2b06      	cmp	r3, #6
 800248e:	d12f      	bne.n	80024f0 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8002490:	4b27      	ldr	r3, [pc, #156]	@ (8002530 <HW_TS_Stop+0xfc>)
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002498:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800249c:	d107      	bne.n	80024ae <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 800249e:	bf00      	nop
 80024a0:	4b20      	ldr	r3, [pc, #128]	@ (8002524 <HW_TS_Stop+0xf0>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	f003 0304 	and.w	r3, r3, #4
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1f8      	bne.n	80024a0 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 80024ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002524 <HW_TS_Stop+0xf0>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	689a      	ldr	r2, [r3, #8]
 80024b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002524 <HW_TS_Stop+0xf0>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80024bc:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 80024be:	bf00      	nop
 80024c0:	4b18      	ldr	r3, [pc, #96]	@ (8002524 <HW_TS_Stop+0xf0>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	68db      	ldr	r3, [r3, #12]
 80024c6:	f003 0304 	and.w	r3, r3, #4
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d0f8      	beq.n	80024c0 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 80024ce:	4b15      	ldr	r3, [pc, #84]	@ (8002524 <HW_TS_Stop+0xf0>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	b2da      	uxtb	r2, r3
 80024d6:	4b13      	ldr	r3, [pc, #76]	@ (8002524 <HW_TS_Stop+0xf0>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80024de:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80024e0:	4b14      	ldr	r3, [pc, #80]	@ (8002534 <HW_TS_Stop+0x100>)
 80024e2:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80024e6:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 80024e8:	2003      	movs	r0, #3
 80024ea:	f008 f97e 	bl	800a7ea <HAL_NVIC_ClearPendingIRQ>
 80024ee:	e007      	b.n	8002500 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80024f0:	4b11      	ldr	r3, [pc, #68]	@ (8002538 <HW_TS_Stop+0x104>)
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	7cfa      	ldrb	r2, [r7, #19]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d001      	beq.n	8002500 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 80024fc:	f7ff fce4 	bl	8001ec8 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002500:	4b08      	ldr	r3, [pc, #32]	@ (8002524 <HW_TS_Stop+0xf0>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	22ff      	movs	r2, #255	@ 0xff
 8002506:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002508:	2003      	movs	r0, #3
 800250a:	f008 f938 	bl	800a77e <HAL_NVIC_EnableIRQ>
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	f383 8810 	msr	PRIMASK, r3
}
 8002518:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 800251a:	bf00      	nop
}
 800251c:	3718      	adds	r7, #24
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	2000054c 	.word	0x2000054c
 8002528:	2000046c 	.word	0x2000046c
 800252c:	200004fc 	.word	0x200004fc
 8002530:	40002800 	.word	0x40002800
 8002534:	58000800 	.word	0x58000800
 8002538:	200004fd 	.word	0x200004fd

0800253c <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0
 8002542:	4603      	mov	r3, r0
 8002544:	6039      	str	r1, [r7, #0]
 8002546:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002548:	79fa      	ldrb	r2, [r7, #7]
 800254a:	493b      	ldr	r1, [pc, #236]	@ (8002638 <HW_TS_Start+0xfc>)
 800254c:	4613      	mov	r3, r2
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	4413      	add	r3, r2
 8002552:	00db      	lsls	r3, r3, #3
 8002554:	440b      	add	r3, r1
 8002556:	330c      	adds	r3, #12
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	b2db      	uxtb	r3, r3
 800255c:	2b02      	cmp	r3, #2
 800255e:	d103      	bne.n	8002568 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8002560:	79fb      	ldrb	r3, [r7, #7]
 8002562:	4618      	mov	r0, r3
 8002564:	f7ff ff66 	bl	8002434 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002568:	f3ef 8310 	mrs	r3, PRIMASK
 800256c:	60fb      	str	r3, [r7, #12]
  return(result);
 800256e:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002570:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002572:	b672      	cpsid	i
}
 8002574:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002576:	2003      	movs	r0, #3
 8002578:	f008 f90f 	bl	800a79a <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800257c:	4b2f      	ldr	r3, [pc, #188]	@ (800263c <HW_TS_Start+0x100>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	22ca      	movs	r2, #202	@ 0xca
 8002582:	625a      	str	r2, [r3, #36]	@ 0x24
 8002584:	4b2d      	ldr	r3, [pc, #180]	@ (800263c <HW_TS_Start+0x100>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2253      	movs	r2, #83	@ 0x53
 800258a:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 800258c:	79fa      	ldrb	r2, [r7, #7]
 800258e:	492a      	ldr	r1, [pc, #168]	@ (8002638 <HW_TS_Start+0xfc>)
 8002590:	4613      	mov	r3, r2
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	4413      	add	r3, r2
 8002596:	00db      	lsls	r3, r3, #3
 8002598:	440b      	add	r3, r1
 800259a:	330c      	adds	r3, #12
 800259c:	2202      	movs	r2, #2
 800259e:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 80025a0:	79fa      	ldrb	r2, [r7, #7]
 80025a2:	4925      	ldr	r1, [pc, #148]	@ (8002638 <HW_TS_Start+0xfc>)
 80025a4:	4613      	mov	r3, r2
 80025a6:	005b      	lsls	r3, r3, #1
 80025a8:	4413      	add	r3, r2
 80025aa:	00db      	lsls	r3, r3, #3
 80025ac:	440b      	add	r3, r1
 80025ae:	3308      	adds	r3, #8
 80025b0:	683a      	ldr	r2, [r7, #0]
 80025b2:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 80025b4:	79fa      	ldrb	r2, [r7, #7]
 80025b6:	4920      	ldr	r1, [pc, #128]	@ (8002638 <HW_TS_Start+0xfc>)
 80025b8:	4613      	mov	r3, r2
 80025ba:	005b      	lsls	r3, r3, #1
 80025bc:	4413      	add	r3, r2
 80025be:	00db      	lsls	r3, r3, #3
 80025c0:	440b      	add	r3, r1
 80025c2:	3304      	adds	r3, #4
 80025c4:	683a      	ldr	r2, [r7, #0]
 80025c6:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 80025c8:	79fb      	ldrb	r3, [r7, #7]
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7ff fab6 	bl	8001b3c <linkTimer>
 80025d0:	4603      	mov	r3, r0
 80025d2:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 80025d4:	4b1a      	ldr	r3, [pc, #104]	@ (8002640 <HW_TS_Start+0x104>)
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80025da:	4b1a      	ldr	r3, [pc, #104]	@ (8002644 <HW_TS_Start+0x108>)
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	7c7a      	ldrb	r2, [r7, #17]
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d002      	beq.n	80025ec <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 80025e6:	f7ff fc6f 	bl	8001ec8 <RescheduleTimerList>
 80025ea:	e013      	b.n	8002614 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 80025ec:	79fa      	ldrb	r2, [r7, #7]
 80025ee:	4912      	ldr	r1, [pc, #72]	@ (8002638 <HW_TS_Start+0xfc>)
 80025f0:	4613      	mov	r3, r2
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	4413      	add	r3, r2
 80025f6:	00db      	lsls	r3, r3, #3
 80025f8:	440b      	add	r3, r1
 80025fa:	3308      	adds	r3, #8
 80025fc:	6819      	ldr	r1, [r3, #0]
 80025fe:	8a7b      	ldrh	r3, [r7, #18]
 8002600:	79fa      	ldrb	r2, [r7, #7]
 8002602:	1ac9      	subs	r1, r1, r3
 8002604:	480c      	ldr	r0, [pc, #48]	@ (8002638 <HW_TS_Start+0xfc>)
 8002606:	4613      	mov	r3, r2
 8002608:	005b      	lsls	r3, r3, #1
 800260a:	4413      	add	r3, r2
 800260c:	00db      	lsls	r3, r3, #3
 800260e:	4403      	add	r3, r0
 8002610:	3308      	adds	r3, #8
 8002612:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002614:	4b09      	ldr	r3, [pc, #36]	@ (800263c <HW_TS_Start+0x100>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	22ff      	movs	r2, #255	@ 0xff
 800261a:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 800261c:	2003      	movs	r0, #3
 800261e:	f008 f8ae 	bl	800a77e <HAL_NVIC_EnableIRQ>
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	f383 8810 	msr	PRIMASK, r3
}
 800262c:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 800262e:	bf00      	nop
}
 8002630:	3718      	adds	r7, #24
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	2000046c 	.word	0x2000046c
 800263c:	2000054c 	.word	0x2000054c
 8002640:	200004fc 	.word	0x200004fc
 8002644:	200004fd 	.word	0x200004fd

08002648 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	460b      	mov	r3, r1
 8002652:	607a      	str	r2, [r7, #4]
 8002654:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4798      	blx	r3

  return;
 800265a:	bf00      	nop
}
 800265c:	3710      	adds	r7, #16
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
	...

08002664 <HAL_UART_TxCpltCallback>:

    return;
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	461a      	mov	r2, r3
 8002672:	4b09      	ldr	r3, [pc, #36]	@ (8002698 <HAL_UART_TxCpltCallback+0x34>)
 8002674:	429a      	cmp	r2, r3
 8002676:	d107      	bne.n	8002688 <HAL_UART_TxCpltCallback+0x24>
            break;
#endif

#if (CFG_HW_LPUART1_ENABLED == 1)
        case (uint32_t)LPUART1:
            if(HW_hlpuart1TxCb)
 8002678:	4b08      	ldr	r3, [pc, #32]	@ (800269c <HAL_UART_TxCpltCallback+0x38>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d005      	beq.n	800268c <HAL_UART_TxCpltCallback+0x28>
            {
                HW_hlpuart1TxCb();
 8002680:	4b06      	ldr	r3, [pc, #24]	@ (800269c <HAL_UART_TxCpltCallback+0x38>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4798      	blx	r3
            }
            break;
 8002686:	e001      	b.n	800268c <HAL_UART_TxCpltCallback+0x28>
#endif

        default:
            break;
 8002688:	bf00      	nop
 800268a:	e000      	b.n	800268e <HAL_UART_TxCpltCallback+0x2a>
            break;
 800268c:	bf00      	nop
    }

    return;
 800268e:	bf00      	nop
}
 8002690:	3708      	adds	r7, #8
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	40008000 	.word	0x40008000
 800269c:	2000050c 	.word	0x2000050c

080026a0 <LL_RCC_LSE_SetDriveCapability>:
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80026a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026b0:	f023 0218 	bic.w	r2, r3, #24
 80026b4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	4313      	orrs	r3, r2
 80026bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80026c0:	bf00      	nop
 80026c2:	370c      	adds	r7, #12
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <LL_AHB1_GRP1_EnableClock>:
{
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80026d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026d8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80026da:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80026e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4013      	ands	r3, r2
 80026ee:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80026f0:	68fb      	ldr	r3, [r7, #12]
}
 80026f2:	bf00      	nop
 80026f4:	3714      	adds	r7, #20
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr

080026fe <LL_AHB2_GRP1_EnableClock>:
{
 80026fe:	b480      	push	{r7}
 8002700:	b085      	sub	sp, #20
 8002702:	af00      	add	r7, sp, #0
 8002704:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002706:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800270a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800270c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	4313      	orrs	r3, r2
 8002714:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002716:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800271a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	4013      	ands	r3, r2
 8002720:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002722:	68fb      	ldr	r3, [r7, #12]
}
 8002724:	bf00      	nop
 8002726:	3714      	adds	r7, #20
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr

08002730 <LL_RTC_EnableWriteProtection>:
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	22ff      	movs	r2, #255	@ 0xff
 800273c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800273e:	bf00      	nop
 8002740:	370c      	adds	r7, #12
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr

0800274a <LL_RTC_DisableWriteProtection>:
{
 800274a:	b480      	push	{r7}
 800274c:	b083      	sub	sp, #12
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	22ca      	movs	r2, #202	@ 0xca
 8002756:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2253      	movs	r2, #83	@ 0x53
 800275c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800275e:	bf00      	nop
 8002760:	370c      	adds	r7, #12
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr

0800276a <LL_RTC_WAKEUP_SetClock>:
{
 800276a:	b480      	push	{r7}
 800276c:	b083      	sub	sp, #12
 800276e:	af00      	add	r7, sp, #0
 8002770:	6078      	str	r0, [r7, #4]
 8002772:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	f023 0207 	bic.w	r2, r3, #7
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	431a      	orrs	r2, r3
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	609a      	str	r2, [r3, #8]
}
 8002784:	bf00      	nop
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr

08002790 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_LPUART1_UART_Init(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	af00      	add	r7, sp, #0
	/* USER CODE END LPUART1_Init 0 */

	/* USER CODE BEGIN LPUART1_Init 1 */

	/* USER CODE END LPUART1_Init 1 */
	hlpuart1.Instance = LPUART1;
 8002794:	4b22      	ldr	r3, [pc, #136]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 8002796:	4a23      	ldr	r2, [pc, #140]	@ (8002824 <MX_LPUART1_UART_Init+0x94>)
 8002798:	601a      	str	r2, [r3, #0]
	hlpuart1.Init.BaudRate = 115200;
 800279a:	4b21      	ldr	r3, [pc, #132]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 800279c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80027a0:	605a      	str	r2, [r3, #4]
	hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80027a2:	4b1f      	ldr	r3, [pc, #124]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	609a      	str	r2, [r3, #8]
	hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80027a8:	4b1d      	ldr	r3, [pc, #116]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	60da      	str	r2, [r3, #12]
	hlpuart1.Init.Parity = UART_PARITY_NONE;
 80027ae:	4b1c      	ldr	r3, [pc, #112]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	611a      	str	r2, [r3, #16]
	hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80027b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027b6:	220c      	movs	r2, #12
 80027b8:	615a      	str	r2, [r3, #20]
	hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027ba:	4b19      	ldr	r3, [pc, #100]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027bc:	2200      	movs	r2, #0
 80027be:	619a      	str	r2, [r3, #24]
	hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027c0:	4b17      	ldr	r3, [pc, #92]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	621a      	str	r2, [r3, #32]
	hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80027c6:	4b16      	ldr	r3, [pc, #88]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	625a      	str	r2, [r3, #36]	@ 0x24
	hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027cc:	4b14      	ldr	r3, [pc, #80]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	629a      	str	r2, [r3, #40]	@ 0x28
	hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80027d2:	4b13      	ldr	r3, [pc, #76]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	665a      	str	r2, [r3, #100]	@ 0x64
	if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80027d8:	4811      	ldr	r0, [pc, #68]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027da:	f00b fd13 	bl	800e204 <HAL_UART_Init>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d001      	beq.n	80027e8 <MX_LPUART1_UART_Init+0x58>
	{
		Error_Handler();
 80027e4:	f000 fc6d 	bl	80030c2 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027e8:	2100      	movs	r1, #0
 80027ea:	480d      	ldr	r0, [pc, #52]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027ec:	f00c fe1b 	bl	800f426 <HAL_UARTEx_SetTxFifoThreshold>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <MX_LPUART1_UART_Init+0x6a>
	{
		Error_Handler();
 80027f6:	f000 fc64 	bl	80030c2 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027fa:	2100      	movs	r1, #0
 80027fc:	4808      	ldr	r0, [pc, #32]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027fe:	f00c fe50 	bl	800f4a2 <HAL_UARTEx_SetRxFifoThreshold>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d001      	beq.n	800280c <MX_LPUART1_UART_Init+0x7c>
	{
		Error_Handler();
 8002808:	f000 fc5b 	bl	80030c2 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800280c:	4804      	ldr	r0, [pc, #16]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 800280e:	f00c fdd1 	bl	800f3b4 <HAL_UARTEx_DisableFifoMode>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d001      	beq.n	800281c <MX_LPUART1_UART_Init+0x8c>
	{
		Error_Handler();
 8002818:	f000 fc53 	bl	80030c2 <Error_Handler>
	}
	/* USER CODE BEGIN LPUART1_Init 2 */

	/* USER CODE END LPUART1_Init 2 */

}
 800281c:	bf00      	nop
 800281e:	bd80      	pop	{r7, pc}
 8002820:	20000664 	.word	0x20000664
 8002824:	40008000 	.word	0x40008000

08002828 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800282c:	f007 fdb4 	bl	800a398 <HAL_Init>
	/* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
	MX_APPE_Config();
 8002830:	f7fe fd22 	bl	8001278 <MX_APPE_Config>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002834:	f000 f81e 	bl	8002874 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8002838:	f000 f878 	bl	800292c <PeriphCommonClock_Config>

	/* IPCC initialisation */
	MX_IPCC_Init();
 800283c:	f000 f896 	bl	800296c <MX_IPCC_Init>

	/* USER CODE BEGIN SysInit */

	PeriphClock_Config();
 8002840:	f000 fc38 	bl	80030b4 <PeriphClock_Config>


	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002844:	f000 f8f4 	bl	8002a30 <MX_GPIO_Init>
	MX_DMA_Init();
 8002848:	f000 f8e0 	bl	8002a0c <MX_DMA_Init>
	MX_RTC_Init();
 800284c:	f000 f8aa 	bl	80029a4 <MX_RTC_Init>
	MX_LPUART1_UART_Init();
 8002850:	f7ff ff9e 	bl	8002790 <MX_LPUART1_UART_Init>
	MX_RF_Init();
 8002854:	f000 f89e 	bl	8002994 <MX_RF_Init>
	MX_SPI2_Init();
 8002858:	f000 fbc8 	bl	8002fec <MX_SPI2_Init>
	/* USER CODE BEGIN 2 */

	MX_QUADSPI_Init();
 800285c:	f000 fc04 	bl	8003068 <MX_QUADSPI_Init>

	/* USER CODE END 2 */

	/* Init code for STM32_WPAN */
	MX_APPE_Init();
 8002860:	f7fe fd18 	bl	8001294 <MX_APPE_Init>
	radioModuleInit();
 8002864:	f005 ff00 	bl	8008668 <radioModuleInit>

	//	test_flash();
		
	//  example_spimem();
	EPD_test_2IN9_V2();
 8002868:	f003 f824 	bl	80058b4 <EPD_test_2IN9_V2>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while(1)
	{
		/* USER CODE END WHILE */
		MX_APPE_Process();
 800286c:	f7ff f807 	bl	800187e <MX_APPE_Process>
 8002870:	e7fc      	b.n	800286c <main+0x44>
	...

08002874 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b09a      	sub	sp, #104	@ 0x68
 8002878:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800287a:	f107 0320 	add.w	r3, r7, #32
 800287e:	2248      	movs	r2, #72	@ 0x48
 8002880:	2100      	movs	r1, #0
 8002882:	4618      	mov	r0, r3
 8002884:	f011 fc36 	bl	80140f4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002888:	1d3b      	adds	r3, r7, #4
 800288a:	2200      	movs	r2, #0
 800288c:	601a      	str	r2, [r3, #0]
 800288e:	605a      	str	r2, [r3, #4]
 8002890:	609a      	str	r2, [r3, #8]
 8002892:	60da      	str	r2, [r3, #12]
 8002894:	611a      	str	r2, [r3, #16]
 8002896:	615a      	str	r2, [r3, #20]
 8002898:	619a      	str	r2, [r3, #24]

	/** Configure LSE Drive Capability
	*/
	HAL_PWR_EnableBkUpAccess();
 800289a:	f008 fd9d 	bl	800b3d8 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 800289e:	2010      	movs	r0, #16
 80028a0:	f7ff fefe 	bl	80026a0 <LL_RCC_LSE_SetDriveCapability>

	/** Configure the main internal regulator output voltage
	*/
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80028a4:	4b20      	ldr	r3, [pc, #128]	@ (8002928 <SystemClock_Config+0xb4>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80028ac:	4a1e      	ldr	r2, [pc, #120]	@ (8002928 <SystemClock_Config+0xb4>)
 80028ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028b2:	6013      	str	r3, [r2, #0]
 80028b4:	4b1c      	ldr	r3, [pc, #112]	@ (8002928 <SystemClock_Config+0xb4>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80028bc:	603b      	str	r3, [r7, #0]
 80028be:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	* in the RCC_OscInitTypeDef structure.
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 80028c0:	2307      	movs	r3, #7
 80028c2:	623b      	str	r3, [r7, #32]
	                          |RCC_OSCILLATORTYPE_LSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80028c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80028c8:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80028ca:	2301      	movs	r3, #1
 80028cc:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028ce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80028d4:	2340      	movs	r3, #64	@ 0x40
 80028d6:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80028d8:	2300      	movs	r3, #0
 80028da:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028dc:	f107 0320 	add.w	r3, r7, #32
 80028e0:	4618      	mov	r0, r3
 80028e2:	f009 f9c7 	bl	800bc74 <HAL_RCC_OscConfig>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d001      	beq.n	80028f0 <SystemClock_Config+0x7c>
	{
		Error_Handler();
 80028ec:	f000 fbe9 	bl	80030c2 <Error_Handler>
	}

	/** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80028f0:	236f      	movs	r3, #111	@ 0x6f
 80028f2:	607b      	str	r3, [r7, #4]
	                          |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
	                          |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80028f4:	2302      	movs	r3, #2
 80028f6:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028f8:	2300      	movs	r3, #0
 80028fa:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80028fc:	2300      	movs	r3, #0
 80028fe:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002900:	2300      	movs	r3, #0
 8002902:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8002904:	2300      	movs	r3, #0
 8002906:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8002908:	2300      	movs	r3, #0
 800290a:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800290c:	1d3b      	adds	r3, r7, #4
 800290e:	2101      	movs	r1, #1
 8002910:	4618      	mov	r0, r3
 8002912:	f009 fd23 	bl	800c35c <HAL_RCC_ClockConfig>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d001      	beq.n	8002920 <SystemClock_Config+0xac>
	{
		Error_Handler();
 800291c:	f000 fbd1 	bl	80030c2 <Error_Handler>
	}
}
 8002920:	bf00      	nop
 8002922:	3768      	adds	r7, #104	@ 0x68
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	58000400 	.word	0x58000400

0800292c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b094      	sub	sp, #80	@ 0x50
 8002930:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002932:	463b      	mov	r3, r7
 8002934:	2250      	movs	r2, #80	@ 0x50
 8002936:	2100      	movs	r1, #0
 8002938:	4618      	mov	r0, r3
 800293a:	f011 fbdb 	bl	80140f4 <memset>

	/** Initializes the peripherals clock
	*/
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 800293e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002942:	603b      	str	r3, [r7, #0]
	PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 8002944:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002948:	647b      	str	r3, [r7, #68]	@ 0x44
	PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 800294a:	2302      	movs	r3, #2
 800294c:	64bb      	str	r3, [r7, #72]	@ 0x48
	PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 800294e:	2300      	movs	r3, #0
 8002950:	64fb      	str	r3, [r7, #76]	@ 0x4c

	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002952:	463b      	mov	r3, r7
 8002954:	4618      	mov	r0, r3
 8002956:	f00a f93e 	bl	800cbd6 <HAL_RCCEx_PeriphCLKConfig>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <PeriphCommonClock_Config+0x38>
	{
		Error_Handler();
 8002960:	f000 fbaf 	bl	80030c2 <Error_Handler>
	LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
	LL_PWR_SMPS_Enable();
#endif

	/* USER CODE END Smps */
}
 8002964:	bf00      	nop
 8002966:	3750      	adds	r7, #80	@ 0x50
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}

0800296c <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	af00      	add	r7, sp, #0
	/* USER CODE END IPCC_Init 0 */

	/* USER CODE BEGIN IPCC_Init 1 */

	/* USER CODE END IPCC_Init 1 */
	hipcc.Instance = IPCC;
 8002970:	4b06      	ldr	r3, [pc, #24]	@ (800298c <MX_IPCC_Init+0x20>)
 8002972:	4a07      	ldr	r2, [pc, #28]	@ (8002990 <MX_IPCC_Init+0x24>)
 8002974:	601a      	str	r2, [r3, #0]
	if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 8002976:	4805      	ldr	r0, [pc, #20]	@ (800298c <MX_IPCC_Init+0x20>)
 8002978:	f008 fca8 	bl	800b2cc <HAL_IPCC_Init>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d001      	beq.n	8002986 <MX_IPCC_Init+0x1a>
	{
		Error_Handler();
 8002982:	f000 fb9e 	bl	80030c2 <Error_Handler>
	}
	/* USER CODE BEGIN IPCC_Init 2 */

	/* USER CODE END IPCC_Init 2 */

}
 8002986:	bf00      	nop
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	20000510 	.word	0x20000510
 8002990:	58000c00 	.word	0x58000c00

08002994 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8002998:	bf00      	nop
 800299a:	46bd      	mov	sp, r7
 800299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a0:	4770      	bx	lr
	...

080029a4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	af00      	add	r7, sp, #0

	/* USER CODE END RTC_Init 1 */

	/** Initialize RTC Only
	*/
	hrtc.Instance = RTC;
 80029a8:	4b16      	ldr	r3, [pc, #88]	@ (8002a04 <MX_RTC_Init+0x60>)
 80029aa:	4a17      	ldr	r2, [pc, #92]	@ (8002a08 <MX_RTC_Init+0x64>)
 80029ac:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80029ae:	4b15      	ldr	r3, [pc, #84]	@ (8002a04 <MX_RTC_Init+0x60>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 80029b4:	4b13      	ldr	r3, [pc, #76]	@ (8002a04 <MX_RTC_Init+0x60>)
 80029b6:	220f      	movs	r2, #15
 80029b8:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 80029ba:	4b12      	ldr	r3, [pc, #72]	@ (8002a04 <MX_RTC_Init+0x60>)
 80029bc:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80029c0:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80029c2:	4b10      	ldr	r3, [pc, #64]	@ (8002a04 <MX_RTC_Init+0x60>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80029c8:	4b0e      	ldr	r3, [pc, #56]	@ (8002a04 <MX_RTC_Init+0x60>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	619a      	str	r2, [r3, #24]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80029ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002a04 <MX_RTC_Init+0x60>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	61da      	str	r2, [r3, #28]
	hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80029d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002a04 <MX_RTC_Init+0x60>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	615a      	str	r2, [r3, #20]
	if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80029da:	480a      	ldr	r0, [pc, #40]	@ (8002a04 <MX_RTC_Init+0x60>)
 80029dc:	f00a fb82 	bl	800d0e4 <HAL_RTC_Init>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d001      	beq.n	80029ea <MX_RTC_Init+0x46>
	{
		Error_Handler();
 80029e6:	f000 fb6c 	bl	80030c2 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */
	/* Disable RTC registers write protection */
	LL_RTC_DisableWriteProtection(RTC);
 80029ea:	4807      	ldr	r0, [pc, #28]	@ (8002a08 <MX_RTC_Init+0x64>)
 80029ec:	f7ff fead 	bl	800274a <LL_RTC_DisableWriteProtection>

	LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 80029f0:	2100      	movs	r1, #0
 80029f2:	4805      	ldr	r0, [pc, #20]	@ (8002a08 <MX_RTC_Init+0x64>)
 80029f4:	f7ff feb9 	bl	800276a <LL_RTC_WAKEUP_SetClock>

	/* Enable RTC registers write protection */
	LL_RTC_EnableWriteProtection(RTC);
 80029f8:	4803      	ldr	r0, [pc, #12]	@ (8002a08 <MX_RTC_Init+0x64>)
 80029fa:	f7ff fe99 	bl	8002730 <LL_RTC_EnableWriteProtection>
	/* USER CODE END RTC_Init 2 */

}
 80029fe:	bf00      	nop
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	2000054c 	.word	0x2000054c
 8002a08:	40002800 	.word	0x40002800

08002a0c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002a10:	2004      	movs	r0, #4
 8002a12:	f7ff fe5b 	bl	80026cc <LL_AHB1_GRP1_EnableClock>
	__HAL_RCC_DMA2_CLK_ENABLE();
 8002a16:	2002      	movs	r0, #2
 8002a18:	f7ff fe58 	bl	80026cc <LL_AHB1_GRP1_EnableClock>

	/* DMA interrupt init */
	/* DMA2_Channel4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 15, 0);
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	210f      	movs	r1, #15
 8002a20:	203a      	movs	r0, #58	@ 0x3a
 8002a22:	f007 fe92 	bl	800a74a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 8002a26:	203a      	movs	r0, #58	@ 0x3a
 8002a28:	f007 fea9 	bl	800a77e <HAL_NVIC_EnableIRQ>

}
 8002a2c:	bf00      	nop
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b086      	sub	sp, #24
 8002a34:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a36:	1d3b      	adds	r3, r7, #4
 8002a38:	2200      	movs	r2, #0
 8002a3a:	601a      	str	r2, [r3, #0]
 8002a3c:	605a      	str	r2, [r3, #4]
 8002a3e:	609a      	str	r2, [r3, #8]
 8002a40:	60da      	str	r2, [r3, #12]
 8002a42:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002a44:	2001      	movs	r0, #1
 8002a46:	f7ff fe5a 	bl	80026fe <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002a4a:	2004      	movs	r0, #4
 8002a4c:	f7ff fe57 	bl	80026fe <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002a50:	2002      	movs	r0, #2
 8002a52:	f7ff fe54 	bl	80026fe <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002a56:	2008      	movs	r0, #8
 8002a58:	f7ff fe51 	bl	80026fe <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002a5c:	2010      	movs	r0, #16
 8002a5e:	f7ff fe4e 	bl	80026fe <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002a62:	2080      	movs	r0, #128	@ 0x80
 8002a64:	f7ff fe4b 	bl	80026fe <LL_AHB2_GRP1_EnableClock>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOH, CS_DISP_Pin|GPIO_SELECT2_Pin, GPIO_PIN_RESET);
 8002a68:	2200      	movs	r2, #0
 8002a6a:	2103      	movs	r1, #3
 8002a6c:	48bf      	ldr	r0, [pc, #764]	@ (8002d6c <MX_GPIO_Init+0x33c>)
 8002a6e:	f008 fbd9 	bl	800b224 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, D_C_DISP_Pin|RST_DISP_Pin, GPIO_PIN_RESET);
 8002a72:	2200      	movs	r2, #0
 8002a74:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8002a78:	48bd      	ldr	r0, [pc, #756]	@ (8002d70 <MX_GPIO_Init+0x340>)
 8002a7a:	f008 fbd3 	bl	800b224 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_RESET);
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a84:	48bb      	ldr	r0, [pc, #748]	@ (8002d74 <MX_GPIO_Init+0x344>)
 8002a86:	f008 fbcd 	bl	800b224 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIO_SELECT1_GPIO_Port, GPIO_SELECT1_Pin, GPIO_PIN_RESET);
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	2104      	movs	r1, #4
 8002a8e:	48ba      	ldr	r0, [pc, #744]	@ (8002d78 <MX_GPIO_Init+0x348>)
 8002a90:	f008 fbc8 	bl	800b224 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, GPIO_PIN_RESET);
 8002a94:	2200      	movs	r2, #0
 8002a96:	2101      	movs	r1, #1
 8002a98:	48b6      	ldr	r0, [pc, #728]	@ (8002d74 <MX_GPIO_Init+0x344>)
 8002a9a:	f008 fbc3 	bl	800b224 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(EPD_DC_GPIO_Port, EPD_DC_Pin, GPIO_PIN_RESET);
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	2140      	movs	r1, #64	@ 0x40
 8002aa2:	48b3      	ldr	r0, [pc, #716]	@ (8002d70 <MX_GPIO_Init+0x340>)
 8002aa4:	f008 fbbe 	bl	800b224 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(EPD_RST_GPIO_Port, EPD_RST_Pin, GPIO_PIN_SET);
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	2140      	movs	r1, #64	@ 0x40
 8002aac:	48b3      	ldr	r0, [pc, #716]	@ (8002d7c <MX_GPIO_Init+0x34c>)
 8002aae:	f008 fbb9 	bl	800b224 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LCD_BL_LED_GPIO_Port, LCD_BL_LED_Pin, GPIO_PIN_SET);
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	2120      	movs	r1, #32
 8002ab6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002aba:	f008 fbb3 	bl	800b224 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
#endif

	/*Configure GPIO pins : PC3 PC1 PC5 PC4 */
	GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_4;
 8002abe:	233a      	movs	r3, #58	@ 0x3a
 8002ac0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002aca:	1d3b      	adds	r3, r7, #4
 8002acc:	4619      	mov	r1, r3
 8002ace:	48a8      	ldr	r0, [pc, #672]	@ (8002d70 <MX_GPIO_Init+0x340>)
 8002ad0:	f008 f942 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pins : PC2 PC10 PC11 */
	GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11;
 8002ad4:	f640 4304 	movw	r3, #3076	@ 0xc04
 8002ad8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ada:	2300      	movs	r3, #0
 8002adc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ae2:	1d3b      	adds	r3, r7, #4
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	48a2      	ldr	r0, [pc, #648]	@ (8002d70 <MX_GPIO_Init+0x340>)
 8002ae8:	f008 f936 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pin : QSPI_BK_IO0_Pin */
	GPIO_InitStruct.Pin = QSPI_BK_IO0_Pin;
 8002aec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002af0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002af2:	2302      	movs	r3, #2
 8002af4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af6:	2300      	movs	r3, #0
 8002af8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002afa:	2300      	movs	r3, #0
 8002afc:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002afe:	230a      	movs	r3, #10
 8002b00:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(QSPI_BK_IO0_GPIO_Port, &GPIO_InitStruct);
 8002b02:	1d3b      	adds	r3, r7, #4
 8002b04:	4619      	mov	r1, r3
 8002b06:	489d      	ldr	r0, [pc, #628]	@ (8002d7c <MX_GPIO_Init+0x34c>)
 8002b08:	f008 f926 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pin : LPUART1_RX_MCU_Pin */
	GPIO_InitStruct.Pin = LPUART1_RX_MCU_Pin;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b10:	2302      	movs	r3, #2
 8002b12:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b14:	2300      	movs	r3, #0
 8002b16:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002b1c:	2308      	movs	r3, #8
 8002b1e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(LPUART1_RX_MCU_GPIO_Port, &GPIO_InitStruct);
 8002b20:	1d3b      	adds	r3, r7, #4
 8002b22:	4619      	mov	r1, r3
 8002b24:	4892      	ldr	r0, [pc, #584]	@ (8002d70 <MX_GPIO_Init+0x340>)
 8002b26:	f008 f917 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB8 */
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002b2a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b2e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b30:	2312      	movs	r3, #18
 8002b32:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b34:	2300      	movs	r3, #0
 8002b36:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b3c:	2304      	movs	r3, #4
 8002b3e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b40:	1d3b      	adds	r3, r7, #4
 8002b42:	4619      	mov	r1, r3
 8002b44:	488d      	ldr	r0, [pc, #564]	@ (8002d7c <MX_GPIO_Init+0x34c>)
 8002b46:	f008 f907 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pins : LPUART1_TX_MCU_Pin PB12 */
	GPIO_InitStruct.Pin = LPUART1_TX_MCU_Pin|GPIO_PIN_12;
 8002b4a:	f44f 5381 	mov.w	r3, #4128	@ 0x1020
 8002b4e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b50:	2302      	movs	r3, #2
 8002b52:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b54:	2300      	movs	r3, #0
 8002b56:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002b5c:	2308      	movs	r3, #8
 8002b5e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b60:	1d3b      	adds	r3, r7, #4
 8002b62:	4619      	mov	r1, r3
 8002b64:	4885      	ldr	r0, [pc, #532]	@ (8002d7c <MX_GPIO_Init+0x34c>)
 8002b66:	f008 f8f7 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA15 */
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002b6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b6e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b70:	2302      	movs	r3, #2
 8002b72:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b74:	2300      	movs	r3, #0
 8002b76:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b80:	1d3b      	adds	r3, r7, #4
 8002b82:	4619      	mov	r1, r3
 8002b84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b88:	f008 f8e6 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA10 */
	GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002b8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b90:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b92:	2312      	movs	r3, #18
 8002b94:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b96:	2300      	movs	r3, #0
 8002b98:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b9e:	2304      	movs	r3, #4
 8002ba0:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ba2:	1d3b      	adds	r3, r7, #4
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002baa:	f008 f8d5 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pins : USB_P_Pin USB_N_Pin */
	GPIO_InitStruct.Pin = USB_P_Pin|USB_N_Pin;
 8002bae:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002bb2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8002bc0:	230a      	movs	r3, #10
 8002bc2:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bc4:	1d3b      	adds	r3, r7, #4
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bcc:	f008 f8c4 	bl	800ad58 <HAL_GPIO_Init>
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
#endif

	/*Configure GPIO pins : PE4 DRDY_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_4|DRDY_Pin;
 8002bd0:	2312      	movs	r3, #18
 8002bd2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002bdc:	1d3b      	adds	r3, r7, #4
 8002bde:	4619      	mov	r1, r3
 8002be0:	4865      	ldr	r0, [pc, #404]	@ (8002d78 <MX_GPIO_Init+0x348>)
 8002be2:	f008 f8b9 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB10 */
	GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002be6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002bea:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bec:	2302      	movs	r3, #2
 8002bee:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bfc:	1d3b      	adds	r3, r7, #4
 8002bfe:	4619      	mov	r1, r3
 8002c00:	485e      	ldr	r0, [pc, #376]	@ (8002d7c <MX_GPIO_Init+0x34c>)
 8002c02:	f008 f8a9 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB2 */
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002c06:	2304      	movs	r3, #4
 8002c08:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c12:	1d3b      	adds	r3, r7, #4
 8002c14:	4619      	mov	r1, r3
 8002c16:	4859      	ldr	r0, [pc, #356]	@ (8002d7c <MX_GPIO_Init+0x34c>)
 8002c18:	f008 f89e 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pins : SAI1_CK2_Pin SAI1_D2_Pin */
	GPIO_InitStruct.Pin = SAI1_CK2_Pin|SAI1_D2_Pin;
 8002c1c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002c20:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c22:	2302      	movs	r3, #2
 8002c24:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c26:	2300      	movs	r3, #0
 8002c28:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF3_SAI1;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c32:	1d3b      	adds	r3, r7, #4
 8002c34:	4619      	mov	r1, r3
 8002c36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c3a:	f008 f88d 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA6 */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002c3e:	2340      	movs	r3, #64	@ 0x40
 8002c40:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c42:	2302      	movs	r3, #2
 8002c44:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c46:	2300      	movs	r3, #0
 8002c48:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002c4e:	2308      	movs	r3, #8
 8002c50:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c52:	1d3b      	adds	r3, r7, #4
 8002c54:	4619      	mov	r1, r3
 8002c56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c5a:	f008 f87d 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pin : QSPI_BK_SCK_Pin */
	GPIO_InitStruct.Pin = QSPI_BK_SCK_Pin;
 8002c5e:	2308      	movs	r3, #8
 8002c60:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c62:	2302      	movs	r3, #2
 8002c64:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c66:	2300      	movs	r3, #0
 8002c68:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002c6e:	230a      	movs	r3, #10
 8002c70:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(QSPI_BK_SCK_GPIO_Port, &GPIO_InitStruct);
 8002c72:	1d3b      	adds	r3, r7, #4
 8002c74:	4619      	mov	r1, r3
 8002c76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c7a:	f008 f86d 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pins : CS_DISP_Pin GPIO_SELECT2_Pin */
	GPIO_InitStruct.Pin = CS_DISP_Pin|GPIO_SELECT2_Pin;
 8002c7e:	2303      	movs	r3, #3
 8002c80:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c82:	2301      	movs	r3, #1
 8002c84:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c86:	2300      	movs	r3, #0
 8002c88:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002c8e:	1d3b      	adds	r3, r7, #4
 8002c90:	4619      	mov	r1, r3
 8002c92:	4836      	ldr	r0, [pc, #216]	@ (8002d6c <MX_GPIO_Init+0x33c>)
 8002c94:	f008 f860 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD14 PD15 */
	GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002c98:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002c9c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c9e:	2302      	movs	r3, #2
 8002ca0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002caa:	2301      	movs	r3, #1
 8002cac:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cae:	1d3b      	adds	r3, r7, #4
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	4830      	ldr	r0, [pc, #192]	@ (8002d74 <MX_GPIO_Init+0x344>)
 8002cb4:	f008 f850 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD13 PD12 PD4 */
	GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_4;
 8002cb8:	f243 0310 	movw	r3, #12304	@ 0x3010
 8002cbc:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cc6:	1d3b      	adds	r3, r7, #4
 8002cc8:	4619      	mov	r1, r3
 8002cca:	482a      	ldr	r0, [pc, #168]	@ (8002d74 <MX_GPIO_Init+0x344>)
 8002ccc:	f008 f844 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pins : INT1_Pin INT2_Pin */
	GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin;
 8002cd0:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8002cd4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002cd6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002cda:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ce0:	1d3b      	adds	r3, r7, #4
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	4823      	ldr	r0, [pc, #140]	@ (8002d74 <MX_GPIO_Init+0x344>)
 8002ce6:	f008 f837 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pins : D_C_DISP_Pin RST_DISP_Pin */
	GPIO_InitStruct.Pin = D_C_DISP_Pin|RST_DISP_Pin;
 8002cea:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002cee:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002cfc:	1d3b      	adds	r3, r7, #4
 8002cfe:	4619      	mov	r1, r3
 8002d00:	481b      	ldr	r0, [pc, #108]	@ (8002d70 <MX_GPIO_Init+0x340>)
 8002d02:	f008 f829 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pins : QSPI_BK_NCS_Pin QSPI_BK_IO1_Pin QSPI_BK_IO2_Pin */
	GPIO_InitStruct.Pin = QSPI_BK_NCS_Pin|QSPI_BK_IO1_Pin|QSPI_BK_IO2_Pin;
 8002d06:	2368      	movs	r3, #104	@ 0x68
 8002d08:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d0a:	2302      	movs	r3, #2
 8002d0c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d12:	2300      	movs	r3, #0
 8002d14:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002d16:	230a      	movs	r3, #10
 8002d18:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d1a:	1d3b      	adds	r3, r7, #4
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	4815      	ldr	r0, [pc, #84]	@ (8002d74 <MX_GPIO_Init+0x344>)
 8002d20:	f008 f81a 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pin : PE3 */
	GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002d24:	2308      	movs	r3, #8
 8002d26:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d28:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002d2c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002d32:	1d3b      	adds	r3, r7, #4
 8002d34:	4619      	mov	r1, r3
 8002d36:	4810      	ldr	r0, [pc, #64]	@ (8002d78 <MX_GPIO_Init+0x348>)
 8002d38:	f008 f80e 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pin : PD8 */
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002d3c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d40:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d42:	2301      	movs	r3, #1
 8002d44:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d46:	2300      	movs	r3, #0
 8002d48:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d4e:	1d3b      	adds	r3, r7, #4
 8002d50:	4619      	mov	r1, r3
 8002d52:	4808      	ldr	r0, [pc, #32]	@ (8002d74 <MX_GPIO_Init+0x344>)
 8002d54:	f008 f800 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pins : TSC_G6_IO1_Pin TSC_G6_IO2_Pin */
	GPIO_InitStruct.Pin = TSC_G6_IO1_Pin|TSC_G6_IO2_Pin;
 8002d58:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002d5c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d5e:	2302      	movs	r3, #2
 8002d60:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d62:	2300      	movs	r3, #0
 8002d64:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d66:	2300      	movs	r3, #0
 8002d68:	e00a      	b.n	8002d80 <MX_GPIO_Init+0x350>
 8002d6a:	bf00      	nop
 8002d6c:	48001c00 	.word	0x48001c00
 8002d70:	48000800 	.word	0x48000800
 8002d74:	48000c00 	.word	0x48000c00
 8002d78:	48001000 	.word	0x48001000
 8002d7c:	48000400 	.word	0x48000400
 8002d80:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF9_TSC;
 8002d82:	2309      	movs	r3, #9
 8002d84:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d86:	1d3b      	adds	r3, r7, #4
 8002d88:	4619      	mov	r1, r3
 8002d8a:	4872      	ldr	r0, [pc, #456]	@ (8002f54 <MX_GPIO_Init+0x524>)
 8002d8c:	f007 ffe4 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pin : GPIO_SELECT1_Pin */
	GPIO_InitStruct.Pin = GPIO_SELECT1_Pin;
 8002d90:	2304      	movs	r3, #4
 8002d92:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d94:	2301      	movs	r3, #1
 8002d96:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_SELECT1_GPIO_Port, &GPIO_InitStruct);
 8002da0:	1d3b      	adds	r3, r7, #4
 8002da2:	4619      	mov	r1, r3
 8002da4:	486c      	ldr	r0, [pc, #432]	@ (8002f58 <MX_GPIO_Init+0x528>)
 8002da6:	f007 ffd7 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pin : PE0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002daa:	2301      	movs	r3, #1
 8002dac:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dae:	2302      	movs	r3, #2
 8002db0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db2:	2300      	movs	r3, #0
 8002db4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002db6:	2300      	movs	r3, #0
 8002db8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 8002dba:	230e      	movs	r3, #14
 8002dbc:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002dbe:	1d3b      	adds	r3, r7, #4
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	4865      	ldr	r0, [pc, #404]	@ (8002f58 <MX_GPIO_Init+0x528>)
 8002dc4:	f007 ffc8 	bl	800ad58 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	  
	/*Configure GPIO pin : EPD_CS_Pin */
	GPIO_InitStruct.Pin = EPD_CS_Pin;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(EPD_CS_GPIO_Port, &GPIO_InitStruct);
 8002dd8:	1d3b      	adds	r3, r7, #4
 8002dda:	4619      	mov	r1, r3
 8002ddc:	485d      	ldr	r0, [pc, #372]	@ (8002f54 <MX_GPIO_Init+0x524>)
 8002dde:	f007 ffbb 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pin : EPD_BUSY_Pin */
	GPIO_InitStruct.Pin = EPD_BUSY_Pin;
 8002de2:	2302      	movs	r3, #2
 8002de4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002de6:	2300      	movs	r3, #0
 8002de8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002dea:	2302      	movs	r3, #2
 8002dec:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(EPD_BUSY_GPIO_Port, &GPIO_InitStruct);
 8002dee:	1d3b      	adds	r3, r7, #4
 8002df0:	4619      	mov	r1, r3
 8002df2:	4858      	ldr	r0, [pc, #352]	@ (8002f54 <MX_GPIO_Init+0x524>)
 8002df4:	f007 ffb0 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pin : EPD_DC_Pin */
	GPIO_InitStruct.Pin = EPD_DC_Pin;
 8002df8:	2340      	movs	r3, #64	@ 0x40
 8002dfa:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e00:	2300      	movs	r3, #0
 8002e02:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e04:	2300      	movs	r3, #0
 8002e06:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(EPD_DC_GPIO_Port, &GPIO_InitStruct);
 8002e08:	1d3b      	adds	r3, r7, #4
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	4853      	ldr	r0, [pc, #332]	@ (8002f5c <MX_GPIO_Init+0x52c>)
 8002e0e:	f007 ffa3 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pin : EPD_RST_Pin */
	GPIO_InitStruct.Pin = EPD_RST_Pin;
 8002e12:	2340      	movs	r3, #64	@ 0x40
 8002e14:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e16:	2301      	movs	r3, #1
 8002e18:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(EPD_RST_GPIO_Port, &GPIO_InitStruct);
 8002e22:	1d3b      	adds	r3, r7, #4
 8002e24:	4619      	mov	r1, r3
 8002e26:	484e      	ldr	r0, [pc, #312]	@ (8002f60 <MX_GPIO_Init+0x530>)
 8002e28:	f007 ff96 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pin : LCD_BL_LED_Pin */
	GPIO_InitStruct.Pin = LCD_BL_LED_Pin;
 8002e2c:	2320      	movs	r3, #32
 8002e2e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e30:	2301      	movs	r3, #1
 8002e32:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e34:	2301      	movs	r3, #1
 8002e36:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e38:	2302      	movs	r3, #2
 8002e3a:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LCD_BL_LED_GPIO_Port, &GPIO_InitStruct);
 8002e3c:	1d3b      	adds	r3, r7, #4
 8002e3e:	4619      	mov	r1, r3
 8002e40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e44:	f007 ff88 	bl	800ad58 <HAL_GPIO_Init>


	/* RF*/

	HAL_GPIO_WritePin(TRANS_NSS_GPIO_Port, TRANS_NSS_Pin, GPIO_PIN_RESET);
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002e4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e52:	f008 f9e7 	bl	800b224 <HAL_GPIO_WritePin>
	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(TRANS_nRST_GPIO_Port, TRANS_nRST_Pin, GPIO_PIN_SET);
 8002e56:	2201      	movs	r2, #1
 8002e58:	2110      	movs	r1, #16
 8002e5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e5e:	f008 f9e1 	bl	800b224 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RF_PWR_EN_GPIO_Port, RF_PWR_EN_Pin, GPIO_PIN_RESET);
 8002e62:	2200      	movs	r2, #0
 8002e64:	2102      	movs	r1, #2
 8002e66:	483c      	ldr	r0, [pc, #240]	@ (8002f58 <MX_GPIO_Init+0x528>)
 8002e68:	f008 f9dc 	bl	800b224 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PAPin PAPin */
	GPIO_InitStruct.Pin = TRANS_IO0_INT1_Pin|TRANS_IO1_INT2_Pin;
 8002e6c:	2306      	movs	r3, #6
 8002e6e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002e70:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002e74:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e76:	2300      	movs	r3, #0
 8002e78:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e7a:	1d3b      	adds	r3, r7, #4
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e82:	f007 ff69 	bl	800ad58 <HAL_GPIO_Init>


	/*Configure GPIO pins : PCPin PCPin PCPin PCPin */
	GPIO_InitStruct.Pin = TRANS_IO2_INT3_Pin|TRANS_DCK_Pin;
 8002e86:	2318      	movs	r3, #24
 8002e88:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002e8a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002e8e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e90:	2300      	movs	r3, #0
 8002e92:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e94:	1d3b      	adds	r3, r7, #4
 8002e96:	4619      	mov	r1, r3
 8002e98:	4830      	ldr	r0, [pc, #192]	@ (8002f5c <MX_GPIO_Init+0x52c>)
 8002e9a:	f007 ff5d 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pins : PAPin PAPin */
	GPIO_InitStruct.Pin = TRANS_LOCK_Pin;
 8002e9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ea2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eac:	2300      	movs	r3, #0
 8002eae:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002eb0:	1d3b      	adds	r3, r7, #4
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	4829      	ldr	r0, [pc, #164]	@ (8002f5c <MX_GPIO_Init+0x52c>)
 8002eb6:	f007 ff4f 	bl	800ad58 <HAL_GPIO_Init>


	/*Configure GPIO pins : PAPin PAPin */
	GPIO_InitStruct.Pin = TRANS_NSS_Pin|TRANS_nRST_Pin;
 8002eba:	f248 0310 	movw	r3, #32784	@ 0x8010
 8002ebe:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ecc:	1d3b      	adds	r3, r7, #4
 8002ece:	4619      	mov	r1, r3
 8002ed0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ed4:	f007 ff40 	bl	800ad58 <HAL_GPIO_Init>

	/*Configure GPIO pin : PtPin */
	 GPIO_InitStruct.Pin = TRANS_DIO_Pin;
 8002ed8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002edc:	607b      	str	r3, [r7, #4]
	 GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	60bb      	str	r3, [r7, #8]
	 GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	60fb      	str	r3, [r7, #12]
	 HAL_GPIO_Init(TRANS_DIO_GPIO_Port, &GPIO_InitStruct);
 8002ee6:	1d3b      	adds	r3, r7, #4
 8002ee8:	4619      	mov	r1, r3
 8002eea:	481a      	ldr	r0, [pc, #104]	@ (8002f54 <MX_GPIO_Init+0x524>)
 8002eec:	f007 ff34 	bl	800ad58 <HAL_GPIO_Init>

	 /*Configure GPIO pin : PtPin */
	 GPIO_InitStruct.Pin = RF_PWR_EN_Pin;
 8002ef0:	2302      	movs	r3, #2
 8002ef2:	607b      	str	r3, [r7, #4]
	 GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	60bb      	str	r3, [r7, #8]
	 GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	60fb      	str	r3, [r7, #12]
	 GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002efc:	2300      	movs	r3, #0
 8002efe:	613b      	str	r3, [r7, #16]
	 HAL_GPIO_Init(RF_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8002f00:	1d3b      	adds	r3, r7, #4
 8002f02:	4619      	mov	r1, r3
 8002f04:	4814      	ldr	r0, [pc, #80]	@ (8002f58 <MX_GPIO_Init+0x528>)
 8002f06:	f007 ff27 	bl	800ad58 <HAL_GPIO_Init>


	/* EXTI 1~4 RF interrupt init*/
	HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	2105      	movs	r1, #5
 8002f0e:	2007      	movs	r0, #7
 8002f10:	f007 fc1b 	bl	800a74a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002f14:	2007      	movs	r0, #7
 8002f16:	f007 fc32 	bl	800a77e <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	2105      	movs	r1, #5
 8002f1e:	2008      	movs	r0, #8
 8002f20:	f007 fc13 	bl	800a74a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002f24:	2008      	movs	r0, #8
 8002f26:	f007 fc2a 	bl	800a77e <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	2105      	movs	r1, #5
 8002f2e:	2009      	movs	r0, #9
 8002f30:	f007 fc0b 	bl	800a74a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002f34:	2009      	movs	r0, #9
 8002f36:	f007 fc22 	bl	800a77e <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	2105      	movs	r1, #5
 8002f3e:	200a      	movs	r0, #10
 8002f40:	f007 fc03 	bl	800a74a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002f44:	200a      	movs	r0, #10
 8002f46:	f007 fc1a 	bl	800a77e <HAL_NVIC_EnableIRQ>


  
/* USER CODE END MX_GPIO_Init_2 */
}
 8002f4a:	bf00      	nop
 8002f4c:	3718      	adds	r7, #24
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	48000c00 	.word	0x48000c00
 8002f58:	48001000 	.word	0x48001000
 8002f5c:	48000800 	.word	0x48000800
 8002f60:	48000400 	.word	0x48000400

08002f64 <MX_SPI1_Init>:


//RF interface SPI1
/* SPI1 init function */
HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* phspi, uint32_t BaudratePrescaler)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6039      	str	r1, [r7, #0]
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002f6e:	4b1d      	ldr	r3, [pc, #116]	@ (8002fe4 <MX_SPI1_Init+0x80>)
 8002f70:	4a1d      	ldr	r2, [pc, #116]	@ (8002fe8 <MX_SPI1_Init+0x84>)
 8002f72:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002f74:	4b1b      	ldr	r3, [pc, #108]	@ (8002fe4 <MX_SPI1_Init+0x80>)
 8002f76:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002f7a:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002f7c:	4b19      	ldr	r3, [pc, #100]	@ (8002fe4 <MX_SPI1_Init+0x80>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002f82:	4b18      	ldr	r3, [pc, #96]	@ (8002fe4 <MX_SPI1_Init+0x80>)
 8002f84:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002f88:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f8a:	4b16      	ldr	r3, [pc, #88]	@ (8002fe4 <MX_SPI1_Init+0x80>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002f90:	4b14      	ldr	r3, [pc, #80]	@ (8002fe4 <MX_SPI1_Init+0x80>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002f96:	4b13      	ldr	r3, [pc, #76]	@ (8002fe4 <MX_SPI1_Init+0x80>)
 8002f98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f9c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f9e:	4b11      	ldr	r3, [pc, #68]	@ (8002fe4 <MX_SPI1_Init+0x80>)
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002fa4:	4b0f      	ldr	r3, [pc, #60]	@ (8002fe4 <MX_SPI1_Init+0x80>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002faa:	4b0e      	ldr	r3, [pc, #56]	@ (8002fe4 <MX_SPI1_Init+0x80>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8002fe4 <MX_SPI1_Init+0x80>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002fb6:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe4 <MX_SPI1_Init+0x80>)
 8002fb8:	2207      	movs	r2, #7
 8002fba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002fbc:	4b09      	ldr	r3, [pc, #36]	@ (8002fe4 <MX_SPI1_Init+0x80>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002fc2:	4b08      	ldr	r3, [pc, #32]	@ (8002fe4 <MX_SPI1_Init+0x80>)
 8002fc4:	2208      	movs	r2, #8
 8002fc6:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002fc8:	4806      	ldr	r0, [pc, #24]	@ (8002fe4 <MX_SPI1_Init+0x80>)
 8002fca:	f00a f9c1 	bl	800d350 <HAL_SPI_Init>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d001      	beq.n	8002fd8 <MX_SPI1_Init+0x74>
  {
    Error_Handler();
 8002fd4:	f000 f875 	bl	80030c2 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002fd8:	bf00      	nop
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3708      	adds	r7, #8
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	20000758 	.word	0x20000758
 8002fe8:	40013000 	.word	0x40013000

08002fec <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002ff0:	4b1b      	ldr	r3, [pc, #108]	@ (8003060 <MX_SPI2_Init+0x74>)
 8002ff2:	4a1c      	ldr	r2, [pc, #112]	@ (8003064 <MX_SPI2_Init+0x78>)
 8002ff4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002ff6:	4b1a      	ldr	r3, [pc, #104]	@ (8003060 <MX_SPI2_Init+0x74>)
 8002ff8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002ffc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002ffe:	4b18      	ldr	r3, [pc, #96]	@ (8003060 <MX_SPI2_Init+0x74>)
 8003000:	2200      	movs	r2, #0
 8003002:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003004:	4b16      	ldr	r3, [pc, #88]	@ (8003060 <MX_SPI2_Init+0x74>)
 8003006:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800300a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800300c:	4b14      	ldr	r3, [pc, #80]	@ (8003060 <MX_SPI2_Init+0x74>)
 800300e:	2200      	movs	r2, #0
 8003010:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003012:	4b13      	ldr	r3, [pc, #76]	@ (8003060 <MX_SPI2_Init+0x74>)
 8003014:	2200      	movs	r2, #0
 8003016:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003018:	4b11      	ldr	r3, [pc, #68]	@ (8003060 <MX_SPI2_Init+0x74>)
 800301a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800301e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003020:	4b0f      	ldr	r3, [pc, #60]	@ (8003060 <MX_SPI2_Init+0x74>)
 8003022:	2220      	movs	r2, #32
 8003024:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003026:	4b0e      	ldr	r3, [pc, #56]	@ (8003060 <MX_SPI2_Init+0x74>)
 8003028:	2200      	movs	r2, #0
 800302a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800302c:	4b0c      	ldr	r3, [pc, #48]	@ (8003060 <MX_SPI2_Init+0x74>)
 800302e:	2200      	movs	r2, #0
 8003030:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003032:	4b0b      	ldr	r3, [pc, #44]	@ (8003060 <MX_SPI2_Init+0x74>)
 8003034:	2200      	movs	r2, #0
 8003036:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8003038:	4b09      	ldr	r3, [pc, #36]	@ (8003060 <MX_SPI2_Init+0x74>)
 800303a:	2207      	movs	r2, #7
 800303c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800303e:	4b08      	ldr	r3, [pc, #32]	@ (8003060 <MX_SPI2_Init+0x74>)
 8003040:	2200      	movs	r2, #0
 8003042:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003044:	4b06      	ldr	r3, [pc, #24]	@ (8003060 <MX_SPI2_Init+0x74>)
 8003046:	2208      	movs	r2, #8
 8003048:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800304a:	4805      	ldr	r0, [pc, #20]	@ (8003060 <MX_SPI2_Init+0x74>)
 800304c:	f00a f980 	bl	800d350 <HAL_SPI_Init>
 8003050:	4603      	mov	r3, r0
 8003052:	2b00      	cmp	r3, #0
 8003054:	d001      	beq.n	800305a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8003056:	f000 f834 	bl	80030c2 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800305a:	bf00      	nop
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	200007bc 	.word	0x200007bc
 8003064:	40003800 	.word	0x40003800

08003068 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 800306c:	4b0f      	ldr	r3, [pc, #60]	@ (80030ac <MX_QUADSPI_Init+0x44>)
 800306e:	4a10      	ldr	r2, [pc, #64]	@ (80030b0 <MX_QUADSPI_Init+0x48>)
 8003070:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8003072:	4b0e      	ldr	r3, [pc, #56]	@ (80030ac <MX_QUADSPI_Init+0x44>)
 8003074:	2202      	movs	r2, #2
 8003076:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8003078:	4b0c      	ldr	r3, [pc, #48]	@ (80030ac <MX_QUADSPI_Init+0x44>)
 800307a:	2201      	movs	r2, #1
 800307c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800307e:	4b0b      	ldr	r3, [pc, #44]	@ (80030ac <MX_QUADSPI_Init+0x44>)
 8003080:	2200      	movs	r2, #0
 8003082:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8003084:	4b09      	ldr	r3, [pc, #36]	@ (80030ac <MX_QUADSPI_Init+0x44>)
 8003086:	2217      	movs	r2, #23
 8003088:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800308a:	4b08      	ldr	r3, [pc, #32]	@ (80030ac <MX_QUADSPI_Init+0x44>)
 800308c:	2200      	movs	r2, #0
 800308e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8003090:	4b06      	ldr	r3, [pc, #24]	@ (80030ac <MX_QUADSPI_Init+0x44>)
 8003092:	2200      	movs	r2, #0
 8003094:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8003096:	4805      	ldr	r0, [pc, #20]	@ (80030ac <MX_QUADSPI_Init+0x44>)
 8003098:	f008 f9bc 	bl	800b414 <HAL_QSPI_Init>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d001      	beq.n	80030a6 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 80030a2:	f000 f80e 	bl	80030c2 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80030a6:	bf00      	nop
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	20000820 	.word	0x20000820
 80030b0:	a0001000 	.word	0xa0001000

080030b4 <PeriphClock_Config>:


void PeriphClock_Config(void)
{
 80030b4:	b480      	push	{r7}
 80030b6:	af00      	add	r7, sp, #0

	/* Start automatic synchronization */
	HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
#endif

	return;
 80030b8:	bf00      	nop
}
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr

080030c2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80030c2:	b480      	push	{r7}
 80030c4:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80030c6:	b672      	cpsid	i
}
 80030c8:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80030ca:	bf00      	nop
 80030cc:	e7fd      	b.n	80030ca <Error_Handler+0x8>

080030ce <LL_RCC_SetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
{
 80030ce:	b480      	push	{r7}
 80030d0:	b083      	sub	sp, #12
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80030d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030de:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80030e2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4313      	orrs	r3, r2
 80030ea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80030ee:	bf00      	nop
 80030f0:	370c      	adds	r7, #12
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr

080030fa <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80030fa:	b480      	push	{r7}
 80030fc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80030fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003102:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003106:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800310a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800310e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003112:	bf00      	nop
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr

0800311c <LL_AHB2_GRP1_EnableClock>:
{
 800311c:	b480      	push	{r7}
 800311e:	b085      	sub	sp, #20
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003124:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003128:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800312a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	4313      	orrs	r3, r2
 8003132:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003134:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003138:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4013      	ands	r3, r2
 800313e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003140:	68fb      	ldr	r3, [r7, #12]
}
 8003142:	bf00      	nop
 8003144:	3714      	adds	r7, #20
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr

0800314e <LL_AHB3_GRP1_EnableClock>:
{
 800314e:	b480      	push	{r7}
 8003150:	b085      	sub	sp, #20
 8003152:	af00      	add	r7, sp, #0
 8003154:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8003156:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800315a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800315c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	4313      	orrs	r3, r2
 8003164:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8003166:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800316a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	4013      	ands	r3, r2
 8003170:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003172:	68fb      	ldr	r3, [r7, #12]
}
 8003174:	bf00      	nop
 8003176:	3714      	adds	r7, #20
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr

08003180 <LL_APB1_GRP1_EnableClock>:
{
 8003180:	b480      	push	{r7}
 8003182:	b085      	sub	sp, #20
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003188:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800318c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800318e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4313      	orrs	r3, r2
 8003196:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003198:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800319c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4013      	ands	r3, r2
 80031a2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80031a4:	68fb      	ldr	r3, [r7, #12]
}
 80031a6:	bf00      	nop
 80031a8:	3714      	adds	r7, #20
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr

080031b2 <LL_APB1_GRP2_EnableClock>:
{
 80031b2:	b480      	push	{r7}
 80031b4:	b085      	sub	sp, #20
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 80031ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031be:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80031c0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80031ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031ce:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	4013      	ands	r3, r2
 80031d4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80031d6:	68fb      	ldr	r3, [r7, #12]
}
 80031d8:	bf00      	nop
 80031da:	3714      	adds	r7, #20
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr

080031e4 <LL_APB2_GRP1_EnableClock>:
{
 80031e4:	b480      	push	{r7}
 80031e6:	b085      	sub	sp, #20
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80031ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031f0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80031f2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80031fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003200:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	4013      	ands	r3, r2
 8003206:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003208:	68fb      	ldr	r3, [r7, #12]
}
 800320a:	bf00      	nop
 800320c:	3714      	adds	r7, #20
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr

08003216 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003216:	b580      	push	{r7, lr}
 8003218:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 800321a:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800321e:	f7ff ff96 	bl	800314e <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8003222:	2200      	movs	r2, #0
 8003224:	2100      	movs	r1, #0
 8003226:	202e      	movs	r0, #46	@ 0x2e
 8003228:	f007 fa8f 	bl	800a74a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 800322c:	202e      	movs	r0, #46	@ 0x2e
 800322e:	f007 faa6 	bl	800a77e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003232:	bf00      	nop
 8003234:	bd80      	pop	{r7, pc}
	...

08003238 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a05      	ldr	r2, [pc, #20]	@ (800325c <HAL_IPCC_MspInit+0x24>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d103      	bne.n	8003252 <HAL_IPCC_MspInit+0x1a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 800324a:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800324e:	f7ff ff7e 	bl	800314e <LL_AHB3_GRP1_EnableClock>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
 8003252:	bf00      	nop
 8003254:	3708      	adds	r7, #8
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}
 800325a:	bf00      	nop
 800325c:	58000c00 	.word	0x58000c00

08003260 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b096      	sub	sp, #88	@ 0x58
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003268:	f107 0308 	add.w	r3, r7, #8
 800326c:	2250      	movs	r2, #80	@ 0x50
 800326e:	2100      	movs	r1, #0
 8003270:	4618      	mov	r0, r3
 8003272:	f010 ff3f 	bl	80140f4 <memset>
  if(hrtc->Instance==RTC)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a14      	ldr	r2, [pc, #80]	@ (80032cc <HAL_RTC_MspInit+0x6c>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d120      	bne.n	80032c2 <HAL_RTC_MspInit+0x62>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */
  HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 8003280:	f008 f8aa 	bl	800b3d8 <HAL_PWR_EnableBkUpAccess>

  /**
  *  Write twice the value to flush the APB-AHB bridge
  *  This bit shall be written in the register before writing the next one
  */
  HAL_PWR_EnableBkUpAccess();
 8003284:	f008 f8a8 	bl	800b3d8 <HAL_PWR_EnableBkUpAccess>

  __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE); /**< Select LSI as RTC Input */
 8003288:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800328c:	f7ff ff1f 	bl	80030ce <LL_RCC_SetRTCClockSource>
  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003290:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003294:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003296:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800329a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800329c:	f107 0308 	add.w	r3, r7, #8
 80032a0:	4618      	mov	r0, r3
 80032a2:	f009 fc98 	bl	800cbd6 <HAL_RCCEx_PeriphCLKConfig>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d001      	beq.n	80032b0 <HAL_RTC_MspInit+0x50>
    {
      Error_Handler();
 80032ac:	f7ff ff09 	bl	80030c2 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80032b0:	f7ff ff23 	bl	80030fa <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80032b4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80032b8:	f7ff ff62 	bl	8003180 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */
  HAL_RTCEx_EnableBypassShadow(hrtc);
 80032bc:	6878      	ldr	r0, [r7, #4]
 80032be:	f00a f811 	bl	800d2e4 <HAL_RTCEx_EnableBypassShadow>
  /* USER CODE END RTC_MspInit 1 */
  }

}
 80032c2:	bf00      	nop
 80032c4:	3758      	adds	r7, #88	@ 0x58
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	40002800 	.word	0x40002800

080032d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b09c      	sub	sp, #112	@ 0x70
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032d8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80032dc:	2200      	movs	r2, #0
 80032de:	601a      	str	r2, [r3, #0]
 80032e0:	605a      	str	r2, [r3, #4]
 80032e2:	609a      	str	r2, [r3, #8]
 80032e4:	60da      	str	r2, [r3, #12]
 80032e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80032e8:	f107 030c 	add.w	r3, r7, #12
 80032ec:	2250      	movs	r2, #80	@ 0x50
 80032ee:	2100      	movs	r1, #0
 80032f0:	4618      	mov	r0, r3
 80032f2:	f010 feff 	bl	80140f4 <memset>
  if(huart->Instance==USART1)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a5c      	ldr	r2, [pc, #368]	@ (800346c <HAL_UART_MspInit+0x19c>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d156      	bne.n	80033ae <HAL_UART_MspInit+0xde>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003300:	2301      	movs	r3, #1
 8003302:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003304:	2300      	movs	r3, #0
 8003306:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003308:	f107 030c 	add.w	r3, r7, #12
 800330c:	4618      	mov	r0, r3
 800330e:	f009 fc62 	bl	800cbd6 <HAL_RCCEx_PeriphCLKConfig>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d001      	beq.n	800331c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003318:	f7ff fed3 	bl	80030c2 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800331c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003320:	f7ff ff60 	bl	80031e4 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003324:	2002      	movs	r0, #2
 8003326:	f7ff fef9 	bl	800311c <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin;
 800332a:	23c0      	movs	r3, #192	@ 0xc0
 800332c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800332e:	2302      	movs	r3, #2
 8003330:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003332:	2301      	movs	r3, #1
 8003334:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003336:	2303      	movs	r3, #3
 8003338:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800333a:	2307      	movs	r3, #7
 800333c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800333e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003342:	4619      	mov	r1, r3
 8003344:	484a      	ldr	r0, [pc, #296]	@ (8003470 <HAL_UART_MspInit+0x1a0>)
 8003346:	f007 fd07 	bl	800ad58 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel4;
 800334a:	4b4a      	ldr	r3, [pc, #296]	@ (8003474 <HAL_UART_MspInit+0x1a4>)
 800334c:	4a4a      	ldr	r2, [pc, #296]	@ (8003478 <HAL_UART_MspInit+0x1a8>)
 800334e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003350:	4b48      	ldr	r3, [pc, #288]	@ (8003474 <HAL_UART_MspInit+0x1a4>)
 8003352:	220f      	movs	r2, #15
 8003354:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003356:	4b47      	ldr	r3, [pc, #284]	@ (8003474 <HAL_UART_MspInit+0x1a4>)
 8003358:	2210      	movs	r2, #16
 800335a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800335c:	4b45      	ldr	r3, [pc, #276]	@ (8003474 <HAL_UART_MspInit+0x1a4>)
 800335e:	2200      	movs	r2, #0
 8003360:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003362:	4b44      	ldr	r3, [pc, #272]	@ (8003474 <HAL_UART_MspInit+0x1a4>)
 8003364:	2280      	movs	r2, #128	@ 0x80
 8003366:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003368:	4b42      	ldr	r3, [pc, #264]	@ (8003474 <HAL_UART_MspInit+0x1a4>)
 800336a:	2200      	movs	r2, #0
 800336c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800336e:	4b41      	ldr	r3, [pc, #260]	@ (8003474 <HAL_UART_MspInit+0x1a4>)
 8003370:	2200      	movs	r2, #0
 8003372:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003374:	4b3f      	ldr	r3, [pc, #252]	@ (8003474 <HAL_UART_MspInit+0x1a4>)
 8003376:	2200      	movs	r2, #0
 8003378:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800337a:	4b3e      	ldr	r3, [pc, #248]	@ (8003474 <HAL_UART_MspInit+0x1a4>)
 800337c:	2200      	movs	r2, #0
 800337e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003380:	483c      	ldr	r0, [pc, #240]	@ (8003474 <HAL_UART_MspInit+0x1a4>)
 8003382:	f007 fa41 	bl	800a808 <HAL_DMA_Init>
 8003386:	4603      	mov	r3, r0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d001      	beq.n	8003390 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 800338c:	f7ff fe99 	bl	80030c2 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	4a38      	ldr	r2, [pc, #224]	@ (8003474 <HAL_UART_MspInit+0x1a4>)
 8003394:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003396:	4a37      	ldr	r2, [pc, #220]	@ (8003474 <HAL_UART_MspInit+0x1a4>)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800339c:	2200      	movs	r2, #0
 800339e:	2100      	movs	r1, #0
 80033a0:	2024      	movs	r0, #36	@ 0x24
 80033a2:	f007 f9d2 	bl	800a74a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80033a6:	2024      	movs	r0, #36	@ 0x24
 80033a8:	f007 f9e9 	bl	800a77e <HAL_NVIC_EnableIRQ>

  /* USER CODE END LPUART1_MspInit 1 */
  /* USER CODE END USART1_MspInit 1 */
  }

}
 80033ac:	e059      	b.n	8003462 <HAL_UART_MspInit+0x192>
  else  if(huart->Instance==LPUART1)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a32      	ldr	r2, [pc, #200]	@ (800347c <HAL_UART_MspInit+0x1ac>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d154      	bne.n	8003462 <HAL_UART_MspInit+0x192>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80033b8:	2302      	movs	r3, #2
 80033ba:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80033bc:	2300      	movs	r3, #0
 80033be:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80033c0:	f107 030c 	add.w	r3, r7, #12
 80033c4:	4618      	mov	r0, r3
 80033c6:	f009 fc06 	bl	800cbd6 <HAL_RCCEx_PeriphCLKConfig>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d001      	beq.n	80033d4 <HAL_UART_MspInit+0x104>
      Error_Handler();
 80033d0:	f7ff fe77 	bl	80030c2 <Error_Handler>
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80033d4:	2001      	movs	r0, #1
 80033d6:	f7ff feec 	bl	80031b2 <LL_APB1_GRP2_EnableClock>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80033da:	2004      	movs	r0, #4
 80033dc:	f7ff fe9e 	bl	800311c <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 80033e0:	2303      	movs	r3, #3
 80033e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033e4:	2302      	movs	r3, #2
 80033e6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e8:	2300      	movs	r3, #0
 80033ea:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ec:	2300      	movs	r3, #0
 80033ee:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80033f0:	2308      	movs	r3, #8
 80033f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033f4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80033f8:	4619      	mov	r1, r3
 80033fa:	4821      	ldr	r0, [pc, #132]	@ (8003480 <HAL_UART_MspInit+0x1b0>)
 80033fc:	f007 fcac 	bl	800ad58 <HAL_GPIO_Init>
    hdma_lpuart1_tx.Instance = DMA1_Channel4;
 8003400:	4b20      	ldr	r3, [pc, #128]	@ (8003484 <HAL_UART_MspInit+0x1b4>)
 8003402:	4a21      	ldr	r2, [pc, #132]	@ (8003488 <HAL_UART_MspInit+0x1b8>)
 8003404:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8003406:	4b1f      	ldr	r3, [pc, #124]	@ (8003484 <HAL_UART_MspInit+0x1b4>)
 8003408:	2211      	movs	r2, #17
 800340a:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800340c:	4b1d      	ldr	r3, [pc, #116]	@ (8003484 <HAL_UART_MspInit+0x1b4>)
 800340e:	2210      	movs	r2, #16
 8003410:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003412:	4b1c      	ldr	r3, [pc, #112]	@ (8003484 <HAL_UART_MspInit+0x1b4>)
 8003414:	2200      	movs	r2, #0
 8003416:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003418:	4b1a      	ldr	r3, [pc, #104]	@ (8003484 <HAL_UART_MspInit+0x1b4>)
 800341a:	2280      	movs	r2, #128	@ 0x80
 800341c:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800341e:	4b19      	ldr	r3, [pc, #100]	@ (8003484 <HAL_UART_MspInit+0x1b4>)
 8003420:	2200      	movs	r2, #0
 8003422:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003424:	4b17      	ldr	r3, [pc, #92]	@ (8003484 <HAL_UART_MspInit+0x1b4>)
 8003426:	2200      	movs	r2, #0
 8003428:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 800342a:	4b16      	ldr	r3, [pc, #88]	@ (8003484 <HAL_UART_MspInit+0x1b4>)
 800342c:	2200      	movs	r2, #0
 800342e:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003430:	4b14      	ldr	r3, [pc, #80]	@ (8003484 <HAL_UART_MspInit+0x1b4>)
 8003432:	2200      	movs	r2, #0
 8003434:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8003436:	4813      	ldr	r0, [pc, #76]	@ (8003484 <HAL_UART_MspInit+0x1b4>)
 8003438:	f007 f9e6 	bl	800a808 <HAL_DMA_Init>
 800343c:	4603      	mov	r3, r0
 800343e:	2b00      	cmp	r3, #0
 8003440:	d001      	beq.n	8003446 <HAL_UART_MspInit+0x176>
      Error_Handler();
 8003442:	f7ff fe3e 	bl	80030c2 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_lpuart1_tx);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a0e      	ldr	r2, [pc, #56]	@ (8003484 <HAL_UART_MspInit+0x1b4>)
 800344a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800344c:	4a0d      	ldr	r2, [pc, #52]	@ (8003484 <HAL_UART_MspInit+0x1b4>)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8003452:	2200      	movs	r2, #0
 8003454:	2100      	movs	r1, #0
 8003456:	2025      	movs	r0, #37	@ 0x25
 8003458:	f007 f977 	bl	800a74a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800345c:	2025      	movs	r0, #37	@ 0x25
 800345e:	f007 f98e 	bl	800a77e <HAL_NVIC_EnableIRQ>
}
 8003462:	bf00      	nop
 8003464:	3770      	adds	r7, #112	@ 0x70
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	40013800 	.word	0x40013800
 8003470:	48000400 	.word	0x48000400
 8003474:	20000604 	.word	0x20000604
 8003478:	40020444 	.word	0x40020444
 800347c:	40008000 	.word	0x40008000
 8003480:	48000800 	.word	0x48000800
 8003484:	200006f8 	.word	0x200006f8
 8003488:	40020044 	.word	0x40020044

0800348c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b088      	sub	sp, #32
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003494:	f107 030c 	add.w	r3, r7, #12
 8003498:	2200      	movs	r2, #0
 800349a:	601a      	str	r2, [r3, #0]
 800349c:	605a      	str	r2, [r3, #4]
 800349e:	609a      	str	r2, [r3, #8]
 80034a0:	60da      	str	r2, [r3, #12]
 80034a2:	611a      	str	r2, [r3, #16]
  
  if(hspi->Instance==SPI1)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a1d      	ldr	r2, [pc, #116]	@ (8003520 <HAL_SPI_MspInit+0x94>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d117      	bne.n	80034de <HAL_SPI_MspInit+0x52>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80034ae:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80034b2:	f7ff fe97 	bl	80031e4 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034b6:	2002      	movs	r0, #2
 80034b8:	f7ff fe30 	bl	800311c <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PB5     ------> SPI1_MOSI
    PB4     ------> SPI1_MISO
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = TRANS_MOSI_Pin|TRANS_MISO_Pin|TRANS_SCK_Pin;
 80034bc:	2338      	movs	r3, #56	@ 0x38
 80034be:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034c0:	2302      	movs	r3, #2
 80034c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c4:	2300      	movs	r3, #0
 80034c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80034c8:	2302      	movs	r3, #2
 80034ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80034cc:	2305      	movs	r3, #5
 80034ce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034d0:	f107 030c 	add.w	r3, r7, #12
 80034d4:	4619      	mov	r1, r3
 80034d6:	4813      	ldr	r0, [pc, #76]	@ (8003524 <HAL_SPI_MspInit+0x98>)
 80034d8:	f007 fc3e 	bl	800ad58 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 80034dc:	e01c      	b.n	8003518 <HAL_SPI_MspInit+0x8c>
  else if(hspi->Instance==SPI2)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a11      	ldr	r2, [pc, #68]	@ (8003528 <HAL_SPI_MspInit+0x9c>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d117      	bne.n	8003518 <HAL_SPI_MspInit+0x8c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80034e8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80034ec:	f7ff fe48 	bl	8003180 <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034f0:	2002      	movs	r0, #2
 80034f2:	f7ff fe13 	bl	800311c <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80034f6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80034fa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034fc:	2302      	movs	r3, #2
 80034fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003500:	2300      	movs	r3, #0
 8003502:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003504:	2300      	movs	r3, #0
 8003506:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003508:	2305      	movs	r3, #5
 800350a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800350c:	f107 030c 	add.w	r3, r7, #12
 8003510:	4619      	mov	r1, r3
 8003512:	4804      	ldr	r0, [pc, #16]	@ (8003524 <HAL_SPI_MspInit+0x98>)
 8003514:	f007 fc20 	bl	800ad58 <HAL_GPIO_Init>
}
 8003518:	bf00      	nop
 800351a:	3720      	adds	r7, #32
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}
 8003520:	40013000 	.word	0x40013000
 8003524:	48000400 	.word	0x48000400
 8003528:	40003800 	.word	0x40003800

0800352c <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b088      	sub	sp, #32
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003534:	f107 030c 	add.w	r3, r7, #12
 8003538:	2200      	movs	r2, #0
 800353a:	601a      	str	r2, [r3, #0]
 800353c:	605a      	str	r2, [r3, #4]
 800353e:	609a      	str	r2, [r3, #8]
 8003540:	60da      	str	r2, [r3, #12]
 8003542:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a22      	ldr	r2, [pc, #136]	@ (80035d4 <HAL_QSPI_MspInit+0xa8>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d13e      	bne.n	80035cc <HAL_QSPI_MspInit+0xa0>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800354e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8003552:	f7ff fdfc 	bl	800314e <LL_AHB3_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003556:	2002      	movs	r0, #2
 8003558:	f7ff fde0 	bl	800311c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800355c:	2001      	movs	r0, #1
 800355e:	f7ff fddd 	bl	800311c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003562:	2008      	movs	r0, #8
 8003564:	f7ff fdda 	bl	800311c <LL_AHB2_GRP1_EnableClock>
    PD7     ------> QUADSPI_BK1_IO3
    PD3     ------> QUADSPI_BK1_NCS
    PD5     ------> QUADSPI_BK1_IO1
    PD6     ------> QUADSPI_BK1_IO2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003568:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800356c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800356e:	2302      	movs	r3, #2
 8003570:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003572:	2300      	movs	r3, #0
 8003574:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003576:	2300      	movs	r3, #0
 8003578:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800357a:	230a      	movs	r3, #10
 800357c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800357e:	f107 030c 	add.w	r3, r7, #12
 8003582:	4619      	mov	r1, r3
 8003584:	4814      	ldr	r0, [pc, #80]	@ (80035d8 <HAL_QSPI_MspInit+0xac>)
 8003586:	f007 fbe7 	bl	800ad58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800358a:	2308      	movs	r3, #8
 800358c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800358e:	2302      	movs	r3, #2
 8003590:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003592:	2300      	movs	r3, #0
 8003594:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003596:	2300      	movs	r3, #0
 8003598:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800359a:	230a      	movs	r3, #10
 800359c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800359e:	f107 030c 	add.w	r3, r7, #12
 80035a2:	4619      	mov	r1, r3
 80035a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035a8:	f007 fbd6 	bl	800ad58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 80035ac:	23e8      	movs	r3, #232	@ 0xe8
 80035ae:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035b0:	2302      	movs	r3, #2
 80035b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035b4:	2300      	movs	r3, #0
 80035b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035b8:	2300      	movs	r3, #0
 80035ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80035bc:	230a      	movs	r3, #10
 80035be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80035c0:	f107 030c 	add.w	r3, r7, #12
 80035c4:	4619      	mov	r1, r3
 80035c6:	4805      	ldr	r0, [pc, #20]	@ (80035dc <HAL_QSPI_MspInit+0xb0>)
 80035c8:	f007 fbc6 	bl	800ad58 <HAL_GPIO_Init>

  /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 80035cc:	bf00      	nop
 80035ce:	3720      	adds	r7, #32
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	a0001000 	.word	0xa0001000
 80035d8:	48000400 	.word	0x48000400
 80035dc:	48000c00 	.word	0x48000c00

080035e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80035e0:	b480      	push	{r7}
 80035e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80035e4:	bf00      	nop
 80035e6:	e7fd      	b.n	80035e4 <NMI_Handler+0x4>

080035e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80035e8:	b480      	push	{r7}
 80035ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80035ec:	bf00      	nop
 80035ee:	e7fd      	b.n	80035ec <HardFault_Handler+0x4>

080035f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80035f0:	b480      	push	{r7}
 80035f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80035f4:	bf00      	nop
 80035f6:	e7fd      	b.n	80035f4 <MemManage_Handler+0x4>

080035f8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80035f8:	b480      	push	{r7}
 80035fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80035fc:	bf00      	nop
 80035fe:	e7fd      	b.n	80035fc <BusFault_Handler+0x4>

08003600 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003600:	b480      	push	{r7}
 8003602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003604:	bf00      	nop
 8003606:	e7fd      	b.n	8003604 <UsageFault_Handler+0x4>

08003608 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003608:	b480      	push	{r7}
 800360a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800360c:	bf00      	nop
 800360e:	46bd      	mov	sp, r7
 8003610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003614:	4770      	bx	lr

08003616 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003616:	b480      	push	{r7}
 8003618:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800361a:	bf00      	nop
 800361c:	46bd      	mov	sp, r7
 800361e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003622:	4770      	bx	lr

08003624 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003624:	b480      	push	{r7}
 8003626:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003628:	bf00      	nop
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr

08003632 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003632:	b580      	push	{r7, lr}
 8003634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003636:	f006 ff09 	bl	800a44c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800363a:	bf00      	nop
 800363c:	bd80      	pop	{r7, pc}
	...

08003640 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003644:	4802      	ldr	r0, [pc, #8]	@ (8003650 <USART1_IRQHandler+0x10>)
 8003646:	f00a febb 	bl	800e3c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800364a:	bf00      	nop
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	20000570 	.word	0x20000570

08003654 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8003658:	f007 fe14 	bl	800b284 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 800365c:	bf00      	nop
 800365e:	bd80      	pop	{r7, pc}

08003660 <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003664:	4802      	ldr	r0, [pc, #8]	@ (8003670 <DMA2_Channel4_IRQHandler+0x10>)
 8003666:	f007 fa35 	bl	800aad4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 800366a:	bf00      	nop
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	20000604 	.word	0x20000604

08003674 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8003678:	f001 fd1a 	bl	80050b0 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 800367c:	bf00      	nop
 800367e:	bd80      	pop	{r7, pc}

08003680 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8003684:	f001 fd4a 	bl	800511c <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8003688:	bf00      	nop
 800368a:	bd80      	pop	{r7, pc}

0800368c <EXTI15_10_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void PUSH_BUTTON_SW_EXTI_IRQHandler(void)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8003690:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003694:	f007 fdde 	bl	800b254 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003698:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800369c:	f007 fdda 	bl	800b254 <HAL_GPIO_EXTI_IRQHandler>
}
 80036a0:	bf00      	nop
 80036a2:	bd80      	pop	{r7, pc}

080036a4 <RTC_WKUP_IRQHandler>:



void RTC_WKUP_IRQHandler(void)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	af00      	add	r7, sp, #0
  HAL_RTCEx_WakeUpTimerIRQHandler();
 80036a8:	f7fe fca8 	bl	8001ffc <HW_TS_RTC_Wakeup_Handler>
}
 80036ac:	bf00      	nop
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <TIM1_TRG_COM_TIM17_IRQHandler>:
  * @brief  This function handles TIM17 IRQ Handler.
  * @param  None
  * @retval None
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	af00      	add	r7, sp, #0
  BSP_PWM_LED_IRQHandler();
 80036b4:	f006 f84c 	bl	8009750 <BSP_PWM_LED_IRQHandler>
}
 80036b8:	bf00      	nop
 80036ba:	bd80      	pop	{r7, pc}

080036bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80036bc:	b480      	push	{r7}
 80036be:	af00      	add	r7, sp, #0
  return 1;
 80036c0:	2301      	movs	r3, #1
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr

080036cc <_kill>:

int _kill(int pid, int sig)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b082      	sub	sp, #8
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80036d6:	f010 fd85 	bl	80141e4 <__errno>
 80036da:	4603      	mov	r3, r0
 80036dc:	2216      	movs	r2, #22
 80036de:	601a      	str	r2, [r3, #0]
  return -1;
 80036e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3708      	adds	r7, #8
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}

080036ec <_exit>:

void _exit (int status)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80036f4:	f04f 31ff 	mov.w	r1, #4294967295
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f7ff ffe7 	bl	80036cc <_kill>
  while (1) {}    /* Make sure we hang here */
 80036fe:	bf00      	nop
 8003700:	e7fd      	b.n	80036fe <_exit+0x12>

08003702 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003702:	b580      	push	{r7, lr}
 8003704:	b086      	sub	sp, #24
 8003706:	af00      	add	r7, sp, #0
 8003708:	60f8      	str	r0, [r7, #12]
 800370a:	60b9      	str	r1, [r7, #8]
 800370c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800370e:	2300      	movs	r3, #0
 8003710:	617b      	str	r3, [r7, #20]
 8003712:	e00a      	b.n	800372a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003714:	f3af 8000 	nop.w
 8003718:	4601      	mov	r1, r0
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	1c5a      	adds	r2, r3, #1
 800371e:	60ba      	str	r2, [r7, #8]
 8003720:	b2ca      	uxtb	r2, r1
 8003722:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	3301      	adds	r3, #1
 8003728:	617b      	str	r3, [r7, #20]
 800372a:	697a      	ldr	r2, [r7, #20]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	429a      	cmp	r2, r3
 8003730:	dbf0      	blt.n	8003714 <_read+0x12>
  }

  return len;
 8003732:	687b      	ldr	r3, [r7, #4]
}
 8003734:	4618      	mov	r0, r3
 8003736:	3718      	adds	r7, #24
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}

0800373c <_close>:
  }
  return len;
}

int _close(int file)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003744:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003748:	4618      	mov	r0, r3
 800374a:	370c      	adds	r7, #12
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr

08003754 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003754:	b480      	push	{r7}
 8003756:	b083      	sub	sp, #12
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
 800375c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003764:	605a      	str	r2, [r3, #4]
  return 0;
 8003766:	2300      	movs	r3, #0
}
 8003768:	4618      	mov	r0, r3
 800376a:	370c      	adds	r7, #12
 800376c:	46bd      	mov	sp, r7
 800376e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003772:	4770      	bx	lr

08003774 <_isatty>:

int _isatty(int file)
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800377c:	2301      	movs	r3, #1
}
 800377e:	4618      	mov	r0, r3
 8003780:	370c      	adds	r7, #12
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr

0800378a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800378a:	b480      	push	{r7}
 800378c:	b085      	sub	sp, #20
 800378e:	af00      	add	r7, sp, #0
 8003790:	60f8      	str	r0, [r7, #12]
 8003792:	60b9      	str	r1, [r7, #8]
 8003794:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003796:	2300      	movs	r3, #0
}
 8003798:	4618      	mov	r0, r3
 800379a:	3714      	adds	r7, #20
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b086      	sub	sp, #24
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80037ac:	4a14      	ldr	r2, [pc, #80]	@ (8003800 <_sbrk+0x5c>)
 80037ae:	4b15      	ldr	r3, [pc, #84]	@ (8003804 <_sbrk+0x60>)
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80037b8:	4b13      	ldr	r3, [pc, #76]	@ (8003808 <_sbrk+0x64>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d102      	bne.n	80037c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80037c0:	4b11      	ldr	r3, [pc, #68]	@ (8003808 <_sbrk+0x64>)
 80037c2:	4a12      	ldr	r2, [pc, #72]	@ (800380c <_sbrk+0x68>)
 80037c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80037c6:	4b10      	ldr	r3, [pc, #64]	@ (8003808 <_sbrk+0x64>)
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	4413      	add	r3, r2
 80037ce:	693a      	ldr	r2, [r7, #16]
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d207      	bcs.n	80037e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80037d4:	f010 fd06 	bl	80141e4 <__errno>
 80037d8:	4603      	mov	r3, r0
 80037da:	220c      	movs	r2, #12
 80037dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80037de:	f04f 33ff 	mov.w	r3, #4294967295
 80037e2:	e009      	b.n	80037f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80037e4:	4b08      	ldr	r3, [pc, #32]	@ (8003808 <_sbrk+0x64>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80037ea:	4b07      	ldr	r3, [pc, #28]	@ (8003808 <_sbrk+0x64>)
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4413      	add	r3, r2
 80037f2:	4a05      	ldr	r2, [pc, #20]	@ (8003808 <_sbrk+0x64>)
 80037f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80037f6:	68fb      	ldr	r3, [r7, #12]
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3718      	adds	r7, #24
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}
 8003800:	20030000 	.word	0x20030000
 8003804:	00001000 	.word	0x00001000
 8003808:	20000864 	.word	0x20000864
 800380c:	20002660 	.word	0x20002660

08003810 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8003810:	b480      	push	{r7}
 8003812:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 8003814:	4b03      	ldr	r3, [pc, #12]	@ (8003824 <LL_FLASH_GetUDN+0x14>)
 8003816:	681b      	ldr	r3, [r3, #0]
}
 8003818:	4618      	mov	r0, r3
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr
 8003822:	bf00      	nop
 8003824:	1fff7580 	.word	0x1fff7580

08003828 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8003828:	b480      	push	{r7}
 800382a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800382c:	4b03      	ldr	r3, [pc, #12]	@ (800383c <LL_FLASH_GetDeviceID+0x14>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	b2db      	uxtb	r3, r3
}
 8003832:	4618      	mov	r0, r3
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr
 800383c:	1fff7584 	.word	0x1fff7584

08003840 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8003840:	b480      	push	{r7}
 8003842:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8003844:	4b03      	ldr	r3, [pc, #12]	@ (8003854 <LL_FLASH_GetSTCompanyID+0x14>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	0a1b      	lsrs	r3, r3, #8
}
 800384a:	4618      	mov	r0, r3
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr
 8003854:	1fff7584 	.word	0x1fff7584

08003858 <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 8003858:	b5f0      	push	{r4, r5, r6, r7, lr}
 800385a:	b0b1      	sub	sp, #196	@ 0xc4
 800385c:	af04      	add	r7, sp, #16
  SHCI_CmdStatus_t status;
  /* USER CODE BEGIN APP_BLE_Init_1 */
  WirelessFwInfo_t wireless_info_instance;
  WirelessFwInfo_t *p_wireless_info = &wireless_info_instance;  
 800385e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003862:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  char StackVersion[23];
  char StackBranch[20];
  char FusVersion[20];
  const uint8_t *bdaddr;  
  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 8003866:	4b9e      	ldr	r3, [pc, #632]	@ (8003ae0 <APP_BLE_Init+0x288>)
 8003868:	1d3c      	adds	r4, r7, #4
 800386a:	461d      	mov	r5, r3
 800386c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800386e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003870:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003872:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003874:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003876:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003878:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800387c:	c403      	stmia	r4!, {r0, r1}
 800387e:	8022      	strh	r2, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 8003880:	f000 fe24 	bl	80044cc <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 8003884:	2101      	movs	r1, #1
 8003886:	2002      	movs	r0, #2
 8003888:	f00f faaa 	bl	8012de0 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800388c:	4a95      	ldr	r2, [pc, #596]	@ (8003ae4 <APP_BLE_Init+0x28c>)
 800388e:	2100      	movs	r1, #0
 8003890:	2004      	movs	r0, #4
 8003892:	f00f fbd1 	bl	8013038 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 8003896:	1d3b      	adds	r3, r7, #4
 8003898:	4618      	mov	r0, r3
 800389a:	f00d fde5 	bl	8011468 <SHCI_C2_BLE_Init>
 800389e:	4603      	mov	r3, r0
 80038a0:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
  if (status != SHCI_Success)
 80038a4:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d012      	beq.n	80038d2 <APP_BLE_Init+0x7a>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
 80038ac:	488e      	ldr	r0, [pc, #568]	@ (8003ae8 <APP_BLE_Init+0x290>)
 80038ae:	f00d f954 	bl	8010b5a <DbgTraceGetFileName>
 80038b2:	4601      	mov	r1, r0
 80038b4:	f240 134f 	movw	r3, #335	@ 0x14f
 80038b8:	4a8c      	ldr	r2, [pc, #560]	@ (8003aec <APP_BLE_Init+0x294>)
 80038ba:	488d      	ldr	r0, [pc, #564]	@ (8003af0 <APP_BLE_Init+0x298>)
 80038bc:	f010 fab2 	bl	8013e24 <iprintf>
 80038c0:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 80038c4:	4619      	mov	r1, r3
 80038c6:	488b      	ldr	r0, [pc, #556]	@ (8003af4 <APP_BLE_Init+0x29c>)
 80038c8:	f010 faac 	bl	8013e24 <iprintf>
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 80038cc:	f7ff fbf9 	bl	80030c2 <Error_Handler>
 80038d0:	e00c      	b.n	80038ec <APP_BLE_Init+0x94>
  }
  else
  {
    APP_DBG_MSG("  Success: SHCI_C2_BLE_Init command\n\r");
 80038d2:	4885      	ldr	r0, [pc, #532]	@ (8003ae8 <APP_BLE_Init+0x290>)
 80038d4:	f00d f941 	bl	8010b5a <DbgTraceGetFileName>
 80038d8:	4601      	mov	r1, r0
 80038da:	f240 1355 	movw	r3, #341	@ 0x155
 80038de:	4a83      	ldr	r2, [pc, #524]	@ (8003aec <APP_BLE_Init+0x294>)
 80038e0:	4883      	ldr	r0, [pc, #524]	@ (8003af0 <APP_BLE_Init+0x298>)
 80038e2:	f010 fa9f 	bl	8013e24 <iprintf>
 80038e6:	4884      	ldr	r0, [pc, #528]	@ (8003af8 <APP_BLE_Init+0x2a0>)
 80038e8:	f010 fb04 	bl	8013ef4 <puts>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 80038ec:	f000 fe04 	bl	80044f8 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 80038f0:	f00e fc5a 	bl	80121a8 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 80038f4:	4b81      	ldr	r3, [pc, #516]	@ (8003afc <APP_BLE_Init+0x2a4>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 80038fc:	4b7f      	ldr	r3, [pc, #508]	@ (8003afc <APP_BLE_Init+0x2a4>)
 80038fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003902:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_UPDATE_ID, UTIL_SEQ_RFU, Adv_Update);
 8003904:	4a7e      	ldr	r2, [pc, #504]	@ (8003b00 <APP_BLE_Init+0x2a8>)
 8003906:	2100      	movs	r1, #0
 8003908:	2001      	movs	r0, #1
 800390a:	f00f fb95 	bl	8013038 <UTIL_SEQ_RegTask>
#endif /* BLE_CFG_OTA_REBOOT_CHAR != 0 */

  /**
   * Initialize DIS Application
   */
  DISAPP_Init();
 800390e:	f001 fa81 	bl	8004e14 <DISAPP_Init>
   * Initialize HRS Application
   */
//  HRSAPP_Init();

  /* USER CODE BEGIN APP_BLE_Init_3 */
  a_ManufData[sizeof(a_ManufData)-11] = CFG_DEV_ID_HEARTRATE;
 8003912:	4b7c      	ldr	r3, [pc, #496]	@ (8003b04 <APP_BLE_Init+0x2ac>)
 8003914:	2289      	movs	r2, #137	@ 0x89
 8003916:	70da      	strb	r2, [r3, #3]
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Create timer to handle the connection state machine
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Mgr);
 8003918:	4b7b      	ldr	r3, [pc, #492]	@ (8003b08 <APP_BLE_Init+0x2b0>)
 800391a:	2200      	movs	r2, #0
 800391c:	497b      	ldr	r1, [pc, #492]	@ (8003b0c <APP_BLE_Init+0x2b4>)
 800391e:	2000      	movs	r0, #0
 8003920:	f7fe fd0e 	bl	8002340 <HW_TS_Create>

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = AD_TYPE_16_BIT_SERV_UUID;
 8003924:	4b75      	ldr	r3, [pc, #468]	@ (8003afc <APP_BLE_Init+0x2a4>)
 8003926:	2202      	movs	r2, #2
 8003928:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 1;
 800392a:	4b74      	ldr	r3, [pc, #464]	@ (8003afc <APP_BLE_Init+0x2a4>)
 800392c:	2201      	movs	r2, #1
 800392e:	761a      	strb	r2, [r3, #24]
  Add_Advertisment_Service_UUID(HEART_RATE_SERVICE_UUID);
 8003930:	f641 000d 	movw	r0, #6157	@ 0x180d
 8003934:	f001 f9da 	bl	8004cec <Add_Advertisment_Service_UUID>
//  Add_Advertisment_Service_UUID(0x181C);

  /* Initialize intervals for reconnexion without intervals update */
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 8003938:	4b75      	ldr	r3, [pc, #468]	@ (8003b10 <APP_BLE_Init+0x2b8>)
 800393a:	2280      	movs	r2, #128	@ 0x80
 800393c:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 800393e:	4b75      	ldr	r3, [pc, #468]	@ (8003b14 <APP_BLE_Init+0x2bc>)
 8003940:	22a0      	movs	r2, #160	@ 0xa0
 8003942:	801a      	strh	r2, [r3, #0]

  /**
   * Start to Advertise to be connected by Collector
   */
  Adv_Request(APP_BLE_FAST_ADV);
 8003944:	2001      	movs	r0, #1
 8003946:	f001 f88b 	bl	8004a60 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

   /* Displays the board information: MAC Address, Stack version, FUS version*/ 
   if (SHCI_GetWirelessFwInfo(p_wireless_info) != SHCI_Success)
 800394a:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 800394e:	f00d fdcf 	bl	80114f0 <SHCI_GetWirelessFwInfo>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	f040 8092 	bne.w	8003a7e <APP_BLE_Init+0x226>
   {
     // Error
   }
   else
   {
     bdaddr= BleGetBdAddress();
 800395a:	f001 f983 	bl	8004c64 <BleGetBdAddress>
 800395e:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
     sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 8003962:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003966:	3305      	adds	r3, #5
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	461d      	mov	r5, r3
 800396c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003970:	3304      	adds	r3, #4
 8003972:	781b      	ldrb	r3, [r3, #0]
 8003974:	461e      	mov	r6, r3
 8003976:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800397a:	3303      	adds	r3, #3
 800397c:	781b      	ldrb	r3, [r3, #0]
 800397e:	461a      	mov	r2, r3
 8003980:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003984:	3302      	adds	r3, #2
 8003986:	781b      	ldrb	r3, [r3, #0]
 8003988:	4619      	mov	r1, r3
 800398a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800398e:	3301      	adds	r3, #1
 8003990:	781b      	ldrb	r3, [r3, #0]
 8003992:	461c      	mov	r4, r3
 8003994:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 800399e:	9303      	str	r3, [sp, #12]
 80039a0:	9402      	str	r4, [sp, #8]
 80039a2:	9101      	str	r1, [sp, #4]
 80039a4:	9200      	str	r2, [sp, #0]
 80039a6:	4633      	mov	r3, r6
 80039a8:	462a      	mov	r2, r5
 80039aa:	495b      	ldr	r1, [pc, #364]	@ (8003b18 <APP_BLE_Init+0x2c0>)
 80039ac:	f010 faaa 	bl	8013f04 <siprintf>
     sprintf(StackVersion, "BLE Stack=v%d.%d.%d", p_wireless_info->VersionMajor, p_wireless_info->VersionMinor, p_wireless_info->VersionSub);
 80039b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80039b4:	781b      	ldrb	r3, [r3, #0]
 80039b6:	461a      	mov	r2, r3
 80039b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80039bc:	785b      	ldrb	r3, [r3, #1]
 80039be:	4619      	mov	r1, r3
 80039c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80039c4:	789b      	ldrb	r3, [r3, #2]
 80039c6:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 80039ca:	9300      	str	r3, [sp, #0]
 80039cc:	460b      	mov	r3, r1
 80039ce:	4953      	ldr	r1, [pc, #332]	@ (8003b1c <APP_BLE_Init+0x2c4>)
 80039d0:	f010 fa98 	bl	8013f04 <siprintf>
     sprintf(StackBranch, "Branch=%d Type=%d", p_wireless_info->VersionBranch, p_wireless_info->VersionReleaseType);
 80039d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80039d8:	78db      	ldrb	r3, [r3, #3]
 80039da:	461a      	mov	r2, r3
 80039dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80039e0:	791b      	ldrb	r3, [r3, #4]
 80039e2:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 80039e6:	494e      	ldr	r1, [pc, #312]	@ (8003b20 <APP_BLE_Init+0x2c8>)
 80039e8:	f010 fa8c 	bl	8013f04 <siprintf>
     sprintf(FusVersion, "FUS v%d.%d.%d", p_wireless_info->FusVersionMajor, p_wireless_info->FusVersionMinor, p_wireless_info->FusVersionSub);
 80039ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80039f0:	7a9b      	ldrb	r3, [r3, #10]
 80039f2:	461a      	mov	r2, r3
 80039f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80039f8:	7adb      	ldrb	r3, [r3, #11]
 80039fa:	4619      	mov	r1, r3
 80039fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003a00:	7b1b      	ldrb	r3, [r3, #12]
 8003a02:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8003a06:	9300      	str	r3, [sp, #0]
 8003a08:	460b      	mov	r3, r1
 8003a0a:	4946      	ldr	r1, [pc, #280]	@ (8003b24 <APP_BLE_Init+0x2cc>)
 8003a0c:	f010 fa7a 	bl	8013f04 <siprintf>
        
     BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 8003a10:	2100      	movs	r1, #0
 8003a12:	2000      	movs	r0, #0
 8003a14:	f006 fa8a 	bl	8009f2c <BSP_LCD_Clear>
     BSP_LCD_Refresh(0);
 8003a18:	2000      	movs	r0, #0
 8003a1a:	f006 f95f 	bl	8009cdc <BSP_LCD_Refresh>
     UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)BdAddress, LEFT_MODE);
 8003a1e:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 8003a22:	2303      	movs	r3, #3
 8003a24:	2100      	movs	r1, #0
 8003a26:	2000      	movs	r0, #0
 8003a28:	f00e ffc0 	bl	80129ac <UTIL_LCD_DisplayStringAt>
     UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)StackVersion, LEFT_MODE);
 8003a2c:	f00e ff5c 	bl	80128e8 <UTIL_LCD_GetFont>
 8003a30:	4603      	mov	r3, r0
 8003a32:	88db      	ldrh	r3, [r3, #6]
 8003a34:	4619      	mov	r1, r3
 8003a36:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	2000      	movs	r0, #0
 8003a3e:	f00e ffb5 	bl	80129ac <UTIL_LCD_DisplayStringAt>
     UTIL_LCD_DisplayStringAt(0, LINE(2), (uint8_t *)StackBranch, LEFT_MODE);
 8003a42:	f00e ff51 	bl	80128e8 <UTIL_LCD_GetFont>
 8003a46:	4603      	mov	r3, r0
 8003a48:	88db      	ldrh	r3, [r3, #6]
 8003a4a:	005b      	lsls	r3, r3, #1
 8003a4c:	4619      	mov	r1, r3
 8003a4e:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8003a52:	2303      	movs	r3, #3
 8003a54:	2000      	movs	r0, #0
 8003a56:	f00e ffa9 	bl	80129ac <UTIL_LCD_DisplayStringAt>
     UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)FusVersion, LEFT_MODE);
 8003a5a:	f00e ff45 	bl	80128e8 <UTIL_LCD_GetFont>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	88db      	ldrh	r3, [r3, #6]
 8003a62:	461a      	mov	r2, r3
 8003a64:	4613      	mov	r3, r2
 8003a66:	005b      	lsls	r3, r3, #1
 8003a68:	4413      	add	r3, r2
 8003a6a:	4619      	mov	r1, r3
 8003a6c:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8003a70:	2303      	movs	r3, #3
 8003a72:	2000      	movs	r0, #0
 8003a74:	f00e ff9a 	bl	80129ac <UTIL_LCD_DisplayStringAt>
     BSP_LCD_Refresh(0);
 8003a78:	2000      	movs	r0, #0
 8003a7a:	f006 f92f 	bl	8009cdc <BSP_LCD_Refresh>
   }
   HAL_Delay(4000);
 8003a7e:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8003a82:	f7fd fed7 	bl	8001834 <HAL_Delay>
   /* Displays Application */
   BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 8003a86:	2100      	movs	r1, #0
 8003a88:	2000      	movs	r0, #0
 8003a8a:	f006 fa4f 	bl	8009f2c <BSP_LCD_Clear>
   BSP_LCD_Refresh(0);
 8003a8e:	2000      	movs	r0, #0
 8003a90:	f006 f924 	bl	8009cdc <BSP_LCD_Refresh>
   UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)"ST BLE Heart Rate", CENTER_MODE);
 8003a94:	2301      	movs	r3, #1
 8003a96:	4a24      	ldr	r2, [pc, #144]	@ (8003b28 <APP_BLE_Init+0x2d0>)
 8003a98:	2100      	movs	r1, #0
 8003a9a:	2000      	movs	r0, #0
 8003a9c:	f00e ff86 	bl	80129ac <UTIL_LCD_DisplayStringAt>
   UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)BdAddress, LEFT_MODE);
 8003aa0:	f00e ff22 	bl	80128e8 <UTIL_LCD_GetFont>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	88db      	ldrh	r3, [r3, #6]
 8003aa8:	4619      	mov	r1, r3
 8003aaa:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 8003aae:	2303      	movs	r3, #3
 8003ab0:	2000      	movs	r0, #0
 8003ab2:	f00e ff7b 	bl	80129ac <UTIL_LCD_DisplayStringAt>
   UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)"ADVERTISING", LEFT_MODE);
 8003ab6:	f00e ff17 	bl	80128e8 <UTIL_LCD_GetFont>
 8003aba:	4603      	mov	r3, r0
 8003abc:	88db      	ldrh	r3, [r3, #6]
 8003abe:	461a      	mov	r2, r3
 8003ac0:	4613      	mov	r3, r2
 8003ac2:	005b      	lsls	r3, r3, #1
 8003ac4:	4413      	add	r3, r2
 8003ac6:	4619      	mov	r1, r3
 8003ac8:	2303      	movs	r3, #3
 8003aca:	4a18      	ldr	r2, [pc, #96]	@ (8003b2c <APP_BLE_Init+0x2d4>)
 8003acc:	2000      	movs	r0, #0
 8003ace:	f00e ff6d 	bl	80129ac <UTIL_LCD_DisplayStringAt>
   BSP_LCD_Refresh(0);
 8003ad2:	2000      	movs	r0, #0
 8003ad4:	f006 f902 	bl	8009cdc <BSP_LCD_Refresh>
  /* USER CODE END APP_BLE_Init_2 */

  return;
 8003ad8:	bf00      	nop
}
 8003ada:	37b4      	adds	r7, #180	@ 0xb4
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ae0:	0801664c 	.word	0x0801664c
 8003ae4:	08010cf5 	.word	0x08010cf5
 8003ae8:	080164d0 	.word	0x080164d0
 8003aec:	08017fac 	.word	0x08017fac
 8003af0:	0801655c 	.word	0x0801655c
 8003af4:	08016574 	.word	0x08016574
 8003af8:	080165ac 	.word	0x080165ac
 8003afc:	20000870 	.word	0x20000870
 8003b00:	08004d55 	.word	0x08004d55
 8003b04:	20000008 	.word	0x20000008
 8003b08:	08004d45 	.word	0x08004d45
 8003b0c:	200008f1 	.word	0x200008f1
 8003b10:	200008f4 	.word	0x200008f4
 8003b14:	200008f6 	.word	0x200008f6
 8003b18:	080165d4 	.word	0x080165d4
 8003b1c:	080165f4 	.word	0x080165f4
 8003b20:	08016608 	.word	0x08016608
 8003b24:	0801661c 	.word	0x0801661c
 8003b28:	0801662c 	.word	0x0801662c
 8003b2c:	08016640 	.word	0x08016640

08003b30 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 8003b30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b32:	b097      	sub	sp, #92	@ 0x5c
 8003b34:	af04      	add	r7, sp, #16
 8003b36:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  uint8_t           Tx_phy, Rx_phy;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 8003b38:	2392      	movs	r3, #146	@ 0x92
 8003b3a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  /* USER CODE BEGIN SVCCTL_App_Notification */
  char BdAddress[20];
  const uint8_t *bdaddr;  
  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	3301      	adds	r3, #1
 8003b42:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (p_event_pckt->evt)
 8003b44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b46:	781b      	ldrb	r3, [r3, #0]
 8003b48:	2bff      	cmp	r3, #255	@ 0xff
 8003b4a:	f000 824c 	beq.w	8003fe6 <SVCCTL_App_Notification+0x4b6>
 8003b4e:	2bff      	cmp	r3, #255	@ 0xff
 8003b50:	f300 8418 	bgt.w	8004384 <SVCCTL_App_Notification+0x854>
 8003b54:	2b05      	cmp	r3, #5
 8003b56:	d004      	beq.n	8003b62 <SVCCTL_App_Notification+0x32>
 8003b58:	2b3e      	cmp	r3, #62	@ 0x3e
 8003b5a:	f000 8087 	beq.w	8003c6c <SVCCTL_App_Notification+0x13c>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 8003b5e:	f000 bc11 	b.w	8004384 <SVCCTL_App_Notification+0x854>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 8003b62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b64:	3302      	adds	r3, #2
 8003b66:	623b      	str	r3, [r7, #32]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8003b68:	6a3b      	ldr	r3, [r7, #32]
 8003b6a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003b6e:	b29a      	uxth	r2, r3
 8003b70:	4ba8      	ldr	r3, [pc, #672]	@ (8003e14 <SVCCTL_App_Notification+0x2e4>)
 8003b72:	8adb      	ldrh	r3, [r3, #22]
 8003b74:	429a      	cmp	r2, r3
 8003b76:	d128      	bne.n	8003bca <SVCCTL_App_Notification+0x9a>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 8003b78:	4ba6      	ldr	r3, [pc, #664]	@ (8003e14 <SVCCTL_App_Notification+0x2e4>)
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8003b7e:	4ba5      	ldr	r3, [pc, #660]	@ (8003e14 <SVCCTL_App_Notification+0x2e4>)
 8003b80:	2200      	movs	r2, #0
 8003b82:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
        APP_DBG_MSG(">>== HCI_DISCONNECTION_COMPLETE_EVT_CODE\n");
 8003b86:	48a4      	ldr	r0, [pc, #656]	@ (8003e18 <SVCCTL_App_Notification+0x2e8>)
 8003b88:	f00c ffe7 	bl	8010b5a <DbgTraceGetFileName>
 8003b8c:	4601      	mov	r1, r0
 8003b8e:	f240 13db 	movw	r3, #475	@ 0x1db
 8003b92:	4aa2      	ldr	r2, [pc, #648]	@ (8003e1c <SVCCTL_App_Notification+0x2ec>)
 8003b94:	48a2      	ldr	r0, [pc, #648]	@ (8003e20 <SVCCTL_App_Notification+0x2f0>)
 8003b96:	f010 f945 	bl	8013e24 <iprintf>
 8003b9a:	48a2      	ldr	r0, [pc, #648]	@ (8003e24 <SVCCTL_App_Notification+0x2f4>)
 8003b9c:	f010 f9aa 	bl	8013ef4 <puts>
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 8003ba0:	489d      	ldr	r0, [pc, #628]	@ (8003e18 <SVCCTL_App_Notification+0x2e8>)
 8003ba2:	f00c ffda 	bl	8010b5a <DbgTraceGetFileName>
 8003ba6:	4601      	mov	r1, r0
 8003ba8:	f44f 73ee 	mov.w	r3, #476	@ 0x1dc
 8003bac:	4a9b      	ldr	r2, [pc, #620]	@ (8003e1c <SVCCTL_App_Notification+0x2ec>)
 8003bae:	489c      	ldr	r0, [pc, #624]	@ (8003e20 <SVCCTL_App_Notification+0x2f0>)
 8003bb0:	f010 f938 	bl	8013e24 <iprintf>
 8003bb4:	6a3b      	ldr	r3, [r7, #32]
 8003bb6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	4619      	mov	r1, r3
 8003bbe:	6a3b      	ldr	r3, [r7, #32]
 8003bc0:	78db      	ldrb	r3, [r3, #3]
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	4898      	ldr	r0, [pc, #608]	@ (8003e28 <SVCCTL_App_Notification+0x2f8>)
 8003bc6:	f010 f92d 	bl	8013e24 <iprintf>
      bdaddr= BleGetBdAddress();
 8003bca:	f001 f84b 	bl	8004c64 <BleGetBdAddress>
 8003bce:	6278      	str	r0, [r7, #36]	@ 0x24
      sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5], bdaddr[4], bdaddr[3], bdaddr[2], bdaddr[1], bdaddr[0]);
 8003bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd2:	3305      	adds	r3, #5
 8003bd4:	781b      	ldrb	r3, [r3, #0]
 8003bd6:	461d      	mov	r5, r3
 8003bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bda:	3304      	adds	r3, #4
 8003bdc:	781b      	ldrb	r3, [r3, #0]
 8003bde:	461e      	mov	r6, r3
 8003be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be2:	3303      	adds	r3, #3
 8003be4:	781b      	ldrb	r3, [r3, #0]
 8003be6:	461a      	mov	r2, r3
 8003be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bea:	3302      	adds	r3, #2
 8003bec:	781b      	ldrb	r3, [r3, #0]
 8003bee:	4619      	mov	r1, r3
 8003bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf2:	3301      	adds	r3, #1
 8003bf4:	781b      	ldrb	r3, [r3, #0]
 8003bf6:	461c      	mov	r4, r3
 8003bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bfa:	781b      	ldrb	r3, [r3, #0]
 8003bfc:	f107 0008 	add.w	r0, r7, #8
 8003c00:	9303      	str	r3, [sp, #12]
 8003c02:	9402      	str	r4, [sp, #8]
 8003c04:	9101      	str	r1, [sp, #4]
 8003c06:	9200      	str	r2, [sp, #0]
 8003c08:	4633      	mov	r3, r6
 8003c0a:	462a      	mov	r2, r5
 8003c0c:	4987      	ldr	r1, [pc, #540]	@ (8003e2c <SVCCTL_App_Notification+0x2fc>)
 8003c0e:	f010 f979 	bl	8013f04 <siprintf>
      BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 8003c12:	2100      	movs	r1, #0
 8003c14:	2000      	movs	r0, #0
 8003c16:	f006 f989 	bl	8009f2c <BSP_LCD_Clear>
      BSP_LCD_Refresh(0);
 8003c1a:	2000      	movs	r0, #0
 8003c1c:	f006 f85e 	bl	8009cdc <BSP_LCD_Refresh>
      UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)"ST BLE Heart Rate", CENTER_MODE);
 8003c20:	2301      	movs	r3, #1
 8003c22:	4a83      	ldr	r2, [pc, #524]	@ (8003e30 <SVCCTL_App_Notification+0x300>)
 8003c24:	2100      	movs	r1, #0
 8003c26:	2000      	movs	r0, #0
 8003c28:	f00e fec0 	bl	80129ac <UTIL_LCD_DisplayStringAt>
      UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)BdAddress, LEFT_MODE);
 8003c2c:	f00e fe5c 	bl	80128e8 <UTIL_LCD_GetFont>
 8003c30:	4603      	mov	r3, r0
 8003c32:	88db      	ldrh	r3, [r3, #6]
 8003c34:	4619      	mov	r1, r3
 8003c36:	f107 0208 	add.w	r2, r7, #8
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	2000      	movs	r0, #0
 8003c3e:	f00e feb5 	bl	80129ac <UTIL_LCD_DisplayStringAt>
      UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)"ADVERTISING", LEFT_MODE);
 8003c42:	f00e fe51 	bl	80128e8 <UTIL_LCD_GetFont>
 8003c46:	4603      	mov	r3, r0
 8003c48:	88db      	ldrh	r3, [r3, #6]
 8003c4a:	461a      	mov	r2, r3
 8003c4c:	4613      	mov	r3, r2
 8003c4e:	005b      	lsls	r3, r3, #1
 8003c50:	4413      	add	r3, r2
 8003c52:	4619      	mov	r1, r3
 8003c54:	2303      	movs	r3, #3
 8003c56:	4a77      	ldr	r2, [pc, #476]	@ (8003e34 <SVCCTL_App_Notification+0x304>)
 8003c58:	2000      	movs	r0, #0
 8003c5a:	f00e fea7 	bl	80129ac <UTIL_LCD_DisplayStringAt>
      BSP_LCD_Refresh(0);
 8003c5e:	2000      	movs	r0, #0
 8003c60:	f006 f83c 	bl	8009cdc <BSP_LCD_Refresh>
      Adv_Request(APP_BLE_FAST_ADV);
 8003c64:	2001      	movs	r0, #1
 8003c66:	f000 fefb 	bl	8004a60 <Adv_Request>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 8003c6a:	e38e      	b.n	800438a <SVCCTL_App_Notification+0x85a>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 8003c6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c6e:	3302      	adds	r3, #2
 8003c70:	637b      	str	r3, [r7, #52]	@ 0x34
      switch (p_meta_evt->subevent)
 8003c72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c74:	781b      	ldrb	r3, [r3, #0]
 8003c76:	2b0c      	cmp	r3, #12
 8003c78:	d048      	beq.n	8003d0c <SVCCTL_App_Notification+0x1dc>
 8003c7a:	2b0c      	cmp	r3, #12
 8003c7c:	f300 81b1 	bgt.w	8003fe2 <SVCCTL_App_Notification+0x4b2>
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	f000 80eb 	beq.w	8003e5c <SVCCTL_App_Notification+0x32c>
 8003c86:	2b03      	cmp	r3, #3
 8003c88:	f040 81ab 	bne.w	8003fe2 <SVCCTL_App_Notification+0x4b2>
          p_connection_update_complete_event = (hci_le_connection_update_complete_event_rp0 *) p_meta_evt->data;
 8003c8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c8e:	3301      	adds	r3, #1
 8003c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE\r\n");
 8003c92:	4861      	ldr	r0, [pc, #388]	@ (8003e18 <SVCCTL_App_Notification+0x2e8>)
 8003c94:	f00c ff61 	bl	8010b5a <DbgTraceGetFileName>
 8003c98:	4601      	mov	r1, r0
 8003c9a:	f240 2305 	movw	r3, #517	@ 0x205
 8003c9e:	4a5f      	ldr	r2, [pc, #380]	@ (8003e1c <SVCCTL_App_Notification+0x2ec>)
 8003ca0:	485f      	ldr	r0, [pc, #380]	@ (8003e20 <SVCCTL_App_Notification+0x2f0>)
 8003ca2:	f010 f8bf 	bl	8013e24 <iprintf>
 8003ca6:	4864      	ldr	r0, [pc, #400]	@ (8003e38 <SVCCTL_App_Notification+0x308>)
 8003ca8:	f010 f924 	bl	8013ef4 <puts>
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\r\n     - Connection latency:    %d\r\n     - Supervision Timeout: %d ms\n\r",
 8003cac:	485a      	ldr	r0, [pc, #360]	@ (8003e18 <SVCCTL_App_Notification+0x2e8>)
 8003cae:	f00c ff54 	bl	8010b5a <DbgTraceGetFileName>
 8003cb2:	4601      	mov	r1, r0
 8003cb4:	f240 2306 	movw	r3, #518	@ 0x206
 8003cb8:	4a58      	ldr	r2, [pc, #352]	@ (8003e1c <SVCCTL_App_Notification+0x2ec>)
 8003cba:	4859      	ldr	r0, [pc, #356]	@ (8003e20 <SVCCTL_App_Notification+0x2f0>)
 8003cbc:	f010 f8b2 	bl	8013e24 <iprintf>
 8003cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cc2:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f7fc fc03 	bl	80004d4 <__aeabi_i2d>
 8003cce:	f04f 0200 	mov.w	r2, #0
 8003cd2:	4b5a      	ldr	r3, [pc, #360]	@ (8003e3c <SVCCTL_App_Notification+0x30c>)
 8003cd4:	f7fc fc68 	bl	80005a8 <__aeabi_dmul>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	460b      	mov	r3, r1
 8003cdc:	4610      	mov	r0, r2
 8003cde:	4619      	mov	r1, r3
 8003ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ce2:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	461c      	mov	r4, r3
 8003cea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cec:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 8003cf0:	b29b      	uxth	r3, r3
 8003cf2:	461a      	mov	r2, r3
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	4413      	add	r3, r2
 8003cfa:	005b      	lsls	r3, r3, #1
 8003cfc:	9301      	str	r3, [sp, #4]
 8003cfe:	9400      	str	r4, [sp, #0]
 8003d00:	4602      	mov	r2, r0
 8003d02:	460b      	mov	r3, r1
 8003d04:	484e      	ldr	r0, [pc, #312]	@ (8003e40 <SVCCTL_App_Notification+0x310>)
 8003d06:	f010 f88d 	bl	8013e24 <iprintf>
          break;
 8003d0a:	e16b      	b.n	8003fe4 <SVCCTL_App_Notification+0x4b4>
          p_evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)p_meta_evt->data;
 8003d0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d0e:	3301      	adds	r3, #1
 8003d10:	633b      	str	r3, [r7, #48]	@ 0x30
          APP_DBG_MSG("==>> HCI_LE_PHY_UPDATE_COMPLETE_SUBEVT_CODE - ");
 8003d12:	4841      	ldr	r0, [pc, #260]	@ (8003e18 <SVCCTL_App_Notification+0x2e8>)
 8003d14:	f00c ff21 	bl	8010b5a <DbgTraceGetFileName>
 8003d18:	4601      	mov	r1, r0
 8003d1a:	f240 2313 	movw	r3, #531	@ 0x213
 8003d1e:	4a3f      	ldr	r2, [pc, #252]	@ (8003e1c <SVCCTL_App_Notification+0x2ec>)
 8003d20:	483f      	ldr	r0, [pc, #252]	@ (8003e20 <SVCCTL_App_Notification+0x2f0>)
 8003d22:	f010 f87f 	bl	8013e24 <iprintf>
 8003d26:	4847      	ldr	r0, [pc, #284]	@ (8003e44 <SVCCTL_App_Notification+0x314>)
 8003d28:	f010 f8e4 	bl	8013ef4 <puts>
          if (p_evt_le_phy_update_complete->Status == 0)
 8003d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d2e:	781b      	ldrb	r3, [r3, #0]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d10d      	bne.n	8003d50 <SVCCTL_App_Notification+0x220>
            APP_DBG_MSG("status ok \r\n");
 8003d34:	4838      	ldr	r0, [pc, #224]	@ (8003e18 <SVCCTL_App_Notification+0x2e8>)
 8003d36:	f00c ff10 	bl	8010b5a <DbgTraceGetFileName>
 8003d3a:	4601      	mov	r1, r0
 8003d3c:	f240 2316 	movw	r3, #534	@ 0x216
 8003d40:	4a36      	ldr	r2, [pc, #216]	@ (8003e1c <SVCCTL_App_Notification+0x2ec>)
 8003d42:	4837      	ldr	r0, [pc, #220]	@ (8003e20 <SVCCTL_App_Notification+0x2f0>)
 8003d44:	f010 f86e 	bl	8013e24 <iprintf>
 8003d48:	483f      	ldr	r0, [pc, #252]	@ (8003e48 <SVCCTL_App_Notification+0x318>)
 8003d4a:	f010 f8d3 	bl	8013ef4 <puts>
 8003d4e:	e00c      	b.n	8003d6a <SVCCTL_App_Notification+0x23a>
            APP_DBG_MSG("status nok \r\n");
 8003d50:	4831      	ldr	r0, [pc, #196]	@ (8003e18 <SVCCTL_App_Notification+0x2e8>)
 8003d52:	f00c ff02 	bl	8010b5a <DbgTraceGetFileName>
 8003d56:	4601      	mov	r1, r0
 8003d58:	f240 231a 	movw	r3, #538	@ 0x21a
 8003d5c:	4a2f      	ldr	r2, [pc, #188]	@ (8003e1c <SVCCTL_App_Notification+0x2ec>)
 8003d5e:	4830      	ldr	r0, [pc, #192]	@ (8003e20 <SVCCTL_App_Notification+0x2f0>)
 8003d60:	f010 f860 	bl	8013e24 <iprintf>
 8003d64:	4839      	ldr	r0, [pc, #228]	@ (8003e4c <SVCCTL_App_Notification+0x31c>)
 8003d66:	f010 f8c5 	bl	8013ef4 <puts>
          ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, &Tx_phy, &Rx_phy);
 8003d6a:	4b2a      	ldr	r3, [pc, #168]	@ (8003e14 <SVCCTL_App_Notification+0x2e4>)
 8003d6c:	8adb      	ldrh	r3, [r3, #22]
 8003d6e:	f107 021e 	add.w	r2, r7, #30
 8003d72:	f107 011f 	add.w	r1, r7, #31
 8003d76:	4618      	mov	r0, r3
 8003d78:	f00c fdf4 	bl	8010964 <hci_le_read_phy>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 8003d82:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d00d      	beq.n	8003da6 <SVCCTL_App_Notification+0x276>
            APP_DBG_MSG("==>> hci_le_read_phy : fail\n\r");
 8003d8a:	4823      	ldr	r0, [pc, #140]	@ (8003e18 <SVCCTL_App_Notification+0x2e8>)
 8003d8c:	f00c fee5 	bl	8010b5a <DbgTraceGetFileName>
 8003d90:	4601      	mov	r1, r0
 8003d92:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8003d96:	4a21      	ldr	r2, [pc, #132]	@ (8003e1c <SVCCTL_App_Notification+0x2ec>)
 8003d98:	4821      	ldr	r0, [pc, #132]	@ (8003e20 <SVCCTL_App_Notification+0x2f0>)
 8003d9a:	f010 f843 	bl	8013e24 <iprintf>
 8003d9e:	482c      	ldr	r0, [pc, #176]	@ (8003e50 <SVCCTL_App_Notification+0x320>)
 8003da0:	f010 f8a8 	bl	8013ef4 <puts>
          break;
 8003da4:	e11e      	b.n	8003fe4 <SVCCTL_App_Notification+0x4b4>
            APP_DBG_MSG("==>> hci_le_read_phy - Success \r\n");
 8003da6:	481c      	ldr	r0, [pc, #112]	@ (8003e18 <SVCCTL_App_Notification+0x2e8>)
 8003da8:	f00c fed7 	bl	8010b5a <DbgTraceGetFileName>
 8003dac:	4601      	mov	r1, r0
 8003dae:	f44f 7309 	mov.w	r3, #548	@ 0x224
 8003db2:	4a1a      	ldr	r2, [pc, #104]	@ (8003e1c <SVCCTL_App_Notification+0x2ec>)
 8003db4:	481a      	ldr	r0, [pc, #104]	@ (8003e20 <SVCCTL_App_Notification+0x2f0>)
 8003db6:	f010 f835 	bl	8013e24 <iprintf>
 8003dba:	4826      	ldr	r0, [pc, #152]	@ (8003e54 <SVCCTL_App_Notification+0x324>)
 8003dbc:	f010 f89a 	bl	8013ef4 <puts>
            if ((Tx_phy == TX_2M) && (Rx_phy == RX_2M))
 8003dc0:	7ffb      	ldrb	r3, [r7, #31]
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d114      	bne.n	8003df0 <SVCCTL_App_Notification+0x2c0>
 8003dc6:	7fbb      	ldrb	r3, [r7, #30]
 8003dc8:	2b02      	cmp	r3, #2
 8003dca:	d111      	bne.n	8003df0 <SVCCTL_App_Notification+0x2c0>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 8003dcc:	4812      	ldr	r0, [pc, #72]	@ (8003e18 <SVCCTL_App_Notification+0x2e8>)
 8003dce:	f00c fec4 	bl	8010b5a <DbgTraceGetFileName>
 8003dd2:	4601      	mov	r1, r0
 8003dd4:	f44f 730a 	mov.w	r3, #552	@ 0x228
 8003dd8:	4a10      	ldr	r2, [pc, #64]	@ (8003e1c <SVCCTL_App_Notification+0x2ec>)
 8003dda:	4811      	ldr	r0, [pc, #68]	@ (8003e20 <SVCCTL_App_Notification+0x2f0>)
 8003ddc:	f010 f822 	bl	8013e24 <iprintf>
 8003de0:	7ffb      	ldrb	r3, [r7, #31]
 8003de2:	4619      	mov	r1, r3
 8003de4:	7fbb      	ldrb	r3, [r7, #30]
 8003de6:	461a      	mov	r2, r3
 8003de8:	481b      	ldr	r0, [pc, #108]	@ (8003e58 <SVCCTL_App_Notification+0x328>)
 8003dea:	f010 f81b 	bl	8013e24 <iprintf>
          break;
 8003dee:	e0f9      	b.n	8003fe4 <SVCCTL_App_Notification+0x4b4>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 8003df0:	4809      	ldr	r0, [pc, #36]	@ (8003e18 <SVCCTL_App_Notification+0x2e8>)
 8003df2:	f00c feb2 	bl	8010b5a <DbgTraceGetFileName>
 8003df6:	4601      	mov	r1, r0
 8003df8:	f44f 730b 	mov.w	r3, #556	@ 0x22c
 8003dfc:	4a07      	ldr	r2, [pc, #28]	@ (8003e1c <SVCCTL_App_Notification+0x2ec>)
 8003dfe:	4808      	ldr	r0, [pc, #32]	@ (8003e20 <SVCCTL_App_Notification+0x2f0>)
 8003e00:	f010 f810 	bl	8013e24 <iprintf>
 8003e04:	7ffb      	ldrb	r3, [r7, #31]
 8003e06:	4619      	mov	r1, r3
 8003e08:	7fbb      	ldrb	r3, [r7, #30]
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	4812      	ldr	r0, [pc, #72]	@ (8003e58 <SVCCTL_App_Notification+0x328>)
 8003e0e:	f010 f809 	bl	8013e24 <iprintf>
          break;
 8003e12:	e0e7      	b.n	8003fe4 <SVCCTL_App_Notification+0x4b4>
 8003e14:	20000870 	.word	0x20000870
 8003e18:	080164d0 	.word	0x080164d0
 8003e1c:	08017fbc 	.word	0x08017fbc
 8003e20:	0801655c 	.word	0x0801655c
 8003e24:	08016688 	.word	0x08016688
 8003e28:	080166b4 	.word	0x080166b4
 8003e2c:	080165d4 	.word	0x080165d4
 8003e30:	0801662c 	.word	0x0801662c
 8003e34:	08016640 	.word	0x08016640
 8003e38:	080166f0 	.word	0x080166f0
 8003e3c:	3ff40000 	.word	0x3ff40000
 8003e40:	08016728 	.word	0x08016728
 8003e44:	08016798 	.word	0x08016798
 8003e48:	080167c8 	.word	0x080167c8
 8003e4c:	080167d8 	.word	0x080167d8
 8003e50:	080167e8 	.word	0x080167e8
 8003e54:	08016808 	.word	0x08016808
 8003e58:	0801682c 	.word	0x0801682c
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 8003e5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e5e:	3301      	adds	r3, #1
 8003e60:	62bb      	str	r3, [r7, #40]	@ 0x28
          HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 8003e62:	4bac      	ldr	r3, [pc, #688]	@ (8004114 <SVCCTL_App_Notification+0x5e4>)
 8003e64:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7fe fae3 	bl	8002434 <HW_TS_Stop>
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE - Connection handle: 0x%x\n", p_connection_complete_event->Connection_Handle);
 8003e6e:	48aa      	ldr	r0, [pc, #680]	@ (8004118 <SVCCTL_App_Notification+0x5e8>)
 8003e70:	f00c fe73 	bl	8010b5a <DbgTraceGetFileName>
 8003e74:	4601      	mov	r1, r0
 8003e76:	f240 233d 	movw	r3, #573	@ 0x23d
 8003e7a:	4aa8      	ldr	r2, [pc, #672]	@ (800411c <SVCCTL_App_Notification+0x5ec>)
 8003e7c:	48a8      	ldr	r0, [pc, #672]	@ (8004120 <SVCCTL_App_Notification+0x5f0>)
 8003e7e:	f00f ffd1 	bl	8013e24 <iprintf>
 8003e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e84:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003e88:	b29b      	uxth	r3, r3
 8003e8a:	4619      	mov	r1, r3
 8003e8c:	48a5      	ldr	r0, [pc, #660]	@ (8004124 <SVCCTL_App_Notification+0x5f4>)
 8003e8e:	f00f ffc9 	bl	8013e24 <iprintf>
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003e92:	48a1      	ldr	r0, [pc, #644]	@ (8004118 <SVCCTL_App_Notification+0x5e8>)
 8003e94:	f00c fe61 	bl	8010b5a <DbgTraceGetFileName>
 8003e98:	4601      	mov	r1, r0
 8003e9a:	f240 233e 	movw	r3, #574	@ 0x23e
 8003e9e:	4a9f      	ldr	r2, [pc, #636]	@ (800411c <SVCCTL_App_Notification+0x5ec>)
 8003ea0:	489f      	ldr	r0, [pc, #636]	@ (8004120 <SVCCTL_App_Notification+0x5f0>)
 8003ea2:	f00f ffbf 	bl	8013e24 <iprintf>
 8003ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ea8:	7a9b      	ldrb	r3, [r3, #10]
 8003eaa:	4618      	mov	r0, r3
 8003eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eae:	7a5b      	ldrb	r3, [r3, #9]
 8003eb0:	461c      	mov	r4, r3
 8003eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eb4:	7a1b      	ldrb	r3, [r3, #8]
 8003eb6:	461d      	mov	r5, r3
 8003eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eba:	79db      	ldrb	r3, [r3, #7]
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ec0:	799b      	ldrb	r3, [r3, #6]
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ec6:	795b      	ldrb	r3, [r3, #5]
 8003ec8:	9302      	str	r3, [sp, #8]
 8003eca:	9101      	str	r1, [sp, #4]
 8003ecc:	9200      	str	r2, [sp, #0]
 8003ece:	462b      	mov	r3, r5
 8003ed0:	4622      	mov	r2, r4
 8003ed2:	4601      	mov	r1, r0
 8003ed4:	4894      	ldr	r0, [pc, #592]	@ (8004128 <SVCCTL_App_Notification+0x5f8>)
 8003ed6:	f00f ffa5 	bl	8013e24 <iprintf>
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\r\n     - Connection latency:    %d\r\n     - Supervision Timeout: %d ms\n\r",
 8003eda:	488f      	ldr	r0, [pc, #572]	@ (8004118 <SVCCTL_App_Notification+0x5e8>)
 8003edc:	f00c fe3d 	bl	8010b5a <DbgTraceGetFileName>
 8003ee0:	4601      	mov	r1, r0
 8003ee2:	f240 2345 	movw	r3, #581	@ 0x245
 8003ee6:	4a8d      	ldr	r2, [pc, #564]	@ (800411c <SVCCTL_App_Notification+0x5ec>)
 8003ee8:	488d      	ldr	r0, [pc, #564]	@ (8004120 <SVCCTL_App_Notification+0x5f0>)
 8003eea:	f00f ff9b 	bl	8013e24 <iprintf>
 8003eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ef0:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f7fc faec 	bl	80004d4 <__aeabi_i2d>
 8003efc:	f04f 0200 	mov.w	r2, #0
 8003f00:	4b8a      	ldr	r3, [pc, #552]	@ (800412c <SVCCTL_App_Notification+0x5fc>)
 8003f02:	f7fc fb51 	bl	80005a8 <__aeabi_dmul>
 8003f06:	4602      	mov	r2, r0
 8003f08:	460b      	mov	r3, r1
 8003f0a:	4610      	mov	r0, r2
 8003f0c:	4619      	mov	r1, r3
 8003f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f10:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	461c      	mov	r4, r3
 8003f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f1a:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	461a      	mov	r2, r3
 8003f22:	4613      	mov	r3, r2
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	4413      	add	r3, r2
 8003f28:	005b      	lsls	r3, r3, #1
 8003f2a:	9301      	str	r3, [sp, #4]
 8003f2c:	9400      	str	r4, [sp, #0]
 8003f2e:	4602      	mov	r2, r0
 8003f30:	460b      	mov	r3, r1
 8003f32:	487f      	ldr	r0, [pc, #508]	@ (8004130 <SVCCTL_App_Notification+0x600>)
 8003f34:	f00f ff76 	bl	8013e24 <iprintf>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 8003f38:	4b76      	ldr	r3, [pc, #472]	@ (8004114 <SVCCTL_App_Notification+0x5e4>)
 8003f3a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8003f3e:	2b04      	cmp	r3, #4
 8003f40:	d104      	bne.n	8003f4c <SVCCTL_App_Notification+0x41c>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 8003f42:	4b74      	ldr	r3, [pc, #464]	@ (8004114 <SVCCTL_App_Notification+0x5e4>)
 8003f44:	2206      	movs	r2, #6
 8003f46:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8003f4a:	e003      	b.n	8003f54 <SVCCTL_App_Notification+0x424>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 8003f4c:	4b71      	ldr	r3, [pc, #452]	@ (8004114 <SVCCTL_App_Notification+0x5e4>)
 8003f4e:	2205      	movs	r2, #5
 8003f50:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 8003f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f56:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003f5a:	b29a      	uxth	r2, r3
 8003f5c:	4b6d      	ldr	r3, [pc, #436]	@ (8004114 <SVCCTL_App_Notification+0x5e4>)
 8003f5e:	82da      	strh	r2, [r3, #22]
          bdaddr= BleGetBdAddress();
 8003f60:	f000 fe80 	bl	8004c64 <BleGetBdAddress>
 8003f64:	6278      	str	r0, [r7, #36]	@ 0x24
          sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 8003f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f68:	3305      	adds	r3, #5
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	461d      	mov	r5, r3
 8003f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f70:	3304      	adds	r3, #4
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	461e      	mov	r6, r3
 8003f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f78:	3303      	adds	r3, #3
 8003f7a:	781b      	ldrb	r3, [r3, #0]
 8003f7c:	461a      	mov	r2, r3
 8003f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f80:	3302      	adds	r3, #2
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	4619      	mov	r1, r3
 8003f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f88:	3301      	adds	r3, #1
 8003f8a:	781b      	ldrb	r3, [r3, #0]
 8003f8c:	461c      	mov	r4, r3
 8003f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f90:	781b      	ldrb	r3, [r3, #0]
 8003f92:	f107 0008 	add.w	r0, r7, #8
 8003f96:	9303      	str	r3, [sp, #12]
 8003f98:	9402      	str	r4, [sp, #8]
 8003f9a:	9101      	str	r1, [sp, #4]
 8003f9c:	9200      	str	r2, [sp, #0]
 8003f9e:	4633      	mov	r3, r6
 8003fa0:	462a      	mov	r2, r5
 8003fa2:	4964      	ldr	r1, [pc, #400]	@ (8004134 <SVCCTL_App_Notification+0x604>)
 8003fa4:	f00f ffae 	bl	8013f04 <siprintf>
          UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)BdAddress, LEFT_MODE);
 8003fa8:	f00e fc9e 	bl	80128e8 <UTIL_LCD_GetFont>
 8003fac:	4603      	mov	r3, r0
 8003fae:	88db      	ldrh	r3, [r3, #6]
 8003fb0:	4619      	mov	r1, r3
 8003fb2:	f107 0208 	add.w	r2, r7, #8
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	2000      	movs	r0, #0
 8003fba:	f00e fcf7 	bl	80129ac <UTIL_LCD_DisplayStringAt>
          UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)"CONNECTED  ", LEFT_MODE);
 8003fbe:	f00e fc93 	bl	80128e8 <UTIL_LCD_GetFont>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	88db      	ldrh	r3, [r3, #6]
 8003fc6:	461a      	mov	r2, r3
 8003fc8:	4613      	mov	r3, r2
 8003fca:	005b      	lsls	r3, r3, #1
 8003fcc:	4413      	add	r3, r2
 8003fce:	4619      	mov	r1, r3
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	4a59      	ldr	r2, [pc, #356]	@ (8004138 <SVCCTL_App_Notification+0x608>)
 8003fd4:	2000      	movs	r0, #0
 8003fd6:	f00e fce9 	bl	80129ac <UTIL_LCD_DisplayStringAt>
          BSP_LCD_Refresh(0);
 8003fda:	2000      	movs	r0, #0
 8003fdc:	f005 fe7e 	bl	8009cdc <BSP_LCD_Refresh>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 8003fe0:	e000      	b.n	8003fe4 <SVCCTL_App_Notification+0x4b4>
          break;
 8003fe2:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 8003fe4:	e1d1      	b.n	800438a <SVCCTL_App_Notification+0x85a>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 8003fe6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fe8:	3302      	adds	r3, #2
 8003fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
      switch (p_blecore_evt->ecode)
 8003fec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fee:	881b      	ldrh	r3, [r3, #0]
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	f240 420a 	movw	r2, #1034	@ 0x40a
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	dc22      	bgt.n	8004040 <SVCCTL_App_Notification+0x510>
 8003ffa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ffe:	f2c0 81c3 	blt.w	8004388 <SVCCTL_App_Notification+0x858>
 8004002:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8004006:	2b0a      	cmp	r3, #10
 8004008:	f200 81be 	bhi.w	8004388 <SVCCTL_App_Notification+0x858>
 800400c:	a201      	add	r2, pc, #4	@ (adr r2, 8004014 <SVCCTL_App_Notification+0x4e4>)
 800400e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004012:	bf00      	nop
 8004014:	0800404d 	.word	0x0800404d
 8004018:	080042bb 	.word	0x080042bb
 800401c:	08004069 	.word	0x08004069
 8004020:	080040db 	.word	0x080040db
 8004024:	080040f7 	.word	0x080040f7
 8004028:	08004159 	.word	0x08004159
 800402c:	08004389 	.word	0x08004389
 8004030:	08004341 	.word	0x08004341
 8004034:	080041c9 	.word	0x080041c9
 8004038:	08004201 	.word	0x08004201
 800403c:	080041e5 	.word	0x080041e5
 8004040:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8004044:	4293      	cmp	r3, r2
 8004046:	f000 8189 	beq.w	800435c <SVCCTL_App_Notification+0x82c>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800404a:	e19d      	b.n	8004388 <SVCCTL_App_Notification+0x858>
          APP_DBG_MSG(">>== ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE \n");
 800404c:	4832      	ldr	r0, [pc, #200]	@ (8004118 <SVCCTL_App_Notification+0x5e8>)
 800404e:	f00c fd84 	bl	8010b5a <DbgTraceGetFileName>
 8004052:	4601      	mov	r1, r0
 8004054:	f44f 731e 	mov.w	r3, #632	@ 0x278
 8004058:	4a30      	ldr	r2, [pc, #192]	@ (800411c <SVCCTL_App_Notification+0x5ec>)
 800405a:	4831      	ldr	r0, [pc, #196]	@ (8004120 <SVCCTL_App_Notification+0x5f0>)
 800405c:	f00f fee2 	bl	8013e24 <iprintf>
 8004060:	4836      	ldr	r0, [pc, #216]	@ (800413c <SVCCTL_App_Notification+0x60c>)
 8004062:	f00f ff47 	bl	8013ef4 <puts>
          break; /* ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE */
 8004066:	e18c      	b.n	8004382 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_PASS_KEY_REQ_VSEVT_CODE \n");
 8004068:	482b      	ldr	r0, [pc, #172]	@ (8004118 <SVCCTL_App_Notification+0x5e8>)
 800406a:	f00c fd76 	bl	8010b5a <DbgTraceGetFileName>
 800406e:	4601      	mov	r1, r0
 8004070:	f44f 731f 	mov.w	r3, #636	@ 0x27c
 8004074:	4a29      	ldr	r2, [pc, #164]	@ (800411c <SVCCTL_App_Notification+0x5ec>)
 8004076:	482a      	ldr	r0, [pc, #168]	@ (8004120 <SVCCTL_App_Notification+0x5f0>)
 8004078:	f00f fed4 	bl	8013e24 <iprintf>
 800407c:	4830      	ldr	r0, [pc, #192]	@ (8004140 <SVCCTL_App_Notification+0x610>)
 800407e:	f00f ff39 	bl	8013ef4 <puts>
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,123456);
 8004082:	4b24      	ldr	r3, [pc, #144]	@ (8004114 <SVCCTL_App_Notification+0x5e4>)
 8004084:	8adb      	ldrh	r3, [r3, #22]
 8004086:	492f      	ldr	r1, [pc, #188]	@ (8004144 <SVCCTL_App_Notification+0x614>)
 8004088:	4618      	mov	r0, r3
 800408a:	f00b fccd 	bl	800fa28 <aci_gap_pass_key_resp>
 800408e:	4603      	mov	r3, r0
 8004090:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 8004094:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004098:	2b00      	cmp	r3, #0
 800409a:	d010      	beq.n	80040be <SVCCTL_App_Notification+0x58e>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Fail, reason: 0x%x\n", ret);
 800409c:	481e      	ldr	r0, [pc, #120]	@ (8004118 <SVCCTL_App_Notification+0x5e8>)
 800409e:	f00c fd5c 	bl	8010b5a <DbgTraceGetFileName>
 80040a2:	4601      	mov	r1, r0
 80040a4:	f240 2381 	movw	r3, #641	@ 0x281
 80040a8:	4a1c      	ldr	r2, [pc, #112]	@ (800411c <SVCCTL_App_Notification+0x5ec>)
 80040aa:	481d      	ldr	r0, [pc, #116]	@ (8004120 <SVCCTL_App_Notification+0x5f0>)
 80040ac:	f00f feba 	bl	8013e24 <iprintf>
 80040b0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80040b4:	4619      	mov	r1, r3
 80040b6:	4824      	ldr	r0, [pc, #144]	@ (8004148 <SVCCTL_App_Notification+0x618>)
 80040b8:	f00f feb4 	bl	8013e24 <iprintf>
          break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 80040bc:	e161      	b.n	8004382 <SVCCTL_App_Notification+0x852>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Success \n");
 80040be:	4816      	ldr	r0, [pc, #88]	@ (8004118 <SVCCTL_App_Notification+0x5e8>)
 80040c0:	f00c fd4b 	bl	8010b5a <DbgTraceGetFileName>
 80040c4:	4601      	mov	r1, r0
 80040c6:	f240 2385 	movw	r3, #645	@ 0x285
 80040ca:	4a14      	ldr	r2, [pc, #80]	@ (800411c <SVCCTL_App_Notification+0x5ec>)
 80040cc:	4814      	ldr	r0, [pc, #80]	@ (8004120 <SVCCTL_App_Notification+0x5f0>)
 80040ce:	f00f fea9 	bl	8013e24 <iprintf>
 80040d2:	481e      	ldr	r0, [pc, #120]	@ (800414c <SVCCTL_App_Notification+0x61c>)
 80040d4:	f00f ff0e 	bl	8013ef4 <puts>
          break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 80040d8:	e153      	b.n	8004382 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE\n");
 80040da:	480f      	ldr	r0, [pc, #60]	@ (8004118 <SVCCTL_App_Notification+0x5e8>)
 80040dc:	f00c fd3d 	bl	8010b5a <DbgTraceGetFileName>
 80040e0:	4601      	mov	r1, r0
 80040e2:	f240 238a 	movw	r3, #650	@ 0x28a
 80040e6:	4a0d      	ldr	r2, [pc, #52]	@ (800411c <SVCCTL_App_Notification+0x5ec>)
 80040e8:	480d      	ldr	r0, [pc, #52]	@ (8004120 <SVCCTL_App_Notification+0x5f0>)
 80040ea:	f00f fe9b 	bl	8013e24 <iprintf>
 80040ee:	4818      	ldr	r0, [pc, #96]	@ (8004150 <SVCCTL_App_Notification+0x620>)
 80040f0:	f00f ff00 	bl	8013ef4 <puts>
          break; /* ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE */
 80040f4:	e145      	b.n	8004382 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG("==>> ACI_GAP_PERIPHERAL_SECURITY_INITIATED_VSEVT_CODE \n");
 80040f6:	4808      	ldr	r0, [pc, #32]	@ (8004118 <SVCCTL_App_Notification+0x5e8>)
 80040f8:	f00c fd2f 	bl	8010b5a <DbgTraceGetFileName>
 80040fc:	4601      	mov	r1, r0
 80040fe:	f240 238e 	movw	r3, #654	@ 0x28e
 8004102:	4a06      	ldr	r2, [pc, #24]	@ (800411c <SVCCTL_App_Notification+0x5ec>)
 8004104:	4806      	ldr	r0, [pc, #24]	@ (8004120 <SVCCTL_App_Notification+0x5f0>)
 8004106:	f00f fe8d 	bl	8013e24 <iprintf>
 800410a:	4812      	ldr	r0, [pc, #72]	@ (8004154 <SVCCTL_App_Notification+0x624>)
 800410c:	f00f fef2 	bl	8013ef4 <puts>
          break; /* ACI_GAP_PERIPHERAL_SECURITY_INITIATED_VSEVT_CODE */
 8004110:	e137      	b.n	8004382 <SVCCTL_App_Notification+0x852>
 8004112:	bf00      	nop
 8004114:	20000870 	.word	0x20000870
 8004118:	080164d0 	.word	0x080164d0
 800411c:	08017fbc 	.word	0x08017fbc
 8004120:	0801655c 	.word	0x0801655c
 8004124:	08016850 	.word	0x08016850
 8004128:	0801689c 	.word	0x0801689c
 800412c:	3ff40000 	.word	0x3ff40000
 8004130:	08016728 	.word	0x08016728
 8004134:	080165d4 	.word	0x080165d4
 8004138:	080168ec 	.word	0x080168ec
 800413c:	080168f8 	.word	0x080168f8
 8004140:	08016928 	.word	0x08016928
 8004144:	0001e240 	.word	0x0001e240
 8004148:	08016950 	.word	0x08016950
 800414c:	08016984 	.word	0x08016984
 8004150:	080169ac 	.word	0x080169ac
 8004154:	080169d8 	.word	0x080169d8
          APP_DBG_MSG("==>> ACI_GAP_BOND_LOST_VSEVT_CODE \n");
 8004158:	488e      	ldr	r0, [pc, #568]	@ (8004394 <SVCCTL_App_Notification+0x864>)
 800415a:	f00c fcfe 	bl	8010b5a <DbgTraceGetFileName>
 800415e:	4601      	mov	r1, r0
 8004160:	f240 2392 	movw	r3, #658	@ 0x292
 8004164:	4a8c      	ldr	r2, [pc, #560]	@ (8004398 <SVCCTL_App_Notification+0x868>)
 8004166:	488d      	ldr	r0, [pc, #564]	@ (800439c <SVCCTL_App_Notification+0x86c>)
 8004168:	f00f fe5c 	bl	8013e24 <iprintf>
 800416c:	488c      	ldr	r0, [pc, #560]	@ (80043a0 <SVCCTL_App_Notification+0x870>)
 800416e:	f00f fec1 	bl	8013ef4 <puts>
          ret = aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8004172:	4b8c      	ldr	r3, [pc, #560]	@ (80043a4 <SVCCTL_App_Notification+0x874>)
 8004174:	8adb      	ldrh	r3, [r3, #22]
 8004176:	4618      	mov	r0, r3
 8004178:	f00b fe7b 	bl	800fe72 <aci_gap_allow_rebond>
 800417c:	4603      	mov	r3, r0
 800417e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 8004182:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004186:	2b00      	cmp	r3, #0
 8004188:	d010      	beq.n	80041ac <SVCCTL_App_Notification+0x67c>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Fail, reason: 0x%x\n", ret);
 800418a:	4882      	ldr	r0, [pc, #520]	@ (8004394 <SVCCTL_App_Notification+0x864>)
 800418c:	f00c fce5 	bl	8010b5a <DbgTraceGetFileName>
 8004190:	4601      	mov	r1, r0
 8004192:	f240 2396 	movw	r3, #662	@ 0x296
 8004196:	4a80      	ldr	r2, [pc, #512]	@ (8004398 <SVCCTL_App_Notification+0x868>)
 8004198:	4880      	ldr	r0, [pc, #512]	@ (800439c <SVCCTL_App_Notification+0x86c>)
 800419a:	f00f fe43 	bl	8013e24 <iprintf>
 800419e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80041a2:	4619      	mov	r1, r3
 80041a4:	4880      	ldr	r0, [pc, #512]	@ (80043a8 <SVCCTL_App_Notification+0x878>)
 80041a6:	f00f fe3d 	bl	8013e24 <iprintf>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 80041aa:	e0ea      	b.n	8004382 <SVCCTL_App_Notification+0x852>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Success \n");
 80041ac:	4879      	ldr	r0, [pc, #484]	@ (8004394 <SVCCTL_App_Notification+0x864>)
 80041ae:	f00c fcd4 	bl	8010b5a <DbgTraceGetFileName>
 80041b2:	4601      	mov	r1, r0
 80041b4:	f240 239a 	movw	r3, #666	@ 0x29a
 80041b8:	4a77      	ldr	r2, [pc, #476]	@ (8004398 <SVCCTL_App_Notification+0x868>)
 80041ba:	4878      	ldr	r0, [pc, #480]	@ (800439c <SVCCTL_App_Notification+0x86c>)
 80041bc:	f00f fe32 	bl	8013e24 <iprintf>
 80041c0:	487a      	ldr	r0, [pc, #488]	@ (80043ac <SVCCTL_App_Notification+0x87c>)
 80041c2:	f00f fe97 	bl	8013ef4 <puts>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 80041c6:	e0dc      	b.n	8004382 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE \n");
 80041c8:	4872      	ldr	r0, [pc, #456]	@ (8004394 <SVCCTL_App_Notification+0x864>)
 80041ca:	f00c fcc6 	bl	8010b5a <DbgTraceGetFileName>
 80041ce:	4601      	mov	r1, r0
 80041d0:	f240 239f 	movw	r3, #671	@ 0x29f
 80041d4:	4a70      	ldr	r2, [pc, #448]	@ (8004398 <SVCCTL_App_Notification+0x868>)
 80041d6:	4871      	ldr	r0, [pc, #452]	@ (800439c <SVCCTL_App_Notification+0x86c>)
 80041d8:	f00f fe24 	bl	8013e24 <iprintf>
 80041dc:	4874      	ldr	r0, [pc, #464]	@ (80043b0 <SVCCTL_App_Notification+0x880>)
 80041de:	f00f fe89 	bl	8013ef4 <puts>
          break; /* ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE */
 80041e2:	e0ce      	b.n	8004382 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE\n");
 80041e4:	486b      	ldr	r0, [pc, #428]	@ (8004394 <SVCCTL_App_Notification+0x864>)
 80041e6:	f00c fcb8 	bl	8010b5a <DbgTraceGetFileName>
 80041ea:	4601      	mov	r1, r0
 80041ec:	f240 23a3 	movw	r3, #675	@ 0x2a3
 80041f0:	4a69      	ldr	r2, [pc, #420]	@ (8004398 <SVCCTL_App_Notification+0x868>)
 80041f2:	486a      	ldr	r0, [pc, #424]	@ (800439c <SVCCTL_App_Notification+0x86c>)
 80041f4:	f00f fe16 	bl	8013e24 <iprintf>
 80041f8:	486e      	ldr	r0, [pc, #440]	@ (80043b4 <SVCCTL_App_Notification+0x884>)
 80041fa:	f00f fe7b 	bl	8013ef4 <puts>
          break; /* ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE */    
 80041fe:	e0c0      	b.n	8004382 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_NUMERIC_COMPARISON_VALUE_VSEVT_CODE\n");
 8004200:	4864      	ldr	r0, [pc, #400]	@ (8004394 <SVCCTL_App_Notification+0x864>)
 8004202:	f00c fcaa 	bl	8010b5a <DbgTraceGetFileName>
 8004206:	4601      	mov	r1, r0
 8004208:	f240 23a7 	movw	r3, #679	@ 0x2a7
 800420c:	4a62      	ldr	r2, [pc, #392]	@ (8004398 <SVCCTL_App_Notification+0x868>)
 800420e:	4863      	ldr	r0, [pc, #396]	@ (800439c <SVCCTL_App_Notification+0x86c>)
 8004210:	f00f fe08 	bl	8013e24 <iprintf>
 8004214:	4868      	ldr	r0, [pc, #416]	@ (80043b8 <SVCCTL_App_Notification+0x888>)
 8004216:	f00f fe6d 	bl	8013ef4 <puts>
          APP_DBG_MSG("     - numeric_value = %ld\n",
 800421a:	485e      	ldr	r0, [pc, #376]	@ (8004394 <SVCCTL_App_Notification+0x864>)
 800421c:	f00c fc9d 	bl	8010b5a <DbgTraceGetFileName>
 8004220:	4601      	mov	r1, r0
 8004222:	f44f 732a 	mov.w	r3, #680	@ 0x2a8
 8004226:	4a5c      	ldr	r2, [pc, #368]	@ (8004398 <SVCCTL_App_Notification+0x868>)
 8004228:	485c      	ldr	r0, [pc, #368]	@ (800439c <SVCCTL_App_Notification+0x86c>)
 800422a:	f00f fdfb 	bl	8013e24 <iprintf>
 800422e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004230:	3302      	adds	r3, #2
 8004232:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8004236:	4619      	mov	r1, r3
 8004238:	4860      	ldr	r0, [pc, #384]	@ (80043bc <SVCCTL_App_Notification+0x88c>)
 800423a:	f00f fdf3 	bl	8013e24 <iprintf>
          APP_DBG_MSG("     - Hex_value = %lx\n",
 800423e:	4855      	ldr	r0, [pc, #340]	@ (8004394 <SVCCTL_App_Notification+0x864>)
 8004240:	f00c fc8b 	bl	8010b5a <DbgTraceGetFileName>
 8004244:	4601      	mov	r1, r0
 8004246:	f240 23aa 	movw	r3, #682	@ 0x2aa
 800424a:	4a53      	ldr	r2, [pc, #332]	@ (8004398 <SVCCTL_App_Notification+0x868>)
 800424c:	4853      	ldr	r0, [pc, #332]	@ (800439c <SVCCTL_App_Notification+0x86c>)
 800424e:	f00f fde9 	bl	8013e24 <iprintf>
 8004252:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004254:	3302      	adds	r3, #2
 8004256:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800425a:	4619      	mov	r1, r3
 800425c:	4858      	ldr	r0, [pc, #352]	@ (80043c0 <SVCCTL_App_Notification+0x890>)
 800425e:	f00f fde1 	bl	8013e24 <iprintf>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES); /* CONFIRM_YES = 1 */
 8004262:	4b50      	ldr	r3, [pc, #320]	@ (80043a4 <SVCCTL_App_Notification+0x874>)
 8004264:	8adb      	ldrh	r3, [r3, #22]
 8004266:	2101      	movs	r1, #1
 8004268:	4618      	mov	r0, r3
 800426a:	f00b fe56 	bl	800ff1a <aci_gap_numeric_comparison_value_confirm_yesno>
 800426e:	4603      	mov	r3, r0
 8004270:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 8004274:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004278:	2b00      	cmp	r3, #0
 800427a:	d010      	beq.n	800429e <SVCCTL_App_Notification+0x76e>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Fail, reason: 0x%x\n", ret);
 800427c:	4845      	ldr	r0, [pc, #276]	@ (8004394 <SVCCTL_App_Notification+0x864>)
 800427e:	f00c fc6c 	bl	8010b5a <DbgTraceGetFileName>
 8004282:	4601      	mov	r1, r0
 8004284:	f240 23af 	movw	r3, #687	@ 0x2af
 8004288:	4a43      	ldr	r2, [pc, #268]	@ (8004398 <SVCCTL_App_Notification+0x868>)
 800428a:	4844      	ldr	r0, [pc, #272]	@ (800439c <SVCCTL_App_Notification+0x86c>)
 800428c:	f00f fdca 	bl	8013e24 <iprintf>
 8004290:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004294:	4619      	mov	r1, r3
 8004296:	484b      	ldr	r0, [pc, #300]	@ (80043c4 <SVCCTL_App_Notification+0x894>)
 8004298:	f00f fdc4 	bl	8013e24 <iprintf>
          break;
 800429c:	e071      	b.n	8004382 <SVCCTL_App_Notification+0x852>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Success \n");
 800429e:	483d      	ldr	r0, [pc, #244]	@ (8004394 <SVCCTL_App_Notification+0x864>)
 80042a0:	f00c fc5b 	bl	8010b5a <DbgTraceGetFileName>
 80042a4:	4601      	mov	r1, r0
 80042a6:	f240 23b3 	movw	r3, #691	@ 0x2b3
 80042aa:	4a3b      	ldr	r2, [pc, #236]	@ (8004398 <SVCCTL_App_Notification+0x868>)
 80042ac:	483b      	ldr	r0, [pc, #236]	@ (800439c <SVCCTL_App_Notification+0x86c>)
 80042ae:	f00f fdb9 	bl	8013e24 <iprintf>
 80042b2:	4845      	ldr	r0, [pc, #276]	@ (80043c8 <SVCCTL_App_Notification+0x898>)
 80042b4:	f00f fe1e 	bl	8013ef4 <puts>
          break;
 80042b8:	e063      	b.n	8004382 <SVCCTL_App_Notification+0x852>
          pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 80042ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042bc:	3302      	adds	r3, #2
 80042be:	63bb      	str	r3, [r7, #56]	@ 0x38
          APP_DBG_MSG(">>== ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE\n");
 80042c0:	4834      	ldr	r0, [pc, #208]	@ (8004394 <SVCCTL_App_Notification+0x864>)
 80042c2:	f00c fc4a 	bl	8010b5a <DbgTraceGetFileName>
 80042c6:	4601      	mov	r1, r0
 80042c8:	f240 23bb 	movw	r3, #699	@ 0x2bb
 80042cc:	4a32      	ldr	r2, [pc, #200]	@ (8004398 <SVCCTL_App_Notification+0x868>)
 80042ce:	4833      	ldr	r0, [pc, #204]	@ (800439c <SVCCTL_App_Notification+0x86c>)
 80042d0:	f00f fda8 	bl	8013e24 <iprintf>
 80042d4:	483d      	ldr	r0, [pc, #244]	@ (80043cc <SVCCTL_App_Notification+0x89c>)
 80042d6:	f00f fe0d 	bl	8013ef4 <puts>
          if (pairing_complete->Status == 0)
 80042da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042dc:	789b      	ldrb	r3, [r3, #2]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d10d      	bne.n	80042fe <SVCCTL_App_Notification+0x7ce>
            APP_DBG_MSG("     - Pairing Success\n");
 80042e2:	482c      	ldr	r0, [pc, #176]	@ (8004394 <SVCCTL_App_Notification+0x864>)
 80042e4:	f00c fc39 	bl	8010b5a <DbgTraceGetFileName>
 80042e8:	4601      	mov	r1, r0
 80042ea:	f240 23be 	movw	r3, #702	@ 0x2be
 80042ee:	4a2a      	ldr	r2, [pc, #168]	@ (8004398 <SVCCTL_App_Notification+0x868>)
 80042f0:	482a      	ldr	r0, [pc, #168]	@ (800439c <SVCCTL_App_Notification+0x86c>)
 80042f2:	f00f fd97 	bl	8013e24 <iprintf>
 80042f6:	4836      	ldr	r0, [pc, #216]	@ (80043d0 <SVCCTL_App_Notification+0x8a0>)
 80042f8:	f00f fdfc 	bl	8013ef4 <puts>
 80042fc:	e012      	b.n	8004324 <SVCCTL_App_Notification+0x7f4>
            APP_DBG_MSG("     - Pairing KO \r\n     - Status: 0x%x\r\n     - Reason: 0x%x\n",pairing_complete->Status, pairing_complete->Reason);
 80042fe:	4825      	ldr	r0, [pc, #148]	@ (8004394 <SVCCTL_App_Notification+0x864>)
 8004300:	f00c fc2b 	bl	8010b5a <DbgTraceGetFileName>
 8004304:	4601      	mov	r1, r0
 8004306:	f240 23c2 	movw	r3, #706	@ 0x2c2
 800430a:	4a23      	ldr	r2, [pc, #140]	@ (8004398 <SVCCTL_App_Notification+0x868>)
 800430c:	4823      	ldr	r0, [pc, #140]	@ (800439c <SVCCTL_App_Notification+0x86c>)
 800430e:	f00f fd89 	bl	8013e24 <iprintf>
 8004312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004314:	789b      	ldrb	r3, [r3, #2]
 8004316:	4619      	mov	r1, r3
 8004318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800431a:	78db      	ldrb	r3, [r3, #3]
 800431c:	461a      	mov	r2, r3
 800431e:	482d      	ldr	r0, [pc, #180]	@ (80043d4 <SVCCTL_App_Notification+0x8a4>)
 8004320:	f00f fd80 	bl	8013e24 <iprintf>
          APP_DBG_MSG("\n");
 8004324:	481b      	ldr	r0, [pc, #108]	@ (8004394 <SVCCTL_App_Notification+0x864>)
 8004326:	f00c fc18 	bl	8010b5a <DbgTraceGetFileName>
 800432a:	4601      	mov	r1, r0
 800432c:	f44f 7331 	mov.w	r3, #708	@ 0x2c4
 8004330:	4a19      	ldr	r2, [pc, #100]	@ (8004398 <SVCCTL_App_Notification+0x868>)
 8004332:	481a      	ldr	r0, [pc, #104]	@ (800439c <SVCCTL_App_Notification+0x86c>)
 8004334:	f00f fd76 	bl	8013e24 <iprintf>
 8004338:	4827      	ldr	r0, [pc, #156]	@ (80043d8 <SVCCTL_App_Notification+0x8a8>)
 800433a:	f00f fddb 	bl	8013ef4 <puts>
          break;    
 800433e:	e020      	b.n	8004382 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_PROC_COMPLETE_VSEVT_CODE \r");
 8004340:	4814      	ldr	r0, [pc, #80]	@ (8004394 <SVCCTL_App_Notification+0x864>)
 8004342:	f00c fc0a 	bl	8010b5a <DbgTraceGetFileName>
 8004346:	4601      	mov	r1, r0
 8004348:	f240 23ca 	movw	r3, #714	@ 0x2ca
 800434c:	4a12      	ldr	r2, [pc, #72]	@ (8004398 <SVCCTL_App_Notification+0x868>)
 800434e:	4813      	ldr	r0, [pc, #76]	@ (800439c <SVCCTL_App_Notification+0x86c>)
 8004350:	f00f fd68 	bl	8013e24 <iprintf>
 8004354:	4821      	ldr	r0, [pc, #132]	@ (80043dc <SVCCTL_App_Notification+0x8ac>)
 8004356:	f00f fdcd 	bl	8013ef4 <puts>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 800435a:	e012      	b.n	8004382 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GATT_INDICATION_VSEVT_CODE \r");
 800435c:	480d      	ldr	r0, [pc, #52]	@ (8004394 <SVCCTL_App_Notification+0x864>)
 800435e:	f00c fbfc 	bl	8010b5a <DbgTraceGetFileName>
 8004362:	4601      	mov	r1, r0
 8004364:	f240 23d2 	movw	r3, #722	@ 0x2d2
 8004368:	4a0b      	ldr	r2, [pc, #44]	@ (8004398 <SVCCTL_App_Notification+0x868>)
 800436a:	480c      	ldr	r0, [pc, #48]	@ (800439c <SVCCTL_App_Notification+0x86c>)
 800436c:	f00f fd5a 	bl	8013e24 <iprintf>
 8004370:	481b      	ldr	r0, [pc, #108]	@ (80043e0 <SVCCTL_App_Notification+0x8b0>)
 8004372:	f00f fdbf 	bl	8013ef4 <puts>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8004376:	4b0b      	ldr	r3, [pc, #44]	@ (80043a4 <SVCCTL_App_Notification+0x874>)
 8004378:	8adb      	ldrh	r3, [r3, #22]
 800437a:	4618      	mov	r0, r3
 800437c:	f00c f8e0 	bl	8010540 <aci_gatt_confirm_indication>
        break;
 8004380:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8004382:	e001      	b.n	8004388 <SVCCTL_App_Notification+0x858>
      break;
 8004384:	bf00      	nop
 8004386:	e000      	b.n	800438a <SVCCTL_App_Notification+0x85a>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8004388:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 800438a:	2301      	movs	r3, #1
}
 800438c:	4618      	mov	r0, r3
 800438e:	374c      	adds	r7, #76	@ 0x4c
 8004390:	46bd      	mov	sp, r7
 8004392:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004394:	080164d0 	.word	0x080164d0
 8004398:	08017fbc 	.word	0x08017fbc
 800439c:	0801655c 	.word	0x0801655c
 80043a0:	08016a14 	.word	0x08016a14
 80043a4:	20000870 	.word	0x20000870
 80043a8:	08016a3c 	.word	0x08016a3c
 80043ac:	08016a70 	.word	0x08016a70
 80043b0:	08016a98 	.word	0x08016a98
 80043b4:	08016ac8 	.word	0x08016ac8
 80043b8:	08016af8 	.word	0x08016af8
 80043bc:	08016b2c 	.word	0x08016b2c
 80043c0:	08016b4c 	.word	0x08016b4c
 80043c4:	08016b68 	.word	0x08016b68
 80043c8:	08016bbc 	.word	0x08016bbc
 80043cc:	08016c04 	.word	0x08016c04
 80043d0:	08016c30 	.word	0x08016c30
 80043d4:	08016c4c 	.word	0x08016c4c
 80043d8:	08016c8c 	.word	0x08016c8c
 80043dc:	08016c90 	.word	0x08016c90
 80043e0:	08016cbc 	.word	0x08016cbc

080043e4 <APP_BLE_Key_Button1_Action>:
  return BleApplicationContext.Device_Connection_Status;
}

/* USER CODE BEGIN FD*/
void APP_BLE_Key_Button1_Action(void)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b082      	sub	sp, #8
 80043e8:	af00      	add	r7, sp, #0
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 80043ea:	2392      	movs	r3, #146	@ 0x92
 80043ec:	71fb      	strb	r3, [r7, #7]

  ret = aci_gap_clear_security_db();
 80043ee:	f00b fd1c 	bl	800fe2a <aci_gap_clear_security_db>
 80043f2:	4603      	mov	r3, r0
 80043f4:	71fb      	strb	r3, [r7, #7]
  if (ret != BLE_STATUS_SUCCESS)
 80043f6:	79fb      	ldrb	r3, [r7, #7]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d00f      	beq.n	800441c <APP_BLE_Key_Button1_Action+0x38>
  {
    APP_DBG_MSG("==>> aci_gap_clear_security_db - Fail, result: %d \n", ret);
 80043fc:	4810      	ldr	r0, [pc, #64]	@ (8004440 <APP_BLE_Key_Button1_Action+0x5c>)
 80043fe:	f00c fbac 	bl	8010b5a <DbgTraceGetFileName>
 8004402:	4601      	mov	r1, r0
 8004404:	f44f 733e 	mov.w	r3, #760	@ 0x2f8
 8004408:	4a0e      	ldr	r2, [pc, #56]	@ (8004444 <APP_BLE_Key_Button1_Action+0x60>)
 800440a:	480f      	ldr	r0, [pc, #60]	@ (8004448 <APP_BLE_Key_Button1_Action+0x64>)
 800440c:	f00f fd0a 	bl	8013e24 <iprintf>
 8004410:	79fb      	ldrb	r3, [r7, #7]
 8004412:	4619      	mov	r1, r3
 8004414:	480d      	ldr	r0, [pc, #52]	@ (800444c <APP_BLE_Key_Button1_Action+0x68>)
 8004416:	f00f fd05 	bl	8013e24 <iprintf>
  }
  else
  {
    APP_DBG_MSG("==>> aci_gap_clear_security_db - Success\n");
  }
}
 800441a:	e00c      	b.n	8004436 <APP_BLE_Key_Button1_Action+0x52>
    APP_DBG_MSG("==>> aci_gap_clear_security_db - Success\n");
 800441c:	4808      	ldr	r0, [pc, #32]	@ (8004440 <APP_BLE_Key_Button1_Action+0x5c>)
 800441e:	f00c fb9c 	bl	8010b5a <DbgTraceGetFileName>
 8004422:	4601      	mov	r1, r0
 8004424:	f44f 733f 	mov.w	r3, #764	@ 0x2fc
 8004428:	4a06      	ldr	r2, [pc, #24]	@ (8004444 <APP_BLE_Key_Button1_Action+0x60>)
 800442a:	4807      	ldr	r0, [pc, #28]	@ (8004448 <APP_BLE_Key_Button1_Action+0x64>)
 800442c:	f00f fcfa 	bl	8013e24 <iprintf>
 8004430:	4807      	ldr	r0, [pc, #28]	@ (8004450 <APP_BLE_Key_Button1_Action+0x6c>)
 8004432:	f00f fd5f 	bl	8013ef4 <puts>
}
 8004436:	bf00      	nop
 8004438:	3708      	adds	r7, #8
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	080164d0 	.word	0x080164d0
 8004444:	08017fd4 	.word	0x08017fd4
 8004448:	0801655c 	.word	0x0801655c
 800444c:	08016ce4 	.word	0x08016ce4
 8004450:	08016d1c 	.word	0x08016d1c

08004454 <APP_BLE_Key_Button2_Action>:

void APP_BLE_Key_Button2_Action(void)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b082      	sub	sp, #8
 8004458:	af00      	add	r7, sp, #0
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800445a:	2392      	movs	r3, #146	@ 0x92
 800445c:	71fb      	strb	r3, [r7, #7]
  
  ret = aci_gap_slave_security_req(BleApplicationContext.BleApplicationContext_legacy.connectionHandle); 
 800445e:	4b15      	ldr	r3, [pc, #84]	@ (80044b4 <APP_BLE_Key_Button2_Action+0x60>)
 8004460:	8adb      	ldrh	r3, [r3, #22]
 8004462:	4618      	mov	r0, r3
 8004464:	f00b fbf4 	bl	800fc50 <aci_gap_peripheral_security_req>
 8004468:	4603      	mov	r3, r0
 800446a:	71fb      	strb	r3, [r7, #7]

  if (ret != BLE_STATUS_SUCCESS)
 800446c:	79fb      	ldrb	r3, [r7, #7]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d00f      	beq.n	8004492 <APP_BLE_Key_Button2_Action+0x3e>
  {
    APP_DBG_MSG("==>> aci_gap_slave_security_req() Fail , result: %d \n", ret);
 8004472:	4811      	ldr	r0, [pc, #68]	@ (80044b8 <APP_BLE_Key_Button2_Action+0x64>)
 8004474:	f00c fb71 	bl	8010b5a <DbgTraceGetFileName>
 8004478:	4601      	mov	r1, r0
 800447a:	f44f 7342 	mov.w	r3, #776	@ 0x308
 800447e:	4a0f      	ldr	r2, [pc, #60]	@ (80044bc <APP_BLE_Key_Button2_Action+0x68>)
 8004480:	480f      	ldr	r0, [pc, #60]	@ (80044c0 <APP_BLE_Key_Button2_Action+0x6c>)
 8004482:	f00f fccf 	bl	8013e24 <iprintf>
 8004486:	79fb      	ldrb	r3, [r7, #7]
 8004488:	4619      	mov	r1, r3
 800448a:	480e      	ldr	r0, [pc, #56]	@ (80044c4 <APP_BLE_Key_Button2_Action+0x70>)
 800448c:	f00f fcca 	bl	8013e24 <iprintf>
  }
  else
  {
    APP_DBG_MSG("===>> aci_gap_slave_security_req - Success\n");
  }
}
 8004490:	e00c      	b.n	80044ac <APP_BLE_Key_Button2_Action+0x58>
    APP_DBG_MSG("===>> aci_gap_slave_security_req - Success\n");
 8004492:	4809      	ldr	r0, [pc, #36]	@ (80044b8 <APP_BLE_Key_Button2_Action+0x64>)
 8004494:	f00c fb61 	bl	8010b5a <DbgTraceGetFileName>
 8004498:	4601      	mov	r1, r0
 800449a:	f44f 7343 	mov.w	r3, #780	@ 0x30c
 800449e:	4a07      	ldr	r2, [pc, #28]	@ (80044bc <APP_BLE_Key_Button2_Action+0x68>)
 80044a0:	4807      	ldr	r0, [pc, #28]	@ (80044c0 <APP_BLE_Key_Button2_Action+0x6c>)
 80044a2:	f00f fcbf 	bl	8013e24 <iprintf>
 80044a6:	4808      	ldr	r0, [pc, #32]	@ (80044c8 <APP_BLE_Key_Button2_Action+0x74>)
 80044a8:	f00f fd24 	bl	8013ef4 <puts>
}
 80044ac:	bf00      	nop
 80044ae:	3708      	adds	r7, #8
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	20000870 	.word	0x20000870
 80044b8:	080164d0 	.word	0x080164d0
 80044bc:	08017ff0 	.word	0x08017ff0
 80044c0:	0801655c 	.word	0x0801655c
 80044c4:	08016d48 	.word	0x08016d48
 80044c8:	08016d80 	.word	0x08016d80

080044cc <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b082      	sub	sp, #8
 80044d0:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 80044d2:	4b06      	ldr	r3, [pc, #24]	@ (80044ec <Ble_Tl_Init+0x20>)
 80044d4:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 80044d6:	4b06      	ldr	r3, [pc, #24]	@ (80044f0 <Ble_Tl_Init+0x24>)
 80044d8:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 80044da:	463b      	mov	r3, r7
 80044dc:	4619      	mov	r1, r3
 80044de:	4805      	ldr	r0, [pc, #20]	@ (80044f4 <Ble_Tl_Init+0x28>)
 80044e0:	f00c fbec 	bl	8010cbc <hci_init>

  return;
 80044e4:	bf00      	nop
}
 80044e6:	3708      	adds	r7, #8
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}
 80044ec:	20030028 	.word	0x20030028
 80044f0:	08004ddf 	.word	0x08004ddf
 80044f4:	08004da7 	.word	0x08004da7

080044f8 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 80044f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044fa:	b08d      	sub	sp, #52	@ 0x34
 80044fc:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 80044fe:	f44f 7350 	mov.w	r3, #832	@ 0x340
 8004502:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8004504:	2392      	movs	r3, #146	@ 0x92
 8004506:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init*/

  APP_DBG_MSG("==>> Start Ble_Hci_Gap_Gatt_Init function\n");
 8004508:	48b1      	ldr	r0, [pc, #708]	@ (80047d0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800450a:	f00c fb26 	bl	8010b5a <DbgTraceGetFileName>
 800450e:	4601      	mov	r1, r0
 8004510:	f240 332d 	movw	r3, #813	@ 0x32d
 8004514:	4aaf      	ldr	r2, [pc, #700]	@ (80047d4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 8004516:	48b0      	ldr	r0, [pc, #704]	@ (80047d8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004518:	f00f fc84 	bl	8013e24 <iprintf>
 800451c:	48af      	ldr	r0, [pc, #700]	@ (80047dc <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 800451e:	f00f fce9 	bl	8013ef4 <puts>

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 8004522:	f00c f9fb 	bl	801091c <hci_reset>
 8004526:	4603      	mov	r3, r0
 8004528:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800452a:	7dfb      	ldrb	r3, [r7, #23]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d00f      	beq.n	8004550 <Ble_Hci_Gap_Gatt_Init+0x58>
  {
    APP_DBG_MSG("  Fail   : hci_reset command, result: 0x%x \n", ret);
 8004530:	48a7      	ldr	r0, [pc, #668]	@ (80047d0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004532:	f00c fb12 	bl	8010b5a <DbgTraceGetFileName>
 8004536:	4601      	mov	r1, r0
 8004538:	f240 3336 	movw	r3, #822	@ 0x336
 800453c:	4aa5      	ldr	r2, [pc, #660]	@ (80047d4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800453e:	48a6      	ldr	r0, [pc, #664]	@ (80047d8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004540:	f00f fc70 	bl	8013e24 <iprintf>
 8004544:	7dfb      	ldrb	r3, [r7, #23]
 8004546:	4619      	mov	r1, r3
 8004548:	48a5      	ldr	r0, [pc, #660]	@ (80047e0 <Ble_Hci_Gap_Gatt_Init+0x2e8>)
 800454a:	f00f fc6b 	bl	8013e24 <iprintf>
 800454e:	e00c      	b.n	800456a <Ble_Hci_Gap_Gatt_Init+0x72>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_reset command\n");
 8004550:	489f      	ldr	r0, [pc, #636]	@ (80047d0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004552:	f00c fb02 	bl	8010b5a <DbgTraceGetFileName>
 8004556:	4601      	mov	r1, r0
 8004558:	f240 333a 	movw	r3, #826	@ 0x33a
 800455c:	4a9d      	ldr	r2, [pc, #628]	@ (80047d4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800455e:	489e      	ldr	r0, [pc, #632]	@ (80047d8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004560:	f00f fc60 	bl	8013e24 <iprintf>
 8004564:	489f      	ldr	r0, [pc, #636]	@ (80047e4 <Ble_Hci_Gap_Gatt_Init+0x2ec>)
 8004566:	f00f fcc5 	bl	8013ef4 <puts>
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 800456a:	f000 fb7b 	bl	8004c64 <BleGetBdAddress>
 800456e:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, (uint8_t*) p_bd_addr);
 8004570:	693a      	ldr	r2, [r7, #16]
 8004572:	2106      	movs	r1, #6
 8004574:	2000      	movs	r0, #0
 8004576:	f00c f8e5 	bl	8010744 <aci_hal_write_config_data>
 800457a:	4603      	mov	r3, r0
 800457c:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800457e:	7dfb      	ldrb	r3, [r7, #23]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d00f      	beq.n	80045a4 <Ble_Hci_Gap_Gatt_Init+0xac>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_PUBADDR_OFFSET, result: 0x%x \n", ret);
 8004584:	4892      	ldr	r0, [pc, #584]	@ (80047d0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004586:	f00c fae8 	bl	8010b5a <DbgTraceGetFileName>
 800458a:	4601      	mov	r1, r0
 800458c:	f44f 7351 	mov.w	r3, #836	@ 0x344
 8004590:	4a90      	ldr	r2, [pc, #576]	@ (80047d4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 8004592:	4891      	ldr	r0, [pc, #580]	@ (80047d8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004594:	f00f fc46 	bl	8013e24 <iprintf>
 8004598:	7dfb      	ldrb	r3, [r7, #23]
 800459a:	4619      	mov	r1, r3
 800459c:	4892      	ldr	r0, [pc, #584]	@ (80047e8 <Ble_Hci_Gap_Gatt_Init+0x2f0>)
 800459e:	f00f fc41 	bl	8013e24 <iprintf>
 80045a2:	e035      	b.n	8004610 <Ble_Hci_Gap_Gatt_Init+0x118>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_PUBADDR_OFFSET\n");
 80045a4:	488a      	ldr	r0, [pc, #552]	@ (80047d0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 80045a6:	f00c fad8 	bl	8010b5a <DbgTraceGetFileName>
 80045aa:	4601      	mov	r1, r0
 80045ac:	f44f 7352 	mov.w	r3, #840	@ 0x348
 80045b0:	4a88      	ldr	r2, [pc, #544]	@ (80047d4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 80045b2:	4889      	ldr	r0, [pc, #548]	@ (80047d8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 80045b4:	f00f fc36 	bl	8013e24 <iprintf>
 80045b8:	488c      	ldr	r0, [pc, #560]	@ (80047ec <Ble_Hci_Gap_Gatt_Init+0x2f4>)
 80045ba:	f00f fc9b 	bl	8013ef4 <puts>
    APP_DBG_MSG("  Public Bluetooth Address: %02x:%02x:%02x:%02x:%02x:%02x\n",p_bd_addr[5],p_bd_addr[4],p_bd_addr[3],p_bd_addr[2],p_bd_addr[1],p_bd_addr[0]);
 80045be:	4884      	ldr	r0, [pc, #528]	@ (80047d0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 80045c0:	f00c facb 	bl	8010b5a <DbgTraceGetFileName>
 80045c4:	4601      	mov	r1, r0
 80045c6:	f240 3349 	movw	r3, #841	@ 0x349
 80045ca:	4a82      	ldr	r2, [pc, #520]	@ (80047d4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 80045cc:	4882      	ldr	r0, [pc, #520]	@ (80047d8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 80045ce:	f00f fc29 	bl	8013e24 <iprintf>
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	3305      	adds	r3, #5
 80045d6:	781b      	ldrb	r3, [r3, #0]
 80045d8:	4618      	mov	r0, r3
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	3304      	adds	r3, #4
 80045de:	781b      	ldrb	r3, [r3, #0]
 80045e0:	461c      	mov	r4, r3
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	3303      	adds	r3, #3
 80045e6:	781b      	ldrb	r3, [r3, #0]
 80045e8:	461d      	mov	r5, r3
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	3302      	adds	r3, #2
 80045ee:	781b      	ldrb	r3, [r3, #0]
 80045f0:	461a      	mov	r2, r3
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	3301      	adds	r3, #1
 80045f6:	781b      	ldrb	r3, [r3, #0]
 80045f8:	4619      	mov	r1, r3
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	781b      	ldrb	r3, [r3, #0]
 80045fe:	9302      	str	r3, [sp, #8]
 8004600:	9101      	str	r1, [sp, #4]
 8004602:	9200      	str	r2, [sp, #0]
 8004604:	462b      	mov	r3, r5
 8004606:	4622      	mov	r2, r4
 8004608:	4601      	mov	r1, r0
 800460a:	4879      	ldr	r0, [pc, #484]	@ (80047f0 <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 800460c:	f00f fc0a 	bl	8013e24 <iprintf>
  }

#if (CFG_BLE_ADDRESS_TYPE == GAP_PUBLIC_ADDR)
  /* BLE MAC in ADV Packet */
  a_ManufData[ sizeof(a_ManufData)-6] = p_bd_addr[5];
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	3305      	adds	r3, #5
 8004614:	781a      	ldrb	r2, [r3, #0]
 8004616:	4b77      	ldr	r3, [pc, #476]	@ (80047f4 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004618:	721a      	strb	r2, [r3, #8]
  a_ManufData[ sizeof(a_ManufData)-5] = p_bd_addr[4];
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	3304      	adds	r3, #4
 800461e:	781a      	ldrb	r2, [r3, #0]
 8004620:	4b74      	ldr	r3, [pc, #464]	@ (80047f4 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004622:	725a      	strb	r2, [r3, #9]
  a_ManufData[ sizeof(a_ManufData)-4] = p_bd_addr[3];
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	3303      	adds	r3, #3
 8004628:	781a      	ldrb	r2, [r3, #0]
 800462a:	4b72      	ldr	r3, [pc, #456]	@ (80047f4 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800462c:	729a      	strb	r2, [r3, #10]
  a_ManufData[ sizeof(a_ManufData)-3] = p_bd_addr[2];
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	3302      	adds	r3, #2
 8004632:	781a      	ldrb	r2, [r3, #0]
 8004634:	4b6f      	ldr	r3, [pc, #444]	@ (80047f4 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004636:	72da      	strb	r2, [r3, #11]
  a_ManufData[ sizeof(a_ManufData)-2] = p_bd_addr[1];
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	3301      	adds	r3, #1
 800463c:	781a      	ldrb	r2, [r3, #0]
 800463e:	4b6d      	ldr	r3, [pc, #436]	@ (80047f4 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004640:	731a      	strb	r2, [r3, #12]
  a_ManufData[ sizeof(a_ManufData)-1] = p_bd_addr[0];
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	781a      	ldrb	r2, [r3, #0]
 8004646:	4b6b      	ldr	r3, [pc, #428]	@ (80047f4 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004648:	735a      	strb	r2, [r3, #13]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 800464a:	4a6b      	ldr	r2, [pc, #428]	@ (80047f8 <Ble_Hci_Gap_Gatt_Init+0x300>)
 800464c:	2110      	movs	r1, #16
 800464e:	2018      	movs	r0, #24
 8004650:	f00c f878 	bl	8010744 <aci_hal_write_config_data>
 8004654:	4603      	mov	r3, r0
 8004656:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004658:	7dfb      	ldrb	r3, [r7, #23]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d00f      	beq.n	800467e <Ble_Hci_Gap_Gatt_Init+0x186>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET, result: 0x%x \n", ret);
 800465e:	485c      	ldr	r0, [pc, #368]	@ (80047d0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004660:	f00c fa7b 	bl	8010b5a <DbgTraceGetFileName>
 8004664:	4601      	mov	r1, r0
 8004666:	f240 337d 	movw	r3, #893	@ 0x37d
 800466a:	4a5a      	ldr	r2, [pc, #360]	@ (80047d4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800466c:	485a      	ldr	r0, [pc, #360]	@ (80047d8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800466e:	f00f fbd9 	bl	8013e24 <iprintf>
 8004672:	7dfb      	ldrb	r3, [r7, #23]
 8004674:	4619      	mov	r1, r3
 8004676:	4861      	ldr	r0, [pc, #388]	@ (80047fc <Ble_Hci_Gap_Gatt_Init+0x304>)
 8004678:	f00f fbd4 	bl	8013e24 <iprintf>
 800467c:	e00c      	b.n	8004698 <Ble_Hci_Gap_Gatt_Init+0x1a0>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET\n");
 800467e:	4854      	ldr	r0, [pc, #336]	@ (80047d0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004680:	f00c fa6b 	bl	8010b5a <DbgTraceGetFileName>
 8004684:	4601      	mov	r1, r0
 8004686:	f240 3381 	movw	r3, #897	@ 0x381
 800468a:	4a52      	ldr	r2, [pc, #328]	@ (80047d4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800468c:	4852      	ldr	r0, [pc, #328]	@ (80047d8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800468e:	f00f fbc9 	bl	8013e24 <iprintf>
 8004692:	485b      	ldr	r0, [pc, #364]	@ (8004800 <Ble_Hci_Gap_Gatt_Init+0x308>)
 8004694:	f00f fc2e 	bl	8013ef4 <puts>
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 8004698:	4a5a      	ldr	r2, [pc, #360]	@ (8004804 <Ble_Hci_Gap_Gatt_Init+0x30c>)
 800469a:	2110      	movs	r1, #16
 800469c:	2008      	movs	r0, #8
 800469e:	f00c f851 	bl	8010744 <aci_hal_write_config_data>
 80046a2:	4603      	mov	r3, r0
 80046a4:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 80046a6:	7dfb      	ldrb	r3, [r7, #23]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d00f      	beq.n	80046cc <Ble_Hci_Gap_Gatt_Init+0x1d4>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET, result: 0x%x \n", ret);
 80046ac:	4848      	ldr	r0, [pc, #288]	@ (80047d0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 80046ae:	f00c fa54 	bl	8010b5a <DbgTraceGetFileName>
 80046b2:	4601      	mov	r1, r0
 80046b4:	f240 338a 	movw	r3, #906	@ 0x38a
 80046b8:	4a46      	ldr	r2, [pc, #280]	@ (80047d4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 80046ba:	4847      	ldr	r0, [pc, #284]	@ (80047d8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 80046bc:	f00f fbb2 	bl	8013e24 <iprintf>
 80046c0:	7dfb      	ldrb	r3, [r7, #23]
 80046c2:	4619      	mov	r1, r3
 80046c4:	4850      	ldr	r0, [pc, #320]	@ (8004808 <Ble_Hci_Gap_Gatt_Init+0x310>)
 80046c6:	f00f fbad 	bl	8013e24 <iprintf>
 80046ca:	e00c      	b.n	80046e6 <Ble_Hci_Gap_Gatt_Init+0x1ee>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET\n");
 80046cc:	4840      	ldr	r0, [pc, #256]	@ (80047d0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 80046ce:	f00c fa44 	bl	8010b5a <DbgTraceGetFileName>
 80046d2:	4601      	mov	r1, r0
 80046d4:	f240 338e 	movw	r3, #910	@ 0x38e
 80046d8:	4a3e      	ldr	r2, [pc, #248]	@ (80047d4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 80046da:	483f      	ldr	r0, [pc, #252]	@ (80047d8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 80046dc:	f00f fba2 	bl	8013e24 <iprintf>
 80046e0:	484a      	ldr	r0, [pc, #296]	@ (800480c <Ble_Hci_Gap_Gatt_Init+0x314>)
 80046e2:	f00f fc07 	bl	8013ef4 <puts>
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 80046e6:	2118      	movs	r1, #24
 80046e8:	2001      	movs	r0, #1
 80046ea:	f00c f8b0 	bl	801084e <aci_hal_set_tx_power_level>
 80046ee:	4603      	mov	r3, r0
 80046f0:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 80046f2:	7dfb      	ldrb	r3, [r7, #23]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d00f      	beq.n	8004718 <Ble_Hci_Gap_Gatt_Init+0x220>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_tx_power_level command, result: 0x%x \n", ret);
 80046f8:	4835      	ldr	r0, [pc, #212]	@ (80047d0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 80046fa:	f00c fa2e 	bl	8010b5a <DbgTraceGetFileName>
 80046fe:	4601      	mov	r1, r0
 8004700:	f240 3397 	movw	r3, #919	@ 0x397
 8004704:	4a33      	ldr	r2, [pc, #204]	@ (80047d4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 8004706:	4834      	ldr	r0, [pc, #208]	@ (80047d8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004708:	f00f fb8c 	bl	8013e24 <iprintf>
 800470c:	7dfb      	ldrb	r3, [r7, #23]
 800470e:	4619      	mov	r1, r3
 8004710:	483f      	ldr	r0, [pc, #252]	@ (8004810 <Ble_Hci_Gap_Gatt_Init+0x318>)
 8004712:	f00f fb87 	bl	8013e24 <iprintf>
 8004716:	e00c      	b.n	8004732 <Ble_Hci_Gap_Gatt_Init+0x23a>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_tx_power_level command\n");
 8004718:	482d      	ldr	r0, [pc, #180]	@ (80047d0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800471a:	f00c fa1e 	bl	8010b5a <DbgTraceGetFileName>
 800471e:	4601      	mov	r1, r0
 8004720:	f240 339b 	movw	r3, #923	@ 0x39b
 8004724:	4a2b      	ldr	r2, [pc, #172]	@ (80047d4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 8004726:	482c      	ldr	r0, [pc, #176]	@ (80047d8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004728:	f00f fb7c 	bl	8013e24 <iprintf>
 800472c:	4839      	ldr	r0, [pc, #228]	@ (8004814 <Ble_Hci_Gap_Gatt_Init+0x31c>)
 800472e:	f00f fbe1 	bl	8013ef4 <puts>
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 8004732:	f00b fc59 	bl	800ffe8 <aci_gatt_init>
 8004736:	4603      	mov	r3, r0
 8004738:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800473a:	7dfb      	ldrb	r3, [r7, #23]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d00f      	beq.n	8004760 <Ble_Hci_Gap_Gatt_Init+0x268>
  {
    APP_DBG_MSG("  Fail   : aci_gatt_init command, result: 0x%x \n", ret);
 8004740:	4823      	ldr	r0, [pc, #140]	@ (80047d0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004742:	f00c fa0a 	bl	8010b5a <DbgTraceGetFileName>
 8004746:	4601      	mov	r1, r0
 8004748:	f44f 7369 	mov.w	r3, #932	@ 0x3a4
 800474c:	4a21      	ldr	r2, [pc, #132]	@ (80047d4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800474e:	4822      	ldr	r0, [pc, #136]	@ (80047d8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004750:	f00f fb68 	bl	8013e24 <iprintf>
 8004754:	7dfb      	ldrb	r3, [r7, #23]
 8004756:	4619      	mov	r1, r3
 8004758:	482f      	ldr	r0, [pc, #188]	@ (8004818 <Ble_Hci_Gap_Gatt_Init+0x320>)
 800475a:	f00f fb63 	bl	8013e24 <iprintf>
 800475e:	e00c      	b.n	800477a <Ble_Hci_Gap_Gatt_Init+0x282>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gatt_init command\n");
 8004760:	481b      	ldr	r0, [pc, #108]	@ (80047d0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004762:	f00c f9fa 	bl	8010b5a <DbgTraceGetFileName>
 8004766:	4601      	mov	r1, r0
 8004768:	f44f 736a 	mov.w	r3, #936	@ 0x3a8
 800476c:	4a19      	ldr	r2, [pc, #100]	@ (80047d4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800476e:	481a      	ldr	r0, [pc, #104]	@ (80047d8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004770:	f00f fb58 	bl	8013e24 <iprintf>
 8004774:	4829      	ldr	r0, [pc, #164]	@ (800481c <Ble_Hci_Gap_Gatt_Init+0x324>)
 8004776:	f00f fbbd 	bl	8013ef4 <puts>
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 800477a:	2300      	movs	r3, #0
 800477c:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 800477e:	7bfb      	ldrb	r3, [r7, #15]
 8004780:	f043 0301 	orr.w	r3, r3, #1
 8004784:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 8004786:	7bfb      	ldrb	r3, [r7, #15]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d06b      	beq.n	8004864 <Ble_Hci_Gap_Gatt_Init+0x36c>
  {
    const char *name = "HRSTM";
 800478c:	4b24      	ldr	r3, [pc, #144]	@ (8004820 <Ble_Hci_Gap_Gatt_Init+0x328>)
 800478e:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 8004790:	1dba      	adds	r2, r7, #6
 8004792:	7bf8      	ldrb	r0, [r7, #15]
 8004794:	1cbb      	adds	r3, r7, #2
 8004796:	9301      	str	r3, [sp, #4]
 8004798:	1d3b      	adds	r3, r7, #4
 800479a:	9300      	str	r3, [sp, #0]
 800479c:	4613      	mov	r3, r2
 800479e:	2207      	movs	r2, #7
 80047a0:	2100      	movs	r1, #0
 80047a2:	f00b f9a8 	bl	800faf6 <aci_gap_init>
 80047a6:	4603      	mov	r3, r0
 80047a8:	75fb      	strb	r3, [r7, #23]
                       APPBLE_GAP_DEVICE_NAME_LENGTH,
                       &gap_service_handle,
                       &gap_dev_name_char_handle,
                       &gap_appearance_char_handle);

    if (ret != BLE_STATUS_SUCCESS)
 80047aa:	7dfb      	ldrb	r3, [r7, #23]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d03b      	beq.n	8004828 <Ble_Hci_Gap_Gatt_Init+0x330>
    {
      APP_DBG_MSG("  Fail   : aci_gap_init command, result: 0x%x \n", ret);
 80047b0:	4807      	ldr	r0, [pc, #28]	@ (80047d0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 80047b2:	f00c f9d2 	bl	8010b5a <DbgTraceGetFileName>
 80047b6:	4601      	mov	r1, r0
 80047b8:	f44f 7372 	mov.w	r3, #968	@ 0x3c8
 80047bc:	4a05      	ldr	r2, [pc, #20]	@ (80047d4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 80047be:	4806      	ldr	r0, [pc, #24]	@ (80047d8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 80047c0:	f00f fb30 	bl	8013e24 <iprintf>
 80047c4:	7dfb      	ldrb	r3, [r7, #23]
 80047c6:	4619      	mov	r1, r3
 80047c8:	4816      	ldr	r0, [pc, #88]	@ (8004824 <Ble_Hci_Gap_Gatt_Init+0x32c>)
 80047ca:	f00f fb2b 	bl	8013e24 <iprintf>
 80047ce:	e038      	b.n	8004842 <Ble_Hci_Gap_Gatt_Init+0x34a>
 80047d0:	080164d0 	.word	0x080164d0
 80047d4:	0801800c 	.word	0x0801800c
 80047d8:	0801655c 	.word	0x0801655c
 80047dc:	08016db0 	.word	0x08016db0
 80047e0:	08016ddc 	.word	0x08016ddc
 80047e4:	08016e0c 	.word	0x08016e0c
 80047e8:	08016e2c 	.word	0x08016e2c
 80047ec:	08016e88 	.word	0x08016e88
 80047f0:	08016ed4 	.word	0x08016ed4
 80047f4:	20000008 	.word	0x20000008
 80047f8:	08017f84 	.word	0x08017f84
 80047fc:	08016f14 	.word	0x08016f14
 8004800:	08016f6c 	.word	0x08016f6c
 8004804:	08017f94 	.word	0x08017f94
 8004808:	08016fb4 	.word	0x08016fb4
 800480c:	0801700c 	.word	0x0801700c
 8004810:	08017054 	.word	0x08017054
 8004814:	08017094 	.word	0x08017094
 8004818:	080170c4 	.word	0x080170c4
 800481c:	080170f8 	.word	0x080170f8
 8004820:	0801711c 	.word	0x0801711c
 8004824:	08017124 	.word	0x08017124
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
 8004828:	487e      	ldr	r0, [pc, #504]	@ (8004a24 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 800482a:	f00c f996 	bl	8010b5a <DbgTraceGetFileName>
 800482e:	4601      	mov	r1, r0
 8004830:	f44f 7373 	mov.w	r3, #972	@ 0x3cc
 8004834:	4a7c      	ldr	r2, [pc, #496]	@ (8004a28 <Ble_Hci_Gap_Gatt_Init+0x530>)
 8004836:	487d      	ldr	r0, [pc, #500]	@ (8004a2c <Ble_Hci_Gap_Gatt_Init+0x534>)
 8004838:	f00f faf4 	bl	8013e24 <iprintf>
 800483c:	487c      	ldr	r0, [pc, #496]	@ (8004a30 <Ble_Hci_Gap_Gatt_Init+0x538>)
 800483e:	f00f fb59 	bl	8013ef4 <puts>
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 8004842:	88fc      	ldrh	r4, [r7, #6]
 8004844:	88bd      	ldrh	r5, [r7, #4]
 8004846:	68b8      	ldr	r0, [r7, #8]
 8004848:	f7fb fcea 	bl	8000220 <strlen>
 800484c:	4603      	mov	r3, r0
 800484e:	b2da      	uxtb	r2, r3
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	9300      	str	r3, [sp, #0]
 8004854:	4613      	mov	r3, r2
 8004856:	2200      	movs	r2, #0
 8004858:	4629      	mov	r1, r5
 800485a:	4620      	mov	r0, r4
 800485c:	f00b fdc7 	bl	80103ee <aci_gatt_update_char_value>
 8004860:	4603      	mov	r3, r0
 8004862:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 8004864:	88f8      	ldrh	r0, [r7, #6]
 8004866:	8879      	ldrh	r1, [r7, #2]
 8004868:	463b      	mov	r3, r7
 800486a:	9300      	str	r3, [sp, #0]
 800486c:	2302      	movs	r3, #2
 800486e:	2200      	movs	r2, #0
 8004870:	f00b fdbd 	bl	80103ee <aci_gatt_update_char_value>
 8004874:	4603      	mov	r3, r0
 8004876:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 8004878:	2202      	movs	r2, #2
 800487a:	2102      	movs	r1, #2
 800487c:	2000      	movs	r0, #0
 800487e:	f00c f8ef 	bl	8010a60 <hci_le_set_default_phy>
 8004882:	4603      	mov	r3, r0
 8004884:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004886:	7dfb      	ldrb	r3, [r7, #23]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d00f      	beq.n	80048ac <Ble_Hci_Gap_Gatt_Init+0x3b4>
  {
    APP_DBG_MSG("  Fail   : hci_le_set_default_phy command, result: 0x%x \n", ret);
 800488c:	4865      	ldr	r0, [pc, #404]	@ (8004a24 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 800488e:	f00c f964 	bl	8010b5a <DbgTraceGetFileName>
 8004892:	4601      	mov	r1, r0
 8004894:	f240 33ee 	movw	r3, #1006	@ 0x3ee
 8004898:	4a63      	ldr	r2, [pc, #396]	@ (8004a28 <Ble_Hci_Gap_Gatt_Init+0x530>)
 800489a:	4864      	ldr	r0, [pc, #400]	@ (8004a2c <Ble_Hci_Gap_Gatt_Init+0x534>)
 800489c:	f00f fac2 	bl	8013e24 <iprintf>
 80048a0:	7dfb      	ldrb	r3, [r7, #23]
 80048a2:	4619      	mov	r1, r3
 80048a4:	4863      	ldr	r0, [pc, #396]	@ (8004a34 <Ble_Hci_Gap_Gatt_Init+0x53c>)
 80048a6:	f00f fabd 	bl	8013e24 <iprintf>
 80048aa:	e00c      	b.n	80048c6 <Ble_Hci_Gap_Gatt_Init+0x3ce>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_le_set_default_phy command\n");
 80048ac:	485d      	ldr	r0, [pc, #372]	@ (8004a24 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 80048ae:	f00c f954 	bl	8010b5a <DbgTraceGetFileName>
 80048b2:	4601      	mov	r1, r0
 80048b4:	f240 33f2 	movw	r3, #1010	@ 0x3f2
 80048b8:	4a5b      	ldr	r2, [pc, #364]	@ (8004a28 <Ble_Hci_Gap_Gatt_Init+0x530>)
 80048ba:	485c      	ldr	r0, [pc, #368]	@ (8004a2c <Ble_Hci_Gap_Gatt_Init+0x534>)
 80048bc:	f00f fab2 	bl	8013e24 <iprintf>
 80048c0:	485d      	ldr	r0, [pc, #372]	@ (8004a38 <Ble_Hci_Gap_Gatt_Init+0x540>)
 80048c2:	f00f fb17 	bl	8013ef4 <puts>
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 80048c6:	4b5d      	ldr	r3, [pc, #372]	@ (8004a3c <Ble_Hci_Gap_Gatt_Init+0x544>)
 80048c8:	2201      	movs	r2, #1
 80048ca:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 80048cc:	4b5b      	ldr	r3, [pc, #364]	@ (8004a3c <Ble_Hci_Gap_Gatt_Init+0x544>)
 80048ce:	781b      	ldrb	r3, [r3, #0]
 80048d0:	4618      	mov	r0, r3
 80048d2:	f00a ff91 	bl	800f7f8 <aci_gap_set_io_capability>
 80048d6:	4603      	mov	r3, r0
 80048d8:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 80048da:	7dfb      	ldrb	r3, [r7, #23]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d00f      	beq.n	8004900 <Ble_Hci_Gap_Gatt_Init+0x408>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_io_capability command, result: 0x%x \n", ret);
 80048e0:	4850      	ldr	r0, [pc, #320]	@ (8004a24 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 80048e2:	f00c f93a 	bl	8010b5a <DbgTraceGetFileName>
 80048e6:	4601      	mov	r1, r0
 80048e8:	f44f 737f 	mov.w	r3, #1020	@ 0x3fc
 80048ec:	4a4e      	ldr	r2, [pc, #312]	@ (8004a28 <Ble_Hci_Gap_Gatt_Init+0x530>)
 80048ee:	484f      	ldr	r0, [pc, #316]	@ (8004a2c <Ble_Hci_Gap_Gatt_Init+0x534>)
 80048f0:	f00f fa98 	bl	8013e24 <iprintf>
 80048f4:	7dfb      	ldrb	r3, [r7, #23]
 80048f6:	4619      	mov	r1, r3
 80048f8:	4851      	ldr	r0, [pc, #324]	@ (8004a40 <Ble_Hci_Gap_Gatt_Init+0x548>)
 80048fa:	f00f fa93 	bl	8013e24 <iprintf>
 80048fe:	e00c      	b.n	800491a <Ble_Hci_Gap_Gatt_Init+0x422>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_io_capability command\n");
 8004900:	4848      	ldr	r0, [pc, #288]	@ (8004a24 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 8004902:	f00c f92a 	bl	8010b5a <DbgTraceGetFileName>
 8004906:	4601      	mov	r1, r0
 8004908:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800490c:	4a46      	ldr	r2, [pc, #280]	@ (8004a28 <Ble_Hci_Gap_Gatt_Init+0x530>)
 800490e:	4847      	ldr	r0, [pc, #284]	@ (8004a2c <Ble_Hci_Gap_Gatt_Init+0x534>)
 8004910:	f00f fa88 	bl	8013e24 <iprintf>
 8004914:	484b      	ldr	r0, [pc, #300]	@ (8004a44 <Ble_Hci_Gap_Gatt_Init+0x54c>)
 8004916:	f00f faed 	bl	8013ef4 <puts>
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 800491a:	4b48      	ldr	r3, [pc, #288]	@ (8004a3c <Ble_Hci_Gap_Gatt_Init+0x544>)
 800491c:	2201      	movs	r2, #1
 800491e:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 8004920:	4b46      	ldr	r3, [pc, #280]	@ (8004a3c <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004922:	2208      	movs	r2, #8
 8004924:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 8004926:	4b45      	ldr	r3, [pc, #276]	@ (8004a3c <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004928:	2210      	movs	r2, #16
 800492a:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 800492c:	4b43      	ldr	r3, [pc, #268]	@ (8004a3c <Ble_Hci_Gap_Gatt_Init+0x544>)
 800492e:	2200      	movs	r2, #0
 8004930:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 8004932:	4b42      	ldr	r3, [pc, #264]	@ (8004a3c <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004934:	4a44      	ldr	r2, [pc, #272]	@ (8004a48 <Ble_Hci_Gap_Gatt_Init+0x550>)
 8004936:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 8004938:	4b40      	ldr	r3, [pc, #256]	@ (8004a3c <Ble_Hci_Gap_Gatt_Init+0x544>)
 800493a:	2201      	movs	r2, #1
 800493c:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 800493e:	4b3f      	ldr	r3, [pc, #252]	@ (8004a3c <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004940:	789c      	ldrb	r4, [r3, #2]
 8004942:	4b3e      	ldr	r3, [pc, #248]	@ (8004a3c <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004944:	785d      	ldrb	r5, [r3, #1]
 8004946:	4b3d      	ldr	r3, [pc, #244]	@ (8004a3c <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004948:	791b      	ldrb	r3, [r3, #4]
 800494a:	4a3c      	ldr	r2, [pc, #240]	@ (8004a3c <Ble_Hci_Gap_Gatt_Init+0x544>)
 800494c:	7952      	ldrb	r2, [r2, #5]
 800494e:	493b      	ldr	r1, [pc, #236]	@ (8004a3c <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004950:	78c9      	ldrb	r1, [r1, #3]
 8004952:	483a      	ldr	r0, [pc, #232]	@ (8004a3c <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004954:	6880      	ldr	r0, [r0, #8]
 8004956:	2600      	movs	r6, #0
 8004958:	9604      	str	r6, [sp, #16]
 800495a:	9003      	str	r0, [sp, #12]
 800495c:	9102      	str	r1, [sp, #8]
 800495e:	9201      	str	r2, [sp, #4]
 8004960:	9300      	str	r3, [sp, #0]
 8004962:	2300      	movs	r3, #0
 8004964:	2201      	movs	r2, #1
 8004966:	4629      	mov	r1, r5
 8004968:	4620      	mov	r0, r4
 800496a:	f00a ff99 	bl	800f8a0 <aci_gap_set_authentication_requirement>
 800496e:	4603      	mov	r3, r0
 8004970:	75fb      	strb	r3, [r7, #23]
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin,
                                               CFG_IDENTITY_ADDRESS);
  if (ret != BLE_STATUS_SUCCESS)
 8004972:	7dfb      	ldrb	r3, [r7, #23]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d00f      	beq.n	8004998 <Ble_Hci_Gap_Gatt_Init+0x4a0>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_authentication_requirement command, result: 0x%x \n", ret);
 8004978:	482a      	ldr	r0, [pc, #168]	@ (8004a24 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 800497a:	f00c f8ee 	bl	8010b5a <DbgTraceGetFileName>
 800497e:	4601      	mov	r1, r0
 8004980:	f240 431b 	movw	r3, #1051	@ 0x41b
 8004984:	4a28      	ldr	r2, [pc, #160]	@ (8004a28 <Ble_Hci_Gap_Gatt_Init+0x530>)
 8004986:	4829      	ldr	r0, [pc, #164]	@ (8004a2c <Ble_Hci_Gap_Gatt_Init+0x534>)
 8004988:	f00f fa4c 	bl	8013e24 <iprintf>
 800498c:	7dfb      	ldrb	r3, [r7, #23]
 800498e:	4619      	mov	r1, r3
 8004990:	482e      	ldr	r0, [pc, #184]	@ (8004a4c <Ble_Hci_Gap_Gatt_Init+0x554>)
 8004992:	f00f fa47 	bl	8013e24 <iprintf>
 8004996:	e00c      	b.n	80049b2 <Ble_Hci_Gap_Gatt_Init+0x4ba>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_authentication_requirement command\n");
 8004998:	4822      	ldr	r0, [pc, #136]	@ (8004a24 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 800499a:	f00c f8de 	bl	8010b5a <DbgTraceGetFileName>
 800499e:	4601      	mov	r1, r0
 80049a0:	f240 431f 	movw	r3, #1055	@ 0x41f
 80049a4:	4a20      	ldr	r2, [pc, #128]	@ (8004a28 <Ble_Hci_Gap_Gatt_Init+0x530>)
 80049a6:	4821      	ldr	r0, [pc, #132]	@ (8004a2c <Ble_Hci_Gap_Gatt_Init+0x534>)
 80049a8:	f00f fa3c 	bl	8013e24 <iprintf>
 80049ac:	4828      	ldr	r0, [pc, #160]	@ (8004a50 <Ble_Hci_Gap_Gatt_Init+0x558>)
 80049ae:	f00f faa1 	bl	8013ef4 <puts>
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 80049b2:	4b22      	ldr	r3, [pc, #136]	@ (8004a3c <Ble_Hci_Gap_Gatt_Init+0x544>)
 80049b4:	789b      	ldrb	r3, [r3, #2]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d023      	beq.n	8004a02 <Ble_Hci_Gap_Gatt_Init+0x50a>
  {
    ret = aci_gap_configure_whitelist();
 80049ba:	f00b fa12 	bl	800fde2 <aci_gap_configure_filter_accept_list>
 80049be:	4603      	mov	r3, r0
 80049c0:	75fb      	strb	r3, [r7, #23]
    if (ret != BLE_STATUS_SUCCESS)
 80049c2:	7dfb      	ldrb	r3, [r7, #23]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d00f      	beq.n	80049e8 <Ble_Hci_Gap_Gatt_Init+0x4f0>
    {
      APP_DBG_MSG("  Fail   : aci_gap_configure_whitelist command, result: 0x%x \n", ret);
 80049c8:	4816      	ldr	r0, [pc, #88]	@ (8004a24 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 80049ca:	f00c f8c6 	bl	8010b5a <DbgTraceGetFileName>
 80049ce:	4601      	mov	r1, r0
 80049d0:	f240 432a 	movw	r3, #1066	@ 0x42a
 80049d4:	4a14      	ldr	r2, [pc, #80]	@ (8004a28 <Ble_Hci_Gap_Gatt_Init+0x530>)
 80049d6:	4815      	ldr	r0, [pc, #84]	@ (8004a2c <Ble_Hci_Gap_Gatt_Init+0x534>)
 80049d8:	f00f fa24 	bl	8013e24 <iprintf>
 80049dc:	7dfb      	ldrb	r3, [r7, #23]
 80049de:	4619      	mov	r1, r3
 80049e0:	481c      	ldr	r0, [pc, #112]	@ (8004a54 <Ble_Hci_Gap_Gatt_Init+0x55c>)
 80049e2:	f00f fa1f 	bl	8013e24 <iprintf>
 80049e6:	e00c      	b.n	8004a02 <Ble_Hci_Gap_Gatt_Init+0x50a>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
 80049e8:	480e      	ldr	r0, [pc, #56]	@ (8004a24 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 80049ea:	f00c f8b6 	bl	8010b5a <DbgTraceGetFileName>
 80049ee:	4601      	mov	r1, r0
 80049f0:	f240 432e 	movw	r3, #1070	@ 0x42e
 80049f4:	4a0c      	ldr	r2, [pc, #48]	@ (8004a28 <Ble_Hci_Gap_Gatt_Init+0x530>)
 80049f6:	480d      	ldr	r0, [pc, #52]	@ (8004a2c <Ble_Hci_Gap_Gatt_Init+0x534>)
 80049f8:	f00f fa14 	bl	8013e24 <iprintf>
 80049fc:	4816      	ldr	r0, [pc, #88]	@ (8004a58 <Ble_Hci_Gap_Gatt_Init+0x560>)
 80049fe:	f00f fa79 	bl	8013ef4 <puts>
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
 8004a02:	4808      	ldr	r0, [pc, #32]	@ (8004a24 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 8004a04:	f00c f8a9 	bl	8010b5a <DbgTraceGetFileName>
 8004a08:	4601      	mov	r1, r0
 8004a0a:	f240 4331 	movw	r3, #1073	@ 0x431
 8004a0e:	4a06      	ldr	r2, [pc, #24]	@ (8004a28 <Ble_Hci_Gap_Gatt_Init+0x530>)
 8004a10:	4806      	ldr	r0, [pc, #24]	@ (8004a2c <Ble_Hci_Gap_Gatt_Init+0x534>)
 8004a12:	f00f fa07 	bl	8013e24 <iprintf>
 8004a16:	4811      	ldr	r0, [pc, #68]	@ (8004a5c <Ble_Hci_Gap_Gatt_Init+0x564>)
 8004a18:	f00f fa6c 	bl	8013ef4 <puts>
}
 8004a1c:	bf00      	nop
 8004a1e:	371c      	adds	r7, #28
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a24:	080164d0 	.word	0x080164d0
 8004a28:	0801800c 	.word	0x0801800c
 8004a2c:	0801655c 	.word	0x0801655c
 8004a30:	08017158 	.word	0x08017158
 8004a34:	0801717c 	.word	0x0801717c
 8004a38:	080171b8 	.word	0x080171b8
 8004a3c:	20000870 	.word	0x20000870
 8004a40:	080171e4 	.word	0x080171e4
 8004a44:	08017224 	.word	0x08017224
 8004a48:	0001b207 	.word	0x0001b207
 8004a4c:	08017254 	.word	0x08017254
 8004a50:	080172a0 	.word	0x080172a0
 8004a54:	080172dc 	.word	0x080172dc
 8004a58:	08017320 	.word	0x08017320
 8004a5c:	08017354 	.word	0x08017354

08004a60 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b08c      	sub	sp, #48	@ 0x30
 8004a64:	af08      	add	r7, sp, #32
 8004a66:	4603      	mov	r3, r0
 8004a68:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8004a6a:	2392      	movs	r3, #146	@ 0x92
 8004a6c:	72fb      	strb	r3, [r7, #11]
  uint16_t Min_Inter, Max_Inter;

  if (NewStatus == APP_BLE_FAST_ADV)
 8004a6e:	79fb      	ldrb	r3, [r7, #7]
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d106      	bne.n	8004a82 <Adv_Request+0x22>
  {
    Min_Inter = AdvIntervalMin;
 8004a74:	4b69      	ldr	r3, [pc, #420]	@ (8004c1c <Adv_Request+0x1bc>)
 8004a76:	881b      	ldrh	r3, [r3, #0]
 8004a78:	81fb      	strh	r3, [r7, #14]
    Max_Inter = AdvIntervalMax;
 8004a7a:	4b69      	ldr	r3, [pc, #420]	@ (8004c20 <Adv_Request+0x1c0>)
 8004a7c:	881b      	ldrh	r3, [r3, #0]
 8004a7e:	81bb      	strh	r3, [r7, #12]
 8004a80:	e005      	b.n	8004a8e <Adv_Request+0x2e>
  }
  else
  {
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 8004a82:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 8004a86:	81fb      	strh	r3, [r7, #14]
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 8004a88:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8004a8c:	81bb      	strh	r3, [r7, #12]

  /**
   * Stop the timer, it will be restarted for a new shot
   * It does not hurt if the timer was not running
   */
  HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 8004a8e:	4b65      	ldr	r3, [pc, #404]	@ (8004c24 <Adv_Request+0x1c4>)
 8004a90:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004a94:	4618      	mov	r0, r3
 8004a96:	f7fd fccd 	bl	8002434 <HW_TS_Stop>

  if ((NewStatus == APP_BLE_LP_ADV)
 8004a9a:	79fb      	ldrb	r3, [r7, #7]
 8004a9c:	2b02      	cmp	r3, #2
 8004a9e:	d12d      	bne.n	8004afc <Adv_Request+0x9c>
      && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 8004aa0:	4b60      	ldr	r3, [pc, #384]	@ (8004c24 <Adv_Request+0x1c4>)
 8004aa2:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d004      	beq.n	8004ab4 <Adv_Request+0x54>
          || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 8004aaa:	4b5e      	ldr	r3, [pc, #376]	@ (8004c24 <Adv_Request+0x1c4>)
 8004aac:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004ab0:	2b02      	cmp	r3, #2
 8004ab2:	d123      	bne.n	8004afc <Adv_Request+0x9c>
  {
    /* Connection in ADVERTISE mode have to stop the current advertising */
    ret = aci_gap_set_non_discoverable();
 8004ab4:	f00a fd82 	bl	800f5bc <aci_gap_set_non_discoverable>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	72fb      	strb	r3, [r7, #11]
    if (ret != BLE_STATUS_SUCCESS)
 8004abc:	7afb      	ldrb	r3, [r7, #11]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d00f      	beq.n	8004ae2 <Adv_Request+0x82>
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Stop Advertising Failed , result: %d \n", ret);
 8004ac2:	4859      	ldr	r0, [pc, #356]	@ (8004c28 <Adv_Request+0x1c8>)
 8004ac4:	f00c f849 	bl	8010b5a <DbgTraceGetFileName>
 8004ac8:	4601      	mov	r1, r0
 8004aca:	f240 4352 	movw	r3, #1106	@ 0x452
 8004ace:	4a57      	ldr	r2, [pc, #348]	@ (8004c2c <Adv_Request+0x1cc>)
 8004ad0:	4857      	ldr	r0, [pc, #348]	@ (8004c30 <Adv_Request+0x1d0>)
 8004ad2:	f00f f9a7 	bl	8013e24 <iprintf>
 8004ad6:	7afb      	ldrb	r3, [r7, #11]
 8004ad8:	4619      	mov	r1, r3
 8004ada:	4856      	ldr	r0, [pc, #344]	@ (8004c34 <Adv_Request+0x1d4>)
 8004adc:	f00f f9a2 	bl	8013e24 <iprintf>
 8004ae0:	e00c      	b.n	8004afc <Adv_Request+0x9c>
    }
    else
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Successfully Stopped Advertising \n");
 8004ae2:	4851      	ldr	r0, [pc, #324]	@ (8004c28 <Adv_Request+0x1c8>)
 8004ae4:	f00c f839 	bl	8010b5a <DbgTraceGetFileName>
 8004ae8:	4601      	mov	r1, r0
 8004aea:	f240 4356 	movw	r3, #1110	@ 0x456
 8004aee:	4a4f      	ldr	r2, [pc, #316]	@ (8004c2c <Adv_Request+0x1cc>)
 8004af0:	484f      	ldr	r0, [pc, #316]	@ (8004c30 <Adv_Request+0x1d0>)
 8004af2:	f00f f997 	bl	8013e24 <iprintf>
 8004af6:	4850      	ldr	r0, [pc, #320]	@ (8004c38 <Adv_Request+0x1d8>)
 8004af8:	f00f f9fc 	bl	8013ef4 <puts>
    }
  }

  BleApplicationContext.Device_Connection_Status = NewStatus;
 8004afc:	4a49      	ldr	r2, [pc, #292]	@ (8004c24 <Adv_Request+0x1c4>)
 8004afe:	79fb      	ldrb	r3, [r7, #7]
 8004b00:	f882 3080 	strb.w	r3, [r2, #128]	@ 0x80
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_IND,
 8004b04:	4b47      	ldr	r3, [pc, #284]	@ (8004c24 <Adv_Request+0x1c4>)
 8004b06:	7e1b      	ldrb	r3, [r3, #24]
 8004b08:	89ba      	ldrh	r2, [r7, #12]
 8004b0a:	89f9      	ldrh	r1, [r7, #14]
 8004b0c:	2000      	movs	r0, #0
 8004b0e:	9006      	str	r0, [sp, #24]
 8004b10:	2000      	movs	r0, #0
 8004b12:	9005      	str	r0, [sp, #20]
 8004b14:	4849      	ldr	r0, [pc, #292]	@ (8004c3c <Adv_Request+0x1dc>)
 8004b16:	9004      	str	r0, [sp, #16]
 8004b18:	9303      	str	r3, [sp, #12]
 8004b1a:	4b49      	ldr	r3, [pc, #292]	@ (8004c40 <Adv_Request+0x1e0>)
 8004b1c:	9302      	str	r3, [sp, #8]
 8004b1e:	2307      	movs	r3, #7
 8004b20:	9301      	str	r3, [sp, #4]
 8004b22:	2300      	movs	r3, #0
 8004b24:	9300      	str	r3, [sp, #0]
 8004b26:	2300      	movs	r3, #0
 8004b28:	2000      	movs	r0, #0
 8004b2a:	f00a fd6b 	bl	800f604 <aci_gap_set_discoverable>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	72fb      	strb	r3, [r7, #11]
                                 (uint8_t*) &a_LocalName,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUID,
                                 0,
                                 0);
  if (ret != BLE_STATUS_SUCCESS)
 8004b32:	7afb      	ldrb	r3, [r7, #11]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d00f      	beq.n	8004b58 <Adv_Request+0xf8>
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - fail, result: 0x%x \n", ret);
 8004b38:	483b      	ldr	r0, [pc, #236]	@ (8004c28 <Adv_Request+0x1c8>)
 8004b3a:	f00c f80e 	bl	8010b5a <DbgTraceGetFileName>
 8004b3e:	4601      	mov	r1, r0
 8004b40:	f240 4369 	movw	r3, #1129	@ 0x469
 8004b44:	4a39      	ldr	r2, [pc, #228]	@ (8004c2c <Adv_Request+0x1cc>)
 8004b46:	483a      	ldr	r0, [pc, #232]	@ (8004c30 <Adv_Request+0x1d0>)
 8004b48:	f00f f96c 	bl	8013e24 <iprintf>
 8004b4c:	7afb      	ldrb	r3, [r7, #11]
 8004b4e:	4619      	mov	r1, r3
 8004b50:	483c      	ldr	r0, [pc, #240]	@ (8004c44 <Adv_Request+0x1e4>)
 8004b52:	f00f f967 	bl	8013e24 <iprintf>
 8004b56:	e00c      	b.n	8004b72 <Adv_Request+0x112>
  }
  else
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - Success\n");
 8004b58:	4833      	ldr	r0, [pc, #204]	@ (8004c28 <Adv_Request+0x1c8>)
 8004b5a:	f00b fffe 	bl	8010b5a <DbgTraceGetFileName>
 8004b5e:	4601      	mov	r1, r0
 8004b60:	f240 436d 	movw	r3, #1133	@ 0x46d
 8004b64:	4a31      	ldr	r2, [pc, #196]	@ (8004c2c <Adv_Request+0x1cc>)
 8004b66:	4832      	ldr	r0, [pc, #200]	@ (8004c30 <Adv_Request+0x1d0>)
 8004b68:	f00f f95c 	bl	8013e24 <iprintf>
 8004b6c:	4836      	ldr	r0, [pc, #216]	@ (8004c48 <Adv_Request+0x1e8>)
 8004b6e:	f00f f9c1 	bl	8013ef4 <puts>
  }

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_ManufData), (uint8_t*) a_ManufData);
 8004b72:	4936      	ldr	r1, [pc, #216]	@ (8004c4c <Adv_Request+0x1ec>)
 8004b74:	200e      	movs	r0, #14
 8004b76:	f00b f8c2 	bl	800fcfe <aci_gap_update_adv_data>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	72fb      	strb	r3, [r7, #11]
  if (ret != BLE_STATUS_SUCCESS)
 8004b7e:	7afb      	ldrb	r3, [r7, #11]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d022      	beq.n	8004bca <Adv_Request+0x16a>
  {
    if (NewStatus == APP_BLE_FAST_ADV)
 8004b84:	79fb      	ldrb	r3, [r7, #7]
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	d10f      	bne.n	8004baa <Adv_Request+0x14a>
    {
      APP_DBG_MSG("==>> Start Fast Advertising Failed , result: %d \n\r", ret);
 8004b8a:	4827      	ldr	r0, [pc, #156]	@ (8004c28 <Adv_Request+0x1c8>)
 8004b8c:	f00b ffe5 	bl	8010b5a <DbgTraceGetFileName>
 8004b90:	4601      	mov	r1, r0
 8004b92:	f240 4376 	movw	r3, #1142	@ 0x476
 8004b96:	4a25      	ldr	r2, [pc, #148]	@ (8004c2c <Adv_Request+0x1cc>)
 8004b98:	4825      	ldr	r0, [pc, #148]	@ (8004c30 <Adv_Request+0x1d0>)
 8004b9a:	f00f f943 	bl	8013e24 <iprintf>
 8004b9e:	7afb      	ldrb	r3, [r7, #11]
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	482b      	ldr	r0, [pc, #172]	@ (8004c50 <Adv_Request+0x1f0>)
 8004ba4:	f00f f93e 	bl	8013e24 <iprintf>
    {
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
    }
  }

  return;
 8004ba8:	e035      	b.n	8004c16 <Adv_Request+0x1b6>
      APP_DBG_MSG("==>> Start Low Power Advertising Failed , result: %d \n\r", ret);
 8004baa:	481f      	ldr	r0, [pc, #124]	@ (8004c28 <Adv_Request+0x1c8>)
 8004bac:	f00b ffd5 	bl	8010b5a <DbgTraceGetFileName>
 8004bb0:	4601      	mov	r1, r0
 8004bb2:	f240 437a 	movw	r3, #1146	@ 0x47a
 8004bb6:	4a1d      	ldr	r2, [pc, #116]	@ (8004c2c <Adv_Request+0x1cc>)
 8004bb8:	481d      	ldr	r0, [pc, #116]	@ (8004c30 <Adv_Request+0x1d0>)
 8004bba:	f00f f933 	bl	8013e24 <iprintf>
 8004bbe:	7afb      	ldrb	r3, [r7, #11]
 8004bc0:	4619      	mov	r1, r3
 8004bc2:	4824      	ldr	r0, [pc, #144]	@ (8004c54 <Adv_Request+0x1f4>)
 8004bc4:	f00f f92e 	bl	8013e24 <iprintf>
  return;
 8004bc8:	e025      	b.n	8004c16 <Adv_Request+0x1b6>
    if (NewStatus == APP_BLE_FAST_ADV)
 8004bca:	79fb      	ldrb	r3, [r7, #7]
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d114      	bne.n	8004bfa <Adv_Request+0x19a>
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
 8004bd0:	4815      	ldr	r0, [pc, #84]	@ (8004c28 <Adv_Request+0x1c8>)
 8004bd2:	f00b ffc2 	bl	8010b5a <DbgTraceGetFileName>
 8004bd6:	4601      	mov	r1, r0
 8004bd8:	f240 4381 	movw	r3, #1153	@ 0x481
 8004bdc:	4a13      	ldr	r2, [pc, #76]	@ (8004c2c <Adv_Request+0x1cc>)
 8004bde:	4814      	ldr	r0, [pc, #80]	@ (8004c30 <Adv_Request+0x1d0>)
 8004be0:	f00f f920 	bl	8013e24 <iprintf>
 8004be4:	481c      	ldr	r0, [pc, #112]	@ (8004c58 <Adv_Request+0x1f8>)
 8004be6:	f00f f985 	bl	8013ef4 <puts>
      HW_TS_Start(BleApplicationContext.Advertising_mgr_timer_Id, INITIAL_ADV_TIMEOUT);
 8004bea:	4b0e      	ldr	r3, [pc, #56]	@ (8004c24 <Adv_Request+0x1c4>)
 8004bec:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004bf0:	491a      	ldr	r1, [pc, #104]	@ (8004c5c <Adv_Request+0x1fc>)
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	f7fd fca2 	bl	800253c <HW_TS_Start>
  return;
 8004bf8:	e00d      	b.n	8004c16 <Adv_Request+0x1b6>
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
 8004bfa:	480b      	ldr	r0, [pc, #44]	@ (8004c28 <Adv_Request+0x1c8>)
 8004bfc:	f00b ffad 	bl	8010b5a <DbgTraceGetFileName>
 8004c00:	4601      	mov	r1, r0
 8004c02:	f240 4387 	movw	r3, #1159	@ 0x487
 8004c06:	4a09      	ldr	r2, [pc, #36]	@ (8004c2c <Adv_Request+0x1cc>)
 8004c08:	4809      	ldr	r0, [pc, #36]	@ (8004c30 <Adv_Request+0x1d0>)
 8004c0a:	f00f f90b 	bl	8013e24 <iprintf>
 8004c0e:	4814      	ldr	r0, [pc, #80]	@ (8004c60 <Adv_Request+0x200>)
 8004c10:	f00f f970 	bl	8013ef4 <puts>
  return;
 8004c14:	bf00      	nop
}
 8004c16:	3710      	adds	r7, #16
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	200008f4 	.word	0x200008f4
 8004c20:	200008f6 	.word	0x200008f6
 8004c24:	20000870 	.word	0x20000870
 8004c28:	080164d0 	.word	0x080164d0
 8004c2c:	08018024 	.word	0x08018024
 8004c30:	0801655c 	.word	0x0801655c
 8004c34:	08017380 	.word	0x08017380
 8004c38:	080173d0 	.word	0x080173d0
 8004c3c:	20000889 	.word	0x20000889
 8004c40:	08017fa4 	.word	0x08017fa4
 8004c44:	08017418 	.word	0x08017418
 8004c48:	08017450 	.word	0x08017450
 8004c4c:	20000008 	.word	0x20000008
 8004c50:	0801747c 	.word	0x0801747c
 8004c54:	080174b4 	.word	0x080174b4
 8004c58:	080174f0 	.word	0x080174f0
 8004c5c:	0001e046 	.word	0x0001e046
 8004c60:	0801751c 	.word	0x0801751c

08004c64 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b086      	sub	sp, #24
 8004c68:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 8004c6a:	f7fe fdd1 	bl	8003810 <LL_FLASH_GetUDN>
 8004c6e:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 8004c70:	693b      	ldr	r3, [r7, #16]
 8004c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c76:	d023      	beq.n	8004cc0 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 8004c78:	f7fe fde2 	bl	8003840 <LL_FLASH_GetSTCompanyID>
 8004c7c:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 8004c7e:	f7fe fdd3 	bl	8003828 <LL_FLASH_GetDeviceID>
 8004c82:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	b2da      	uxtb	r2, r3
 8004c88:	4b16      	ldr	r3, [pc, #88]	@ (8004ce4 <BleGetBdAddress+0x80>)
 8004c8a:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	0a1b      	lsrs	r3, r3, #8
 8004c90:	b2da      	uxtb	r2, r3
 8004c92:	4b14      	ldr	r3, [pc, #80]	@ (8004ce4 <BleGetBdAddress+0x80>)
 8004c94:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	b2da      	uxtb	r2, r3
 8004c9a:	4b12      	ldr	r3, [pc, #72]	@ (8004ce4 <BleGetBdAddress+0x80>)
 8004c9c:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	b2da      	uxtb	r2, r3
 8004ca2:	4b10      	ldr	r3, [pc, #64]	@ (8004ce4 <BleGetBdAddress+0x80>)
 8004ca4:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	0a1b      	lsrs	r3, r3, #8
 8004caa:	b2da      	uxtb	r2, r3
 8004cac:	4b0d      	ldr	r3, [pc, #52]	@ (8004ce4 <BleGetBdAddress+0x80>)
 8004cae:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	0c1b      	lsrs	r3, r3, #16
 8004cb4:	b2da      	uxtb	r2, r3
 8004cb6:	4b0b      	ldr	r3, [pc, #44]	@ (8004ce4 <BleGetBdAddress+0x80>)
 8004cb8:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 8004cba:	4b0a      	ldr	r3, [pc, #40]	@ (8004ce4 <BleGetBdAddress+0x80>)
 8004cbc:	617b      	str	r3, [r7, #20]
 8004cbe:	e00b      	b.n	8004cd8 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 8004cc0:	2000      	movs	r0, #0
 8004cc2:	f00c fba9 	bl	8011418 <OTP_Read>
 8004cc6:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d002      	beq.n	8004cd4 <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	617b      	str	r3, [r7, #20]
 8004cd2:	e001      	b.n	8004cd8 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 8004cd4:	4b04      	ldr	r3, [pc, #16]	@ (8004ce8 <BleGetBdAddress+0x84>)
 8004cd6:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 8004cd8:	697b      	ldr	r3, [r7, #20]
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3718      	adds	r7, #24
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	20000868 	.word	0x20000868
 8004ce8:	08017f7c 	.word	0x08017f7c

08004cec <Add_Advertisment_Service_UUID>:
 *
 *SPECIFIC FUNCTIONS
 *
 *************************************************************/
static void Add_Advertisment_Service_UUID(uint16_t servUUID)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b083      	sub	sp, #12
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	80fb      	strh	r3, [r7, #6]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
 8004cf6:	4b12      	ldr	r3, [pc, #72]	@ (8004d40 <Add_Advertisment_Service_UUID+0x54>)
 8004cf8:	7e1b      	ldrb	r3, [r3, #24]
 8004cfa:	4619      	mov	r1, r3
      (uint8_t) (servUUID & 0xFF);
 8004cfc:	88fb      	ldrh	r3, [r7, #6]
 8004cfe:	b2da      	uxtb	r2, r3
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
 8004d00:	4b0f      	ldr	r3, [pc, #60]	@ (8004d40 <Add_Advertisment_Service_UUID+0x54>)
 8004d02:	440b      	add	r3, r1
 8004d04:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen++;
 8004d06:	4b0e      	ldr	r3, [pc, #56]	@ (8004d40 <Add_Advertisment_Service_UUID+0x54>)
 8004d08:	7e1b      	ldrb	r3, [r3, #24]
 8004d0a:	3301      	adds	r3, #1
 8004d0c:	b2da      	uxtb	r2, r3
 8004d0e:	4b0c      	ldr	r3, [pc, #48]	@ (8004d40 <Add_Advertisment_Service_UUID+0x54>)
 8004d10:	761a      	strb	r2, [r3, #24]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
      (uint8_t) (servUUID >> 8) & 0xFF;
 8004d12:	88fb      	ldrh	r3, [r7, #6]
 8004d14:	0a1b      	lsrs	r3, r3, #8
 8004d16:	b29a      	uxth	r2, r3
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
 8004d18:	4b09      	ldr	r3, [pc, #36]	@ (8004d40 <Add_Advertisment_Service_UUID+0x54>)
 8004d1a:	7e1b      	ldrb	r3, [r3, #24]
 8004d1c:	4619      	mov	r1, r3
      (uint8_t) (servUUID >> 8) & 0xFF;
 8004d1e:	b2d2      	uxtb	r2, r2
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
 8004d20:	4b07      	ldr	r3, [pc, #28]	@ (8004d40 <Add_Advertisment_Service_UUID+0x54>)
 8004d22:	440b      	add	r3, r1
 8004d24:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen++;
 8004d26:	4b06      	ldr	r3, [pc, #24]	@ (8004d40 <Add_Advertisment_Service_UUID+0x54>)
 8004d28:	7e1b      	ldrb	r3, [r3, #24]
 8004d2a:	3301      	adds	r3, #1
 8004d2c:	b2da      	uxtb	r2, r3
 8004d2e:	4b04      	ldr	r3, [pc, #16]	@ (8004d40 <Add_Advertisment_Service_UUID+0x54>)
 8004d30:	761a      	strb	r2, [r3, #24]

  return;
 8004d32:	bf00      	nop
}
 8004d34:	370c      	adds	r7, #12
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr
 8004d3e:	bf00      	nop
 8004d40:	20000870 	.word	0x20000870

08004d44 <Adv_Mgr>:

static void Adv_Mgr(void)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	af00      	add	r7, sp, #0
  /**
   * The code shall be executed in the background as an aci command may be sent
   * The background is the only place where the application can make sure a new aci command
   * is not sent if there is a pending one
   */
  UTIL_SEQ_SetTask(1 << CFG_TASK_ADV_UPDATE_ID, CFG_SCH_PRIO_0);
 8004d48:	2100      	movs	r1, #0
 8004d4a:	2001      	movs	r0, #1
 8004d4c:	f00e f996 	bl	801307c <UTIL_SEQ_SetTask>

  return;
 8004d50:	bf00      	nop
}
 8004d52:	bd80      	pop	{r7, pc}

08004d54 <Adv_Update>:

static void Adv_Update(void)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	af00      	add	r7, sp, #0
  Adv_Request(APP_BLE_LP_ADV);
 8004d58:	2002      	movs	r0, #2
 8004d5a:	f7ff fe81 	bl	8004a60 <Adv_Request>

  return;
 8004d5e:	bf00      	nop
}
 8004d60:	bd80      	pop	{r7, pc}

08004d62 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 8004d62:	b580      	push	{r7, lr}
 8004d64:	b082      	sub	sp, #8
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8004d6a:	2100      	movs	r1, #0
 8004d6c:	2004      	movs	r0, #4
 8004d6e:	f00e f985 	bl	801307c <UTIL_SEQ_SetTask>

  return;
 8004d72:	bf00      	nop
}
 8004d74:	3708      	adds	r7, #8
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}

08004d7a <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 8004d7a:	b580      	push	{r7, lr}
 8004d7c:	b082      	sub	sp, #8
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8004d82:	2001      	movs	r0, #1
 8004d84:	f00e f9e6 	bl	8013154 <UTIL_SEQ_SetEvt>

  return;
 8004d88:	bf00      	nop
}
 8004d8a:	3708      	adds	r7, #8
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}

08004d90 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b082      	sub	sp, #8
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8004d98:	2001      	movs	r0, #1
 8004d9a:	f00e f9fb 	bl	8013194 <UTIL_SEQ_WaitEvt>

  return;
 8004d9e:	bf00      	nop
}
 8004da0:	3708      	adds	r7, #8
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}

08004da6 <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 8004da6:	b580      	push	{r7, lr}
 8004da8:	b084      	sub	sp, #16
 8004daa:	af00      	add	r7, sp, #0
 8004dac:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	3308      	adds	r3, #8
 8004db8:	4618      	mov	r0, r3
 8004dba:	f00d fa47 	bl	801224c <SVCCTL_UserEvtRx>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 8004dc2:	7afb      	ldrb	r3, [r7, #11]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d003      	beq.n	8004dd0 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 8004dce:	e003      	b.n	8004dd8 <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	701a      	strb	r2, [r3, #0]
  return;
 8004dd6:	bf00      	nop
}
 8004dd8:	3710      	adds	r7, #16
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}

08004dde <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 8004dde:	b580      	push	{r7, lr}
 8004de0:	b084      	sub	sp, #16
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	4603      	mov	r3, r0
 8004de6:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 8004de8:	79fb      	ldrb	r3, [r7, #7]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d002      	beq.n	8004df4 <BLE_StatusNot+0x16>
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d006      	beq.n	8004e00 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 8004df2:	e00b      	b.n	8004e0c <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8004df4:	231f      	movs	r3, #31
 8004df6:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 8004df8:	68f8      	ldr	r0, [r7, #12]
 8004dfa:	f00e f96b 	bl	80130d4 <UTIL_SEQ_PauseTask>
      break;
 8004dfe:	e005      	b.n	8004e0c <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8004e00:	231f      	movs	r3, #31
 8004e02:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 8004e04:	68f8      	ldr	r0, [r7, #12]
 8004e06:	f00e f985 	bl	8013114 <UTIL_SEQ_ResumeTask>
      break;
 8004e0a:	bf00      	nop
  }

  return;
 8004e0c:	bf00      	nop
}
 8004e0e:	3710      	adds	r7, #16
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bd80      	pop	{r7, pc}

08004e14 <DISAPP_Init>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void DISAPP_Init(void)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b082      	sub	sp, #8
 8004e18:	af00      	add	r7, sp, #0
   *
   * @param UUID
   * @param pPData
   * @return
   */
  dis_information_data.pPayload = (uint8_t*)DISAPP_MANUFACTURER_NAME;
 8004e1a:	4b07      	ldr	r3, [pc, #28]	@ (8004e38 <DISAPP_Init+0x24>)
 8004e1c:	603b      	str	r3, [r7, #0]
  dis_information_data.Length = sizeof(DISAPP_MANUFACTURER_NAME);
 8004e1e:	2304      	movs	r3, #4
 8004e20:	713b      	strb	r3, [r7, #4]
  DIS_UpdateChar(MANUFACTURER_NAME_UUID, &dis_information_data);
 8004e22:	463b      	mov	r3, r7
 8004e24:	4619      	mov	r1, r3
 8004e26:	f642 2029 	movw	r0, #10793	@ 0x2a29
 8004e2a:	f00b ff21 	bl	8010c70 <DIS_UpdateChar>
  dis_information_data.pPayload = (uint8_t *)pnp_id;
  dis_information_data.Length = BLE_CFG_DIS_PNP_ID_LEN_MAX;
  DIS_UpdateChar(PNP_ID_UUID, &dis_information_data);
#endif
/* USER CODE END DISAPP_Init */
}
 8004e2e:	bf00      	nop
 8004e30:	3708      	adds	r7, #8
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
 8004e36:	bf00      	nop
 8004e38:	0801754c 	.word	0x0801754c

08004e3c <HRS_Notification>:
void LCD_DrawIcon(uint16_t Xpos, uint16_t Ypos, uint16_t width, uint16_t height, const uint8_t *pIcon);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void HRS_Notification(HRS_App_Notification_evt_t *pNotification)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b082      	sub	sp, #8
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HRS_Notification_1 */

/* USER CODE END HRS_Notification_1 */
  switch(pNotification->HRS_Evt_Opcode)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	781b      	ldrb	r3, [r3, #0]
 8004e48:	2b02      	cmp	r3, #2
 8004e4a:	d01a      	beq.n	8004e82 <HRS_Notification+0x46>
 8004e4c:	2b02      	cmp	r3, #2
 8004e4e:	dc1e      	bgt.n	8004e8e <HRS_Notification+0x52>
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d002      	beq.n	8004e5a <HRS_Notification+0x1e>
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d007      	beq.n	8004e68 <HRS_Notification+0x2c>

   default:
/* USER CODE BEGIN HRS_Notification_Default */

/* USER CODE END HRS_Notification_Default */
      break;
 8004e58:	e019      	b.n	8004e8e <HRS_Notification+0x52>
      HRSAPP_Context.MeasurementvalueChar.EnergyExpended = 0;
 8004e5a:	4b0f      	ldr	r3, [pc, #60]	@ (8004e98 <HRS_Notification+0x5c>)
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	809a      	strh	r2, [r3, #4]
      HRSAPP_Context.ResetEnergyExpended = 1;
 8004e60:	4b0d      	ldr	r3, [pc, #52]	@ (8004e98 <HRS_Notification+0x5c>)
 8004e62:	2201      	movs	r2, #1
 8004e64:	731a      	strb	r2, [r3, #12]
      break;
 8004e66:	e013      	b.n	8004e90 <HRS_Notification+0x54>
      HW_TS_Stop(HRSAPP_Context.TimerMeasurement_Id);
 8004e68:	4b0b      	ldr	r3, [pc, #44]	@ (8004e98 <HRS_Notification+0x5c>)
 8004e6a:	7b5b      	ldrb	r3, [r3, #13]
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f7fd fae1 	bl	8002434 <HW_TS_Stop>
      HW_TS_Start(HRSAPP_Context.TimerMeasurement_Id, HRSAPP_MEASUREMENT_INTERVAL);
 8004e72:	4b09      	ldr	r3, [pc, #36]	@ (8004e98 <HRS_Notification+0x5c>)
 8004e74:	7b5b      	ldrb	r3, [r3, #13]
 8004e76:	f640 0101 	movw	r1, #2049	@ 0x801
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f7fd fb5e 	bl	800253c <HW_TS_Start>
      break;
 8004e80:	e006      	b.n	8004e90 <HRS_Notification+0x54>
      HW_TS_Stop(HRSAPP_Context.TimerMeasurement_Id);
 8004e82:	4b05      	ldr	r3, [pc, #20]	@ (8004e98 <HRS_Notification+0x5c>)
 8004e84:	7b5b      	ldrb	r3, [r3, #13]
 8004e86:	4618      	mov	r0, r3
 8004e88:	f7fd fad4 	bl	8002434 <HW_TS_Stop>
      break;
 8004e8c:	e000      	b.n	8004e90 <HRS_Notification+0x54>
      break;
 8004e8e:	bf00      	nop
  }
/* USER CODE BEGIN HRS_Notification_2 */

/* USER CODE END HRS_Notification_2 */
  return;
 8004e90:	bf00      	nop
}
 8004e92:	3708      	adds	r7, #8
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}
 8004e98:	200008f8 	.word	0x200008f8

08004e9c <LL_PWR_EnableBootC2>:
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8004ea0:	4b05      	ldr	r3, [pc, #20]	@ (8004eb8 <LL_PWR_EnableBootC2+0x1c>)
 8004ea2:	68db      	ldr	r3, [r3, #12]
 8004ea4:	4a04      	ldr	r2, [pc, #16]	@ (8004eb8 <LL_PWR_EnableBootC2+0x1c>)
 8004ea6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004eaa:	60d3      	str	r3, [r2, #12]
}
 8004eac:	bf00      	nop
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb4:	4770      	bx	lr
 8004eb6:	bf00      	nop
 8004eb8:	58000400 	.word	0x58000400

08004ebc <LL_C2_EXTI_EnableEvent_32_63>:
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8004ec4:	4b06      	ldr	r3, [pc, #24]	@ (8004ee0 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8004ec6:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8004eca:	4905      	ldr	r1, [pc, #20]	@ (8004ee0 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 8004ed4:	bf00      	nop
 8004ed6:	370c      	adds	r7, #12
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr
 8004ee0:	58000800 	.word	0x58000800

08004ee4 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b083      	sub	sp, #12
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8004eec:	4b05      	ldr	r3, [pc, #20]	@ (8004f04 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8004eee:	6a1a      	ldr	r2, [r3, #32]
 8004ef0:	4904      	ldr	r1, [pc, #16]	@ (8004f04 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	620b      	str	r3, [r1, #32]
}
 8004ef8:	bf00      	nop
 8004efa:	370c      	adds	r7, #12
 8004efc:	46bd      	mov	sp, r7
 8004efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f02:	4770      	bx	lr
 8004f04:	58000800 	.word	0x58000800

08004f08 <LL_AHB3_GRP1_EnableClock>:
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b085      	sub	sp, #20
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8004f10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f14:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004f16:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8004f20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f24:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	4013      	ands	r3, r2
 8004f2a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
}
 8004f2e:	bf00      	nop
 8004f30:	3714      	adds	r7, #20
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr

08004f3a <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8004f3a:	b480      	push	{r7}
 8004f3c:	b085      	sub	sp, #20
 8004f3e:	af00      	add	r7, sp, #0
 8004f40:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 8004f42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f46:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8004f4a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4313      	orrs	r3, r2
 8004f52:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 8004f56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f5a:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4013      	ands	r3, r2
 8004f62:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004f64:	68fb      	ldr	r3, [r7, #12]
}
 8004f66:	bf00      	nop
 8004f68:	3714      	adds	r7, #20
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr

08004f72 <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 8004f72:	b480      	push	{r7}
 8004f74:	b083      	sub	sp, #12
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	601a      	str	r2, [r3, #0]
}
 8004f86:	bf00      	nop
 8004f88:	370c      	adds	r7, #12
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f90:	4770      	bx	lr

08004f92 <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 8004f92:	b480      	push	{r7}
 8004f94:	b083      	sub	sp, #12
 8004f96:	af00      	add	r7, sp, #0
 8004f98:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f043 0201 	orr.w	r2, r3, #1
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	601a      	str	r2, [r3, #0]
}
 8004fa6:	bf00      	nop
 8004fa8:	370c      	adds	r7, #12
 8004faa:	46bd      	mov	sp, r7
 8004fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb0:	4770      	bx	lr

08004fb2 <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8004fb2:	b480      	push	{r7}
 8004fb4:	b083      	sub	sp, #12
 8004fb6:	af00      	add	r7, sp, #0
 8004fb8:	6078      	str	r0, [r7, #4]
 8004fba:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	685a      	ldr	r2, [r3, #4]
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	041b      	lsls	r3, r3, #16
 8004fc4:	43db      	mvns	r3, r3
 8004fc6:	401a      	ands	r2, r3
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	605a      	str	r2, [r3, #4]
}
 8004fcc:	bf00      	nop
 8004fce:	370c      	adds	r7, #12
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd6:	4770      	bx	lr

08004fd8 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b083      	sub	sp, #12
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	685a      	ldr	r2, [r3, #4]
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	041b      	lsls	r3, r3, #16
 8004fea:	431a      	orrs	r2, r3
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	605a      	str	r2, [r3, #4]
}
 8004ff0:	bf00      	nop
 8004ff2:	370c      	adds	r7, #12
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffa:	4770      	bx	lr

08004ffc <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b083      	sub	sp, #12
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	685a      	ldr	r2, [r3, #4]
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	43db      	mvns	r3, r3
 800500e:	401a      	ands	r2, r3
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	605a      	str	r2, [r3, #4]
}
 8005014:	bf00      	nop
 8005016:	370c      	adds	r7, #12
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr

08005020 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	683a      	ldr	r2, [r7, #0]
 800502e:	609a      	str	r2, [r3, #8]
}
 8005030:	bf00      	nop
 8005032:	370c      	adds	r7, #12
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800503c:	b480      	push	{r7}
 800503e:	b083      	sub	sp, #12
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	041a      	lsls	r2, r3, #16
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	609a      	str	r2, [r3, #8]
}
 800504e:	bf00      	nop
 8005050:	370c      	adds	r7, #12
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr

0800505a <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800505a:	b480      	push	{r7}
 800505c:	b083      	sub	sp, #12
 800505e:	af00      	add	r7, sp, #0
 8005060:	6078      	str	r0, [r7, #4]
 8005062:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	68da      	ldr	r2, [r3, #12]
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	4013      	ands	r3, r2
 800506c:	683a      	ldr	r2, [r7, #0]
 800506e:	429a      	cmp	r2, r3
 8005070:	d101      	bne.n	8005076 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 8005072:	2301      	movs	r3, #1
 8005074:	e000      	b.n	8005078 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 8005076:	2300      	movs	r3, #0
}
 8005078:	4618      	mov	r0, r3
 800507a:	370c      	adds	r7, #12
 800507c:	46bd      	mov	sp, r7
 800507e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005082:	4770      	bx	lr

08005084 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8005084:	b480      	push	{r7}
 8005086:	b083      	sub	sp, #12
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
 800508c:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	69da      	ldr	r2, [r3, #28]
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	4013      	ands	r3, r2
 8005096:	683a      	ldr	r2, [r7, #0]
 8005098:	429a      	cmp	r2, r3
 800509a:	d101      	bne.n	80050a0 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 800509c:	2301      	movs	r3, #1
 800509e:	e000      	b.n	80050a2 <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 80050a0:	2300      	movs	r3, #0
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	370c      	adds	r7, #12
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr
	...

080050b0 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 80050b4:	2102      	movs	r1, #2
 80050b6:	4818      	ldr	r0, [pc, #96]	@ (8005118 <HW_IPCC_Rx_Handler+0x68>)
 80050b8:	f7ff ffe4 	bl	8005084 <LL_C2_IPCC_IsActiveFlag_CHx>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d008      	beq.n	80050d4 <HW_IPCC_Rx_Handler+0x24>
 80050c2:	4b15      	ldr	r3, [pc, #84]	@ (8005118 <HW_IPCC_Rx_Handler+0x68>)
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	f003 0302 	and.w	r3, r3, #2
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d102      	bne.n	80050d4 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 80050ce:	f000 f8d5 	bl	800527c <HW_IPCC_SYS_EvtHandler>
 80050d2:	e01e      	b.n	8005112 <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 80050d4:	2101      	movs	r1, #1
 80050d6:	4810      	ldr	r0, [pc, #64]	@ (8005118 <HW_IPCC_Rx_Handler+0x68>)
 80050d8:	f7ff ffd4 	bl	8005084 <LL_C2_IPCC_IsActiveFlag_CHx>
 80050dc:	4603      	mov	r3, r0
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d008      	beq.n	80050f4 <HW_IPCC_Rx_Handler+0x44>
 80050e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005118 <HW_IPCC_Rx_Handler+0x68>)
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	f003 0301 	and.w	r3, r3, #1
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d102      	bne.n	80050f4 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 80050ee:	f000 f889 	bl	8005204 <HW_IPCC_BLE_EvtHandler>
 80050f2:	e00e      	b.n	8005112 <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 80050f4:	2108      	movs	r1, #8
 80050f6:	4808      	ldr	r0, [pc, #32]	@ (8005118 <HW_IPCC_Rx_Handler+0x68>)
 80050f8:	f7ff ffc4 	bl	8005084 <LL_C2_IPCC_IsActiveFlag_CHx>
 80050fc:	4603      	mov	r3, r0
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d008      	beq.n	8005114 <HW_IPCC_Rx_Handler+0x64>
 8005102:	4b05      	ldr	r3, [pc, #20]	@ (8005118 <HW_IPCC_Rx_Handler+0x68>)
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	f003 0308 	and.w	r3, r3, #8
 800510a:	2b00      	cmp	r3, #0
 800510c:	d102      	bne.n	8005114 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 800510e:	f000 f901 	bl	8005314 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 8005112:	bf00      	nop
 8005114:	bf00      	nop
}
 8005116:	bd80      	pop	{r7, pc}
 8005118:	58000c00 	.word	0x58000c00

0800511c <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 800511c:	b580      	push	{r7, lr}
 800511e:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 8005120:	2102      	movs	r1, #2
 8005122:	4818      	ldr	r0, [pc, #96]	@ (8005184 <HW_IPCC_Tx_Handler+0x68>)
 8005124:	f7ff ff99 	bl	800505a <LL_C1_IPCC_IsActiveFlag_CHx>
 8005128:	4603      	mov	r3, r0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d108      	bne.n	8005140 <HW_IPCC_Tx_Handler+0x24>
 800512e:	4b15      	ldr	r3, [pc, #84]	@ (8005184 <HW_IPCC_Tx_Handler+0x68>)
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005136:	2b00      	cmp	r3, #0
 8005138:	d102      	bne.n	8005140 <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800513a:	f000 f893 	bl	8005264 <HW_IPCC_SYS_CmdEvtHandler>
 800513e:	e01e      	b.n	800517e <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 8005140:	2108      	movs	r1, #8
 8005142:	4810      	ldr	r0, [pc, #64]	@ (8005184 <HW_IPCC_Tx_Handler+0x68>)
 8005144:	f7ff ff89 	bl	800505a <LL_C1_IPCC_IsActiveFlag_CHx>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d108      	bne.n	8005160 <HW_IPCC_Tx_Handler+0x44>
 800514e:	4b0d      	ldr	r3, [pc, #52]	@ (8005184 <HW_IPCC_Tx_Handler+0x68>)
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d102      	bne.n	8005160 <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 800515a:	f000 f8bd 	bl	80052d8 <HW_IPCC_MM_FreeBufHandler>
 800515e:	e00e      	b.n	800517e <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 8005160:	2120      	movs	r1, #32
 8005162:	4808      	ldr	r0, [pc, #32]	@ (8005184 <HW_IPCC_Tx_Handler+0x68>)
 8005164:	f7ff ff79 	bl	800505a <LL_C1_IPCC_IsActiveFlag_CHx>
 8005168:	4603      	mov	r3, r0
 800516a:	2b00      	cmp	r3, #0
 800516c:	d108      	bne.n	8005180 <HW_IPCC_Tx_Handler+0x64>
 800516e:	4b05      	ldr	r3, [pc, #20]	@ (8005184 <HW_IPCC_Tx_Handler+0x68>)
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005176:	2b00      	cmp	r3, #0
 8005178:	d102      	bne.n	8005180 <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 800517a:	f000 f84f 	bl	800521c <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800517e:	bf00      	nop
 8005180:	bf00      	nop
}
 8005182:	bd80      	pop	{r7, pc}
 8005184:	58000c00 	.word	0x58000c00

08005188 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8005188:	b580      	push	{r7, lr}
 800518a:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 800518c:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8005190:	f7ff fed3 	bl	8004f3a <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8005194:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8005198:	f7ff fea4 	bl	8004ee4 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 800519c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80051a0:	f7ff fe8c 	bl	8004ebc <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 80051a4:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 80051a6:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 80051a8:	f7ff fe78 	bl	8004e9c <LL_PWR_EnableBootC2>

  return;
 80051ac:	bf00      	nop
}
 80051ae:	bd80      	pop	{r7, pc}

080051b0 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 80051b4:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80051b8:	f7ff fea6 	bl	8004f08 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 80051bc:	4806      	ldr	r0, [pc, #24]	@ (80051d8 <HW_IPCC_Init+0x28>)
 80051be:	f7ff fee8 	bl	8004f92 <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 80051c2:	4805      	ldr	r0, [pc, #20]	@ (80051d8 <HW_IPCC_Init+0x28>)
 80051c4:	f7ff fed5 	bl	8004f72 <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 80051c8:	202c      	movs	r0, #44	@ 0x2c
 80051ca:	f005 fad8 	bl	800a77e <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 80051ce:	202d      	movs	r0, #45	@ 0x2d
 80051d0:	f005 fad5 	bl	800a77e <HAL_NVIC_EnableIRQ>

  return;
 80051d4:	bf00      	nop
}
 80051d6:	bd80      	pop	{r7, pc}
 80051d8:	58000c00 	.word	0x58000c00

080051dc <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 80051e0:	2101      	movs	r1, #1
 80051e2:	4802      	ldr	r0, [pc, #8]	@ (80051ec <HW_IPCC_BLE_Init+0x10>)
 80051e4:	f7ff ff0a 	bl	8004ffc <LL_C1_IPCC_EnableReceiveChannel>

  return;
 80051e8:	bf00      	nop
}
 80051ea:	bd80      	pop	{r7, pc}
 80051ec:	58000c00 	.word	0x58000c00

080051f0 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 80051f4:	2101      	movs	r1, #1
 80051f6:	4802      	ldr	r0, [pc, #8]	@ (8005200 <HW_IPCC_BLE_SendCmd+0x10>)
 80051f8:	f7ff ff20 	bl	800503c <LL_C1_IPCC_SetFlag_CHx>

  return;
 80051fc:	bf00      	nop
}
 80051fe:	bd80      	pop	{r7, pc}
 8005200:	58000c00 	.word	0x58000c00

08005204 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 8005204:	b580      	push	{r7, lr}
 8005206:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 8005208:	f00d f904 	bl	8012414 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800520c:	2101      	movs	r1, #1
 800520e:	4802      	ldr	r0, [pc, #8]	@ (8005218 <HW_IPCC_BLE_EvtHandler+0x14>)
 8005210:	f7ff ff06 	bl	8005020 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8005214:	bf00      	nop
}
 8005216:	bd80      	pop	{r7, pc}
 8005218:	58000c00 	.word	0x58000c00

0800521c <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 800521c:	b580      	push	{r7, lr}
 800521e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 8005220:	2120      	movs	r1, #32
 8005222:	4803      	ldr	r0, [pc, #12]	@ (8005230 <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 8005224:	f7ff fed8 	bl	8004fd8 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 8005228:	f00d f924 	bl	8012474 <HW_IPCC_BLE_AclDataAckNot>

  return;
 800522c:	bf00      	nop
}
 800522e:	bd80      	pop	{r7, pc}
 8005230:	58000c00 	.word	0x58000c00

08005234 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8005234:	b580      	push	{r7, lr}
 8005236:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8005238:	2102      	movs	r1, #2
 800523a:	4802      	ldr	r0, [pc, #8]	@ (8005244 <HW_IPCC_SYS_Init+0x10>)
 800523c:	f7ff fede 	bl	8004ffc <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8005240:	bf00      	nop
}
 8005242:	bd80      	pop	{r7, pc}
 8005244:	58000c00 	.word	0x58000c00

08005248 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 8005248:	b580      	push	{r7, lr}
 800524a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800524c:	2102      	movs	r1, #2
 800524e:	4804      	ldr	r0, [pc, #16]	@ (8005260 <HW_IPCC_SYS_SendCmd+0x18>)
 8005250:	f7ff fef4 	bl	800503c <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8005254:	2102      	movs	r1, #2
 8005256:	4802      	ldr	r0, [pc, #8]	@ (8005260 <HW_IPCC_SYS_SendCmd+0x18>)
 8005258:	f7ff feab 	bl	8004fb2 <LL_C1_IPCC_EnableTransmitChannel>

  return;
 800525c:	bf00      	nop
}
 800525e:	bd80      	pop	{r7, pc}
 8005260:	58000c00 	.word	0x58000c00

08005264 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8005264:	b580      	push	{r7, lr}
 8005266:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8005268:	2102      	movs	r1, #2
 800526a:	4803      	ldr	r0, [pc, #12]	@ (8005278 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 800526c:	f7ff feb4 	bl	8004fd8 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 8005270:	f00d f950 	bl	8012514 <HW_IPCC_SYS_CmdEvtNot>

  return;
 8005274:	bf00      	nop
}
 8005276:	bd80      	pop	{r7, pc}
 8005278:	58000c00 	.word	0x58000c00

0800527c <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 800527c:	b580      	push	{r7, lr}
 800527e:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8005280:	f00d f95e 	bl	8012540 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8005284:	2102      	movs	r1, #2
 8005286:	4802      	ldr	r0, [pc, #8]	@ (8005290 <HW_IPCC_SYS_EvtHandler+0x14>)
 8005288:	f7ff feca 	bl	8005020 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800528c:	bf00      	nop
}
 800528e:	bd80      	pop	{r7, pc}
 8005290:	58000c00 	.word	0x58000c00

08005294 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b082      	sub	sp, #8
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 800529c:	2108      	movs	r1, #8
 800529e:	480c      	ldr	r0, [pc, #48]	@ (80052d0 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 80052a0:	f7ff fedb 	bl	800505a <LL_C1_IPCC_IsActiveFlag_CHx>
 80052a4:	4603      	mov	r3, r0
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d007      	beq.n	80052ba <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 80052aa:	4a0a      	ldr	r2, [pc, #40]	@ (80052d4 <HW_IPCC_MM_SendFreeBuf+0x40>)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80052b0:	2108      	movs	r1, #8
 80052b2:	4807      	ldr	r0, [pc, #28]	@ (80052d0 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 80052b4:	f7ff fe7d 	bl	8004fb2 <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 80052b8:	e006      	b.n	80052c8 <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80052be:	2108      	movs	r1, #8
 80052c0:	4803      	ldr	r0, [pc, #12]	@ (80052d0 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 80052c2:	f7ff febb 	bl	800503c <LL_C1_IPCC_SetFlag_CHx>
  return;
 80052c6:	bf00      	nop
}
 80052c8:	3708      	adds	r7, #8
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}
 80052ce:	bf00      	nop
 80052d0:	58000c00 	.word	0x58000c00
 80052d4:	20000908 	.word	0x20000908

080052d8 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80052dc:	2108      	movs	r1, #8
 80052de:	4806      	ldr	r0, [pc, #24]	@ (80052f8 <HW_IPCC_MM_FreeBufHandler+0x20>)
 80052e0:	f7ff fe7a 	bl	8004fd8 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 80052e4:	4b05      	ldr	r3, [pc, #20]	@ (80052fc <HW_IPCC_MM_FreeBufHandler+0x24>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80052ea:	2108      	movs	r1, #8
 80052ec:	4802      	ldr	r0, [pc, #8]	@ (80052f8 <HW_IPCC_MM_FreeBufHandler+0x20>)
 80052ee:	f7ff fea5 	bl	800503c <LL_C1_IPCC_SetFlag_CHx>

  return;
 80052f2:	bf00      	nop
}
 80052f4:	bd80      	pop	{r7, pc}
 80052f6:	bf00      	nop
 80052f8:	58000c00 	.word	0x58000c00
 80052fc:	20000908 	.word	0x20000908

08005300 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 8005300:	b580      	push	{r7, lr}
 8005302:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8005304:	2108      	movs	r1, #8
 8005306:	4802      	ldr	r0, [pc, #8]	@ (8005310 <HW_IPCC_TRACES_Init+0x10>)
 8005308:	f7ff fe78 	bl	8004ffc <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800530c:	bf00      	nop
}
 800530e:	bd80      	pop	{r7, pc}
 8005310:	58000c00 	.word	0x58000c00

08005314 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8005314:	b580      	push	{r7, lr}
 8005316:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 8005318:	f00d f9ba 	bl	8012690 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 800531c:	2108      	movs	r1, #8
 800531e:	4802      	ldr	r0, [pc, #8]	@ (8005328 <HW_IPCC_TRACES_EvtHandler+0x14>)
 8005320:	f7ff fe7e 	bl	8005020 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8005324:	bf00      	nop
}
 8005326:	bd80      	pop	{r7, pc}
 8005328:	58000c00 	.word	0x58000c00

0800532c <DEV_SPI_WriteByte>:
#include "DEV_Config.h"
//#include "stm32f1xx_hal_spi.h"

extern SPI_HandleTypeDef hspi1;
void DEV_SPI_WriteByte(UBYTE value)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b082      	sub	sp, #8
 8005330:	af00      	add	r7, sp, #0
 8005332:	4603      	mov	r3, r0
 8005334:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(&hspi2, &value, 1, 1000);
 8005336:	1df9      	adds	r1, r7, #7
 8005338:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800533c:	2201      	movs	r2, #1
 800533e:	4803      	ldr	r0, [pc, #12]	@ (800534c <DEV_SPI_WriteByte+0x20>)
 8005340:	f008 f8a9 	bl	800d496 <HAL_SPI_Transmit>
}
 8005344:	bf00      	nop
 8005346:	3708      	adds	r7, #8
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}
 800534c:	200007bc 	.word	0x200007bc

08005350 <DEV_Module_Init>:

int DEV_Module_Init(void)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	af00      	add	r7, sp, #0
    DEV_Digital_Write(EPD_DC_PIN, 0);
 8005354:	2200      	movs	r2, #0
 8005356:	2140      	movs	r1, #64	@ 0x40
 8005358:	4807      	ldr	r0, [pc, #28]	@ (8005378 <DEV_Module_Init+0x28>)
 800535a:	f005 ff63 	bl	800b224 <HAL_GPIO_WritePin>
    DEV_Digital_Write(EPD_CS_PIN, 0);
 800535e:	2200      	movs	r2, #0
 8005360:	2101      	movs	r1, #1
 8005362:	4806      	ldr	r0, [pc, #24]	@ (800537c <DEV_Module_Init+0x2c>)
 8005364:	f005 ff5e 	bl	800b224 <HAL_GPIO_WritePin>
//		DEV_Digital_Write(EPD_PWR_PIN, 1);
    DEV_Digital_Write(EPD_RST_PIN, 1);
 8005368:	2201      	movs	r2, #1
 800536a:	2140      	movs	r1, #64	@ 0x40
 800536c:	4804      	ldr	r0, [pc, #16]	@ (8005380 <DEV_Module_Init+0x30>)
 800536e:	f005 ff59 	bl	800b224 <HAL_GPIO_WritePin>
		return 0;
 8005372:	2300      	movs	r3, #0
}
 8005374:	4618      	mov	r0, r3
 8005376:	bd80      	pop	{r7, pc}
 8005378:	48000800 	.word	0x48000800
 800537c:	48000c00 	.word	0x48000c00
 8005380:	48000400 	.word	0x48000400

08005384 <DEV_Module_Exit>:

void DEV_Module_Exit(void)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	af00      	add	r7, sp, #0
    DEV_Digital_Write(EPD_DC_PIN, 0);
 8005388:	2200      	movs	r2, #0
 800538a:	2140      	movs	r1, #64	@ 0x40
 800538c:	4807      	ldr	r0, [pc, #28]	@ (80053ac <DEV_Module_Exit+0x28>)
 800538e:	f005 ff49 	bl	800b224 <HAL_GPIO_WritePin>
    DEV_Digital_Write(EPD_CS_PIN, 0);
 8005392:	2200      	movs	r2, #0
 8005394:	2101      	movs	r1, #1
 8005396:	4806      	ldr	r0, [pc, #24]	@ (80053b0 <DEV_Module_Exit+0x2c>)
 8005398:	f005 ff44 	bl	800b224 <HAL_GPIO_WritePin>

    //close 5V
//		DEV_Digital_Write(EPD_PWR_PIN, 0);
    DEV_Digital_Write(EPD_RST_PIN, 0);
 800539c:	2200      	movs	r2, #0
 800539e:	2140      	movs	r1, #64	@ 0x40
 80053a0:	4804      	ldr	r0, [pc, #16]	@ (80053b4 <DEV_Module_Exit+0x30>)
 80053a2:	f005 ff3f 	bl	800b224 <HAL_GPIO_WritePin>
}
 80053a6:	bf00      	nop
 80053a8:	bd80      	pop	{r7, pc}
 80053aa:	bf00      	nop
 80053ac:	48000800 	.word	0x48000800
 80053b0:	48000c00 	.word	0x48000c00
 80053b4:	48000400 	.word	0x48000400

080053b8 <EPD_2IN9_V2_Reset>:
/******************************************************************************
function :	Software reset
parameter:
******************************************************************************/
static void EPD_2IN9_V2_Reset(void)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	af00      	add	r7, sp, #0
    DEV_Digital_Write(EPD_RST_PIN, 1);
 80053bc:	2201      	movs	r2, #1
 80053be:	2140      	movs	r1, #64	@ 0x40
 80053c0:	480b      	ldr	r0, [pc, #44]	@ (80053f0 <EPD_2IN9_V2_Reset+0x38>)
 80053c2:	f005 ff2f 	bl	800b224 <HAL_GPIO_WritePin>
    DEV_Delay_ms(100);
 80053c6:	2064      	movs	r0, #100	@ 0x64
 80053c8:	f7fc fa34 	bl	8001834 <HAL_Delay>
    DEV_Digital_Write(EPD_RST_PIN, 0);
 80053cc:	2200      	movs	r2, #0
 80053ce:	2140      	movs	r1, #64	@ 0x40
 80053d0:	4807      	ldr	r0, [pc, #28]	@ (80053f0 <EPD_2IN9_V2_Reset+0x38>)
 80053d2:	f005 ff27 	bl	800b224 <HAL_GPIO_WritePin>
    DEV_Delay_ms(2);
 80053d6:	2002      	movs	r0, #2
 80053d8:	f7fc fa2c 	bl	8001834 <HAL_Delay>
    DEV_Digital_Write(EPD_RST_PIN, 1);
 80053dc:	2201      	movs	r2, #1
 80053de:	2140      	movs	r1, #64	@ 0x40
 80053e0:	4803      	ldr	r0, [pc, #12]	@ (80053f0 <EPD_2IN9_V2_Reset+0x38>)
 80053e2:	f005 ff1f 	bl	800b224 <HAL_GPIO_WritePin>
    DEV_Delay_ms(100);
 80053e6:	2064      	movs	r0, #100	@ 0x64
 80053e8:	f7fc fa24 	bl	8001834 <HAL_Delay>
}
 80053ec:	bf00      	nop
 80053ee:	bd80      	pop	{r7, pc}
 80053f0:	48000400 	.word	0x48000400

080053f4 <EPD_2IN9_V2_SendCommand>:
function :	send command
parameter:
     Reg : Command register
******************************************************************************/
static void EPD_2IN9_V2_SendCommand(UBYTE Reg)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b082      	sub	sp, #8
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	4603      	mov	r3, r0
 80053fc:	71fb      	strb	r3, [r7, #7]
    DEV_Digital_Write(EPD_DC_PIN, 0);
 80053fe:	2200      	movs	r2, #0
 8005400:	2140      	movs	r1, #64	@ 0x40
 8005402:	480a      	ldr	r0, [pc, #40]	@ (800542c <EPD_2IN9_V2_SendCommand+0x38>)
 8005404:	f005 ff0e 	bl	800b224 <HAL_GPIO_WritePin>
    DEV_Digital_Write(EPD_CS_PIN, 0);
 8005408:	2200      	movs	r2, #0
 800540a:	2101      	movs	r1, #1
 800540c:	4808      	ldr	r0, [pc, #32]	@ (8005430 <EPD_2IN9_V2_SendCommand+0x3c>)
 800540e:	f005 ff09 	bl	800b224 <HAL_GPIO_WritePin>
    DEV_SPI_WriteByte(Reg);
 8005412:	79fb      	ldrb	r3, [r7, #7]
 8005414:	4618      	mov	r0, r3
 8005416:	f7ff ff89 	bl	800532c <DEV_SPI_WriteByte>
    DEV_Digital_Write(EPD_CS_PIN, 1);
 800541a:	2201      	movs	r2, #1
 800541c:	2101      	movs	r1, #1
 800541e:	4804      	ldr	r0, [pc, #16]	@ (8005430 <EPD_2IN9_V2_SendCommand+0x3c>)
 8005420:	f005 ff00 	bl	800b224 <HAL_GPIO_WritePin>
}
 8005424:	bf00      	nop
 8005426:	3708      	adds	r7, #8
 8005428:	46bd      	mov	sp, r7
 800542a:	bd80      	pop	{r7, pc}
 800542c:	48000800 	.word	0x48000800
 8005430:	48000c00 	.word	0x48000c00

08005434 <EPD_2IN9_V2_SendData>:
function :	send data
parameter:
    Data : Write data
******************************************************************************/
static void EPD_2IN9_V2_SendData(UBYTE Data)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b082      	sub	sp, #8
 8005438:	af00      	add	r7, sp, #0
 800543a:	4603      	mov	r3, r0
 800543c:	71fb      	strb	r3, [r7, #7]
    DEV_Digital_Write(EPD_DC_PIN, 1);
 800543e:	2201      	movs	r2, #1
 8005440:	2140      	movs	r1, #64	@ 0x40
 8005442:	480a      	ldr	r0, [pc, #40]	@ (800546c <EPD_2IN9_V2_SendData+0x38>)
 8005444:	f005 feee 	bl	800b224 <HAL_GPIO_WritePin>
    DEV_Digital_Write(EPD_CS_PIN, 0);
 8005448:	2200      	movs	r2, #0
 800544a:	2101      	movs	r1, #1
 800544c:	4808      	ldr	r0, [pc, #32]	@ (8005470 <EPD_2IN9_V2_SendData+0x3c>)
 800544e:	f005 fee9 	bl	800b224 <HAL_GPIO_WritePin>
    DEV_SPI_WriteByte(Data);
 8005452:	79fb      	ldrb	r3, [r7, #7]
 8005454:	4618      	mov	r0, r3
 8005456:	f7ff ff69 	bl	800532c <DEV_SPI_WriteByte>
    DEV_Digital_Write(EPD_CS_PIN, 1);
 800545a:	2201      	movs	r2, #1
 800545c:	2101      	movs	r1, #1
 800545e:	4804      	ldr	r0, [pc, #16]	@ (8005470 <EPD_2IN9_V2_SendData+0x3c>)
 8005460:	f005 fee0 	bl	800b224 <HAL_GPIO_WritePin>
}
 8005464:	bf00      	nop
 8005466:	3708      	adds	r7, #8
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}
 800546c:	48000800 	.word	0x48000800
 8005470:	48000c00 	.word	0x48000c00

08005474 <EPD_2IN9_V2_ReadBusy>:
/******************************************************************************
function :	Wait until the busy_pin goes LOW
parameter:
******************************************************************************/
void EPD_2IN9_V2_ReadBusy(void)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	af00      	add	r7, sp, #0
    Debug("e-Paper busy\r\n");
 8005478:	480b      	ldr	r0, [pc, #44]	@ (80054a8 <EPD_2IN9_V2_ReadBusy+0x34>)
 800547a:	f00e fd3b 	bl	8013ef4 <puts>
	while(1)
	{	 //=1 BUSY
		if(DEV_Digital_Read(EPD_BUSY_PIN)==0) 
 800547e:	2102      	movs	r1, #2
 8005480:	480a      	ldr	r0, [pc, #40]	@ (80054ac <EPD_2IN9_V2_ReadBusy+0x38>)
 8005482:	f005 feb7 	bl	800b1f4 <HAL_GPIO_ReadPin>
 8005486:	4603      	mov	r3, r0
 8005488:	2b00      	cmp	r3, #0
 800548a:	d003      	beq.n	8005494 <EPD_2IN9_V2_ReadBusy+0x20>
			break;
		DEV_Delay_ms(50);
 800548c:	2032      	movs	r0, #50	@ 0x32
 800548e:	f7fc f9d1 	bl	8001834 <HAL_Delay>
		if(DEV_Digital_Read(EPD_BUSY_PIN)==0) 
 8005492:	e7f4      	b.n	800547e <EPD_2IN9_V2_ReadBusy+0xa>
			break;
 8005494:	bf00      	nop
	}
	DEV_Delay_ms(50);
 8005496:	2032      	movs	r0, #50	@ 0x32
 8005498:	f7fc f9cc 	bl	8001834 <HAL_Delay>
    Debug("e-Paper busy release\r\n");
 800549c:	4804      	ldr	r0, [pc, #16]	@ (80054b0 <EPD_2IN9_V2_ReadBusy+0x3c>)
 800549e:	f00e fd29 	bl	8013ef4 <puts>
}
 80054a2:	bf00      	nop
 80054a4:	bd80      	pop	{r7, pc}
 80054a6:	bf00      	nop
 80054a8:	08017550 	.word	0x08017550
 80054ac:	48000c00 	.word	0x48000c00
 80054b0:	08017568 	.word	0x08017568

080054b4 <EPD_2IN9_V2_LUT>:

static void EPD_2IN9_V2_LUT(UBYTE *lut)
{       
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b084      	sub	sp, #16
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
	UBYTE count;
	EPD_2IN9_V2_SendCommand(0x32);
 80054bc:	2032      	movs	r0, #50	@ 0x32
 80054be:	f7ff ff99 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	for(count=0; count<153; count++) 
 80054c2:	2300      	movs	r3, #0
 80054c4:	73fb      	strb	r3, [r7, #15]
 80054c6:	e009      	b.n	80054dc <EPD_2IN9_V2_LUT+0x28>
		EPD_2IN9_V2_SendData(lut[count]); 
 80054c8:	7bfb      	ldrb	r3, [r7, #15]
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	4413      	add	r3, r2
 80054ce:	781b      	ldrb	r3, [r3, #0]
 80054d0:	4618      	mov	r0, r3
 80054d2:	f7ff ffaf 	bl	8005434 <EPD_2IN9_V2_SendData>
	for(count=0; count<153; count++) 
 80054d6:	7bfb      	ldrb	r3, [r7, #15]
 80054d8:	3301      	adds	r3, #1
 80054da:	73fb      	strb	r3, [r7, #15]
 80054dc:	7bfb      	ldrb	r3, [r7, #15]
 80054de:	2b98      	cmp	r3, #152	@ 0x98
 80054e0:	d9f2      	bls.n	80054c8 <EPD_2IN9_V2_LUT+0x14>
	EPD_2IN9_V2_ReadBusy();
 80054e2:	f7ff ffc7 	bl	8005474 <EPD_2IN9_V2_ReadBusy>
}
 80054e6:	bf00      	nop
 80054e8:	3710      	adds	r7, #16
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}

080054ee <EPD_2IN9_V2_LUT_by_host>:

static void EPD_2IN9_V2_LUT_by_host(UBYTE *lut)
{
 80054ee:	b580      	push	{r7, lr}
 80054f0:	b082      	sub	sp, #8
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	6078      	str	r0, [r7, #4]
	EPD_2IN9_V2_LUT((UBYTE *)lut);			//lut
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f7ff ffdc 	bl	80054b4 <EPD_2IN9_V2_LUT>
	EPD_2IN9_V2_SendCommand(0x3f);
 80054fc:	203f      	movs	r0, #63	@ 0x3f
 80054fe:	f7ff ff79 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(*(lut+153));
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	3399      	adds	r3, #153	@ 0x99
 8005506:	781b      	ldrb	r3, [r3, #0]
 8005508:	4618      	mov	r0, r3
 800550a:	f7ff ff93 	bl	8005434 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x03);	// gate voltage
 800550e:	2003      	movs	r0, #3
 8005510:	f7ff ff70 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(*(lut+154));
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	339a      	adds	r3, #154	@ 0x9a
 8005518:	781b      	ldrb	r3, [r3, #0]
 800551a:	4618      	mov	r0, r3
 800551c:	f7ff ff8a 	bl	8005434 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x04);	// source voltage
 8005520:	2004      	movs	r0, #4
 8005522:	f7ff ff67 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(*(lut+155));	// VSH
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	339b      	adds	r3, #155	@ 0x9b
 800552a:	781b      	ldrb	r3, [r3, #0]
 800552c:	4618      	mov	r0, r3
 800552e:	f7ff ff81 	bl	8005434 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(*(lut+156));	// VSH2
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	339c      	adds	r3, #156	@ 0x9c
 8005536:	781b      	ldrb	r3, [r3, #0]
 8005538:	4618      	mov	r0, r3
 800553a:	f7ff ff7b 	bl	8005434 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(*(lut+157));	// VSL
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	339d      	adds	r3, #157	@ 0x9d
 8005542:	781b      	ldrb	r3, [r3, #0]
 8005544:	4618      	mov	r0, r3
 8005546:	f7ff ff75 	bl	8005434 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x2c);		// VCOM
 800554a:	202c      	movs	r0, #44	@ 0x2c
 800554c:	f7ff ff52 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(*(lut+158));
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	339e      	adds	r3, #158	@ 0x9e
 8005554:	781b      	ldrb	r3, [r3, #0]
 8005556:	4618      	mov	r0, r3
 8005558:	f7ff ff6c 	bl	8005434 <EPD_2IN9_V2_SendData>
	
}
 800555c:	bf00      	nop
 800555e:	3708      	adds	r7, #8
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}

08005564 <EPD_2IN9_V2_TurnOnDisplay>:
/******************************************************************************
function :	Turn On Display
parameter:
******************************************************************************/
static void EPD_2IN9_V2_TurnOnDisplay(void)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	af00      	add	r7, sp, #0
	EPD_2IN9_V2_SendCommand(0x22); //Display Update Control
 8005568:	2022      	movs	r0, #34	@ 0x22
 800556a:	f7ff ff43 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0xc7);
 800556e:	20c7      	movs	r0, #199	@ 0xc7
 8005570:	f7ff ff60 	bl	8005434 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x20); //Activate Display Update Sequence
 8005574:	2020      	movs	r0, #32
 8005576:	f7ff ff3d 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_ReadBusy();
 800557a:	f7ff ff7b 	bl	8005474 <EPD_2IN9_V2_ReadBusy>
}
 800557e:	bf00      	nop
 8005580:	bd80      	pop	{r7, pc}

08005582 <EPD_2IN9_V2_TurnOnDisplay_Partial>:

static void EPD_2IN9_V2_TurnOnDisplay_Partial(void)
{
 8005582:	b580      	push	{r7, lr}
 8005584:	af00      	add	r7, sp, #0
	EPD_2IN9_V2_SendCommand(0x22); //Display Update Control
 8005586:	2022      	movs	r0, #34	@ 0x22
 8005588:	f7ff ff34 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x0F);   
 800558c:	200f      	movs	r0, #15
 800558e:	f7ff ff51 	bl	8005434 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x20); //Activate Display Update Sequence
 8005592:	2020      	movs	r0, #32
 8005594:	f7ff ff2e 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_ReadBusy();
 8005598:	f7ff ff6c 	bl	8005474 <EPD_2IN9_V2_ReadBusy>
}
 800559c:	bf00      	nop
 800559e:	bd80      	pop	{r7, pc}

080055a0 <EPD_2IN9_V2_SetWindows>:
/******************************************************************************
function :	Setting the display window
parameter:
******************************************************************************/
static void EPD_2IN9_V2_SetWindows(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend)
{
 80055a0:	b590      	push	{r4, r7, lr}
 80055a2:	b083      	sub	sp, #12
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	4604      	mov	r4, r0
 80055a8:	4608      	mov	r0, r1
 80055aa:	4611      	mov	r1, r2
 80055ac:	461a      	mov	r2, r3
 80055ae:	4623      	mov	r3, r4
 80055b0:	80fb      	strh	r3, [r7, #6]
 80055b2:	4603      	mov	r3, r0
 80055b4:	80bb      	strh	r3, [r7, #4]
 80055b6:	460b      	mov	r3, r1
 80055b8:	807b      	strh	r3, [r7, #2]
 80055ba:	4613      	mov	r3, r2
 80055bc:	803b      	strh	r3, [r7, #0]
    EPD_2IN9_V2_SendCommand(0x44); // SET_RAM_X_ADDRESS_START_END_POSITION
 80055be:	2044      	movs	r0, #68	@ 0x44
 80055c0:	f7ff ff18 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
    EPD_2IN9_V2_SendData((Xstart>>3) & 0xFF);
 80055c4:	88fb      	ldrh	r3, [r7, #6]
 80055c6:	08db      	lsrs	r3, r3, #3
 80055c8:	b29b      	uxth	r3, r3
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	4618      	mov	r0, r3
 80055ce:	f7ff ff31 	bl	8005434 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData((Xend>>3) & 0xFF);
 80055d2:	887b      	ldrh	r3, [r7, #2]
 80055d4:	08db      	lsrs	r3, r3, #3
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	4618      	mov	r0, r3
 80055dc:	f7ff ff2a 	bl	8005434 <EPD_2IN9_V2_SendData>
	
    EPD_2IN9_V2_SendCommand(0x45); // SET_RAM_Y_ADDRESS_START_END_POSITION
 80055e0:	2045      	movs	r0, #69	@ 0x45
 80055e2:	f7ff ff07 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
    EPD_2IN9_V2_SendData(Ystart & 0xFF);
 80055e6:	88bb      	ldrh	r3, [r7, #4]
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	4618      	mov	r0, r3
 80055ec:	f7ff ff22 	bl	8005434 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData((Ystart >> 8) & 0xFF);
 80055f0:	88bb      	ldrh	r3, [r7, #4]
 80055f2:	0a1b      	lsrs	r3, r3, #8
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	b2db      	uxtb	r3, r3
 80055f8:	4618      	mov	r0, r3
 80055fa:	f7ff ff1b 	bl	8005434 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData(Yend & 0xFF);
 80055fe:	883b      	ldrh	r3, [r7, #0]
 8005600:	b2db      	uxtb	r3, r3
 8005602:	4618      	mov	r0, r3
 8005604:	f7ff ff16 	bl	8005434 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData((Yend >> 8) & 0xFF);
 8005608:	883b      	ldrh	r3, [r7, #0]
 800560a:	0a1b      	lsrs	r3, r3, #8
 800560c:	b29b      	uxth	r3, r3
 800560e:	b2db      	uxtb	r3, r3
 8005610:	4618      	mov	r0, r3
 8005612:	f7ff ff0f 	bl	8005434 <EPD_2IN9_V2_SendData>
}
 8005616:	bf00      	nop
 8005618:	370c      	adds	r7, #12
 800561a:	46bd      	mov	sp, r7
 800561c:	bd90      	pop	{r4, r7, pc}

0800561e <EPD_2IN9_V2_SetCursor>:
/******************************************************************************
function :	Set Cursor
parameter:
******************************************************************************/
static void EPD_2IN9_V2_SetCursor(UWORD Xstart, UWORD Ystart)
{
 800561e:	b580      	push	{r7, lr}
 8005620:	b082      	sub	sp, #8
 8005622:	af00      	add	r7, sp, #0
 8005624:	4603      	mov	r3, r0
 8005626:	460a      	mov	r2, r1
 8005628:	80fb      	strh	r3, [r7, #6]
 800562a:	4613      	mov	r3, r2
 800562c:	80bb      	strh	r3, [r7, #4]
    EPD_2IN9_V2_SendCommand(0x4E); // SET_RAM_X_ADDRESS_COUNTER
 800562e:	204e      	movs	r0, #78	@ 0x4e
 8005630:	f7ff fee0 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
    EPD_2IN9_V2_SendData(Xstart & 0xFF);
 8005634:	88fb      	ldrh	r3, [r7, #6]
 8005636:	b2db      	uxtb	r3, r3
 8005638:	4618      	mov	r0, r3
 800563a:	f7ff fefb 	bl	8005434 <EPD_2IN9_V2_SendData>

    EPD_2IN9_V2_SendCommand(0x4F); // SET_RAM_Y_ADDRESS_COUNTER
 800563e:	204f      	movs	r0, #79	@ 0x4f
 8005640:	f7ff fed8 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
    EPD_2IN9_V2_SendData(Ystart & 0xFF);
 8005644:	88bb      	ldrh	r3, [r7, #4]
 8005646:	b2db      	uxtb	r3, r3
 8005648:	4618      	mov	r0, r3
 800564a:	f7ff fef3 	bl	8005434 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData((Ystart >> 8) & 0xFF);
 800564e:	88bb      	ldrh	r3, [r7, #4]
 8005650:	0a1b      	lsrs	r3, r3, #8
 8005652:	b29b      	uxth	r3, r3
 8005654:	b2db      	uxtb	r3, r3
 8005656:	4618      	mov	r0, r3
 8005658:	f7ff feec 	bl	8005434 <EPD_2IN9_V2_SendData>
}
 800565c:	bf00      	nop
 800565e:	3708      	adds	r7, #8
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}

08005664 <EPD_2IN9_V2_Init>:
/******************************************************************************
function :	Initialize the e-Paper register
parameter:
******************************************************************************/
void EPD_2IN9_V2_Init(void)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	af00      	add	r7, sp, #0
	EPD_2IN9_V2_Reset();
 8005668:	f7ff fea6 	bl	80053b8 <EPD_2IN9_V2_Reset>
	DEV_Delay_ms(100);
 800566c:	2064      	movs	r0, #100	@ 0x64
 800566e:	f7fc f8e1 	bl	8001834 <HAL_Delay>

	EPD_2IN9_V2_ReadBusy();   
 8005672:	f7ff feff 	bl	8005474 <EPD_2IN9_V2_ReadBusy>
	EPD_2IN9_V2_SendCommand(0x12);  //SWRESET
 8005676:	2012      	movs	r0, #18
 8005678:	f7ff febc 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_ReadBusy();   
 800567c:	f7ff fefa 	bl	8005474 <EPD_2IN9_V2_ReadBusy>

	EPD_2IN9_V2_SendCommand(0x01); //Driver output control      
 8005680:	2001      	movs	r0, #1
 8005682:	f7ff feb7 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x27);
 8005686:	2027      	movs	r0, #39	@ 0x27
 8005688:	f7ff fed4 	bl	8005434 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x01);
 800568c:	2001      	movs	r0, #1
 800568e:	f7ff fed1 	bl	8005434 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);
 8005692:	2000      	movs	r0, #0
 8005694:	f7ff fece 	bl	8005434 <EPD_2IN9_V2_SendData>

	EPD_2IN9_V2_SendCommand(0x11); //data entry mode       
 8005698:	2011      	movs	r0, #17
 800569a:	f7ff feab 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x03);
 800569e:	2003      	movs	r0, #3
 80056a0:	f7ff fec8 	bl	8005434 <EPD_2IN9_V2_SendData>

	EPD_2IN9_V2_SetWindows(0, 0, EPD_2IN9_V2_WIDTH-1, EPD_2IN9_V2_HEIGHT-1);
 80056a4:	f240 1327 	movw	r3, #295	@ 0x127
 80056a8:	227f      	movs	r2, #127	@ 0x7f
 80056aa:	2100      	movs	r1, #0
 80056ac:	2000      	movs	r0, #0
 80056ae:	f7ff ff77 	bl	80055a0 <EPD_2IN9_V2_SetWindows>

	// EPD_2IN9_V2_SendCommand(0x3C); //BorderWavefrom
	// EPD_2IN9_V2_SendData(0x05);	

	EPD_2IN9_V2_SendCommand(0x21); //  Display update control
 80056b2:	2021      	movs	r0, #33	@ 0x21
 80056b4:	f7ff fe9e 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x00);
 80056b8:	2000      	movs	r0, #0
 80056ba:	f7ff febb 	bl	8005434 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x80);	
 80056be:	2080      	movs	r0, #128	@ 0x80
 80056c0:	f7ff feb8 	bl	8005434 <EPD_2IN9_V2_SendData>

	// EPD_2IN9_V2_SendCommand(0x18); //Read built-in temperature sensor
	// EPD_2IN9_V2_SendData(0x80);	

	EPD_2IN9_V2_SetCursor(0, 0);
 80056c4:	2100      	movs	r1, #0
 80056c6:	2000      	movs	r0, #0
 80056c8:	f7ff ffa9 	bl	800561e <EPD_2IN9_V2_SetCursor>
	EPD_2IN9_V2_ReadBusy();
 80056cc:	f7ff fed2 	bl	8005474 <EPD_2IN9_V2_ReadBusy>

	EPD_2IN9_V2_LUT_by_host(WS_20_30);
 80056d0:	4802      	ldr	r0, [pc, #8]	@ (80056dc <EPD_2IN9_V2_Init+0x78>)
 80056d2:	f7ff ff0c 	bl	80054ee <EPD_2IN9_V2_LUT_by_host>
}
 80056d6:	bf00      	nop
 80056d8:	bd80      	pop	{r7, pc}
 80056da:	bf00      	nop
 80056dc:	200000b8 	.word	0x200000b8

080056e0 <EPD_2IN9_V2_Clear>:
/******************************************************************************
function :	Clear screen
parameter:
******************************************************************************/
void EPD_2IN9_V2_Clear(void)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b082      	sub	sp, #8
 80056e4:	af00      	add	r7, sp, #0
	UWORD i;
	EPD_2IN9_V2_SendCommand(0x24);   //write RAM for black(0)/white (1)
 80056e6:	2024      	movs	r0, #36	@ 0x24
 80056e8:	f7ff fe84 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 80056ec:	2300      	movs	r3, #0
 80056ee:	80fb      	strh	r3, [r7, #6]
 80056f0:	e005      	b.n	80056fe <EPD_2IN9_V2_Clear+0x1e>
	{
		EPD_2IN9_V2_SendData(0xff);
 80056f2:	20ff      	movs	r0, #255	@ 0xff
 80056f4:	f7ff fe9e 	bl	8005434 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 80056f8:	88fb      	ldrh	r3, [r7, #6]
 80056fa:	3301      	adds	r3, #1
 80056fc:	80fb      	strh	r3, [r7, #6]
 80056fe:	88fb      	ldrh	r3, [r7, #6]
 8005700:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 8005704:	d3f5      	bcc.n	80056f2 <EPD_2IN9_V2_Clear+0x12>
	}
	EPD_2IN9_V2_TurnOnDisplay();
 8005706:	f7ff ff2d 	bl	8005564 <EPD_2IN9_V2_TurnOnDisplay>
}
 800570a:	bf00      	nop
 800570c:	3708      	adds	r7, #8
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}

08005712 <EPD_2IN9_V2_Display>:
/******************************************************************************
function :	Sends the image buffer in RAM to e-Paper and displays
parameter:
******************************************************************************/
void EPD_2IN9_V2_Display(UBYTE *Image)
{
 8005712:	b580      	push	{r7, lr}
 8005714:	b084      	sub	sp, #16
 8005716:	af00      	add	r7, sp, #0
 8005718:	6078      	str	r0, [r7, #4]
	UWORD i;	
	EPD_2IN9_V2_SendCommand(0x24);   //write RAM for black(0)/white (1)
 800571a:	2024      	movs	r0, #36	@ 0x24
 800571c:	f7ff fe6a 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 8005720:	2300      	movs	r3, #0
 8005722:	81fb      	strh	r3, [r7, #14]
 8005724:	e009      	b.n	800573a <EPD_2IN9_V2_Display+0x28>
	{
		EPD_2IN9_V2_SendData(Image[i]);
 8005726:	89fb      	ldrh	r3, [r7, #14]
 8005728:	687a      	ldr	r2, [r7, #4]
 800572a:	4413      	add	r3, r2
 800572c:	781b      	ldrb	r3, [r3, #0]
 800572e:	4618      	mov	r0, r3
 8005730:	f7ff fe80 	bl	8005434 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 8005734:	89fb      	ldrh	r3, [r7, #14]
 8005736:	3301      	adds	r3, #1
 8005738:	81fb      	strh	r3, [r7, #14]
 800573a:	89fb      	ldrh	r3, [r7, #14]
 800573c:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 8005740:	d3f1      	bcc.n	8005726 <EPD_2IN9_V2_Display+0x14>
	}
	EPD_2IN9_V2_TurnOnDisplay();	
 8005742:	f7ff ff0f 	bl	8005564 <EPD_2IN9_V2_TurnOnDisplay>
}
 8005746:	bf00      	nop
 8005748:	3710      	adds	r7, #16
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}

0800574e <EPD_2IN9_V2_Display_Base>:

void EPD_2IN9_V2_Display_Base(UBYTE *Image)
{
 800574e:	b580      	push	{r7, lr}
 8005750:	b084      	sub	sp, #16
 8005752:	af00      	add	r7, sp, #0
 8005754:	6078      	str	r0, [r7, #4]
	UWORD i;   

	EPD_2IN9_V2_SendCommand(0x24);   //Write Black and White image to RAM
 8005756:	2024      	movs	r0, #36	@ 0x24
 8005758:	f7ff fe4c 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 800575c:	2300      	movs	r3, #0
 800575e:	81fb      	strh	r3, [r7, #14]
 8005760:	e009      	b.n	8005776 <EPD_2IN9_V2_Display_Base+0x28>
	{               
		EPD_2IN9_V2_SendData(Image[i]);
 8005762:	89fb      	ldrh	r3, [r7, #14]
 8005764:	687a      	ldr	r2, [r7, #4]
 8005766:	4413      	add	r3, r2
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	4618      	mov	r0, r3
 800576c:	f7ff fe62 	bl	8005434 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 8005770:	89fb      	ldrh	r3, [r7, #14]
 8005772:	3301      	adds	r3, #1
 8005774:	81fb      	strh	r3, [r7, #14]
 8005776:	89fb      	ldrh	r3, [r7, #14]
 8005778:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 800577c:	d3f1      	bcc.n	8005762 <EPD_2IN9_V2_Display_Base+0x14>
	}
	EPD_2IN9_V2_SendCommand(0x26);   //Write Black and White image to RAM
 800577e:	2026      	movs	r0, #38	@ 0x26
 8005780:	f7ff fe38 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 8005784:	2300      	movs	r3, #0
 8005786:	81fb      	strh	r3, [r7, #14]
 8005788:	e009      	b.n	800579e <EPD_2IN9_V2_Display_Base+0x50>
	{               
		EPD_2IN9_V2_SendData(Image[i]);
 800578a:	89fb      	ldrh	r3, [r7, #14]
 800578c:	687a      	ldr	r2, [r7, #4]
 800578e:	4413      	add	r3, r2
 8005790:	781b      	ldrb	r3, [r3, #0]
 8005792:	4618      	mov	r0, r3
 8005794:	f7ff fe4e 	bl	8005434 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 8005798:	89fb      	ldrh	r3, [r7, #14]
 800579a:	3301      	adds	r3, #1
 800579c:	81fb      	strh	r3, [r7, #14]
 800579e:	89fb      	ldrh	r3, [r7, #14]
 80057a0:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 80057a4:	d3f1      	bcc.n	800578a <EPD_2IN9_V2_Display_Base+0x3c>
	}
	EPD_2IN9_V2_TurnOnDisplay();	
 80057a6:	f7ff fedd 	bl	8005564 <EPD_2IN9_V2_TurnOnDisplay>
}
 80057aa:	bf00      	nop
 80057ac:	3710      	adds	r7, #16
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bd80      	pop	{r7, pc}
	...

080057b4 <EPD_2IN9_V2_Display_Partial>:

void EPD_2IN9_V2_Display_Partial(UBYTE *Image)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
	UWORD i;

//Reset
    DEV_Digital_Write(EPD_RST_PIN, 0);
 80057bc:	2200      	movs	r2, #0
 80057be:	2140      	movs	r1, #64	@ 0x40
 80057c0:	4833      	ldr	r0, [pc, #204]	@ (8005890 <EPD_2IN9_V2_Display_Partial+0xdc>)
 80057c2:	f005 fd2f 	bl	800b224 <HAL_GPIO_WritePin>
    DEV_Delay_ms(2);
 80057c6:	2002      	movs	r0, #2
 80057c8:	f7fc f834 	bl	8001834 <HAL_Delay>
    DEV_Digital_Write(EPD_RST_PIN, 1);
 80057cc:	2201      	movs	r2, #1
 80057ce:	2140      	movs	r1, #64	@ 0x40
 80057d0:	482f      	ldr	r0, [pc, #188]	@ (8005890 <EPD_2IN9_V2_Display_Partial+0xdc>)
 80057d2:	f005 fd27 	bl	800b224 <HAL_GPIO_WritePin>
    DEV_Delay_ms(2);
 80057d6:	2002      	movs	r0, #2
 80057d8:	f7fc f82c 	bl	8001834 <HAL_Delay>

	EPD_2IN9_V2_LUT(_WF_PARTIAL_2IN9);
 80057dc:	482d      	ldr	r0, [pc, #180]	@ (8005894 <EPD_2IN9_V2_Display_Partial+0xe0>)
 80057de:	f7ff fe69 	bl	80054b4 <EPD_2IN9_V2_LUT>
	EPD_2IN9_V2_SendCommand(0x37); 
 80057e2:	2037      	movs	r0, #55	@ 0x37
 80057e4:	f7ff fe06 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x00);  
 80057e8:	2000      	movs	r0, #0
 80057ea:	f7ff fe23 	bl	8005434 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);  
 80057ee:	2000      	movs	r0, #0
 80057f0:	f7ff fe20 	bl	8005434 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);  
 80057f4:	2000      	movs	r0, #0
 80057f6:	f7ff fe1d 	bl	8005434 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00); 
 80057fa:	2000      	movs	r0, #0
 80057fc:	f7ff fe1a 	bl	8005434 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);  	
 8005800:	2000      	movs	r0, #0
 8005802:	f7ff fe17 	bl	8005434 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x40);  
 8005806:	2040      	movs	r0, #64	@ 0x40
 8005808:	f7ff fe14 	bl	8005434 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);  
 800580c:	2000      	movs	r0, #0
 800580e:	f7ff fe11 	bl	8005434 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);   
 8005812:	2000      	movs	r0, #0
 8005814:	f7ff fe0e 	bl	8005434 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);  
 8005818:	2000      	movs	r0, #0
 800581a:	f7ff fe0b 	bl	8005434 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);
 800581e:	2000      	movs	r0, #0
 8005820:	f7ff fe08 	bl	8005434 <EPD_2IN9_V2_SendData>

	EPD_2IN9_V2_SendCommand(0x3C); //BorderWavefrom
 8005824:	203c      	movs	r0, #60	@ 0x3c
 8005826:	f7ff fde5 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x80);	
 800582a:	2080      	movs	r0, #128	@ 0x80
 800582c:	f7ff fe02 	bl	8005434 <EPD_2IN9_V2_SendData>

	EPD_2IN9_V2_SendCommand(0x22); 
 8005830:	2022      	movs	r0, #34	@ 0x22
 8005832:	f7ff fddf 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0xC0);   
 8005836:	20c0      	movs	r0, #192	@ 0xc0
 8005838:	f7ff fdfc 	bl	8005434 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x20); 
 800583c:	2020      	movs	r0, #32
 800583e:	f7ff fdd9 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_ReadBusy();  
 8005842:	f7ff fe17 	bl	8005474 <EPD_2IN9_V2_ReadBusy>
	
	EPD_2IN9_V2_SetWindows(0, 0, EPD_2IN9_V2_WIDTH-1, EPD_2IN9_V2_HEIGHT-1);
 8005846:	f240 1327 	movw	r3, #295	@ 0x127
 800584a:	227f      	movs	r2, #127	@ 0x7f
 800584c:	2100      	movs	r1, #0
 800584e:	2000      	movs	r0, #0
 8005850:	f7ff fea6 	bl	80055a0 <EPD_2IN9_V2_SetWindows>
	EPD_2IN9_V2_SetCursor(0, 0);
 8005854:	2100      	movs	r1, #0
 8005856:	2000      	movs	r0, #0
 8005858:	f7ff fee1 	bl	800561e <EPD_2IN9_V2_SetCursor>

	EPD_2IN9_V2_SendCommand(0x24);   //Write Black and White image to RAM
 800585c:	2024      	movs	r0, #36	@ 0x24
 800585e:	f7ff fdc9 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 8005862:	2300      	movs	r3, #0
 8005864:	81fb      	strh	r3, [r7, #14]
 8005866:	e009      	b.n	800587c <EPD_2IN9_V2_Display_Partial+0xc8>
	{
		EPD_2IN9_V2_SendData(Image[i]);
 8005868:	89fb      	ldrh	r3, [r7, #14]
 800586a:	687a      	ldr	r2, [r7, #4]
 800586c:	4413      	add	r3, r2
 800586e:	781b      	ldrb	r3, [r3, #0]
 8005870:	4618      	mov	r0, r3
 8005872:	f7ff fddf 	bl	8005434 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 8005876:	89fb      	ldrh	r3, [r7, #14]
 8005878:	3301      	adds	r3, #1
 800587a:	81fb      	strh	r3, [r7, #14]
 800587c:	89fb      	ldrh	r3, [r7, #14]
 800587e:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 8005882:	d3f1      	bcc.n	8005868 <EPD_2IN9_V2_Display_Partial+0xb4>
	} 
	EPD_2IN9_V2_TurnOnDisplay_Partial();
 8005884:	f7ff fe7d 	bl	8005582 <EPD_2IN9_V2_TurnOnDisplay_Partial>
}
 8005888:	bf00      	nop
 800588a:	3710      	adds	r7, #16
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}
 8005890:	48000400 	.word	0x48000400
 8005894:	20000018 	.word	0x20000018

08005898 <EPD_2IN9_V2_Sleep>:
/******************************************************************************
function :	Enter sleep mode
parameter:
******************************************************************************/
void EPD_2IN9_V2_Sleep(void)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	af00      	add	r7, sp, #0
	EPD_2IN9_V2_SendCommand(0x10); //enter deep sleep
 800589c:	2010      	movs	r0, #16
 800589e:	f7ff fda9 	bl	80053f4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x01); 
 80058a2:	2001      	movs	r0, #1
 80058a4:	f7ff fdc6 	bl	8005434 <EPD_2IN9_V2_SendData>
	DEV_Delay_ms(100);
 80058a8:	2064      	movs	r0, #100	@ 0x64
 80058aa:	f7fb ffc3 	bl	8001834 <HAL_Delay>
}
 80058ae:	bf00      	nop
 80058b0:	bd80      	pop	{r7, pc}
	...

080058b4 <EPD_test_2IN9_V2>:
******************************************************************************/
#include "EPD_Test.h"
#include "EPD_2in9_V2.h"

int EPD_test_2IN9_V2(void)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b088      	sub	sp, #32
 80058b8:	af04      	add	r7, sp, #16
    printf("EPD_2IN9_V2_test Demo\r\n");
 80058ba:	4812      	ldr	r0, [pc, #72]	@ (8005904 <EPD_test_2IN9_V2+0x50>)
 80058bc:	f00e fb1a 	bl	8013ef4 <puts>
    if(DEV_Module_Init()!=0){
 80058c0:	f7ff fd46 	bl	8005350 <DEV_Module_Init>
 80058c4:	4603      	mov	r3, r0
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d002      	beq.n	80058d0 <EPD_test_2IN9_V2+0x1c>
        return -1;
 80058ca:	f04f 33ff 	mov.w	r3, #4294967295
 80058ce:	e188      	b.n	8005be2 <EPD_test_2IN9_V2+0x32e>
    }

    printf("e-Paper Init and Clear...\r\n");
 80058d0:	480d      	ldr	r0, [pc, #52]	@ (8005908 <EPD_test_2IN9_V2+0x54>)
 80058d2:	f00e fb0f 	bl	8013ef4 <puts>
	EPD_2IN9_V2_Init();
 80058d6:	f7ff fec5 	bl	8005664 <EPD_2IN9_V2_Init>
    EPD_2IN9_V2_Clear();
 80058da:	f7ff ff01 	bl	80056e0 <EPD_2IN9_V2_Clear>

    //Create a new image cache
    UBYTE *BlackImage;
    UWORD Imagesize = ((EPD_2IN9_V2_WIDTH % 8 == 0)? (EPD_2IN9_V2_WIDTH / 8 ): (EPD_2IN9_V2_WIDTH / 8 + 1)) * EPD_2IN9_V2_HEIGHT;
 80058de:	f44f 5394 	mov.w	r3, #4736	@ 0x1280
 80058e2:	81fb      	strh	r3, [r7, #14]
    if((BlackImage = (UBYTE *)malloc(Imagesize)) == NULL) {
 80058e4:	89fb      	ldrh	r3, [r7, #14]
 80058e6:	4618      	mov	r0, r3
 80058e8:	f00d fcc4 	bl	8013274 <malloc>
 80058ec:	4603      	mov	r3, r0
 80058ee:	60bb      	str	r3, [r7, #8]
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d10c      	bne.n	8005910 <EPD_test_2IN9_V2+0x5c>
        printf("Failed to apply for black memory...\r\n");
 80058f6:	4805      	ldr	r0, [pc, #20]	@ (800590c <EPD_test_2IN9_V2+0x58>)
 80058f8:	f00e fafc 	bl	8013ef4 <puts>
        return -1;
 80058fc:	f04f 33ff 	mov.w	r3, #4294967295
 8005900:	e16f      	b.n	8005be2 <EPD_test_2IN9_V2+0x32e>
 8005902:	bf00      	nop
 8005904:	08017588 	.word	0x08017588
 8005908:	080175a0 	.word	0x080175a0
 800590c:	080175bc 	.word	0x080175bc
    }
    printf("Paint_NewImage\r\n");
 8005910:	48b6      	ldr	r0, [pc, #728]	@ (8005bec <EPD_test_2IN9_V2+0x338>)
 8005912:	f00e faef 	bl	8013ef4 <puts>
    Paint_NewImage(BlackImage, EPD_2IN9_V2_WIDTH, EPD_2IN9_V2_HEIGHT, 90, WHITE);
 8005916:	23ff      	movs	r3, #255	@ 0xff
 8005918:	9300      	str	r3, [sp, #0]
 800591a:	235a      	movs	r3, #90	@ 0x5a
 800591c:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8005920:	2180      	movs	r1, #128	@ 0x80
 8005922:	68b8      	ldr	r0, [r7, #8]
 8005924:	f000 f98a 	bl	8005c3c <Paint_NewImage>
	Paint_Clear(WHITE);
 8005928:	20ff      	movs	r0, #255	@ 0xff
 800592a:	f000 fb39 	bl	8005fa0 <Paint_Clear>

#if 1  //show image for array  
    Paint_NewImage(BlackImage, EPD_2IN9_V2_WIDTH, EPD_2IN9_V2_HEIGHT, 90, WHITE);  
 800592e:	23ff      	movs	r3, #255	@ 0xff
 8005930:	9300      	str	r3, [sp, #0]
 8005932:	235a      	movs	r3, #90	@ 0x5a
 8005934:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8005938:	2180      	movs	r1, #128	@ 0x80
 800593a:	68b8      	ldr	r0, [r7, #8]
 800593c:	f000 f97e 	bl	8005c3c <Paint_NewImage>
    printf("show image for array\r\n");
 8005940:	48ab      	ldr	r0, [pc, #684]	@ (8005bf0 <EPD_test_2IN9_V2+0x33c>)
 8005942:	f00e fad7 	bl	8013ef4 <puts>
    Paint_SelectImage(BlackImage);
 8005946:	68b8      	ldr	r0, [r7, #8]
 8005948:	f000 f9ce 	bl	8005ce8 <Paint_SelectImage>
    Paint_Clear(WHITE);
 800594c:	20ff      	movs	r0, #255	@ 0xff
 800594e:	f000 fb27 	bl	8005fa0 <Paint_Clear>
    Paint_DrawBitMap(gImage_2in9);
 8005952:	48a8      	ldr	r0, [pc, #672]	@ (8005bf4 <EPD_test_2IN9_V2+0x340>)
 8005954:	f001 fba4 	bl	80070a0 <Paint_DrawBitMap>

    EPD_2IN9_V2_Display(BlackImage);
 8005958:	68b8      	ldr	r0, [r7, #8]
 800595a:	f7ff feda 	bl	8005712 <EPD_2IN9_V2_Display>
    DEV_Delay_ms(3000);
 800595e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8005962:	f7fb ff67 	bl	8001834 <HAL_Delay>
#endif

#if 1  // Drawing on the image
	Paint_NewImage(BlackImage, EPD_2IN9_V2_WIDTH, EPD_2IN9_V2_HEIGHT, 90, WHITE);  	
 8005966:	23ff      	movs	r3, #255	@ 0xff
 8005968:	9300      	str	r3, [sp, #0]
 800596a:	235a      	movs	r3, #90	@ 0x5a
 800596c:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8005970:	2180      	movs	r1, #128	@ 0x80
 8005972:	68b8      	ldr	r0, [r7, #8]
 8005974:	f000 f962 	bl	8005c3c <Paint_NewImage>
    printf("Drawing\r\n");
 8005978:	489f      	ldr	r0, [pc, #636]	@ (8005bf8 <EPD_test_2IN9_V2+0x344>)
 800597a:	f00e fabb 	bl	8013ef4 <puts>
    //1.Select Image
    Paint_SelectImage(BlackImage);
 800597e:	68b8      	ldr	r0, [r7, #8]
 8005980:	f000 f9b2 	bl	8005ce8 <Paint_SelectImage>
    Paint_Clear(WHITE);
 8005984:	20ff      	movs	r0, #255	@ 0xff
 8005986:	f000 fb0b 	bl	8005fa0 <Paint_Clear>
	
    // 2.Drawing on the image
    printf("Drawing:BlackImage\r\n");
 800598a:	489c      	ldr	r0, [pc, #624]	@ (8005bfc <EPD_test_2IN9_V2+0x348>)
 800598c:	f00e fab2 	bl	8013ef4 <puts>
    Paint_DrawPoint(10, 80, BLACK, DOT_PIXEL_1X1, DOT_STYLE_DFT);
 8005990:	2301      	movs	r3, #1
 8005992:	9300      	str	r3, [sp, #0]
 8005994:	2301      	movs	r3, #1
 8005996:	2200      	movs	r2, #0
 8005998:	2150      	movs	r1, #80	@ 0x50
 800599a:	200a      	movs	r0, #10
 800599c:	f000 fbce 	bl	800613c <Paint_DrawPoint>
    Paint_DrawPoint(10, 90, BLACK, DOT_PIXEL_2X2, DOT_STYLE_DFT);
 80059a0:	2301      	movs	r3, #1
 80059a2:	9300      	str	r3, [sp, #0]
 80059a4:	2302      	movs	r3, #2
 80059a6:	2200      	movs	r2, #0
 80059a8:	215a      	movs	r1, #90	@ 0x5a
 80059aa:	200a      	movs	r0, #10
 80059ac:	f000 fbc6 	bl	800613c <Paint_DrawPoint>
    Paint_DrawPoint(10, 100, BLACK, DOT_PIXEL_3X3, DOT_STYLE_DFT);
 80059b0:	2301      	movs	r3, #1
 80059b2:	9300      	str	r3, [sp, #0]
 80059b4:	2303      	movs	r3, #3
 80059b6:	2200      	movs	r2, #0
 80059b8:	2164      	movs	r1, #100	@ 0x64
 80059ba:	200a      	movs	r0, #10
 80059bc:	f000 fbbe 	bl	800613c <Paint_DrawPoint>

    Paint_DrawLine(20, 70, 70, 120, BLACK, DOT_PIXEL_1X1, LINE_STYLE_SOLID);
 80059c0:	2300      	movs	r3, #0
 80059c2:	9302      	str	r3, [sp, #8]
 80059c4:	2301      	movs	r3, #1
 80059c6:	9301      	str	r3, [sp, #4]
 80059c8:	2300      	movs	r3, #0
 80059ca:	9300      	str	r3, [sp, #0]
 80059cc:	2378      	movs	r3, #120	@ 0x78
 80059ce:	2246      	movs	r2, #70	@ 0x46
 80059d0:	2146      	movs	r1, #70	@ 0x46
 80059d2:	2014      	movs	r0, #20
 80059d4:	f000 fc5e 	bl	8006294 <Paint_DrawLine>
    Paint_DrawLine(70, 70, 20, 120, BLACK, DOT_PIXEL_1X1, LINE_STYLE_SOLID);
 80059d8:	2300      	movs	r3, #0
 80059da:	9302      	str	r3, [sp, #8]
 80059dc:	2301      	movs	r3, #1
 80059de:	9301      	str	r3, [sp, #4]
 80059e0:	2300      	movs	r3, #0
 80059e2:	9300      	str	r3, [sp, #0]
 80059e4:	2378      	movs	r3, #120	@ 0x78
 80059e6:	2214      	movs	r2, #20
 80059e8:	2146      	movs	r1, #70	@ 0x46
 80059ea:	2046      	movs	r0, #70	@ 0x46
 80059ec:	f000 fc52 	bl	8006294 <Paint_DrawLine>

    Paint_DrawRectangle(20, 70, 70, 120, BLACK, DOT_PIXEL_1X1, DRAW_FILL_EMPTY);
 80059f0:	2300      	movs	r3, #0
 80059f2:	9302      	str	r3, [sp, #8]
 80059f4:	2301      	movs	r3, #1
 80059f6:	9301      	str	r3, [sp, #4]
 80059f8:	2300      	movs	r3, #0
 80059fa:	9300      	str	r3, [sp, #0]
 80059fc:	2378      	movs	r3, #120	@ 0x78
 80059fe:	2246      	movs	r2, #70	@ 0x46
 8005a00:	2146      	movs	r1, #70	@ 0x46
 8005a02:	2014      	movs	r0, #20
 8005a04:	f000 fcf2 	bl	80063ec <Paint_DrawRectangle>
    Paint_DrawRectangle(80, 70, 130, 120, BLACK, DOT_PIXEL_1X1, DRAW_FILL_FULL);
 8005a08:	2301      	movs	r3, #1
 8005a0a:	9302      	str	r3, [sp, #8]
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	9301      	str	r3, [sp, #4]
 8005a10:	2300      	movs	r3, #0
 8005a12:	9300      	str	r3, [sp, #0]
 8005a14:	2378      	movs	r3, #120	@ 0x78
 8005a16:	2282      	movs	r2, #130	@ 0x82
 8005a18:	2146      	movs	r1, #70	@ 0x46
 8005a1a:	2050      	movs	r0, #80	@ 0x50
 8005a1c:	f000 fce6 	bl	80063ec <Paint_DrawRectangle>

    Paint_DrawCircle(45, 95, 20, BLACK, DOT_PIXEL_1X1, DRAW_FILL_EMPTY);
 8005a20:	2300      	movs	r3, #0
 8005a22:	9301      	str	r3, [sp, #4]
 8005a24:	2301      	movs	r3, #1
 8005a26:	9300      	str	r3, [sp, #0]
 8005a28:	2300      	movs	r3, #0
 8005a2a:	2214      	movs	r2, #20
 8005a2c:	215f      	movs	r1, #95	@ 0x5f
 8005a2e:	202d      	movs	r0, #45	@ 0x2d
 8005a30:	f000 fd60 	bl	80064f4 <Paint_DrawCircle>
    Paint_DrawCircle(105, 95, 20, WHITE, DOT_PIXEL_1X1, DRAW_FILL_FULL);
 8005a34:	2301      	movs	r3, #1
 8005a36:	9301      	str	r3, [sp, #4]
 8005a38:	2301      	movs	r3, #1
 8005a3a:	9300      	str	r3, [sp, #0]
 8005a3c:	23ff      	movs	r3, #255	@ 0xff
 8005a3e:	2214      	movs	r2, #20
 8005a40:	215f      	movs	r1, #95	@ 0x5f
 8005a42:	2069      	movs	r0, #105	@ 0x69
 8005a44:	f000 fd56 	bl	80064f4 <Paint_DrawCircle>

    Paint_DrawLine(85, 95, 125, 95, BLACK, DOT_PIXEL_1X1, LINE_STYLE_DOTTED);
 8005a48:	2301      	movs	r3, #1
 8005a4a:	9302      	str	r3, [sp, #8]
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	9301      	str	r3, [sp, #4]
 8005a50:	2300      	movs	r3, #0
 8005a52:	9300      	str	r3, [sp, #0]
 8005a54:	235f      	movs	r3, #95	@ 0x5f
 8005a56:	227d      	movs	r2, #125	@ 0x7d
 8005a58:	215f      	movs	r1, #95	@ 0x5f
 8005a5a:	2055      	movs	r0, #85	@ 0x55
 8005a5c:	f000 fc1a 	bl	8006294 <Paint_DrawLine>
    Paint_DrawLine(105, 75, 105, 115, BLACK, DOT_PIXEL_1X1, LINE_STYLE_DOTTED);
 8005a60:	2301      	movs	r3, #1
 8005a62:	9302      	str	r3, [sp, #8]
 8005a64:	2301      	movs	r3, #1
 8005a66:	9301      	str	r3, [sp, #4]
 8005a68:	2300      	movs	r3, #0
 8005a6a:	9300      	str	r3, [sp, #0]
 8005a6c:	2373      	movs	r3, #115	@ 0x73
 8005a6e:	2269      	movs	r2, #105	@ 0x69
 8005a70:	214b      	movs	r1, #75	@ 0x4b
 8005a72:	2069      	movs	r0, #105	@ 0x69
 8005a74:	f000 fc0e 	bl	8006294 <Paint_DrawLine>

    Paint_DrawString_EN(10, 0, "waveshare", &EpdFont16, BLACK, WHITE);
 8005a78:	23ff      	movs	r3, #255	@ 0xff
 8005a7a:	9301      	str	r3, [sp, #4]
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	9300      	str	r3, [sp, #0]
 8005a80:	4b5f      	ldr	r3, [pc, #380]	@ (8005c00 <EPD_test_2IN9_V2+0x34c>)
 8005a82:	4a60      	ldr	r2, [pc, #384]	@ (8005c04 <EPD_test_2IN9_V2+0x350>)
 8005a84:	2100      	movs	r1, #0
 8005a86:	200a      	movs	r0, #10
 8005a88:	f000 ff68 	bl	800695c <Paint_DrawString_EN>
    Paint_DrawString_EN(10, 20, "hello world", &EpdFont12, WHITE, BLACK);
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	9301      	str	r3, [sp, #4]
 8005a90:	23ff      	movs	r3, #255	@ 0xff
 8005a92:	9300      	str	r3, [sp, #0]
 8005a94:	4b5c      	ldr	r3, [pc, #368]	@ (8005c08 <EPD_test_2IN9_V2+0x354>)
 8005a96:	4a5d      	ldr	r2, [pc, #372]	@ (8005c0c <EPD_test_2IN9_V2+0x358>)
 8005a98:	2114      	movs	r1, #20
 8005a9a:	200a      	movs	r0, #10
 8005a9c:	f000 ff5e 	bl	800695c <Paint_DrawString_EN>

    Paint_DrawNum(10, 33, 123456789, &EpdFont12, BLACK, WHITE);
 8005aa0:	23ff      	movs	r3, #255	@ 0xff
 8005aa2:	9301      	str	r3, [sp, #4]
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	9300      	str	r3, [sp, #0]
 8005aa8:	4b57      	ldr	r3, [pc, #348]	@ (8005c08 <EPD_test_2IN9_V2+0x354>)
 8005aaa:	4a59      	ldr	r2, [pc, #356]	@ (8005c10 <EPD_test_2IN9_V2+0x35c>)
 8005aac:	2121      	movs	r1, #33	@ 0x21
 8005aae:	200a      	movs	r0, #10
 8005ab0:	f001 f92a 	bl	8006d08 <Paint_DrawNum>
    Paint_DrawNum(10, 50, 987654321, &EpdFont16, WHITE, BLACK);
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	9301      	str	r3, [sp, #4]
 8005ab8:	23ff      	movs	r3, #255	@ 0xff
 8005aba:	9300      	str	r3, [sp, #0]
 8005abc:	4b50      	ldr	r3, [pc, #320]	@ (8005c00 <EPD_test_2IN9_V2+0x34c>)
 8005abe:	4a55      	ldr	r2, [pc, #340]	@ (8005c14 <EPD_test_2IN9_V2+0x360>)
 8005ac0:	2132      	movs	r1, #50	@ 0x32
 8005ac2:	200a      	movs	r0, #10
 8005ac4:	f001 f920 	bl	8006d08 <Paint_DrawNum>

    Paint_DrawString_CN(130, 0, "abc", &Epd_Font12CN, BLACK, WHITE);
 8005ac8:	23ff      	movs	r3, #255	@ 0xff
 8005aca:	9301      	str	r3, [sp, #4]
 8005acc:	2300      	movs	r3, #0
 8005ace:	9300      	str	r3, [sp, #0]
 8005ad0:	4b51      	ldr	r3, [pc, #324]	@ (8005c18 <EPD_test_2IN9_V2+0x364>)
 8005ad2:	4a52      	ldr	r2, [pc, #328]	@ (8005c1c <EPD_test_2IN9_V2+0x368>)
 8005ad4:	2100      	movs	r1, #0
 8005ad6:	2082      	movs	r0, #130	@ 0x82
 8005ad8:	f000 ff94 	bl	8006a04 <Paint_DrawString_CN>
    Paint_DrawString_CN(130, 20, "", &Epd_Font24CN, WHITE, BLACK);
 8005adc:	2300      	movs	r3, #0
 8005ade:	9301      	str	r3, [sp, #4]
 8005ae0:	23ff      	movs	r3, #255	@ 0xff
 8005ae2:	9300      	str	r3, [sp, #0]
 8005ae4:	4b4e      	ldr	r3, [pc, #312]	@ (8005c20 <EPD_test_2IN9_V2+0x36c>)
 8005ae6:	4a4f      	ldr	r2, [pc, #316]	@ (8005c24 <EPD_test_2IN9_V2+0x370>)
 8005ae8:	2114      	movs	r1, #20
 8005aea:	2082      	movs	r0, #130	@ 0x82
 8005aec:	f000 ff8a 	bl	8006a04 <Paint_DrawString_CN>

    EPD_2IN9_V2_Display_Base(BlackImage);
 8005af0:	68b8      	ldr	r0, [r7, #8]
 8005af2:	f7ff fe2c 	bl	800574e <EPD_2IN9_V2_Display_Base>
    DEV_Delay_ms(3000);
 8005af6:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8005afa:	f7fb fe9b 	bl	8001834 <HAL_Delay>
#endif

#if 1   //Partial refresh, example shows time    		
	Paint_NewImage(BlackImage, EPD_2IN9_V2_WIDTH, EPD_2IN9_V2_HEIGHT, 90, WHITE);  
 8005afe:	23ff      	movs	r3, #255	@ 0xff
 8005b00:	9300      	str	r3, [sp, #0]
 8005b02:	235a      	movs	r3, #90	@ 0x5a
 8005b04:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8005b08:	2180      	movs	r1, #128	@ 0x80
 8005b0a:	68b8      	ldr	r0, [r7, #8]
 8005b0c:	f000 f896 	bl	8005c3c <Paint_NewImage>
    printf("Partial refresh\r\n");
 8005b10:	4845      	ldr	r0, [pc, #276]	@ (8005c28 <EPD_test_2IN9_V2+0x374>)
 8005b12:	f00e f9ef 	bl	8013ef4 <puts>
    Paint_SelectImage(BlackImage);
 8005b16:	68b8      	ldr	r0, [r7, #8]
 8005b18:	f000 f8e6 	bl	8005ce8 <Paint_SelectImage>
	
    PAINT_TIME sPaint_time;
    sPaint_time.Hour = 12;
 8005b1c:	230c      	movs	r3, #12
 8005b1e:	713b      	strb	r3, [r7, #4]
    sPaint_time.Min = 34;
 8005b20:	2322      	movs	r3, #34	@ 0x22
 8005b22:	717b      	strb	r3, [r7, #5]
    sPaint_time.Sec = 56;
 8005b24:	2338      	movs	r3, #56	@ 0x38
 8005b26:	71bb      	strb	r3, [r7, #6]
 //   UBYTE num = 10;
 //   for (;;) {
        sPaint_time.Sec = sPaint_time.Sec + 1;
 8005b28:	79bb      	ldrb	r3, [r7, #6]
 8005b2a:	3301      	adds	r3, #1
 8005b2c:	b2db      	uxtb	r3, r3
 8005b2e:	71bb      	strb	r3, [r7, #6]
        if (sPaint_time.Sec == 60) {
 8005b30:	79bb      	ldrb	r3, [r7, #6]
 8005b32:	2b3c      	cmp	r3, #60	@ 0x3c
 8005b34:	d117      	bne.n	8005b66 <EPD_test_2IN9_V2+0x2b2>
            sPaint_time.Min = sPaint_time.Min + 1;
 8005b36:	797b      	ldrb	r3, [r7, #5]
 8005b38:	3301      	adds	r3, #1
 8005b3a:	b2db      	uxtb	r3, r3
 8005b3c:	717b      	strb	r3, [r7, #5]
            sPaint_time.Sec = 0;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	71bb      	strb	r3, [r7, #6]
            if (sPaint_time.Min == 60) {
 8005b42:	797b      	ldrb	r3, [r7, #5]
 8005b44:	2b3c      	cmp	r3, #60	@ 0x3c
 8005b46:	d10e      	bne.n	8005b66 <EPD_test_2IN9_V2+0x2b2>
                sPaint_time.Hour =  sPaint_time.Hour + 1;
 8005b48:	793b      	ldrb	r3, [r7, #4]
 8005b4a:	3301      	adds	r3, #1
 8005b4c:	b2db      	uxtb	r3, r3
 8005b4e:	713b      	strb	r3, [r7, #4]
                sPaint_time.Min = 0;
 8005b50:	2300      	movs	r3, #0
 8005b52:	717b      	strb	r3, [r7, #5]
                if (sPaint_time.Hour == 24) {
 8005b54:	793b      	ldrb	r3, [r7, #4]
 8005b56:	2b18      	cmp	r3, #24
 8005b58:	d105      	bne.n	8005b66 <EPD_test_2IN9_V2+0x2b2>
                    sPaint_time.Hour = 0;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	713b      	strb	r3, [r7, #4]
                    sPaint_time.Min = 0;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	717b      	strb	r3, [r7, #5]
                    sPaint_time.Sec = 0;
 8005b62:	2300      	movs	r3, #0
 8005b64:	71bb      	strb	r3, [r7, #6]
                }
            }
        }
        Paint_ClearWindows(150, 80, 150 + EpdFont20.Width * 7, 80 + EpdFont20.Height, WHITE);
 8005b66:	4b31      	ldr	r3, [pc, #196]	@ (8005c2c <EPD_test_2IN9_V2+0x378>)
 8005b68:	889b      	ldrh	r3, [r3, #4]
 8005b6a:	461a      	mov	r2, r3
 8005b6c:	00d2      	lsls	r2, r2, #3
 8005b6e:	1ad3      	subs	r3, r2, r3
 8005b70:	b29b      	uxth	r3, r3
 8005b72:	3396      	adds	r3, #150	@ 0x96
 8005b74:	b29a      	uxth	r2, r3
 8005b76:	4b2d      	ldr	r3, [pc, #180]	@ (8005c2c <EPD_test_2IN9_V2+0x378>)
 8005b78:	88db      	ldrh	r3, [r3, #6]
 8005b7a:	3350      	adds	r3, #80	@ 0x50
 8005b7c:	b29b      	uxth	r3, r3
 8005b7e:	21ff      	movs	r1, #255	@ 0xff
 8005b80:	9100      	str	r1, [sp, #0]
 8005b82:	2150      	movs	r1, #80	@ 0x50
 8005b84:	2096      	movs	r0, #150	@ 0x96
 8005b86:	f000 faab 	bl	80060e0 <Paint_ClearWindows>
        Paint_DrawTime(150, 80, &sPaint_time, &EpdFont20, WHITE, BLACK);
 8005b8a:	463a      	mov	r2, r7
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	9301      	str	r3, [sp, #4]
 8005b90:	23ff      	movs	r3, #255	@ 0xff
 8005b92:	9300      	str	r3, [sp, #0]
 8005b94:	4b25      	ldr	r3, [pc, #148]	@ (8005c2c <EPD_test_2IN9_V2+0x378>)
 8005b96:	2150      	movs	r1, #80	@ 0x50
 8005b98:	2096      	movs	r0, #150	@ 0x96
 8005b9a:	f001 f987 	bl	8006eac <Paint_DrawTime>

//        num = num - 1;
//        if(num == 0) {
//            break;
//        }
		EPD_2IN9_V2_Display_Partial(BlackImage);
 8005b9e:	68b8      	ldr	r0, [r7, #8]
 8005ba0:	f7ff fe08 	bl	80057b4 <EPD_2IN9_V2_Display_Partial>
        DEV_Delay_ms(500);//Analog clock 1s
 8005ba4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005ba8:	f7fb fe44 	bl	8001834 <HAL_Delay>
//    }
#endif

	printf("Clear...\r\n");
 8005bac:	4820      	ldr	r0, [pc, #128]	@ (8005c30 <EPD_test_2IN9_V2+0x37c>)
 8005bae:	f00e f9a1 	bl	8013ef4 <puts>
	EPD_2IN9_V2_Init();
 8005bb2:	f7ff fd57 	bl	8005664 <EPD_2IN9_V2_Init>
    EPD_2IN9_V2_Clear();
 8005bb6:	f7ff fd93 	bl	80056e0 <EPD_2IN9_V2_Clear>
	
    printf("Goto Sleep...\r\n");
 8005bba:	481e      	ldr	r0, [pc, #120]	@ (8005c34 <EPD_test_2IN9_V2+0x380>)
 8005bbc:	f00e f99a 	bl	8013ef4 <puts>
    EPD_2IN9_V2_Sleep();
 8005bc0:	f7ff fe6a 	bl	8005898 <EPD_2IN9_V2_Sleep>
    free(BlackImage);
 8005bc4:	68b8      	ldr	r0, [r7, #8]
 8005bc6:	f00d fb5d 	bl	8013284 <free>
    BlackImage = NULL;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	60bb      	str	r3, [r7, #8]
    DEV_Delay_ms(2000);//important, at least 2s
 8005bce:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8005bd2:	f7fb fe2f 	bl	8001834 <HAL_Delay>
    // close 5V
    printf("close 5V, Module enters 0 power consumption ...\r\n");
 8005bd6:	4818      	ldr	r0, [pc, #96]	@ (8005c38 <EPD_test_2IN9_V2+0x384>)
 8005bd8:	f00e f98c 	bl	8013ef4 <puts>
    DEV_Module_Exit();
 8005bdc:	f7ff fbd2 	bl	8005384 <DEV_Module_Exit>
    return 0;
 8005be0:	2300      	movs	r3, #0
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3710      	adds	r7, #16
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}
 8005bea:	bf00      	nop
 8005bec:	080175e4 	.word	0x080175e4
 8005bf0:	080175f4 	.word	0x080175f4
 8005bf4:	08018030 	.word	0x08018030
 8005bf8:	0801760c 	.word	0x0801760c
 8005bfc:	08017618 	.word	0x08017618
 8005c00:	2000016c 	.word	0x2000016c
 8005c04:	0801762c 	.word	0x0801762c
 8005c08:	20000158 	.word	0x20000158
 8005c0c:	08017638 	.word	0x08017638
 8005c10:	075bcd15 	.word	0x075bcd15
 8005c14:	3ade68b1 	.word	0x3ade68b1
 8005c18:	20000160 	.word	0x20000160
 8005c1c:	08017644 	.word	0x08017644
 8005c20:	2000017c 	.word	0x2000017c
 8005c24:	0801764c 	.word	0x0801764c
 8005c28:	08017658 	.word	0x08017658
 8005c2c:	20000174 	.word	0x20000174
 8005c30:	0801766c 	.word	0x0801766c
 8005c34:	08017678 	.word	0x08017678
 8005c38:	08017688 	.word	0x08017688

08005c3c <Paint_NewImage>:
    width   :   The width of the picture
    Height  :   The height of the picture
    Color   :   Whether the picture is inverted
******************************************************************************/
void Paint_NewImage(UBYTE *image, UWORD Width, UWORD Height, UWORD Rotate, UWORD Color)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b085      	sub	sp, #20
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	60f8      	str	r0, [r7, #12]
 8005c44:	4608      	mov	r0, r1
 8005c46:	4611      	mov	r1, r2
 8005c48:	461a      	mov	r2, r3
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	817b      	strh	r3, [r7, #10]
 8005c4e:	460b      	mov	r3, r1
 8005c50:	813b      	strh	r3, [r7, #8]
 8005c52:	4613      	mov	r3, r2
 8005c54:	80fb      	strh	r3, [r7, #6]
    Paint.Image = NULL;
 8005c56:	4b23      	ldr	r3, [pc, #140]	@ (8005ce4 <Paint_NewImage+0xa8>)
 8005c58:	2200      	movs	r2, #0
 8005c5a:	601a      	str	r2, [r3, #0]
    Paint.Image = image;
 8005c5c:	4a21      	ldr	r2, [pc, #132]	@ (8005ce4 <Paint_NewImage+0xa8>)
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6013      	str	r3, [r2, #0]

    Paint.WidthMemory = Width;
 8005c62:	4a20      	ldr	r2, [pc, #128]	@ (8005ce4 <Paint_NewImage+0xa8>)
 8005c64:	897b      	ldrh	r3, [r7, #10]
 8005c66:	8113      	strh	r3, [r2, #8]
    Paint.HeightMemory = Height;
 8005c68:	4a1e      	ldr	r2, [pc, #120]	@ (8005ce4 <Paint_NewImage+0xa8>)
 8005c6a:	893b      	ldrh	r3, [r7, #8]
 8005c6c:	8153      	strh	r3, [r2, #10]
    Paint.Color = Color;    
 8005c6e:	4a1d      	ldr	r2, [pc, #116]	@ (8005ce4 <Paint_NewImage+0xa8>)
 8005c70:	8b3b      	ldrh	r3, [r7, #24]
 8005c72:	8193      	strh	r3, [r2, #12]
	Paint.Scale = 2;
 8005c74:	4b1b      	ldr	r3, [pc, #108]	@ (8005ce4 <Paint_NewImage+0xa8>)
 8005c76:	2202      	movs	r2, #2
 8005c78:	82da      	strh	r2, [r3, #22]
		
    Paint.WidthByte = (Width % 8 == 0)? (Width / 8 ): (Width / 8 + 1);
 8005c7a:	897b      	ldrh	r3, [r7, #10]
 8005c7c:	f003 0307 	and.w	r3, r3, #7
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d103      	bne.n	8005c8e <Paint_NewImage+0x52>
 8005c86:	897b      	ldrh	r3, [r7, #10]
 8005c88:	08db      	lsrs	r3, r3, #3
 8005c8a:	b29b      	uxth	r3, r3
 8005c8c:	e004      	b.n	8005c98 <Paint_NewImage+0x5c>
 8005c8e:	897b      	ldrh	r3, [r7, #10]
 8005c90:	08db      	lsrs	r3, r3, #3
 8005c92:	b29b      	uxth	r3, r3
 8005c94:	3301      	adds	r3, #1
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	4a12      	ldr	r2, [pc, #72]	@ (8005ce4 <Paint_NewImage+0xa8>)
 8005c9a:	8253      	strh	r3, [r2, #18]
    Paint.HeightByte = Height;    
 8005c9c:	4a11      	ldr	r2, [pc, #68]	@ (8005ce4 <Paint_NewImage+0xa8>)
 8005c9e:	893b      	ldrh	r3, [r7, #8]
 8005ca0:	8293      	strh	r3, [r2, #20]
//    printf("WidthByte = %d, HeightByte = %d\r\n", Paint.WidthByte, Paint.HeightByte);
//    printf(" EPD_WIDTH / 8 = %d\r\n",  122 / 8);
   
    Paint.Rotate = Rotate;
 8005ca2:	4a10      	ldr	r2, [pc, #64]	@ (8005ce4 <Paint_NewImage+0xa8>)
 8005ca4:	88fb      	ldrh	r3, [r7, #6]
 8005ca6:	81d3      	strh	r3, [r2, #14]
    Paint.Mirror = MIRROR_NONE;
 8005ca8:	4b0e      	ldr	r3, [pc, #56]	@ (8005ce4 <Paint_NewImage+0xa8>)
 8005caa:	2200      	movs	r2, #0
 8005cac:	821a      	strh	r2, [r3, #16]
    
    if(Rotate == ROTATE_0 || Rotate == ROTATE_180) {
 8005cae:	88fb      	ldrh	r3, [r7, #6]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d002      	beq.n	8005cba <Paint_NewImage+0x7e>
 8005cb4:	88fb      	ldrh	r3, [r7, #6]
 8005cb6:	2bb4      	cmp	r3, #180	@ 0xb4
 8005cb8:	d106      	bne.n	8005cc8 <Paint_NewImage+0x8c>
        Paint.Width = Width;
 8005cba:	4a0a      	ldr	r2, [pc, #40]	@ (8005ce4 <Paint_NewImage+0xa8>)
 8005cbc:	897b      	ldrh	r3, [r7, #10]
 8005cbe:	8093      	strh	r3, [r2, #4]
        Paint.Height = Height;
 8005cc0:	4a08      	ldr	r2, [pc, #32]	@ (8005ce4 <Paint_NewImage+0xa8>)
 8005cc2:	893b      	ldrh	r3, [r7, #8]
 8005cc4:	80d3      	strh	r3, [r2, #6]
 8005cc6:	e006      	b.n	8005cd6 <Paint_NewImage+0x9a>
    } else {
        Paint.Width = Height;
 8005cc8:	4a06      	ldr	r2, [pc, #24]	@ (8005ce4 <Paint_NewImage+0xa8>)
 8005cca:	893b      	ldrh	r3, [r7, #8]
 8005ccc:	8093      	strh	r3, [r2, #4]
        Paint.Height = Width;
 8005cce:	4a05      	ldr	r2, [pc, #20]	@ (8005ce4 <Paint_NewImage+0xa8>)
 8005cd0:	897b      	ldrh	r3, [r7, #10]
 8005cd2:	80d3      	strh	r3, [r2, #6]
    }
}
 8005cd4:	bf00      	nop
 8005cd6:	bf00      	nop
 8005cd8:	3714      	adds	r7, #20
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce0:	4770      	bx	lr
 8005ce2:	bf00      	nop
 8005ce4:	2000090c 	.word	0x2000090c

08005ce8 <Paint_SelectImage>:
function: Select Image
parameter:
    image : Pointer to the image cache
******************************************************************************/
void Paint_SelectImage(UBYTE *image)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b083      	sub	sp, #12
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
    Paint.Image = image;
 8005cf0:	4a04      	ldr	r2, [pc, #16]	@ (8005d04 <Paint_SelectImage+0x1c>)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6013      	str	r3, [r2, #0]
}
 8005cf6:	bf00      	nop
 8005cf8:	370c      	adds	r7, #12
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr
 8005d02:	bf00      	nop
 8005d04:	2000090c 	.word	0x2000090c

08005d08 <Paint_SetPixel>:
    Xpoint : At point X
    Ypoint : At point Y
    Color  : Painted colors
******************************************************************************/
void Paint_SetPixel(UWORD Xpoint, UWORD Ypoint, UWORD Color)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b08a      	sub	sp, #40	@ 0x28
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	4603      	mov	r3, r0
 8005d10:	80fb      	strh	r3, [r7, #6]
 8005d12:	460b      	mov	r3, r1
 8005d14:	80bb      	strh	r3, [r7, #4]
 8005d16:	4613      	mov	r3, r2
 8005d18:	807b      	strh	r3, [r7, #2]
    if(Xpoint > Paint.Width || Ypoint > Paint.Height){
 8005d1a:	4b9f      	ldr	r3, [pc, #636]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005d1c:	889b      	ldrh	r3, [r3, #4]
 8005d1e:	88fa      	ldrh	r2, [r7, #6]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d804      	bhi.n	8005d2e <Paint_SetPixel+0x26>
 8005d24:	4b9c      	ldr	r3, [pc, #624]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005d26:	88db      	ldrh	r3, [r3, #6]
 8005d28:	88ba      	ldrh	r2, [r7, #4]
 8005d2a:	429a      	cmp	r2, r3
 8005d2c:	d903      	bls.n	8005d36 <Paint_SetPixel+0x2e>
        Debug("Exceeding display boundaries\r\n");
 8005d2e:	489b      	ldr	r0, [pc, #620]	@ (8005f9c <Paint_SetPixel+0x294>)
 8005d30:	f00e f8e0 	bl	8013ef4 <puts>
        return;
 8005d34:	e12d      	b.n	8005f92 <Paint_SetPixel+0x28a>
    }      
    UWORD X, Y;

    switch(Paint.Rotate) {
 8005d36:	4b98      	ldr	r3, [pc, #608]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005d38:	89db      	ldrh	r3, [r3, #14]
 8005d3a:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8005d3e:	d02b      	beq.n	8005d98 <Paint_SetPixel+0x90>
 8005d40:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8005d44:	f300 8122 	bgt.w	8005f8c <Paint_SetPixel+0x284>
 8005d48:	2bb4      	cmp	r3, #180	@ 0xb4
 8005d4a:	d016      	beq.n	8005d7a <Paint_SetPixel+0x72>
 8005d4c:	2bb4      	cmp	r3, #180	@ 0xb4
 8005d4e:	f300 811d 	bgt.w	8005f8c <Paint_SetPixel+0x284>
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d002      	beq.n	8005d5c <Paint_SetPixel+0x54>
 8005d56:	2b5a      	cmp	r3, #90	@ 0x5a
 8005d58:	d005      	beq.n	8005d66 <Paint_SetPixel+0x5e>
    case 270:
        X = Ypoint;
        Y = Paint.HeightMemory - Xpoint - 1;
        break;
    default:
        return;
 8005d5a:	e117      	b.n	8005f8c <Paint_SetPixel+0x284>
        X = Xpoint;
 8005d5c:	88fb      	ldrh	r3, [r7, #6]
 8005d5e:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Ypoint;  
 8005d60:	88bb      	ldrh	r3, [r7, #4]
 8005d62:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005d64:	e022      	b.n	8005dac <Paint_SetPixel+0xa4>
        X = Paint.WidthMemory - Ypoint - 1;
 8005d66:	4b8c      	ldr	r3, [pc, #560]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005d68:	891a      	ldrh	r2, [r3, #8]
 8005d6a:	88bb      	ldrh	r3, [r7, #4]
 8005d6c:	1ad3      	subs	r3, r2, r3
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	3b01      	subs	r3, #1
 8005d72:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Xpoint;
 8005d74:	88fb      	ldrh	r3, [r7, #6]
 8005d76:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005d78:	e018      	b.n	8005dac <Paint_SetPixel+0xa4>
        X = Paint.WidthMemory - Xpoint - 1;
 8005d7a:	4b87      	ldr	r3, [pc, #540]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005d7c:	891a      	ldrh	r2, [r3, #8]
 8005d7e:	88fb      	ldrh	r3, [r7, #6]
 8005d80:	1ad3      	subs	r3, r2, r3
 8005d82:	b29b      	uxth	r3, r3
 8005d84:	3b01      	subs	r3, #1
 8005d86:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Ypoint - 1;
 8005d88:	4b83      	ldr	r3, [pc, #524]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005d8a:	895a      	ldrh	r2, [r3, #10]
 8005d8c:	88bb      	ldrh	r3, [r7, #4]
 8005d8e:	1ad3      	subs	r3, r2, r3
 8005d90:	b29b      	uxth	r3, r3
 8005d92:	3b01      	subs	r3, #1
 8005d94:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005d96:	e009      	b.n	8005dac <Paint_SetPixel+0xa4>
        X = Ypoint;
 8005d98:	88bb      	ldrh	r3, [r7, #4]
 8005d9a:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Xpoint - 1;
 8005d9c:	4b7e      	ldr	r3, [pc, #504]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005d9e:	895a      	ldrh	r2, [r3, #10]
 8005da0:	88fb      	ldrh	r3, [r7, #6]
 8005da2:	1ad3      	subs	r3, r2, r3
 8005da4:	b29b      	uxth	r3, r3
 8005da6:	3b01      	subs	r3, #1
 8005da8:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005daa:	bf00      	nop
    }
    
    switch(Paint.Mirror) {
 8005dac:	4b7a      	ldr	r3, [pc, #488]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005dae:	8a1b      	ldrh	r3, [r3, #16]
 8005db0:	2b03      	cmp	r3, #3
 8005db2:	f200 80ed 	bhi.w	8005f90 <Paint_SetPixel+0x288>
 8005db6:	a201      	add	r2, pc, #4	@ (adr r2, 8005dbc <Paint_SetPixel+0xb4>)
 8005db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dbc:	08005e0b 	.word	0x08005e0b
 8005dc0:	08005dcd 	.word	0x08005dcd
 8005dc4:	08005ddd 	.word	0x08005ddd
 8005dc8:	08005ded 	.word	0x08005ded
    case MIRROR_NONE:
        break;
    case MIRROR_HORIZONTAL:
        X = Paint.WidthMemory - X - 1;
 8005dcc:	4b72      	ldr	r3, [pc, #456]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005dce:	891a      	ldrh	r2, [r3, #8]
 8005dd0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005dd2:	1ad3      	subs	r3, r2, r3
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	3b01      	subs	r3, #1
 8005dd8:	84fb      	strh	r3, [r7, #38]	@ 0x26
        break;
 8005dda:	e017      	b.n	8005e0c <Paint_SetPixel+0x104>
    case MIRROR_VERTICAL:
        Y = Paint.HeightMemory - Y - 1;
 8005ddc:	4b6e      	ldr	r3, [pc, #440]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005dde:	895a      	ldrh	r2, [r3, #10]
 8005de0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005de2:	1ad3      	subs	r3, r2, r3
 8005de4:	b29b      	uxth	r3, r3
 8005de6:	3b01      	subs	r3, #1
 8005de8:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005dea:	e00f      	b.n	8005e0c <Paint_SetPixel+0x104>
    case MIRROR_ORIGIN:
        X = Paint.WidthMemory - X - 1;
 8005dec:	4b6a      	ldr	r3, [pc, #424]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005dee:	891a      	ldrh	r2, [r3, #8]
 8005df0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005df2:	1ad3      	subs	r3, r2, r3
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	3b01      	subs	r3, #1
 8005df8:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Y - 1;
 8005dfa:	4b67      	ldr	r3, [pc, #412]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005dfc:	895a      	ldrh	r2, [r3, #10]
 8005dfe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005e00:	1ad3      	subs	r3, r2, r3
 8005e02:	b29b      	uxth	r3, r3
 8005e04:	3b01      	subs	r3, #1
 8005e06:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005e08:	e000      	b.n	8005e0c <Paint_SetPixel+0x104>
        break;
 8005e0a:	bf00      	nop
    default:
        return;
    }

    if(X > Paint.WidthMemory || Y > Paint.HeightMemory){
 8005e0c:	4b62      	ldr	r3, [pc, #392]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005e0e:	891b      	ldrh	r3, [r3, #8]
 8005e10:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8005e12:	429a      	cmp	r2, r3
 8005e14:	d804      	bhi.n	8005e20 <Paint_SetPixel+0x118>
 8005e16:	4b60      	ldr	r3, [pc, #384]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005e18:	895b      	ldrh	r3, [r3, #10]
 8005e1a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005e1c:	429a      	cmp	r2, r3
 8005e1e:	d903      	bls.n	8005e28 <Paint_SetPixel+0x120>
        Debug("Exceeding display boundaries\r\n");
 8005e20:	485e      	ldr	r0, [pc, #376]	@ (8005f9c <Paint_SetPixel+0x294>)
 8005e22:	f00e f867 	bl	8013ef4 <puts>
        return;
 8005e26:	e0b4      	b.n	8005f92 <Paint_SetPixel+0x28a>
    }
    
    if(Paint.Scale == 2){
 8005e28:	4b5b      	ldr	r3, [pc, #364]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005e2a:	8adb      	ldrh	r3, [r3, #22]
 8005e2c:	2b02      	cmp	r3, #2
 8005e2e:	d139      	bne.n	8005ea4 <Paint_SetPixel+0x19c>
        UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
 8005e30:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005e32:	08db      	lsrs	r3, r3, #3
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	4619      	mov	r1, r3
 8005e38:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005e3a:	4a57      	ldr	r2, [pc, #348]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005e3c:	8a52      	ldrh	r2, [r2, #18]
 8005e3e:	fb02 f303 	mul.w	r3, r2, r3
 8005e42:	440b      	add	r3, r1
 8005e44:	613b      	str	r3, [r7, #16]
        UBYTE Rdata = Paint.Image[Addr];
 8005e46:	4b54      	ldr	r3, [pc, #336]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	4413      	add	r3, r2
 8005e4e:	781b      	ldrb	r3, [r3, #0]
 8005e50:	73fb      	strb	r3, [r7, #15]
        if(Color == BLACK)
 8005e52:	887b      	ldrh	r3, [r7, #2]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d113      	bne.n	8005e80 <Paint_SetPixel+0x178>
            Paint.Image[Addr] = Rdata & ~(0x80 >> (X % 8));
 8005e58:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005e5a:	f003 0307 	and.w	r3, r3, #7
 8005e5e:	2280      	movs	r2, #128	@ 0x80
 8005e60:	fa42 f303 	asr.w	r3, r2, r3
 8005e64:	b25b      	sxtb	r3, r3
 8005e66:	43db      	mvns	r3, r3
 8005e68:	b25a      	sxtb	r2, r3
 8005e6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e6e:	4013      	ands	r3, r2
 8005e70:	b259      	sxtb	r1, r3
 8005e72:	4b49      	ldr	r3, [pc, #292]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005e74:	681a      	ldr	r2, [r3, #0]
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	4413      	add	r3, r2
 8005e7a:	b2ca      	uxtb	r2, r1
 8005e7c:	701a      	strb	r2, [r3, #0]
 8005e7e:	e088      	b.n	8005f92 <Paint_SetPixel+0x28a>
        else
            Paint.Image[Addr] = Rdata | (0x80 >> (X % 8));
 8005e80:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005e82:	f003 0307 	and.w	r3, r3, #7
 8005e86:	2280      	movs	r2, #128	@ 0x80
 8005e88:	fa42 f303 	asr.w	r3, r2, r3
 8005e8c:	b25a      	sxtb	r2, r3
 8005e8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e92:	4313      	orrs	r3, r2
 8005e94:	b259      	sxtb	r1, r3
 8005e96:	4b40      	ldr	r3, [pc, #256]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	4413      	add	r3, r2
 8005e9e:	b2ca      	uxtb	r2, r1
 8005ea0:	701a      	strb	r2, [r3, #0]
 8005ea2:	e076      	b.n	8005f92 <Paint_SetPixel+0x28a>
    }else if(Paint.Scale == 4){
 8005ea4:	4b3c      	ldr	r3, [pc, #240]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005ea6:	8adb      	ldrh	r3, [r3, #22]
 8005ea8:	2b04      	cmp	r3, #4
 8005eaa:	d137      	bne.n	8005f1c <Paint_SetPixel+0x214>
        UDOUBLE Addr = X / 4 + Y * Paint.WidthByte;
 8005eac:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005eae:	089b      	lsrs	r3, r3, #2
 8005eb0:	b29b      	uxth	r3, r3
 8005eb2:	4619      	mov	r1, r3
 8005eb4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005eb6:	4a38      	ldr	r2, [pc, #224]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005eb8:	8a52      	ldrh	r2, [r2, #18]
 8005eba:	fb02 f303 	mul.w	r3, r2, r3
 8005ebe:	440b      	add	r3, r1
 8005ec0:	61bb      	str	r3, [r7, #24]
        Color = Color % 4;//Guaranteed color scale is 4  --- 0~3
 8005ec2:	887b      	ldrh	r3, [r7, #2]
 8005ec4:	f003 0303 	and.w	r3, r3, #3
 8005ec8:	807b      	strh	r3, [r7, #2]
        UBYTE Rdata = Paint.Image[Addr];
 8005eca:	4b33      	ldr	r3, [pc, #204]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	69bb      	ldr	r3, [r7, #24]
 8005ed0:	4413      	add	r3, r2
 8005ed2:	781b      	ldrb	r3, [r3, #0]
 8005ed4:	75fb      	strb	r3, [r7, #23]
        
        Rdata = Rdata & (~(0xC0 >> ((X % 4)*2)));
 8005ed6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005ed8:	f003 0303 	and.w	r3, r3, #3
 8005edc:	005b      	lsls	r3, r3, #1
 8005ede:	22c0      	movs	r2, #192	@ 0xc0
 8005ee0:	fa42 f303 	asr.w	r3, r2, r3
 8005ee4:	b25b      	sxtb	r3, r3
 8005ee6:	43db      	mvns	r3, r3
 8005ee8:	b25a      	sxtb	r2, r3
 8005eea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005eee:	4013      	ands	r3, r2
 8005ef0:	b25b      	sxtb	r3, r3
 8005ef2:	75fb      	strb	r3, [r7, #23]
        Paint.Image[Addr] = Rdata | ((Color << 6) >> ((X % 4)*2));
 8005ef4:	887b      	ldrh	r3, [r7, #2]
 8005ef6:	019a      	lsls	r2, r3, #6
 8005ef8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005efa:	f003 0303 	and.w	r3, r3, #3
 8005efe:	005b      	lsls	r3, r3, #1
 8005f00:	fa42 f303 	asr.w	r3, r2, r3
 8005f04:	b25a      	sxtb	r2, r3
 8005f06:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	b259      	sxtb	r1, r3
 8005f0e:	4b22      	ldr	r3, [pc, #136]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	69bb      	ldr	r3, [r7, #24]
 8005f14:	4413      	add	r3, r2
 8005f16:	b2ca      	uxtb	r2, r1
 8005f18:	701a      	strb	r2, [r3, #0]
 8005f1a:	e03a      	b.n	8005f92 <Paint_SetPixel+0x28a>
    }else if(Paint.Scale == 7){
 8005f1c:	4b1e      	ldr	r3, [pc, #120]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005f1e:	8adb      	ldrh	r3, [r3, #22]
 8005f20:	2b07      	cmp	r3, #7
 8005f22:	d136      	bne.n	8005f92 <Paint_SetPixel+0x28a>
		UDOUBLE Addr = X / 2  + Y * Paint.WidthByte;
 8005f24:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005f26:	085b      	lsrs	r3, r3, #1
 8005f28:	b29b      	uxth	r3, r3
 8005f2a:	4619      	mov	r1, r3
 8005f2c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005f2e:	4a1a      	ldr	r2, [pc, #104]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005f30:	8a52      	ldrh	r2, [r2, #18]
 8005f32:	fb02 f303 	mul.w	r3, r2, r3
 8005f36:	440b      	add	r3, r1
 8005f38:	623b      	str	r3, [r7, #32]
		UBYTE Rdata = Paint.Image[Addr];
 8005f3a:	4b17      	ldr	r3, [pc, #92]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005f3c:	681a      	ldr	r2, [r3, #0]
 8005f3e:	6a3b      	ldr	r3, [r7, #32]
 8005f40:	4413      	add	r3, r2
 8005f42:	781b      	ldrb	r3, [r3, #0]
 8005f44:	77fb      	strb	r3, [r7, #31]
		Rdata = Rdata & (~(0xF0 >> ((X % 2)*4)));//Clear first, then set value
 8005f46:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005f48:	f003 0301 	and.w	r3, r3, #1
 8005f4c:	009b      	lsls	r3, r3, #2
 8005f4e:	22f0      	movs	r2, #240	@ 0xf0
 8005f50:	fa42 f303 	asr.w	r3, r2, r3
 8005f54:	b25b      	sxtb	r3, r3
 8005f56:	43db      	mvns	r3, r3
 8005f58:	b25a      	sxtb	r2, r3
 8005f5a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005f5e:	4013      	ands	r3, r2
 8005f60:	b25b      	sxtb	r3, r3
 8005f62:	77fb      	strb	r3, [r7, #31]
		Paint.Image[Addr] = Rdata | ((Color << 4) >> ((X % 2)*4));
 8005f64:	887b      	ldrh	r3, [r7, #2]
 8005f66:	011a      	lsls	r2, r3, #4
 8005f68:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005f6a:	f003 0301 	and.w	r3, r3, #1
 8005f6e:	009b      	lsls	r3, r3, #2
 8005f70:	fa42 f303 	asr.w	r3, r2, r3
 8005f74:	b25a      	sxtb	r2, r3
 8005f76:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	b259      	sxtb	r1, r3
 8005f7e:	4b06      	ldr	r3, [pc, #24]	@ (8005f98 <Paint_SetPixel+0x290>)
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	6a3b      	ldr	r3, [r7, #32]
 8005f84:	4413      	add	r3, r2
 8005f86:	b2ca      	uxtb	r2, r1
 8005f88:	701a      	strb	r2, [r3, #0]
 8005f8a:	e002      	b.n	8005f92 <Paint_SetPixel+0x28a>
        return;
 8005f8c:	bf00      	nop
 8005f8e:	e000      	b.n	8005f92 <Paint_SetPixel+0x28a>
        return;
 8005f90:	bf00      	nop
		//printf("Add =  %d ,data = %d\r\n",Addr,Rdata);
		}
}
 8005f92:	3728      	adds	r7, #40	@ 0x28
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}
 8005f98:	2000090c 	.word	0x2000090c
 8005f9c:	080177e4 	.word	0x080177e4

08005fa0 <Paint_Clear>:
function: Clear the color of the picture
parameter:
    Color : Painted colors
******************************************************************************/
void Paint_Clear(UWORD Color)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b089      	sub	sp, #36	@ 0x24
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	80fb      	strh	r3, [r7, #6]
	if(Paint.Scale == 2) {
 8005faa:	4b4c      	ldr	r3, [pc, #304]	@ (80060dc <Paint_Clear+0x13c>)
 8005fac:	8adb      	ldrh	r3, [r3, #22]
 8005fae:	2b02      	cmp	r3, #2
 8005fb0:	d125      	bne.n	8005ffe <Paint_Clear+0x5e>
		for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	83fb      	strh	r3, [r7, #30]
 8005fb6:	e01c      	b.n	8005ff2 <Paint_Clear+0x52>
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 8005fb8:	2300      	movs	r3, #0
 8005fba:	83bb      	strh	r3, [r7, #28]
 8005fbc:	e011      	b.n	8005fe2 <Paint_Clear+0x42>
				UDOUBLE Addr = X + Y*Paint.WidthByte;
 8005fbe:	8bba      	ldrh	r2, [r7, #28]
 8005fc0:	8bfb      	ldrh	r3, [r7, #30]
 8005fc2:	4946      	ldr	r1, [pc, #280]	@ (80060dc <Paint_Clear+0x13c>)
 8005fc4:	8a49      	ldrh	r1, [r1, #18]
 8005fc6:	fb01 f303 	mul.w	r3, r1, r3
 8005fca:	4413      	add	r3, r2
 8005fcc:	60bb      	str	r3, [r7, #8]
				Paint.Image[Addr] = Color;
 8005fce:	4b43      	ldr	r3, [pc, #268]	@ (80060dc <Paint_Clear+0x13c>)
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	4413      	add	r3, r2
 8005fd6:	88fa      	ldrh	r2, [r7, #6]
 8005fd8:	b2d2      	uxtb	r2, r2
 8005fda:	701a      	strb	r2, [r3, #0]
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 8005fdc:	8bbb      	ldrh	r3, [r7, #28]
 8005fde:	3301      	adds	r3, #1
 8005fe0:	83bb      	strh	r3, [r7, #28]
 8005fe2:	4b3e      	ldr	r3, [pc, #248]	@ (80060dc <Paint_Clear+0x13c>)
 8005fe4:	8a5b      	ldrh	r3, [r3, #18]
 8005fe6:	8bba      	ldrh	r2, [r7, #28]
 8005fe8:	429a      	cmp	r2, r3
 8005fea:	d3e8      	bcc.n	8005fbe <Paint_Clear+0x1e>
		for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8005fec:	8bfb      	ldrh	r3, [r7, #30]
 8005fee:	3301      	adds	r3, #1
 8005ff0:	83fb      	strh	r3, [r7, #30]
 8005ff2:	4b3a      	ldr	r3, [pc, #232]	@ (80060dc <Paint_Clear+0x13c>)
 8005ff4:	8a9b      	ldrh	r3, [r3, #20]
 8005ff6:	8bfa      	ldrh	r2, [r7, #30]
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d3dd      	bcc.n	8005fb8 <Paint_Clear+0x18>
				UDOUBLE Addr = X + Y*Paint.WidthByte;
				Paint.Image[Addr] = (Color<<4)|Color;
			}
		}		
	}
}
 8005ffc:	e068      	b.n	80060d0 <Paint_Clear+0x130>
    }else if(Paint.Scale == 4) {
 8005ffe:	4b37      	ldr	r3, [pc, #220]	@ (80060dc <Paint_Clear+0x13c>)
 8006000:	8adb      	ldrh	r3, [r3, #22]
 8006002:	2b04      	cmp	r3, #4
 8006004:	d135      	bne.n	8006072 <Paint_Clear+0xd2>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8006006:	2300      	movs	r3, #0
 8006008:	837b      	strh	r3, [r7, #26]
 800600a:	e02c      	b.n	8006066 <Paint_Clear+0xc6>
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {
 800600c:	2300      	movs	r3, #0
 800600e:	833b      	strh	r3, [r7, #24]
 8006010:	e021      	b.n	8006056 <Paint_Clear+0xb6>
				UDOUBLE Addr = X + Y*Paint.WidthByte;
 8006012:	8b3a      	ldrh	r2, [r7, #24]
 8006014:	8b7b      	ldrh	r3, [r7, #26]
 8006016:	4931      	ldr	r1, [pc, #196]	@ (80060dc <Paint_Clear+0x13c>)
 8006018:	8a49      	ldrh	r1, [r1, #18]
 800601a:	fb01 f303 	mul.w	r3, r1, r3
 800601e:	4413      	add	r3, r2
 8006020:	60fb      	str	r3, [r7, #12]
				Paint.Image[Addr] = (Color<<6)|(Color<<4)|(Color<<2)|Color;
 8006022:	88fb      	ldrh	r3, [r7, #6]
 8006024:	019b      	lsls	r3, r3, #6
 8006026:	b25a      	sxtb	r2, r3
 8006028:	88fb      	ldrh	r3, [r7, #6]
 800602a:	011b      	lsls	r3, r3, #4
 800602c:	b25b      	sxtb	r3, r3
 800602e:	4313      	orrs	r3, r2
 8006030:	b25a      	sxtb	r2, r3
 8006032:	88fb      	ldrh	r3, [r7, #6]
 8006034:	009b      	lsls	r3, r3, #2
 8006036:	b25b      	sxtb	r3, r3
 8006038:	4313      	orrs	r3, r2
 800603a:	b25a      	sxtb	r2, r3
 800603c:	88fb      	ldrh	r3, [r7, #6]
 800603e:	b25b      	sxtb	r3, r3
 8006040:	4313      	orrs	r3, r2
 8006042:	b259      	sxtb	r1, r3
 8006044:	4b25      	ldr	r3, [pc, #148]	@ (80060dc <Paint_Clear+0x13c>)
 8006046:	681a      	ldr	r2, [r3, #0]
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	4413      	add	r3, r2
 800604c:	b2ca      	uxtb	r2, r1
 800604e:	701a      	strb	r2, [r3, #0]
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {
 8006050:	8b3b      	ldrh	r3, [r7, #24]
 8006052:	3301      	adds	r3, #1
 8006054:	833b      	strh	r3, [r7, #24]
 8006056:	4b21      	ldr	r3, [pc, #132]	@ (80060dc <Paint_Clear+0x13c>)
 8006058:	8a5b      	ldrh	r3, [r3, #18]
 800605a:	8b3a      	ldrh	r2, [r7, #24]
 800605c:	429a      	cmp	r2, r3
 800605e:	d3d8      	bcc.n	8006012 <Paint_Clear+0x72>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8006060:	8b7b      	ldrh	r3, [r7, #26]
 8006062:	3301      	adds	r3, #1
 8006064:	837b      	strh	r3, [r7, #26]
 8006066:	4b1d      	ldr	r3, [pc, #116]	@ (80060dc <Paint_Clear+0x13c>)
 8006068:	8a9b      	ldrh	r3, [r3, #20]
 800606a:	8b7a      	ldrh	r2, [r7, #26]
 800606c:	429a      	cmp	r2, r3
 800606e:	d3cd      	bcc.n	800600c <Paint_Clear+0x6c>
}
 8006070:	e02e      	b.n	80060d0 <Paint_Clear+0x130>
	}else if(Paint.Scale == 7) {
 8006072:	4b1a      	ldr	r3, [pc, #104]	@ (80060dc <Paint_Clear+0x13c>)
 8006074:	8adb      	ldrh	r3, [r3, #22]
 8006076:	2b07      	cmp	r3, #7
 8006078:	d12a      	bne.n	80060d0 <Paint_Clear+0x130>
		for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 800607a:	2300      	movs	r3, #0
 800607c:	82fb      	strh	r3, [r7, #22]
 800607e:	e022      	b.n	80060c6 <Paint_Clear+0x126>
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {
 8006080:	2300      	movs	r3, #0
 8006082:	82bb      	strh	r3, [r7, #20]
 8006084:	e017      	b.n	80060b6 <Paint_Clear+0x116>
				UDOUBLE Addr = X + Y*Paint.WidthByte;
 8006086:	8aba      	ldrh	r2, [r7, #20]
 8006088:	8afb      	ldrh	r3, [r7, #22]
 800608a:	4914      	ldr	r1, [pc, #80]	@ (80060dc <Paint_Clear+0x13c>)
 800608c:	8a49      	ldrh	r1, [r1, #18]
 800608e:	fb01 f303 	mul.w	r3, r1, r3
 8006092:	4413      	add	r3, r2
 8006094:	613b      	str	r3, [r7, #16]
				Paint.Image[Addr] = (Color<<4)|Color;
 8006096:	88fb      	ldrh	r3, [r7, #6]
 8006098:	011b      	lsls	r3, r3, #4
 800609a:	b25a      	sxtb	r2, r3
 800609c:	88fb      	ldrh	r3, [r7, #6]
 800609e:	b25b      	sxtb	r3, r3
 80060a0:	4313      	orrs	r3, r2
 80060a2:	b259      	sxtb	r1, r3
 80060a4:	4b0d      	ldr	r3, [pc, #52]	@ (80060dc <Paint_Clear+0x13c>)
 80060a6:	681a      	ldr	r2, [r3, #0]
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	4413      	add	r3, r2
 80060ac:	b2ca      	uxtb	r2, r1
 80060ae:	701a      	strb	r2, [r3, #0]
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {
 80060b0:	8abb      	ldrh	r3, [r7, #20]
 80060b2:	3301      	adds	r3, #1
 80060b4:	82bb      	strh	r3, [r7, #20]
 80060b6:	4b09      	ldr	r3, [pc, #36]	@ (80060dc <Paint_Clear+0x13c>)
 80060b8:	8a5b      	ldrh	r3, [r3, #18]
 80060ba:	8aba      	ldrh	r2, [r7, #20]
 80060bc:	429a      	cmp	r2, r3
 80060be:	d3e2      	bcc.n	8006086 <Paint_Clear+0xe6>
		for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 80060c0:	8afb      	ldrh	r3, [r7, #22]
 80060c2:	3301      	adds	r3, #1
 80060c4:	82fb      	strh	r3, [r7, #22]
 80060c6:	4b05      	ldr	r3, [pc, #20]	@ (80060dc <Paint_Clear+0x13c>)
 80060c8:	8a9b      	ldrh	r3, [r3, #20]
 80060ca:	8afa      	ldrh	r2, [r7, #22]
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d3d7      	bcc.n	8006080 <Paint_Clear+0xe0>
}
 80060d0:	bf00      	nop
 80060d2:	3724      	adds	r7, #36	@ 0x24
 80060d4:	46bd      	mov	sp, r7
 80060d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060da:	4770      	bx	lr
 80060dc:	2000090c 	.word	0x2000090c

080060e0 <Paint_ClearWindows>:
    Xend   : x end point
    Yend   : y end point
    Color  : Painted colors
******************************************************************************/
void Paint_ClearWindows(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend, UWORD Color)
{
 80060e0:	b590      	push	{r4, r7, lr}
 80060e2:	b085      	sub	sp, #20
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	4604      	mov	r4, r0
 80060e8:	4608      	mov	r0, r1
 80060ea:	4611      	mov	r1, r2
 80060ec:	461a      	mov	r2, r3
 80060ee:	4623      	mov	r3, r4
 80060f0:	80fb      	strh	r3, [r7, #6]
 80060f2:	4603      	mov	r3, r0
 80060f4:	80bb      	strh	r3, [r7, #4]
 80060f6:	460b      	mov	r3, r1
 80060f8:	807b      	strh	r3, [r7, #2]
 80060fa:	4613      	mov	r3, r2
 80060fc:	803b      	strh	r3, [r7, #0]
    UWORD X, Y;
    for (Y = Ystart; Y < Yend; Y++) {
 80060fe:	88bb      	ldrh	r3, [r7, #4]
 8006100:	81bb      	strh	r3, [r7, #12]
 8006102:	e012      	b.n	800612a <Paint_ClearWindows+0x4a>
        for (X = Xstart; X < Xend; X++) {//8 pixel =  1 byte
 8006104:	88fb      	ldrh	r3, [r7, #6]
 8006106:	81fb      	strh	r3, [r7, #14]
 8006108:	e008      	b.n	800611c <Paint_ClearWindows+0x3c>
            Paint_SetPixel(X, Y, Color);
 800610a:	8c3a      	ldrh	r2, [r7, #32]
 800610c:	89b9      	ldrh	r1, [r7, #12]
 800610e:	89fb      	ldrh	r3, [r7, #14]
 8006110:	4618      	mov	r0, r3
 8006112:	f7ff fdf9 	bl	8005d08 <Paint_SetPixel>
        for (X = Xstart; X < Xend; X++) {//8 pixel =  1 byte
 8006116:	89fb      	ldrh	r3, [r7, #14]
 8006118:	3301      	adds	r3, #1
 800611a:	81fb      	strh	r3, [r7, #14]
 800611c:	89fa      	ldrh	r2, [r7, #14]
 800611e:	887b      	ldrh	r3, [r7, #2]
 8006120:	429a      	cmp	r2, r3
 8006122:	d3f2      	bcc.n	800610a <Paint_ClearWindows+0x2a>
    for (Y = Ystart; Y < Yend; Y++) {
 8006124:	89bb      	ldrh	r3, [r7, #12]
 8006126:	3301      	adds	r3, #1
 8006128:	81bb      	strh	r3, [r7, #12]
 800612a:	89ba      	ldrh	r2, [r7, #12]
 800612c:	883b      	ldrh	r3, [r7, #0]
 800612e:	429a      	cmp	r2, r3
 8006130:	d3e8      	bcc.n	8006104 <Paint_ClearWindows+0x24>
        }
    }
}
 8006132:	bf00      	nop
 8006134:	bf00      	nop
 8006136:	3714      	adds	r7, #20
 8006138:	46bd      	mov	sp, r7
 800613a:	bd90      	pop	{r4, r7, pc}

0800613c <Paint_DrawPoint>:
    Dot_Pixel	: point size
    Dot_Style	: point Style
******************************************************************************/
void Paint_DrawPoint(UWORD Xpoint, UWORD Ypoint, UWORD Color,
                     DOT_PIXEL Dot_Pixel, DOT_STYLE Dot_Style)
{
 800613c:	b590      	push	{r4, r7, lr}
 800613e:	b085      	sub	sp, #20
 8006140:	af00      	add	r7, sp, #0
 8006142:	4604      	mov	r4, r0
 8006144:	4608      	mov	r0, r1
 8006146:	4611      	mov	r1, r2
 8006148:	461a      	mov	r2, r3
 800614a:	4623      	mov	r3, r4
 800614c:	80fb      	strh	r3, [r7, #6]
 800614e:	4603      	mov	r3, r0
 8006150:	80bb      	strh	r3, [r7, #4]
 8006152:	460b      	mov	r3, r1
 8006154:	807b      	strh	r3, [r7, #2]
 8006156:	4613      	mov	r3, r2
 8006158:	707b      	strb	r3, [r7, #1]
    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 800615a:	4b4a      	ldr	r3, [pc, #296]	@ (8006284 <Paint_DrawPoint+0x148>)
 800615c:	889b      	ldrh	r3, [r3, #4]
 800615e:	88fa      	ldrh	r2, [r7, #6]
 8006160:	429a      	cmp	r2, r3
 8006162:	d804      	bhi.n	800616e <Paint_DrawPoint+0x32>
 8006164:	4b47      	ldr	r3, [pc, #284]	@ (8006284 <Paint_DrawPoint+0x148>)
 8006166:	88db      	ldrh	r3, [r3, #6]
 8006168:	88ba      	ldrh	r2, [r7, #4]
 800616a:	429a      	cmp	r2, r3
 800616c:	d911      	bls.n	8006192 <Paint_DrawPoint+0x56>
        Debug("Paint_DrawPoint Input exceeds the normal display range\r\n");
 800616e:	4846      	ldr	r0, [pc, #280]	@ (8006288 <Paint_DrawPoint+0x14c>)
 8006170:	f00d fec0 	bl	8013ef4 <puts>
				printf("Xpoint = %d , Paint.Width = %d  \r\n ",Xpoint,Paint.Width);
 8006174:	88fb      	ldrh	r3, [r7, #6]
 8006176:	4a43      	ldr	r2, [pc, #268]	@ (8006284 <Paint_DrawPoint+0x148>)
 8006178:	8892      	ldrh	r2, [r2, #4]
 800617a:	4619      	mov	r1, r3
 800617c:	4843      	ldr	r0, [pc, #268]	@ (800628c <Paint_DrawPoint+0x150>)
 800617e:	f00d fe51 	bl	8013e24 <iprintf>
				printf("Ypoint = %d , Paint.Height = %d  \r\n ",Ypoint,Paint.Height);
 8006182:	88bb      	ldrh	r3, [r7, #4]
 8006184:	4a3f      	ldr	r2, [pc, #252]	@ (8006284 <Paint_DrawPoint+0x148>)
 8006186:	88d2      	ldrh	r2, [r2, #6]
 8006188:	4619      	mov	r1, r3
 800618a:	4841      	ldr	r0, [pc, #260]	@ (8006290 <Paint_DrawPoint+0x154>)
 800618c:	f00d fe4a 	bl	8013e24 <iprintf>
        return;
 8006190:	e074      	b.n	800627c <Paint_DrawPoint+0x140>
    }

    int16_t XDir_Num , YDir_Num;
    if (Dot_Style == DOT_FILL_AROUND) {
 8006192:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006196:	2b01      	cmp	r3, #1
 8006198:	d144      	bne.n	8006224 <Paint_DrawPoint+0xe8>
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++) {
 800619a:	2300      	movs	r3, #0
 800619c:	81fb      	strh	r3, [r7, #14]
 800619e:	e039      	b.n	8006214 <Paint_DrawPoint+0xd8>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++) {
 80061a0:	2300      	movs	r3, #0
 80061a2:	81bb      	strh	r3, [r7, #12]
 80061a4:	e029      	b.n	80061fa <Paint_DrawPoint+0xbe>
                if(Xpoint + XDir_Num - Dot_Pixel < 0 || Ypoint + YDir_Num - Dot_Pixel < 0)
 80061a6:	88fa      	ldrh	r2, [r7, #6]
 80061a8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80061ac:	441a      	add	r2, r3
 80061ae:	787b      	ldrb	r3, [r7, #1]
 80061b0:	1ad3      	subs	r3, r2, r3
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	db28      	blt.n	8006208 <Paint_DrawPoint+0xcc>
 80061b6:	88ba      	ldrh	r2, [r7, #4]
 80061b8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80061bc:	441a      	add	r2, r3
 80061be:	787b      	ldrb	r3, [r7, #1]
 80061c0:	1ad3      	subs	r3, r2, r3
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	db20      	blt.n	8006208 <Paint_DrawPoint+0xcc>
                    break;
                // printf("x = %d, y = %d\r\n", Xpoint + XDir_Num - Dot_Pixel, Ypoint + YDir_Num - Dot_Pixel);
                Paint_SetPixel(Xpoint + XDir_Num - Dot_Pixel, Ypoint + YDir_Num - Dot_Pixel, Color);
 80061c6:	89fa      	ldrh	r2, [r7, #14]
 80061c8:	88fb      	ldrh	r3, [r7, #6]
 80061ca:	4413      	add	r3, r2
 80061cc:	b29a      	uxth	r2, r3
 80061ce:	787b      	ldrb	r3, [r7, #1]
 80061d0:	b29b      	uxth	r3, r3
 80061d2:	1ad3      	subs	r3, r2, r3
 80061d4:	b298      	uxth	r0, r3
 80061d6:	89ba      	ldrh	r2, [r7, #12]
 80061d8:	88bb      	ldrh	r3, [r7, #4]
 80061da:	4413      	add	r3, r2
 80061dc:	b29a      	uxth	r2, r3
 80061de:	787b      	ldrb	r3, [r7, #1]
 80061e0:	b29b      	uxth	r3, r3
 80061e2:	1ad3      	subs	r3, r2, r3
 80061e4:	b29b      	uxth	r3, r3
 80061e6:	887a      	ldrh	r2, [r7, #2]
 80061e8:	4619      	mov	r1, r3
 80061ea:	f7ff fd8d 	bl	8005d08 <Paint_SetPixel>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++) {
 80061ee:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	3301      	adds	r3, #1
 80061f6:	b29b      	uxth	r3, r3
 80061f8:	81bb      	strh	r3, [r7, #12]
 80061fa:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80061fe:	787b      	ldrb	r3, [r7, #1]
 8006200:	005b      	lsls	r3, r3, #1
 8006202:	3b01      	subs	r3, #1
 8006204:	429a      	cmp	r2, r3
 8006206:	dbce      	blt.n	80061a6 <Paint_DrawPoint+0x6a>
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++) {
 8006208:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800620c:	b29b      	uxth	r3, r3
 800620e:	3301      	adds	r3, #1
 8006210:	b29b      	uxth	r3, r3
 8006212:	81fb      	strh	r3, [r7, #14]
 8006214:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8006218:	787b      	ldrb	r3, [r7, #1]
 800621a:	005b      	lsls	r3, r3, #1
 800621c:	3b01      	subs	r3, #1
 800621e:	429a      	cmp	r2, r3
 8006220:	dbbe      	blt.n	80061a0 <Paint_DrawPoint+0x64>
 8006222:	e02b      	b.n	800627c <Paint_DrawPoint+0x140>
            }
        }
    } else {
        for (XDir_Num = 0; XDir_Num <  Dot_Pixel; XDir_Num++) {
 8006224:	2300      	movs	r3, #0
 8006226:	81fb      	strh	r3, [r7, #14]
 8006228:	e023      	b.n	8006272 <Paint_DrawPoint+0x136>
            for (YDir_Num = 0; YDir_Num <  Dot_Pixel; YDir_Num++) {
 800622a:	2300      	movs	r3, #0
 800622c:	81bb      	strh	r3, [r7, #12]
 800622e:	e015      	b.n	800625c <Paint_DrawPoint+0x120>
                Paint_SetPixel(Xpoint + XDir_Num - 1, Ypoint + YDir_Num - 1, Color);
 8006230:	89fa      	ldrh	r2, [r7, #14]
 8006232:	88fb      	ldrh	r3, [r7, #6]
 8006234:	4413      	add	r3, r2
 8006236:	b29b      	uxth	r3, r3
 8006238:	3b01      	subs	r3, #1
 800623a:	b298      	uxth	r0, r3
 800623c:	89ba      	ldrh	r2, [r7, #12]
 800623e:	88bb      	ldrh	r3, [r7, #4]
 8006240:	4413      	add	r3, r2
 8006242:	b29b      	uxth	r3, r3
 8006244:	3b01      	subs	r3, #1
 8006246:	b29b      	uxth	r3, r3
 8006248:	887a      	ldrh	r2, [r7, #2]
 800624a:	4619      	mov	r1, r3
 800624c:	f7ff fd5c 	bl	8005d08 <Paint_SetPixel>
            for (YDir_Num = 0; YDir_Num <  Dot_Pixel; YDir_Num++) {
 8006250:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006254:	b29b      	uxth	r3, r3
 8006256:	3301      	adds	r3, #1
 8006258:	b29b      	uxth	r3, r3
 800625a:	81bb      	strh	r3, [r7, #12]
 800625c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8006260:	787b      	ldrb	r3, [r7, #1]
 8006262:	429a      	cmp	r2, r3
 8006264:	dbe4      	blt.n	8006230 <Paint_DrawPoint+0xf4>
        for (XDir_Num = 0; XDir_Num <  Dot_Pixel; XDir_Num++) {
 8006266:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800626a:	b29b      	uxth	r3, r3
 800626c:	3301      	adds	r3, #1
 800626e:	b29b      	uxth	r3, r3
 8006270:	81fb      	strh	r3, [r7, #14]
 8006272:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8006276:	787b      	ldrb	r3, [r7, #1]
 8006278:	429a      	cmp	r2, r3
 800627a:	dbd6      	blt.n	800622a <Paint_DrawPoint+0xee>
            }
        }
    }
}
 800627c:	3714      	adds	r7, #20
 800627e:	46bd      	mov	sp, r7
 8006280:	bd90      	pop	{r4, r7, pc}
 8006282:	bf00      	nop
 8006284:	2000090c 	.word	0x2000090c
 8006288:	0801780c 	.word	0x0801780c
 800628c:	0801784c 	.word	0x0801784c
 8006290:	08017870 	.word	0x08017870

08006294 <Paint_DrawLine>:
    Line_width : Line width
    Line_Style: Solid and dotted lines
******************************************************************************/
void Paint_DrawLine(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend,
                    UWORD Color, DOT_PIXEL Line_width, LINE_STYLE Line_Style)
{
 8006294:	b590      	push	{r4, r7, lr}
 8006296:	b08d      	sub	sp, #52	@ 0x34
 8006298:	af02      	add	r7, sp, #8
 800629a:	4604      	mov	r4, r0
 800629c:	4608      	mov	r0, r1
 800629e:	4611      	mov	r1, r2
 80062a0:	461a      	mov	r2, r3
 80062a2:	4623      	mov	r3, r4
 80062a4:	80fb      	strh	r3, [r7, #6]
 80062a6:	4603      	mov	r3, r0
 80062a8:	80bb      	strh	r3, [r7, #4]
 80062aa:	460b      	mov	r3, r1
 80062ac:	807b      	strh	r3, [r7, #2]
 80062ae:	4613      	mov	r3, r2
 80062b0:	803b      	strh	r3, [r7, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 80062b2:	4b4b      	ldr	r3, [pc, #300]	@ (80063e0 <Paint_DrawLine+0x14c>)
 80062b4:	889b      	ldrh	r3, [r3, #4]
 80062b6:	88fa      	ldrh	r2, [r7, #6]
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d80e      	bhi.n	80062da <Paint_DrawLine+0x46>
 80062bc:	4b48      	ldr	r3, [pc, #288]	@ (80063e0 <Paint_DrawLine+0x14c>)
 80062be:	88db      	ldrh	r3, [r3, #6]
 80062c0:	88ba      	ldrh	r2, [r7, #4]
 80062c2:	429a      	cmp	r2, r3
 80062c4:	d809      	bhi.n	80062da <Paint_DrawLine+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 80062c6:	4b46      	ldr	r3, [pc, #280]	@ (80063e0 <Paint_DrawLine+0x14c>)
 80062c8:	889b      	ldrh	r3, [r3, #4]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 80062ca:	887a      	ldrh	r2, [r7, #2]
 80062cc:	429a      	cmp	r2, r3
 80062ce:	d804      	bhi.n	80062da <Paint_DrawLine+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 80062d0:	4b43      	ldr	r3, [pc, #268]	@ (80063e0 <Paint_DrawLine+0x14c>)
 80062d2:	88db      	ldrh	r3, [r3, #6]
 80062d4:	883a      	ldrh	r2, [r7, #0]
 80062d6:	429a      	cmp	r2, r3
 80062d8:	d903      	bls.n	80062e2 <Paint_DrawLine+0x4e>
        Debug("Paint_DrawLine Input exceeds the normal display range\r\n");
 80062da:	4842      	ldr	r0, [pc, #264]	@ (80063e4 <Paint_DrawLine+0x150>)
 80062dc:	f00d fe0a 	bl	8013ef4 <puts>
        return;
 80062e0:	e07a      	b.n	80063d8 <Paint_DrawLine+0x144>
    }

    UWORD Xpoint = Xstart;
 80062e2:	88fb      	ldrh	r3, [r7, #6]
 80062e4:	84fb      	strh	r3, [r7, #38]	@ 0x26
    UWORD Ypoint = Ystart;
 80062e6:	88bb      	ldrh	r3, [r7, #4]
 80062e8:	84bb      	strh	r3, [r7, #36]	@ 0x24
    int dx = (int)Xend - (int)Xstart >= 0 ? Xend - Xstart : Xstart - Xend;
 80062ea:	887a      	ldrh	r2, [r7, #2]
 80062ec:	88fb      	ldrh	r3, [r7, #6]
 80062ee:	1ad3      	subs	r3, r2, r3
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	bfb8      	it	lt
 80062f4:	425b      	neglt	r3, r3
 80062f6:	61bb      	str	r3, [r7, #24]
    int dy = (int)Yend - (int)Ystart <= 0 ? Yend - Ystart : Ystart - Yend;
 80062f8:	883a      	ldrh	r2, [r7, #0]
 80062fa:	88bb      	ldrh	r3, [r7, #4]
 80062fc:	1ad3      	subs	r3, r2, r3
 80062fe:	2b00      	cmp	r3, #0
 8006300:	bfb8      	it	lt
 8006302:	425b      	neglt	r3, r3
 8006304:	425b      	negs	r3, r3
 8006306:	617b      	str	r3, [r7, #20]

    // Increment direction, 1 is positive, -1 is counter;
    int XAddway = Xstart < Xend ? 1 : -1;
 8006308:	88fa      	ldrh	r2, [r7, #6]
 800630a:	887b      	ldrh	r3, [r7, #2]
 800630c:	429a      	cmp	r2, r3
 800630e:	d201      	bcs.n	8006314 <Paint_DrawLine+0x80>
 8006310:	2301      	movs	r3, #1
 8006312:	e001      	b.n	8006318 <Paint_DrawLine+0x84>
 8006314:	f04f 33ff 	mov.w	r3, #4294967295
 8006318:	613b      	str	r3, [r7, #16]
    int YAddway = Ystart < Yend ? 1 : -1;
 800631a:	88ba      	ldrh	r2, [r7, #4]
 800631c:	883b      	ldrh	r3, [r7, #0]
 800631e:	429a      	cmp	r2, r3
 8006320:	d201      	bcs.n	8006326 <Paint_DrawLine+0x92>
 8006322:	2301      	movs	r3, #1
 8006324:	e001      	b.n	800632a <Paint_DrawLine+0x96>
 8006326:	f04f 33ff 	mov.w	r3, #4294967295
 800632a:	60fb      	str	r3, [r7, #12]

    //Cumulative error
    int Esp = dx + dy;
 800632c:	69ba      	ldr	r2, [r7, #24]
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	4413      	add	r3, r2
 8006332:	623b      	str	r3, [r7, #32]
    char Dotted_Len = 0;
 8006334:	2300      	movs	r3, #0
 8006336:	77fb      	strb	r3, [r7, #31]

    for (;;) {
        Dotted_Len++;
 8006338:	7ffb      	ldrb	r3, [r7, #31]
 800633a:	3301      	adds	r3, #1
 800633c:	77fb      	strb	r3, [r7, #31]
        //Painted dotted line, 2 point is really virtual
        if (Line_Style == LINE_STYLE_DOTTED && Dotted_Len % 3 == 0) {
 800633e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8006342:	2b01      	cmp	r3, #1
 8006344:	d117      	bne.n	8006376 <Paint_DrawLine+0xe2>
 8006346:	7ffa      	ldrb	r2, [r7, #31]
 8006348:	4b27      	ldr	r3, [pc, #156]	@ (80063e8 <Paint_DrawLine+0x154>)
 800634a:	fba3 1302 	umull	r1, r3, r3, r2
 800634e:	0859      	lsrs	r1, r3, #1
 8006350:	460b      	mov	r3, r1
 8006352:	005b      	lsls	r3, r3, #1
 8006354:	440b      	add	r3, r1
 8006356:	1ad3      	subs	r3, r2, r3
 8006358:	b2db      	uxtb	r3, r3
 800635a:	2b00      	cmp	r3, #0
 800635c:	d10b      	bne.n	8006376 <Paint_DrawLine+0xe2>
            //Debug("LINE_DOTTED\r\n");
            Paint_DrawPoint(Xpoint, Ypoint, IMAGE_BACKGROUND, Line_width, DOT_STYLE_DFT);
 800635e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8006362:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8006364:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 8006366:	2201      	movs	r2, #1
 8006368:	9200      	str	r2, [sp, #0]
 800636a:	22ff      	movs	r2, #255	@ 0xff
 800636c:	f7ff fee6 	bl	800613c <Paint_DrawPoint>
            Dotted_Len = 0;
 8006370:	2300      	movs	r3, #0
 8006372:	77fb      	strb	r3, [r7, #31]
 8006374:	e008      	b.n	8006388 <Paint_DrawLine+0xf4>
        } else {
            Paint_DrawPoint(Xpoint, Ypoint, Color, Line_width, DOT_STYLE_DFT);
 8006376:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800637a:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 800637c:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800637e:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 8006380:	2401      	movs	r4, #1
 8006382:	9400      	str	r4, [sp, #0]
 8006384:	f7ff feda 	bl	800613c <Paint_DrawPoint>
        }
        if (2 * Esp >= dy) {
 8006388:	6a3b      	ldr	r3, [r7, #32]
 800638a:	005b      	lsls	r3, r3, #1
 800638c:	697a      	ldr	r2, [r7, #20]
 800638e:	429a      	cmp	r2, r3
 8006390:	dc0c      	bgt.n	80063ac <Paint_DrawLine+0x118>
            if (Xpoint == Xend)
 8006392:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006394:	887b      	ldrh	r3, [r7, #2]
 8006396:	429a      	cmp	r2, r3
 8006398:	d01b      	beq.n	80063d2 <Paint_DrawLine+0x13e>
                break;
            Esp += dy;
 800639a:	6a3a      	ldr	r2, [r7, #32]
 800639c:	697b      	ldr	r3, [r7, #20]
 800639e:	4413      	add	r3, r2
 80063a0:	623b      	str	r3, [r7, #32]
            Xpoint += XAddway;
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	b29a      	uxth	r2, r3
 80063a6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80063a8:	4413      	add	r3, r2
 80063aa:	84fb      	strh	r3, [r7, #38]	@ 0x26
        }
        if (2 * Esp <= dx) {
 80063ac:	6a3b      	ldr	r3, [r7, #32]
 80063ae:	005b      	lsls	r3, r3, #1
 80063b0:	69ba      	ldr	r2, [r7, #24]
 80063b2:	429a      	cmp	r2, r3
 80063b4:	dbc0      	blt.n	8006338 <Paint_DrawLine+0xa4>
            if (Ypoint == Yend)
 80063b6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80063b8:	883b      	ldrh	r3, [r7, #0]
 80063ba:	429a      	cmp	r2, r3
 80063bc:	d00b      	beq.n	80063d6 <Paint_DrawLine+0x142>
                break;
            Esp += dx;
 80063be:	6a3a      	ldr	r2, [r7, #32]
 80063c0:	69bb      	ldr	r3, [r7, #24]
 80063c2:	4413      	add	r3, r2
 80063c4:	623b      	str	r3, [r7, #32]
            Ypoint += YAddway;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	b29a      	uxth	r2, r3
 80063ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80063cc:	4413      	add	r3, r2
 80063ce:	84bb      	strh	r3, [r7, #36]	@ 0x24
        Dotted_Len++;
 80063d0:	e7b2      	b.n	8006338 <Paint_DrawLine+0xa4>
                break;
 80063d2:	bf00      	nop
 80063d4:	e000      	b.n	80063d8 <Paint_DrawLine+0x144>
                break;
 80063d6:	bf00      	nop
        }
    }
}
 80063d8:	372c      	adds	r7, #44	@ 0x2c
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd90      	pop	{r4, r7, pc}
 80063de:	bf00      	nop
 80063e0:	2000090c 	.word	0x2000090c
 80063e4:	08017898 	.word	0x08017898
 80063e8:	aaaaaaab 	.word	0xaaaaaaab

080063ec <Paint_DrawRectangle>:
    Line_width: Line width
    Draw_Fill : Whether to fill the inside of the rectangle
******************************************************************************/
void Paint_DrawRectangle(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend,
                         UWORD Color, DOT_PIXEL Line_width, DRAW_FILL Draw_Fill)
{
 80063ec:	b590      	push	{r4, r7, lr}
 80063ee:	b089      	sub	sp, #36	@ 0x24
 80063f0:	af04      	add	r7, sp, #16
 80063f2:	4604      	mov	r4, r0
 80063f4:	4608      	mov	r0, r1
 80063f6:	4611      	mov	r1, r2
 80063f8:	461a      	mov	r2, r3
 80063fa:	4623      	mov	r3, r4
 80063fc:	80fb      	strh	r3, [r7, #6]
 80063fe:	4603      	mov	r3, r0
 8006400:	80bb      	strh	r3, [r7, #4]
 8006402:	460b      	mov	r3, r1
 8006404:	807b      	strh	r3, [r7, #2]
 8006406:	4613      	mov	r3, r2
 8006408:	803b      	strh	r3, [r7, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800640a:	4b38      	ldr	r3, [pc, #224]	@ (80064ec <Paint_DrawRectangle+0x100>)
 800640c:	889b      	ldrh	r3, [r3, #4]
 800640e:	88fa      	ldrh	r2, [r7, #6]
 8006410:	429a      	cmp	r2, r3
 8006412:	d80e      	bhi.n	8006432 <Paint_DrawRectangle+0x46>
 8006414:	4b35      	ldr	r3, [pc, #212]	@ (80064ec <Paint_DrawRectangle+0x100>)
 8006416:	88db      	ldrh	r3, [r3, #6]
 8006418:	88ba      	ldrh	r2, [r7, #4]
 800641a:	429a      	cmp	r2, r3
 800641c:	d809      	bhi.n	8006432 <Paint_DrawRectangle+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 800641e:	4b33      	ldr	r3, [pc, #204]	@ (80064ec <Paint_DrawRectangle+0x100>)
 8006420:	889b      	ldrh	r3, [r3, #4]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 8006422:	887a      	ldrh	r2, [r7, #2]
 8006424:	429a      	cmp	r2, r3
 8006426:	d804      	bhi.n	8006432 <Paint_DrawRectangle+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 8006428:	4b30      	ldr	r3, [pc, #192]	@ (80064ec <Paint_DrawRectangle+0x100>)
 800642a:	88db      	ldrh	r3, [r3, #6]
 800642c:	883a      	ldrh	r2, [r7, #0]
 800642e:	429a      	cmp	r2, r3
 8006430:	d903      	bls.n	800643a <Paint_DrawRectangle+0x4e>
        Debug("Input exceeds the normal display range\r\n");
 8006432:	482f      	ldr	r0, [pc, #188]	@ (80064f0 <Paint_DrawRectangle+0x104>)
 8006434:	f00d fd5e 	bl	8013ef4 <puts>
        return;
 8006438:	e054      	b.n	80064e4 <Paint_DrawRectangle+0xf8>
    }

    if (Draw_Fill) {
 800643a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800643e:	2b00      	cmp	r3, #0
 8006440:	d018      	beq.n	8006474 <Paint_DrawRectangle+0x88>
        UWORD Ypoint;
        for(Ypoint = Ystart; Ypoint < Yend; Ypoint++) {
 8006442:	88bb      	ldrh	r3, [r7, #4]
 8006444:	81fb      	strh	r3, [r7, #14]
 8006446:	e010      	b.n	800646a <Paint_DrawRectangle+0x7e>
            Paint_DrawLine(Xstart, Ypoint, Xend, Ypoint, Color , Line_width, LINE_STYLE_SOLID);
 8006448:	89fc      	ldrh	r4, [r7, #14]
 800644a:	887a      	ldrh	r2, [r7, #2]
 800644c:	89f9      	ldrh	r1, [r7, #14]
 800644e:	88f8      	ldrh	r0, [r7, #6]
 8006450:	2300      	movs	r3, #0
 8006452:	9302      	str	r3, [sp, #8]
 8006454:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006458:	9301      	str	r3, [sp, #4]
 800645a:	8c3b      	ldrh	r3, [r7, #32]
 800645c:	9300      	str	r3, [sp, #0]
 800645e:	4623      	mov	r3, r4
 8006460:	f7ff ff18 	bl	8006294 <Paint_DrawLine>
        for(Ypoint = Ystart; Ypoint < Yend; Ypoint++) {
 8006464:	89fb      	ldrh	r3, [r7, #14]
 8006466:	3301      	adds	r3, #1
 8006468:	81fb      	strh	r3, [r7, #14]
 800646a:	89fa      	ldrh	r2, [r7, #14]
 800646c:	883b      	ldrh	r3, [r7, #0]
 800646e:	429a      	cmp	r2, r3
 8006470:	d3ea      	bcc.n	8006448 <Paint_DrawRectangle+0x5c>
 8006472:	e037      	b.n	80064e4 <Paint_DrawRectangle+0xf8>
        }
    } else {
        Paint_DrawLine(Xstart, Ystart, Xend, Ystart, Color, Line_width, LINE_STYLE_SOLID);
 8006474:	88bc      	ldrh	r4, [r7, #4]
 8006476:	887a      	ldrh	r2, [r7, #2]
 8006478:	88b9      	ldrh	r1, [r7, #4]
 800647a:	88f8      	ldrh	r0, [r7, #6]
 800647c:	2300      	movs	r3, #0
 800647e:	9302      	str	r3, [sp, #8]
 8006480:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006484:	9301      	str	r3, [sp, #4]
 8006486:	8c3b      	ldrh	r3, [r7, #32]
 8006488:	9300      	str	r3, [sp, #0]
 800648a:	4623      	mov	r3, r4
 800648c:	f7ff ff02 	bl	8006294 <Paint_DrawLine>
        Paint_DrawLine(Xstart, Ystart, Xstart, Yend, Color, Line_width, LINE_STYLE_SOLID);
 8006490:	883c      	ldrh	r4, [r7, #0]
 8006492:	88fa      	ldrh	r2, [r7, #6]
 8006494:	88b9      	ldrh	r1, [r7, #4]
 8006496:	88f8      	ldrh	r0, [r7, #6]
 8006498:	2300      	movs	r3, #0
 800649a:	9302      	str	r3, [sp, #8]
 800649c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80064a0:	9301      	str	r3, [sp, #4]
 80064a2:	8c3b      	ldrh	r3, [r7, #32]
 80064a4:	9300      	str	r3, [sp, #0]
 80064a6:	4623      	mov	r3, r4
 80064a8:	f7ff fef4 	bl	8006294 <Paint_DrawLine>
        Paint_DrawLine(Xend, Yend, Xend, Ystart, Color, Line_width, LINE_STYLE_SOLID);
 80064ac:	88bc      	ldrh	r4, [r7, #4]
 80064ae:	887a      	ldrh	r2, [r7, #2]
 80064b0:	8839      	ldrh	r1, [r7, #0]
 80064b2:	8878      	ldrh	r0, [r7, #2]
 80064b4:	2300      	movs	r3, #0
 80064b6:	9302      	str	r3, [sp, #8]
 80064b8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80064bc:	9301      	str	r3, [sp, #4]
 80064be:	8c3b      	ldrh	r3, [r7, #32]
 80064c0:	9300      	str	r3, [sp, #0]
 80064c2:	4623      	mov	r3, r4
 80064c4:	f7ff fee6 	bl	8006294 <Paint_DrawLine>
        Paint_DrawLine(Xend, Yend, Xstart, Yend, Color, Line_width, LINE_STYLE_SOLID);
 80064c8:	883c      	ldrh	r4, [r7, #0]
 80064ca:	88fa      	ldrh	r2, [r7, #6]
 80064cc:	8839      	ldrh	r1, [r7, #0]
 80064ce:	8878      	ldrh	r0, [r7, #2]
 80064d0:	2300      	movs	r3, #0
 80064d2:	9302      	str	r3, [sp, #8]
 80064d4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80064d8:	9301      	str	r3, [sp, #4]
 80064da:	8c3b      	ldrh	r3, [r7, #32]
 80064dc:	9300      	str	r3, [sp, #0]
 80064de:	4623      	mov	r3, r4
 80064e0:	f7ff fed8 	bl	8006294 <Paint_DrawLine>
    }
}
 80064e4:	3714      	adds	r7, #20
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd90      	pop	{r4, r7, pc}
 80064ea:	bf00      	nop
 80064ec:	2000090c 	.word	0x2000090c
 80064f0:	080178d8 	.word	0x080178d8

080064f4 <Paint_DrawCircle>:
    Line_width: Line width
    Draw_Fill : Whether to fill the inside of the Circle
******************************************************************************/
void Paint_DrawCircle(UWORD X_Center, UWORD Y_Center, UWORD Radius,
                      UWORD Color, DOT_PIXEL Line_width, DRAW_FILL Draw_Fill)
{
 80064f4:	b590      	push	{r4, r7, lr}
 80064f6:	b087      	sub	sp, #28
 80064f8:	af02      	add	r7, sp, #8
 80064fa:	4604      	mov	r4, r0
 80064fc:	4608      	mov	r0, r1
 80064fe:	4611      	mov	r1, r2
 8006500:	461a      	mov	r2, r3
 8006502:	4623      	mov	r3, r4
 8006504:	80fb      	strh	r3, [r7, #6]
 8006506:	4603      	mov	r3, r0
 8006508:	80bb      	strh	r3, [r7, #4]
 800650a:	460b      	mov	r3, r1
 800650c:	807b      	strh	r3, [r7, #2]
 800650e:	4613      	mov	r3, r2
 8006510:	803b      	strh	r3, [r7, #0]
    if (X_Center > Paint.Width || Y_Center >= Paint.Height) {
 8006512:	4b67      	ldr	r3, [pc, #412]	@ (80066b0 <Paint_DrawCircle+0x1bc>)
 8006514:	889b      	ldrh	r3, [r3, #4]
 8006516:	88fa      	ldrh	r2, [r7, #6]
 8006518:	429a      	cmp	r2, r3
 800651a:	d804      	bhi.n	8006526 <Paint_DrawCircle+0x32>
 800651c:	4b64      	ldr	r3, [pc, #400]	@ (80066b0 <Paint_DrawCircle+0x1bc>)
 800651e:	88db      	ldrh	r3, [r3, #6]
 8006520:	88ba      	ldrh	r2, [r7, #4]
 8006522:	429a      	cmp	r2, r3
 8006524:	d303      	bcc.n	800652e <Paint_DrawCircle+0x3a>
        Debug("Paint_DrawCircle Input exceeds the normal display range\r\n");
 8006526:	4863      	ldr	r0, [pc, #396]	@ (80066b4 <Paint_DrawCircle+0x1c0>)
 8006528:	f00d fce4 	bl	8013ef4 <puts>
        return;
 800652c:	e16b      	b.n	8006806 <Paint_DrawCircle+0x312>
    }

    //Draw a circle from(0, R) as a starting point
    int16_t XCurrent, YCurrent;
    XCurrent = 0;
 800652e:	2300      	movs	r3, #0
 8006530:	81fb      	strh	r3, [r7, #14]
    YCurrent = Radius;
 8006532:	887b      	ldrh	r3, [r7, #2]
 8006534:	81bb      	strh	r3, [r7, #12]

    //Cumulative error,judge the next point of the logo
    int16_t Esp = 3 - (Radius << 1 );
 8006536:	887b      	ldrh	r3, [r7, #2]
 8006538:	005b      	lsls	r3, r3, #1
 800653a:	b29b      	uxth	r3, r3
 800653c:	f1c3 0303 	rsb	r3, r3, #3
 8006540:	b29b      	uxth	r3, r3
 8006542:	817b      	strh	r3, [r7, #10]

    int16_t sCountY;
    if (Draw_Fill == DRAW_FILL_FULL) {
 8006544:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006548:	2b01      	cmp	r3, #1
 800654a:	f040 8155 	bne.w	80067f8 <Paint_DrawCircle+0x304>
        while (XCurrent <= YCurrent ) { //Realistic circles
 800654e:	e0a6      	b.n	800669e <Paint_DrawCircle+0x1aa>
            for (sCountY = XCurrent; sCountY <= YCurrent; sCountY ++ ) {
 8006550:	89fb      	ldrh	r3, [r7, #14]
 8006552:	813b      	strh	r3, [r7, #8]
 8006554:	e075      	b.n	8006642 <Paint_DrawCircle+0x14e>
                Paint_DrawPoint(X_Center + XCurrent, Y_Center + sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//1
 8006556:	89fa      	ldrh	r2, [r7, #14]
 8006558:	88fb      	ldrh	r3, [r7, #6]
 800655a:	4413      	add	r3, r2
 800655c:	b298      	uxth	r0, r3
 800655e:	893a      	ldrh	r2, [r7, #8]
 8006560:	88bb      	ldrh	r3, [r7, #4]
 8006562:	4413      	add	r3, r2
 8006564:	b299      	uxth	r1, r3
 8006566:	883a      	ldrh	r2, [r7, #0]
 8006568:	2301      	movs	r3, #1
 800656a:	9300      	str	r3, [sp, #0]
 800656c:	2301      	movs	r3, #1
 800656e:	f7ff fde5 	bl	800613c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - XCurrent, Y_Center + sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//2
 8006572:	89fb      	ldrh	r3, [r7, #14]
 8006574:	88fa      	ldrh	r2, [r7, #6]
 8006576:	1ad3      	subs	r3, r2, r3
 8006578:	b298      	uxth	r0, r3
 800657a:	893a      	ldrh	r2, [r7, #8]
 800657c:	88bb      	ldrh	r3, [r7, #4]
 800657e:	4413      	add	r3, r2
 8006580:	b299      	uxth	r1, r3
 8006582:	883a      	ldrh	r2, [r7, #0]
 8006584:	2301      	movs	r3, #1
 8006586:	9300      	str	r3, [sp, #0]
 8006588:	2301      	movs	r3, #1
 800658a:	f7ff fdd7 	bl	800613c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - sCountY, Y_Center + XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//3
 800658e:	893b      	ldrh	r3, [r7, #8]
 8006590:	88fa      	ldrh	r2, [r7, #6]
 8006592:	1ad3      	subs	r3, r2, r3
 8006594:	b298      	uxth	r0, r3
 8006596:	89fa      	ldrh	r2, [r7, #14]
 8006598:	88bb      	ldrh	r3, [r7, #4]
 800659a:	4413      	add	r3, r2
 800659c:	b299      	uxth	r1, r3
 800659e:	883a      	ldrh	r2, [r7, #0]
 80065a0:	2301      	movs	r3, #1
 80065a2:	9300      	str	r3, [sp, #0]
 80065a4:	2301      	movs	r3, #1
 80065a6:	f7ff fdc9 	bl	800613c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - sCountY, Y_Center - XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//4
 80065aa:	893b      	ldrh	r3, [r7, #8]
 80065ac:	88fa      	ldrh	r2, [r7, #6]
 80065ae:	1ad3      	subs	r3, r2, r3
 80065b0:	b298      	uxth	r0, r3
 80065b2:	89fb      	ldrh	r3, [r7, #14]
 80065b4:	88ba      	ldrh	r2, [r7, #4]
 80065b6:	1ad3      	subs	r3, r2, r3
 80065b8:	b299      	uxth	r1, r3
 80065ba:	883a      	ldrh	r2, [r7, #0]
 80065bc:	2301      	movs	r3, #1
 80065be:	9300      	str	r3, [sp, #0]
 80065c0:	2301      	movs	r3, #1
 80065c2:	f7ff fdbb 	bl	800613c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - XCurrent, Y_Center - sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//5
 80065c6:	89fb      	ldrh	r3, [r7, #14]
 80065c8:	88fa      	ldrh	r2, [r7, #6]
 80065ca:	1ad3      	subs	r3, r2, r3
 80065cc:	b298      	uxth	r0, r3
 80065ce:	893b      	ldrh	r3, [r7, #8]
 80065d0:	88ba      	ldrh	r2, [r7, #4]
 80065d2:	1ad3      	subs	r3, r2, r3
 80065d4:	b299      	uxth	r1, r3
 80065d6:	883a      	ldrh	r2, [r7, #0]
 80065d8:	2301      	movs	r3, #1
 80065da:	9300      	str	r3, [sp, #0]
 80065dc:	2301      	movs	r3, #1
 80065de:	f7ff fdad 	bl	800613c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + XCurrent, Y_Center - sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//6
 80065e2:	89fa      	ldrh	r2, [r7, #14]
 80065e4:	88fb      	ldrh	r3, [r7, #6]
 80065e6:	4413      	add	r3, r2
 80065e8:	b298      	uxth	r0, r3
 80065ea:	893b      	ldrh	r3, [r7, #8]
 80065ec:	88ba      	ldrh	r2, [r7, #4]
 80065ee:	1ad3      	subs	r3, r2, r3
 80065f0:	b299      	uxth	r1, r3
 80065f2:	883a      	ldrh	r2, [r7, #0]
 80065f4:	2301      	movs	r3, #1
 80065f6:	9300      	str	r3, [sp, #0]
 80065f8:	2301      	movs	r3, #1
 80065fa:	f7ff fd9f 	bl	800613c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + sCountY, Y_Center - XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//7
 80065fe:	893a      	ldrh	r2, [r7, #8]
 8006600:	88fb      	ldrh	r3, [r7, #6]
 8006602:	4413      	add	r3, r2
 8006604:	b298      	uxth	r0, r3
 8006606:	89fb      	ldrh	r3, [r7, #14]
 8006608:	88ba      	ldrh	r2, [r7, #4]
 800660a:	1ad3      	subs	r3, r2, r3
 800660c:	b299      	uxth	r1, r3
 800660e:	883a      	ldrh	r2, [r7, #0]
 8006610:	2301      	movs	r3, #1
 8006612:	9300      	str	r3, [sp, #0]
 8006614:	2301      	movs	r3, #1
 8006616:	f7ff fd91 	bl	800613c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + sCountY, Y_Center + XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);
 800661a:	893a      	ldrh	r2, [r7, #8]
 800661c:	88fb      	ldrh	r3, [r7, #6]
 800661e:	4413      	add	r3, r2
 8006620:	b298      	uxth	r0, r3
 8006622:	89fa      	ldrh	r2, [r7, #14]
 8006624:	88bb      	ldrh	r3, [r7, #4]
 8006626:	4413      	add	r3, r2
 8006628:	b299      	uxth	r1, r3
 800662a:	883a      	ldrh	r2, [r7, #0]
 800662c:	2301      	movs	r3, #1
 800662e:	9300      	str	r3, [sp, #0]
 8006630:	2301      	movs	r3, #1
 8006632:	f7ff fd83 	bl	800613c <Paint_DrawPoint>
            for (sCountY = XCurrent; sCountY <= YCurrent; sCountY ++ ) {
 8006636:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800663a:	b29b      	uxth	r3, r3
 800663c:	3301      	adds	r3, #1
 800663e:	b29b      	uxth	r3, r3
 8006640:	813b      	strh	r3, [r7, #8]
 8006642:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8006646:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800664a:	429a      	cmp	r2, r3
 800664c:	dd83      	ble.n	8006556 <Paint_DrawCircle+0x62>
            }
            if (Esp < 0 )
 800664e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8006652:	2b00      	cmp	r3, #0
 8006654:	da09      	bge.n	800666a <Paint_DrawCircle+0x176>
                Esp += 4 * XCurrent + 6;
 8006656:	89fb      	ldrh	r3, [r7, #14]
 8006658:	009b      	lsls	r3, r3, #2
 800665a:	b29a      	uxth	r2, r3
 800665c:	897b      	ldrh	r3, [r7, #10]
 800665e:	4413      	add	r3, r2
 8006660:	b29b      	uxth	r3, r3
 8006662:	3306      	adds	r3, #6
 8006664:	b29b      	uxth	r3, r3
 8006666:	817b      	strh	r3, [r7, #10]
 8006668:	e013      	b.n	8006692 <Paint_DrawCircle+0x19e>
            else {
                Esp += 10 + 4 * (XCurrent - YCurrent );
 800666a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800666e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006672:	1ad3      	subs	r3, r2, r3
 8006674:	b29b      	uxth	r3, r3
 8006676:	009b      	lsls	r3, r3, #2
 8006678:	b29a      	uxth	r2, r3
 800667a:	897b      	ldrh	r3, [r7, #10]
 800667c:	4413      	add	r3, r2
 800667e:	b29b      	uxth	r3, r3
 8006680:	330a      	adds	r3, #10
 8006682:	b29b      	uxth	r3, r3
 8006684:	817b      	strh	r3, [r7, #10]
                YCurrent --;
 8006686:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800668a:	b29b      	uxth	r3, r3
 800668c:	3b01      	subs	r3, #1
 800668e:	b29b      	uxth	r3, r3
 8006690:	81bb      	strh	r3, [r7, #12]
            }
            XCurrent ++;
 8006692:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006696:	b29b      	uxth	r3, r3
 8006698:	3301      	adds	r3, #1
 800669a:	b29b      	uxth	r3, r3
 800669c:	81fb      	strh	r3, [r7, #14]
        while (XCurrent <= YCurrent ) { //Realistic circles
 800669e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80066a2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80066a6:	429a      	cmp	r2, r3
 80066a8:	f77f af52 	ble.w	8006550 <Paint_DrawCircle+0x5c>
 80066ac:	e0ab      	b.n	8006806 <Paint_DrawCircle+0x312>
 80066ae:	bf00      	nop
 80066b0:	2000090c 	.word	0x2000090c
 80066b4:	08017908 	.word	0x08017908
        }
    } else { //Draw a hollow circle
        while (XCurrent <= YCurrent ) {
            Paint_DrawPoint(X_Center + XCurrent, Y_Center + YCurrent, Color, Line_width, DOT_STYLE_DFT);//1
 80066b8:	89fa      	ldrh	r2, [r7, #14]
 80066ba:	88fb      	ldrh	r3, [r7, #6]
 80066bc:	4413      	add	r3, r2
 80066be:	b298      	uxth	r0, r3
 80066c0:	89ba      	ldrh	r2, [r7, #12]
 80066c2:	88bb      	ldrh	r3, [r7, #4]
 80066c4:	4413      	add	r3, r2
 80066c6:	b299      	uxth	r1, r3
 80066c8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80066cc:	883a      	ldrh	r2, [r7, #0]
 80066ce:	2401      	movs	r4, #1
 80066d0:	9400      	str	r4, [sp, #0]
 80066d2:	f7ff fd33 	bl	800613c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - XCurrent, Y_Center + YCurrent, Color, Line_width, DOT_STYLE_DFT);//2
 80066d6:	89fb      	ldrh	r3, [r7, #14]
 80066d8:	88fa      	ldrh	r2, [r7, #6]
 80066da:	1ad3      	subs	r3, r2, r3
 80066dc:	b298      	uxth	r0, r3
 80066de:	89ba      	ldrh	r2, [r7, #12]
 80066e0:	88bb      	ldrh	r3, [r7, #4]
 80066e2:	4413      	add	r3, r2
 80066e4:	b299      	uxth	r1, r3
 80066e6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80066ea:	883a      	ldrh	r2, [r7, #0]
 80066ec:	2401      	movs	r4, #1
 80066ee:	9400      	str	r4, [sp, #0]
 80066f0:	f7ff fd24 	bl	800613c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - YCurrent, Y_Center + XCurrent, Color, Line_width, DOT_STYLE_DFT);//3
 80066f4:	89bb      	ldrh	r3, [r7, #12]
 80066f6:	88fa      	ldrh	r2, [r7, #6]
 80066f8:	1ad3      	subs	r3, r2, r3
 80066fa:	b298      	uxth	r0, r3
 80066fc:	89fa      	ldrh	r2, [r7, #14]
 80066fe:	88bb      	ldrh	r3, [r7, #4]
 8006700:	4413      	add	r3, r2
 8006702:	b299      	uxth	r1, r3
 8006704:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006708:	883a      	ldrh	r2, [r7, #0]
 800670a:	2401      	movs	r4, #1
 800670c:	9400      	str	r4, [sp, #0]
 800670e:	f7ff fd15 	bl	800613c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - YCurrent, Y_Center - XCurrent, Color, Line_width, DOT_STYLE_DFT);//4
 8006712:	89bb      	ldrh	r3, [r7, #12]
 8006714:	88fa      	ldrh	r2, [r7, #6]
 8006716:	1ad3      	subs	r3, r2, r3
 8006718:	b298      	uxth	r0, r3
 800671a:	89fb      	ldrh	r3, [r7, #14]
 800671c:	88ba      	ldrh	r2, [r7, #4]
 800671e:	1ad3      	subs	r3, r2, r3
 8006720:	b299      	uxth	r1, r3
 8006722:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006726:	883a      	ldrh	r2, [r7, #0]
 8006728:	2401      	movs	r4, #1
 800672a:	9400      	str	r4, [sp, #0]
 800672c:	f7ff fd06 	bl	800613c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - XCurrent, Y_Center - YCurrent, Color, Line_width, DOT_STYLE_DFT);//5
 8006730:	89fb      	ldrh	r3, [r7, #14]
 8006732:	88fa      	ldrh	r2, [r7, #6]
 8006734:	1ad3      	subs	r3, r2, r3
 8006736:	b298      	uxth	r0, r3
 8006738:	89bb      	ldrh	r3, [r7, #12]
 800673a:	88ba      	ldrh	r2, [r7, #4]
 800673c:	1ad3      	subs	r3, r2, r3
 800673e:	b299      	uxth	r1, r3
 8006740:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006744:	883a      	ldrh	r2, [r7, #0]
 8006746:	2401      	movs	r4, #1
 8006748:	9400      	str	r4, [sp, #0]
 800674a:	f7ff fcf7 	bl	800613c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + XCurrent, Y_Center - YCurrent, Color, Line_width, DOT_STYLE_DFT);//6
 800674e:	89fa      	ldrh	r2, [r7, #14]
 8006750:	88fb      	ldrh	r3, [r7, #6]
 8006752:	4413      	add	r3, r2
 8006754:	b298      	uxth	r0, r3
 8006756:	89bb      	ldrh	r3, [r7, #12]
 8006758:	88ba      	ldrh	r2, [r7, #4]
 800675a:	1ad3      	subs	r3, r2, r3
 800675c:	b299      	uxth	r1, r3
 800675e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006762:	883a      	ldrh	r2, [r7, #0]
 8006764:	2401      	movs	r4, #1
 8006766:	9400      	str	r4, [sp, #0]
 8006768:	f7ff fce8 	bl	800613c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + YCurrent, Y_Center - XCurrent, Color, Line_width, DOT_STYLE_DFT);//7
 800676c:	89ba      	ldrh	r2, [r7, #12]
 800676e:	88fb      	ldrh	r3, [r7, #6]
 8006770:	4413      	add	r3, r2
 8006772:	b298      	uxth	r0, r3
 8006774:	89fb      	ldrh	r3, [r7, #14]
 8006776:	88ba      	ldrh	r2, [r7, #4]
 8006778:	1ad3      	subs	r3, r2, r3
 800677a:	b299      	uxth	r1, r3
 800677c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006780:	883a      	ldrh	r2, [r7, #0]
 8006782:	2401      	movs	r4, #1
 8006784:	9400      	str	r4, [sp, #0]
 8006786:	f7ff fcd9 	bl	800613c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + YCurrent, Y_Center + XCurrent, Color, Line_width, DOT_STYLE_DFT);//0
 800678a:	89ba      	ldrh	r2, [r7, #12]
 800678c:	88fb      	ldrh	r3, [r7, #6]
 800678e:	4413      	add	r3, r2
 8006790:	b298      	uxth	r0, r3
 8006792:	89fa      	ldrh	r2, [r7, #14]
 8006794:	88bb      	ldrh	r3, [r7, #4]
 8006796:	4413      	add	r3, r2
 8006798:	b299      	uxth	r1, r3
 800679a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800679e:	883a      	ldrh	r2, [r7, #0]
 80067a0:	2401      	movs	r4, #1
 80067a2:	9400      	str	r4, [sp, #0]
 80067a4:	f7ff fcca 	bl	800613c <Paint_DrawPoint>

            if (Esp < 0 )
 80067a8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	da09      	bge.n	80067c4 <Paint_DrawCircle+0x2d0>
                Esp += 4 * XCurrent + 6;
 80067b0:	89fb      	ldrh	r3, [r7, #14]
 80067b2:	009b      	lsls	r3, r3, #2
 80067b4:	b29a      	uxth	r2, r3
 80067b6:	897b      	ldrh	r3, [r7, #10]
 80067b8:	4413      	add	r3, r2
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	3306      	adds	r3, #6
 80067be:	b29b      	uxth	r3, r3
 80067c0:	817b      	strh	r3, [r7, #10]
 80067c2:	e013      	b.n	80067ec <Paint_DrawCircle+0x2f8>
            else {
                Esp += 10 + 4 * (XCurrent - YCurrent );
 80067c4:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80067c8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80067cc:	1ad3      	subs	r3, r2, r3
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	009b      	lsls	r3, r3, #2
 80067d2:	b29a      	uxth	r2, r3
 80067d4:	897b      	ldrh	r3, [r7, #10]
 80067d6:	4413      	add	r3, r2
 80067d8:	b29b      	uxth	r3, r3
 80067da:	330a      	adds	r3, #10
 80067dc:	b29b      	uxth	r3, r3
 80067de:	817b      	strh	r3, [r7, #10]
                YCurrent --;
 80067e0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80067e4:	b29b      	uxth	r3, r3
 80067e6:	3b01      	subs	r3, #1
 80067e8:	b29b      	uxth	r3, r3
 80067ea:	81bb      	strh	r3, [r7, #12]
            }
            XCurrent ++;
 80067ec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80067f0:	b29b      	uxth	r3, r3
 80067f2:	3301      	adds	r3, #1
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	81fb      	strh	r3, [r7, #14]
        while (XCurrent <= YCurrent ) {
 80067f8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80067fc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006800:	429a      	cmp	r2, r3
 8006802:	f77f af59 	ble.w	80066b8 <Paint_DrawCircle+0x1c4>
        }
    }
}
 8006806:	3714      	adds	r7, #20
 8006808:	46bd      	mov	sp, r7
 800680a:	bd90      	pop	{r4, r7, pc}

0800680c <Paint_DrawChar>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawChar(UWORD Xpoint, UWORD Ypoint, const char Acsii_Char,
                    sEpdFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b088      	sub	sp, #32
 8006810:	af00      	add	r7, sp, #0
 8006812:	607b      	str	r3, [r7, #4]
 8006814:	4603      	mov	r3, r0
 8006816:	81fb      	strh	r3, [r7, #14]
 8006818:	460b      	mov	r3, r1
 800681a:	81bb      	strh	r3, [r7, #12]
 800681c:	4613      	mov	r3, r2
 800681e:	72fb      	strb	r3, [r7, #11]
    UWORD Page, Column;

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 8006820:	4b4c      	ldr	r3, [pc, #304]	@ (8006954 <Paint_DrawChar+0x148>)
 8006822:	889b      	ldrh	r3, [r3, #4]
 8006824:	89fa      	ldrh	r2, [r7, #14]
 8006826:	429a      	cmp	r2, r3
 8006828:	d804      	bhi.n	8006834 <Paint_DrawChar+0x28>
 800682a:	4b4a      	ldr	r3, [pc, #296]	@ (8006954 <Paint_DrawChar+0x148>)
 800682c:	88db      	ldrh	r3, [r3, #6]
 800682e:	89ba      	ldrh	r2, [r7, #12]
 8006830:	429a      	cmp	r2, r3
 8006832:	d903      	bls.n	800683c <Paint_DrawChar+0x30>
        Debug("Paint_DrawChar Input exceeds the normal display range\r\n");
 8006834:	4848      	ldr	r0, [pc, #288]	@ (8006958 <Paint_DrawChar+0x14c>)
 8006836:	f00d fb5d 	bl	8013ef4 <puts>
        return;
 800683a:	e087      	b.n	800694c <Paint_DrawChar+0x140>
    }

    uint32_t Char_Offset = (Acsii_Char - ' ') * Font->Height * (Font->Width / 8 + (Font->Width % 8 ? 1 : 0));
 800683c:	7afb      	ldrb	r3, [r7, #11]
 800683e:	3b20      	subs	r3, #32
 8006840:	687a      	ldr	r2, [r7, #4]
 8006842:	88d2      	ldrh	r2, [r2, #6]
 8006844:	fb02 f303 	mul.w	r3, r2, r3
 8006848:	687a      	ldr	r2, [r7, #4]
 800684a:	8892      	ldrh	r2, [r2, #4]
 800684c:	08d2      	lsrs	r2, r2, #3
 800684e:	b292      	uxth	r2, r2
 8006850:	4611      	mov	r1, r2
 8006852:	687a      	ldr	r2, [r7, #4]
 8006854:	8892      	ldrh	r2, [r2, #4]
 8006856:	f002 0207 	and.w	r2, r2, #7
 800685a:	b292      	uxth	r2, r2
 800685c:	2a00      	cmp	r2, #0
 800685e:	bf14      	ite	ne
 8006860:	2201      	movne	r2, #1
 8006862:	2200      	moveq	r2, #0
 8006864:	b2d2      	uxtb	r2, r2
 8006866:	440a      	add	r2, r1
 8006868:	fb02 f303 	mul.w	r3, r2, r3
 800686c:	617b      	str	r3, [r7, #20]
    const unsigned char *ptr = &Font->table[Char_Offset];
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681a      	ldr	r2, [r3, #0]
 8006872:	697b      	ldr	r3, [r7, #20]
 8006874:	4413      	add	r3, r2
 8006876:	61bb      	str	r3, [r7, #24]

    for (Page = 0; Page < Font->Height; Page ++ ) {
 8006878:	2300      	movs	r3, #0
 800687a:	83fb      	strh	r3, [r7, #30]
 800687c:	e061      	b.n	8006942 <Paint_DrawChar+0x136>
        for (Column = 0; Column < Font->Width; Column ++ ) {
 800687e:	2300      	movs	r3, #0
 8006880:	83bb      	strh	r3, [r7, #28]
 8006882:	e04c      	b.n	800691e <Paint_DrawChar+0x112>

            //To determine whether the font background color and screen background color is consistent
            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 8006884:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006886:	2bff      	cmp	r3, #255	@ 0xff
 8006888:	d118      	bne.n	80068bc <Paint_DrawChar+0xb0>
                if (*ptr & (0x80 >> (Column % 8)))
 800688a:	69bb      	ldr	r3, [r7, #24]
 800688c:	781b      	ldrb	r3, [r3, #0]
 800688e:	4619      	mov	r1, r3
 8006890:	8bbb      	ldrh	r3, [r7, #28]
 8006892:	f003 0307 	and.w	r3, r3, #7
 8006896:	2280      	movs	r2, #128	@ 0x80
 8006898:	fa42 f303 	asr.w	r3, r2, r3
 800689c:	400b      	ands	r3, r1
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d031      	beq.n	8006906 <Paint_DrawChar+0xfa>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 80068a2:	89fa      	ldrh	r2, [r7, #14]
 80068a4:	8bbb      	ldrh	r3, [r7, #28]
 80068a6:	4413      	add	r3, r2
 80068a8:	b298      	uxth	r0, r3
 80068aa:	89ba      	ldrh	r2, [r7, #12]
 80068ac:	8bfb      	ldrh	r3, [r7, #30]
 80068ae:	4413      	add	r3, r2
 80068b0:	b29b      	uxth	r3, r3
 80068b2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80068b4:	4619      	mov	r1, r3
 80068b6:	f7ff fa27 	bl	8005d08 <Paint_SetPixel>
 80068ba:	e024      	b.n	8006906 <Paint_DrawChar+0xfa>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
            } else {
                if (*ptr & (0x80 >> (Column % 8))) {
 80068bc:	69bb      	ldr	r3, [r7, #24]
 80068be:	781b      	ldrb	r3, [r3, #0]
 80068c0:	4619      	mov	r1, r3
 80068c2:	8bbb      	ldrh	r3, [r7, #28]
 80068c4:	f003 0307 	and.w	r3, r3, #7
 80068c8:	2280      	movs	r2, #128	@ 0x80
 80068ca:	fa42 f303 	asr.w	r3, r2, r3
 80068ce:	400b      	ands	r3, r1
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d00c      	beq.n	80068ee <Paint_DrawChar+0xe2>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 80068d4:	89fa      	ldrh	r2, [r7, #14]
 80068d6:	8bbb      	ldrh	r3, [r7, #28]
 80068d8:	4413      	add	r3, r2
 80068da:	b298      	uxth	r0, r3
 80068dc:	89ba      	ldrh	r2, [r7, #12]
 80068de:	8bfb      	ldrh	r3, [r7, #30]
 80068e0:	4413      	add	r3, r2
 80068e2:	b29b      	uxth	r3, r3
 80068e4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80068e6:	4619      	mov	r1, r3
 80068e8:	f7ff fa0e 	bl	8005d08 <Paint_SetPixel>
 80068ec:	e00b      	b.n	8006906 <Paint_DrawChar+0xfa>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                } else {
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Background);
 80068ee:	89fa      	ldrh	r2, [r7, #14]
 80068f0:	8bbb      	ldrh	r3, [r7, #28]
 80068f2:	4413      	add	r3, r2
 80068f4:	b298      	uxth	r0, r3
 80068f6:	89ba      	ldrh	r2, [r7, #12]
 80068f8:	8bfb      	ldrh	r3, [r7, #30]
 80068fa:	4413      	add	r3, r2
 80068fc:	b29b      	uxth	r3, r3
 80068fe:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8006900:	4619      	mov	r1, r3
 8006902:	f7ff fa01 	bl	8005d08 <Paint_SetPixel>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                }
            }
            //One pixel is 8 bits
            if (Column % 8 == 7)
 8006906:	8bbb      	ldrh	r3, [r7, #28]
 8006908:	f003 0307 	and.w	r3, r3, #7
 800690c:	b29b      	uxth	r3, r3
 800690e:	2b07      	cmp	r3, #7
 8006910:	d102      	bne.n	8006918 <Paint_DrawChar+0x10c>
                ptr++;
 8006912:	69bb      	ldr	r3, [r7, #24]
 8006914:	3301      	adds	r3, #1
 8006916:	61bb      	str	r3, [r7, #24]
        for (Column = 0; Column < Font->Width; Column ++ ) {
 8006918:	8bbb      	ldrh	r3, [r7, #28]
 800691a:	3301      	adds	r3, #1
 800691c:	83bb      	strh	r3, [r7, #28]
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	889b      	ldrh	r3, [r3, #4]
 8006922:	8bba      	ldrh	r2, [r7, #28]
 8006924:	429a      	cmp	r2, r3
 8006926:	d3ad      	bcc.n	8006884 <Paint_DrawChar+0x78>
        }// Write a line
        if (Font->Width % 8 != 0)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	889b      	ldrh	r3, [r3, #4]
 800692c:	f003 0307 	and.w	r3, r3, #7
 8006930:	b29b      	uxth	r3, r3
 8006932:	2b00      	cmp	r3, #0
 8006934:	d002      	beq.n	800693c <Paint_DrawChar+0x130>
            ptr++;
 8006936:	69bb      	ldr	r3, [r7, #24]
 8006938:	3301      	adds	r3, #1
 800693a:	61bb      	str	r3, [r7, #24]
    for (Page = 0; Page < Font->Height; Page ++ ) {
 800693c:	8bfb      	ldrh	r3, [r7, #30]
 800693e:	3301      	adds	r3, #1
 8006940:	83fb      	strh	r3, [r7, #30]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	88db      	ldrh	r3, [r3, #6]
 8006946:	8bfa      	ldrh	r2, [r7, #30]
 8006948:	429a      	cmp	r2, r3
 800694a:	d398      	bcc.n	800687e <Paint_DrawChar+0x72>
    }// Write all
}
 800694c:	3720      	adds	r7, #32
 800694e:	46bd      	mov	sp, r7
 8006950:	bd80      	pop	{r7, pc}
 8006952:	bf00      	nop
 8006954:	2000090c 	.word	0x2000090c
 8006958:	08017948 	.word	0x08017948

0800695c <Paint_DrawString_EN>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char * pString,
                         sEpdFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b088      	sub	sp, #32
 8006960:	af02      	add	r7, sp, #8
 8006962:	60ba      	str	r2, [r7, #8]
 8006964:	607b      	str	r3, [r7, #4]
 8006966:	4603      	mov	r3, r0
 8006968:	81fb      	strh	r3, [r7, #14]
 800696a:	460b      	mov	r3, r1
 800696c:	81bb      	strh	r3, [r7, #12]
    UWORD Xpoint = Xstart;
 800696e:	89fb      	ldrh	r3, [r7, #14]
 8006970:	82fb      	strh	r3, [r7, #22]
    UWORD Ypoint = Ystart;
 8006972:	89bb      	ldrh	r3, [r7, #12]
 8006974:	82bb      	strh	r3, [r7, #20]

    if (Xstart > Paint.Width || Ystart > Paint.Height) {
 8006976:	4b21      	ldr	r3, [pc, #132]	@ (80069fc <Paint_DrawString_EN+0xa0>)
 8006978:	889b      	ldrh	r3, [r3, #4]
 800697a:	89fa      	ldrh	r2, [r7, #14]
 800697c:	429a      	cmp	r2, r3
 800697e:	d804      	bhi.n	800698a <Paint_DrawString_EN+0x2e>
 8006980:	4b1e      	ldr	r3, [pc, #120]	@ (80069fc <Paint_DrawString_EN+0xa0>)
 8006982:	88db      	ldrh	r3, [r3, #6]
 8006984:	89ba      	ldrh	r2, [r7, #12]
 8006986:	429a      	cmp	r2, r3
 8006988:	d931      	bls.n	80069ee <Paint_DrawString_EN+0x92>
        Debug("Paint_DrawString_EN Input exceeds the normal display range\r\n");
 800698a:	481d      	ldr	r0, [pc, #116]	@ (8006a00 <Paint_DrawString_EN+0xa4>)
 800698c:	f00d fab2 	bl	8013ef4 <puts>
        return;
 8006990:	e031      	b.n	80069f6 <Paint_DrawString_EN+0x9a>
    }

    while (* pString != '\0') {
        //if X direction filled , reposition to(Xstart,Ypoint),Ypoint is Y direction plus the Height of the character
        if ((Xpoint + Font->Width ) > Paint.Width ) {
 8006992:	8afb      	ldrh	r3, [r7, #22]
 8006994:	687a      	ldr	r2, [r7, #4]
 8006996:	8892      	ldrh	r2, [r2, #4]
 8006998:	4413      	add	r3, r2
 800699a:	4a18      	ldr	r2, [pc, #96]	@ (80069fc <Paint_DrawString_EN+0xa0>)
 800699c:	8892      	ldrh	r2, [r2, #4]
 800699e:	4293      	cmp	r3, r2
 80069a0:	dd06      	ble.n	80069b0 <Paint_DrawString_EN+0x54>
            Xpoint = Xstart;
 80069a2:	89fb      	ldrh	r3, [r7, #14]
 80069a4:	82fb      	strh	r3, [r7, #22]
            Ypoint += Font->Height;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	88da      	ldrh	r2, [r3, #6]
 80069aa:	8abb      	ldrh	r3, [r7, #20]
 80069ac:	4413      	add	r3, r2
 80069ae:	82bb      	strh	r3, [r7, #20]
        }

        // If the Y direction is full, reposition to(Xstart, Ystart)
        if ((Ypoint  + Font->Height ) > Paint.Height ) {
 80069b0:	8abb      	ldrh	r3, [r7, #20]
 80069b2:	687a      	ldr	r2, [r7, #4]
 80069b4:	88d2      	ldrh	r2, [r2, #6]
 80069b6:	4413      	add	r3, r2
 80069b8:	4a10      	ldr	r2, [pc, #64]	@ (80069fc <Paint_DrawString_EN+0xa0>)
 80069ba:	88d2      	ldrh	r2, [r2, #6]
 80069bc:	4293      	cmp	r3, r2
 80069be:	dd03      	ble.n	80069c8 <Paint_DrawString_EN+0x6c>
            Xpoint = Xstart;
 80069c0:	89fb      	ldrh	r3, [r7, #14]
 80069c2:	82fb      	strh	r3, [r7, #22]
            Ypoint = Ystart;
 80069c4:	89bb      	ldrh	r3, [r7, #12]
 80069c6:	82bb      	strh	r3, [r7, #20]
        }
        Paint_DrawChar(Xpoint, Ypoint, * pString, Font, Color_Background, Color_Foreground);
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	781a      	ldrb	r2, [r3, #0]
 80069cc:	8ab9      	ldrh	r1, [r7, #20]
 80069ce:	8af8      	ldrh	r0, [r7, #22]
 80069d0:	8c3b      	ldrh	r3, [r7, #32]
 80069d2:	9301      	str	r3, [sp, #4]
 80069d4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80069d6:	9300      	str	r3, [sp, #0]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f7ff ff17 	bl	800680c <Paint_DrawChar>

        //The next character of the address
        pString ++;
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	3301      	adds	r3, #1
 80069e2:	60bb      	str	r3, [r7, #8]

        //The next word of the abscissa increases the font of the broadband
        Xpoint += Font->Width;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	889a      	ldrh	r2, [r3, #4]
 80069e8:	8afb      	ldrh	r3, [r7, #22]
 80069ea:	4413      	add	r3, r2
 80069ec:	82fb      	strh	r3, [r7, #22]
    while (* pString != '\0') {
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	781b      	ldrb	r3, [r3, #0]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d1cd      	bne.n	8006992 <Paint_DrawString_EN+0x36>
    }
}
 80069f6:	3718      	adds	r7, #24
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}
 80069fc:	2000090c 	.word	0x2000090c
 8006a00:	08017988 	.word	0x08017988

08006a04 <Paint_DrawString_CN>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawString_CN(UWORD Xstart, UWORD Ystart, const char * pString, cFONT* font,
                        UWORD Color_Foreground, UWORD Color_Background)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b08c      	sub	sp, #48	@ 0x30
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	60ba      	str	r2, [r7, #8]
 8006a0c:	607b      	str	r3, [r7, #4]
 8006a0e:	4603      	mov	r3, r0
 8006a10:	81fb      	strh	r3, [r7, #14]
 8006a12:	460b      	mov	r3, r1
 8006a14:	81bb      	strh	r3, [r7, #12]
    const char* p_text = pString;
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int x = Xstart, y = Ystart;
 8006a1a:	89fb      	ldrh	r3, [r7, #14]
 8006a1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006a1e:	89bb      	ldrh	r3, [r7, #12]
 8006a20:	613b      	str	r3, [r7, #16]
    int i, j,Num;

    /* Send the string character by character on EPD */
    while (*p_text != 0) {
 8006a22:	e166      	b.n	8006cf2 <Paint_DrawString_CN+0x2ee>
        if(*p_text <= 0x7F) {  //ASCII < 126
 8006a24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a26:	781b      	ldrb	r3, [r3, #0]
 8006a28:	b25b      	sxtb	r3, r3
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	f2c0 80aa 	blt.w	8006b84 <Paint_DrawString_CN+0x180>
            for(Num = 0; Num < font->size; Num++) {
 8006a30:	2300      	movs	r3, #0
 8006a32:	61fb      	str	r3, [r7, #28]
 8006a34:	e095      	b.n	8006b62 <Paint_DrawString_CN+0x15e>
                if(*p_text== font->table[Num].index[0]) {
 8006a36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a38:	781a      	ldrb	r2, [r3, #0]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6819      	ldr	r1, [r3, #0]
 8006a3e:	69fb      	ldr	r3, [r7, #28]
 8006a40:	20a6      	movs	r0, #166	@ 0xa6
 8006a42:	fb00 f303 	mul.w	r3, r0, r3
 8006a46:	440b      	add	r3, r1
 8006a48:	781b      	ldrb	r3, [r3, #0]
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	f040 8086 	bne.w	8006b5c <Paint_DrawString_CN+0x158>
                    const char* ptr = &font->table[Num].matrix[0];
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681a      	ldr	r2, [r3, #0]
 8006a54:	69fb      	ldr	r3, [r7, #28]
 8006a56:	21a6      	movs	r1, #166	@ 0xa6
 8006a58:	fb01 f303 	mul.w	r3, r1, r3
 8006a5c:	4413      	add	r3, r2
 8006a5e:	3302      	adds	r3, #2
 8006a60:	61bb      	str	r3, [r7, #24]

                    for (j = 0; j < font->Height; j++) {
 8006a62:	2300      	movs	r3, #0
 8006a64:	623b      	str	r3, [r7, #32]
 8006a66:	e072      	b.n	8006b4e <Paint_DrawString_CN+0x14a>
                        for (i = 0; i < font->Width; i++) {
 8006a68:	2300      	movs	r3, #0
 8006a6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a6c:	e05c      	b.n	8006b28 <Paint_DrawString_CN+0x124>
                            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 8006a6e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006a70:	2bff      	cmp	r3, #255	@ 0xff
 8006a72:	d11c      	bne.n	8006aae <Paint_DrawString_CN+0xaa>
                                if (*ptr & (0x80 >> (i % 8))) {
 8006a74:	69bb      	ldr	r3, [r7, #24]
 8006a76:	781b      	ldrb	r3, [r3, #0]
 8006a78:	4619      	mov	r1, r3
 8006a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a7c:	f003 0307 	and.w	r3, r3, #7
 8006a80:	2280      	movs	r2, #128	@ 0x80
 8006a82:	fa42 f303 	asr.w	r3, r2, r3
 8006a86:	400b      	ands	r3, r1
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d03d      	beq.n	8006b08 <Paint_DrawString_CN+0x104>
                                    Paint_SetPixel(x + i, y + j, Color_Foreground);
 8006a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a8e:	b29a      	uxth	r2, r3
 8006a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a92:	b29b      	uxth	r3, r3
 8006a94:	4413      	add	r3, r2
 8006a96:	b298      	uxth	r0, r3
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	b29a      	uxth	r2, r3
 8006a9c:	6a3b      	ldr	r3, [r7, #32]
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	4413      	add	r3, r2
 8006aa2:	b29b      	uxth	r3, r3
 8006aa4:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8006aa6:	4619      	mov	r1, r3
 8006aa8:	f7ff f92e 	bl	8005d08 <Paint_SetPixel>
 8006aac:	e02c      	b.n	8006b08 <Paint_DrawString_CN+0x104>
                                    // Paint_DrawPoint(x + i, y + j, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                }
                            } else {
                                if (*ptr & (0x80 >> (i % 8))) {
 8006aae:	69bb      	ldr	r3, [r7, #24]
 8006ab0:	781b      	ldrb	r3, [r3, #0]
 8006ab2:	4619      	mov	r1, r3
 8006ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab6:	f003 0307 	and.w	r3, r3, #7
 8006aba:	2280      	movs	r2, #128	@ 0x80
 8006abc:	fa42 f303 	asr.w	r3, r2, r3
 8006ac0:	400b      	ands	r3, r1
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d010      	beq.n	8006ae8 <Paint_DrawString_CN+0xe4>
                                    Paint_SetPixel(x + i, y + j, Color_Foreground);
 8006ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ac8:	b29a      	uxth	r2, r3
 8006aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006acc:	b29b      	uxth	r3, r3
 8006ace:	4413      	add	r3, r2
 8006ad0:	b298      	uxth	r0, r3
 8006ad2:	693b      	ldr	r3, [r7, #16]
 8006ad4:	b29a      	uxth	r2, r3
 8006ad6:	6a3b      	ldr	r3, [r7, #32]
 8006ad8:	b29b      	uxth	r3, r3
 8006ada:	4413      	add	r3, r2
 8006adc:	b29b      	uxth	r3, r3
 8006ade:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8006ae0:	4619      	mov	r1, r3
 8006ae2:	f7ff f911 	bl	8005d08 <Paint_SetPixel>
 8006ae6:	e00f      	b.n	8006b08 <Paint_DrawString_CN+0x104>
                                    // Paint_DrawPoint(x + i, y + j, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                } else {
                                    Paint_SetPixel(x + i, y + j, Color_Background);
 8006ae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aea:	b29a      	uxth	r2, r3
 8006aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	4413      	add	r3, r2
 8006af2:	b298      	uxth	r0, r3
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	b29a      	uxth	r2, r3
 8006af8:	6a3b      	ldr	r3, [r7, #32]
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	4413      	add	r3, r2
 8006afe:	b29b      	uxth	r3, r3
 8006b00:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8006b02:	4619      	mov	r1, r3
 8006b04:	f7ff f900 	bl	8005d08 <Paint_SetPixel>
                                    // Paint_DrawPoint(x + i, y + j, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                }
                            }
                            if (i % 8 == 7) {
 8006b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b0a:	425a      	negs	r2, r3
 8006b0c:	f003 0307 	and.w	r3, r3, #7
 8006b10:	f002 0207 	and.w	r2, r2, #7
 8006b14:	bf58      	it	pl
 8006b16:	4253      	negpl	r3, r2
 8006b18:	2b07      	cmp	r3, #7
 8006b1a:	d102      	bne.n	8006b22 <Paint_DrawString_CN+0x11e>
                                ptr++;
 8006b1c:	69bb      	ldr	r3, [r7, #24]
 8006b1e:	3301      	adds	r3, #1
 8006b20:	61bb      	str	r3, [r7, #24]
                        for (i = 0; i < font->Width; i++) {
 8006b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b24:	3301      	adds	r3, #1
 8006b26:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	891b      	ldrh	r3, [r3, #8]
 8006b2c:	461a      	mov	r2, r3
 8006b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b30:	4293      	cmp	r3, r2
 8006b32:	db9c      	blt.n	8006a6e <Paint_DrawString_CN+0x6a>
                            }
                        }
                        if (font->Width % 8 != 0) {
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	891b      	ldrh	r3, [r3, #8]
 8006b38:	f003 0307 	and.w	r3, r3, #7
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d002      	beq.n	8006b48 <Paint_DrawString_CN+0x144>
                            ptr++;
 8006b42:	69bb      	ldr	r3, [r7, #24]
 8006b44:	3301      	adds	r3, #1
 8006b46:	61bb      	str	r3, [r7, #24]
                    for (j = 0; j < font->Height; j++) {
 8006b48:	6a3b      	ldr	r3, [r7, #32]
 8006b4a:	3301      	adds	r3, #1
 8006b4c:	623b      	str	r3, [r7, #32]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	895b      	ldrh	r3, [r3, #10]
 8006b52:	461a      	mov	r2, r3
 8006b54:	6a3b      	ldr	r3, [r7, #32]
 8006b56:	4293      	cmp	r3, r2
 8006b58:	db86      	blt.n	8006a68 <Paint_DrawString_CN+0x64>
                        }
                    }
                    break;
 8006b5a:	e009      	b.n	8006b70 <Paint_DrawString_CN+0x16c>
            for(Num = 0; Num < font->size; Num++) {
 8006b5c:	69fb      	ldr	r3, [r7, #28]
 8006b5e:	3301      	adds	r3, #1
 8006b60:	61fb      	str	r3, [r7, #28]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	889b      	ldrh	r3, [r3, #4]
 8006b66:	461a      	mov	r2, r3
 8006b68:	69fb      	ldr	r3, [r7, #28]
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	f6ff af63 	blt.w	8006a36 <Paint_DrawString_CN+0x32>
                }
            }
            /* Point on the next character */
            p_text += 1;
 8006b70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b72:	3301      	adds	r3, #1
 8006b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
            /* Decrement the column position by 16 */
            x += font->ASCII_Width;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	88db      	ldrh	r3, [r3, #6]
 8006b7a:	461a      	mov	r2, r3
 8006b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b7e:	4413      	add	r3, r2
 8006b80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b82:	e0b6      	b.n	8006cf2 <Paint_DrawString_CN+0x2ee>
        } else {        //Chinese
            for(Num = 0; Num < font->size; Num++) {
 8006b84:	2300      	movs	r3, #0
 8006b86:	61fb      	str	r3, [r7, #28]
 8006b88:	e0a3      	b.n	8006cd2 <Paint_DrawString_CN+0x2ce>
                if((*p_text== font->table[Num].index[0]) && (*(p_text+1) == font->table[Num].index[1])) {
 8006b8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b8c:	781a      	ldrb	r2, [r3, #0]
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6819      	ldr	r1, [r3, #0]
 8006b92:	69fb      	ldr	r3, [r7, #28]
 8006b94:	20a6      	movs	r0, #166	@ 0xa6
 8006b96:	fb00 f303 	mul.w	r3, r0, r3
 8006b9a:	440b      	add	r3, r1
 8006b9c:	781b      	ldrb	r3, [r3, #0]
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	f040 8094 	bne.w	8006ccc <Paint_DrawString_CN+0x2c8>
 8006ba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	781a      	ldrb	r2, [r3, #0]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6819      	ldr	r1, [r3, #0]
 8006bae:	69fb      	ldr	r3, [r7, #28]
 8006bb0:	20a6      	movs	r0, #166	@ 0xa6
 8006bb2:	fb00 f303 	mul.w	r3, r0, r3
 8006bb6:	440b      	add	r3, r1
 8006bb8:	785b      	ldrb	r3, [r3, #1]
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	f040 8086 	bne.w	8006ccc <Paint_DrawString_CN+0x2c8>
                    const char* ptr = &font->table[Num].matrix[0];
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	69fb      	ldr	r3, [r7, #28]
 8006bc6:	21a6      	movs	r1, #166	@ 0xa6
 8006bc8:	fb01 f303 	mul.w	r3, r1, r3
 8006bcc:	4413      	add	r3, r2
 8006bce:	3302      	adds	r3, #2
 8006bd0:	617b      	str	r3, [r7, #20]

                    for (j = 0; j < font->Height; j++) {
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	623b      	str	r3, [r7, #32]
 8006bd6:	e072      	b.n	8006cbe <Paint_DrawString_CN+0x2ba>
                        for (i = 0; i < font->Width; i++) {
 8006bd8:	2300      	movs	r3, #0
 8006bda:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bdc:	e05c      	b.n	8006c98 <Paint_DrawString_CN+0x294>
                            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 8006bde:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006be0:	2bff      	cmp	r3, #255	@ 0xff
 8006be2:	d11c      	bne.n	8006c1e <Paint_DrawString_CN+0x21a>
                                if (*ptr & (0x80 >> (i % 8))) {
 8006be4:	697b      	ldr	r3, [r7, #20]
 8006be6:	781b      	ldrb	r3, [r3, #0]
 8006be8:	4619      	mov	r1, r3
 8006bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bec:	f003 0307 	and.w	r3, r3, #7
 8006bf0:	2280      	movs	r2, #128	@ 0x80
 8006bf2:	fa42 f303 	asr.w	r3, r2, r3
 8006bf6:	400b      	ands	r3, r1
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d03d      	beq.n	8006c78 <Paint_DrawString_CN+0x274>
                                    Paint_SetPixel(x + i, y + j, Color_Foreground);
 8006bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bfe:	b29a      	uxth	r2, r3
 8006c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c02:	b29b      	uxth	r3, r3
 8006c04:	4413      	add	r3, r2
 8006c06:	b298      	uxth	r0, r3
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	b29a      	uxth	r2, r3
 8006c0c:	6a3b      	ldr	r3, [r7, #32]
 8006c0e:	b29b      	uxth	r3, r3
 8006c10:	4413      	add	r3, r2
 8006c12:	b29b      	uxth	r3, r3
 8006c14:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8006c16:	4619      	mov	r1, r3
 8006c18:	f7ff f876 	bl	8005d08 <Paint_SetPixel>
 8006c1c:	e02c      	b.n	8006c78 <Paint_DrawString_CN+0x274>
                                    // Paint_DrawPoint(x + i, y + j, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                }
                            } else {
                                if (*ptr & (0x80 >> (i % 8))) {
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	781b      	ldrb	r3, [r3, #0]
 8006c22:	4619      	mov	r1, r3
 8006c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c26:	f003 0307 	and.w	r3, r3, #7
 8006c2a:	2280      	movs	r2, #128	@ 0x80
 8006c2c:	fa42 f303 	asr.w	r3, r2, r3
 8006c30:	400b      	ands	r3, r1
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d010      	beq.n	8006c58 <Paint_DrawString_CN+0x254>
                                    Paint_SetPixel(x + i, y + j, Color_Foreground);
 8006c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c38:	b29a      	uxth	r2, r3
 8006c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c3c:	b29b      	uxth	r3, r3
 8006c3e:	4413      	add	r3, r2
 8006c40:	b298      	uxth	r0, r3
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	b29a      	uxth	r2, r3
 8006c46:	6a3b      	ldr	r3, [r7, #32]
 8006c48:	b29b      	uxth	r3, r3
 8006c4a:	4413      	add	r3, r2
 8006c4c:	b29b      	uxth	r3, r3
 8006c4e:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8006c50:	4619      	mov	r1, r3
 8006c52:	f7ff f859 	bl	8005d08 <Paint_SetPixel>
 8006c56:	e00f      	b.n	8006c78 <Paint_DrawString_CN+0x274>
                                    // Paint_DrawPoint(x + i, y + j, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                } else {
                                    Paint_SetPixel(x + i, y + j, Color_Background);
 8006c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c5a:	b29a      	uxth	r2, r3
 8006c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	4413      	add	r3, r2
 8006c62:	b298      	uxth	r0, r3
 8006c64:	693b      	ldr	r3, [r7, #16]
 8006c66:	b29a      	uxth	r2, r3
 8006c68:	6a3b      	ldr	r3, [r7, #32]
 8006c6a:	b29b      	uxth	r3, r3
 8006c6c:	4413      	add	r3, r2
 8006c6e:	b29b      	uxth	r3, r3
 8006c70:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8006c72:	4619      	mov	r1, r3
 8006c74:	f7ff f848 	bl	8005d08 <Paint_SetPixel>
                                    // Paint_DrawPoint(x + i, y + j, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                }
                            }
                            if (i % 8 == 7) {
 8006c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c7a:	425a      	negs	r2, r3
 8006c7c:	f003 0307 	and.w	r3, r3, #7
 8006c80:	f002 0207 	and.w	r2, r2, #7
 8006c84:	bf58      	it	pl
 8006c86:	4253      	negpl	r3, r2
 8006c88:	2b07      	cmp	r3, #7
 8006c8a:	d102      	bne.n	8006c92 <Paint_DrawString_CN+0x28e>
                                ptr++;
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	3301      	adds	r3, #1
 8006c90:	617b      	str	r3, [r7, #20]
                        for (i = 0; i < font->Width; i++) {
 8006c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c94:	3301      	adds	r3, #1
 8006c96:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	891b      	ldrh	r3, [r3, #8]
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	db9c      	blt.n	8006bde <Paint_DrawString_CN+0x1da>
                            }
                        }
                        if (font->Width % 8 != 0) {
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	891b      	ldrh	r3, [r3, #8]
 8006ca8:	f003 0307 	and.w	r3, r3, #7
 8006cac:	b29b      	uxth	r3, r3
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d002      	beq.n	8006cb8 <Paint_DrawString_CN+0x2b4>
                            ptr++;
 8006cb2:	697b      	ldr	r3, [r7, #20]
 8006cb4:	3301      	adds	r3, #1
 8006cb6:	617b      	str	r3, [r7, #20]
                    for (j = 0; j < font->Height; j++) {
 8006cb8:	6a3b      	ldr	r3, [r7, #32]
 8006cba:	3301      	adds	r3, #1
 8006cbc:	623b      	str	r3, [r7, #32]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	895b      	ldrh	r3, [r3, #10]
 8006cc2:	461a      	mov	r2, r3
 8006cc4:	6a3b      	ldr	r3, [r7, #32]
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	db86      	blt.n	8006bd8 <Paint_DrawString_CN+0x1d4>
                        }
                    }
                    break;
 8006cca:	e009      	b.n	8006ce0 <Paint_DrawString_CN+0x2dc>
            for(Num = 0; Num < font->size; Num++) {
 8006ccc:	69fb      	ldr	r3, [r7, #28]
 8006cce:	3301      	adds	r3, #1
 8006cd0:	61fb      	str	r3, [r7, #28]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	889b      	ldrh	r3, [r3, #4]
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	69fb      	ldr	r3, [r7, #28]
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	f6ff af55 	blt.w	8006b8a <Paint_DrawString_CN+0x186>
                }
            }
            /* Point on the next character */
            p_text += 2;
 8006ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ce2:	3302      	adds	r3, #2
 8006ce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            /* Decrement the column position by 16 */
            x += font->Width;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	891b      	ldrh	r3, [r3, #8]
 8006cea:	461a      	mov	r2, r3
 8006cec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cee:	4413      	add	r3, r2
 8006cf0:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (*p_text != 0) {
 8006cf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cf4:	781b      	ldrb	r3, [r3, #0]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	f47f ae94 	bne.w	8006a24 <Paint_DrawString_CN+0x20>
        }
    }
}
 8006cfc:	bf00      	nop
 8006cfe:	bf00      	nop
 8006d00:	3730      	adds	r7, #48	@ 0x30
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}
	...

08006d08 <Paint_DrawNum>:
    Color_Background : Select the background color
******************************************************************************/
#define  ARRAY_LEN 255
void Paint_DrawNum(UWORD Xpoint, UWORD Ypoint, int32_t Nummber,
                   sEpdFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 8006d08:	b590      	push	{r4, r7, lr}
 8006d0a:	f5ad 7d09 	sub.w	sp, sp, #548	@ 0x224
 8006d0e:	af02      	add	r7, sp, #8
 8006d10:	4604      	mov	r4, r0
 8006d12:	4608      	mov	r0, r1
 8006d14:	f507 7106 	add.w	r1, r7, #536	@ 0x218
 8006d18:	f5a1 7104 	sub.w	r1, r1, #528	@ 0x210
 8006d1c:	600a      	str	r2, [r1, #0]
 8006d1e:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006d22:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8006d26:	6013      	str	r3, [r2, #0]
 8006d28:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006d2c:	f2a3 230a 	subw	r3, r3, #522	@ 0x20a
 8006d30:	4622      	mov	r2, r4
 8006d32:	801a      	strh	r2, [r3, #0]
 8006d34:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006d38:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8006d3c:	4602      	mov	r2, r0
 8006d3e:	801a      	strh	r2, [r3, #0]

    int16_t Num_Bit = 0, Str_Bit = 0;
 8006d40:	2300      	movs	r3, #0
 8006d42:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216
 8006d46:	2300      	movs	r3, #0
 8006d48:	f8a7 3214 	strh.w	r3, [r7, #532]	@ 0x214
    uint8_t Str_Array[ARRAY_LEN] = {0}, Num_Array[ARRAY_LEN] = {0};
 8006d4c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006d50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d54:	2200      	movs	r2, #0
 8006d56:	601a      	str	r2, [r3, #0]
 8006d58:	3304      	adds	r3, #4
 8006d5a:	22fb      	movs	r2, #251	@ 0xfb
 8006d5c:	2100      	movs	r1, #0
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f00d f9c8 	bl	80140f4 <memset>
 8006d64:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006d68:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	601a      	str	r2, [r3, #0]
 8006d70:	3304      	adds	r3, #4
 8006d72:	22fb      	movs	r2, #251	@ 0xfb
 8006d74:	2100      	movs	r1, #0
 8006d76:	4618      	mov	r0, r3
 8006d78:	f00d f9bc 	bl	80140f4 <memset>
    uint8_t *pStr = Str_Array;
 8006d7c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006d80:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 8006d84:	4b46      	ldr	r3, [pc, #280]	@ (8006ea0 <Paint_DrawNum+0x198>)
 8006d86:	889b      	ldrh	r3, [r3, #4]
 8006d88:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006d8c:	f2a2 220a 	subw	r2, r2, #522	@ 0x20a
 8006d90:	8812      	ldrh	r2, [r2, #0]
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d808      	bhi.n	8006da8 <Paint_DrawNum+0xa0>
 8006d96:	4b42      	ldr	r3, [pc, #264]	@ (8006ea0 <Paint_DrawNum+0x198>)
 8006d98:	88db      	ldrh	r3, [r3, #6]
 8006d9a:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006d9e:	f5a2 7203 	sub.w	r2, r2, #524	@ 0x20c
 8006da2:	8812      	ldrh	r2, [r2, #0]
 8006da4:	429a      	cmp	r2, r3
 8006da6:	d903      	bls.n	8006db0 <Paint_DrawNum+0xa8>
        Debug("Paint_DisNum Input exceeds the normal display range\r\n");
 8006da8:	483e      	ldr	r0, [pc, #248]	@ (8006ea4 <Paint_DrawNum+0x19c>)
 8006daa:	f00d f8a3 	bl	8013ef4 <puts>
 8006dae:	e072      	b.n	8006e96 <Paint_DrawNum+0x18e>
        return;
    }

    //Converts a number to a string
    do {
        Num_Array[Num_Bit] = Nummber % 10 + '0';
 8006db0:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006db4:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8006db8:	681a      	ldr	r2, [r3, #0]
 8006dba:	4b3b      	ldr	r3, [pc, #236]	@ (8006ea8 <Paint_DrawNum+0x1a0>)
 8006dbc:	fb83 1302 	smull	r1, r3, r3, r2
 8006dc0:	1099      	asrs	r1, r3, #2
 8006dc2:	17d3      	asrs	r3, r2, #31
 8006dc4:	1ac9      	subs	r1, r1, r3
 8006dc6:	460b      	mov	r3, r1
 8006dc8:	009b      	lsls	r3, r3, #2
 8006dca:	440b      	add	r3, r1
 8006dcc:	005b      	lsls	r3, r3, #1
 8006dce:	1ad1      	subs	r1, r2, r3
 8006dd0:	b2ca      	uxtb	r2, r1
 8006dd2:	f9b7 3216 	ldrsh.w	r3, [r7, #534]	@ 0x216
 8006dd6:	3230      	adds	r2, #48	@ 0x30
 8006dd8:	b2d1      	uxtb	r1, r2
 8006dda:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006dde:	f5a2 7202 	sub.w	r2, r2, #520	@ 0x208
 8006de2:	54d1      	strb	r1, [r2, r3]
        Num_Bit++;
 8006de4:	f9b7 3216 	ldrsh.w	r3, [r7, #534]	@ 0x216
 8006de8:	b29b      	uxth	r3, r3
 8006dea:	3301      	adds	r3, #1
 8006dec:	b29b      	uxth	r3, r3
 8006dee:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216
        Nummber /= 10;
 8006df2:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006df6:	f5a3 7204 	sub.w	r2, r3, #528	@ 0x210
 8006dfa:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006dfe:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4928      	ldr	r1, [pc, #160]	@ (8006ea8 <Paint_DrawNum+0x1a0>)
 8006e06:	fb81 0103 	smull	r0, r1, r1, r3
 8006e0a:	1089      	asrs	r1, r1, #2
 8006e0c:	17db      	asrs	r3, r3, #31
 8006e0e:	1acb      	subs	r3, r1, r3
 8006e10:	6013      	str	r3, [r2, #0]
    } while(Nummber);
 8006e12:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006e16:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d1c7      	bne.n	8006db0 <Paint_DrawNum+0xa8>
    

    //The string is inverted
    while (Num_Bit > 0) {
 8006e20:	e01c      	b.n	8006e5c <Paint_DrawNum+0x154>
        Str_Array[Str_Bit] = Num_Array[Num_Bit - 1];
 8006e22:	f9b7 3216 	ldrsh.w	r3, [r7, #534]	@ 0x216
 8006e26:	1e5a      	subs	r2, r3, #1
 8006e28:	f9b7 3214 	ldrsh.w	r3, [r7, #532]	@ 0x214
 8006e2c:	f507 7106 	add.w	r1, r7, #536	@ 0x218
 8006e30:	f5a1 7102 	sub.w	r1, r1, #520	@ 0x208
 8006e34:	5c89      	ldrb	r1, [r1, r2]
 8006e36:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006e3a:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8006e3e:	54d1      	strb	r1, [r2, r3]
        Str_Bit ++;
 8006e40:	f9b7 3214 	ldrsh.w	r3, [r7, #532]	@ 0x214
 8006e44:	b29b      	uxth	r3, r3
 8006e46:	3301      	adds	r3, #1
 8006e48:	b29b      	uxth	r3, r3
 8006e4a:	f8a7 3214 	strh.w	r3, [r7, #532]	@ 0x214
        Num_Bit --;
 8006e4e:	f9b7 3216 	ldrsh.w	r3, [r7, #534]	@ 0x216
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	3b01      	subs	r3, #1
 8006e56:	b29b      	uxth	r3, r3
 8006e58:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216
    while (Num_Bit > 0) {
 8006e5c:	f9b7 3216 	ldrsh.w	r3, [r7, #534]	@ 0x216
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	dcde      	bgt.n	8006e22 <Paint_DrawNum+0x11a>
    }

    //show
    Paint_DrawString_EN(Xpoint, Ypoint, (const char*)pStr, Font, Color_Background, Color_Foreground);
 8006e64:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006e68:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8006e6c:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006e70:	f5a2 7203 	sub.w	r2, r2, #524	@ 0x20c
 8006e74:	8811      	ldrh	r1, [r2, #0]
 8006e76:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006e7a:	f2a2 220a 	subw	r2, r2, #522	@ 0x20a
 8006e7e:	8810      	ldrh	r0, [r2, #0]
 8006e80:	f8b7 2228 	ldrh.w	r2, [r7, #552]	@ 0x228
 8006e84:	9201      	str	r2, [sp, #4]
 8006e86:	f8b7 222c 	ldrh.w	r2, [r7, #556]	@ 0x22c
 8006e8a:	9200      	str	r2, [sp, #0]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
 8006e92:	f7ff fd63 	bl	800695c <Paint_DrawString_EN>
}
 8006e96:	f507 7707 	add.w	r7, r7, #540	@ 0x21c
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd90      	pop	{r4, r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	2000090c 	.word	0x2000090c
 8006ea4:	080179cc 	.word	0x080179cc
 8006ea8:	66666667 	.word	0x66666667

08006eac <Paint_DrawTime>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawTime(UWORD Xstart, UWORD Ystart, PAINT_TIME *pTime, sEpdFONT* Font,
                    UWORD Color_Foreground, UWORD Color_Background)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b08a      	sub	sp, #40	@ 0x28
 8006eb0:	af02      	add	r7, sp, #8
 8006eb2:	60ba      	str	r2, [r7, #8]
 8006eb4:	607b      	str	r3, [r7, #4]
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	81fb      	strh	r3, [r7, #14]
 8006eba:	460b      	mov	r3, r1
 8006ebc:	81bb      	strh	r3, [r7, #12]
    uint8_t value[10] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9'};
 8006ebe:	4a76      	ldr	r2, [pc, #472]	@ (8007098 <Paint_DrawTime+0x1ec>)
 8006ec0:	f107 0314 	add.w	r3, r7, #20
 8006ec4:	ca07      	ldmia	r2, {r0, r1, r2}
 8006ec6:	c303      	stmia	r3!, {r0, r1}
 8006ec8:	801a      	strh	r2, [r3, #0]

    UWORD Dx = Font->Width;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	889b      	ldrh	r3, [r3, #4]
 8006ece:	83fb      	strh	r3, [r7, #30]

    //Write data into the cache
    Paint_DrawChar(Xstart                           , Ystart, value[pTime->Hour / 10], Font, Color_Background, Color_Foreground);
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	791b      	ldrb	r3, [r3, #4]
 8006ed4:	4a71      	ldr	r2, [pc, #452]	@ (800709c <Paint_DrawTime+0x1f0>)
 8006ed6:	fba2 2303 	umull	r2, r3, r2, r3
 8006eda:	08db      	lsrs	r3, r3, #3
 8006edc:	b2db      	uxtb	r3, r3
 8006ede:	3320      	adds	r3, #32
 8006ee0:	443b      	add	r3, r7
 8006ee2:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8006ee6:	89b9      	ldrh	r1, [r7, #12]
 8006ee8:	89f8      	ldrh	r0, [r7, #14]
 8006eea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006eec:	9301      	str	r3, [sp, #4]
 8006eee:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006ef0:	9300      	str	r3, [sp, #0]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	f7ff fc8a 	bl	800680c <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx                      , Ystart, value[pTime->Hour % 10], Font, Color_Background, Color_Foreground);
 8006ef8:	89fa      	ldrh	r2, [r7, #14]
 8006efa:	8bfb      	ldrh	r3, [r7, #30]
 8006efc:	4413      	add	r3, r2
 8006efe:	b298      	uxth	r0, r3
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	791a      	ldrb	r2, [r3, #4]
 8006f04:	4b65      	ldr	r3, [pc, #404]	@ (800709c <Paint_DrawTime+0x1f0>)
 8006f06:	fba3 1302 	umull	r1, r3, r3, r2
 8006f0a:	08d9      	lsrs	r1, r3, #3
 8006f0c:	460b      	mov	r3, r1
 8006f0e:	009b      	lsls	r3, r3, #2
 8006f10:	440b      	add	r3, r1
 8006f12:	005b      	lsls	r3, r3, #1
 8006f14:	1ad3      	subs	r3, r2, r3
 8006f16:	b2db      	uxtb	r3, r3
 8006f18:	3320      	adds	r3, #32
 8006f1a:	443b      	add	r3, r7
 8006f1c:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8006f20:	89b9      	ldrh	r1, [r7, #12]
 8006f22:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006f24:	9301      	str	r3, [sp, #4]
 8006f26:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006f28:	9300      	str	r3, [sp, #0]
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	f7ff fc6e 	bl	800680c <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx  + Dx / 4 + Dx / 2   , Ystart, ':'                    , Font, Color_Background, Color_Foreground);
 8006f30:	89fa      	ldrh	r2, [r7, #14]
 8006f32:	8bfb      	ldrh	r3, [r7, #30]
 8006f34:	4413      	add	r3, r2
 8006f36:	b29a      	uxth	r2, r3
 8006f38:	8bfb      	ldrh	r3, [r7, #30]
 8006f3a:	089b      	lsrs	r3, r3, #2
 8006f3c:	b29b      	uxth	r3, r3
 8006f3e:	4413      	add	r3, r2
 8006f40:	b29a      	uxth	r2, r3
 8006f42:	8bfb      	ldrh	r3, [r7, #30]
 8006f44:	085b      	lsrs	r3, r3, #1
 8006f46:	b29b      	uxth	r3, r3
 8006f48:	4413      	add	r3, r2
 8006f4a:	b298      	uxth	r0, r3
 8006f4c:	89b9      	ldrh	r1, [r7, #12]
 8006f4e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006f50:	9301      	str	r3, [sp, #4]
 8006f52:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006f54:	9300      	str	r3, [sp, #0]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	223a      	movs	r2, #58	@ 0x3a
 8006f5a:	f7ff fc57 	bl	800680c <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx * 2 + Dx / 2         , Ystart, value[pTime->Min / 10] , Font, Color_Background, Color_Foreground);
 8006f5e:	8bfb      	ldrh	r3, [r7, #30]
 8006f60:	005b      	lsls	r3, r3, #1
 8006f62:	b29a      	uxth	r2, r3
 8006f64:	89fb      	ldrh	r3, [r7, #14]
 8006f66:	4413      	add	r3, r2
 8006f68:	b29a      	uxth	r2, r3
 8006f6a:	8bfb      	ldrh	r3, [r7, #30]
 8006f6c:	085b      	lsrs	r3, r3, #1
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	4413      	add	r3, r2
 8006f72:	b298      	uxth	r0, r3
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	795b      	ldrb	r3, [r3, #5]
 8006f78:	4a48      	ldr	r2, [pc, #288]	@ (800709c <Paint_DrawTime+0x1f0>)
 8006f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8006f7e:	08db      	lsrs	r3, r3, #3
 8006f80:	b2db      	uxtb	r3, r3
 8006f82:	3320      	adds	r3, #32
 8006f84:	443b      	add	r3, r7
 8006f86:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8006f8a:	89b9      	ldrh	r1, [r7, #12]
 8006f8c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006f8e:	9301      	str	r3, [sp, #4]
 8006f90:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006f92:	9300      	str	r3, [sp, #0]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	f7ff fc39 	bl	800680c <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx * 3 + Dx / 2         , Ystart, value[pTime->Min % 10] , Font, Color_Background, Color_Foreground);
 8006f9a:	8bfb      	ldrh	r3, [r7, #30]
 8006f9c:	461a      	mov	r2, r3
 8006f9e:	0052      	lsls	r2, r2, #1
 8006fa0:	4413      	add	r3, r2
 8006fa2:	b29a      	uxth	r2, r3
 8006fa4:	89fb      	ldrh	r3, [r7, #14]
 8006fa6:	4413      	add	r3, r2
 8006fa8:	b29a      	uxth	r2, r3
 8006faa:	8bfb      	ldrh	r3, [r7, #30]
 8006fac:	085b      	lsrs	r3, r3, #1
 8006fae:	b29b      	uxth	r3, r3
 8006fb0:	4413      	add	r3, r2
 8006fb2:	b298      	uxth	r0, r3
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	795a      	ldrb	r2, [r3, #5]
 8006fb8:	4b38      	ldr	r3, [pc, #224]	@ (800709c <Paint_DrawTime+0x1f0>)
 8006fba:	fba3 1302 	umull	r1, r3, r3, r2
 8006fbe:	08d9      	lsrs	r1, r3, #3
 8006fc0:	460b      	mov	r3, r1
 8006fc2:	009b      	lsls	r3, r3, #2
 8006fc4:	440b      	add	r3, r1
 8006fc6:	005b      	lsls	r3, r3, #1
 8006fc8:	1ad3      	subs	r3, r2, r3
 8006fca:	b2db      	uxtb	r3, r3
 8006fcc:	3320      	adds	r3, #32
 8006fce:	443b      	add	r3, r7
 8006fd0:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8006fd4:	89b9      	ldrh	r1, [r7, #12]
 8006fd6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006fd8:	9301      	str	r3, [sp, #4]
 8006fda:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006fdc:	9300      	str	r3, [sp, #0]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	f7ff fc14 	bl	800680c <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx * 4 + Dx / 2 - Dx / 4, Ystart, ':'                    , Font, Color_Background, Color_Foreground);
 8006fe4:	8bfb      	ldrh	r3, [r7, #30]
 8006fe6:	009b      	lsls	r3, r3, #2
 8006fe8:	b29a      	uxth	r2, r3
 8006fea:	89fb      	ldrh	r3, [r7, #14]
 8006fec:	4413      	add	r3, r2
 8006fee:	b29a      	uxth	r2, r3
 8006ff0:	8bfb      	ldrh	r3, [r7, #30]
 8006ff2:	085b      	lsrs	r3, r3, #1
 8006ff4:	b29b      	uxth	r3, r3
 8006ff6:	4413      	add	r3, r2
 8006ff8:	b29a      	uxth	r2, r3
 8006ffa:	8bfb      	ldrh	r3, [r7, #30]
 8006ffc:	089b      	lsrs	r3, r3, #2
 8006ffe:	b29b      	uxth	r3, r3
 8007000:	1ad3      	subs	r3, r2, r3
 8007002:	b298      	uxth	r0, r3
 8007004:	89b9      	ldrh	r1, [r7, #12]
 8007006:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007008:	9301      	str	r3, [sp, #4]
 800700a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800700c:	9300      	str	r3, [sp, #0]
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	223a      	movs	r2, #58	@ 0x3a
 8007012:	f7ff fbfb 	bl	800680c <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx * 5                  , Ystart, value[pTime->Sec / 10] , Font, Color_Background, Color_Foreground);
 8007016:	8bfb      	ldrh	r3, [r7, #30]
 8007018:	461a      	mov	r2, r3
 800701a:	0092      	lsls	r2, r2, #2
 800701c:	4413      	add	r3, r2
 800701e:	b29a      	uxth	r2, r3
 8007020:	89fb      	ldrh	r3, [r7, #14]
 8007022:	4413      	add	r3, r2
 8007024:	b298      	uxth	r0, r3
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	799b      	ldrb	r3, [r3, #6]
 800702a:	4a1c      	ldr	r2, [pc, #112]	@ (800709c <Paint_DrawTime+0x1f0>)
 800702c:	fba2 2303 	umull	r2, r3, r2, r3
 8007030:	08db      	lsrs	r3, r3, #3
 8007032:	b2db      	uxtb	r3, r3
 8007034:	3320      	adds	r3, #32
 8007036:	443b      	add	r3, r7
 8007038:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800703c:	89b9      	ldrh	r1, [r7, #12]
 800703e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007040:	9301      	str	r3, [sp, #4]
 8007042:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007044:	9300      	str	r3, [sp, #0]
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f7ff fbe0 	bl	800680c <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx * 6                  , Ystart, value[pTime->Sec % 10] , Font, Color_Background, Color_Foreground);
 800704c:	8bfb      	ldrh	r3, [r7, #30]
 800704e:	461a      	mov	r2, r3
 8007050:	0052      	lsls	r2, r2, #1
 8007052:	4413      	add	r3, r2
 8007054:	005b      	lsls	r3, r3, #1
 8007056:	b29a      	uxth	r2, r3
 8007058:	89fb      	ldrh	r3, [r7, #14]
 800705a:	4413      	add	r3, r2
 800705c:	b298      	uxth	r0, r3
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	799a      	ldrb	r2, [r3, #6]
 8007062:	4b0e      	ldr	r3, [pc, #56]	@ (800709c <Paint_DrawTime+0x1f0>)
 8007064:	fba3 1302 	umull	r1, r3, r3, r2
 8007068:	08d9      	lsrs	r1, r3, #3
 800706a:	460b      	mov	r3, r1
 800706c:	009b      	lsls	r3, r3, #2
 800706e:	440b      	add	r3, r1
 8007070:	005b      	lsls	r3, r3, #1
 8007072:	1ad3      	subs	r3, r2, r3
 8007074:	b2db      	uxtb	r3, r3
 8007076:	3320      	adds	r3, #32
 8007078:	443b      	add	r3, r7
 800707a:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800707e:	89b9      	ldrh	r1, [r7, #12]
 8007080:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007082:	9301      	str	r3, [sp, #4]
 8007084:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007086:	9300      	str	r3, [sp, #0]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	f7ff fbbf 	bl	800680c <Paint_DrawChar>
}
 800708e:	bf00      	nop
 8007090:	3720      	adds	r7, #32
 8007092:	46bd      	mov	sp, r7
 8007094:	bd80      	pop	{r7, pc}
 8007096:	bf00      	nop
 8007098:	08017a08 	.word	0x08017a08
 800709c:	cccccccd 	.word	0xcccccccd

080070a0 <Paint_DrawBitMap>:
info:
    Use a computer to convert the image into a corresponding array,
    and then embed the array directly into Imagedata.cpp as a .c file.
******************************************************************************/
void Paint_DrawBitMap(const unsigned char* image_buffer)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b085      	sub	sp, #20
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
    UWORD x, y;
    UDOUBLE Addr = 0;
 80070a8:	2300      	movs	r3, #0
 80070aa:	60bb      	str	r3, [r7, #8]

    for (y = 0; y < Paint.HeightByte; y++) {
 80070ac:	2300      	movs	r3, #0
 80070ae:	81bb      	strh	r3, [r7, #12]
 80070b0:	e01e      	b.n	80070f0 <Paint_DrawBitMap+0x50>
        for (x = 0; x < Paint.WidthByte; x++) {//8 pixel =  1 byte
 80070b2:	2300      	movs	r3, #0
 80070b4:	81fb      	strh	r3, [r7, #14]
 80070b6:	e013      	b.n	80070e0 <Paint_DrawBitMap+0x40>
            Addr = x + y * Paint.WidthByte;
 80070b8:	89fa      	ldrh	r2, [r7, #14]
 80070ba:	89bb      	ldrh	r3, [r7, #12]
 80070bc:	4912      	ldr	r1, [pc, #72]	@ (8007108 <Paint_DrawBitMap+0x68>)
 80070be:	8a49      	ldrh	r1, [r1, #18]
 80070c0:	fb01 f303 	mul.w	r3, r1, r3
 80070c4:	4413      	add	r3, r2
 80070c6:	60bb      	str	r3, [r7, #8]
            Paint.Image[Addr] = (unsigned char)image_buffer[Addr];
 80070c8:	687a      	ldr	r2, [r7, #4]
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	441a      	add	r2, r3
 80070ce:	4b0e      	ldr	r3, [pc, #56]	@ (8007108 <Paint_DrawBitMap+0x68>)
 80070d0:	6819      	ldr	r1, [r3, #0]
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	440b      	add	r3, r1
 80070d6:	7812      	ldrb	r2, [r2, #0]
 80070d8:	701a      	strb	r2, [r3, #0]
        for (x = 0; x < Paint.WidthByte; x++) {//8 pixel =  1 byte
 80070da:	89fb      	ldrh	r3, [r7, #14]
 80070dc:	3301      	adds	r3, #1
 80070de:	81fb      	strh	r3, [r7, #14]
 80070e0:	4b09      	ldr	r3, [pc, #36]	@ (8007108 <Paint_DrawBitMap+0x68>)
 80070e2:	8a5b      	ldrh	r3, [r3, #18]
 80070e4:	89fa      	ldrh	r2, [r7, #14]
 80070e6:	429a      	cmp	r2, r3
 80070e8:	d3e6      	bcc.n	80070b8 <Paint_DrawBitMap+0x18>
    for (y = 0; y < Paint.HeightByte; y++) {
 80070ea:	89bb      	ldrh	r3, [r7, #12]
 80070ec:	3301      	adds	r3, #1
 80070ee:	81bb      	strh	r3, [r7, #12]
 80070f0:	4b05      	ldr	r3, [pc, #20]	@ (8007108 <Paint_DrawBitMap+0x68>)
 80070f2:	8a9b      	ldrh	r3, [r3, #20]
 80070f4:	89ba      	ldrh	r2, [r7, #12]
 80070f6:	429a      	cmp	r2, r3
 80070f8:	d3db      	bcc.n	80070b2 <Paint_DrawBitMap+0x12>
        }
    }
}
 80070fa:	bf00      	nop
 80070fc:	bf00      	nop
 80070fe:	3714      	adds	r7, #20
 8007100:	46bd      	mov	sp, r7
 8007102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007106:	4770      	bx	lr
 8007108:	2000090c 	.word	0x2000090c

0800710c <vRadioDCTimerConfig>:
 * 
 * @param
 * 
 */
void vRadioDCTimerConfig( void )
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b082      	sub	sp, #8
 8007110:	af00      	add	r7, sp, #0
	WORK_MODE_CFG * run_mode_ptr = &radio_cmt.work_mode_cfg;
 8007112:	4b28      	ldr	r3, [pc, #160]	@ (80071b4 <vRadioDCTimerConfig+0xa8>)
 8007114:	607b      	str	r3, [r7, #4]

	run_mode_ptr->SLEEP_TIMER_R = 0;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2200      	movs	r2, #0
 800711a:	731a      	strb	r2, [r3, #12]
	run_mode_ptr->SLEEP_TIMER_M = CMT_SLEEP_TIME;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2280      	movs	r2, #128	@ 0x80
 8007120:	815a      	strh	r2, [r3, #10]

	// run_mode_ptr->RX_TIMER_T1_R = 0;
	// run_mode_ptr->RX_TIMER_T1_M = CMT_RX_T1_TIME;
	run_mode_ptr->RX_TIMER_T1_R = 2;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2202      	movs	r2, #2
 8007126:	741a      	strb	r2, [r3, #16]
	run_mode_ptr->RX_TIMER_T1_M = CMT_RX_R2_T1_TIME;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	22c8      	movs	r2, #200	@ 0xc8
 800712c:	81da      	strh	r2, [r3, #14]

	run_mode_ptr->RX_TIMER_T2_R = 0;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2200      	movs	r2, #0
 8007132:	751a      	strb	r2, [r3, #20]
	run_mode_ptr->RX_TIMER_T2_M = CMT_RX_R2_T2_TIME;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f640 52ac 	movw	r2, #3500	@ 0xdac
 800713a:	825a      	strh	r2, [r3, #18]


	vRadioWriteReg( CMT2310A_CTL_REG_99, ( uint8_t )( run_mode_ptr->SLEEP_TIMER_M ) );
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	895b      	ldrh	r3, [r3, #10]
 8007140:	b2db      	uxtb	r3, r3
 8007142:	4619      	mov	r1, r3
 8007144:	2063      	movs	r0, #99	@ 0x63
 8007146:	f000 faaa 	bl	800769e <vRadioWriteReg>
	vRadioWriteReg( CMT2310A_CTL_REG_100, ( uint8_t )( ( ( run_mode_ptr->SLEEP_TIMER_M >> 3 ) & 0xe0 )|( run_mode_ptr->SLEEP_TIMER_R & 0x1f ) ) );
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	895b      	ldrh	r3, [r3, #10]
 800714e:	08db      	lsrs	r3, r3, #3
 8007150:	b29b      	uxth	r3, r3
 8007152:	b25b      	sxtb	r3, r3
 8007154:	f023 031f 	bic.w	r3, r3, #31
 8007158:	b25a      	sxtb	r2, r3
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	7b1b      	ldrb	r3, [r3, #12]
 800715e:	b25b      	sxtb	r3, r3
 8007160:	f003 031f 	and.w	r3, r3, #31
 8007164:	b25b      	sxtb	r3, r3
 8007166:	4313      	orrs	r3, r2
 8007168:	b25b      	sxtb	r3, r3
 800716a:	b2db      	uxtb	r3, r3
 800716c:	4619      	mov	r1, r3
 800716e:	2064      	movs	r0, #100	@ 0x64
 8007170:	f000 fa95 	bl	800769e <vRadioWriteReg>

	vRadioWriteReg( CMT2310A_CTL_REG_101, ( uint8_t )( run_mode_ptr->RX_TIMER_T1_M ) );
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	89db      	ldrh	r3, [r3, #14]
 8007178:	b2db      	uxtb	r3, r3
 800717a:	4619      	mov	r1, r3
 800717c:	2065      	movs	r0, #101	@ 0x65
 800717e:	f000 fa8e 	bl	800769e <vRadioWriteReg>
	vRadioWriteReg( CMT2310A_CTL_REG_102, ( uint8_t )( ( ( run_mode_ptr->RX_TIMER_T1_M >> 3 ) & 0xe0 )|( run_mode_ptr->RX_TIMER_T1_R & 0x1f ) ) );
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	89db      	ldrh	r3, [r3, #14]
 8007186:	08db      	lsrs	r3, r3, #3
 8007188:	b29b      	uxth	r3, r3
 800718a:	b25b      	sxtb	r3, r3
 800718c:	f023 031f 	bic.w	r3, r3, #31
 8007190:	b25a      	sxtb	r2, r3
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	7c1b      	ldrb	r3, [r3, #16]
 8007196:	b25b      	sxtb	r3, r3
 8007198:	f003 031f 	and.w	r3, r3, #31
 800719c:	b25b      	sxtb	r3, r3
 800719e:	4313      	orrs	r3, r2
 80071a0:	b25b      	sxtb	r3, r3
 80071a2:	b2db      	uxtb	r3, r3
 80071a4:	4619      	mov	r1, r3
 80071a6:	2066      	movs	r0, #102	@ 0x66
 80071a8:	f000 fa79 	bl	800769e <vRadioWriteReg>
	vRadioReadReg( CMT2310A_CTL_REG_101, &ctrl_reg_101 );
	vRadioReadReg( CMT2310A_CTL_REG_102, &ctrl_reg_102 );
	vRadioReadReg( CMT2310A_CTL_REG_103, &ctrl_reg_103 );
	vRadioReadReg( CMT2310A_CTL_REG_104, &ctrl_reg_104 );
#endif
}
 80071ac:	bf00      	nop
 80071ae:	3708      	adds	r7, #8
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bd80      	pop	{r7, pc}
 80071b4:	20000978 	.word	0x20000978

080071b8 <vRadioRxInit>:
 * 
 * @param
 * 
 */
void vRadioRxInit( void )
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	af00      	add	r7, sp, #0
	vRadioSoftReset();
 80071bc:	f000 fb88 	bl	80078d0 <vRadioSoftReset>
#if 0
	vRadioConfigPageReg( 0, g_cmt2310a_434_mode7_cdrcnt_page0, CMT2310A_PAGE0_SIZE );
	vRadioConfigPageReg( 1, g_cmt2310a_434_mode7_cdrcnt_page1, CMT2310A_PAGE1_SIZE );
#endif
#if (FREQ_BAND_CURR == FREQ_BAND_433M)
	vRadioConfigPageReg( 0, g_cmt2310a_434_mode7_cdrcnt_rssi124_page0, CMT2310A_PAGE0_SIZE );
 80071c0:	2250      	movs	r2, #80	@ 0x50
 80071c2:	4989      	ldr	r1, [pc, #548]	@ (80073e8 <vRadioRxInit+0x230>)
 80071c4:	2000      	movs	r0, #0
 80071c6:	f001 f865 	bl	8008294 <vRadioConfigPageReg>
	vRadioConfigPageReg( 1, g_cmt2310a_434_mode7_cdrcnt_rssi124_page1, CMT2310A_PAGE1_SIZE );
 80071ca:	2270      	movs	r2, #112	@ 0x70
 80071cc:	4987      	ldr	r1, [pc, #540]	@ (80073ec <vRadioRxInit+0x234>)
 80071ce:	2001      	movs	r0, #1
 80071d0:	f001 f860 	bl	8008294 <vRadioConfigPageReg>
#elif (FREQ_BAND_CURR == FREQ_BAND_429M)
	vRadioConfigPageReg( 0, g_cmt2310a_429_mode7_cdrcnt_rssi124_page0, CMT2310A_PAGE0_SIZE );
	vRadioConfigPageReg( 1, g_cmt2310a_429_mode7_cdrcnt_rssi124_page1, CMT2310A_PAGE1_SIZE );
#endif

	vRadioSetNirq( CMT2310A_nIRQ_TCXO );
 80071d4:	2004      	movs	r0, #4
 80071d6:	f000 fb0d 	bl	80077f4 <vRadioSetNirq>
	vRadioSelTcxoDrv( 0 );
 80071da:	2000      	movs	r0, #0
 80071dc:	f000 fb19 	bl	8007812 <vRadioSelTcxoDrv>

	vRadioPowerUpBoot();
 80071e0:	f000 fb6e 	bl	80078c0 <vRadioPowerUpBoot>
	RF_Delay(10);
 80071e4:	200a      	movs	r0, #10
 80071e6:	f7fa fb25 	bl	8001834 <HAL_Delay>

	bRadioGoStandby();
 80071ea:	f000 ffc8 	bl	800817e <bRadioGoStandby>
	RF_Delay(2);
 80071ee:	2002      	movs	r0, #2
 80071f0:	f7fa fb20 	bl	8001834 <HAL_Delay>
	bRadioApiCommand( 0x02 );
 80071f4:	2002      	movs	r0, #2
 80071f6:	f000 ff66 	bl	80080c6 <bRadioApiCommand>
	RF_Delay(10);
 80071fa:	200a      	movs	r0, #10
 80071fc:	f7fa fb1a 	bl	8001834 <HAL_Delay>
	bRadioApiCommand( 0x01 );
 8007200:	2001      	movs	r0, #1
 8007202:	f000 ff60 	bl	80080c6 <bRadioApiCommand>

	vRadioCapLoad( 2 );
 8007206:	2002      	movs	r0, #2
 8007208:	f000 fbac 	bl	8007964 <vRadioCapLoad>
	while ( bRadioIsExist() == RESET )
 800720c:	e003      	b.n	8007216 <vRadioRxInit+0x5e>
	{
		RF_Delay(1000);
 800720e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8007212:	f7fa fb0f 	bl	8001834 <HAL_Delay>
	while ( bRadioIsExist() == RESET )
 8007216:	f001 f855 	bl	80082c4 <bRadioIsExist>
 800721a:	4603      	mov	r3, r0
 800721c:	2b00      	cmp	r3, #0
 800721e:	d0f6      	beq.n	800720e <vRadioRxInit+0x56>
	} 

	// GPIOn setting
	vRadioSetGpio0( CMT2310A_GPIO0_INT1 );
 8007220:	2001      	movs	r0, #1
 8007222:	f000 fa8d 	bl	8007740 <vRadioSetGpio0>
	vRadioSetGpio1( CMT2310A_GPIO1_INT2 );
 8007226:	2010      	movs	r0, #16
 8007228:	f000 fa99 	bl	800775e <vRadioSetGpio1>
#if 0
	vRadioSetGpio2( CMT2310A_GPIO2_DCLK );
	vRadioSetGpio3( CMT2310A_GPIO3_DOUT );
	vRadioSetGpio4( CMT2310A_GPIO4_DIN );
#else
	vRadioSetGpio2( CMT2310A_GPIO2_INT3 );
 800722c:	2006      	movs	r0, #6
 800722e:	f000 faa5 	bl	800777c <vRadioSetGpio2>
	vRadioSetGpio3( CMT2310A_GPIO3_DCLK );
 8007232:	2010      	movs	r0, #16
 8007234:	f000 fab1 	bl	800779a <vRadioSetGpio3>
	vRadioSetGpio4( CMT2310A_GPIO4_DOUT );
 8007238:	2000      	movs	r0, #0
 800723a:	f000 fabd 	bl	80077b8 <vRadioSetGpio4>
#endif
	vRadioSetGpio5( CMT2310A_GPIO5_nRST );
 800723e:	2000      	movs	r0, #0
 8007240:	f000 fac9 	bl	80077d6 <vRadioSetGpio5>

	vRadioSetInt1Sel( INT_SRC_PREAM_PASS );
 8007244:	2003      	movs	r0, #3
 8007246:	f000 feb7 	bl	8007fb8 <vRadioSetInt1Sel>
	vRadioSetInt2Sel( INT_SRC_RX_TMO );
 800724a:	200a      	movs	r0, #10
 800724c:	f000 fec3 	bl	8007fd6 <vRadioSetInt2Sel>

	vRadioSetInt1Polar( RESET );
 8007250:	2000      	movs	r0, #0
 8007252:	f000 fecf 	bl	8007ff4 <vRadioSetInt1Polar>
	vRadioSetInt2Polar( RESET );
 8007256:	2000      	movs	r0, #0
 8007258:	f000 fee3 	bl	8008022 <vRadioSetInt2Polar>
	vRadioSetInt3Polar( RESET );
 800725c:	2000      	movs	r0, #0
 800725e:	f000 fef7 	bl	8008050 <vRadioSetInt3Polar>

	//interrupt source enable config
	radio_cmt.int_src_en._BITS.PKT_DONE_EN = 0;
 8007262:	4a63      	ldr	r2, [pc, #396]	@ (80073f0 <vRadioRxInit+0x238>)
 8007264:	7813      	ldrb	r3, [r2, #0]
 8007266:	f36f 0300 	bfc	r3, #0, #1
 800726a:	7013      	strb	r3, [r2, #0]
	radio_cmt.int_src_en._BITS.CRC_PASS_EN = 0;
 800726c:	4a60      	ldr	r2, [pc, #384]	@ (80073f0 <vRadioRxInit+0x238>)
 800726e:	7813      	ldrb	r3, [r2, #0]
 8007270:	f36f 0341 	bfc	r3, #1, #1
 8007274:	7013      	strb	r3, [r2, #0]
	radio_cmt.int_src_en._BITS.ADDR_PASS_EN = 0;
 8007276:	4a5e      	ldr	r2, [pc, #376]	@ (80073f0 <vRadioRxInit+0x238>)
 8007278:	7813      	ldrb	r3, [r2, #0]
 800727a:	f36f 0382 	bfc	r3, #2, #1
 800727e:	7013      	strb	r3, [r2, #0]
	radio_cmt.int_src_en._BITS.SYNC_PASS_EN = 1;
 8007280:	4a5b      	ldr	r2, [pc, #364]	@ (80073f0 <vRadioRxInit+0x238>)
 8007282:	7813      	ldrb	r3, [r2, #0]
 8007284:	f043 0308 	orr.w	r3, r3, #8
 8007288:	7013      	strb	r3, [r2, #0]
	radio_cmt.int_src_en._BITS.PREAM_PASS_EN = 1;
 800728a:	4a59      	ldr	r2, [pc, #356]	@ (80073f0 <vRadioRxInit+0x238>)
 800728c:	7813      	ldrb	r3, [r2, #0]
 800728e:	f043 0310 	orr.w	r3, r3, #16
 8007292:	7013      	strb	r3, [r2, #0]
	radio_cmt.int_src_en._BITS.TX_DONE_EN = 0;
 8007294:	4a56      	ldr	r2, [pc, #344]	@ (80073f0 <vRadioRxInit+0x238>)
 8007296:	7813      	ldrb	r3, [r2, #0]
 8007298:	f36f 1345 	bfc	r3, #5, #1
 800729c:	7013      	strb	r3, [r2, #0]
	radio_cmt.int_src_en._BITS.RX_TOUT_EN = 1;
 800729e:	4a54      	ldr	r2, [pc, #336]	@ (80073f0 <vRadioRxInit+0x238>)
 80072a0:	7813      	ldrb	r3, [r2, #0]
 80072a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072a6:	7013      	strb	r3, [r2, #0]
	radio_cmt.int_src_en._BITS.LD_STOP_EN = 0;
 80072a8:	4a51      	ldr	r2, [pc, #324]	@ (80073f0 <vRadioRxInit+0x238>)
 80072aa:	7853      	ldrb	r3, [r2, #1]
 80072ac:	f36f 0300 	bfc	r3, #0, #1
 80072b0:	7053      	strb	r3, [r2, #1]
	radio_cmt.int_src_en._BITS.LBD_STOP_EN = 0;
 80072b2:	4a4f      	ldr	r2, [pc, #316]	@ (80073f0 <vRadioRxInit+0x238>)
 80072b4:	7853      	ldrb	r3, [r2, #1]
 80072b6:	f36f 0341 	bfc	r3, #1, #1
 80072ba:	7053      	strb	r3, [r2, #1]
	radio_cmt.int_src_en._BITS.LBD_STAT_EN = 0;
 80072bc:	4a4c      	ldr	r2, [pc, #304]	@ (80073f0 <vRadioRxInit+0x238>)
 80072be:	7853      	ldrb	r3, [r2, #1]
 80072c0:	f36f 0382 	bfc	r3, #2, #1
 80072c4:	7053      	strb	r3, [r2, #1]
	radio_cmt.int_src_en._BITS.PKT_ERR_EN = 0;
 80072c6:	4a4a      	ldr	r2, [pc, #296]	@ (80073f0 <vRadioRxInit+0x238>)
 80072c8:	7853      	ldrb	r3, [r2, #1]
 80072ca:	f36f 03c3 	bfc	r3, #3, #1
 80072ce:	7053      	strb	r3, [r2, #1]
	radio_cmt.int_src_en._BITS.RSSI_COLL_EN = 0;
 80072d0:	4a47      	ldr	r2, [pc, #284]	@ (80073f0 <vRadioRxInit+0x238>)
 80072d2:	7853      	ldrb	r3, [r2, #1]
 80072d4:	f36f 1304 	bfc	r3, #4, #1
 80072d8:	7053      	strb	r3, [r2, #1]
	radio_cmt.int_src_en._BITS.OP_CMD_FAILED_EN = 0;
 80072da:	4a45      	ldr	r2, [pc, #276]	@ (80073f0 <vRadioRxInit+0x238>)
 80072dc:	7853      	ldrb	r3, [r2, #1]
 80072de:	f36f 1345 	bfc	r3, #5, #1
 80072e2:	7053      	strb	r3, [r2, #1]
	radio_cmt.int_src_en._BITS.RSSI_PJD_EN = 1;
 80072e4:	4a42      	ldr	r2, [pc, #264]	@ (80073f0 <vRadioRxInit+0x238>)
 80072e6:	7853      	ldrb	r3, [r2, #1]
 80072e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072ec:	7053      	strb	r3, [r2, #1]
	radio_cmt.int_src_en._BITS.SEQ_MATCH_EN = 0;
 80072ee:	4a40      	ldr	r2, [pc, #256]	@ (80073f0 <vRadioRxInit+0x238>)
 80072f0:	7893      	ldrb	r3, [r2, #2]
 80072f2:	f36f 0300 	bfc	r3, #0, #1
 80072f6:	7093      	strb	r3, [r2, #2]
	radio_cmt.int_src_en._BITS.NACK_RECV_EN = 0;
 80072f8:	4a3d      	ldr	r2, [pc, #244]	@ (80073f0 <vRadioRxInit+0x238>)
 80072fa:	7893      	ldrb	r3, [r2, #2]
 80072fc:	f36f 0341 	bfc	r3, #1, #1
 8007300:	7093      	strb	r3, [r2, #2]
	radio_cmt.int_src_en._BITS.TX_RESEND_DONE_EN = 0;
 8007302:	4a3b      	ldr	r2, [pc, #236]	@ (80073f0 <vRadioRxInit+0x238>)
 8007304:	7893      	ldrb	r3, [r2, #2]
 8007306:	f36f 0382 	bfc	r3, #2, #1
 800730a:	7093      	strb	r3, [r2, #2]
	radio_cmt.int_src_en._BITS.ACK_RECV_FAILED_EN = 0;
 800730c:	4a38      	ldr	r2, [pc, #224]	@ (80073f0 <vRadioRxInit+0x238>)
 800730e:	7893      	ldrb	r3, [r2, #2]
 8007310:	f36f 03c3 	bfc	r3, #3, #1
 8007314:	7093      	strb	r3, [r2, #2]
	radio_cmt.int_src_en._BITS.TX_DC_DONE_EN = 0;
 8007316:	4a36      	ldr	r2, [pc, #216]	@ (80073f0 <vRadioRxInit+0x238>)
 8007318:	7893      	ldrb	r3, [r2, #2]
 800731a:	f36f 1304 	bfc	r3, #4, #1
 800731e:	7093      	strb	r3, [r2, #2]
	radio_cmt.int_src_en._BITS.CSMA_DONE_EN = 0;
 8007320:	4a33      	ldr	r2, [pc, #204]	@ (80073f0 <vRadioRxInit+0x238>)
 8007322:	7893      	ldrb	r3, [r2, #2]
 8007324:	f36f 1345 	bfc	r3, #5, #1
 8007328:	7093      	strb	r3, [r2, #2]
	radio_cmt.int_src_en._BITS.CCA_STAT_EN = 0;
 800732a:	4a31      	ldr	r2, [pc, #196]	@ (80073f0 <vRadioRxInit+0x238>)
 800732c:	7893      	ldrb	r3, [r2, #2]
 800732e:	f36f 1386 	bfc	r3, #6, #1
 8007332:	7093      	strb	r3, [r2, #2]
	radio_cmt.int_src_en._BITS.API_DONE_EN = 0;
 8007334:	4a2e      	ldr	r2, [pc, #184]	@ (80073f0 <vRadioRxInit+0x238>)
 8007336:	7893      	ldrb	r3, [r2, #2]
 8007338:	f36f 13c7 	bfc	r3, #7, #1
 800733c:	7093      	strb	r3, [r2, #2]
	radio_cmt.int_src_en._BITS.TX_FIFO_TH_EN = 0;
 800733e:	4a2c      	ldr	r2, [pc, #176]	@ (80073f0 <vRadioRxInit+0x238>)
 8007340:	78d3      	ldrb	r3, [r2, #3]
 8007342:	f36f 0300 	bfc	r3, #0, #1
 8007346:	70d3      	strb	r3, [r2, #3]
	radio_cmt.int_src_en._BITS.TX_FIFO_NMTY_EN = 0;
 8007348:	4a29      	ldr	r2, [pc, #164]	@ (80073f0 <vRadioRxInit+0x238>)
 800734a:	78d3      	ldrb	r3, [r2, #3]
 800734c:	f36f 0341 	bfc	r3, #1, #1
 8007350:	70d3      	strb	r3, [r2, #3]
	radio_cmt.int_src_en._BITS.TX_FIFO_FULL_EN = 0;
 8007352:	4a27      	ldr	r2, [pc, #156]	@ (80073f0 <vRadioRxInit+0x238>)
 8007354:	78d3      	ldrb	r3, [r2, #3]
 8007356:	f36f 0382 	bfc	r3, #2, #1
 800735a:	70d3      	strb	r3, [r2, #3]
	radio_cmt.int_src_en._BITS.RX_FIFO_OVF_EN = 0;
 800735c:	4a24      	ldr	r2, [pc, #144]	@ (80073f0 <vRadioRxInit+0x238>)
 800735e:	78d3      	ldrb	r3, [r2, #3]
 8007360:	f36f 03c3 	bfc	r3, #3, #1
 8007364:	70d3      	strb	r3, [r2, #3]
	radio_cmt.int_src_en._BITS.RX_FIFO_TH_EN = 0;
 8007366:	4a22      	ldr	r2, [pc, #136]	@ (80073f0 <vRadioRxInit+0x238>)
 8007368:	78d3      	ldrb	r3, [r2, #3]
 800736a:	f36f 1345 	bfc	r3, #5, #1
 800736e:	70d3      	strb	r3, [r2, #3]
	radio_cmt.int_src_en._BITS.RX_FIFO_NMTY_EN = 0;
 8007370:	4a1f      	ldr	r2, [pc, #124]	@ (80073f0 <vRadioRxInit+0x238>)
 8007372:	78d3      	ldrb	r3, [r2, #3]
 8007374:	f36f 1386 	bfc	r3, #6, #1
 8007378:	70d3      	strb	r3, [r2, #3]
	radio_cmt.int_src_en._BITS.RX_FIFO_FULL_EN = 0;
 800737a:	4a1d      	ldr	r2, [pc, #116]	@ (80073f0 <vRadioRxInit+0x238>)
 800737c:	78d3      	ldrb	r3, [r2, #3]
 800737e:	f36f 13c7 	bfc	r3, #7, #1
 8007382:	70d3      	strb	r3, [r2, #3]
	vRadioInterruptSourceCfg( &radio_cmt.int_src_en );
 8007384:	481a      	ldr	r0, [pc, #104]	@ (80073f0 <vRadioRxInit+0x238>)
 8007386:	f000 ff26 	bl	80081d6 <vRadioInterruptSourceCfg>

	// preamble config
	radio_cmt.preamble_cfg.PREAM_LENG_UNIT = 0;		// 8bit mode
 800738a:	4b19      	ldr	r3, [pc, #100]	@ (80073f0 <vRadioRxInit+0x238>)
 800738c:	2200      	movs	r2, #0
 800738e:	739a      	strb	r2, [r3, #14]
	radio_cmt.preamble_cfg.PREAM_VALUE = 0xAA;
 8007390:	4b17      	ldr	r3, [pc, #92]	@ (80073f0 <vRadioRxInit+0x238>)
 8007392:	22aa      	movs	r2, #170	@ 0xaa
 8007394:	73da      	strb	r2, [r3, #15]
	// radio_cmt.preamble_cfg.RX_PREAM_SIZE = 3;
	radio_cmt.preamble_cfg.RX_PREAM_SIZE = 1;
 8007396:	4b16      	ldr	r3, [pc, #88]	@ (80073f0 <vRadioRxInit+0x238>)
 8007398:	2201      	movs	r2, #1
 800739a:	741a      	strb	r2, [r3, #16]
	radio_cmt.preamble_cfg.TX_PREAM_SIZE = 16;
 800739c:	4b14      	ldr	r3, [pc, #80]	@ (80073f0 <vRadioRxInit+0x238>)
 800739e:	2210      	movs	r2, #16
 80073a0:	825a      	strh	r2, [r3, #18]
	vRadioCfgPreamble( &radio_cmt.preamble_cfg );
 80073a2:	4814      	ldr	r0, [pc, #80]	@ (80073f4 <vRadioRxInit+0x23c>)
 80073a4:	f000 fcd8 	bl	8007d58 <vRadioCfgPreamble>
	vRadioClearTxFifo();

	vRadioFifoAutoClearGoRx(TRUE);                          //10.when crc error, need to auto clear fifo, should enable
#endif
	// vRadioSetRssiAbsThValue(-115);
	vRadioSetRssiAbsThValue(-124);
 80073a8:	f06f 007b 	mvn.w	r0, #123	@ 0x7b
 80073ac:	f000 fdf0 	bl	8007f90 <vRadioSetRssiAbsThValue>

	// vRadioRssiUpdateSel(CMT2310A_RSSI_UPDATE_ALWAYS);				//11.rssi 
	vRadioRssiUpdateSel(CMT2310A_RSSI_UPDATE_PREAM_OK);				//11.rssi 
 80073b0:	2004      	movs	r0, #4
 80073b2:	f000 fe64 	bl	800807e <vRadioRssiUpdateSel>
	vRadioSetAntSwitch(FALSE, FALSE);                       //12 .
 80073b6:	2100      	movs	r1, #0
 80073b8:	2000      	movs	r0, #0
 80073ba:	f000 fa94 	bl	80078e6 <vRadioSetAntSwitch>
	vRadioDcdcCfg(TRUE);                                    //13 . dc-dc on
 80073be:	2001      	movs	r0, #1
 80073c0:	f000 fab3 	bl	800792a <vRadioDcdcCfg>
	vRadioSetInt2Sel(CMT2310A_INT_RX_FIFO_WBYTE);
	vRadioRssiUpdateSel(CMT2310A_RSSI_UPDATE_SYNC_OK);      //11.  
	bRadioGoRx();
	IRQ1_Bounding();
#endif
	vRadioClearInterrupt();
 80073c4:	f000 f81a 	bl	80073fc <vRadioClearInterrupt>
#if !defined( USE_SLP )
	vRadioDCTimerConfig();
 80073c8:	f7ff fea0 	bl	800710c <vRadioDCTimerConfig>
#endif

	bRadioGoRx();
 80073cc:	f000 feea 	bl	80081a4 <bRadioGoRx>
	vRadioStartDC();
 80073d0:	f000 f932 	bl	8007638 <vRadioStartDC>
#endif
	// vRadioEnPreamIrq( ENABLE );
	// vRadioEnSyncIrq( ENABLE );

	// RF_Delay(100);
	RF_Delay(10);
 80073d4:	200a      	movs	r0, #10
 80073d6:	f7fa fa2d 	bl	8001834 <HAL_Delay>
	vRadioReadRunModeCfg( &radio_cmt.work_mode_cfg );
 80073da:	4807      	ldr	r0, [pc, #28]	@ (80073f8 <vRadioRxInit+0x240>)
 80073dc:	f000 fd05 	bl	8007dea <vRadioReadRunModeCfg>
	vRadioReadAllStatus();
 80073e0:	f000 f8f6 	bl	80075d0 <vRadioReadAllStatus>
	// vRadioEnPreamIrq( ENABLE );
}
 80073e4:	bf00      	nop
 80073e6:	bd80      	pop	{r7, pc}
 80073e8:	0801c938 	.word	0x0801c938
 80073ec:	0801c988 	.word	0x0801c988
 80073f0:	20000924 	.word	0x20000924
 80073f4:	20000932 	.word	0x20000932
 80073f8:	20000978 	.word	0x20000978

080073fc <vRadioClearInterrupt>:
 * 
 * @param
 * 
 */
void vRadioClearInterrupt( void )
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	af00      	add	r7, sp, #0
    vRadioInterruptSourceFlag( &radio_cmt.int_src_flag );
 8007400:	4870      	ldr	r0, [pc, #448]	@ (80075c4 <vRadioClearInterrupt+0x1c8>)
 8007402:	f000 ff08 	bl	8008216 <vRadioInterruptSourceFlag>

    radio_cmt.int_src_clear._BITS.SLEEP_TMO_CLR = radio_cmt.int_src_flag._BITS.SLEEP_TMO_FLG;
 8007406:	4b70      	ldr	r3, [pc, #448]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 8007408:	791b      	ldrb	r3, [r3, #4]
 800740a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800740e:	b2d9      	uxtb	r1, r3
 8007410:	4a6d      	ldr	r2, [pc, #436]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 8007412:	7a13      	ldrb	r3, [r2, #8]
 8007414:	f361 0382 	bfi	r3, r1, #2, #1
 8007418:	7213      	strb	r3, [r2, #8]
    radio_cmt.int_src_clear._BITS.RX_TMO_CLR = radio_cmt.int_src_flag._BITS.RX_TMO_FLG;
 800741a:	4b6b      	ldr	r3, [pc, #428]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 800741c:	791b      	ldrb	r3, [r3, #4]
 800741e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007422:	b2d9      	uxtb	r1, r3
 8007424:	4a68      	ldr	r2, [pc, #416]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 8007426:	7a13      	ldrb	r3, [r2, #8]
 8007428:	f361 0341 	bfi	r3, r1, #1, #1
 800742c:	7213      	strb	r3, [r2, #8]
    radio_cmt.int_src_clear._BITS.TX_DONE_CLR = radio_cmt.int_src_flag._BITS.TX_DONE_FLG;
 800742e:	4b66      	ldr	r3, [pc, #408]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 8007430:	791b      	ldrb	r3, [r3, #4]
 8007432:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007436:	b2d9      	uxtb	r1, r3
 8007438:	4a63      	ldr	r2, [pc, #396]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 800743a:	7a13      	ldrb	r3, [r2, #8]
 800743c:	f361 0300 	bfi	r3, r1, #0, #1
 8007440:	7213      	strb	r3, [r2, #8]

    radio_cmt.int_src_clear._BITS.PKT_DONE_CLR = radio_cmt.int_src_flag._BITS.PKT_DONE_FLG;
 8007442:	4b61      	ldr	r3, [pc, #388]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 8007444:	795b      	ldrb	r3, [r3, #5]
 8007446:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800744a:	b2d9      	uxtb	r1, r3
 800744c:	4a5e      	ldr	r2, [pc, #376]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 800744e:	7a53      	ldrb	r3, [r2, #9]
 8007450:	f361 0300 	bfi	r3, r1, #0, #1
 8007454:	7253      	strb	r3, [r2, #9]
    radio_cmt.int_src_clear._BITS.CRC_PASS_CLR = radio_cmt.int_src_flag._BITS.CRC_PASS_FLG;
 8007456:	4b5c      	ldr	r3, [pc, #368]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 8007458:	795b      	ldrb	r3, [r3, #5]
 800745a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800745e:	b2d9      	uxtb	r1, r3
 8007460:	4a59      	ldr	r2, [pc, #356]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 8007462:	7a53      	ldrb	r3, [r2, #9]
 8007464:	f361 0341 	bfi	r3, r1, #1, #1
 8007468:	7253      	strb	r3, [r2, #9]
    radio_cmt.int_src_clear._BITS.ADDR_PASS_CLR = radio_cmt.int_src_flag._BITS.ADDR_PASS_FLG;
 800746a:	4b57      	ldr	r3, [pc, #348]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 800746c:	795b      	ldrb	r3, [r3, #5]
 800746e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007472:	b2d9      	uxtb	r1, r3
 8007474:	4a54      	ldr	r2, [pc, #336]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 8007476:	7a53      	ldrb	r3, [r2, #9]
 8007478:	f361 0382 	bfi	r3, r1, #2, #1
 800747c:	7253      	strb	r3, [r2, #9]
    radio_cmt.int_src_clear._BITS.SYNC_PASS_CLR = radio_cmt.int_src_flag._BITS.SYNC_PASS_FLG
 800747e:	4b52      	ldr	r3, [pc, #328]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 8007480:	795b      	ldrb	r3, [r3, #5]
 8007482:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007486:	b2da      	uxtb	r2, r3
            | radio_cmt.int_src_flag._BITS.SYNC1_PASS_FLG;
 8007488:	4b4f      	ldr	r3, [pc, #316]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 800748a:	795b      	ldrb	r3, [r3, #5]
 800748c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007490:	b2db      	uxtb	r3, r3
 8007492:	4313      	orrs	r3, r2
 8007494:	b2d9      	uxtb	r1, r3
    radio_cmt.int_src_clear._BITS.SYNC_PASS_CLR = radio_cmt.int_src_flag._BITS.SYNC_PASS_FLG
 8007496:	4a4c      	ldr	r2, [pc, #304]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 8007498:	7a53      	ldrb	r3, [r2, #9]
 800749a:	f361 03c3 	bfi	r3, r1, #3, #1
 800749e:	7253      	strb	r3, [r2, #9]
    radio_cmt.int_src_clear._BITS.PREAM_PASS_CLR = radio_cmt.int_src_flag._BITS.PREAM_PASS_FLG;
 80074a0:	4b49      	ldr	r3, [pc, #292]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 80074a2:	795b      	ldrb	r3, [r3, #5]
 80074a4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80074a8:	b2d9      	uxtb	r1, r3
 80074aa:	4a47      	ldr	r2, [pc, #284]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 80074ac:	7a53      	ldrb	r3, [r2, #9]
 80074ae:	f361 1304 	bfi	r3, r1, #4, #1
 80074b2:	7253      	strb	r3, [r2, #9]

    radio_cmt.int_src_clear._BITS.LBD_STAT_CLR = radio_cmt.int_src_flag._BITS.LBD_STATUS_FLG;
 80074b4:	4b44      	ldr	r3, [pc, #272]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 80074b6:	799b      	ldrb	r3, [r3, #6]
 80074b8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80074bc:	b2d9      	uxtb	r1, r3
 80074be:	4a42      	ldr	r2, [pc, #264]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 80074c0:	7a93      	ldrb	r3, [r2, #10]
 80074c2:	f361 0300 	bfi	r3, r1, #0, #1
 80074c6:	7293      	strb	r3, [r2, #10]
    radio_cmt.int_src_clear._BITS.PKT_ERR_CLR = radio_cmt.int_src_flag._BITS.PKT_ERR_FLG;
 80074c8:	4b3f      	ldr	r3, [pc, #252]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 80074ca:	799b      	ldrb	r3, [r3, #6]
 80074cc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80074d0:	b2d9      	uxtb	r1, r3
 80074d2:	4a3d      	ldr	r2, [pc, #244]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 80074d4:	7a93      	ldrb	r3, [r2, #10]
 80074d6:	f361 0341 	bfi	r3, r1, #1, #1
 80074da:	7293      	strb	r3, [r2, #10]
    radio_cmt.int_src_clear._BITS.RSSI_COLL_CLR = radio_cmt.int_src_flag._BITS.RSSI_COLL_FLG;
 80074dc:	4b3a      	ldr	r3, [pc, #232]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 80074de:	799b      	ldrb	r3, [r3, #6]
 80074e0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80074e4:	b2d9      	uxtb	r1, r3
 80074e6:	4a38      	ldr	r2, [pc, #224]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 80074e8:	7a93      	ldrb	r3, [r2, #10]
 80074ea:	f361 0382 	bfi	r3, r1, #2, #1
 80074ee:	7293      	strb	r3, [r2, #10]
    radio_cmt.int_src_clear._BITS.OP_CMD_FAILED_CLR = radio_cmt.int_src_flag._BITS.OP_CMD_FAILED_FLG;
 80074f0:	4b35      	ldr	r3, [pc, #212]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 80074f2:	799b      	ldrb	r3, [r3, #6]
 80074f4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80074f8:	b2d9      	uxtb	r1, r3
 80074fa:	4a33      	ldr	r2, [pc, #204]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 80074fc:	7a93      	ldrb	r3, [r2, #10]
 80074fe:	f361 03c3 	bfi	r3, r1, #3, #1
 8007502:	7293      	strb	r3, [r2, #10]
    radio_cmt.int_src_clear._BITS.ANT_LOCK_CLR = radio_cmt.int_src_flag._BITS.ANT_LOCK_FLG;
 8007504:	4b30      	ldr	r3, [pc, #192]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 8007506:	799b      	ldrb	r3, [r3, #6]
 8007508:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800750c:	b2d9      	uxtb	r1, r3
 800750e:	4a2e      	ldr	r2, [pc, #184]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 8007510:	7a93      	ldrb	r3, [r2, #10]
 8007512:	f361 1304 	bfi	r3, r1, #4, #1
 8007516:	7293      	strb	r3, [r2, #10]

    radio_cmt.int_src_clear._BITS.SEQ_MATCH_CLR = radio_cmt.int_src_flag._BITS.SEQ_MATCH_FLG;
 8007518:	4b2b      	ldr	r3, [pc, #172]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 800751a:	79db      	ldrb	r3, [r3, #7]
 800751c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007520:	b2d9      	uxtb	r1, r3
 8007522:	4a29      	ldr	r2, [pc, #164]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 8007524:	7ad3      	ldrb	r3, [r2, #11]
 8007526:	f361 0300 	bfi	r3, r1, #0, #1
 800752a:	72d3      	strb	r3, [r2, #11]
    radio_cmt.int_src_clear._BITS.NACK_RECV_CLR = radio_cmt.int_src_flag._BITS.NACK_RECV_FLG;
 800752c:	4b26      	ldr	r3, [pc, #152]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 800752e:	79db      	ldrb	r3, [r3, #7]
 8007530:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007534:	b2d9      	uxtb	r1, r3
 8007536:	4a24      	ldr	r2, [pc, #144]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 8007538:	7ad3      	ldrb	r3, [r2, #11]
 800753a:	f361 0341 	bfi	r3, r1, #1, #1
 800753e:	72d3      	strb	r3, [r2, #11]
    radio_cmt.int_src_clear._BITS.TX_RESEND_DONE_CLR = radio_cmt.int_src_flag._BITS.TX_RESEND_DONE_FLG;
 8007540:	4b21      	ldr	r3, [pc, #132]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 8007542:	79db      	ldrb	r3, [r3, #7]
 8007544:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007548:	b2d9      	uxtb	r1, r3
 800754a:	4a1f      	ldr	r2, [pc, #124]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 800754c:	7ad3      	ldrb	r3, [r2, #11]
 800754e:	f361 0382 	bfi	r3, r1, #2, #1
 8007552:	72d3      	strb	r3, [r2, #11]
    radio_cmt.int_src_clear._BITS.ACK_RECV_FAILED_CLR = radio_cmt.int_src_flag._BITS.ACK_RECV_FAILED_FLG;
 8007554:	4b1c      	ldr	r3, [pc, #112]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 8007556:	79db      	ldrb	r3, [r3, #7]
 8007558:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800755c:	b2d9      	uxtb	r1, r3
 800755e:	4a1a      	ldr	r2, [pc, #104]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 8007560:	7ad3      	ldrb	r3, [r2, #11]
 8007562:	f361 03c3 	bfi	r3, r1, #3, #1
 8007566:	72d3      	strb	r3, [r2, #11]
    radio_cmt.int_src_clear._BITS.TX_DC_DONE_CLR = radio_cmt.int_src_flag._BITS.TX_DC_DONE_FLG;
 8007568:	4b17      	ldr	r3, [pc, #92]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 800756a:	79db      	ldrb	r3, [r3, #7]
 800756c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007570:	b2d9      	uxtb	r1, r3
 8007572:	4a15      	ldr	r2, [pc, #84]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 8007574:	7ad3      	ldrb	r3, [r2, #11]
 8007576:	f361 1304 	bfi	r3, r1, #4, #1
 800757a:	72d3      	strb	r3, [r2, #11]
    radio_cmt.int_src_clear._BITS.CSMA_DONE_CLR = radio_cmt.int_src_flag._BITS.CSMA_DONE_FLG;
 800757c:	4b12      	ldr	r3, [pc, #72]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 800757e:	79db      	ldrb	r3, [r3, #7]
 8007580:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007584:	b2d9      	uxtb	r1, r3
 8007586:	4a10      	ldr	r2, [pc, #64]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 8007588:	7ad3      	ldrb	r3, [r2, #11]
 800758a:	f361 1345 	bfi	r3, r1, #5, #1
 800758e:	72d3      	strb	r3, [r2, #11]
    radio_cmt.int_src_clear._BITS.CCA_STATUS_CLR = radio_cmt.int_src_flag._BITS.CCA_STATUS_FLG;
 8007590:	4b0d      	ldr	r3, [pc, #52]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 8007592:	79db      	ldrb	r3, [r3, #7]
 8007594:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8007598:	b2d9      	uxtb	r1, r3
 800759a:	4a0b      	ldr	r2, [pc, #44]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 800759c:	7ad3      	ldrb	r3, [r2, #11]
 800759e:	f361 1386 	bfi	r3, r1, #6, #1
 80075a2:	72d3      	strb	r3, [r2, #11]
    radio_cmt.int_src_clear._BITS.API_DONE_CLR = radio_cmt.int_src_flag._BITS.API_DONE_FLG;
 80075a4:	4b08      	ldr	r3, [pc, #32]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 80075a6:	79db      	ldrb	r3, [r3, #7]
 80075a8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80075ac:	b2d9      	uxtb	r1, r3
 80075ae:	4a06      	ldr	r2, [pc, #24]	@ (80075c8 <vRadioClearInterrupt+0x1cc>)
 80075b0:	7ad3      	ldrb	r3, [r2, #11]
 80075b2:	f361 13c7 	bfi	r3, r1, #7, #1
 80075b6:	72d3      	strb	r3, [r2, #11]

    vRadioInterruptSourceClear( &radio_cmt.int_src_clear );
 80075b8:	4804      	ldr	r0, [pc, #16]	@ (80075cc <vRadioClearInterrupt+0x1d0>)
 80075ba:	f000 fe4b 	bl	8008254 <vRadioInterruptSourceClear>
}
 80075be:	bf00      	nop
 80075c0:	bd80      	pop	{r7, pc}
 80075c2:	bf00      	nop
 80075c4:	20000928 	.word	0x20000928
 80075c8:	20000924 	.word	0x20000924
 80075cc:	2000092c 	.word	0x2000092c

080075d0 <vRadioReadAllStatus>:
 * 
 * @param
 * 
 */
void vRadioReadAllStatus( void )
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	af00      	add	r7, sp, #0
	curr_status = bRadioGetState();
 80075d4:	f000 fda6 	bl	8008124 <bRadioGetState>
 80075d8:	4603      	mov	r3, r0
 80075da:	461a      	mov	r2, r3
 80075dc:	4b0e      	ldr	r3, [pc, #56]	@ (8007618 <vRadioReadAllStatus+0x48>)
 80075de:	701a      	strb	r2, [r3, #0]
	vRadioFifoGetStatus( &radio_cmt.fifo_status_flag );
 80075e0:	480e      	ldr	r0, [pc, #56]	@ (800761c <vRadioReadAllStatus+0x4c>)
 80075e2:	f000 fdeb 	bl	80081bc <vRadioFifoGetStatus>
	vRadioInterruptSourceFlag( &radio_cmt.int_src_flag );
 80075e6:	480e      	ldr	r0, [pc, #56]	@ (8007620 <vRadioReadAllStatus+0x50>)
 80075e8:	f000 fe15 	bl	8008216 <vRadioInterruptSourceFlag>

	vRadioReadReg( CMT2310A_CTL_REG_04, &ctrl_reg_04 );
 80075ec:	490d      	ldr	r1, [pc, #52]	@ (8007624 <vRadioReadAllStatus+0x54>)
 80075ee:	2004      	movs	r0, #4
 80075f0:	f000 f846 	bl	8007680 <vRadioReadReg>
	vRadioReadReg( CMT2310A_CTL_REG_05, &ctrl_reg_05 );
 80075f4:	490c      	ldr	r1, [pc, #48]	@ (8007628 <vRadioReadAllStatus+0x58>)
 80075f6:	2005      	movs	r0, #5
 80075f8:	f000 f842 	bl	8007680 <vRadioReadReg>
	vRadioReadReg( CMT2310A_CTL_REG_06, &ctrl_reg_06 );
 80075fc:	490b      	ldr	r1, [pc, #44]	@ (800762c <vRadioReadAllStatus+0x5c>)
 80075fe:	2006      	movs	r0, #6
 8007600:	f000 f83e 	bl	8007680 <vRadioReadReg>

	vRadioReadReg( CMT2310A_CTL_REG_16, &ctrl_reg_16 );
 8007604:	490a      	ldr	r1, [pc, #40]	@ (8007630 <vRadioReadAllStatus+0x60>)
 8007606:	2010      	movs	r0, #16
 8007608:	f000 f83a 	bl	8007680 <vRadioReadReg>
	vRadioReadReg( CMT2310A_CTL_REG_17, &ctrl_reg_17 );
 800760c:	4909      	ldr	r1, [pc, #36]	@ (8007634 <vRadioReadAllStatus+0x64>)
 800760e:	2011      	movs	r0, #17
 8007610:	f000 f836 	bl	8007680 <vRadioReadReg>

}
 8007614:	bf00      	nop
 8007616:	bd80      	pop	{r7, pc}
 8007618:	200009ac 	.word	0x200009ac
 800761c:	20000930 	.word	0x20000930
 8007620:	20000928 	.word	0x20000928
 8007624:	200009ad 	.word	0x200009ad
 8007628:	200009ae 	.word	0x200009ae
 800762c:	200009af 	.word	0x200009af
 8007630:	200009b0 	.word	0x200009b0
 8007634:	200009b1 	.word	0x200009b1

08007638 <vRadioStartDC>:
 * 
 * @param
 * 
 */
void vRadioStartDC( void )
{
 8007638:	b580      	push	{r7, lr}
 800763a:	af00      	add	r7, sp, #0
#if 1
	vRadioSetReg( CMT2310A_CTL_REG_105, CMT2310A_SLEEP_TIMER_EN, CMT2310A_SLEEP_TIMER_EN );
 800763c:	2208      	movs	r2, #8
 800763e:	2108      	movs	r1, #8
 8007640:	2069      	movs	r0, #105	@ 0x69
 8007642:	f000 f83e 	bl	80076c2 <vRadioSetReg>
	vRadioSetReg( CMT2310A_CTL_REG_97, CMT2310A_RX_EXIT_TO_SLEEP|CMT2310A_RX_DC_EN|CMT2310A_RX_TIMER_EN,
 8007646:	2279      	movs	r2, #121	@ 0x79
 8007648:	2119      	movs	r1, #25
 800764a:	2061      	movs	r0, #97	@ 0x61
 800764c:	f000 f839 	bl	80076c2 <vRadioSetReg>
																		CMT2310A_RX_EXIT_STATE_MASK|CMT2310A_RX_DC_EN|CMT2310A_RX_TIMER_EN );
#endif
}
 8007650:	bf00      	nop
 8007652:	bd80      	pop	{r7, pc}

08007654 <vRadioInterfaceInit>:
 * 
 * @param
 * 
 */
void vRadioInterfaceInit( void )
{
 8007654:	b580      	push	{r7, lr}
 8007656:	af00      	add	r7, sp, #0
	vRfGpioInit();
 8007658:	f000 f9b2 	bl	80079c0 <vRfGpioInit>
	vRfSpiInit();
 800765c:	f000 fab6 	bl	8007bcc <vRfSpiInit>

	RF_GPIO_Write( RF_NRST, 0 );
 8007660:	2200      	movs	r2, #0
 8007662:	2110      	movs	r1, #16
 8007664:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007668:	f003 fddc 	bl	800b224 <HAL_GPIO_WritePin>
	RF_GPIO_Write( RF_PWR_EN, 1 );
 800766c:	2201      	movs	r2, #1
 800766e:	2102      	movs	r1, #2
 8007670:	4802      	ldr	r0, [pc, #8]	@ (800767c <vRadioInterfaceInit+0x28>)
 8007672:	f003 fdd7 	bl	800b224 <HAL_GPIO_WritePin>
}
 8007676:	bf00      	nop
 8007678:	bd80      	pop	{r7, pc}
 800767a:	bf00      	nop
 800767c:	48001000 	.word	0x48001000

08007680 <vRadioReadReg>:
 * 
 * @param
 * 
 */
void vRadioReadReg( uint8_t addr, uint8_t * reg_data )
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b082      	sub	sp, #8
 8007684:	af00      	add	r7, sp, #0
 8007686:	4603      	mov	r3, r0
 8007688:	6039      	str	r1, [r7, #0]
 800768a:	71fb      	strb	r3, [r7, #7]
	vRfSpiReadByte( addr, reg_data );
 800768c:	79fb      	ldrb	r3, [r7, #7]
 800768e:	6839      	ldr	r1, [r7, #0]
 8007690:	4618      	mov	r0, r3
 8007692:	f000 fb07 	bl	8007ca4 <vRfSpiReadByte>
}
 8007696:	bf00      	nop
 8007698:	3708      	adds	r7, #8
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}

0800769e <vRadioWriteReg>:
 * 
 * @param
 * 
 */
void vRadioWriteReg( uint8_t addr, uint8_t reg_data )
{
 800769e:	b580      	push	{r7, lr}
 80076a0:	b082      	sub	sp, #8
 80076a2:	af00      	add	r7, sp, #0
 80076a4:	4603      	mov	r3, r0
 80076a6:	460a      	mov	r2, r1
 80076a8:	71fb      	strb	r3, [r7, #7]
 80076aa:	4613      	mov	r3, r2
 80076ac:	71bb      	strb	r3, [r7, #6]
	vRfSpiWriteByte( addr, &reg_data );
 80076ae:	1dba      	adds	r2, r7, #6
 80076b0:	79fb      	ldrb	r3, [r7, #7]
 80076b2:	4611      	mov	r1, r2
 80076b4:	4618      	mov	r0, r3
 80076b6:	f000 fac9 	bl	8007c4c <vRfSpiWriteByte>
}
 80076ba:	bf00      	nop
 80076bc:	3708      	adds	r7, #8
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}

080076c2 <vRadioSetReg>:
 * 
 * @param
 * 
 */
void vRadioSetReg( uint8_t addr, uint8_t set_bits, uint8_t mask_bits )
{
 80076c2:	b580      	push	{r7, lr}
 80076c4:	b084      	sub	sp, #16
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	4603      	mov	r3, r0
 80076ca:	71fb      	strb	r3, [r7, #7]
 80076cc:	460b      	mov	r3, r1
 80076ce:	71bb      	strb	r3, [r7, #6]
 80076d0:	4613      	mov	r3, r2
 80076d2:	717b      	strb	r3, [r7, #5]
	uint8_t tmp_data = 0;
 80076d4:	2300      	movs	r3, #0
 80076d6:	73fb      	strb	r3, [r7, #15]
	vRfSpiReadByte( addr, &tmp_data );
 80076d8:	f107 020f 	add.w	r2, r7, #15
 80076dc:	79fb      	ldrb	r3, [r7, #7]
 80076de:	4611      	mov	r1, r2
 80076e0:	4618      	mov	r0, r3
 80076e2:	f000 fadf 	bl	8007ca4 <vRfSpiReadByte>
	tmp_data &= ( ~mask_bits );
 80076e6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80076ea:	43db      	mvns	r3, r3
 80076ec:	b25a      	sxtb	r2, r3
 80076ee:	7bfb      	ldrb	r3, [r7, #15]
 80076f0:	b25b      	sxtb	r3, r3
 80076f2:	4013      	ands	r3, r2
 80076f4:	b25b      	sxtb	r3, r3
 80076f6:	b2db      	uxtb	r3, r3
 80076f8:	73fb      	strb	r3, [r7, #15]
	tmp_data |= ( set_bits & mask_bits );
 80076fa:	79ba      	ldrb	r2, [r7, #6]
 80076fc:	797b      	ldrb	r3, [r7, #5]
 80076fe:	4013      	ands	r3, r2
 8007700:	b2da      	uxtb	r2, r3
 8007702:	7bfb      	ldrb	r3, [r7, #15]
 8007704:	4313      	orrs	r3, r2
 8007706:	b2db      	uxtb	r3, r3
 8007708:	73fb      	strb	r3, [r7, #15]
	vRfSpiWriteByte( addr, &tmp_data );
 800770a:	f107 020f 	add.w	r2, r7, #15
 800770e:	79fb      	ldrb	r3, [r7, #7]
 8007710:	4611      	mov	r1, r2
 8007712:	4618      	mov	r0, r3
 8007714:	f000 fa9a 	bl	8007c4c <vRfSpiWriteByte>
}
 8007718:	bf00      	nop
 800771a:	3710      	adds	r7, #16
 800771c:	46bd      	mov	sp, r7
 800771e:	bd80      	pop	{r7, pc}

08007720 <vRadioBurstWriteRegs>:
 * 
 * @param
 * 
 */
void vRadioBurstWriteRegs( uint8_t * buf, uint8_t length )
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b082      	sub	sp, #8
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
 8007728:	460b      	mov	r3, r1
 800772a:	70fb      	strb	r3, [r7, #3]
	vRfSpiBurstWrite( CMT2310A_CRW_PORT, buf, length );
 800772c:	78fb      	ldrb	r3, [r7, #3]
 800772e:	461a      	mov	r2, r3
 8007730:	6879      	ldr	r1, [r7, #4]
 8007732:	207b      	movs	r0, #123	@ 0x7b
 8007734:	f000 fae2 	bl	8007cfc <vRfSpiBurstWrite>
}
 8007738:	bf00      	nop
 800773a:	3708      	adds	r7, #8
 800773c:	46bd      	mov	sp, r7
 800773e:	bd80      	pop	{r7, pc}

08007740 <vRadioSetGpio0>:
 *                 CMT2310A_GPIO0_DCLK
 *                 CMT2310A_GPIO0_INT3
 * 
 */
void vRadioSetGpio0( uint8_t gpio0_sel )
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b082      	sub	sp, #8
 8007744:	af00      	add	r7, sp, #0
 8007746:	4603      	mov	r3, r0
 8007748:	71fb      	strb	r3, [r7, #7]
	vRadioSetReg( CMT2310A_CTL_REG_04, gpio0_sel, CMT2310A_GPIO0_SEL );
 800774a:	79fb      	ldrb	r3, [r7, #7]
 800774c:	2207      	movs	r2, #7
 800774e:	4619      	mov	r1, r3
 8007750:	2004      	movs	r0, #4
 8007752:	f7ff ffb6 	bl	80076c2 <vRadioSetReg>
}
 8007756:	bf00      	nop
 8007758:	3708      	adds	r7, #8
 800775a:	46bd      	mov	sp, r7
 800775c:	bd80      	pop	{r7, pc}

0800775e <vRadioSetGpio1>:
 *                 CMT2310A_GPIO1_INT2
 *                 CMT2310A_GPIO1_DOUT
 * 
 */
void vRadioSetGpio1( uint8_t gpio1_sel )
{
 800775e:	b580      	push	{r7, lr}
 8007760:	b082      	sub	sp, #8
 8007762:	af00      	add	r7, sp, #0
 8007764:	4603      	mov	r3, r0
 8007766:	71fb      	strb	r3, [r7, #7]
	vRadioSetReg( CMT2310A_CTL_REG_04, gpio1_sel, CMT2310A_GPIO1_SEL );
 8007768:	79fb      	ldrb	r3, [r7, #7]
 800776a:	2238      	movs	r2, #56	@ 0x38
 800776c:	4619      	mov	r1, r3
 800776e:	2004      	movs	r0, #4
 8007770:	f7ff ffa7 	bl	80076c2 <vRadioSetReg>
}
 8007774:	bf00      	nop
 8007776:	3708      	adds	r7, #8
 8007778:	46bd      	mov	sp, r7
 800777a:	bd80      	pop	{r7, pc}

0800777c <vRadioSetGpio2>:
 *                 CMT2310A_GPIO2_DOUT
 *                 CMT2310A_GPIO2_INT3
 * 
 */
void vRadioSetGpio2( uint8_t gpio2_sel )
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b082      	sub	sp, #8
 8007780:	af00      	add	r7, sp, #0
 8007782:	4603      	mov	r3, r0
 8007784:	71fb      	strb	r3, [r7, #7]
	vRadioSetReg( CMT2310A_CTL_REG_05, gpio2_sel, CMT2310A_GPIO2_SEL );
 8007786:	79fb      	ldrb	r3, [r7, #7]
 8007788:	2207      	movs	r2, #7
 800778a:	4619      	mov	r1, r3
 800778c:	2005      	movs	r0, #5
 800778e:	f7ff ff98 	bl	80076c2 <vRadioSetReg>
}
 8007792:	bf00      	nop
 8007794:	3708      	adds	r7, #8
 8007796:	46bd      	mov	sp, r7
 8007798:	bd80      	pop	{r7, pc}

0800779a <vRadioSetGpio3>:
 *                 CMT2310A_GPIO3_DOUT
 *                 CMT2310A_GPIO3_DIN
 * 
 */
void vRadioSetGpio3( uint8_t gpio3_sel )
{
 800779a:	b580      	push	{r7, lr}
 800779c:	b082      	sub	sp, #8
 800779e:	af00      	add	r7, sp, #0
 80077a0:	4603      	mov	r3, r0
 80077a2:	71fb      	strb	r3, [r7, #7]
	vRadioSetReg( CMT2310A_CTL_REG_05, gpio3_sel, CMT2310A_GPIO3_SEL );
 80077a4:	79fb      	ldrb	r3, [r7, #7]
 80077a6:	2238      	movs	r2, #56	@ 0x38
 80077a8:	4619      	mov	r1, r3
 80077aa:	2005      	movs	r0, #5
 80077ac:	f7ff ff89 	bl	80076c2 <vRadioSetReg>
}
 80077b0:	bf00      	nop
 80077b2:	3708      	adds	r7, #8
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bd80      	pop	{r7, pc}

080077b8 <vRadioSetGpio4>:
 *                 CMT2310A_GPIO4_DCLK
 *                 CMT2310A_GPIO4_DIN
 * 
 */
void vRadioSetGpio4( uint8_t gpio4_sel )
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b082      	sub	sp, #8
 80077bc:	af00      	add	r7, sp, #0
 80077be:	4603      	mov	r3, r0
 80077c0:	71fb      	strb	r3, [r7, #7]
	vRadioSetReg( CMT2310A_CTL_REG_06, gpio4_sel, CMT2310A_GPIO4_SEL );
 80077c2:	79fb      	ldrb	r3, [r7, #7]
 80077c4:	2207      	movs	r2, #7
 80077c6:	4619      	mov	r1, r3
 80077c8:	2006      	movs	r0, #6
 80077ca:	f7ff ff7a 	bl	80076c2 <vRadioSetReg>
}
 80077ce:	bf00      	nop
 80077d0:	3708      	adds	r7, #8
 80077d2:	46bd      	mov	sp, r7
 80077d4:	bd80      	pop	{r7, pc}

080077d6 <vRadioSetGpio5>:
 *                 CMT2310A_GPIO5_DOUT
 *                 CMT2310A_GPIO5_DCLK
 * 
 */
void vRadioSetGpio5( uint8_t gpio5_sel )
{
 80077d6:	b580      	push	{r7, lr}
 80077d8:	b082      	sub	sp, #8
 80077da:	af00      	add	r7, sp, #0
 80077dc:	4603      	mov	r3, r0
 80077de:	71fb      	strb	r3, [r7, #7]
	vRadioSetReg( CMT2310A_CTL_REG_06, gpio5_sel, CMT2310A_GPIO5_SEL );
 80077e0:	79fb      	ldrb	r3, [r7, #7]
 80077e2:	2238      	movs	r2, #56	@ 0x38
 80077e4:	4619      	mov	r1, r3
 80077e6:	2006      	movs	r0, #6
 80077e8:	f7ff ff6b 	bl	80076c2 <vRadioSetReg>
}
 80077ec:	bf00      	nop
 80077ee:	3708      	adds	r7, #8
 80077f0:	46bd      	mov	sp, r7
 80077f2:	bd80      	pop	{r7, pc}

080077f4 <vRadioSetNirq>:
 *                 CMT2310A_nIRQ_TCXO
 *                 CMT2310A_nIRQ_DIN
 * 
 */
void vRadioSetNirq( uint8_t nirq_sel )
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b082      	sub	sp, #8
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	4603      	mov	r3, r0
 80077fc:	71fb      	strb	r3, [r7, #7]
	vRadioSetReg( CMT2310A_CTL_REG_07, nirq_sel, CMT2310A_nIRQ_SEL );
 80077fe:	79fb      	ldrb	r3, [r7, #7]
 8007800:	2207      	movs	r2, #7
 8007802:	4619      	mov	r1, r3
 8007804:	2007      	movs	r0, #7
 8007806:	f7ff ff5c 	bl	80076c2 <vRadioSetReg>
}
 800780a:	bf00      	nop
 800780c:	3708      	adds	r7, #8
 800780e:	46bd      	mov	sp, r7
 8007810:	bd80      	pop	{r7, pc}

08007812 <vRadioSelTcxoDrv>:
 * @param 
 * input drv_sel 0 = strength
 *               3 = weak
 */
void vRadioSelTcxoDrv( uint8_t drv_sel )
{
 8007812:	b580      	push	{r7, lr}
 8007814:	b082      	sub	sp, #8
 8007816:	af00      	add	r7, sp, #0
 8007818:	4603      	mov	r3, r0
 800781a:	71fb      	strb	r3, [r7, #7]
	vRadioSelRegPage( 1 );
 800781c:	2001      	movs	r0, #1
 800781e:	f000 f82b 	bl	8007878 <vRadioSelRegPage>
	switch ( drv_sel & 0x03 )
 8007822:	79fb      	ldrb	r3, [r7, #7]
 8007824:	f003 0303 	and.w	r3, r3, #3
 8007828:	2b02      	cmp	r3, #2
 800782a:	d012      	beq.n	8007852 <vRadioSelTcxoDrv+0x40>
 800782c:	2b02      	cmp	r3, #2
 800782e:	dc16      	bgt.n	800785e <vRadioSelTcxoDrv+0x4c>
 8007830:	2b00      	cmp	r3, #0
 8007832:	d002      	beq.n	800783a <vRadioSelTcxoDrv+0x28>
 8007834:	2b01      	cmp	r3, #1
 8007836:	d006      	beq.n	8007846 <vRadioSelTcxoDrv+0x34>
 8007838:	e011      	b.n	800785e <vRadioSelTcxoDrv+0x4c>
	{
	case 0:		vRadioSetReg( CMT2310A_CMT_REG_05, ( 0<<6 ), ( 3<<6 ) ); break;
 800783a:	22c0      	movs	r2, #192	@ 0xc0
 800783c:	2100      	movs	r1, #0
 800783e:	2005      	movs	r0, #5
 8007840:	f7ff ff3f 	bl	80076c2 <vRadioSetReg>
 8007844:	e011      	b.n	800786a <vRadioSelTcxoDrv+0x58>
	case 1:		vRadioSetReg( CMT2310A_CMT_REG_05, ( 1<<6 ), ( 3<<6 ) ); break;
 8007846:	22c0      	movs	r2, #192	@ 0xc0
 8007848:	2140      	movs	r1, #64	@ 0x40
 800784a:	2005      	movs	r0, #5
 800784c:	f7ff ff39 	bl	80076c2 <vRadioSetReg>
 8007850:	e00b      	b.n	800786a <vRadioSelTcxoDrv+0x58>
	case 2:		vRadioSetReg( CMT2310A_CMT_REG_05, ( 2<<6 ), ( 3<<6 ) ); break;
 8007852:	22c0      	movs	r2, #192	@ 0xc0
 8007854:	2180      	movs	r1, #128	@ 0x80
 8007856:	2005      	movs	r0, #5
 8007858:	f7ff ff33 	bl	80076c2 <vRadioSetReg>
 800785c:	e005      	b.n	800786a <vRadioSelTcxoDrv+0x58>
	default:	vRadioSetReg( CMT2310A_CMT_REG_05, ( 3<<6 ), ( 3<<6 ) ); break;
 800785e:	22c0      	movs	r2, #192	@ 0xc0
 8007860:	21c0      	movs	r1, #192	@ 0xc0
 8007862:	2005      	movs	r0, #5
 8007864:	f7ff ff2d 	bl	80076c2 <vRadioSetReg>
 8007868:	bf00      	nop
	}
	vRadioSelRegPage( 0 );
 800786a:	2000      	movs	r0, #0
 800786c:	f000 f804 	bl	8007878 <vRadioSelRegPage>
}
 8007870:	bf00      	nop
 8007872:	3708      	adds	r7, #8
 8007874:	46bd      	mov	sp, r7
 8007876:	bd80      	pop	{r7, pc}

08007878 <vRadioSelRegPage>:
 * input page_sel 0 : page 0
 *                1 : page 1
 *                2 : page 2
 */
void vRadioSelRegPage( uint8_t page_sel )
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b082      	sub	sp, #8
 800787c:	af00      	add	r7, sp, #0
 800787e:	4603      	mov	r3, r0
 8007880:	71fb      	strb	r3, [r7, #7]
	page_sel &= 0x03;
 8007882:	79fb      	ldrb	r3, [r7, #7]
 8007884:	f003 0303 	and.w	r3, r3, #3
 8007888:	71fb      	strb	r3, [r7, #7]
	switch ( page_sel )
 800788a:	79fb      	ldrb	r3, [r7, #7]
 800788c:	2b01      	cmp	r3, #1
 800788e:	d007      	beq.n	80078a0 <vRadioSelRegPage+0x28>
 8007890:	2b02      	cmp	r3, #2
 8007892:	d10b      	bne.n	80078ac <vRadioSelRegPage+0x34>
	{
	case 2:		vRadioSetReg( CMT2310A_PAGE_CTL_REG, CMT2310A_PAGE_2, CMT2310A_PAGE_SEL_MASK ); break;
 8007894:	22c0      	movs	r2, #192	@ 0xc0
 8007896:	2180      	movs	r1, #128	@ 0x80
 8007898:	207e      	movs	r0, #126	@ 0x7e
 800789a:	f7ff ff12 	bl	80076c2 <vRadioSetReg>
 800789e:	e00b      	b.n	80078b8 <vRadioSelRegPage+0x40>
	case 1:		vRadioSetReg( CMT2310A_PAGE_CTL_REG, CMT2310A_PAGE_1, CMT2310A_PAGE_SEL_MASK ); break;
 80078a0:	22c0      	movs	r2, #192	@ 0xc0
 80078a2:	2140      	movs	r1, #64	@ 0x40
 80078a4:	207e      	movs	r0, #126	@ 0x7e
 80078a6:	f7ff ff0c 	bl	80076c2 <vRadioSetReg>
 80078aa:	e005      	b.n	80078b8 <vRadioSelRegPage+0x40>
	case 0:
	default:	vRadioSetReg( CMT2310A_PAGE_CTL_REG, CMT2310A_PAGE_0, CMT2310A_PAGE_SEL_MASK ); break;
 80078ac:	22c0      	movs	r2, #192	@ 0xc0
 80078ae:	2100      	movs	r1, #0
 80078b0:	207e      	movs	r0, #126	@ 0x7e
 80078b2:	f7ff ff06 	bl	80076c2 <vRadioSetReg>
 80078b6:	bf00      	nop
	}
}
 80078b8:	bf00      	nop
 80078ba:	3708      	adds	r7, #8
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd80      	pop	{r7, pc}

080078c0 <vRadioPowerUpBoot>:
 * 
 * @param 
 * 
 */
void vRadioPowerUpBoot( void )
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	af00      	add	r7, sp, #0
	vRadioWriteReg( CMT2310A_CTL_REG_00,  CMT2310A_REBOOT );
 80078c4:	2103      	movs	r1, #3
 80078c6:	2000      	movs	r0, #0
 80078c8:	f7ff fee9 	bl	800769e <vRadioWriteReg>
}
 80078cc:	bf00      	nop
 80078ce:	bd80      	pop	{r7, pc}

080078d0 <vRadioSoftReset>:
 * 
 * @param 
 * 
 */
void vRadioSoftReset( void )
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	af00      	add	r7, sp, #0
	vRadioWriteReg( CMT2310A_SOFT_RST,  0xff );
 80078d4:	21ff      	movs	r1, #255	@ 0xff
 80078d6:	207f      	movs	r0, #127	@ 0x7f
 80078d8:	f7ff fee1 	bl	800769e <vRadioWriteReg>
	RF_Delay( 40 );
 80078dc:	2028      	movs	r0, #40	@ 0x28
 80078de:	f7f9 ffa9 	bl	8001834 <HAL_Delay>
}
 80078e2:	bf00      	nop
 80078e4:	bd80      	pop	{r7, pc}

080078e6 <vRadioSetAntSwitch>:
 *                 SET:   RX_STATE     0         1
 *                        TX_STATE     1         0
 * 
 */
void vRadioSetAntSwitch( uint8_t cfg_en, uint8_t cfg_polar )
{
 80078e6:	b580      	push	{r7, lr}
 80078e8:	b084      	sub	sp, #16
 80078ea:	af00      	add	r7, sp, #0
 80078ec:	4603      	mov	r3, r0
 80078ee:	460a      	mov	r2, r1
 80078f0:	71fb      	strb	r3, [r7, #7]
 80078f2:	4613      	mov	r3, r2
 80078f4:	71bb      	strb	r3, [r7, #6]
	uint8_t cfg_tmp = 0;
 80078f6:	2300      	movs	r3, #0
 80078f8:	73fb      	strb	r3, [r7, #15]
	if ( cfg_en )
 80078fa:	79fb      	ldrb	r3, [r7, #7]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d003      	beq.n	8007908 <vRadioSetAntSwitch+0x22>
	{
		cfg_tmp |= CMT2310A_TRX_SWT_EN;
 8007900:	7bfb      	ldrb	r3, [r7, #15]
 8007902:	f043 0302 	orr.w	r3, r3, #2
 8007906:	73fb      	strb	r3, [r7, #15]
	}
	if ( cfg_polar )
 8007908:	79bb      	ldrb	r3, [r7, #6]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d003      	beq.n	8007916 <vRadioSetAntSwitch+0x30>
	{
		cfg_tmp |= CMT2310A_TRX_SWT_INV;
 800790e:	7bfb      	ldrb	r3, [r7, #15]
 8007910:	f043 0304 	orr.w	r3, r3, #4
 8007914:	73fb      	strb	r3, [r7, #15]
	}
	vRadioSetReg( CMT2310A_CTL_REG_22, cfg_en, ( CMT2310A_TRX_SWT_EN|CMT2310A_TRX_SWT_INV ) );
 8007916:	79fb      	ldrb	r3, [r7, #7]
 8007918:	2206      	movs	r2, #6
 800791a:	4619      	mov	r1, r3
 800791c:	2016      	movs	r0, #22
 800791e:	f7ff fed0 	bl	80076c2 <vRadioSetReg>
}
 8007922:	bf00      	nop
 8007924:	3710      	adds	r7, #16
 8007926:	46bd      	mov	sp, r7
 8007928:	bd80      	pop	{r7, pc}

0800792a <vRadioDcdcCfg>:
 * input onoff RESET : off
 *             SET : on
 * 
 */
void vRadioDcdcCfg( uint8_t onoff )
{
 800792a:	b580      	push	{r7, lr}
 800792c:	b082      	sub	sp, #8
 800792e:	af00      	add	r7, sp, #0
 8007930:	4603      	mov	r3, r0
 8007932:	71fb      	strb	r3, [r7, #7]
	vRadioSelRegPage( 1 );
 8007934:	2001      	movs	r0, #1
 8007936:	f7ff ff9f 	bl	8007878 <vRadioSelRegPage>
	if ( onoff )
 800793a:	79fb      	ldrb	r3, [r7, #7]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d005      	beq.n	800794c <vRadioDcdcCfg+0x22>
	{
		vRadioSetReg( CMT2310A_CMT_REG_01, ( 1<<4 ), ( 1<<4 ) );
 8007940:	2210      	movs	r2, #16
 8007942:	2110      	movs	r1, #16
 8007944:	2001      	movs	r0, #1
 8007946:	f7ff febc 	bl	80076c2 <vRadioSetReg>
 800794a:	e004      	b.n	8007956 <vRadioDcdcCfg+0x2c>
	}
	else
	{
		vRadioSetReg( CMT2310A_CMT_REG_01, ( 0<<4 ), ( 1<<4 ) );
 800794c:	2210      	movs	r2, #16
 800794e:	2100      	movs	r1, #0
 8007950:	2001      	movs	r0, #1
 8007952:	f7ff feb6 	bl	80076c2 <vRadioSetReg>
	}
	vRadioSelRegPage( 0 );
 8007956:	2000      	movs	r0, #0
 8007958:	f7ff ff8e 	bl	8007878 <vRadioSelRegPage>
}
 800795c:	bf00      	nop
 800795e:	3708      	adds	r7, #8
 8007960:	46bd      	mov	sp, r7
 8007962:	bd80      	pop	{r7, pc}

08007964 <vRadioCapLoad>:
 * @param
 * input cap_val rang 0-31
 * 
 */
void vRadioCapLoad( uint8_t cap_val )
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b082      	sub	sp, #8
 8007968:	af00      	add	r7, sp, #0
 800796a:	4603      	mov	r3, r0
 800796c:	71fb      	strb	r3, [r7, #7]
	// cap_val &= 0x1f;
	vRadioSelRegPage( 1 );
 800796e:	2001      	movs	r0, #1
 8007970:	f7ff ff82 	bl	8007878 <vRadioSelRegPage>
	vRadioSetReg( CMT2310A_CMT_REG_06, cap_val, 0x1f );
 8007974:	79fb      	ldrb	r3, [r7, #7]
 8007976:	221f      	movs	r2, #31
 8007978:	4619      	mov	r1, r3
 800797a:	2006      	movs	r0, #6
 800797c:	f7ff fea1 	bl	80076c2 <vRadioSetReg>
	vRadioSelRegPage( 0 );
 8007980:	2000      	movs	r0, #0
 8007982:	f7ff ff79 	bl	8007878 <vRadioSelRegPage>
}
 8007986:	bf00      	nop
 8007988:	3708      	adds	r7, #8
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}

0800798e <LL_AHB2_GRP1_EnableClock>:
{
 800798e:	b480      	push	{r7}
 8007990:	b085      	sub	sp, #20
 8007992:	af00      	add	r7, sp, #0
 8007994:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8007996:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800799a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800799c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	4313      	orrs	r3, r2
 80079a4:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80079a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80079aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	4013      	ands	r3, r2
 80079b0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80079b2:	68fb      	ldr	r3, [r7, #12]
}
 80079b4:	bf00      	nop
 80079b6:	3714      	adds	r7, #20
 80079b8:	46bd      	mov	sp, r7
 80079ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079be:	4770      	bx	lr

080079c0 <vRfGpioInit>:
/**
 * @brief 
 * 
 */
void vRfGpioInit( void )
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b086      	sub	sp, #24
 80079c4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80079c6:	1d3b      	adds	r3, r7, #4
 80079c8:	2200      	movs	r2, #0
 80079ca:	601a      	str	r2, [r3, #0]
 80079cc:	605a      	str	r2, [r3, #4]
 80079ce:	609a      	str	r2, [r3, #8]
 80079d0:	60da      	str	r2, [r3, #12]
 80079d2:	611a      	str	r2, [r3, #16]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 80079d4:	2001      	movs	r0, #1
 80079d6:	f7ff ffda 	bl	800798e <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80079da:	2002      	movs	r0, #2
 80079dc:	f7ff ffd7 	bl	800798e <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80079e0:	2004      	movs	r0, #4
 80079e2:	f7ff ffd4 	bl	800798e <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80079e6:	2008      	movs	r0, #8
 80079e8:	f7ff ffd1 	bl	800798e <LL_AHB2_GRP1_EnableClock>

// Outputs
	GPIO_LOW( RF_PWR_EN );
 80079ec:	2200      	movs	r2, #0
 80079ee:	2102      	movs	r1, #2
 80079f0:	4833      	ldr	r0, [pc, #204]	@ (8007ac0 <vRfGpioInit+0x100>)
 80079f2:	f003 fc17 	bl	800b224 <HAL_GPIO_WritePin>
	GPIO_HIGH( RF_SPI_NSS );
 80079f6:	2201      	movs	r2, #1
 80079f8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80079fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007a00:	f003 fc10 	bl	800b224 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = RF_PWR_EN_Pin;
 8007a04:	2302      	movs	r3, #2
 8007a06:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007a08:	2301      	movs	r3, #1
 8007a0a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8007a10:	2301      	movs	r3, #1
 8007a12:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init( RF_PWR_EN_GPIO_Port, &GPIO_InitStruct );
 8007a14:	1d3b      	adds	r3, r7, #4
 8007a16:	4619      	mov	r1, r3
 8007a18:	4829      	ldr	r0, [pc, #164]	@ (8007ac0 <vRfGpioInit+0x100>)
 8007a1a:	f003 f99d 	bl	800ad58 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = TRANS_NSS_Pin;
 8007a1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a22:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007a24:	2301      	movs	r3, #1
 8007a26:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a28:	2300      	movs	r3, #0
 8007a2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007a2c:	2303      	movs	r3, #3
 8007a2e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init( TRANS_NSS_GPIO_Port, &GPIO_InitStruct );
 8007a30:	1d3b      	adds	r3, r7, #4
 8007a32:	4619      	mov	r1, r3
 8007a34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007a38:	f003 f98e 	bl	800ad58 <HAL_GPIO_Init>

// Inputs
  GPIO_InitStruct.Pin = TRANS_IO0_INT1_Pin;
 8007a3c:	2304      	movs	r3, #4
 8007a3e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8007a40:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8007a44:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a46:	2300      	movs	r3, #0
 8007a48:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init( TRANS_IO0_INT1_GPIO_Port, &GPIO_InitStruct );
 8007a4a:	1d3b      	adds	r3, r7, #4
 8007a4c:	4619      	mov	r1, r3
 8007a4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007a52:	f003 f981 	bl	800ad58 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = TRANS_IO1_INT2_Pin;
 8007a56:	2302      	movs	r3, #2
 8007a58:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8007a5a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8007a5e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a60:	2300      	movs	r3, #0
 8007a62:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init( TRANS_IO1_INT2_GPIO_Port, &GPIO_InitStruct );
 8007a64:	1d3b      	adds	r3, r7, #4
 8007a66:	4619      	mov	r1, r3
 8007a68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007a6c:	f003 f974 	bl	800ad58 <HAL_GPIO_Init>

#if 1
  GPIO_InitStruct.Pin = TRANS_IO2_INT3_Pin;
 8007a70:	2308      	movs	r3, #8
 8007a72:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007a74:	2300      	movs	r3, #0
 8007a76:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a78:	2300      	movs	r3, #0
 8007a7a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init( TRANS_IO2_INT3_GPIO_Port, &GPIO_InitStruct );
 8007a7c:	1d3b      	adds	r3, r7, #4
 8007a7e:	4619      	mov	r1, r3
 8007a80:	4810      	ldr	r0, [pc, #64]	@ (8007ac4 <vRfGpioInit+0x104>)
 8007a82:	f003 f969 	bl	800ad58 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init( TRANS_IO2_INT3_GPIO_Port, &GPIO_InitStruct );
#endif

  GPIO_InitStruct.Pin = TRANS_DCK_Pin;
 8007a86:	2310      	movs	r3, #16
 8007a88:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8007a8a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8007a8e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a90:	2300      	movs	r3, #0
 8007a92:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init( TRANS_DCK_GPIO_Port, &GPIO_InitStruct );
 8007a94:	1d3b      	adds	r3, r7, #4
 8007a96:	4619      	mov	r1, r3
 8007a98:	480a      	ldr	r0, [pc, #40]	@ (8007ac4 <vRfGpioInit+0x104>)
 8007a9a:	f003 f95d 	bl	800ad58 <HAL_GPIO_Init>

// InOut
  GPIO_InitStruct.Pin = TRANS_DIO_Pin;
 8007a9e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007aa2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init( TRANS_DIO_GPIO_Port, &GPIO_InitStruct );
 8007aac:	1d3b      	adds	r3, r7, #4
 8007aae:	4619      	mov	r1, r3
 8007ab0:	4805      	ldr	r0, [pc, #20]	@ (8007ac8 <vRfGpioInit+0x108>)
 8007ab2:	f003 f951 	bl	800ad58 <HAL_GPIO_Init>

}
 8007ab6:	bf00      	nop
 8007ab8:	3718      	adds	r7, #24
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bd80      	pop	{r7, pc}
 8007abe:	bf00      	nop
 8007ac0:	48001000 	.word	0x48001000
 8007ac4:	48000800 	.word	0x48000800
 8007ac8:	48000c00 	.word	0x48000c00

08007acc <vRfEnableGpioInt>:
 * @brief 
 * 
 * @param pin 
 */
void vRfEnableGpioInt( uint16_t pin )
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b082      	sub	sp, #8
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	80fb      	strh	r3, [r7, #6]
	switch ( pin )
 8007ad6:	88fb      	ldrh	r3, [r7, #6]
 8007ad8:	3b02      	subs	r3, #2
 8007ada:	2b0e      	cmp	r3, #14
 8007adc:	d830      	bhi.n	8007b40 <vRfEnableGpioInt+0x74>
 8007ade:	a201      	add	r2, pc, #4	@ (adr r2, 8007ae4 <vRfEnableGpioInt+0x18>)
 8007ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ae4:	08007b29 	.word	0x08007b29
 8007ae8:	08007b41 	.word	0x08007b41
 8007aec:	08007b21 	.word	0x08007b21
 8007af0:	08007b41 	.word	0x08007b41
 8007af4:	08007b41 	.word	0x08007b41
 8007af8:	08007b41 	.word	0x08007b41
 8007afc:	08007b31 	.word	0x08007b31
 8007b00:	08007b41 	.word	0x08007b41
 8007b04:	08007b41 	.word	0x08007b41
 8007b08:	08007b41 	.word	0x08007b41
 8007b0c:	08007b41 	.word	0x08007b41
 8007b10:	08007b41 	.word	0x08007b41
 8007b14:	08007b41 	.word	0x08007b41
 8007b18:	08007b41 	.word	0x08007b41
 8007b1c:	08007b39 	.word	0x08007b39
	{
	case TRANS_IO0_INT1_Pin:
		HAL_NVIC_EnableIRQ( TRANS_IO0_INT1_EXTI_IRQn );
 8007b20:	2008      	movs	r0, #8
 8007b22:	f002 fe2c 	bl	800a77e <HAL_NVIC_EnableIRQ>
		break;
 8007b26:	e00c      	b.n	8007b42 <vRfEnableGpioInt+0x76>
	case TRANS_IO1_INT2_Pin:
		HAL_NVIC_EnableIRQ( TRANS_IO1_INT2_EXTI_IRQn );
 8007b28:	2007      	movs	r0, #7
 8007b2a:	f002 fe28 	bl	800a77e <HAL_NVIC_EnableIRQ>
		break;
 8007b2e:	e008      	b.n	8007b42 <vRfEnableGpioInt+0x76>
	case TRANS_IO2_INT3_Pin:
		HAL_NVIC_EnableIRQ( TRANS_IO2_INT3_EXTI_IRQn );
 8007b30:	2009      	movs	r0, #9
 8007b32:	f002 fe24 	bl	800a77e <HAL_NVIC_EnableIRQ>
		break;
 8007b36:	e004      	b.n	8007b42 <vRfEnableGpioInt+0x76>
	case TRANS_DCK_Pin:
		HAL_NVIC_EnableIRQ( TRANS_DCK_EXTI_IRQn );
 8007b38:	200a      	movs	r0, #10
 8007b3a:	f002 fe20 	bl	800a77e <HAL_NVIC_EnableIRQ>
		break;
 8007b3e:	e000      	b.n	8007b42 <vRfEnableGpioInt+0x76>
	default:
		break;
 8007b40:	bf00      	nop
	}	
}
 8007b42:	bf00      	nop
 8007b44:	3708      	adds	r7, #8
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}
 8007b4a:	bf00      	nop

08007b4c <vRfDisableGpioInt>:
 * @brief 
 * 
 * @param pin 
 */
void vRfDisableGpioInt( uint16_t pin )
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b082      	sub	sp, #8
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	4603      	mov	r3, r0
 8007b54:	80fb      	strh	r3, [r7, #6]
	switch ( pin )
 8007b56:	88fb      	ldrh	r3, [r7, #6]
 8007b58:	3b02      	subs	r3, #2
 8007b5a:	2b0e      	cmp	r3, #14
 8007b5c:	d830      	bhi.n	8007bc0 <vRfDisableGpioInt+0x74>
 8007b5e:	a201      	add	r2, pc, #4	@ (adr r2, 8007b64 <vRfDisableGpioInt+0x18>)
 8007b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b64:	08007ba9 	.word	0x08007ba9
 8007b68:	08007bc1 	.word	0x08007bc1
 8007b6c:	08007ba1 	.word	0x08007ba1
 8007b70:	08007bc1 	.word	0x08007bc1
 8007b74:	08007bc1 	.word	0x08007bc1
 8007b78:	08007bc1 	.word	0x08007bc1
 8007b7c:	08007bb1 	.word	0x08007bb1
 8007b80:	08007bc1 	.word	0x08007bc1
 8007b84:	08007bc1 	.word	0x08007bc1
 8007b88:	08007bc1 	.word	0x08007bc1
 8007b8c:	08007bc1 	.word	0x08007bc1
 8007b90:	08007bc1 	.word	0x08007bc1
 8007b94:	08007bc1 	.word	0x08007bc1
 8007b98:	08007bc1 	.word	0x08007bc1
 8007b9c:	08007bb9 	.word	0x08007bb9
	{
	case TRANS_IO0_INT1_Pin:
		HAL_NVIC_DisableIRQ( TRANS_IO0_INT1_EXTI_IRQn );
 8007ba0:	2008      	movs	r0, #8
 8007ba2:	f002 fdfa 	bl	800a79a <HAL_NVIC_DisableIRQ>
		break;
 8007ba6:	e00c      	b.n	8007bc2 <vRfDisableGpioInt+0x76>
	case TRANS_IO1_INT2_Pin:
		HAL_NVIC_DisableIRQ( TRANS_IO1_INT2_EXTI_IRQn );
 8007ba8:	2007      	movs	r0, #7
 8007baa:	f002 fdf6 	bl	800a79a <HAL_NVIC_DisableIRQ>
		break;
 8007bae:	e008      	b.n	8007bc2 <vRfDisableGpioInt+0x76>
	case TRANS_IO2_INT3_Pin:
		HAL_NVIC_DisableIRQ( TRANS_IO2_INT3_EXTI_IRQn );
 8007bb0:	2009      	movs	r0, #9
 8007bb2:	f002 fdf2 	bl	800a79a <HAL_NVIC_DisableIRQ>
		break;
 8007bb6:	e004      	b.n	8007bc2 <vRfDisableGpioInt+0x76>
	case TRANS_DCK_Pin:
		HAL_NVIC_DisableIRQ( TRANS_DCK_EXTI_IRQn );
 8007bb8:	200a      	movs	r0, #10
 8007bba:	f002 fdee 	bl	800a79a <HAL_NVIC_DisableIRQ>
		break;
 8007bbe:	e000      	b.n	8007bc2 <vRfDisableGpioInt+0x76>
	default:
		break;
 8007bc0:	bf00      	nop
	}	
}
 8007bc2:	bf00      	nop
 8007bc4:	3708      	adds	r7, #8
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}
 8007bca:	bf00      	nop

08007bcc <vRfSpiInit>:
/**
 * @brief 
 * 
 */
void vRfSpiInit( void )
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	af00      	add	r7, sp, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init( TRANS_MISO_GPIO_Port, &GPIO_InitStruct );

#else
  hspi1.Instance = SPI1;
 8007bd0:	4b1b      	ldr	r3, [pc, #108]	@ (8007c40 <vRfSpiInit+0x74>)
 8007bd2:	4a1c      	ldr	r2, [pc, #112]	@ (8007c44 <vRfSpiInit+0x78>)
 8007bd4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8007bd6:	4b1a      	ldr	r3, [pc, #104]	@ (8007c40 <vRfSpiInit+0x74>)
 8007bd8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8007bdc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8007bde:	4b18      	ldr	r3, [pc, #96]	@ (8007c40 <vRfSpiInit+0x74>)
 8007be0:	2200      	movs	r2, #0
 8007be2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8007be4:	4b16      	ldr	r3, [pc, #88]	@ (8007c40 <vRfSpiInit+0x74>)
 8007be6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8007bea:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007bec:	4b14      	ldr	r3, [pc, #80]	@ (8007c40 <vRfSpiInit+0x74>)
 8007bee:	2200      	movs	r2, #0
 8007bf0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8007bf2:	4b13      	ldr	r3, [pc, #76]	@ (8007c40 <vRfSpiInit+0x74>)
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8007bf8:	4b11      	ldr	r3, [pc, #68]	@ (8007c40 <vRfSpiInit+0x74>)
 8007bfa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007bfe:	619a      	str	r2, [r3, #24]
	// // Baud Rate 32/4 = 8.0 MBits/s
  // hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
	// Baud Rate 32/8 = 4.0 MBits/s
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8007c00:	4b0f      	ldr	r3, [pc, #60]	@ (8007c40 <vRfSpiInit+0x74>)
 8007c02:	2210      	movs	r2, #16
 8007c04:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007c06:	4b0e      	ldr	r3, [pc, #56]	@ (8007c40 <vRfSpiInit+0x74>)
 8007c08:	2200      	movs	r2, #0
 8007c0a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8007c0c:	4b0c      	ldr	r3, [pc, #48]	@ (8007c40 <vRfSpiInit+0x74>)
 8007c0e:	2200      	movs	r2, #0
 8007c10:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c12:	4b0b      	ldr	r3, [pc, #44]	@ (8007c40 <vRfSpiInit+0x74>)
 8007c14:	2200      	movs	r2, #0
 8007c16:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8007c18:	4b09      	ldr	r3, [pc, #36]	@ (8007c40 <vRfSpiInit+0x74>)
 8007c1a:	2207      	movs	r2, #7
 8007c1c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8007c1e:	4b08      	ldr	r3, [pc, #32]	@ (8007c40 <vRfSpiInit+0x74>)
 8007c20:	2200      	movs	r2, #0
 8007c22:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8007c24:	4b06      	ldr	r3, [pc, #24]	@ (8007c40 <vRfSpiInit+0x74>)
 8007c26:	2208      	movs	r2, #8
 8007c28:	635a      	str	r2, [r3, #52]	@ 0x34
  if ( HAL_SPI_Init( &hspi1 ) != HAL_OK )
 8007c2a:	4805      	ldr	r0, [pc, #20]	@ (8007c40 <vRfSpiInit+0x74>)
 8007c2c:	f005 fb90 	bl	800d350 <HAL_SPI_Init>
 8007c30:	4603      	mov	r3, r0
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d002      	beq.n	8007c3c <vRfSpiInit+0x70>
  {
		// vDbgMsg( "An error occurred during the initialization of the RF module SPI.\r\n" );
		printf( "An error occurred during the initialization of the RF module SPI.\r\n" );
 8007c36:	4804      	ldr	r0, [pc, #16]	@ (8007c48 <vRfSpiInit+0x7c>)
 8007c38:	f00c f95c 	bl	8013ef4 <puts>
  }
#endif
}
 8007c3c:	bf00      	nop
 8007c3e:	bd80      	pop	{r7, pc}
 8007c40:	20000758 	.word	0x20000758
 8007c44:	40013000 	.word	0x40013000
 8007c48:	08017a14 	.word	0x08017a14

08007c4c <vRfSpiWriteByte>:
 * 
 * @param addr 
 * @param wr_data 
 */
void vRfSpiWriteByte( uint8_t addr, uint8_t * wr_data )
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b084      	sub	sp, #16
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	4603      	mov	r3, r0
 8007c54:	6039      	str	r1, [r7, #0]
 8007c56:	71fb      	strb	r3, [r7, #7]
	uint8_t spi_data[2] = {0};
 8007c58:	2300      	movs	r3, #0
 8007c5a:	81bb      	strh	r3, [r7, #12]

	addr &= 0x7f;
 8007c5c:	79fb      	ldrb	r3, [r7, #7]
 8007c5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c62:	71fb      	strb	r3, [r7, #7]
	spi_data[0] = addr;
 8007c64:	79fb      	ldrb	r3, [r7, #7]
 8007c66:	733b      	strb	r3, [r7, #12]
	spi_data[1] = *wr_data;
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	781b      	ldrb	r3, [r3, #0]
 8007c6c:	737b      	strb	r3, [r7, #13]
	RF_GPIO_Write( RF_SPI_CLK, 0 );
	vSpiDelayus(10);
	RF_GPIO_Write( RF_SPI_NSS, 1 );
	RF_GPIO_Write( RF_SPI_MOSI, 1 );
#else
	GPIO_LOW( RF_SPI_NSS );
 8007c6e:	2200      	movs	r2, #0
 8007c70:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007c74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007c78:	f003 fad4 	bl	800b224 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit( &hspi1, spi_data, 2, RADIO_SPI_TIMEOUT );
 8007c7c:	f107 010c 	add.w	r1, r7, #12
 8007c80:	230a      	movs	r3, #10
 8007c82:	2202      	movs	r2, #2
 8007c84:	4806      	ldr	r0, [pc, #24]	@ (8007ca0 <vRfSpiWriteByte+0x54>)
 8007c86:	f005 fc06 	bl	800d496 <HAL_SPI_Transmit>
	GPIO_HIGH( RF_SPI_NSS );
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007c90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007c94:	f003 fac6 	bl	800b224 <HAL_GPIO_WritePin>
#endif

}
 8007c98:	bf00      	nop
 8007c9a:	3710      	adds	r7, #16
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bd80      	pop	{r7, pc}
 8007ca0:	20000758 	.word	0x20000758

08007ca4 <vRfSpiReadByte>:
 * 
 * @param addr 
 * @param rd_data 
 */
void vRfSpiReadByte( uint8_t addr, uint8_t * rd_data )
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b082      	sub	sp, #8
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	4603      	mov	r3, r0
 8007cac:	6039      	str	r1, [r7, #0]
 8007cae:	71fb      	strb	r3, [r7, #7]
	// uint8_t dly = 10;
	addr |= 0x80;
 8007cb0:	79fb      	ldrb	r3, [r7, #7]
 8007cb2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007cb6:	b2db      	uxtb	r3, r3
 8007cb8:	71fb      	strb	r3, [r7, #7]
	vSpiDelayus(10);
	RF_GPIO_Write( RF_SPI_NSS, 1 );
	RF_GPIO_Write( RF_SPI_MOSI, 1 );
#else

	GPIO_LOW( RF_SPI_NSS );
 8007cba:	2200      	movs	r2, #0
 8007cbc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007cc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007cc4:	f003 faae 	bl	800b224 <HAL_GPIO_WritePin>
#if 1
	HAL_SPI_Transmit( &hspi1, &addr, 1, RADIO_SPI_TIMEOUT );
 8007cc8:	1df9      	adds	r1, r7, #7
 8007cca:	230a      	movs	r3, #10
 8007ccc:	2201      	movs	r2, #1
 8007cce:	480a      	ldr	r0, [pc, #40]	@ (8007cf8 <vRfSpiReadByte+0x54>)
 8007cd0:	f005 fbe1 	bl	800d496 <HAL_SPI_Transmit>
	HAL_SPI_Receive( &hspi1, rd_data, 1, RADIO_SPI_TIMEOUT );
 8007cd4:	230a      	movs	r3, #10
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	6839      	ldr	r1, [r7, #0]
 8007cda:	4807      	ldr	r0, [pc, #28]	@ (8007cf8 <vRfSpiReadByte+0x54>)
 8007cdc:	f005 fd51 	bl	800d782 <HAL_SPI_Receive>
#else
	HAL_SPI_TransmitReceive( &hspi1, &addr, rd_data, 1, RADIO_SPI_TIMEOUT );
#endif
	GPIO_HIGH( RF_SPI_NSS );
 8007ce0:	2201      	movs	r2, #1
 8007ce2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007ce6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007cea:	f003 fa9b 	bl	800b224 <HAL_GPIO_WritePin>
#endif
}
 8007cee:	bf00      	nop
 8007cf0:	3708      	adds	r7, #8
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	bd80      	pop	{r7, pc}
 8007cf6:	bf00      	nop
 8007cf8:	20000758 	.word	0x20000758

08007cfc <vRfSpiBurstWrite>:
 * @param addr 
 * @param wr_data 
 * @param length 
 */
void vRfSpiBurstWrite( uint8_t addr, uint8_t * wr_data, uint8_t length )
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b082      	sub	sp, #8
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	4603      	mov	r3, r0
 8007d04:	6039      	str	r1, [r7, #0]
 8007d06:	71fb      	strb	r3, [r7, #7]
 8007d08:	4613      	mov	r3, r2
 8007d0a:	71bb      	strb	r3, [r7, #6]
	addr &= 0x7f;
 8007d0c:	79fb      	ldrb	r3, [r7, #7]
 8007d0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d12:	b2db      	uxtb	r3, r3
 8007d14:	71fb      	strb	r3, [r7, #7]
	RF_GPIO_Write( RF_SPI_CLK, 0 );
	RF_GPIO_Write( RF_SPI_NSS, 1 );
	RF_GPIO_Write( RF_SPI_MOSI, 1 );
#else

	GPIO_LOW( RF_SPI_NSS );
 8007d16:	2200      	movs	r2, #0
 8007d18:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007d1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007d20:	f003 fa80 	bl	800b224 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit( &hspi1, &addr, 1, RADIO_SPI_TIMEOUT );
 8007d24:	1df9      	adds	r1, r7, #7
 8007d26:	230a      	movs	r3, #10
 8007d28:	2201      	movs	r2, #1
 8007d2a:	480a      	ldr	r0, [pc, #40]	@ (8007d54 <vRfSpiBurstWrite+0x58>)
 8007d2c:	f005 fbb3 	bl	800d496 <HAL_SPI_Transmit>
	HAL_SPI_Transmit( &hspi1, wr_data, length, RADIO_SPI_TIMEOUT );
 8007d30:	79bb      	ldrb	r3, [r7, #6]
 8007d32:	b29a      	uxth	r2, r3
 8007d34:	230a      	movs	r3, #10
 8007d36:	6839      	ldr	r1, [r7, #0]
 8007d38:	4806      	ldr	r0, [pc, #24]	@ (8007d54 <vRfSpiBurstWrite+0x58>)
 8007d3a:	f005 fbac 	bl	800d496 <HAL_SPI_Transmit>
	GPIO_HIGH( RF_SPI_NSS );
 8007d3e:	2201      	movs	r2, #1
 8007d40:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007d44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007d48:	f003 fa6c 	bl	800b224 <HAL_GPIO_WritePin>
#endif
}
 8007d4c:	bf00      	nop
 8007d4e:	3708      	adds	r7, #8
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}
 8007d54:	20000758 	.word	0x20000758

08007d58 <vRadioCfgPreamble>:
 * 
 * @param
 * 
 */
void vRadioCfgPreamble( PREAMBLE_CFG * prm_ptr )
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b084      	sub	sp, #16
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
	uint8_t cfg_tmp = 0;
 8007d60:	2300      	movs	r3, #0
 8007d62:	73fb      	strb	r3, [r7, #15]

	vRadioReadReg( CMT2310A_CTL_REG_40, &cfg_tmp );
 8007d64:	f107 030f 	add.w	r3, r7, #15
 8007d68:	4619      	mov	r1, r3
 8007d6a:	2028      	movs	r0, #40	@ 0x28
 8007d6c:	f7ff fc88 	bl	8007680 <vRadioReadReg>
	if ( prm_ptr->PREAM_LENG_UNIT == 0 )
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	781b      	ldrb	r3, [r3, #0]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d105      	bne.n	8007d84 <vRadioCfgPreamble+0x2c>
	{
		cfg_tmp &= ~CMT2310A_PREAM_LENG_UNIIT;
 8007d78:	7bfb      	ldrb	r3, [r7, #15]
 8007d7a:	f023 0304 	bic.w	r3, r3, #4
 8007d7e:	b2db      	uxtb	r3, r3
 8007d80:	73fb      	strb	r3, [r7, #15]
 8007d82:	e004      	b.n	8007d8e <vRadioCfgPreamble+0x36>
	}
	else
	{
		cfg_tmp |= CMT2310A_PREAM_LENG_UNIIT;
 8007d84:	7bfb      	ldrb	r3, [r7, #15]
 8007d86:	f043 0304 	orr.w	r3, r3, #4
 8007d8a:	b2db      	uxtb	r3, r3
 8007d8c:	73fb      	strb	r3, [r7, #15]
	}

	cfg_tmp &= ~CMT2310A_RX_PREAM_SIZE_MASK;
 8007d8e:	7bfb      	ldrb	r3, [r7, #15]
 8007d90:	f003 0307 	and.w	r3, r3, #7
 8007d94:	b2db      	uxtb	r3, r3
 8007d96:	73fb      	strb	r3, [r7, #15]
	cfg_tmp |= ( ( ( prm_ptr->RX_PREAM_SIZE )<<3 )&CMT2310A_RX_PREAM_SIZE_MASK );
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	789b      	ldrb	r3, [r3, #2]
 8007d9c:	00db      	lsls	r3, r3, #3
 8007d9e:	b25a      	sxtb	r2, r3
 8007da0:	7bfb      	ldrb	r3, [r7, #15]
 8007da2:	b25b      	sxtb	r3, r3
 8007da4:	4313      	orrs	r3, r2
 8007da6:	b25b      	sxtb	r3, r3
 8007da8:	b2db      	uxtb	r3, r3
 8007daa:	73fb      	strb	r3, [r7, #15]
	
	vRadioWriteReg( CMT2310A_CTL_REG_40, cfg_tmp);
 8007dac:	7bfb      	ldrb	r3, [r7, #15]
 8007dae:	4619      	mov	r1, r3
 8007db0:	2028      	movs	r0, #40	@ 0x28
 8007db2:	f7ff fc74 	bl	800769e <vRadioWriteReg>
	vRadioWriteReg( CMT2310A_CTL_REG_41, ( uint8_t )( prm_ptr->TX_PREAM_SIZE ) );
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	889b      	ldrh	r3, [r3, #4]
 8007dba:	b2db      	uxtb	r3, r3
 8007dbc:	4619      	mov	r1, r3
 8007dbe:	2029      	movs	r0, #41	@ 0x29
 8007dc0:	f7ff fc6d 	bl	800769e <vRadioWriteReg>
	vRadioWriteReg( CMT2310A_CTL_REG_42, ( uint8_t )( prm_ptr->TX_PREAM_SIZE >> 8 ) );
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	889b      	ldrh	r3, [r3, #4]
 8007dc8:	0a1b      	lsrs	r3, r3, #8
 8007dca:	b29b      	uxth	r3, r3
 8007dcc:	b2db      	uxtb	r3, r3
 8007dce:	4619      	mov	r1, r3
 8007dd0:	202a      	movs	r0, #42	@ 0x2a
 8007dd2:	f7ff fc64 	bl	800769e <vRadioWriteReg>
	vRadioWriteReg( CMT2310A_CTL_REG_43, prm_ptr->PREAM_VALUE );
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	785b      	ldrb	r3, [r3, #1]
 8007dda:	4619      	mov	r1, r3
 8007ddc:	202b      	movs	r0, #43	@ 0x2b
 8007dde:	f7ff fc5e 	bl	800769e <vRadioWriteReg>
}
 8007de2:	bf00      	nop
 8007de4:	3710      	adds	r7, #16
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}

08007dea <vRadioReadRunModeCfg>:
 * 
 * @param
 * 
 */
void vRadioReadRunModeCfg( WORK_MODE_CFG * run_mode_ptr )
{
 8007dea:	b580      	push	{r7, lr}
 8007dec:	b084      	sub	sp, #16
 8007dee:	af00      	add	r7, sp, #0
 8007df0:	6078      	str	r0, [r7, #4]
	uint8_t cfg_reg = 0;
 8007df2:	2300      	movs	r3, #0
 8007df4:	73fb      	strb	r3, [r7, #15]

	vRadioReadReg( CMT2310A_CTL_REG_11, &cfg_reg );
 8007df6:	f107 030f 	add.w	r3, r7, #15
 8007dfa:	4619      	mov	r1, r3
 8007dfc:	200b      	movs	r0, #11
 8007dfe:	f7ff fc3f 	bl	8007680 <vRadioReadReg>
	vRadioReadReg( CMT2310A_CTL_REG_12, &cfg_reg );
 8007e02:	f107 030f 	add.w	r3, r7, #15
 8007e06:	4619      	mov	r1, r3
 8007e08:	200c      	movs	r0, #12
 8007e0a:	f7ff fc39 	bl	8007680 <vRadioReadReg>
	vRadioReadReg( CMT2310A_CTL_REG_13, &cfg_reg );
 8007e0e:	f107 030f 	add.w	r3, r7, #15
 8007e12:	4619      	mov	r1, r3
 8007e14:	200d      	movs	r0, #13
 8007e16:	f7ff fc33 	bl	8007680 <vRadioReadReg>

	vRadioReadReg( CMT2310A_CTL_REG_96, &cfg_reg );
 8007e1a:	f107 030f 	add.w	r3, r7, #15
 8007e1e:	4619      	mov	r1, r3
 8007e20:	2060      	movs	r0, #96	@ 0x60
 8007e22:	f7ff fc2d 	bl	8007680 <vRadioReadReg>
	vRadioReadReg( CMT2310A_CTL_REG_97, &cfg_reg );
 8007e26:	f107 030f 	add.w	r3, r7, #15
 8007e2a:	4619      	mov	r1, r3
 8007e2c:	2061      	movs	r0, #97	@ 0x61
 8007e2e:	f7ff fc27 	bl	8007680 <vRadioReadReg>
	vRadioReadReg( CMT2310A_CTL_REG_98, &cfg_reg );
 8007e32:	f107 030f 	add.w	r3, r7, #15
 8007e36:	4619      	mov	r1, r3
 8007e38:	2062      	movs	r0, #98	@ 0x62
 8007e3a:	f7ff fc21 	bl	8007680 <vRadioReadReg>
	vRadioReadReg( CMT2310A_CTL_REG_105, &cfg_reg );
 8007e3e:	f107 030f 	add.w	r3, r7, #15
 8007e42:	4619      	mov	r1, r3
 8007e44:	2069      	movs	r0, #105	@ 0x69
 8007e46:	f7ff fc1b 	bl	8007680 <vRadioReadReg>
	vRadioReadReg( CMT2310A_CTL_REG_106, &cfg_reg );
 8007e4a:	f107 030f 	add.w	r3, r7, #15
 8007e4e:	4619      	mov	r1, r3
 8007e50:	206a      	movs	r0, #106	@ 0x6a
 8007e52:	f7ff fc15 	bl	8007680 <vRadioReadReg>

	vRadioReadReg( CMT2310A_CTL_REG_100, &cfg_reg );
 8007e56:	f107 030f 	add.w	r3, r7, #15
 8007e5a:	4619      	mov	r1, r3
 8007e5c:	2064      	movs	r0, #100	@ 0x64
 8007e5e:	f7ff fc0f 	bl	8007680 <vRadioReadReg>
	run_mode_ptr->SLEEP_TIMER_M = ( cfg_reg & 0xe0 );
 8007e62:	7bfb      	ldrb	r3, [r7, #15]
 8007e64:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8007e68:	b29a      	uxth	r2, r3
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	815a      	strh	r2, [r3, #10]
	run_mode_ptr->SLEEP_TIMER_M <<= 3;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	895b      	ldrh	r3, [r3, #10]
 8007e72:	00db      	lsls	r3, r3, #3
 8007e74:	b29a      	uxth	r2, r3
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	815a      	strh	r2, [r3, #10]
	run_mode_ptr->SLEEP_TIMER_R = ( cfg_reg & 0x1f );
 8007e7a:	7bfb      	ldrb	r3, [r7, #15]
 8007e7c:	f003 031f 	and.w	r3, r3, #31
 8007e80:	b2da      	uxtb	r2, r3
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	731a      	strb	r2, [r3, #12]

	vRadioReadReg( CMT2310A_CTL_REG_99, &cfg_reg );
 8007e86:	f107 030f 	add.w	r3, r7, #15
 8007e8a:	4619      	mov	r1, r3
 8007e8c:	2063      	movs	r0, #99	@ 0x63
 8007e8e:	f7ff fbf7 	bl	8007680 <vRadioReadReg>
	run_mode_ptr->SLEEP_TIMER_M |= cfg_reg;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	895b      	ldrh	r3, [r3, #10]
 8007e96:	7bfa      	ldrb	r2, [r7, #15]
 8007e98:	4313      	orrs	r3, r2
 8007e9a:	b29a      	uxth	r2, r3
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	815a      	strh	r2, [r3, #10]

	vRadioReadReg( CMT2310A_CTL_REG_102, &cfg_reg );
 8007ea0:	f107 030f 	add.w	r3, r7, #15
 8007ea4:	4619      	mov	r1, r3
 8007ea6:	2066      	movs	r0, #102	@ 0x66
 8007ea8:	f7ff fbea 	bl	8007680 <vRadioReadReg>
	run_mode_ptr->RX_TIMER_T1_M = ( cfg_reg & 0xe0 );
 8007eac:	7bfb      	ldrb	r3, [r7, #15]
 8007eae:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8007eb2:	b29a      	uxth	r2, r3
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	81da      	strh	r2, [r3, #14]
	run_mode_ptr->RX_TIMER_T1_M <<= 3;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	89db      	ldrh	r3, [r3, #14]
 8007ebc:	00db      	lsls	r3, r3, #3
 8007ebe:	b29a      	uxth	r2, r3
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	81da      	strh	r2, [r3, #14]
	run_mode_ptr->RX_TIMER_T1_R = ( cfg_reg & 0x1f );
 8007ec4:	7bfb      	ldrb	r3, [r7, #15]
 8007ec6:	f003 031f 	and.w	r3, r3, #31
 8007eca:	b2da      	uxtb	r2, r3
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	741a      	strb	r2, [r3, #16]
	vRadioReadReg( CMT2310A_CTL_REG_101, &cfg_reg );
 8007ed0:	f107 030f 	add.w	r3, r7, #15
 8007ed4:	4619      	mov	r1, r3
 8007ed6:	2065      	movs	r0, #101	@ 0x65
 8007ed8:	f7ff fbd2 	bl	8007680 <vRadioReadReg>
	run_mode_ptr->RX_TIMER_T1_M |= cfg_reg;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	89db      	ldrh	r3, [r3, #14]
 8007ee0:	7bfa      	ldrb	r2, [r7, #15]
 8007ee2:	4313      	orrs	r3, r2
 8007ee4:	b29a      	uxth	r2, r3
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	81da      	strh	r2, [r3, #14]

	vRadioReadReg( CMT2310A_CTL_REG_104, &cfg_reg );
 8007eea:	f107 030f 	add.w	r3, r7, #15
 8007eee:	4619      	mov	r1, r3
 8007ef0:	2068      	movs	r0, #104	@ 0x68
 8007ef2:	f7ff fbc5 	bl	8007680 <vRadioReadReg>
	run_mode_ptr->RX_TIMER_T2_M = ( cfg_reg & 0xe0 );
 8007ef6:	7bfb      	ldrb	r3, [r7, #15]
 8007ef8:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8007efc:	b29a      	uxth	r2, r3
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	825a      	strh	r2, [r3, #18]
	run_mode_ptr->RX_TIMER_T2_M <<= 3;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	8a5b      	ldrh	r3, [r3, #18]
 8007f06:	00db      	lsls	r3, r3, #3
 8007f08:	b29a      	uxth	r2, r3
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	825a      	strh	r2, [r3, #18]
	run_mode_ptr->RX_TIMER_T2_R = ( cfg_reg & 0x1f );
 8007f0e:	7bfb      	ldrb	r3, [r7, #15]
 8007f10:	f003 031f 	and.w	r3, r3, #31
 8007f14:	b2da      	uxtb	r2, r3
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	751a      	strb	r2, [r3, #20]
	vRadioReadReg( CMT2310A_CTL_REG_103, &cfg_reg );
 8007f1a:	f107 030f 	add.w	r3, r7, #15
 8007f1e:	4619      	mov	r1, r3
 8007f20:	2067      	movs	r0, #103	@ 0x67
 8007f22:	f7ff fbad 	bl	8007680 <vRadioReadReg>
	run_mode_ptr->RX_TIMER_T2_M |= cfg_reg;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	8a5b      	ldrh	r3, [r3, #18]
 8007f2a:	7bfa      	ldrb	r2, [r7, #15]
 8007f2c:	4313      	orrs	r3, r2
 8007f2e:	b29a      	uxth	r2, r3
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	825a      	strh	r2, [r3, #18]

	vRadioReadReg( CMT2310A_CTL_REG_107, &cfg_reg );
 8007f34:	f107 030f 	add.w	r3, r7, #15
 8007f38:	4619      	mov	r1, r3
 8007f3a:	206b      	movs	r0, #107	@ 0x6b
 8007f3c:	f7ff fba0 	bl	8007680 <vRadioReadReg>
	vRadioReadReg( CMT2310A_CTL_REG_108, &cfg_reg );
 8007f40:	f107 030f 	add.w	r3, r7, #15
 8007f44:	4619      	mov	r1, r3
 8007f46:	206c      	movs	r0, #108	@ 0x6c
 8007f48:	f7ff fb9a 	bl	8007680 <vRadioReadReg>
	vRadioReadReg( CMT2310A_CTL_REG_110, &cfg_reg );
 8007f4c:	f107 030f 	add.w	r3, r7, #15
 8007f50:	4619      	mov	r1, r3
 8007f52:	206e      	movs	r0, #110	@ 0x6e
 8007f54:	f7ff fb94 	bl	8007680 <vRadioReadReg>
	vRadioReadReg( CMT2310A_CTL_REG_113, &cfg_reg );
 8007f58:	f107 030f 	add.w	r3, r7, #15
 8007f5c:	4619      	mov	r1, r3
 8007f5e:	2071      	movs	r0, #113	@ 0x71
 8007f60:	f7ff fb8e 	bl	8007680 <vRadioReadReg>
	vRadioReadReg( CMT2310A_CTL_REG_115, &cfg_reg );
 8007f64:	f107 030f 	add.w	r3, r7, #15
 8007f68:	4619      	mov	r1, r3
 8007f6a:	2073      	movs	r0, #115	@ 0x73
 8007f6c:	f7ff fb88 	bl	8007680 <vRadioReadReg>
	vRadioReadReg( CMT2310A_CTL_REG_118, &cfg_reg );
 8007f70:	f107 030f 	add.w	r3, r7, #15
 8007f74:	4619      	mov	r1, r3
 8007f76:	2076      	movs	r0, #118	@ 0x76
 8007f78:	f7ff fb82 	bl	8007680 <vRadioReadReg>
	vRadioReadReg( CMT2310A_CTL_REG_119, &cfg_reg );
 8007f7c:	f107 030f 	add.w	r3, r7, #15
 8007f80:	4619      	mov	r1, r3
 8007f82:	2077      	movs	r0, #119	@ 0x77
 8007f84:	f7ff fb7c 	bl	8007680 <vRadioReadReg>

}
 8007f88:	bf00      	nop
 8007f8a:	3710      	adds	r7, #16
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd80      	pop	{r7, pc}

08007f90 <vRadioSetRssiAbsThValue>:
 * 
 * @param
 * 
 */
void vRadioSetRssiAbsThValue( int8_t rssi )
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b082      	sub	sp, #8
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	4603      	mov	r3, r0
 8007f98:	71fb      	strb	r3, [r7, #7]
	vRadioSelRegPage( 1 );
 8007f9a:	2001      	movs	r0, #1
 8007f9c:	f7ff fc6c 	bl	8007878 <vRadioSelRegPage>
	vRadioWriteReg( CMT2310A_RSSI_ABS_TH_REG, ( uint8_t )rssi );
 8007fa0:	79fb      	ldrb	r3, [r7, #7]
 8007fa2:	4619      	mov	r1, r3
 8007fa4:	2063      	movs	r0, #99	@ 0x63
 8007fa6:	f7ff fb7a 	bl	800769e <vRadioWriteReg>
	vRadioSelRegPage( 0 );
 8007faa:	2000      	movs	r0, #0
 8007fac:	f7ff fc64 	bl	8007878 <vRadioSelRegPage>
}
 8007fb0:	bf00      	nop
 8007fb2:	3708      	adds	r7, #8
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bd80      	pop	{r7, pc}

08007fb8 <vRadioSetInt1Sel>:
 *   CMT2310A_INT_SEQ_MATCH				(31<<0)				// sequence number match
 *   CMT2310A_INT_CSMA_DONE				(32<<0)				// CSMA done
 *   CMT2310A_INT_CCA_STATUS			(33<<0)				// CCA status match
 */
void vRadioSetInt1Sel( uint8_t int1_sel )
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b082      	sub	sp, #8
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	71fb      	strb	r3, [r7, #7]
	vRadioSetReg( CMT2310A_INT1_SEL_REG, int1_sel, CMT2310A_INT1_SEL_MASK );
 8007fc2:	79fb      	ldrb	r3, [r7, #7]
 8007fc4:	223f      	movs	r2, #63	@ 0x3f
 8007fc6:	4619      	mov	r1, r3
 8007fc8:	2010      	movs	r0, #16
 8007fca:	f7ff fb7a 	bl	80076c2 <vRadioSetReg>
}
 8007fce:	bf00      	nop
 8007fd0:	3708      	adds	r7, #8
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	bd80      	pop	{r7, pc}

08007fd6 <vRadioSetInt2Sel>:
 * 
 * @param
 * 
 */
void vRadioSetInt2Sel( uint8_t int2_sel )
{
 8007fd6:	b580      	push	{r7, lr}
 8007fd8:	b082      	sub	sp, #8
 8007fda:	af00      	add	r7, sp, #0
 8007fdc:	4603      	mov	r3, r0
 8007fde:	71fb      	strb	r3, [r7, #7]
	vRadioSetReg( CMT2310A_INT2_SEL_REG, int2_sel, CMT2310A_INT2_SEL_MASK );
 8007fe0:	79fb      	ldrb	r3, [r7, #7]
 8007fe2:	223f      	movs	r2, #63	@ 0x3f
 8007fe4:	4619      	mov	r1, r3
 8007fe6:	2011      	movs	r0, #17
 8007fe8:	f7ff fb6b 	bl	80076c2 <vRadioSetReg>
}
 8007fec:	bf00      	nop
 8007fee:	3708      	adds	r7, #8
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	bd80      	pop	{r7, pc}

08007ff4 <vRadioSetInt1Polar>:
 *   RESET: active high, normal low
 *   SET: active low, normal high
 * 
 */
void vRadioSetInt1Polar( uint8_t int1_polar )
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b082      	sub	sp, #8
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	71fb      	strb	r3, [r7, #7]
	if ( int1_polar )
 8007ffe:	79fb      	ldrb	r3, [r7, #7]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d005      	beq.n	8008010 <vRadioSetInt1Polar+0x1c>
	{
		vRadioSetReg( CMT2310A_CTL_REG_17, CMT2310A_INT1_POLAR, CMT2310A_INT1_POLAR );
 8008004:	2280      	movs	r2, #128	@ 0x80
 8008006:	2180      	movs	r1, #128	@ 0x80
 8008008:	2011      	movs	r0, #17
 800800a:	f7ff fb5a 	bl	80076c2 <vRadioSetReg>
	}
	else
	{
		vRadioSetReg( CMT2310A_CTL_REG_17, 0, CMT2310A_INT1_POLAR );
	}
}
 800800e:	e004      	b.n	800801a <vRadioSetInt1Polar+0x26>
		vRadioSetReg( CMT2310A_CTL_REG_17, 0, CMT2310A_INT1_POLAR );
 8008010:	2280      	movs	r2, #128	@ 0x80
 8008012:	2100      	movs	r1, #0
 8008014:	2011      	movs	r0, #17
 8008016:	f7ff fb54 	bl	80076c2 <vRadioSetReg>
}
 800801a:	bf00      	nop
 800801c:	3708      	adds	r7, #8
 800801e:	46bd      	mov	sp, r7
 8008020:	bd80      	pop	{r7, pc}

08008022 <vRadioSetInt2Polar>:
 * 
 * @param
 * 
 */
void vRadioSetInt2Polar( uint8_t int2_polar )
{
 8008022:	b580      	push	{r7, lr}
 8008024:	b082      	sub	sp, #8
 8008026:	af00      	add	r7, sp, #0
 8008028:	4603      	mov	r3, r0
 800802a:	71fb      	strb	r3, [r7, #7]
	if ( int2_polar )
 800802c:	79fb      	ldrb	r3, [r7, #7]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d005      	beq.n	800803e <vRadioSetInt2Polar+0x1c>
	{
		vRadioSetReg( CMT2310A_CTL_REG_17, CMT2310A_INT2_POLAR, CMT2310A_INT2_POLAR );
 8008032:	2240      	movs	r2, #64	@ 0x40
 8008034:	2140      	movs	r1, #64	@ 0x40
 8008036:	2011      	movs	r0, #17
 8008038:	f7ff fb43 	bl	80076c2 <vRadioSetReg>
	}
	else
	{
		vRadioSetReg( CMT2310A_CTL_REG_17, 0, CMT2310A_INT2_POLAR );
	}
}
 800803c:	e004      	b.n	8008048 <vRadioSetInt2Polar+0x26>
		vRadioSetReg( CMT2310A_CTL_REG_17, 0, CMT2310A_INT2_POLAR );
 800803e:	2240      	movs	r2, #64	@ 0x40
 8008040:	2100      	movs	r1, #0
 8008042:	2011      	movs	r0, #17
 8008044:	f7ff fb3d 	bl	80076c2 <vRadioSetReg>
}
 8008048:	bf00      	nop
 800804a:	3708      	adds	r7, #8
 800804c:	46bd      	mov	sp, r7
 800804e:	bd80      	pop	{r7, pc}

08008050 <vRadioSetInt3Polar>:
 * 
 * @param
 * 
 */
void vRadioSetInt3Polar( uint8_t int3_polar )
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b082      	sub	sp, #8
 8008054:	af00      	add	r7, sp, #0
 8008056:	4603      	mov	r3, r0
 8008058:	71fb      	strb	r3, [r7, #7]
	if ( int3_polar )
 800805a:	79fb      	ldrb	r3, [r7, #7]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d005      	beq.n	800806c <vRadioSetInt3Polar+0x1c>
	{
		vRadioSetReg( CMT2310A_CTL_REG_19, CMT2310A_INT3_POLAR, CMT2310A_INT3_POLAR );
 8008060:	2280      	movs	r2, #128	@ 0x80
 8008062:	2180      	movs	r1, #128	@ 0x80
 8008064:	2013      	movs	r0, #19
 8008066:	f7ff fb2c 	bl	80076c2 <vRadioSetReg>
	}
	else
	{
		vRadioSetReg( CMT2310A_CTL_REG_19, 0, CMT2310A_INT3_POLAR );
	}
}
 800806a:	e004      	b.n	8008076 <vRadioSetInt3Polar+0x26>
		vRadioSetReg( CMT2310A_CTL_REG_19, 0, CMT2310A_INT3_POLAR );
 800806c:	2280      	movs	r2, #128	@ 0x80
 800806e:	2100      	movs	r1, #0
 8008070:	2013      	movs	r0, #19
 8008072:	f7ff fb26 	bl	80076c2 <vRadioSetReg>
}
 8008076:	bf00      	nop
 8008078:	3708      	adds	r7, #8
 800807a:	46bd      	mov	sp, r7
 800807c:	bd80      	pop	{r7, pc}

0800807e <vRadioRssiUpdateSel>:
 *           CMT2310A_RSSI_UPDATE_SYNC_OK
 *           CMT2310A_RSSI_UPDATE_PKT_OK
 * 
 */
void vRadioRssiUpdateSel( uint8_t sel )
{
 800807e:	b580      	push	{r7, lr}
 8008080:	b082      	sub	sp, #8
 8008082:	af00      	add	r7, sp, #0
 8008084:	4603      	mov	r3, r0
 8008086:	71fb      	strb	r3, [r7, #7]
	vRadioSelRegPage( 1 );
 8008088:	2001      	movs	r0, #1
 800808a:	f7ff fbf5 	bl	8007878 <vRadioSelRegPage>
	vRadioSetReg( CMT2310A_RX_RSSI_REG_00, sel, CMT2310A_RSSI_UPDATE_SEL_MASK );
 800808e:	79fb      	ldrb	r3, [r7, #7]
 8008090:	220c      	movs	r2, #12
 8008092:	4619      	mov	r1, r3
 8008094:	2062      	movs	r0, #98	@ 0x62
 8008096:	f7ff fb14 	bl	80076c2 <vRadioSetReg>
	vRadioSelRegPage( 0 );
 800809a:	2000      	movs	r0, #0
 800809c:	f7ff fbec 	bl	8007878 <vRadioSelRegPage>
}
 80080a0:	bf00      	nop
 80080a2:	3708      	adds	r7, #8
 80080a4:	46bd      	mov	sp, r7
 80080a6:	bd80      	pop	{r7, pc}

080080a8 <bRadioGetRssi>:
 * 
 * @param
 * 
 */
uint8_t bRadioGetRssi( void )
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b082      	sub	sp, #8
 80080ac:	af00      	add	r7, sp, #0
	uint8_t rssi = 0;
 80080ae:	2300      	movs	r3, #0
 80080b0:	71fb      	strb	r3, [r7, #7]
	vRadioReadReg( CMT2310A_CTL_REG_34, &rssi );
 80080b2:	1dfb      	adds	r3, r7, #7
 80080b4:	4619      	mov	r1, r3
 80080b6:	2022      	movs	r0, #34	@ 0x22
 80080b8:	f7ff fae2 	bl	8007680 <vRadioReadReg>
	return rssi;
 80080bc:	79fb      	ldrb	r3, [r7, #7]
}
 80080be:	4618      	mov	r0, r3
 80080c0:	3708      	adds	r7, #8
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bd80      	pop	{r7, pc}

080080c6 <bRadioApiCommand>:
 * 
 * @param
 * 
 */
uint8_t bRadioApiCommand( uint8_t api_cmd )
{
 80080c6:	b580      	push	{r7, lr}
 80080c8:	b086      	sub	sp, #24
 80080ca:	af00      	add	r7, sp, #0
 80080cc:	4603      	mov	r3, r0
 80080ce:	71fb      	strb	r3, [r7, #7]
	uint8_t reg = 0, resp = ERROR;
 80080d0:	2300      	movs	r3, #0
 80080d2:	73fb      	strb	r3, [r7, #15]
 80080d4:	2301      	movs	r3, #1
 80080d6:	75fb      	strb	r3, [r7, #23]
	vRadioWriteReg( CMT2310A_API_CMD_REG, api_cmd );
 80080d8:	79fb      	ldrb	r3, [r7, #7]
 80080da:	4619      	mov	r1, r3
 80080dc:	2008      	movs	r0, #8
 80080de:	f7ff fade 	bl	800769e <vRadioWriteReg>
	api_cmd |= CMT2310A_API_CMD_FLAG;				//0000 0001|1000 0000 =1000 0001
 80080e2:	79fb      	ldrb	r3, [r7, #7]
 80080e4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80080e8:	71fb      	strb	r3, [r7, #7]

	for (size_t i = 0; i < 250; i++)
 80080ea:	2300      	movs	r3, #0
 80080ec:	613b      	str	r3, [r7, #16]
 80080ee:	e011      	b.n	8008114 <bRadioApiCommand+0x4e>
	{
		RF_Delay(2);
 80080f0:	2002      	movs	r0, #2
 80080f2:	f7f9 fb9f 	bl	8001834 <HAL_Delay>
		vRadioReadReg( CMT2310A_CTL_REG_09, &reg );
 80080f6:	f107 030f 	add.w	r3, r7, #15
 80080fa:	4619      	mov	r1, r3
 80080fc:	2009      	movs	r0, #9
 80080fe:	f7ff fabf 	bl	8007680 <vRadioReadReg>
		if ( reg == api_cmd )
 8008102:	7bfb      	ldrb	r3, [r7, #15]
 8008104:	79fa      	ldrb	r2, [r7, #7]
 8008106:	429a      	cmp	r2, r3
 8008108:	d101      	bne.n	800810e <bRadioApiCommand+0x48>
		{
			resp = SUCCESS;
 800810a:	2300      	movs	r3, #0
 800810c:	75fb      	strb	r3, [r7, #23]
	for (size_t i = 0; i < 250; i++)
 800810e:	693b      	ldr	r3, [r7, #16]
 8008110:	3301      	adds	r3, #1
 8008112:	613b      	str	r3, [r7, #16]
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	2bf9      	cmp	r3, #249	@ 0xf9
 8008118:	d9ea      	bls.n	80080f0 <bRadioApiCommand+0x2a>
		}
	}
	
	return resp;
 800811a:	7dfb      	ldrb	r3, [r7, #23]
}
 800811c:	4618      	mov	r0, r3
 800811e:	3718      	adds	r7, #24
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}

08008124 <bRadioGetState>:
 * CMT2310A_STATE_IS_READY | CMT2310A_STATE_IS_RFS |
 * CMT2310A_STATE_IS_TFS | CMT2310A_STATE_IS_RX | CMT2310A_STATE_IS_TX
 * 
 */
uint8_t bRadioGetState( void )
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b082      	sub	sp, #8
 8008128:	af00      	add	r7, sp, #0
	uint8_t state = 0;
 800812a:	2300      	movs	r3, #0
 800812c:	71fb      	strb	r3, [r7, #7]
	vRadioReadReg( CMT2310A_CHIP_MODE_STA_REG, &state );
 800812e:	1dfb      	adds	r3, r7, #7
 8008130:	4619      	mov	r1, r3
 8008132:	200a      	movs	r0, #10
 8008134:	f7ff faa4 	bl	8007680 <vRadioReadReg>
	return state;
 8008138:	79fb      	ldrb	r3, [r7, #7]
}
 800813a:	4618      	mov	r0, r3
 800813c:	3708      	adds	r7, #8
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}

08008142 <bRadioSwitchWaiting>:
 * 
 * @param
 * 
 */
uint8_t bRadioSwitchWaiting( uint8_t targ_state )
{
 8008142:	b580      	push	{r7, lr}
 8008144:	b084      	sub	sp, #16
 8008146:	af00      	add	r7, sp, #0
 8008148:	4603      	mov	r3, r0
 800814a:	71fb      	strb	r3, [r7, #7]
	uint8_t i = 0;
 800814c:	2300      	movs	r3, #0
 800814e:	73fb      	strb	r3, [r7, #15]
	do
	{
		RF_Delay(1);
 8008150:	2001      	movs	r0, #1
 8008152:	f7f9 fb6f 	bl	8001834 <HAL_Delay>
		if ( bRadioGetState() == targ_state )
 8008156:	f7ff ffe5 	bl	8008124 <bRadioGetState>
 800815a:	4603      	mov	r3, r0
 800815c:	461a      	mov	r2, r3
 800815e:	79fb      	ldrb	r3, [r7, #7]
 8008160:	4293      	cmp	r3, r2
 8008162:	d006      	beq.n	8008172 <bRadioSwitchWaiting+0x30>
		{
			break;
		}
	} while ( ++i < 60 );
 8008164:	7bfb      	ldrb	r3, [r7, #15]
 8008166:	3301      	adds	r3, #1
 8008168:	73fb      	strb	r3, [r7, #15]
 800816a:	7bfb      	ldrb	r3, [r7, #15]
 800816c:	2b3b      	cmp	r3, #59	@ 0x3b
 800816e:	d9ef      	bls.n	8008150 <bRadioSwitchWaiting+0xe>
 8008170:	e000      	b.n	8008174 <bRadioSwitchWaiting+0x32>
			break;
 8008172:	bf00      	nop
	
	return i;
 8008174:	7bfb      	ldrb	r3, [r7, #15]
}
 8008176:	4618      	mov	r0, r3
 8008178:	3710      	adds	r7, #16
 800817a:	46bd      	mov	sp, r7
 800817c:	bd80      	pop	{r7, pc}

0800817e <bRadioGoStandby>:
 * 
 * @param
 * 
 */
uint8_t bRadioGoStandby( void )
{
 800817e:	b580      	push	{r7, lr}
 8008180:	af00      	add	r7, sp, #0
	vRadioWriteReg( CMT2310A_CTL_REG_01, CMT2310A_GO_READY );
 8008182:	2102      	movs	r1, #2
 8008184:	2001      	movs	r0, #1
 8008186:	f7ff fa8a 	bl	800769e <vRadioWriteReg>
	RF_Delay(1);
 800818a:	2001      	movs	r0, #1
 800818c:	f7f9 fb52 	bl	8001834 <HAL_Delay>
	vRadioWriteReg( CMT2310A_CTL_REG_01, CMT2310A_GO_READY );
 8008190:	2102      	movs	r1, #2
 8008192:	2001      	movs	r0, #1
 8008194:	f7ff fa83 	bl	800769e <vRadioWriteReg>
	return bRadioSwitchWaiting( CMT2310A_STATE_IS_READY );
 8008198:	2082      	movs	r0, #130	@ 0x82
 800819a:	f7ff ffd2 	bl	8008142 <bRadioSwitchWaiting>
 800819e:	4603      	mov	r3, r0
}
 80081a0:	4618      	mov	r0, r3
 80081a2:	bd80      	pop	{r7, pc}

080081a4 <bRadioGoRx>:
 * 
 * @param
 * 
 */
uint8_t bRadioGoRx( void )
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	af00      	add	r7, sp, #0
	vRadioWriteReg( CMT2310A_CTL_REG_01, CMT2310A_GO_RX );
 80081a8:	2108      	movs	r1, #8
 80081aa:	2001      	movs	r0, #1
 80081ac:	f7ff fa77 	bl	800769e <vRadioWriteReg>
	return bRadioSwitchWaiting( CMT2310A_STATE_IS_RX );
 80081b0:	2090      	movs	r0, #144	@ 0x90
 80081b2:	f7ff ffc6 	bl	8008142 <bRadioSwitchWaiting>
 80081b6:	4603      	mov	r3, r0
}
 80081b8:	4618      	mov	r0, r3
 80081ba:	bd80      	pop	{r7, pc}

080081bc <vRadioFifoGetStatus>:
 * 
 * @param
 * 
 */
void vRadioFifoGetStatus( FIFO_STATUS_FLG *fifo_status )
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b082      	sub	sp, #8
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
	vRadioReadReg( CMT2310A_CTL_REG_28, &( fifo_status->FIFO_FLG_REG ) );
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	4619      	mov	r1, r3
 80081c8:	201c      	movs	r0, #28
 80081ca:	f7ff fa59 	bl	8007680 <vRadioReadReg>
}
 80081ce:	bf00      	nop
 80081d0:	3708      	adds	r7, #8
 80081d2:	46bd      	mov	sp, r7
 80081d4:	bd80      	pop	{r7, pc}

080081d6 <vRadioInterruptSourceCfg>:
 * 
 * @param
 * 
 */
void vRadioInterruptSourceCfg( INT_SRC_CFG * int_src_ctrl )
{
 80081d6:	b580      	push	{r7, lr}
 80081d8:	b082      	sub	sp, #8
 80081da:	af00      	add	r7, sp, #0
 80081dc:	6078      	str	r0, [r7, #4]
	vRadioWriteReg( CMT2310A_CTL_REG_18, int_src_ctrl->_BYTE.INT_CTL1_REG );
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	781b      	ldrb	r3, [r3, #0]
 80081e2:	4619      	mov	r1, r3
 80081e4:	2012      	movs	r0, #18
 80081e6:	f7ff fa5a 	bl	800769e <vRadioWriteReg>
	vRadioWriteReg( CMT2310A_CTL_REG_21, int_src_ctrl->_BYTE.INT_CTL2_REG );
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	785b      	ldrb	r3, [r3, #1]
 80081ee:	4619      	mov	r1, r3
 80081f0:	2015      	movs	r0, #21
 80081f2:	f7ff fa54 	bl	800769e <vRadioWriteReg>
	vRadioWriteReg( CMT2310A_CTL_REG_23, int_src_ctrl->_BYTE.INT_CTL3_REG );
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	789b      	ldrb	r3, [r3, #2]
 80081fa:	4619      	mov	r1, r3
 80081fc:	2017      	movs	r0, #23
 80081fe:	f7ff fa4e 	bl	800769e <vRadioWriteReg>
	vRadioWriteReg( CMT2310A_CTL_REG_14, int_src_ctrl->_BYTE.INT_CTL4_REG );
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	78db      	ldrb	r3, [r3, #3]
 8008206:	4619      	mov	r1, r3
 8008208:	200e      	movs	r0, #14
 800820a:	f7ff fa48 	bl	800769e <vRadioWriteReg>
}
 800820e:	bf00      	nop
 8008210:	3708      	adds	r7, #8
 8008212:	46bd      	mov	sp, r7
 8008214:	bd80      	pop	{r7, pc}

08008216 <vRadioInterruptSourceFlag>:
 * 
 * @param
 * 
 */
void vRadioInterruptSourceFlag( INT_SRC_FLG * int_src_flag )
{
 8008216:	b580      	push	{r7, lr}
 8008218:	b082      	sub	sp, #8
 800821a:	af00      	add	r7, sp, #0
 800821c:	6078      	str	r0, [r7, #4]
	vRadioReadReg( CMT2310A_CTL_REG_24, &( int_src_flag->_BYTE.INT_FLAG1_REG ) );
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	4619      	mov	r1, r3
 8008222:	2018      	movs	r0, #24
 8008224:	f7ff fa2c 	bl	8007680 <vRadioReadReg>
	vRadioReadReg( CMT2310A_CTL_REG_26, &( int_src_flag->_BYTE.INT_FLAG2_REG ) );
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	3301      	adds	r3, #1
 800822c:	4619      	mov	r1, r3
 800822e:	201a      	movs	r0, #26
 8008230:	f7ff fa26 	bl	8007680 <vRadioReadReg>
	vRadioReadReg( CMT2310A_CTL_REG_30, &( int_src_flag->_BYTE.INT_FLAG3_REG ) );
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	3302      	adds	r3, #2
 8008238:	4619      	mov	r1, r3
 800823a:	201e      	movs	r0, #30
 800823c:	f7ff fa20 	bl	8007680 <vRadioReadReg>
	vRadioReadReg( CMT2310A_CTL_REG_32, &( int_src_flag->_BYTE.INT_FLAG4_REG ) );
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	3303      	adds	r3, #3
 8008244:	4619      	mov	r1, r3
 8008246:	2020      	movs	r0, #32
 8008248:	f7ff fa1a 	bl	8007680 <vRadioReadReg>
}
 800824c:	bf00      	nop
 800824e:	3708      	adds	r7, #8
 8008250:	46bd      	mov	sp, r7
 8008252:	bd80      	pop	{r7, pc}

08008254 <vRadioInterruptSourceClear>:
 * 
 * @param
 * 
 */
void vRadioInterruptSourceClear( INT_SRC_CLR * int_src_clr )
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b082      	sub	sp, #8
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
	vRadioWriteReg( CMT2310A_CTL_REG_24, int_src_clr->_BYTE.INT_CLR1_REG );
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	781b      	ldrb	r3, [r3, #0]
 8008260:	4619      	mov	r1, r3
 8008262:	2018      	movs	r0, #24
 8008264:	f7ff fa1b 	bl	800769e <vRadioWriteReg>
	vRadioWriteReg( CMT2310A_CTL_REG_25, int_src_clr->_BYTE.INT_CLR2_REG );
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	785b      	ldrb	r3, [r3, #1]
 800826c:	4619      	mov	r1, r3
 800826e:	2019      	movs	r0, #25
 8008270:	f7ff fa15 	bl	800769e <vRadioWriteReg>
	vRadioWriteReg( CMT2310A_CTL_REG_29, int_src_clr->_BYTE.INT_CLR3_REG );
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	789b      	ldrb	r3, [r3, #2]
 8008278:	4619      	mov	r1, r3
 800827a:	201d      	movs	r0, #29
 800827c:	f7ff fa0f 	bl	800769e <vRadioWriteReg>
	vRadioWriteReg( CMT2310A_CTL_REG_31, int_src_clr->_BYTE.INT_CLR4_REG );
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	78db      	ldrb	r3, [r3, #3]
 8008284:	4619      	mov	r1, r3
 8008286:	201f      	movs	r0, #31
 8008288:	f7ff fa09 	bl	800769e <vRadioWriteReg>
}
 800828c:	bf00      	nop
 800828e:	3708      	adds	r7, #8
 8008290:	46bd      	mov	sp, r7
 8008292:	bd80      	pop	{r7, pc}

08008294 <vRadioConfigPageReg>:
 * @param
 * input page_sel page0, page1
 * @note page2 is not support burst mode
 */
void vRadioConfigPageReg( uint8_t page_sel, uint8_t const reg_ptr[], uint8_t reg_len )
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b082      	sub	sp, #8
 8008298:	af00      	add	r7, sp, #0
 800829a:	4603      	mov	r3, r0
 800829c:	6039      	str	r1, [r7, #0]
 800829e:	71fb      	strb	r3, [r7, #7]
 80082a0:	4613      	mov	r3, r2
 80082a2:	71bb      	strb	r3, [r7, #6]
	vRadioSelRegPage( page_sel );
 80082a4:	79fb      	ldrb	r3, [r7, #7]
 80082a6:	4618      	mov	r0, r3
 80082a8:	f7ff fae6 	bl	8007878 <vRadioSelRegPage>
	vRadioBurstWriteRegs( ( uint8_t * )reg_ptr, reg_len );
 80082ac:	79bb      	ldrb	r3, [r7, #6]
 80082ae:	4619      	mov	r1, r3
 80082b0:	6838      	ldr	r0, [r7, #0]
 80082b2:	f7ff fa35 	bl	8007720 <vRadioBurstWriteRegs>
	vRadioSelRegPage( 0 );
 80082b6:	2000      	movs	r0, #0
 80082b8:	f7ff fade 	bl	8007878 <vRadioSelRegPage>
}
 80082bc:	bf00      	nop
 80082be:	3708      	adds	r7, #8
 80082c0:	46bd      	mov	sp, r7
 80082c2:	bd80      	pop	{r7, pc}

080082c4 <bRadioIsExist>:
 * 
 * @param
 * 
 */
uint8_t bRadioIsExist( void )
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b082      	sub	sp, #8
 80082c8:	af00      	add	r7, sp, #0
	uint8_t back = 0, dat = 0, ret = RESET;
 80082ca:	2300      	movs	r3, #0
 80082cc:	71bb      	strb	r3, [r7, #6]
 80082ce:	2300      	movs	r3, #0
 80082d0:	717b      	strb	r3, [r7, #5]
 80082d2:	2300      	movs	r3, #0
 80082d4:	71fb      	strb	r3, [r7, #7]
	vRadioReadReg( CMT2310A_CTL_REG_12, &back );
 80082d6:	1dbb      	adds	r3, r7, #6
 80082d8:	4619      	mov	r1, r3
 80082da:	200c      	movs	r0, #12
 80082dc:	f7ff f9d0 	bl	8007680 <vRadioReadReg>
	vRadioWriteReg( CMT2310A_CTL_REG_12, 0xAA );
 80082e0:	21aa      	movs	r1, #170	@ 0xaa
 80082e2:	200c      	movs	r0, #12
 80082e4:	f7ff f9db 	bl	800769e <vRadioWriteReg>
	vRadioReadReg( CMT2310A_CTL_REG_12, &dat );
 80082e8:	1d7b      	adds	r3, r7, #5
 80082ea:	4619      	mov	r1, r3
 80082ec:	200c      	movs	r0, #12
 80082ee:	f7ff f9c7 	bl	8007680 <vRadioReadReg>
	vRadioWriteReg( CMT2310A_CTL_REG_12, back );
 80082f2:	79bb      	ldrb	r3, [r7, #6]
 80082f4:	4619      	mov	r1, r3
 80082f6:	200c      	movs	r0, #12
 80082f8:	f7ff f9d1 	bl	800769e <vRadioWriteReg>

	if ( dat == 0xAA )
 80082fc:	797b      	ldrb	r3, [r7, #5]
 80082fe:	2baa      	cmp	r3, #170	@ 0xaa
 8008300:	d101      	bne.n	8008306 <bRadioIsExist+0x42>
	{
		ret = SET;
 8008302:	2301      	movs	r3, #1
 8008304:	71fb      	strb	r3, [r7, #7]
	}
	
	return ret;
 8008306:	79fb      	ldrb	r3, [r7, #7]
}
 8008308:	4618      	mov	r0, r3
 800830a:	3708      	adds	r7, #8
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}

08008310 <radioMessageQueuePut>:
uint8_t bufcnt = 0;




void radioMessageQueuePut(rf_msgQ_t *msg, uint32_t size){	
 8008310:	b580      	push	{r7, lr}
 8008312:	b0c2      	sub	sp, #264	@ 0x108
 8008314:	af00      	add	r7, sp, #0
 8008316:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800831a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800831e:	6018      	str	r0, [r3, #0]
 8008320:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008324:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008328:	6019      	str	r1, [r3, #0]
	uint8_t msgBuf[256];

	memcpy(msgBuf, msg, size);
 800832a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800832e:	f5a3 7284 	sub.w	r2, r3, #264	@ 0x108
 8008332:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008336:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800833a:	f107 0008 	add.w	r0, r7, #8
 800833e:	6812      	ldr	r2, [r2, #0]
 8008340:	6819      	ldr	r1, [r3, #0]
 8008342:	f00b ff7c 	bl	801423e <memcpy>
	
	CircularQueue_Add( &rfQueue, msgBuf, size, 1 );
 8008346:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800834a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	b29a      	uxth	r2, r3
 8008352:	f107 0108 	add.w	r1, r7, #8
 8008356:	2301      	movs	r3, #1
 8008358:	4803      	ldr	r0, [pc, #12]	@ (8008368 <radioMessageQueuePut+0x58>)
 800835a:	f009 fb9f 	bl	8011a9c <CircularQueue_Add>
}
 800835e:	bf00      	nop
 8008360:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}
 8008368:	200009b8 	.word	0x200009b8

0800836c <radioMessageQueueGet>:

Ret_Code_e radioMessageQueueGet(rf_msgQ_t *msg, uint32_t size){	
 800836c:	b580      	push	{r7, lr}
 800836e:	b084      	sub	sp, #16
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
 8008374:	6039      	str	r1, [r7, #0]
	uint8_t *rfData;
	
	rfData = CircularQueue_Remove( &rfQueue, size);
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	4619      	mov	r1, r3
 800837a:	480b      	ldr	r0, [pc, #44]	@ (80083a8 <radioMessageQueueGet+0x3c>)
 800837c:	f009 fdb4 	bl	8011ee8 <CircularQueue_Remove>
 8008380:	60f8      	str	r0, [r7, #12]

	if(rfData == NULL){
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d105      	bne.n	8008394 <radioMessageQueueGet+0x28>
		printf("Message Queue Empty. \r\n");
 8008388:	4808      	ldr	r0, [pc, #32]	@ (80083ac <radioMessageQueueGet+0x40>)
 800838a:	f00b fdb3 	bl	8013ef4 <puts>
		return	RET_NULL; 
 800838e:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 8008392:	e005      	b.n	80083a0 <radioMessageQueueGet+0x34>
	}

	memcpy((uint8_t *) msg, rfData, size);
 8008394:	683a      	ldr	r2, [r7, #0]
 8008396:	68f9      	ldr	r1, [r7, #12]
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f00b ff50 	bl	801423e <memcpy>

	return RET_OK;
 800839e:	2300      	movs	r3, #0
}
 80083a0:	4618      	mov	r0, r3
 80083a2:	3710      	adds	r7, #16
 80083a4:	46bd      	mov	sp, r7
 80083a6:	bd80      	pop	{r7, pc}
 80083a8:	200009b8 	.word	0x200009b8
 80083ac:	08017a58 	.word	0x08017a58

080083b0 <vDirectParamInit>:
/**
 * @brief 
 * 
 */
static void vDirectParamInit( void )
{
 80083b0:	b480      	push	{r7}
 80083b2:	af00      	add	r7, sp, #0
	rxproc_state = RxProc_CheckSyncWord;
 80083b4:	4b08      	ldr	r3, [pc, #32]	@ (80083d8 <vDirectParamInit+0x28>)
 80083b6:	2200      	movs	r2, #0
 80083b8:	701a      	strb	r2, [r3, #0]
	rxproc_bit_cnt = 0;
 80083ba:	4b08      	ldr	r3, [pc, #32]	@ (80083dc <vDirectParamInit+0x2c>)
 80083bc:	2200      	movs	r2, #0
 80083be:	801a      	strh	r2, [r3, #0]
	rxdata_tmp_l = 0;
 80083c0:	4b07      	ldr	r3, [pc, #28]	@ (80083e0 <vDirectParamInit+0x30>)
 80083c2:	2200      	movs	r2, #0
 80083c4:	601a      	str	r2, [r3, #0]
	rxdata_tmp_h = 0;
 80083c6:	4b07      	ldr	r3, [pc, #28]	@ (80083e4 <vDirectParamInit+0x34>)
 80083c8:	2200      	movs	r2, #0
 80083ca:	601a      	str	r2, [r3, #0]
}
 80083cc:	bf00      	nop
 80083ce:	46bd      	mov	sp, r7
 80083d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d4:	4770      	bx	lr
 80083d6:	bf00      	nop
 80083d8:	20000dd8 	.word	0x20000dd8
 80083dc:	20000dda 	.word	0x20000dda
 80083e0:	20000ddc 	.word	0x20000ddc
 80083e4:	20000de0 	.word	0x20000de0

080083e8 <vRfDirectRxProc>:
/**
 * @brief 
 * 
 */
static void vRfDirectRxProc( void )
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b082      	sub	sp, #8
 80083ec:	af00      	add	r7, sp, #0
	switch ( rxproc_state )
 80083ee:	4b5d      	ldr	r3, [pc, #372]	@ (8008564 <vRfDirectRxProc+0x17c>)
 80083f0:	781b      	ldrb	r3, [r3, #0]
 80083f2:	2b02      	cmp	r3, #2
 80083f4:	f000 80aa 	beq.w	800854c <vRfDirectRxProc+0x164>
 80083f8:	2b02      	cmp	r3, #2
 80083fa:	f300 80a9 	bgt.w	8008550 <vRfDirectRxProc+0x168>
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d002      	beq.n	8008408 <vRfDirectRxProc+0x20>
 8008402:	2b01      	cmp	r3, #1
 8008404:	d027      	beq.n	8008456 <vRfDirectRxProc+0x6e>
	case RxProc_RxDataDone:
		/* code */
		break;
	
	default:
		break;
 8008406:	e0a3      	b.n	8008550 <vRfDirectRxProc+0x168>
		++rxproc_bit_cnt;
 8008408:	4b57      	ldr	r3, [pc, #348]	@ (8008568 <vRfDirectRxProc+0x180>)
 800840a:	881b      	ldrh	r3, [r3, #0]
 800840c:	3301      	adds	r3, #1
 800840e:	b29a      	uxth	r2, r3
 8008410:	4b55      	ldr	r3, [pc, #340]	@ (8008568 <vRfDirectRxProc+0x180>)
 8008412:	801a      	strh	r2, [r3, #0]
		rxdata_tmp_l <<= 1;
 8008414:	4b55      	ldr	r3, [pc, #340]	@ (800856c <vRfDirectRxProc+0x184>)
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	005b      	lsls	r3, r3, #1
 800841a:	4a54      	ldr	r2, [pc, #336]	@ (800856c <vRfDirectRxProc+0x184>)
 800841c:	6013      	str	r3, [r2, #0]
		if ( GPIO_STATUS( RF_DIO ) )
 800841e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8008422:	4853      	ldr	r0, [pc, #332]	@ (8008570 <vRfDirectRxProc+0x188>)
 8008424:	f002 fee6 	bl	800b1f4 <HAL_GPIO_ReadPin>
 8008428:	4603      	mov	r3, r0
 800842a:	2b00      	cmp	r3, #0
 800842c:	d005      	beq.n	800843a <vRfDirectRxProc+0x52>
			rxdata_tmp_l |= 1;
 800842e:	4b4f      	ldr	r3, [pc, #316]	@ (800856c <vRfDirectRxProc+0x184>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f043 0301 	orr.w	r3, r3, #1
 8008436:	4a4d      	ldr	r2, [pc, #308]	@ (800856c <vRfDirectRxProc+0x184>)
 8008438:	6013      	str	r3, [r2, #0]
		if ( ( rxdata_tmp_l & RF_PREAMBLE_SYNC_MSK ) == RF_PREAMBLE_SYNC_WORD )
 800843a:	4b4c      	ldr	r3, [pc, #304]	@ (800856c <vRfDirectRxProc+0x184>)
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	b29b      	uxth	r3, r3
 8008440:	f64a 22a9 	movw	r2, #43689	@ 0xaaa9
 8008444:	4293      	cmp	r3, r2
 8008446:	f040 8085 	bne.w	8008554 <vRfDirectRxProc+0x16c>
			vDirectParamInit();
 800844a:	f7ff ffb1 	bl	80083b0 <vDirectParamInit>
			rxproc_state = RxProc_CheckData;
 800844e:	4b45      	ldr	r3, [pc, #276]	@ (8008564 <vRfDirectRxProc+0x17c>)
 8008450:	2201      	movs	r2, #1
 8008452:	701a      	strb	r2, [r3, #0]
		break;
 8008454:	e07e      	b.n	8008554 <vRfDirectRxProc+0x16c>
		rxdata_tmp_l >>= 1;
 8008456:	4b45      	ldr	r3, [pc, #276]	@ (800856c <vRfDirectRxProc+0x184>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	085b      	lsrs	r3, r3, #1
 800845c:	4a43      	ldr	r2, [pc, #268]	@ (800856c <vRfDirectRxProc+0x184>)
 800845e:	6013      	str	r3, [r2, #0]
		if ( rxdata_tmp_h & 0x1 ) rxdata_tmp_l |= 0x80000000;
 8008460:	4b44      	ldr	r3, [pc, #272]	@ (8008574 <vRfDirectRxProc+0x18c>)
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f003 0301 	and.w	r3, r3, #1
 8008468:	2b00      	cmp	r3, #0
 800846a:	d005      	beq.n	8008478 <vRfDirectRxProc+0x90>
 800846c:	4b3f      	ldr	r3, [pc, #252]	@ (800856c <vRfDirectRxProc+0x184>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008474:	4a3d      	ldr	r2, [pc, #244]	@ (800856c <vRfDirectRxProc+0x184>)
 8008476:	6013      	str	r3, [r2, #0]
		rxdata_tmp_h >>= 1;
 8008478:	4b3e      	ldr	r3, [pc, #248]	@ (8008574 <vRfDirectRxProc+0x18c>)
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	085b      	lsrs	r3, r3, #1
 800847e:	4a3d      	ldr	r2, [pc, #244]	@ (8008574 <vRfDirectRxProc+0x18c>)
 8008480:	6013      	str	r3, [r2, #0]
		if ( GPIO_STATUS( RF_DIO ) ) rxdata_tmp_h |= 0x80000000;
 8008482:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8008486:	483a      	ldr	r0, [pc, #232]	@ (8008570 <vRfDirectRxProc+0x188>)
 8008488:	f002 feb4 	bl	800b1f4 <HAL_GPIO_ReadPin>
 800848c:	4603      	mov	r3, r0
 800848e:	2b00      	cmp	r3, #0
 8008490:	d005      	beq.n	800849e <vRfDirectRxProc+0xb6>
 8008492:	4b38      	ldr	r3, [pc, #224]	@ (8008574 <vRfDirectRxProc+0x18c>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800849a:	4a36      	ldr	r2, [pc, #216]	@ (8008574 <vRfDirectRxProc+0x18c>)
 800849c:	6013      	str	r3, [r2, #0]
		if ( ++rxproc_bit_cnt >= RX_BIT_TOTAL_COUNT )
 800849e:	4b32      	ldr	r3, [pc, #200]	@ (8008568 <vRfDirectRxProc+0x180>)
 80084a0:	881b      	ldrh	r3, [r3, #0]
 80084a2:	3301      	adds	r3, #1
 80084a4:	b29a      	uxth	r2, r3
 80084a6:	4b30      	ldr	r3, [pc, #192]	@ (8008568 <vRfDirectRxProc+0x180>)
 80084a8:	801a      	strh	r2, [r3, #0]
 80084aa:	4b2f      	ldr	r3, [pc, #188]	@ (8008568 <vRfDirectRxProc+0x180>)
 80084ac:	881b      	ldrh	r3, [r3, #0]
 80084ae:	2b3f      	cmp	r3, #63	@ 0x3f
 80084b0:	d952      	bls.n	8008558 <vRfDirectRxProc+0x170>
			rxdata_decoded = 0;
 80084b2:	4b31      	ldr	r3, [pc, #196]	@ (8008578 <vRfDirectRxProc+0x190>)
 80084b4:	2200      	movs	r2, #0
 80084b6:	601a      	str	r2, [r3, #0]
			rxdata_tmp_l_bk = rxdata_tmp_l;
 80084b8:	4b2c      	ldr	r3, [pc, #176]	@ (800856c <vRfDirectRxProc+0x184>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4a2f      	ldr	r2, [pc, #188]	@ (800857c <vRfDirectRxProc+0x194>)
 80084be:	6013      	str	r3, [r2, #0]
			rxdata_tmp_h_bk = rxdata_tmp_h;
 80084c0:	4b2c      	ldr	r3, [pc, #176]	@ (8008574 <vRfDirectRxProc+0x18c>)
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4a2e      	ldr	r2, [pc, #184]	@ (8008580 <vRfDirectRxProc+0x198>)
 80084c6:	6013      	str	r3, [r2, #0]
			for (  uint16_t index = 0; index < 16; index++ )
 80084c8:	2300      	movs	r3, #0
 80084ca:	80fb      	strh	r3, [r7, #6]
 80084cc:	e018      	b.n	8008500 <vRfDirectRxProc+0x118>
				rxdata_decoded >>= 1;
 80084ce:	4b2a      	ldr	r3, [pc, #168]	@ (8008578 <vRfDirectRxProc+0x190>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	085b      	lsrs	r3, r3, #1
 80084d4:	4a28      	ldr	r2, [pc, #160]	@ (8008578 <vRfDirectRxProc+0x190>)
 80084d6:	6013      	str	r3, [r2, #0]
				if ( rxdata_tmp_l & 0x1 ) rxdata_decoded |= 0x80000000;
 80084d8:	4b24      	ldr	r3, [pc, #144]	@ (800856c <vRfDirectRxProc+0x184>)
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f003 0301 	and.w	r3, r3, #1
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d005      	beq.n	80084f0 <vRfDirectRxProc+0x108>
 80084e4:	4b24      	ldr	r3, [pc, #144]	@ (8008578 <vRfDirectRxProc+0x190>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80084ec:	4a22      	ldr	r2, [pc, #136]	@ (8008578 <vRfDirectRxProc+0x190>)
 80084ee:	6013      	str	r3, [r2, #0]
				rxdata_tmp_l >>= 2;
 80084f0:	4b1e      	ldr	r3, [pc, #120]	@ (800856c <vRfDirectRxProc+0x184>)
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	089b      	lsrs	r3, r3, #2
 80084f6:	4a1d      	ldr	r2, [pc, #116]	@ (800856c <vRfDirectRxProc+0x184>)
 80084f8:	6013      	str	r3, [r2, #0]
			for (  uint16_t index = 0; index < 16; index++ )
 80084fa:	88fb      	ldrh	r3, [r7, #6]
 80084fc:	3301      	adds	r3, #1
 80084fe:	80fb      	strh	r3, [r7, #6]
 8008500:	88fb      	ldrh	r3, [r7, #6]
 8008502:	2b0f      	cmp	r3, #15
 8008504:	d9e3      	bls.n	80084ce <vRfDirectRxProc+0xe6>
			for (  uint16_t index = 0; index < 16; index++ )
 8008506:	2300      	movs	r3, #0
 8008508:	80bb      	strh	r3, [r7, #4]
 800850a:	e018      	b.n	800853e <vRfDirectRxProc+0x156>
				rxdata_decoded >>= 1;
 800850c:	4b1a      	ldr	r3, [pc, #104]	@ (8008578 <vRfDirectRxProc+0x190>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	085b      	lsrs	r3, r3, #1
 8008512:	4a19      	ldr	r2, [pc, #100]	@ (8008578 <vRfDirectRxProc+0x190>)
 8008514:	6013      	str	r3, [r2, #0]
				if ( rxdata_tmp_h & 0x1 ) rxdata_decoded |= 0x80000000;
 8008516:	4b17      	ldr	r3, [pc, #92]	@ (8008574 <vRfDirectRxProc+0x18c>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f003 0301 	and.w	r3, r3, #1
 800851e:	2b00      	cmp	r3, #0
 8008520:	d005      	beq.n	800852e <vRfDirectRxProc+0x146>
 8008522:	4b15      	ldr	r3, [pc, #84]	@ (8008578 <vRfDirectRxProc+0x190>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800852a:	4a13      	ldr	r2, [pc, #76]	@ (8008578 <vRfDirectRxProc+0x190>)
 800852c:	6013      	str	r3, [r2, #0]
				rxdata_tmp_h >>= 2;
 800852e:	4b11      	ldr	r3, [pc, #68]	@ (8008574 <vRfDirectRxProc+0x18c>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	089b      	lsrs	r3, r3, #2
 8008534:	4a0f      	ldr	r2, [pc, #60]	@ (8008574 <vRfDirectRxProc+0x18c>)
 8008536:	6013      	str	r3, [r2, #0]
			for (  uint16_t index = 0; index < 16; index++ )
 8008538:	88bb      	ldrh	r3, [r7, #4]
 800853a:	3301      	adds	r3, #1
 800853c:	80bb      	strh	r3, [r7, #4]
 800853e:	88bb      	ldrh	r3, [r7, #4]
 8008540:	2b0f      	cmp	r3, #15
 8008542:	d9e3      	bls.n	800850c <vRfDirectRxProc+0x124>
			rxproc_state = RxProc_RxDataDone;
 8008544:	4b07      	ldr	r3, [pc, #28]	@ (8008564 <vRfDirectRxProc+0x17c>)
 8008546:	2202      	movs	r2, #2
 8008548:	701a      	strb	r2, [r3, #0]
		break;
 800854a:	e005      	b.n	8008558 <vRfDirectRxProc+0x170>
		break;
 800854c:	bf00      	nop
 800854e:	e004      	b.n	800855a <vRfDirectRxProc+0x172>
		break;
 8008550:	bf00      	nop
 8008552:	e002      	b.n	800855a <vRfDirectRxProc+0x172>
		break;
 8008554:	bf00      	nop
 8008556:	e000      	b.n	800855a <vRfDirectRxProc+0x172>
		break;
 8008558:	bf00      	nop
	}
}
 800855a:	bf00      	nop
 800855c:	3708      	adds	r7, #8
 800855e:	46bd      	mov	sp, r7
 8008560:	bd80      	pop	{r7, pc}
 8008562:	bf00      	nop
 8008564:	20000dd8 	.word	0x20000dd8
 8008568:	20000dda 	.word	0x20000dda
 800856c:	20000ddc 	.word	0x20000ddc
 8008570:	48000c00 	.word	0x48000c00
 8008574:	20000de0 	.word	0x20000de0
 8008578:	20000dec 	.word	0x20000dec
 800857c:	20000de4 	.word	0x20000de4
 8008580:	20000de8 	.word	0x20000de8

08008584 <vDirectPreambleIrqCb>:
/**
 * @brief 
 * 
 */
static void vDirectPreambleIrqCb( void )
{
 8008584:	b580      	push	{r7, lr}
 8008586:	af00      	add	r7, sp, #0
	//vRfDisableGpioInt( TRANS_IO0_INT1_Pin );
	vRfEnableGpioInt( TRANS_DCK_Pin );
 8008588:	2010      	movs	r0, #16
 800858a:	f7ff fa9f 	bl	8007acc <vRfEnableGpioInt>
	vRfEnableGpioInt( TRANS_IO1_INT2_Pin );
 800858e:	2002      	movs	r0, #2
 8008590:	f7ff fa9c 	bl	8007acc <vRfEnableGpioInt>
}
 8008594:	bf00      	nop
 8008596:	bd80      	pop	{r7, pc}

08008598 <vDirectRxTimeOutIrqCb>:
/**
 * @brief 
 * 
 */
static void vDirectRxTimeOutIrqCb( void )
{
 8008598:	b580      	push	{r7, lr}
 800859a:	af00      	add	r7, sp, #0
	vRfDisableGpioInt( TRANS_DCK_Pin );
 800859c:	2010      	movs	r0, #16
 800859e:	f7ff fad5 	bl	8007b4c <vRfDisableGpioInt>
	//vRfDisableGpioInt( TRANS_IO1_INT2_Pin );
	vRfEnableGpioInt( TRANS_IO0_INT1_Pin );
 80085a2:	2004      	movs	r0, #4
 80085a4:	f7ff fa92 	bl	8007acc <vRfEnableGpioInt>

	vDirectParamInit();
 80085a8:	f7ff ff02 	bl	80083b0 <vDirectParamInit>
}
 80085ac:	bf00      	nop
 80085ae:	bd80      	pop	{r7, pc}

080085b0 <vDirectDClockIrqCb>:
/**
 * @brief 
 * 
 */
static void vDirectDClockIrqCb( void )
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b094      	sub	sp, #80	@ 0x50
 80085b4:	af00      	add	r7, sp, #0
	vRfDirectRxProc();
 80085b6:	f7ff ff17 	bl	80083e8 <vRfDirectRxProc>
	
	if ( rxproc_state == RxProc_RxDataDone )
 80085ba:	4b10      	ldr	r3, [pc, #64]	@ (80085fc <vDirectDClockIrqCb+0x4c>)
 80085bc:	781b      	ldrb	r3, [r3, #0]
 80085be:	2b02      	cmp	r3, #2
 80085c0:	d118      	bne.n	80085f4 <vDirectDClockIrqCb+0x44>
	{
		vRfDisableGpioInt( TRANS_DCK_Pin );
 80085c2:	2010      	movs	r0, #16
 80085c4:	f7ff fac2 	bl	8007b4c <vRfDisableGpioInt>
		rf_msgQ_t put = {0};
 80085c8:	1d3b      	adds	r3, r7, #4
 80085ca:	224c      	movs	r2, #76	@ 0x4c
 80085cc:	2100      	movs	r1, #0
 80085ce:	4618      	mov	r0, r3
 80085d0:	f00b fd90 	bl	80140f4 <memset>
		put.cmd = rfMsg_ValidData;
 80085d4:	2306      	movs	r3, #6
 80085d6:	813b      	strh	r3, [r7, #8]
		put.data = rxdata_decoded;
 80085d8:	4b09      	ldr	r3, [pc, #36]	@ (8008600 <vDirectDClockIrqCb+0x50>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	607b      	str	r3, [r7, #4]
		put.rssi = bRadioGetRssi();
 80085de:	f7ff fd63 	bl	80080a8 <bRadioGetRssi>
 80085e2:	4603      	mov	r3, r0
 80085e4:	733b      	strb	r3, [r7, #12]
//		CircularQueue_Add( rfMsgQId, &put, 0, 0 );
		radioMessageQueuePut(&put, sizeof(rf_msgQ_t));
 80085e6:	1d3b      	adds	r3, r7, #4
 80085e8:	214c      	movs	r1, #76	@ 0x4c
 80085ea:	4618      	mov	r0, r3
 80085ec:	f7ff fe90 	bl	8008310 <radioMessageQueuePut>

		vDirectParamInit();
 80085f0:	f7ff fede 	bl	80083b0 <vDirectParamInit>
	}
	
}
 80085f4:	bf00      	nop
 80085f6:	3750      	adds	r7, #80	@ 0x50
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bd80      	pop	{r7, pc}
 80085fc:	20000dd8 	.word	0x20000dd8
 8008600:	20000dec 	.word	0x20000dec

08008604 <rfCtrlThread>:
 * @brief 
 * 
 * @param arg 
 */
static void rfCtrlThread( void * arg )
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b096      	sub	sp, #88	@ 0x58
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
	uint8_t *readQueueData;
	rf_msgQ_t rmsg = {0,};
 800860c:	f107 030c 	add.w	r3, r7, #12
 8008610:	224c      	movs	r2, #76	@ 0x4c
 8008612:	2100      	movs	r1, #0
 8008614:	4618      	mov	r0, r3
 8008616:	f00b fd6d 	bl	80140f4 <memset>
		
	}
#endif
//	UTIL_SEQ_WaitEvt(1<<CFG_TASK_RF_ID);
#if	(RF_TASK_TICK_MS == 1)
	if(radioMessageQueueGet(&rmsg, sizeof(rf_msgQ_t)) == RET_OK){
 800861a:	f107 030c 	add.w	r3, r7, #12
 800861e:	214c      	movs	r1, #76	@ 0x4c
 8008620:	4618      	mov	r0, r3
 8008622:	f7ff fea3 	bl	800836c <radioMessageQueueGet>
 8008626:	4603      	mov	r3, r0
 8008628:	2b00      	cmp	r3, #0
 800862a:	d10e      	bne.n	800864a <rfCtrlThread+0x46>
		
		switch ( rmsg.cmd )
 800862c:	8a3b      	ldrh	r3, [r7, #16]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d002      	beq.n	8008638 <rfCtrlThread+0x34>
 8008632:	2b06      	cmp	r3, #6
 8008634:	d008      	beq.n	8008648 <rfCtrlThread+0x44>
		case rfMsg_ValidData:
//			appRfDataRecieved( rmsg.data, rmsg.rssi );
			break;
		
		default:
			break;
 8008636:	e008      	b.n	800864a <rfCtrlThread+0x46>
			vRadioInterfaceInit();
 8008638:	f7ff f80c 	bl	8007654 <vRadioInterfaceInit>
			vRadioRxInit();
 800863c:	f7fe fdbc 	bl	80071b8 <vRadioRxInit>
			vRfEnableGpioInt( TRANS_IO0_INT1_Pin );
 8008640:	2004      	movs	r0, #4
 8008642:	f7ff fa43 	bl	8007acc <vRfEnableGpioInt>
			break;
 8008646:	e000      	b.n	800864a <rfCtrlThread+0x46>
			break;
 8008648:	bf00      	nop
#endif
	


	UNUSED( arg );
}
 800864a:	bf00      	nop
 800864c:	3758      	adds	r7, #88	@ 0x58
 800864e:	46bd      	mov	sp, r7
 8008650:	bd80      	pop	{r7, pc}

08008652 <rfTsCb>:


rf_msgQ_t msg;

void rfTsCb(void){
 8008652:	b580      	push	{r7, lr}
 8008654:	af00      	add	r7, sp, #0
		msg.buffer[bufcnt] = bufcnt;
		
		radioMessageQueuePut(&msg, sizeof(rf_msgQ_t));
	}
#endif
	UTIL_SEQ_SetTask(1<<CFG_TASK_RF_ID, CFG_SCH_PRIO_0);
 8008656:	2100      	movs	r1, #0
 8008658:	2010      	movs	r0, #16
 800865a:	f00a fd0f 	bl	801307c <UTIL_SEQ_SetTask>
	UTIL_SEQ_Run(1<<CFG_TASK_RF_ID);
 800865e:	2010      	movs	r0, #16
 8008660:	f00a fbee 	bl	8012e40 <UTIL_SEQ_Run>
}
 8008664:	bf00      	nop
 8008666:	bd80      	pop	{r7, pc}

08008668 <radioModuleInit>:
 * @brief 
 * 
 * @param arg 
 */
void radioModuleInit( void )
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b082      	sub	sp, #8
 800866c:	af02      	add	r7, sp, #8
		// TODO
		// vDbgMsg( "An error %d occurred in the process of creating a rf message queue.\r\n", rfMsgQId );
		printf( "An error %ld occurred in the process of creating a rf message queue.\r\n", ( int32_t )rfMsgQId );
	}
#else
	UTIL_SEQ_RegTask(1<< CFG_TASK_RF_ID, UTIL_SEQ_RFU, rfCtrlThread);
 800866e:	4a15      	ldr	r2, [pc, #84]	@ (80086c4 <radioModuleInit+0x5c>)
 8008670:	2100      	movs	r1, #0
 8008672:	2010      	movs	r0, #16
 8008674:	f00a fce0 	bl	8013038 <UTIL_SEQ_RegTask>
	HW_TS_Create(CFG_TIM_PROC_ID_ISR, &rfTsId, hw_ts_Repeated, rfTsCb);
 8008678:	4b13      	ldr	r3, [pc, #76]	@ (80086c8 <radioModuleInit+0x60>)
 800867a:	2201      	movs	r2, #1
 800867c:	4913      	ldr	r1, [pc, #76]	@ (80086cc <radioModuleInit+0x64>)
 800867e:	2000      	movs	r0, #0
 8008680:	f7f9 fe5e 	bl	8002340 <HW_TS_Create>
	rfWakeUpCnt = 0;
 8008684:	4b12      	ldr	r3, [pc, #72]	@ (80086d0 <radioModuleInit+0x68>)
 8008686:	2200      	movs	r2, #0
 8008688:	601a      	str	r2, [r3, #0]
	memset(queue_test_buf, 0, 128);
 800868a:	2280      	movs	r2, #128	@ 0x80
 800868c:	2100      	movs	r1, #0
 800868e:	4811      	ldr	r0, [pc, #68]	@ (80086d4 <radioModuleInit+0x6c>)
 8008690:	f00b fd30 	bl	80140f4 <memset>

	CircularQueue_Init(&rfQueue, rfQueueBuffer, RF_QUEUE_BUFFER_SIZE, 0, CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG);
 8008694:	2302      	movs	r3, #2
 8008696:	9300      	str	r3, [sp, #0]
 8008698:	2300      	movs	r3, #0
 800869a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800869e:	490e      	ldr	r1, [pc, #56]	@ (80086d8 <radioModuleInit+0x70>)
 80086a0:	480e      	ldr	r0, [pc, #56]	@ (80086dc <radioModuleInit+0x74>)
 80086a2:	f009 f9c9 	bl	8011a38 <CircularQueue_Init>

	printf(" value sec : %d \r\n", 1000000/CFG_TS_TICK_VAL);
 80086a6:	f640 0101 	movw	r1, #2049	@ 0x801
 80086aa:	480d      	ldr	r0, [pc, #52]	@ (80086e0 <radioModuleInit+0x78>)
 80086ac:	f00b fbba 	bl	8013e24 <iprintf>

#if(RF_TASK_TICK_MS == 1)	
	HW_TS_Start(rfTsId, ((1000000/CFG_TS_TICK_VAL)/100) );
 80086b0:	4b06      	ldr	r3, [pc, #24]	@ (80086cc <radioModuleInit+0x64>)
 80086b2:	781b      	ldrb	r3, [r3, #0]
 80086b4:	2114      	movs	r1, #20
 80086b6:	4618      	mov	r0, r3
 80086b8:	f7f9 ff40 	bl	800253c <HW_TS_Start>
#else
	HW_TS_Start(rfTsId, (1000000/CFG_TS_TICK_VAL) );
#endif

#endif
}
 80086bc:	bf00      	nop
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd80      	pop	{r7, pc}
 80086c2:	bf00      	nop
 80086c4:	08008605 	.word	0x08008605
 80086c8:	08008653 	.word	0x08008653
 80086cc:	200009b2 	.word	0x200009b2
 80086d0:	200009b4 	.word	0x200009b4
 80086d4:	20000df0 	.word	0x20000df0
 80086d8:	200009d8 	.word	0x200009d8
 80086dc:	200009b8 	.word	0x200009b8
 80086e0:	08017a70 	.word	0x08017a70

080086e4 <radioSignalCb>:
 * @brief 
 * 
 * @param gpio_pin 
 */
void radioSignalCb( uint16_t gpio_pin )
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b082      	sub	sp, #8
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	4603      	mov	r3, r0
 80086ec:	80fb      	strh	r3, [r7, #6]
#if ( DATA_MODE_CURR == DATA_MODE_DIRECT )
	if ( gpio_pin == TRANS_DCK_Pin )
 80086ee:	88fb      	ldrh	r3, [r7, #6]
 80086f0:	2b10      	cmp	r3, #16
 80086f2:	d102      	bne.n	80086fa <radioSignalCb+0x16>
	{
		vDirectDClockIrqCb();
 80086f4:	f7ff ff5c 	bl	80085b0 <vDirectDClockIrqCb>

#else

#endif
	
}
 80086f8:	e00f      	b.n	800871a <radioSignalCb+0x36>
	else if ( gpio_pin == TRANS_IO0_INT1_Pin )
 80086fa:	88fb      	ldrh	r3, [r7, #6]
 80086fc:	2b04      	cmp	r3, #4
 80086fe:	d102      	bne.n	8008706 <radioSignalCb+0x22>
		vDirectPreambleIrqCb();
 8008700:	f7ff ff40 	bl	8008584 <vDirectPreambleIrqCb>
}
 8008704:	e009      	b.n	800871a <radioSignalCb+0x36>
	else if ( gpio_pin == TRANS_IO1_INT2_Pin )
 8008706:	88fb      	ldrh	r3, [r7, #6]
 8008708:	2b02      	cmp	r3, #2
 800870a:	d102      	bne.n	8008712 <radioSignalCb+0x2e>
		vDirectRxTimeOutIrqCb();
 800870c:	f7ff ff44 	bl	8008598 <vDirectRxTimeOutIrqCb>
}
 8008710:	e003      	b.n	800871a <radioSignalCb+0x36>
	else if ( gpio_pin == TRANS_IO2_INT3_Pin )
 8008712:	88fb      	ldrh	r3, [r7, #6]
 8008714:	2b08      	cmp	r3, #8
 8008716:	d100      	bne.n	800871a <radioSignalCb+0x36>
		__NOP();
 8008718:	bf00      	nop
}
 800871a:	bf00      	nop
 800871c:	3708      	adds	r7, #8
 800871e:	46bd      	mov	sp, r7
 8008720:	bd80      	pop	{r7, pc}
	...

08008724 <SSD1315_RegisterBusIO>:
  * @param  pObj Component object pointer.
  * @param  pIO  Component IO structure pointer.
  * @retval Component status.
  */
int32_t SSD1315_RegisterBusIO(SSD1315_Object_t *pObj, SSD1315_IO_t *pIO)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b084      	sub	sp, #16
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
 800872c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if(pObj == NULL)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d103      	bne.n	800873c <SSD1315_RegisterBusIO+0x18>
  {
    ret = SSD1315_ERROR;
 8008734:	f04f 33ff 	mov.w	r3, #4294967295
 8008738:	60fb      	str	r3, [r7, #12]
 800873a:	e01c      	b.n	8008776 <SSD1315_RegisterBusIO+0x52>
  }
  else
  {
    pObj->IO.Init           = pIO->Init;
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	681a      	ldr	r2, [r3, #0]
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit         = pIO->DeInit;
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	685a      	ldr	r2, [r3, #4]
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	605a      	str	r2, [r3, #4]
    pObj->IO.WriteReg       = pIO->WriteReg;
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	689a      	ldr	r2, [r3, #8]
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	609a      	str	r2, [r3, #8]
    pObj->IO.ReadReg        = pIO->ReadReg;
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	68da      	ldr	r2, [r3, #12]
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	60da      	str	r2, [r3, #12]
    pObj->IO.GetTick        = pIO->GetTick;
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	691a      	ldr	r2, [r3, #16]
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	611a      	str	r2, [r3, #16]

    pObj->Ctx.ReadReg       = SSD1315_ReadRegWrap;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	4a0c      	ldr	r2, [pc, #48]	@ (8008798 <SSD1315_RegisterBusIO+0x74>)
 8008768:	619a      	str	r2, [r3, #24]
    pObj->Ctx.WriteReg      = SSD1315_WriteRegWrap;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	4a0b      	ldr	r2, [pc, #44]	@ (800879c <SSD1315_RegisterBusIO+0x78>)
 800876e:	615a      	str	r2, [r3, #20]
    pObj->Ctx.handle    = pObj;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	687a      	ldr	r2, [r7, #4]
 8008774:	61da      	str	r2, [r3, #28]
  }

  if (pObj->IO.Init != NULL)
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d004      	beq.n	8008788 <SSD1315_RegisterBusIO+0x64>
  {
      ret = pObj->IO.Init();
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	4798      	blx	r3
 8008784:	60f8      	str	r0, [r7, #12]
 8008786:	e002      	b.n	800878e <SSD1315_RegisterBusIO+0x6a>
  }
  else
  {
     ret = SSD1315_ERROR;
 8008788:	f04f 33ff 	mov.w	r3, #4294967295
 800878c:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800878e:	68fb      	ldr	r3, [r7, #12]
}
 8008790:	4618      	mov	r0, r3
 8008792:	3710      	adds	r7, #16
 8008794:	46bd      	mov	sp, r7
 8008796:	bd80      	pop	{r7, pc}
 8008798:	08009629 	.word	0x08009629
 800879c:	08009657 	.word	0x08009657

080087a0 <SSD1315_Init>:
  * @param  ColorCoding RGB mode.
  * @param  Orientation Display orientation.
  * @retval Component status.
  */
int32_t SSD1315_Init(SSD1315_Object_t *pObj, uint32_t ColorCoding, uint32_t Orientation)
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b086      	sub	sp, #24
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	60f8      	str	r0, [r7, #12]
 80087a8:	60b9      	str	r1, [r7, #8]
 80087aa:	607a      	str	r2, [r7, #4]
  int32_t ret = SSD1315_OK;
 80087ac:	2300      	movs	r3, #0
 80087ae:	617b      	str	r3, [r7, #20]
  uint8_t data;

  if((pObj == NULL) || (Orientation > SSD1315_ORIENTATION_LANDSCAPE))
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d002      	beq.n	80087bc <SSD1315_Init+0x1c>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d003      	beq.n	80087c4 <SSD1315_Init+0x24>
  {
    ret = SSD1315_ERROR;
 80087bc:	f04f 33ff 	mov.w	r3, #4294967295
 80087c0:	617b      	str	r3, [r7, #20]
 80087c2:	e0ab      	b.n	800891c <SSD1315_Init+0x17c>
  }
  else
  {
    if (pObj->IsInitialized == 0)
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	f040 80a3 	bne.w	8008916 <SSD1315_Init+0x176>
    {
      pObj->IsInitialized = 1;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	2201      	movs	r2, #1
 80087d4:	f883 2020 	strb.w	r2, [r3, #32]
	  pObj->Orientation = Orientation;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	687a      	ldr	r2, [r7, #4]
 80087dc:	625a      	str	r2, [r3, #36]	@ 0x24
      (void)SSD1315_IO_Delay(pObj, 100);
 80087de:	2164      	movs	r1, #100	@ 0x64
 80087e0:	68f8      	ldr	r0, [r7, #12]
 80087e2:	f000 ff6b 	bl	80096bc <SSD1315_IO_Delay>
      /* Driving ability setting */
      data = SSD1315_READWRITE_CMD;
 80087e6:	2380      	movs	r3, #128	@ 0x80
 80087e8:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	f103 0014 	add.w	r0, r3, #20
 80087f0:	f107 0213 	add.w	r2, r7, #19
 80087f4:	2301      	movs	r3, #1
 80087f6:	2101      	movs	r1, #1
 80087f8:	f000 ff7a 	bl	80096f0 <ssd1315_write_reg>
 80087fc:	4602      	mov	r2, r0
 80087fe:	697b      	ldr	r3, [r7, #20]
 8008800:	4413      	add	r3, r2
 8008802:	617b      	str	r3, [r7, #20]
      data = SSD1315_CHARGE_PUMP_SETTING;
 8008804:	238d      	movs	r3, #141	@ 0x8d
 8008806:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	f103 0014 	add.w	r0, r3, #20
 800880e:	f107 0213 	add.w	r2, r7, #19
 8008812:	2301      	movs	r3, #1
 8008814:	2101      	movs	r1, #1
 8008816:	f000 ff6b 	bl	80096f0 <ssd1315_write_reg>
 800881a:	4602      	mov	r2, r0
 800881c:	697b      	ldr	r3, [r7, #20]
 800881e:	4413      	add	r3, r2
 8008820:	617b      	str	r3, [r7, #20]
      data = SSD1315_HIGHER_COLUMN_START_ADRESS_5;
 8008822:	2314      	movs	r3, #20
 8008824:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	f103 0014 	add.w	r0, r3, #20
 800882c:	f107 0213 	add.w	r2, r7, #19
 8008830:	2301      	movs	r3, #1
 8008832:	2101      	movs	r1, #1
 8008834:	f000 ff5c 	bl	80096f0 <ssd1315_write_reg>
 8008838:	4602      	mov	r2, r0
 800883a:	697b      	ldr	r3, [r7, #20]
 800883c:	4413      	add	r3, r2
 800883e:	617b      	str	r3, [r7, #20]
      data = SSD1315_MEMORY_ADRESS_MODE;
 8008840:	2320      	movs	r3, #32
 8008842:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	f103 0014 	add.w	r0, r3, #20
 800884a:	f107 0213 	add.w	r2, r7, #19
 800884e:	2301      	movs	r3, #1
 8008850:	2101      	movs	r1, #1
 8008852:	f000 ff4d 	bl	80096f0 <ssd1315_write_reg>
 8008856:	4602      	mov	r2, r0
 8008858:	697b      	ldr	r3, [r7, #20]
 800885a:	4413      	add	r3, r2
 800885c:	617b      	str	r3, [r7, #20]
      data = SSD1315_LOWER_COLUMN_START_ADRESS;
 800885e:	2300      	movs	r3, #0
 8008860:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	f103 0014 	add.w	r0, r3, #20
 8008868:	f107 0213 	add.w	r2, r7, #19
 800886c:	2301      	movs	r3, #1
 800886e:	2101      	movs	r1, #1
 8008870:	f000 ff3e 	bl	80096f0 <ssd1315_write_reg>
 8008874:	4602      	mov	r2, r0
 8008876:	697b      	ldr	r3, [r7, #20]
 8008878:	4413      	add	r3, r2
 800887a:	617b      	str	r3, [r7, #20]
      data = SSD1315_DISPLAY_START_LINE_1;
 800887c:	2340      	movs	r3, #64	@ 0x40
 800887e:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	f103 0014 	add.w	r0, r3, #20
 8008886:	f107 0213 	add.w	r2, r7, #19
 800888a:	2301      	movs	r3, #1
 800888c:	2101      	movs	r1, #1
 800888e:	f000 ff2f 	bl	80096f0 <ssd1315_write_reg>
 8008892:	4602      	mov	r2, r0
 8008894:	697b      	ldr	r3, [r7, #20]
 8008896:	4413      	add	r3, r2
 8008898:	617b      	str	r3, [r7, #20]
      data = SSD1315_REMAPPED_MODE;
 800889a:	23c8      	movs	r3, #200	@ 0xc8
 800889c:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	f103 0014 	add.w	r0, r3, #20
 80088a4:	f107 0213 	add.w	r2, r7, #19
 80088a8:	2301      	movs	r3, #1
 80088aa:	2101      	movs	r1, #1
 80088ac:	f000 ff20 	bl	80096f0 <ssd1315_write_reg>
 80088b0:	4602      	mov	r2, r0
 80088b2:	697b      	ldr	r3, [r7, #20]
 80088b4:	4413      	add	r3, r2
 80088b6:	617b      	str	r3, [r7, #20]
      data = SSD1315_CONTRAST_CONTROL;
 80088b8:	23a1      	movs	r3, #161	@ 0xa1
 80088ba:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	f103 0014 	add.w	r0, r3, #20
 80088c2:	f107 0213 	add.w	r2, r7, #19
 80088c6:	2301      	movs	r3, #1
 80088c8:	2101      	movs	r1, #1
 80088ca:	f000 ff11 	bl	80096f0 <ssd1315_write_reg>
 80088ce:	4602      	mov	r2, r0
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	4413      	add	r3, r2
 80088d4:	617b      	str	r3, [r7, #20]
      data = SSD1315_DISPLAY_ON;
 80088d6:	23af      	movs	r3, #175	@ 0xaf
 80088d8:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	f103 0014 	add.w	r0, r3, #20
 80088e0:	f107 0213 	add.w	r2, r7, #19
 80088e4:	2301      	movs	r3, #1
 80088e6:	2101      	movs	r1, #1
 80088e8:	f000 ff02 	bl	80096f0 <ssd1315_write_reg>
 80088ec:	4602      	mov	r2, r0
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	4413      	add	r3, r2
 80088f2:	617b      	str	r3, [r7, #20]
      ssd1315_Clear(SSD1315_COLOR_BLACK); 
 80088f4:	2000      	movs	r0, #0
 80088f6:	f000 fec5 	bl	8009684 <ssd1315_Clear>
      ret += ssd1315_write_reg(&pObj->Ctx, 1, PhysFrameBuffer,  SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	f103 0014 	add.w	r0, r3, #20
 8008900:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008904:	4a0b      	ldr	r2, [pc, #44]	@ (8008934 <SSD1315_Init+0x194>)
 8008906:	2101      	movs	r1, #1
 8008908:	f000 fef2 	bl	80096f0 <ssd1315_write_reg>
 800890c:	4602      	mov	r2, r0
 800890e:	697b      	ldr	r3, [r7, #20]
 8008910:	4413      	add	r3, r2
 8008912:	617b      	str	r3, [r7, #20]
 8008914:	e002      	b.n	800891c <SSD1315_Init+0x17c>
    }
    else
    {
      ret = SSD1315_ERROR;
 8008916:	f04f 33ff 	mov.w	r3, #4294967295
 800891a:	617b      	str	r3, [r7, #20]
    }
  }
  if(ret != SSD1315_OK)
 800891c:	697b      	ldr	r3, [r7, #20]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d002      	beq.n	8008928 <SSD1315_Init+0x188>
  {
    ret = SSD1315_ERROR;
 8008922:	f04f 33ff 	mov.w	r3, #4294967295
 8008926:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8008928:	697b      	ldr	r3, [r7, #20]
}
 800892a:	4618      	mov	r0, r3
 800892c:	3718      	adds	r7, #24
 800892e:	46bd      	mov	sp, r7
 8008930:	bd80      	pop	{r7, pc}
 8008932:	bf00      	nop
 8008934:	20000e70 	.word	0x20000e70

08008938 <SSD1315_DeInit>:
  * @brief  De-Initialize the ssd1315 LCD Component.
  * @param  pObj Component object.
  * @retval Component status.
  */
int32_t SSD1315_DeInit(SSD1315_Object_t *pObj)
{
 8008938:	b580      	push	{r7, lr}
 800893a:	b084      	sub	sp, #16
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 8008940:	2300      	movs	r3, #0
 8008942:	60fb      	str	r3, [r7, #12]

  if(pObj->IsInitialized != 0U)
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	f893 3020 	ldrb.w	r3, [r3, #32]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d00a      	beq.n	8008964 <SSD1315_DeInit+0x2c>
  {
    ret += SSD1315_DisplayOff(pObj);
 800894e:	6878      	ldr	r0, [r7, #4]
 8008950:	f000 f85e 	bl	8008a10 <SSD1315_DisplayOff>
 8008954:	4602      	mov	r2, r0
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	4413      	add	r3, r2
 800895a:	60fb      	str	r3, [r7, #12]

    pObj->IsInitialized = 0;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2200      	movs	r2, #0
 8008960:	f883 2020 	strb.w	r2, [r3, #32]
  }

  if(ret != SSD1315_OK)
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d002      	beq.n	8008970 <SSD1315_DeInit+0x38>
  {
    ret = SSD1315_ERROR;
 800896a:	f04f 33ff 	mov.w	r3, #4294967295
 800896e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8008970:	68fb      	ldr	r3, [r7, #12]
}
 8008972:	4618      	mov	r0, r3
 8008974:	3710      	adds	r7, #16
 8008976:	46bd      	mov	sp, r7
 8008978:	bd80      	pop	{r7, pc}

0800897a <SSD1315_ReadID>:
  * @param  pObj Component object.
  * @param  Id Component ID.
  * @retval The component status.
  */
int32_t SSD1315_ReadID(SSD1315_Object_t *pObj, uint32_t *Id)
{
 800897a:	b480      	push	{r7}
 800897c:	b083      	sub	sp, #12
 800897e:	af00      	add	r7, sp, #0
 8008980:	6078      	str	r0, [r7, #4]
 8008982:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Id;
  return SSD1315_ERROR;
 8008984:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008988:	4618      	mov	r0, r3
 800898a:	370c      	adds	r7, #12
 800898c:	46bd      	mov	sp, r7
 800898e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008992:	4770      	bx	lr

08008994 <SSD1315_DisplayOn>:
  * @brief  Enables the Display.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_DisplayOn(SSD1315_Object_t *pObj)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b084      	sub	sp, #16
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 800899c:	2300      	movs	r3, #0
 800899e:	60fb      	str	r3, [r7, #12]
  uint8_t data;
  data = SSD1315_CHARGE_PUMP_SETTING;
 80089a0:	238d      	movs	r3, #141	@ 0x8d
 80089a2:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	f103 0014 	add.w	r0, r3, #20
 80089aa:	f107 020b 	add.w	r2, r7, #11
 80089ae:	2301      	movs	r3, #1
 80089b0:	2101      	movs	r1, #1
 80089b2:	f000 fe9d 	bl	80096f0 <ssd1315_write_reg>
 80089b6:	4602      	mov	r2, r0
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	4413      	add	r3, r2
 80089bc:	60fb      	str	r3, [r7, #12]
  data = SSD1315_HIGHER_COLUMN_START_ADRESS_5;
 80089be:	2314      	movs	r3, #20
 80089c0:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f103 0014 	add.w	r0, r3, #20
 80089c8:	f107 020b 	add.w	r2, r7, #11
 80089cc:	2301      	movs	r3, #1
 80089ce:	2101      	movs	r1, #1
 80089d0:	f000 fe8e 	bl	80096f0 <ssd1315_write_reg>
 80089d4:	4602      	mov	r2, r0
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	4413      	add	r3, r2
 80089da:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_ON;
 80089dc:	23af      	movs	r3, #175	@ 0xaf
 80089de:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	f103 0014 	add.w	r0, r3, #20
 80089e6:	f107 020b 	add.w	r2, r7, #11
 80089ea:	2301      	movs	r3, #1
 80089ec:	2101      	movs	r1, #1
 80089ee:	f000 fe7f 	bl	80096f0 <ssd1315_write_reg>
 80089f2:	4602      	mov	r2, r0
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	4413      	add	r3, r2
 80089f8:	60fb      	str	r3, [r7, #12]
  
  if (ret != SSD1315_OK)
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d002      	beq.n	8008a06 <SSD1315_DisplayOn+0x72>
  {
    ret = SSD1315_ERROR;
 8008a00:	f04f 33ff 	mov.w	r3, #4294967295
 8008a04:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8008a06:	68fb      	ldr	r3, [r7, #12]
}
 8008a08:	4618      	mov	r0, r3
 8008a0a:	3710      	adds	r7, #16
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	bd80      	pop	{r7, pc}

08008a10 <SSD1315_DisplayOff>:
  * @brief  Disables the Display.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_DisplayOff(SSD1315_Object_t *pObj)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b084      	sub	sp, #16
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 8008a18:	2300      	movs	r3, #0
 8008a1a:	60fb      	str	r3, [r7, #12]
  uint8_t data;
  
  data = SSD1315_CHARGE_PUMP_SETTING;
 8008a1c:	238d      	movs	r3, #141	@ 0x8d
 8008a1e:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	f103 0014 	add.w	r0, r3, #20
 8008a26:	f107 020b 	add.w	r2, r7, #11
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	2101      	movs	r1, #1
 8008a2e:	f000 fe5f 	bl	80096f0 <ssd1315_write_reg>
 8008a32:	4602      	mov	r2, r0
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	4413      	add	r3, r2
 8008a38:	60fb      	str	r3, [r7, #12]
  data = SSD1315_HIGHER_COLUMN_START_ADRESS_1;
 8008a3a:	2310      	movs	r3, #16
 8008a3c:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	f103 0014 	add.w	r0, r3, #20
 8008a44:	f107 020b 	add.w	r2, r7, #11
 8008a48:	2301      	movs	r3, #1
 8008a4a:	2101      	movs	r1, #1
 8008a4c:	f000 fe50 	bl	80096f0 <ssd1315_write_reg>
 8008a50:	4602      	mov	r2, r0
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	4413      	add	r3, r2
 8008a56:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_OFF;
 8008a58:	23ae      	movs	r3, #174	@ 0xae
 8008a5a:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	f103 0014 	add.w	r0, r3, #20
 8008a62:	f107 020b 	add.w	r2, r7, #11
 8008a66:	2301      	movs	r3, #1
 8008a68:	2101      	movs	r1, #1
 8008a6a:	f000 fe41 	bl	80096f0 <ssd1315_write_reg>
 8008a6e:	4602      	mov	r2, r0
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	4413      	add	r3, r2
 8008a74:	60fb      	str	r3, [r7, #12]
  
  if (ret != SSD1315_OK)
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d002      	beq.n	8008a82 <SSD1315_DisplayOff+0x72>
  {
    ret = SSD1315_ERROR;
 8008a7c:	f04f 33ff 	mov.w	r3, #4294967295
 8008a80:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8008a82:	68fb      	ldr	r3, [r7, #12]
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	3710      	adds	r7, #16
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}

08008a8c <SSD1315_SetBrightness>:
  * @param  pObj Component object.
  * @param  Brightness display brightness to be set.
  * @retval Component status.
  */
int32_t SSD1315_SetBrightness(SSD1315_Object_t *pObj, uint32_t Brightness)
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b083      	sub	sp, #12
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Brightness;
  return SSD1315_ERROR;
 8008a96:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	370c      	adds	r7, #12
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa4:	4770      	bx	lr

08008aa6 <SSD1315_GetBrightness>:
  * @param  pObj Component object.
  * @param  Brightness display brightness to be returned.
  * @retval Component status.
  */
int32_t SSD1315_GetBrightness(SSD1315_Object_t *pObj, uint32_t *Brightness)
{
 8008aa6:	b480      	push	{r7}
 8008aa8:	b083      	sub	sp, #12
 8008aaa:	af00      	add	r7, sp, #0
 8008aac:	6078      	str	r0, [r7, #4]
 8008aae:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Brightness;
  return SSD1315_ERROR;
 8008ab0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	370c      	adds	r7, #12
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abe:	4770      	bx	lr

08008ac0 <SSD1315_SetOrientation>:
  * @param  pObj Component object.
  * @param  Orientation SSSD1315_ORIENTATION_LANDSCAPE.
  * @retval The component status.
  */
int32_t SSD1315_SetOrientation(SSD1315_Object_t *pObj, uint32_t Orientation)
{
 8008ac0:	b480      	push	{r7}
 8008ac2:	b083      	sub	sp, #12
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
 8008ac8:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Orientation;
  return SSD1315_ERROR;
 8008aca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008ace:	4618      	mov	r0, r3
 8008ad0:	370c      	adds	r7, #12
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad8:	4770      	bx	lr

08008ada <SSD1315_GetOrientation>:
  * @param  pObj Component object.
  * @param  Orientation SSD1315_ORIENTATION_LANDSCAPE.
  * @retval The component status.
  */
int32_t SSD1315_GetOrientation(SSD1315_Object_t *pObj, uint32_t *Orientation)
{
 8008ada:	b480      	push	{r7}
 8008adc:	b083      	sub	sp, #12
 8008ade:	af00      	add	r7, sp, #0
 8008ae0:	6078      	str	r0, [r7, #4]
 8008ae2:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Orientation;
  return SSD1315_ERROR;
 8008ae4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008ae8:	4618      	mov	r0, r3
 8008aea:	370c      	adds	r7, #12
 8008aec:	46bd      	mov	sp, r7
 8008aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af2:	4770      	bx	lr

08008af4 <SSD1315_SetCursor>:
  * @param  Xpos specifies the X position.
  * @param  Ypos specifies the Y position.
  * @retval The component status.
  */
int32_t SSD1315_SetCursor(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos)
{
 8008af4:	b480      	push	{r7}
 8008af6:	b085      	sub	sp, #20
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	60f8      	str	r0, [r7, #12]
 8008afc:	60b9      	str	r1, [r7, #8]
 8008afe:	607a      	str	r2, [r7, #4]
 /* Feature not supported */
 (void)pObj;
 (void)Xpos;
 (void)Ypos;
 return SSD1315_ERROR;
 8008b00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008b04:	4618      	mov	r0, r3
 8008b06:	3714      	adds	r7, #20
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0e:	4770      	bx	lr

08008b10 <SSD1315_Refresh>:
  * @param  pObj Component object.
  * @retval The component status.
  */

int32_t SSD1315_Refresh(SSD1315_Object_t *pObj)
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b084      	sub	sp, #16
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK; 
 8008b18:	2300      	movs	r3, #0
 8008b1a:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  data = SSD1315_DISPLAY_START_LINE_1;
 8008b1c:	2340      	movs	r3, #64	@ 0x40
 8008b1e:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f103 0014 	add.w	r0, r3, #20
 8008b26:	f107 020b 	add.w	r2, r7, #11
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	2101      	movs	r1, #1
 8008b2e:	f000 fddf 	bl	80096f0 <ssd1315_write_reg>
 8008b32:	4602      	mov	r2, r0
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	4413      	add	r3, r2
 8008b38:	60fb      	str	r3, [r7, #12]
  data = SSD1315_SET_COLUMN_ADRESS;
 8008b3a:	2321      	movs	r3, #33	@ 0x21
 8008b3c:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	f103 0014 	add.w	r0, r3, #20
 8008b44:	f107 020b 	add.w	r2, r7, #11
 8008b48:	2301      	movs	r3, #1
 8008b4a:	2101      	movs	r1, #1
 8008b4c:	f000 fdd0 	bl	80096f0 <ssd1315_write_reg>
 8008b50:	4602      	mov	r2, r0
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	4413      	add	r3, r2
 8008b56:	60fb      	str	r3, [r7, #12]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 8008b58:	2300      	movs	r3, #0
 8008b5a:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f103 0014 	add.w	r0, r3, #20
 8008b62:	f107 020b 	add.w	r2, r7, #11
 8008b66:	2301      	movs	r3, #1
 8008b68:	2101      	movs	r1, #1
 8008b6a:	f000 fdc1 	bl	80096f0 <ssd1315_write_reg>
 8008b6e:	4602      	mov	r2, r0
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	4413      	add	r3, r2
 8008b74:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_START_LINE_64;
 8008b76:	237f      	movs	r3, #127	@ 0x7f
 8008b78:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f103 0014 	add.w	r0, r3, #20
 8008b80:	f107 020b 	add.w	r2, r7, #11
 8008b84:	2301      	movs	r3, #1
 8008b86:	2101      	movs	r1, #1
 8008b88:	f000 fdb2 	bl	80096f0 <ssd1315_write_reg>
 8008b8c:	4602      	mov	r2, r0
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	4413      	add	r3, r2
 8008b92:	60fb      	str	r3, [r7, #12]
  data = SSD1315_SET_PAGE_ADRESS;
 8008b94:	2322      	movs	r3, #34	@ 0x22
 8008b96:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f103 0014 	add.w	r0, r3, #20
 8008b9e:	f107 020b 	add.w	r2, r7, #11
 8008ba2:	2301      	movs	r3, #1
 8008ba4:	2101      	movs	r1, #1
 8008ba6:	f000 fda3 	bl	80096f0 <ssd1315_write_reg>
 8008baa:	4602      	mov	r2, r0
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	4413      	add	r3, r2
 8008bb0:	60fb      	str	r3, [r7, #12]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	f103 0014 	add.w	r0, r3, #20
 8008bbc:	f107 020b 	add.w	r2, r7, #11
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	2101      	movs	r1, #1
 8008bc4:	f000 fd94 	bl	80096f0 <ssd1315_write_reg>
 8008bc8:	4602      	mov	r2, r0
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	4413      	add	r3, r2
 8008bce:	60fb      	str	r3, [r7, #12]
  data = SSD1315_LOWER_COLUMN_START_ADRESS_15;
 8008bd0:	230f      	movs	r3, #15
 8008bd2:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	f103 0014 	add.w	r0, r3, #20
 8008bda:	f107 020b 	add.w	r2, r7, #11
 8008bde:	2301      	movs	r3, #1
 8008be0:	2101      	movs	r1, #1
 8008be2:	f000 fd85 	bl	80096f0 <ssd1315_write_reg>
 8008be6:	4602      	mov	r2, r0
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	4413      	add	r3, r2
 8008bec:	60fb      	str	r3, [r7, #12]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,PhysFrameBuffer, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f103 0014 	add.w	r0, r3, #20
 8008bf4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008bf8:	4a09      	ldr	r2, [pc, #36]	@ (8008c20 <SSD1315_Refresh+0x110>)
 8008bfa:	2101      	movs	r1, #1
 8008bfc:	f000 fd78 	bl	80096f0 <ssd1315_write_reg>
 8008c00:	4602      	mov	r2, r0
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	4413      	add	r3, r2
 8008c06:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d002      	beq.n	8008c14 <SSD1315_Refresh+0x104>
  {
    ret = SSD1315_ERROR;
 8008c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8008c12:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8008c14:	68fb      	ldr	r3, [r7, #12]
}
 8008c16:	4618      	mov	r0, r3
 8008c18:	3710      	adds	r7, #16
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	bd80      	pop	{r7, pc}
 8008c1e:	bf00      	nop
 8008c20:	20000e70 	.word	0x20000e70

08008c24 <SSD1315_DrawBitmap>:
  * @param  pBmp Bmp picture address.
  * @retval The component status.
  */

int32_t SSD1315_DrawBitmap(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 8008c24:	b580      	push	{r7, lr}
 8008c26:	b08e      	sub	sp, #56	@ 0x38
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	60f8      	str	r0, [r7, #12]
 8008c2c:	60b9      	str	r1, [r7, #8]
 8008c2e:	607a      	str	r2, [r7, #4]
 8008c30:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8008c32:	2300      	movs	r3, #0
 8008c34:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t index = 0, size = 0;
 8008c36:	2300      	movs	r3, #0
 8008c38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t height = 0, width  = 0;
 8008c3e:	2300      	movs	r3, #0
 8008c40:	623b      	str	r3, [r7, #32]
 8008c42:	2300      	movs	r3, #0
 8008c44:	61fb      	str	r3, [r7, #28]
  uint32_t x = 0, y  = 0, y0 = 0;
 8008c46:	2300      	movs	r3, #0
 8008c48:	61bb      	str	r3, [r7, #24]
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	617b      	str	r3, [r7, #20]
 8008c4e:	2300      	movs	r3, #0
 8008c50:	613b      	str	r3, [r7, #16]
  uint32_t XposBMP = 0, YposBMP  = 0;
 8008c52:	2300      	movs	r3, #0
 8008c54:	633b      	str	r3, [r7, #48]	@ 0x30
 8008c56:	2300      	movs	r3, #0
 8008c58:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Read bitmap size */
  size = pBmp[2] + (pBmp[3] << 8) + (pBmp[4] << 16)  + (pBmp[5] << 24);
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	3302      	adds	r3, #2
 8008c5e:	781b      	ldrb	r3, [r3, #0]
 8008c60:	461a      	mov	r2, r3
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	3303      	adds	r3, #3
 8008c66:	781b      	ldrb	r3, [r3, #0]
 8008c68:	021b      	lsls	r3, r3, #8
 8008c6a:	441a      	add	r2, r3
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	3304      	adds	r3, #4
 8008c70:	781b      	ldrb	r3, [r3, #0]
 8008c72:	041b      	lsls	r3, r3, #16
 8008c74:	441a      	add	r2, r3
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	3305      	adds	r3, #5
 8008c7a:	781b      	ldrb	r3, [r3, #0]
 8008c7c:	061b      	lsls	r3, r3, #24
 8008c7e:	4413      	add	r3, r2
 8008c80:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Get bitmap data address offset */
  index = pBmp[10] + (pBmp[11] << 8) + (pBmp[12] << 16)  + (pBmp[13] << 24);
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	330a      	adds	r3, #10
 8008c86:	781b      	ldrb	r3, [r3, #0]
 8008c88:	461a      	mov	r2, r3
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	330b      	adds	r3, #11
 8008c8e:	781b      	ldrb	r3, [r3, #0]
 8008c90:	021b      	lsls	r3, r3, #8
 8008c92:	441a      	add	r2, r3
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	330c      	adds	r3, #12
 8008c98:	781b      	ldrb	r3, [r3, #0]
 8008c9a:	041b      	lsls	r3, r3, #16
 8008c9c:	441a      	add	r2, r3
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	330d      	adds	r3, #13
 8008ca2:	781b      	ldrb	r3, [r3, #0]
 8008ca4:	061b      	lsls	r3, r3, #24
 8008ca6:	4413      	add	r3, r2
 8008ca8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Read bitmap width */
  width = pBmp[18] + (pBmp[19] << 8) + (pBmp[20] << 16)  + (pBmp[21] << 24);
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	3312      	adds	r3, #18
 8008cae:	781b      	ldrb	r3, [r3, #0]
 8008cb0:	461a      	mov	r2, r3
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	3313      	adds	r3, #19
 8008cb6:	781b      	ldrb	r3, [r3, #0]
 8008cb8:	021b      	lsls	r3, r3, #8
 8008cba:	441a      	add	r2, r3
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	3314      	adds	r3, #20
 8008cc0:	781b      	ldrb	r3, [r3, #0]
 8008cc2:	041b      	lsls	r3, r3, #16
 8008cc4:	441a      	add	r2, r3
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	3315      	adds	r3, #21
 8008cca:	781b      	ldrb	r3, [r3, #0]
 8008ccc:	061b      	lsls	r3, r3, #24
 8008cce:	4413      	add	r3, r2
 8008cd0:	61fb      	str	r3, [r7, #28]

  /* Read bitmap height */
  height = pBmp[22] + (pBmp[23] << 8) + (pBmp[24] << 16)  + (pBmp[25] << 24);
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	3316      	adds	r3, #22
 8008cd6:	781b      	ldrb	r3, [r3, #0]
 8008cd8:	461a      	mov	r2, r3
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	3317      	adds	r3, #23
 8008cde:	781b      	ldrb	r3, [r3, #0]
 8008ce0:	021b      	lsls	r3, r3, #8
 8008ce2:	441a      	add	r2, r3
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	3318      	adds	r3, #24
 8008ce8:	781b      	ldrb	r3, [r3, #0]
 8008cea:	041b      	lsls	r3, r3, #16
 8008cec:	441a      	add	r2, r3
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	3319      	adds	r3, #25
 8008cf2:	781b      	ldrb	r3, [r3, #0]
 8008cf4:	061b      	lsls	r3, r3, #24
 8008cf6:	4413      	add	r3, r2
 8008cf8:	623b      	str	r3, [r7, #32]

  /* Size conversion */
  size = (size - index)/2;
 8008cfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cfe:	1ad3      	subs	r3, r2, r3
 8008d00:	085b      	lsrs	r3, r3, #1
 8008d02:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Apply offset to bypass header */
  pBmp += index;
 8008d04:	683a      	ldr	r2, [r7, #0]
 8008d06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d08:	4413      	add	r3, r2
 8008d0a:	603b      	str	r3, [r7, #0]

  /* if bitmap cover whole screen */
  if((Xpos == 0) && (Xpos == 0) & (size == (SSD1315_LCD_PIXEL_WIDTH * SSD1315_LCD_PIXEL_HEIGHT/8)))
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d116      	bne.n	8008d40 <SSD1315_DrawBitmap+0x11c>
 8008d12:	68bb      	ldr	r3, [r7, #8]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	bf0c      	ite	eq
 8008d18:	2301      	moveq	r3, #1
 8008d1a:	2300      	movne	r3, #0
 8008d1c:	b2da      	uxtb	r2, r3
 8008d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d24:	bf0c      	ite	eq
 8008d26:	2301      	moveq	r3, #1
 8008d28:	2300      	movne	r3, #0
 8008d2a:	b2db      	uxtb	r3, r3
 8008d2c:	4013      	ands	r3, r2
 8008d2e:	b2db      	uxtb	r3, r3
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d005      	beq.n	8008d40 <SSD1315_DrawBitmap+0x11c>
  {
    memcpy(PhysFrameBuffer, pBmp, size);
 8008d34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d36:	6839      	ldr	r1, [r7, #0]
 8008d38:	4843      	ldr	r0, [pc, #268]	@ (8008e48 <SSD1315_DrawBitmap+0x224>)
 8008d3a:	f00b fa80 	bl	801423e <memcpy>
 8008d3e:	e078      	b.n	8008e32 <SSD1315_DrawBitmap+0x20e>
  }
  else
  {
    x=Xpos+width;
 8008d40:	68ba      	ldr	r2, [r7, #8]
 8008d42:	69fb      	ldr	r3, [r7, #28]
 8008d44:	4413      	add	r3, r2
 8008d46:	61bb      	str	r3, [r7, #24]
    y=Ypos+height;
 8008d48:	687a      	ldr	r2, [r7, #4]
 8008d4a:	6a3b      	ldr	r3, [r7, #32]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	617b      	str	r3, [r7, #20]
    y0 = Ypos;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	613b      	str	r3, [r7, #16]

    for(; Xpos < x; Xpos++, XposBMP++)
 8008d54:	e069      	b.n	8008e2a <SSD1315_DrawBitmap+0x206>
    {
      for(Ypos = y0, YposBMP = 0; Ypos < y; Ypos++, YposBMP++)
 8008d56:	693b      	ldr	r3, [r7, #16]
 8008d58:	607b      	str	r3, [r7, #4]
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d5e:	e05a      	b.n	8008e16 <SSD1315_DrawBitmap+0x1f2>
      {
        /* if bitmap and screen are aligned on a Page */
        if(((Ypos%8) == 0) && (y-Ypos >= 8) && ((YposBMP%8) == 0))
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	f003 0307 	and.w	r3, r3, #7
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d121      	bne.n	8008dae <SSD1315_DrawBitmap+0x18a>
 8008d6a:	697a      	ldr	r2, [r7, #20]
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	1ad3      	subs	r3, r2, r3
 8008d70:	2b07      	cmp	r3, #7
 8008d72:	d91c      	bls.n	8008dae <SSD1315_DrawBitmap+0x18a>
 8008d74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d76:	f003 0307 	and.w	r3, r3, #7
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d117      	bne.n	8008dae <SSD1315_DrawBitmap+0x18a>
        {
          PhysFrameBuffer[Xpos+ (Ypos/8)*SSD1315_LCD_PIXEL_WIDTH] = pBmp[XposBMP+((YposBMP/8)*width)];
 8008d7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d80:	08db      	lsrs	r3, r3, #3
 8008d82:	69fa      	ldr	r2, [r7, #28]
 8008d84:	fb03 f202 	mul.w	r2, r3, r2
 8008d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d8a:	4413      	add	r3, r2
 8008d8c:	683a      	ldr	r2, [r7, #0]
 8008d8e:	441a      	add	r2, r3
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	08db      	lsrs	r3, r3, #3
 8008d94:	01d9      	lsls	r1, r3, #7
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	440b      	add	r3, r1
 8008d9a:	7811      	ldrb	r1, [r2, #0]
 8008d9c:	4a2a      	ldr	r2, [pc, #168]	@ (8008e48 <SSD1315_DrawBitmap+0x224>)
 8008d9e:	54d1      	strb	r1, [r2, r3]
          Ypos+=7;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	3307      	adds	r3, #7
 8008da4:	607b      	str	r3, [r7, #4]
          YposBMP+=7;
 8008da6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008da8:	3307      	adds	r3, #7
 8008daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008dac:	e02d      	b.n	8008e0a <SSD1315_DrawBitmap+0x1e6>
        }
        else
        {
          /* Draw bitmap pixel per pixel */
          if( (pBmp[XposBMP+((YposBMP/8)*width)]&(1<<(YposBMP%8))) != 0)
 8008dae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008db0:	08db      	lsrs	r3, r3, #3
 8008db2:	69fa      	ldr	r2, [r7, #28]
 8008db4:	fb03 f202 	mul.w	r2, r3, r2
 8008db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dba:	4413      	add	r3, r2
 8008dbc:	683a      	ldr	r2, [r7, #0]
 8008dbe:	4413      	add	r3, r2
 8008dc0:	781b      	ldrb	r3, [r3, #0]
 8008dc2:	461a      	mov	r2, r3
 8008dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dc6:	f003 0307 	and.w	r3, r3, #7
 8008dca:	fa42 f303 	asr.w	r3, r2, r3
 8008dce:	f003 0301 	and.w	r3, r3, #1
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d00c      	beq.n	8008df0 <SSD1315_DrawBitmap+0x1cc>
            {
              if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_WHITE) != SSD1315_OK)
 8008dd6:	23ff      	movs	r3, #255	@ 0xff
 8008dd8:	687a      	ldr	r2, [r7, #4]
 8008dda:	68b9      	ldr	r1, [r7, #8]
 8008ddc:	68f8      	ldr	r0, [r7, #12]
 8008dde:	f000 fa3d 	bl	800925c <SSD1315_SetPixel>
 8008de2:	4603      	mov	r3, r0
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d010      	beq.n	8008e0a <SSD1315_DrawBitmap+0x1e6>
              {
                ret = SSD1315_ERROR;
 8008de8:	f04f 33ff 	mov.w	r3, #4294967295
 8008dec:	637b      	str	r3, [r7, #52]	@ 0x34
                break;
 8008dee:	e016      	b.n	8008e1e <SSD1315_DrawBitmap+0x1fa>
              }
            }
            else
            {
              if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_BLACK) != SSD1315_OK)
 8008df0:	2300      	movs	r3, #0
 8008df2:	687a      	ldr	r2, [r7, #4]
 8008df4:	68b9      	ldr	r1, [r7, #8]
 8008df6:	68f8      	ldr	r0, [r7, #12]
 8008df8:	f000 fa30 	bl	800925c <SSD1315_SetPixel>
 8008dfc:	4603      	mov	r3, r0
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d003      	beq.n	8008e0a <SSD1315_DrawBitmap+0x1e6>
                {
                  ret = SSD1315_ERROR;
 8008e02:	f04f 33ff 	mov.w	r3, #4294967295
 8008e06:	637b      	str	r3, [r7, #52]	@ 0x34
                  break;
 8008e08:	e009      	b.n	8008e1e <SSD1315_DrawBitmap+0x1fa>
      for(Ypos = y0, YposBMP = 0; Ypos < y; Ypos++, YposBMP++)
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	3301      	adds	r3, #1
 8008e0e:	607b      	str	r3, [r7, #4]
 8008e10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e12:	3301      	adds	r3, #1
 8008e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008e16:	687a      	ldr	r2, [r7, #4]
 8008e18:	697b      	ldr	r3, [r7, #20]
 8008e1a:	429a      	cmp	r2, r3
 8008e1c:	d3a0      	bcc.n	8008d60 <SSD1315_DrawBitmap+0x13c>
    for(; Xpos < x; Xpos++, XposBMP++)
 8008e1e:	68bb      	ldr	r3, [r7, #8]
 8008e20:	3301      	adds	r3, #1
 8008e22:	60bb      	str	r3, [r7, #8]
 8008e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e26:	3301      	adds	r3, #1
 8008e28:	633b      	str	r3, [r7, #48]	@ 0x30
 8008e2a:	68ba      	ldr	r2, [r7, #8]
 8008e2c:	69bb      	ldr	r3, [r7, #24]
 8008e2e:	429a      	cmp	r2, r3
 8008e30:	d391      	bcc.n	8008d56 <SSD1315_DrawBitmap+0x132>
            }
        }
      }
    }
  }
  if(ret != SSD1315_OK)
 8008e32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d002      	beq.n	8008e3e <SSD1315_DrawBitmap+0x21a>
   {
     ret = SSD1315_ERROR;
 8008e38:	f04f 33ff 	mov.w	r3, #4294967295
 8008e3c:	637b      	str	r3, [r7, #52]	@ 0x34
   }
  return ret;
 8008e3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008e40:	4618      	mov	r0, r3
 8008e42:	3738      	adds	r7, #56	@ 0x38
 8008e44:	46bd      	mov	sp, r7
 8008e46:	bd80      	pop	{r7, pc}
 8008e48:	20000e70 	.word	0x20000e70

08008e4c <SSD1315_ShiftBitmap>:
  * @param  Yshift specifies number of pixel to shift on Y position.
  * @param  pbmp Bmp picture address in the internal Flash.
  * @retval The component status.
  */
int32_t SSD1315_ShiftBitmap(SSD1315_Object_t *pObj,uint16_t Xpos, uint16_t Ypos, int16_t Xshift, int16_t Yshift, uint8_t *pbmp)
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b090      	sub	sp, #64	@ 0x40
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	60f8      	str	r0, [r7, #12]
 8008e54:	4608      	mov	r0, r1
 8008e56:	4611      	mov	r1, r2
 8008e58:	461a      	mov	r2, r3
 8008e5a:	4603      	mov	r3, r0
 8008e5c:	817b      	strh	r3, [r7, #10]
 8008e5e:	460b      	mov	r3, r1
 8008e60:	813b      	strh	r3, [r7, #8]
 8008e62:	4613      	mov	r3, r2
 8008e64:	80fb      	strh	r3, [r7, #6]
  int32_t  ret = SSD1315_OK;
 8008e66:	2300      	movs	r3, #0
 8008e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t index = 0, size = 0;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008e6e:	2300      	movs	r3, #0
 8008e70:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t height = 0, width  = 0, original_width  = 0;
 8008e72:	2300      	movs	r3, #0
 8008e74:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008e76:	2300      	movs	r3, #0
 8008e78:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	623b      	str	r3, [r7, #32]
  uint32_t x = 0, y  = 0, y0 = 0;
 8008e7e:	2300      	movs	r3, #0
 8008e80:	61fb      	str	r3, [r7, #28]
 8008e82:	2300      	movs	r3, #0
 8008e84:	61bb      	str	r3, [r7, #24]
 8008e86:	2300      	movs	r3, #0
 8008e88:	617b      	str	r3, [r7, #20]
  uint32_t XposBMP = 0, YposBMP  = 0, original_YposBMP = 0;
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	633b      	str	r3, [r7, #48]	@ 0x30
 8008e8e:	2300      	movs	r3, #0
 8008e90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008e92:	2300      	movs	r3, #0
 8008e94:	613b      	str	r3, [r7, #16]
  
  /* Read bitmap size */
  size = *(volatile uint16_t *) (pbmp + 2);
 8008e96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e98:	3302      	adds	r3, #2
 8008e9a:	881b      	ldrh	r3, [r3, #0]
 8008e9c:	b29b      	uxth	r3, r3
 8008e9e:	627b      	str	r3, [r7, #36]	@ 0x24
  size |= (*(volatile uint16_t *) (pbmp + 4)) << 16;
 8008ea0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ea2:	3304      	adds	r3, #4
 8008ea4:	881b      	ldrh	r3, [r3, #0]
 8008ea6:	b29b      	uxth	r3, r3
 8008ea8:	041b      	lsls	r3, r3, #16
 8008eaa:	461a      	mov	r2, r3
 8008eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eae:	4313      	orrs	r3, r2
 8008eb0:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Get bitmap data address offset */
  index = *(volatile uint16_t *) (pbmp + 10);
 8008eb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008eb4:	330a      	adds	r3, #10
 8008eb6:	881b      	ldrh	r3, [r3, #0]
 8008eb8:	b29b      	uxth	r3, r3
 8008eba:	62bb      	str	r3, [r7, #40]	@ 0x28
  index |= (*(volatile uint16_t *) (pbmp + 12)) << 16;
 8008ebc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ebe:	330c      	adds	r3, #12
 8008ec0:	881b      	ldrh	r3, [r3, #0]
 8008ec2:	b29b      	uxth	r3, r3
 8008ec4:	041b      	lsls	r3, r3, #16
 8008ec6:	461a      	mov	r2, r3
 8008ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eca:	4313      	orrs	r3, r2
 8008ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
  
  /* Read bitmap width */
  width = *(uint16_t *) (pbmp + 18);
 8008ece:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ed0:	3312      	adds	r3, #18
 8008ed2:	881b      	ldrh	r3, [r3, #0]
 8008ed4:	637b      	str	r3, [r7, #52]	@ 0x34
  width |= (*(uint16_t *) (pbmp + 20)) << 16;
 8008ed6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ed8:	3314      	adds	r3, #20
 8008eda:	881b      	ldrh	r3, [r3, #0]
 8008edc:	041b      	lsls	r3, r3, #16
 8008ede:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008ee0:	4313      	orrs	r3, r2
 8008ee2:	637b      	str	r3, [r7, #52]	@ 0x34
  original_width = width;
 8008ee4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ee6:	623b      	str	r3, [r7, #32]
  if( Xshift>=0)
 8008ee8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	db09      	blt.n	8008f04 <SSD1315_ShiftBitmap+0xb8>
  {
    Xpos = Xpos + Xshift;
 8008ef0:	88fa      	ldrh	r2, [r7, #6]
 8008ef2:	897b      	ldrh	r3, [r7, #10]
 8008ef4:	4413      	add	r3, r2
 8008ef6:	817b      	strh	r3, [r7, #10]
    width = width - Xshift;
 8008ef8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008efc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008efe:	1ad3      	subs	r3, r2, r3
 8008f00:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f02:	e008      	b.n	8008f16 <SSD1315_ShiftBitmap+0xca>
  }
  else
  {
    width = width + Xshift;
 8008f04:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008f08:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008f0a:	4413      	add	r3, r2
 8008f0c:	637b      	str	r3, [r7, #52]	@ 0x34
    XposBMP = -Xshift;
 8008f0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008f12:	425b      	negs	r3, r3
 8008f14:	633b      	str	r3, [r7, #48]	@ 0x30
  }
  
  /* Read bitmap height */
  height = *(uint16_t *) (pbmp + 22);
 8008f16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f18:	3316      	adds	r3, #22
 8008f1a:	881b      	ldrh	r3, [r3, #0]
 8008f1c:	63bb      	str	r3, [r7, #56]	@ 0x38
  height |= (*(uint16_t *) (pbmp + 24)) << 16;
 8008f1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f20:	3318      	adds	r3, #24
 8008f22:	881b      	ldrh	r3, [r3, #0]
 8008f24:	041b      	lsls	r3, r3, #16
 8008f26:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008f28:	4313      	orrs	r3, r2
 8008f2a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if( Yshift>=0)
 8008f2c:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	db0a      	blt.n	8008f4a <SSD1315_ShiftBitmap+0xfe>
  {
    height = height - Yshift;
 8008f34:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 8008f38:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008f3a:	1ad3      	subs	r3, r2, r3
 8008f3c:	63bb      	str	r3, [r7, #56]	@ 0x38
    Ypos = Ypos + Yshift;
 8008f3e:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8008f42:	893b      	ldrh	r3, [r7, #8]
 8008f44:	4413      	add	r3, r2
 8008f46:	813b      	strh	r3, [r7, #8]
 8008f48:	e008      	b.n	8008f5c <SSD1315_ShiftBitmap+0x110>
  }
  else
  {
    height = height + Yshift;
 8008f4a:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 8008f4e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008f50:	4413      	add	r3, r2
 8008f52:	63bb      	str	r3, [r7, #56]	@ 0x38
    YposBMP = -Yshift;
 8008f54:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 8008f58:	425b      	negs	r3, r3
 8008f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  original_YposBMP = YposBMP;
 8008f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f5e:	613b      	str	r3, [r7, #16]
  
  /* Size conversion */
  size = (size - index)/2;
 8008f60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f64:	1ad3      	subs	r3, r2, r3
 8008f66:	085b      	lsrs	r3, r3, #1
 8008f68:	627b      	str	r3, [r7, #36]	@ 0x24
  size = size - ((Xshift*height/8)+(Yshift*width/8 ));
 8008f6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008f6e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008f70:	fb02 f303 	mul.w	r3, r2, r3
 8008f74:	08da      	lsrs	r2, r3, #3
 8008f76:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 8008f7a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008f7c:	fb01 f303 	mul.w	r3, r1, r3
 8008f80:	08db      	lsrs	r3, r3, #3
 8008f82:	4413      	add	r3, r2
 8008f84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f86:	1ad3      	subs	r3, r2, r3
 8008f88:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Apply offset to bypass header */
  pbmp += index;
 8008f8a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f8e:	4413      	add	r3, r2
 8008f90:	64fb      	str	r3, [r7, #76]	@ 0x4c
  
  /* if bitmap cover whole screen */
  if((Xpos == 0) && (Xpos == 0) & (size == (SSD1315_LCD_PIXEL_WIDTH * SSD1315_LCD_PIXEL_HEIGHT/8)))
 8008f92:	897b      	ldrh	r3, [r7, #10]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d116      	bne.n	8008fc6 <SSD1315_ShiftBitmap+0x17a>
 8008f98:	897b      	ldrh	r3, [r7, #10]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	bf0c      	ite	eq
 8008f9e:	2301      	moveq	r3, #1
 8008fa0:	2300      	movne	r3, #0
 8008fa2:	b2da      	uxtb	r2, r3
 8008fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008faa:	bf0c      	ite	eq
 8008fac:	2301      	moveq	r3, #1
 8008fae:	2300      	movne	r3, #0
 8008fb0:	b2db      	uxtb	r3, r3
 8008fb2:	4013      	ands	r3, r2
 8008fb4:	b2db      	uxtb	r3, r3
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d005      	beq.n	8008fc6 <SSD1315_ShiftBitmap+0x17a>
  {
    memcpy(PhysFrameBuffer, pbmp, size);
 8008fba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fbc:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8008fbe:	4845      	ldr	r0, [pc, #276]	@ (80090d4 <SSD1315_ShiftBitmap+0x288>)
 8008fc0:	f00b f93d 	bl	801423e <memcpy>
 8008fc4:	e07a      	b.n	80090bc <SSD1315_ShiftBitmap+0x270>
  }
  else
  {
    x=Xpos+width;
 8008fc6:	897b      	ldrh	r3, [r7, #10]
 8008fc8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008fca:	4413      	add	r3, r2
 8008fcc:	61fb      	str	r3, [r7, #28]
    y=Ypos+height;
 8008fce:	893b      	ldrh	r3, [r7, #8]
 8008fd0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008fd2:	4413      	add	r3, r2
 8008fd4:	61bb      	str	r3, [r7, #24]
    y0 = Ypos;
 8008fd6:	893b      	ldrh	r3, [r7, #8]
 8008fd8:	617b      	str	r3, [r7, #20]
    
    for(; Xpos < x; Xpos++, XposBMP++)
 8008fda:	e06b      	b.n	80090b4 <SSD1315_ShiftBitmap+0x268>
    {
      for(Ypos = y0, YposBMP = original_YposBMP; Ypos < y; Ypos++, YposBMP++)
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	813b      	strh	r3, [r7, #8]
 8008fe0:	693b      	ldr	r3, [r7, #16]
 8008fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008fe4:	e05c      	b.n	80090a0 <SSD1315_ShiftBitmap+0x254>
      {
        /* if bitmap and screen are aligned on a Page */
        if(((Ypos%8) == 0) && (y-Ypos >= 8) && ((YposBMP%8) == 0))
 8008fe6:	893b      	ldrh	r3, [r7, #8]
 8008fe8:	f003 0307 	and.w	r3, r3, #7
 8008fec:	b29b      	uxth	r3, r3
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d122      	bne.n	8009038 <SSD1315_ShiftBitmap+0x1ec>
 8008ff2:	893b      	ldrh	r3, [r7, #8]
 8008ff4:	69ba      	ldr	r2, [r7, #24]
 8008ff6:	1ad3      	subs	r3, r2, r3
 8008ff8:	2b07      	cmp	r3, #7
 8008ffa:	d91d      	bls.n	8009038 <SSD1315_ShiftBitmap+0x1ec>
 8008ffc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ffe:	f003 0307 	and.w	r3, r3, #7
 8009002:	2b00      	cmp	r3, #0
 8009004:	d118      	bne.n	8009038 <SSD1315_ShiftBitmap+0x1ec>
        {
          PhysFrameBuffer[Xpos+ (Ypos/8)*SSD1315_LCD_PIXEL_WIDTH] = pbmp[XposBMP+((YposBMP/8)*original_width)];
 8009006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009008:	08db      	lsrs	r3, r3, #3
 800900a:	6a3a      	ldr	r2, [r7, #32]
 800900c:	fb03 f202 	mul.w	r2, r3, r2
 8009010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009012:	4413      	add	r3, r2
 8009014:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009016:	441a      	add	r2, r3
 8009018:	8979      	ldrh	r1, [r7, #10]
 800901a:	893b      	ldrh	r3, [r7, #8]
 800901c:	08db      	lsrs	r3, r3, #3
 800901e:	b29b      	uxth	r3, r3
 8009020:	01db      	lsls	r3, r3, #7
 8009022:	440b      	add	r3, r1
 8009024:	7811      	ldrb	r1, [r2, #0]
 8009026:	4a2b      	ldr	r2, [pc, #172]	@ (80090d4 <SSD1315_ShiftBitmap+0x288>)
 8009028:	54d1      	strb	r1, [r2, r3]
          Ypos+=7;
 800902a:	893b      	ldrh	r3, [r7, #8]
 800902c:	3307      	adds	r3, #7
 800902e:	813b      	strh	r3, [r7, #8]
          YposBMP+=7;
 8009030:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009032:	3307      	adds	r3, #7
 8009034:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009036:	e02d      	b.n	8009094 <SSD1315_ShiftBitmap+0x248>
        }
        else
        {
          /* Draw bitmap pixel per pixel */
          if( (pbmp[XposBMP+((YposBMP/8)*original_width)]&(1<<(YposBMP%8))) != 0)
 8009038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800903a:	08db      	lsrs	r3, r3, #3
 800903c:	6a3a      	ldr	r2, [r7, #32]
 800903e:	fb03 f202 	mul.w	r2, r3, r2
 8009042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009044:	4413      	add	r3, r2
 8009046:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009048:	4413      	add	r3, r2
 800904a:	781b      	ldrb	r3, [r3, #0]
 800904c:	461a      	mov	r2, r3
 800904e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009050:	f003 0307 	and.w	r3, r3, #7
 8009054:	fa42 f303 	asr.w	r3, r2, r3
 8009058:	f003 0301 	and.w	r3, r3, #1
 800905c:	2b00      	cmp	r3, #0
 800905e:	d00c      	beq.n	800907a <SSD1315_ShiftBitmap+0x22e>
          {
            if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_WHITE) != SSD1315_OK)
 8009060:	8979      	ldrh	r1, [r7, #10]
 8009062:	893a      	ldrh	r2, [r7, #8]
 8009064:	23ff      	movs	r3, #255	@ 0xff
 8009066:	68f8      	ldr	r0, [r7, #12]
 8009068:	f000 f8f8 	bl	800925c <SSD1315_SetPixel>
 800906c:	4603      	mov	r3, r0
 800906e:	2b00      	cmp	r3, #0
 8009070:	d010      	beq.n	8009094 <SSD1315_ShiftBitmap+0x248>
            {
              ret = SSD1315_ERROR;
 8009072:	f04f 33ff 	mov.w	r3, #4294967295
 8009076:	63fb      	str	r3, [r7, #60]	@ 0x3c
              break;
 8009078:	e016      	b.n	80090a8 <SSD1315_ShiftBitmap+0x25c>
            }
          }
          else
          {
            if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_BLACK) != SSD1315_OK)
 800907a:	8979      	ldrh	r1, [r7, #10]
 800907c:	893a      	ldrh	r2, [r7, #8]
 800907e:	2300      	movs	r3, #0
 8009080:	68f8      	ldr	r0, [r7, #12]
 8009082:	f000 f8eb 	bl	800925c <SSD1315_SetPixel>
 8009086:	4603      	mov	r3, r0
 8009088:	2b00      	cmp	r3, #0
 800908a:	d003      	beq.n	8009094 <SSD1315_ShiftBitmap+0x248>
            {
              ret = SSD1315_ERROR;
 800908c:	f04f 33ff 	mov.w	r3, #4294967295
 8009090:	63fb      	str	r3, [r7, #60]	@ 0x3c
              break;
 8009092:	e009      	b.n	80090a8 <SSD1315_ShiftBitmap+0x25c>
      for(Ypos = y0, YposBMP = original_YposBMP; Ypos < y; Ypos++, YposBMP++)
 8009094:	893b      	ldrh	r3, [r7, #8]
 8009096:	3301      	adds	r3, #1
 8009098:	813b      	strh	r3, [r7, #8]
 800909a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800909c:	3301      	adds	r3, #1
 800909e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80090a0:	893b      	ldrh	r3, [r7, #8]
 80090a2:	69ba      	ldr	r2, [r7, #24]
 80090a4:	429a      	cmp	r2, r3
 80090a6:	d89e      	bhi.n	8008fe6 <SSD1315_ShiftBitmap+0x19a>
    for(; Xpos < x; Xpos++, XposBMP++)
 80090a8:	897b      	ldrh	r3, [r7, #10]
 80090aa:	3301      	adds	r3, #1
 80090ac:	817b      	strh	r3, [r7, #10]
 80090ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090b0:	3301      	adds	r3, #1
 80090b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80090b4:	897b      	ldrh	r3, [r7, #10]
 80090b6:	69fa      	ldr	r2, [r7, #28]
 80090b8:	429a      	cmp	r2, r3
 80090ba:	d88f      	bhi.n	8008fdc <SSD1315_ShiftBitmap+0x190>
          }
        }
      }
    }
  }
  if(ret != SSD1315_OK)
 80090bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d002      	beq.n	80090c8 <SSD1315_ShiftBitmap+0x27c>
  {
    ret = SSD1315_ERROR;
 80090c2:	f04f 33ff 	mov.w	r3, #4294967295
 80090c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  return ret;
 80090c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80090ca:	4618      	mov	r0, r3
 80090cc:	3740      	adds	r7, #64	@ 0x40
 80090ce:	46bd      	mov	sp, r7
 80090d0:	bd80      	pop	{r7, pc}
 80090d2:	bf00      	nop
 80090d4:	20000e70 	.word	0x20000e70

080090d8 <SSD1315_FillRGBRect>:
  * @param  Width Rectangle width.
  * @param  Height Rectangle height.
  * @retval The component status.
  */
int32_t SSD1315_FillRGBRect(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b088      	sub	sp, #32
 80090dc:	af00      	add	r7, sp, #0
 80090de:	60f8      	str	r0, [r7, #12]
 80090e0:	60b9      	str	r1, [r7, #8]
 80090e2:	607a      	str	r2, [r7, #4]
 80090e4:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 80090e6:	2300      	movs	r3, #0
 80090e8:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t color, j;
  for(i = 0; i < Height; i++)
 80090ea:	2300      	movs	r3, #0
 80090ec:	61bb      	str	r3, [r7, #24]
 80090ee:	e032      	b.n	8009156 <SSD1315_FillRGBRect+0x7e>
  {
    for(j = 0; j < Width; j++)
 80090f0:	2300      	movs	r3, #0
 80090f2:	617b      	str	r3, [r7, #20]
 80090f4:	e028      	b.n	8009148 <SSD1315_FillRGBRect+0x70>
    {
      color = *pData | (*(pData + 1) << 8) | (*(pData + 2) << 16) | (*(pData + 3) << 24);
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	781b      	ldrb	r3, [r3, #0]
 80090fa:	461a      	mov	r2, r3
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	3301      	adds	r3, #1
 8009100:	781b      	ldrb	r3, [r3, #0]
 8009102:	021b      	lsls	r3, r3, #8
 8009104:	431a      	orrs	r2, r3
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	3302      	adds	r3, #2
 800910a:	781b      	ldrb	r3, [r3, #0]
 800910c:	041b      	lsls	r3, r3, #16
 800910e:	431a      	orrs	r2, r3
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	3303      	adds	r3, #3
 8009114:	781b      	ldrb	r3, [r3, #0]
 8009116:	061b      	lsls	r3, r3, #24
 8009118:	4313      	orrs	r3, r2
 800911a:	613b      	str	r3, [r7, #16]
      if(SSD1315_SetPixel (pObj, Xpos + j, Ypos + i, color)!= SSD1315_OK)
 800911c:	68ba      	ldr	r2, [r7, #8]
 800911e:	697b      	ldr	r3, [r7, #20]
 8009120:	18d1      	adds	r1, r2, r3
 8009122:	687a      	ldr	r2, [r7, #4]
 8009124:	69bb      	ldr	r3, [r7, #24]
 8009126:	441a      	add	r2, r3
 8009128:	693b      	ldr	r3, [r7, #16]
 800912a:	68f8      	ldr	r0, [r7, #12]
 800912c:	f000 f896 	bl	800925c <SSD1315_SetPixel>
 8009130:	4603      	mov	r3, r0
 8009132:	2b00      	cmp	r3, #0
 8009134:	d002      	beq.n	800913c <SSD1315_FillRGBRect+0x64>
      {
        ret = SSD1315_ERROR;
 8009136:	f04f 33ff 	mov.w	r3, #4294967295
 800913a:	61fb      	str	r3, [r7, #28]
      }
      pData += 4;
 800913c:	683b      	ldr	r3, [r7, #0]
 800913e:	3304      	adds	r3, #4
 8009140:	603b      	str	r3, [r7, #0]
    for(j = 0; j < Width; j++)
 8009142:	697b      	ldr	r3, [r7, #20]
 8009144:	3301      	adds	r3, #1
 8009146:	617b      	str	r3, [r7, #20]
 8009148:	697a      	ldr	r2, [r7, #20]
 800914a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800914c:	429a      	cmp	r2, r3
 800914e:	d3d2      	bcc.n	80090f6 <SSD1315_FillRGBRect+0x1e>
  for(i = 0; i < Height; i++)
 8009150:	69bb      	ldr	r3, [r7, #24]
 8009152:	3301      	adds	r3, #1
 8009154:	61bb      	str	r3, [r7, #24]
 8009156:	69ba      	ldr	r2, [r7, #24]
 8009158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800915a:	429a      	cmp	r2, r3
 800915c:	d3c8      	bcc.n	80090f0 <SSD1315_FillRGBRect+0x18>
    }
  }

  return ret;
 800915e:	69fb      	ldr	r3, [r7, #28]
}
 8009160:	4618      	mov	r0, r3
 8009162:	3720      	adds	r7, #32
 8009164:	46bd      	mov	sp, r7
 8009166:	bd80      	pop	{r7, pc}

08009168 <SSD1315_DrawHLine>:
  * @param  Length specifies the Line length.
  * @param  Color Specifies the RGB color.
  * @retval The component status.
  */
int32_t SSD1315_DrawHLine(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b086      	sub	sp, #24
 800916c:	af00      	add	r7, sp, #0
 800916e:	60f8      	str	r0, [r7, #12]
 8009170:	60b9      	str	r1, [r7, #8]
 8009172:	607a      	str	r2, [r7, #4]
 8009174:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8009176:	2300      	movs	r3, #0
 8009178:	617b      	str	r3, [r7, #20]
  uint32_t i = 0;
 800917a:	2300      	movs	r3, #0
 800917c:	613b      	str	r3, [r7, #16]

  /* Sent a complete horizontal line */
  for (i = Xpos; i < (Xpos+Length); i++)
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	613b      	str	r3, [r7, #16]
 8009182:	e008      	b.n	8009196 <SSD1315_DrawHLine+0x2e>
  {
    SSD1315_SetPixel(pObj,i, Ypos, Color);
 8009184:	6a3b      	ldr	r3, [r7, #32]
 8009186:	687a      	ldr	r2, [r7, #4]
 8009188:	6939      	ldr	r1, [r7, #16]
 800918a:	68f8      	ldr	r0, [r7, #12]
 800918c:	f000 f866 	bl	800925c <SSD1315_SetPixel>
  for (i = Xpos; i < (Xpos+Length); i++)
 8009190:	693b      	ldr	r3, [r7, #16]
 8009192:	3301      	adds	r3, #1
 8009194:	613b      	str	r3, [r7, #16]
 8009196:	68ba      	ldr	r2, [r7, #8]
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	4413      	add	r3, r2
 800919c:	693a      	ldr	r2, [r7, #16]
 800919e:	429a      	cmp	r2, r3
 80091a0:	d3f0      	bcc.n	8009184 <SSD1315_DrawHLine+0x1c>
  }
  if(ret != SSD1315_OK)
 80091a2:	697b      	ldr	r3, [r7, #20]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d002      	beq.n	80091ae <SSD1315_DrawHLine+0x46>
  {
    ret = SSD1315_ERROR;
 80091a8:	f04f 33ff 	mov.w	r3, #4294967295
 80091ac:	617b      	str	r3, [r7, #20]
  }
  return ret;
 80091ae:	697b      	ldr	r3, [r7, #20]
}
 80091b0:	4618      	mov	r0, r3
 80091b2:	3718      	adds	r7, #24
 80091b4:	46bd      	mov	sp, r7
 80091b6:	bd80      	pop	{r7, pc}

080091b8 <SSD1315_DrawVLine>:
  * @param  Length specifies the Line length.
  * @param  Color Specifies the RGB color.
  * @retval The component status.
  */
int32_t SSD1315_DrawVLine(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 80091b8:	b580      	push	{r7, lr}
 80091ba:	b086      	sub	sp, #24
 80091bc:	af00      	add	r7, sp, #0
 80091be:	60f8      	str	r0, [r7, #12]
 80091c0:	60b9      	str	r1, [r7, #8]
 80091c2:	607a      	str	r2, [r7, #4]
 80091c4:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 80091c6:	2300      	movs	r3, #0
 80091c8:	617b      	str	r3, [r7, #20]
  uint32_t i = 0;
 80091ca:	2300      	movs	r3, #0
 80091cc:	613b      	str	r3, [r7, #16]
  
  for (i = Ypos; i < (Ypos+Length); i++)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	613b      	str	r3, [r7, #16]
 80091d2:	e008      	b.n	80091e6 <SSD1315_DrawVLine+0x2e>
  {
    SSD1315_SetPixel(pObj,Xpos, i, Color);
 80091d4:	6a3b      	ldr	r3, [r7, #32]
 80091d6:	693a      	ldr	r2, [r7, #16]
 80091d8:	68b9      	ldr	r1, [r7, #8]
 80091da:	68f8      	ldr	r0, [r7, #12]
 80091dc:	f000 f83e 	bl	800925c <SSD1315_SetPixel>
  for (i = Ypos; i < (Ypos+Length); i++)
 80091e0:	693b      	ldr	r3, [r7, #16]
 80091e2:	3301      	adds	r3, #1
 80091e4:	613b      	str	r3, [r7, #16]
 80091e6:	687a      	ldr	r2, [r7, #4]
 80091e8:	683b      	ldr	r3, [r7, #0]
 80091ea:	4413      	add	r3, r2
 80091ec:	693a      	ldr	r2, [r7, #16]
 80091ee:	429a      	cmp	r2, r3
 80091f0:	d3f0      	bcc.n	80091d4 <SSD1315_DrawVLine+0x1c>
  }
  if(ret != SSD1315_OK)
 80091f2:	697b      	ldr	r3, [r7, #20]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d002      	beq.n	80091fe <SSD1315_DrawVLine+0x46>
  {
    ret = SSD1315_ERROR;
 80091f8:	f04f 33ff 	mov.w	r3, #4294967295
 80091fc:	617b      	str	r3, [r7, #20]
  }
  return ret;
 80091fe:	697b      	ldr	r3, [r7, #20]
}
 8009200:	4618      	mov	r0, r3
 8009202:	3718      	adds	r7, #24
 8009204:	46bd      	mov	sp, r7
 8009206:	bd80      	pop	{r7, pc}

08009208 <SSD1315_FillRect>:
  * @param  Height Rectangle height.
  * @param  Color Draw color.
  * @retval Component status.
  */
int32_t SSD1315_FillRect(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8009208:	b580      	push	{r7, lr}
 800920a:	b088      	sub	sp, #32
 800920c:	af02      	add	r7, sp, #8
 800920e:	60f8      	str	r0, [r7, #12]
 8009210:	60b9      	str	r1, [r7, #8]
 8009212:	607a      	str	r2, [r7, #4]
 8009214:	603b      	str	r3, [r7, #0]
  int32_t ret = SSD1315_OK;
 8009216:	2300      	movs	r3, #0
 8009218:	617b      	str	r3, [r7, #20]
  uint32_t i;

  for(i = 0U; i < Height; i++)
 800921a:	2300      	movs	r3, #0
 800921c:	613b      	str	r3, [r7, #16]
 800921e:	e013      	b.n	8009248 <SSD1315_FillRect+0x40>
  {
    if (SSD1315_DrawHLine(pObj, Xpos, (i + Ypos), Width, Color) != SSD1315_OK)
 8009220:	693a      	ldr	r2, [r7, #16]
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	441a      	add	r2, r3
 8009226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009228:	9300      	str	r3, [sp, #0]
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	68b9      	ldr	r1, [r7, #8]
 800922e:	68f8      	ldr	r0, [r7, #12]
 8009230:	f7ff ff9a 	bl	8009168 <SSD1315_DrawHLine>
 8009234:	4603      	mov	r3, r0
 8009236:	2b00      	cmp	r3, #0
 8009238:	d003      	beq.n	8009242 <SSD1315_FillRect+0x3a>
    {
      ret = SSD1315_ERROR;
 800923a:	f04f 33ff 	mov.w	r3, #4294967295
 800923e:	617b      	str	r3, [r7, #20]
      break;
 8009240:	e006      	b.n	8009250 <SSD1315_FillRect+0x48>
  for(i = 0U; i < Height; i++)
 8009242:	693b      	ldr	r3, [r7, #16]
 8009244:	3301      	adds	r3, #1
 8009246:	613b      	str	r3, [r7, #16]
 8009248:	693a      	ldr	r2, [r7, #16]
 800924a:	6a3b      	ldr	r3, [r7, #32]
 800924c:	429a      	cmp	r2, r3
 800924e:	d3e7      	bcc.n	8009220 <SSD1315_FillRect+0x18>
    }
  }

  return ret;
 8009250:	697b      	ldr	r3, [r7, #20]
}
 8009252:	4618      	mov	r0, r3
 8009254:	3718      	adds	r7, #24
 8009256:	46bd      	mov	sp, r7
 8009258:	bd80      	pop	{r7, pc}
	...

0800925c <SSD1315_SetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color.
  * @retval The component status.
  */
int32_t SSD1315_SetPixel(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 800925c:	b480      	push	{r7}
 800925e:	b087      	sub	sp, #28
 8009260:	af00      	add	r7, sp, #0
 8009262:	60f8      	str	r0, [r7, #12]
 8009264:	60b9      	str	r1, [r7, #8]
 8009266:	607a      	str	r2, [r7, #4]
 8009268:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 800926a:	2300      	movs	r3, #0
 800926c:	617b      	str	r3, [r7, #20]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  /* Set color */
  if (Color == SSD1315_COLOR_WHITE)
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	2bff      	cmp	r3, #255	@ 0xff
 8009272:	d117      	bne.n	80092a4 <SSD1315_SetPixel+0x48>
  {
    PhysFrameBuffer[Xpos + (Ypos / 8) * SSD1315_LCD_PIXEL_WIDTH] |= 1 << (Ypos % 8);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	08db      	lsrs	r3, r3, #3
 8009278:	01d9      	lsls	r1, r3, #7
 800927a:	68ba      	ldr	r2, [r7, #8]
 800927c:	440a      	add	r2, r1
 800927e:	491c      	ldr	r1, [pc, #112]	@ (80092f0 <SSD1315_SetPixel+0x94>)
 8009280:	5c8a      	ldrb	r2, [r1, r2]
 8009282:	b251      	sxtb	r1, r2
 8009284:	687a      	ldr	r2, [r7, #4]
 8009286:	f002 0207 	and.w	r2, r2, #7
 800928a:	2001      	movs	r0, #1
 800928c:	fa00 f202 	lsl.w	r2, r0, r2
 8009290:	b252      	sxtb	r2, r2
 8009292:	430a      	orrs	r2, r1
 8009294:	b251      	sxtb	r1, r2
 8009296:	01da      	lsls	r2, r3, #7
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	4413      	add	r3, r2
 800929c:	b2c9      	uxtb	r1, r1
 800929e:	4a14      	ldr	r2, [pc, #80]	@ (80092f0 <SSD1315_SetPixel+0x94>)
 80092a0:	54d1      	strb	r1, [r2, r3]
 80092a2:	e018      	b.n	80092d6 <SSD1315_SetPixel+0x7a>
  }
  else
  {
    PhysFrameBuffer[Xpos + (Ypos / 8) * SSD1315_LCD_PIXEL_WIDTH] &= ~(1 << (Ypos % 8));
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	08db      	lsrs	r3, r3, #3
 80092a8:	01d9      	lsls	r1, r3, #7
 80092aa:	68ba      	ldr	r2, [r7, #8]
 80092ac:	440a      	add	r2, r1
 80092ae:	4910      	ldr	r1, [pc, #64]	@ (80092f0 <SSD1315_SetPixel+0x94>)
 80092b0:	5c8a      	ldrb	r2, [r1, r2]
 80092b2:	b251      	sxtb	r1, r2
 80092b4:	687a      	ldr	r2, [r7, #4]
 80092b6:	f002 0207 	and.w	r2, r2, #7
 80092ba:	2001      	movs	r0, #1
 80092bc:	fa00 f202 	lsl.w	r2, r0, r2
 80092c0:	b252      	sxtb	r2, r2
 80092c2:	43d2      	mvns	r2, r2
 80092c4:	b252      	sxtb	r2, r2
 80092c6:	400a      	ands	r2, r1
 80092c8:	b251      	sxtb	r1, r2
 80092ca:	01da      	lsls	r2, r3, #7
 80092cc:	68bb      	ldr	r3, [r7, #8]
 80092ce:	4413      	add	r3, r2
 80092d0:	b2c9      	uxtb	r1, r1
 80092d2:	4a07      	ldr	r2, [pc, #28]	@ (80092f0 <SSD1315_SetPixel+0x94>)
 80092d4:	54d1      	strb	r1, [r2, r3]
  }
  if(ret != SSD1315_OK)
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d002      	beq.n	80092e2 <SSD1315_SetPixel+0x86>
  {
    ret = SSD1315_ERROR;
 80092dc:	f04f 33ff 	mov.w	r3, #4294967295
 80092e0:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80092e2:	697b      	ldr	r3, [r7, #20]
}
 80092e4:	4618      	mov	r0, r3
 80092e6:	371c      	adds	r7, #28
 80092e8:	46bd      	mov	sp, r7
 80092ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ee:	4770      	bx	lr
 80092f0:	20000e70 	.word	0x20000e70

080092f4 <SSD1315_GetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the LCD pixel color.
  * @retval The component status.
  */
int32_t SSD1315_GetPixel(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 80092f4:	b480      	push	{r7}
 80092f6:	b087      	sub	sp, #28
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	60f8      	str	r0, [r7, #12]
 80092fc:	60b9      	str	r1, [r7, #8]
 80092fe:	607a      	str	r2, [r7, #4]
 8009300:	603b      	str	r3, [r7, #0]
   int32_t  ret = SSD1315_OK;
 8009302:	2300      	movs	r3, #0
 8009304:	617b      	str	r3, [r7, #20]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  if ((Xpos >= SSD1315_LCD_PIXEL_WIDTH) || (Ypos >= SSD1315_LCD_PIXEL_HEIGHT)) 
 8009306:	68bb      	ldr	r3, [r7, #8]
 8009308:	2b7f      	cmp	r3, #127	@ 0x7f
 800930a:	d802      	bhi.n	8009312 <SSD1315_GetPixel+0x1e>
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2b3f      	cmp	r3, #63	@ 0x3f
 8009310:	d903      	bls.n	800931a <SSD1315_GetPixel+0x26>
  {
    *Color = 0;
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	2200      	movs	r2, #0
 8009316:	601a      	str	r2, [r3, #0]
 8009318:	e01c      	b.n	8009354 <SSD1315_GetPixel+0x60>
  }
  else
  {
    *Color = PhysFrameBuffer[Xpos+ (Ypos/8)*SSD1315_LCD_PIXEL_WIDTH] & (1 << Ypos%8);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	08db      	lsrs	r3, r3, #3
 800931e:	01da      	lsls	r2, r3, #7
 8009320:	68bb      	ldr	r3, [r7, #8]
 8009322:	4413      	add	r3, r2
 8009324:	4a0f      	ldr	r2, [pc, #60]	@ (8009364 <SSD1315_GetPixel+0x70>)
 8009326:	5cd3      	ldrb	r3, [r2, r3]
 8009328:	4619      	mov	r1, r3
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	f003 0307 	and.w	r3, r3, #7
 8009330:	2201      	movs	r2, #1
 8009332:	fa02 f303 	lsl.w	r3, r2, r3
 8009336:	400b      	ands	r3, r1
 8009338:	461a      	mov	r2, r3
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	601a      	str	r2, [r3, #0]
    if (*Color != 0)
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d003      	beq.n	800934e <SSD1315_GetPixel+0x5a>
    {
      *Color = 1;
 8009346:	683b      	ldr	r3, [r7, #0]
 8009348:	2201      	movs	r2, #1
 800934a:	601a      	str	r2, [r3, #0]
 800934c:	e002      	b.n	8009354 <SSD1315_GetPixel+0x60>
    }
    else
    {
      *Color = 0;
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	2200      	movs	r2, #0
 8009352:	601a      	str	r2, [r3, #0]
    }
  }
  
  return ret;
 8009354:	697b      	ldr	r3, [r7, #20]
}
 8009356:	4618      	mov	r0, r3
 8009358:	371c      	adds	r7, #28
 800935a:	46bd      	mov	sp, r7
 800935c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009360:	4770      	bx	lr
 8009362:	bf00      	nop
 8009364:	20000e70 	.word	0x20000e70

08009368 <SSD1315_GetXSize>:
  * @param  pObj Component object.
  * @param  The Lcd Pixel Width.
  * @retval The component status.
  */
int32_t SSD1315_GetXSize(SSD1315_Object_t *pObj, uint32_t *XSize)
{
 8009368:	b480      	push	{r7}
 800936a:	b085      	sub	sp, #20
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
 8009370:	6039      	str	r1, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8009372:	2300      	movs	r3, #0
 8009374:	60fb      	str	r3, [r7, #12]

  if (pObj->Orientation == SSD1315_ORIENTATION_LANDSCAPE)
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800937a:	2b00      	cmp	r3, #0
 800937c:	d103      	bne.n	8009386 <SSD1315_GetXSize+0x1e>
  {
    *XSize = 128;
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	2280      	movs	r2, #128	@ 0x80
 8009382:	601a      	str	r2, [r3, #0]
 8009384:	e002      	b.n	800938c <SSD1315_GetXSize+0x24>
  }
  else
  {
    ret = SSD1315_ERROR;
 8009386:	f04f 33ff 	mov.w	r3, #4294967295
 800938a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800938c:	68fb      	ldr	r3, [r7, #12]
}
 800938e:	4618      	mov	r0, r3
 8009390:	3714      	adds	r7, #20
 8009392:	46bd      	mov	sp, r7
 8009394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009398:	4770      	bx	lr

0800939a <SSD1315_GetYSize>:
  * @param  pObj Component object.
  * @param  The Lcd Pixel Height.
  * @retval The component status.
  */
int32_t SSD1315_GetYSize(SSD1315_Object_t *pObj, uint32_t *YSize)
{
 800939a:	b480      	push	{r7}
 800939c:	b085      	sub	sp, #20
 800939e:	af00      	add	r7, sp, #0
 80093a0:	6078      	str	r0, [r7, #4]
 80093a2:	6039      	str	r1, [r7, #0]
  int32_t  ret = SSD1315_OK;
 80093a4:	2300      	movs	r3, #0
 80093a6:	60fb      	str	r3, [r7, #12]

  if (pObj->Orientation == SSD1315_ORIENTATION_LANDSCAPE)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d103      	bne.n	80093b8 <SSD1315_GetYSize+0x1e>
  {
    *YSize = 64;
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	2240      	movs	r2, #64	@ 0x40
 80093b4:	601a      	str	r2, [r3, #0]
 80093b6:	e002      	b.n	80093be <SSD1315_GetYSize+0x24>
  }
  else
  {
    ret = SSD1315_ERROR;
 80093b8:	f04f 33ff 	mov.w	r3, #4294967295
 80093bc:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80093be:	68fb      	ldr	r3, [r7, #12]
}
 80093c0:	4618      	mov	r0, r3
 80093c2:	3714      	adds	r7, #20
 80093c4:	46bd      	mov	sp, r7
 80093c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ca:	4770      	bx	lr

080093cc <SSD1315_SetPage>:
  * @param  pObj Component object.
  * @param  Page specifies the Page position (0-7).
  * @retval The component status.
  */
int32_t SSD1315_SetPage(SSD1315_Object_t *pObj, uint16_t Page)
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b084      	sub	sp, #16
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
 80093d4:	460b      	mov	r3, r1
 80093d6:	807b      	strh	r3, [r7, #2]
  int32_t ret = SSD1315_OK;
 80093d8:	2300      	movs	r3, #0
 80093da:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  /* Set Page position  */
  data = (SSD1315_SET_PAGE_START_ADRESS | Page);
 80093dc:	887b      	ldrh	r3, [r7, #2]
 80093de:	b2db      	uxtb	r3, r3
 80093e0:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 80093e4:	b2db      	uxtb	r3, r3
 80093e6:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f103 0014 	add.w	r0, r3, #20
 80093ee:	f107 020b 	add.w	r2, r7, #11
 80093f2:	2301      	movs	r3, #1
 80093f4:	2101      	movs	r1, #1
 80093f6:	f000 f97b 	bl	80096f0 <ssd1315_write_reg>
 80093fa:	4602      	mov	r2, r0
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	4413      	add	r3, r2
 8009400:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d002      	beq.n	800940e <SSD1315_SetPage+0x42>
  {
    ret = SSD1315_ERROR;
 8009408:	f04f 33ff 	mov.w	r3, #4294967295
 800940c:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800940e:	68fb      	ldr	r3, [r7, #12]
}
 8009410:	4618      	mov	r0, r3
 8009412:	3710      	adds	r7, #16
 8009414:	46bd      	mov	sp, r7
 8009416:	bd80      	pop	{r7, pc}

08009418 <SSD1315_SetColumn>:
  * @param  pObj Component object.
  * @param  Column specifies the Column position (0-127).
  * @retval The component status.
  */
int32_t SSD1315_SetColumn(SSD1315_Object_t *pObj, uint16_t Column)
{
 8009418:	b580      	push	{r7, lr}
 800941a:	b084      	sub	sp, #16
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]
 8009420:	460b      	mov	r3, r1
 8009422:	807b      	strh	r3, [r7, #2]
  int32_t ret = SSD1315_OK;
 8009424:	2300      	movs	r3, #0
 8009426:	60fb      	str	r3, [r7, #12]
  uint8_t data;
  /* Set Column position  */

  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 8009428:	2300      	movs	r3, #0
 800942a:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	f103 0014 	add.w	r0, r3, #20
 8009432:	f107 020b 	add.w	r2, r7, #11
 8009436:	2301      	movs	r3, #1
 8009438:	2101      	movs	r1, #1
 800943a:	f000 f959 	bl	80096f0 <ssd1315_write_reg>
 800943e:	4602      	mov	r2, r0
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	4413      	add	r3, r2
 8009444:	60fb      	str	r3, [r7, #12]
  data = (SSD1315_LOWER_COLUMN_START_ADRESS | Column);
 8009446:	887b      	ldrh	r3, [r7, #2]
 8009448:	b2db      	uxtb	r3, r3
 800944a:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	f103 0014 	add.w	r0, r3, #20
 8009452:	f107 020b 	add.w	r2, r7, #11
 8009456:	2301      	movs	r3, #1
 8009458:	2101      	movs	r1, #1
 800945a:	f000 f949 	bl	80096f0 <ssd1315_write_reg>
 800945e:	4602      	mov	r2, r0
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	4413      	add	r3, r2
 8009464:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_START_LINE_32;
 8009466:	231f      	movs	r3, #31
 8009468:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	f103 0014 	add.w	r0, r3, #20
 8009470:	f107 020b 	add.w	r2, r7, #11
 8009474:	2301      	movs	r3, #1
 8009476:	2101      	movs	r1, #1
 8009478:	f000 f93a 	bl	80096f0 <ssd1315_write_reg>
 800947c:	4602      	mov	r2, r0
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	4413      	add	r3, r2
 8009482:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d002      	beq.n	8009490 <SSD1315_SetColumn+0x78>
  {
    ret = SSD1315_ERROR;
 800948a:	f04f 33ff 	mov.w	r3, #4294967295
 800948e:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8009490:	68fb      	ldr	r3, [r7, #12]
}
 8009492:	4618      	mov	r0, r3
 8009494:	3710      	adds	r7, #16
 8009496:	46bd      	mov	sp, r7
 8009498:	bd80      	pop	{r7, pc}

0800949a <SSD1315_ScrollingSetup>:
            @arg  0..7
  * @param  Frequency SSD1315_SCROLL_FREQ_2FRAMES to SSD1315_SCROLL_FREQ_256FRAMES
  * @retval The component status.
  */
int32_t SSD1315_ScrollingSetup(SSD1315_Object_t *pObj, uint16_t ScrollMode, uint16_t StartPage, uint16_t EndPage, uint16_t Frequency)
{
 800949a:	b580      	push	{r7, lr}
 800949c:	b086      	sub	sp, #24
 800949e:	af00      	add	r7, sp, #0
 80094a0:	60f8      	str	r0, [r7, #12]
 80094a2:	4608      	mov	r0, r1
 80094a4:	4611      	mov	r1, r2
 80094a6:	461a      	mov	r2, r3
 80094a8:	4603      	mov	r3, r0
 80094aa:	817b      	strh	r3, [r7, #10]
 80094ac:	460b      	mov	r3, r1
 80094ae:	813b      	strh	r3, [r7, #8]
 80094b0:	4613      	mov	r3, r2
 80094b2:	80fb      	strh	r3, [r7, #6]
  int32_t ret = SSD1315_OK;
 80094b4:	2300      	movs	r3, #0
 80094b6:	617b      	str	r3, [r7, #20]
  uint8_t data;

  /* Scrolling setup sequence */
  data = ScrollMode;                                     /* Right/Left Horizontal Scroll */
 80094b8:	897b      	ldrh	r3, [r7, #10]
 80094ba:	b2db      	uxtb	r3, r3
 80094bc:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	f103 0014 	add.w	r0, r3, #20
 80094c4:	f107 0213 	add.w	r2, r7, #19
 80094c8:	2301      	movs	r3, #1
 80094ca:	2101      	movs	r1, #1
 80094cc:	f000 f910 	bl	80096f0 <ssd1315_write_reg>
 80094d0:	4602      	mov	r2, r0
 80094d2:	697b      	ldr	r3, [r7, #20]
 80094d4:	4413      	add	r3, r2
 80094d6:	617b      	str	r3, [r7, #20]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 80094d8:	2300      	movs	r3, #0
 80094da:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	f103 0014 	add.w	r0, r3, #20
 80094e2:	f107 0213 	add.w	r2, r7, #19
 80094e6:	2301      	movs	r3, #1
 80094e8:	2101      	movs	r1, #1
 80094ea:	f000 f901 	bl	80096f0 <ssd1315_write_reg>
 80094ee:	4602      	mov	r2, r0
 80094f0:	697b      	ldr	r3, [r7, #20]
 80094f2:	4413      	add	r3, r2
 80094f4:	617b      	str	r3, [r7, #20]
  data = StartPage;                                      /* start page address*/
 80094f6:	893b      	ldrh	r3, [r7, #8]
 80094f8:	b2db      	uxtb	r3, r3
 80094fa:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	f103 0014 	add.w	r0, r3, #20
 8009502:	f107 0213 	add.w	r2, r7, #19
 8009506:	2301      	movs	r3, #1
 8009508:	2101      	movs	r1, #1
 800950a:	f000 f8f1 	bl	80096f0 <ssd1315_write_reg>
 800950e:	4602      	mov	r2, r0
 8009510:	697b      	ldr	r3, [r7, #20]
 8009512:	4413      	add	r3, r2
 8009514:	617b      	str	r3, [r7, #20]
  data = Frequency;                                      /* Frequency*/
 8009516:	8c3b      	ldrh	r3, [r7, #32]
 8009518:	b2db      	uxtb	r3, r3
 800951a:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	f103 0014 	add.w	r0, r3, #20
 8009522:	f107 0213 	add.w	r2, r7, #19
 8009526:	2301      	movs	r3, #1
 8009528:	2101      	movs	r1, #1
 800952a:	f000 f8e1 	bl	80096f0 <ssd1315_write_reg>
 800952e:	4602      	mov	r2, r0
 8009530:	697b      	ldr	r3, [r7, #20]
 8009532:	4413      	add	r3, r2
 8009534:	617b      	str	r3, [r7, #20]
  data = EndPage;                                        /* End page address*/
 8009536:	88fb      	ldrh	r3, [r7, #6]
 8009538:	b2db      	uxtb	r3, r3
 800953a:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	f103 0014 	add.w	r0, r3, #20
 8009542:	f107 0213 	add.w	r2, r7, #19
 8009546:	2301      	movs	r3, #1
 8009548:	2101      	movs	r1, #1
 800954a:	f000 f8d1 	bl	80096f0 <ssd1315_write_reg>
 800954e:	4602      	mov	r2, r0
 8009550:	697b      	ldr	r3, [r7, #20]
 8009552:	4413      	add	r3, r2
 8009554:	617b      	str	r3, [r7, #20]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;           
 8009556:	2300      	movs	r3, #0
 8009558:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	f103 0014 	add.w	r0, r3, #20
 8009560:	f107 0213 	add.w	r2, r7, #19
 8009564:	2301      	movs	r3, #1
 8009566:	2101      	movs	r1, #1
 8009568:	f000 f8c2 	bl	80096f0 <ssd1315_write_reg>
 800956c:	4602      	mov	r2, r0
 800956e:	697b      	ldr	r3, [r7, #20]
 8009570:	4413      	add	r3, r2
 8009572:	617b      	str	r3, [r7, #20]
  data = SSD1315_CONTRAST_CONTROL_2;
 8009574:	23ff      	movs	r3, #255	@ 0xff
 8009576:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	f103 0014 	add.w	r0, r3, #20
 800957e:	f107 0213 	add.w	r2, r7, #19
 8009582:	2301      	movs	r3, #1
 8009584:	2101      	movs	r1, #1
 8009586:	f000 f8b3 	bl	80096f0 <ssd1315_write_reg>
 800958a:	4602      	mov	r2, r0
 800958c:	697b      	ldr	r3, [r7, #20]
 800958e:	4413      	add	r3, r2
 8009590:	617b      	str	r3, [r7, #20]

  if (ret != SSD1315_OK)
 8009592:	697b      	ldr	r3, [r7, #20]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d002      	beq.n	800959e <SSD1315_ScrollingSetup+0x104>
  {
    ret = SSD1315_ERROR;
 8009598:	f04f 33ff 	mov.w	r3, #4294967295
 800959c:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800959e:	697b      	ldr	r3, [r7, #20]
}
 80095a0:	4618      	mov	r0, r3
 80095a2:	3718      	adds	r7, #24
 80095a4:	46bd      	mov	sp, r7
 80095a6:	bd80      	pop	{r7, pc}

080095a8 <SSD1315_ScrollingStart>:
  * @brief  Start Display Scrolling.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_ScrollingStart(SSD1315_Object_t *pObj)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b084      	sub	sp, #16
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 80095b0:	2300      	movs	r3, #0
 80095b2:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  /* Start scrolling sequence */
  data = SSD1315_ACTIVATE_SCROLL;
 80095b4:	232f      	movs	r3, #47	@ 0x2f
 80095b6:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f103 0014 	add.w	r0, r3, #20
 80095be:	f107 020b 	add.w	r2, r7, #11
 80095c2:	2301      	movs	r3, #1
 80095c4:	2101      	movs	r1, #1
 80095c6:	f000 f893 	bl	80096f0 <ssd1315_write_reg>
 80095ca:	4602      	mov	r2, r0
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	4413      	add	r3, r2
 80095d0:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d002      	beq.n	80095de <SSD1315_ScrollingStart+0x36>
  {
    ret = SSD1315_ERROR;
 80095d8:	f04f 33ff 	mov.w	r3, #4294967295
 80095dc:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 80095de:	68fb      	ldr	r3, [r7, #12]
}
 80095e0:	4618      	mov	r0, r3
 80095e2:	3710      	adds	r7, #16
 80095e4:	46bd      	mov	sp, r7
 80095e6:	bd80      	pop	{r7, pc}

080095e8 <SSD1315_ScrollingStop>:
  * @brief  Stop Display Scrolling.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_ScrollingStop(SSD1315_Object_t *pObj)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b084      	sub	sp, #16
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 80095f0:	2300      	movs	r3, #0
 80095f2:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  /* Stop scrolling  sequence */
  data = SSD1315_DESACTIVATE_SCROLL;
 80095f4:	232e      	movs	r3, #46	@ 0x2e
 80095f6:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f103 0014 	add.w	r0, r3, #20
 80095fe:	f107 020b 	add.w	r2, r7, #11
 8009602:	2301      	movs	r3, #1
 8009604:	2101      	movs	r1, #1
 8009606:	f000 f873 	bl	80096f0 <ssd1315_write_reg>
 800960a:	4602      	mov	r2, r0
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	4413      	add	r3, r2
 8009610:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d002      	beq.n	800961e <SSD1315_ScrollingStop+0x36>
  {
    ret = SSD1315_ERROR;
 8009618:	f04f 33ff 	mov.w	r3, #4294967295
 800961c:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800961e:	68fb      	ldr	r3, [r7, #12]
}
 8009620:	4618      	mov	r0, r3
 8009622:	3710      	adds	r7, #16
 8009624:	46bd      	mov	sp, r7
 8009626:	bd80      	pop	{r7, pc}

08009628 <SSD1315_ReadRegWrap>:
  * @param  pData The target register value to be red.
  * @param  Length Buffer size to be red.
  * @retval error status.
  */
static int32_t SSD1315_ReadRegWrap(void *handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b086      	sub	sp, #24
 800962c:	af00      	add	r7, sp, #0
 800962e:	60f8      	str	r0, [r7, #12]
 8009630:	607a      	str	r2, [r7, #4]
 8009632:	461a      	mov	r2, r3
 8009634:	460b      	mov	r3, r1
 8009636:	817b      	strh	r3, [r7, #10]
 8009638:	4613      	mov	r3, r2
 800963a:	813b      	strh	r3, [r7, #8]
  SSD1315_Object_t *pObj = (SSD1315_Object_t *)handle;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(Reg, pData, Length);
 8009640:	697b      	ldr	r3, [r7, #20]
 8009642:	68db      	ldr	r3, [r3, #12]
 8009644:	893a      	ldrh	r2, [r7, #8]
 8009646:	8978      	ldrh	r0, [r7, #10]
 8009648:	6879      	ldr	r1, [r7, #4]
 800964a:	4798      	blx	r3
 800964c:	4603      	mov	r3, r0
}
 800964e:	4618      	mov	r0, r3
 8009650:	3718      	adds	r7, #24
 8009652:	46bd      	mov	sp, r7
 8009654:	bd80      	pop	{r7, pc}

08009656 <SSD1315_WriteRegWrap>:
  * @param  pData The target register value to be written.
  * @param  Length Buffer size to be written.
  * @retval error status.
  */
static int32_t SSD1315_WriteRegWrap(void *handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 8009656:	b580      	push	{r7, lr}
 8009658:	b086      	sub	sp, #24
 800965a:	af00      	add	r7, sp, #0
 800965c:	60f8      	str	r0, [r7, #12]
 800965e:	607a      	str	r2, [r7, #4]
 8009660:	461a      	mov	r2, r3
 8009662:	460b      	mov	r3, r1
 8009664:	817b      	strh	r3, [r7, #10]
 8009666:	4613      	mov	r3, r2
 8009668:	813b      	strh	r3, [r7, #8]
  SSD1315_Object_t *pObj = (SSD1315_Object_t *)handle;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(Reg, pData, Length);
 800966e:	697b      	ldr	r3, [r7, #20]
 8009670:	689b      	ldr	r3, [r3, #8]
 8009672:	893a      	ldrh	r2, [r7, #8]
 8009674:	8978      	ldrh	r0, [r7, #10]
 8009676:	6879      	ldr	r1, [r7, #4]
 8009678:	4798      	blx	r3
 800967a:	4603      	mov	r3, r0
}
 800967c:	4618      	mov	r0, r3
 800967e:	3718      	adds	r7, #24
 8009680:	46bd      	mov	sp, r7
 8009682:	bd80      	pop	{r7, pc}

08009684 <ssd1315_Clear>:
  * @brief  Clear Display screen.
  * @param  ColorCode the color use to clear the screen (SSD1315_COLOR_WHITE or SSD1315_COLOR_BLACK).
  * @retval None
  */
static void ssd1315_Clear(uint16_t ColorCode)
{
 8009684:	b580      	push	{r7, lr}
 8009686:	b082      	sub	sp, #8
 8009688:	af00      	add	r7, sp, #0
 800968a:	4603      	mov	r3, r0
 800968c:	80fb      	strh	r3, [r7, #6]
  /* Check color */
  if (ColorCode == SSD1315_COLOR_WHITE) 
 800968e:	88fb      	ldrh	r3, [r7, #6]
 8009690:	2bff      	cmp	r3, #255	@ 0xff
 8009692:	d106      	bne.n	80096a2 <ssd1315_Clear+0x1e>
  {
    memset(PhysFrameBuffer, SSD1315_COLOR_WHITE, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 8009694:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009698:	21ff      	movs	r1, #255	@ 0xff
 800969a:	4807      	ldr	r0, [pc, #28]	@ (80096b8 <ssd1315_Clear+0x34>)
 800969c:	f00a fd2a 	bl	80140f4 <memset>
  }
  else
  {
    memset(PhysFrameBuffer, SSD1315_COLOR_BLACK, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
  }
}
 80096a0:	e005      	b.n	80096ae <ssd1315_Clear+0x2a>
    memset(PhysFrameBuffer, SSD1315_COLOR_BLACK, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 80096a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80096a6:	2100      	movs	r1, #0
 80096a8:	4803      	ldr	r0, [pc, #12]	@ (80096b8 <ssd1315_Clear+0x34>)
 80096aa:	f00a fd23 	bl	80140f4 <memset>
}
 80096ae:	bf00      	nop
 80096b0:	3708      	adds	r7, #8
 80096b2:	46bd      	mov	sp, r7
 80096b4:	bd80      	pop	{r7, pc}
 80096b6:	bf00      	nop
 80096b8:	20000e70 	.word	0x20000e70

080096bc <SSD1315_IO_Delay>:
  * @brief  SSD1315 delay.
  * @param  Delay Delay in ms.
  * @retval Component error status.
  */
static int32_t SSD1315_IO_Delay(SSD1315_Object_t *pObj, uint32_t Delay)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b084      	sub	sp, #16
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
 80096c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	691b      	ldr	r3, [r3, #16]
 80096ca:	4798      	blx	r3
 80096cc:	4603      	mov	r3, r0
 80096ce:	60fb      	str	r3, [r7, #12]
  while((pObj->IO.GetTick() - tickstart) < Delay)
 80096d0:	bf00      	nop
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	691b      	ldr	r3, [r3, #16]
 80096d6:	4798      	blx	r3
 80096d8:	4603      	mov	r3, r0
 80096da:	461a      	mov	r2, r3
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	1ad3      	subs	r3, r2, r3
 80096e0:	683a      	ldr	r2, [r7, #0]
 80096e2:	429a      	cmp	r2, r3
 80096e4:	d8f5      	bhi.n	80096d2 <SSD1315_IO_Delay+0x16>
  {
  }
  return SSD1315_OK;
 80096e6:	2300      	movs	r3, #0
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	3710      	adds	r7, #16
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bd80      	pop	{r7, pc}

080096f0 <ssd1315_write_reg>:
  * @param  uint8_t reg: register to write
  * @param  uint8_t* data: pointer to data to write in register reg
  *
*/
int32_t ssd1315_write_reg(ssd1315_ctx_t *ctx, uint16_t reg, uint8_t *data, uint16_t length)
{
 80096f0:	b590      	push	{r4, r7, lr}
 80096f2:	b085      	sub	sp, #20
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	60f8      	str	r0, [r7, #12]
 80096f8:	607a      	str	r2, [r7, #4]
 80096fa:	461a      	mov	r2, r3
 80096fc:	460b      	mov	r3, r1
 80096fe:	817b      	strh	r3, [r7, #10]
 8009700:	4613      	mov	r3, r2
 8009702:	813b      	strh	r3, [r7, #8]
  return ctx->WriteReg(ctx->handle, reg, data, length);
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	681c      	ldr	r4, [r3, #0]
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	6898      	ldr	r0, [r3, #8]
 800970c:	893b      	ldrh	r3, [r7, #8]
 800970e:	8979      	ldrh	r1, [r7, #10]
 8009710:	687a      	ldr	r2, [r7, #4]
 8009712:	47a0      	blx	r4
 8009714:	4603      	mov	r3, r0
}
 8009716:	4618      	mov	r0, r3
 8009718:	3714      	adds	r7, #20
 800971a:	46bd      	mov	sp, r7
 800971c:	bd90      	pop	{r4, r7, pc}

0800971e <LL_AHB2_GRP1_EnableClock>:
{
 800971e:	b480      	push	{r7}
 8009720:	b085      	sub	sp, #20
 8009722:	af00      	add	r7, sp, #0
 8009724:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8009726:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800972a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800972c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	4313      	orrs	r3, r2
 8009734:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8009736:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800973a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	4013      	ands	r3, r2
 8009740:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009742:	68fb      	ldr	r3, [r7, #12]
}
 8009744:	bf00      	nop
 8009746:	3714      	adds	r7, #20
 8009748:	46bd      	mov	sp, r7
 800974a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974e:	4770      	bx	lr

08009750 <BSP_PWM_LED_IRQHandler>:
/**
  * @brief  BSP PWM LED interrupt handler.
  * @retval None
  */
void BSP_PWM_LED_IRQHandler(void)
{
 8009750:	b480      	push	{r7}
 8009752:	af00      	add	r7, sp, #0
  __HAL_TIM_CLEAR_FLAG(&PwmLed_TimerHandle, TIM_IT_UPDATE);
 8009754:	4b07      	ldr	r3, [pc, #28]	@ (8009774 <BSP_PWM_LED_IRQHandler+0x24>)
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	f06f 0201 	mvn.w	r2, #1
 800975c:	611a      	str	r2, [r3, #16]
  CycleCount++;
 800975e:	4b06      	ldr	r3, [pc, #24]	@ (8009778 <BSP_PWM_LED_IRQHandler+0x28>)
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	3301      	adds	r3, #1
 8009764:	4a04      	ldr	r2, [pc, #16]	@ (8009778 <BSP_PWM_LED_IRQHandler+0x28>)
 8009766:	6013      	str	r3, [r2, #0]
}
 8009768:	bf00      	nop
 800976a:	46bd      	mov	sp, r7
 800976c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009770:	4770      	bx	lr
 8009772:	bf00      	nop
 8009774:	20001280 	.word	0x20001280
 8009778:	200012cc 	.word	0x200012cc

0800977c <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability
  * @retval BSP error code
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b088      	sub	sp, #32
 8009780:	af00      	add	r7, sp, #0
 8009782:	4603      	mov	r3, r0
 8009784:	460a      	mov	r2, r1
 8009786:	71fb      	strb	r3, [r7, #7]
 8009788:	4613      	mov	r3, r2
 800978a:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 800978c:	f107 030c 	add.w	r3, r7, #12
 8009790:	2200      	movs	r2, #0
 8009792:	601a      	str	r2, [r3, #0]
 8009794:	605a      	str	r2, [r3, #4]
 8009796:	609a      	str	r2, [r3, #8]
 8009798:	60da      	str	r2, [r3, #12]
 800979a:	611a      	str	r2, [r3, #16]
  static BSP_EXTI_LineCallback button_callback[BUTTONn] = {BUTTON_USER1_EXTI_Callback, BUTTON_USER2_EXTI_Callback};
  static uint32_t button_interrupt_priority[BUTTONn] = {BSP_BUTTON_USERx_IT_PRIORITY, BSP_BUTTON_USERx_IT_PRIORITY};
  static const uint32_t button_exti_line[BUTTONn] = {BUTTON_USER1_EXTI_LINE, BUTTON_USER2_EXTI_LINE};

  /* Enable the BUTTON Clock */
  BUTTON_USERx_GPIO_CLK_ENABLE(Button);
 800979c:	79fb      	ldrb	r3, [r7, #7]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d103      	bne.n	80097aa <BSP_PB_Init+0x2e>
 80097a2:	2004      	movs	r0, #4
 80097a4:	f7ff ffbb 	bl	800971e <LL_AHB2_GRP1_EnableClock>
 80097a8:	e005      	b.n	80097b6 <BSP_PB_Init+0x3a>
 80097aa:	79fb      	ldrb	r3, [r7, #7]
 80097ac:	2b01      	cmp	r3, #1
 80097ae:	d102      	bne.n	80097b6 <BSP_PB_Init+0x3a>
 80097b0:	2004      	movs	r0, #4
 80097b2:	f7ff ffb4 	bl	800971e <LL_AHB2_GRP1_EnableClock>

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 80097b6:	79fb      	ldrb	r3, [r7, #7]
 80097b8:	4a29      	ldr	r2, [pc, #164]	@ (8009860 <BSP_PB_Init+0xe4>)
 80097ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097be:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80097c0:	2301      	movs	r3, #1
 80097c2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80097c4:	2302      	movs	r3, #2
 80097c6:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 80097c8:	79bb      	ldrb	r3, [r7, #6]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d10c      	bne.n	80097e8 <BSP_PB_Init+0x6c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80097ce:	2300      	movs	r3, #0
 80097d0:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80097d2:	79fb      	ldrb	r3, [r7, #7]
 80097d4:	4a23      	ldr	r2, [pc, #140]	@ (8009864 <BSP_PB_Init+0xe8>)
 80097d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80097da:	f107 020c 	add.w	r2, r7, #12
 80097de:	4611      	mov	r1, r2
 80097e0:	4618      	mov	r0, r3
 80097e2:	f001 fab9 	bl	800ad58 <HAL_GPIO_Init>
 80097e6:	e035      	b.n	8009854 <BSP_PB_Init+0xd8>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 80097e8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80097ec:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80097ee:	79fb      	ldrb	r3, [r7, #7]
 80097f0:	4a1c      	ldr	r2, [pc, #112]	@ (8009864 <BSP_PB_Init+0xe8>)
 80097f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80097f6:	f107 020c 	add.w	r2, r7, #12
 80097fa:	4611      	mov	r1, r2
 80097fc:	4618      	mov	r0, r3
 80097fe:	f001 faab 	bl	800ad58 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], button_exti_line[Button]);
 8009802:	79fb      	ldrb	r3, [r7, #7]
 8009804:	00db      	lsls	r3, r3, #3
 8009806:	4a18      	ldr	r2, [pc, #96]	@ (8009868 <BSP_PB_Init+0xec>)
 8009808:	441a      	add	r2, r3
 800980a:	79fb      	ldrb	r3, [r7, #7]
 800980c:	4917      	ldr	r1, [pc, #92]	@ (800986c <BSP_PB_Init+0xf0>)
 800980e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8009812:	4619      	mov	r1, r3
 8009814:	4610      	mov	r0, r2
 8009816:	f001 fa8b 	bl	800ad30 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button], HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 800981a:	79fb      	ldrb	r3, [r7, #7]
 800981c:	00db      	lsls	r3, r3, #3
 800981e:	4a12      	ldr	r2, [pc, #72]	@ (8009868 <BSP_PB_Init+0xec>)
 8009820:	1898      	adds	r0, r3, r2
 8009822:	79fb      	ldrb	r3, [r7, #7]
 8009824:	4a12      	ldr	r2, [pc, #72]	@ (8009870 <BSP_PB_Init+0xf4>)
 8009826:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800982a:	461a      	mov	r2, r3
 800982c:	2100      	movs	r1, #0
 800982e:	f001 fa65 	bl	800acfc <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 8009832:	79fb      	ldrb	r3, [r7, #7]
 8009834:	4a0f      	ldr	r2, [pc, #60]	@ (8009874 <BSP_PB_Init+0xf8>)
 8009836:	56d0      	ldrsb	r0, [r2, r3]
 8009838:	79fb      	ldrb	r3, [r7, #7]
 800983a:	4a0f      	ldr	r2, [pc, #60]	@ (8009878 <BSP_PB_Init+0xfc>)
 800983c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009840:	2200      	movs	r2, #0
 8009842:	4619      	mov	r1, r3
 8009844:	f000 ff81 	bl	800a74a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8009848:	79fb      	ldrb	r3, [r7, #7]
 800984a:	4a0a      	ldr	r2, [pc, #40]	@ (8009874 <BSP_PB_Init+0xf8>)
 800984c:	56d3      	ldrsb	r3, [r2, r3]
 800984e:	4618      	mov	r0, r3
 8009850:	f000 ff95 	bl	800a77e <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8009854:	2300      	movs	r3, #0
}
 8009856:	4618      	mov	r0, r3
 8009858:	3720      	adds	r7, #32
 800985a:	46bd      	mov	sp, r7
 800985c:	bd80      	pop	{r7, pc}
 800985e:	bf00      	nop
 8009860:	0801c9f8 	.word	0x0801c9f8
 8009864:	200001f0 	.word	0x200001f0
 8009868:	20001270 	.word	0x20001270
 800986c:	0801ca00 	.word	0x0801ca00
 8009870:	200001f8 	.word	0x200001f8
 8009874:	0801c9fc 	.word	0x0801c9fc
 8009878:	20000200 	.word	0x20000200

0800987c <BSP_PB_Callback>:
  *           @arg BUTTON_SW1
  *           @arg BUTTON_SW2
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 800987c:	b480      	push	{r7}
 800987e:	b083      	sub	sp, #12
 8009880:	af00      	add	r7, sp, #0
 8009882:	4603      	mov	r3, r0
 8009884:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8009886:	bf00      	nop
 8009888:	370c      	adds	r7, #12
 800988a:	46bd      	mov	sp, r7
 800988c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009890:	4770      	bx	lr

08009892 <BUTTON_USER1_EXTI_Callback>:
/**
  * @brief  BUTTON1 EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER1_EXTI_Callback(void)
{
 8009892:	b580      	push	{r7, lr}
 8009894:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER1);
 8009896:	2000      	movs	r0, #0
 8009898:	f7ff fff0 	bl	800987c <BSP_PB_Callback>
}
 800989c:	bf00      	nop
 800989e:	bd80      	pop	{r7, pc}

080098a0 <BUTTON_USER2_EXTI_Callback>:
/**
  * @brief  BUTTON2 EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER2_EXTI_Callback(void)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER2);
 80098a4:	2001      	movs	r0, #1
 80098a6:	f7ff ffe9 	bl	800987c <BSP_PB_Callback>
}
 80098aa:	bf00      	nop
 80098ac:	bd80      	pop	{r7, pc}

080098ae <LL_AHB2_GRP1_EnableClock>:
{
 80098ae:	b480      	push	{r7}
 80098b0:	b085      	sub	sp, #20
 80098b2:	af00      	add	r7, sp, #0
 80098b4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80098b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80098ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80098bc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	4313      	orrs	r3, r2
 80098c4:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80098c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80098ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	4013      	ands	r3, r2
 80098d0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80098d2:	68fb      	ldr	r3, [r7, #12]
}
 80098d4:	bf00      	nop
 80098d6:	3714      	adds	r7, #20
 80098d8:	46bd      	mov	sp, r7
 80098da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098de:	4770      	bx	lr

080098e0 <LL_APB2_GRP1_EnableClock>:
{
 80098e0:	b480      	push	{r7}
 80098e2:	b085      	sub	sp, #20
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80098e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80098ec:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80098ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	4313      	orrs	r3, r2
 80098f6:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80098f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80098fc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	4013      	ands	r3, r2
 8009902:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009904:	68fb      	ldr	r3, [r7, #12]
}
 8009906:	bf00      	nop
 8009908:	3714      	adds	r7, #20
 800990a:	46bd      	mov	sp, r7
 800990c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009910:	4770      	bx	lr
	...

08009914 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b082      	sub	sp, #8
 8009918:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 800991a:	2300      	movs	r3, #0
 800991c:	607b      	str	r3, [r7, #4]

  hbus_spi1.Instance  = BUS_SPI1_INSTANCE;
 800991e:	4b11      	ldr	r3, [pc, #68]	@ (8009964 <BSP_SPI1_Init+0x50>)
 8009920:	4a11      	ldr	r2, [pc, #68]	@ (8009968 <BSP_SPI1_Init+0x54>)
 8009922:	601a      	str	r2, [r3, #0]

  if (HAL_SPI_GetState(&hbus_spi1) == HAL_SPI_STATE_RESET)
 8009924:	480f      	ldr	r0, [pc, #60]	@ (8009964 <BSP_SPI1_Init+0x50>)
 8009926:	f004 fa83 	bl	800de30 <HAL_SPI_GetState>
 800992a:	4603      	mov	r3, r0
 800992c:	2b00      	cmp	r3, #0
 800992e:	d114      	bne.n	800995a <BSP_SPI1_Init+0x46>
  {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0)
    /* Init the SPI Msp */
    SPI1_MspInit(&hbus_spi1);
 8009930:	480c      	ldr	r0, [pc, #48]	@ (8009964 <BSP_SPI1_Init+0x50>)
 8009932:	f000 f862 	bl	80099fa <SPI1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    /* Init the SPI */
    if (MX_SPI1_Init(&hbus_spi1, SPI_GetPrescaler( HAL_RCC_GetPCLK1Freq(), BUS_SPI1_BAUDRATE)) != HAL_OK)
 8009936:	f002 fed1 	bl	800c6dc <HAL_RCC_GetPCLK1Freq>
 800993a:	4603      	mov	r3, r0
 800993c:	490b      	ldr	r1, [pc, #44]	@ (800996c <BSP_SPI1_Init+0x58>)
 800993e:	4618      	mov	r0, r3
 8009940:	f000 f88c 	bl	8009a5c <SPI_GetPrescaler>
 8009944:	4603      	mov	r3, r0
 8009946:	4619      	mov	r1, r3
 8009948:	4806      	ldr	r0, [pc, #24]	@ (8009964 <BSP_SPI1_Init+0x50>)
 800994a:	f7f9 fb0b 	bl	8002f64 <MX_SPI1_Init>
 800994e:	4603      	mov	r3, r0
 8009950:	2b00      	cmp	r3, #0
 8009952:	d002      	beq.n	800995a <BSP_SPI1_Init+0x46>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 8009954:	f06f 0307 	mvn.w	r3, #7
 8009958:	607b      	str	r3, [r7, #4]
    }
  }

  return ret;
 800995a:	687b      	ldr	r3, [r7, #4]
}
 800995c:	4618      	mov	r0, r3
 800995e:	3708      	adds	r7, #8
 8009960:	46bd      	mov	sp, r7
 8009962:	bd80      	pop	{r7, pc}
 8009964:	200012d0 	.word	0x200012d0
 8009968:	40013000 	.word	0x40013000
 800996c:	00bebc20 	.word	0x00bebc20

08009970 <BSP_SPI1_Send>:
  * @param  pData  Pointer to data buffer to send
  * @param  Length Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_Send(uint8_t *pData, uint16_t Length)
{  
 8009970:	b580      	push	{r7, lr}
 8009972:	b084      	sub	sp, #16
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
 8009978:	460b      	mov	r3, r1
 800997a:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
 800997c:	2300      	movs	r3, #0
 800997e:	60fb      	str	r3, [r7, #12]
  
  if(HAL_SPI_Transmit(&hbus_spi1, pData, Length, BUS_SPI1_TIMEOUT) == HAL_OK)
 8009980:	887a      	ldrh	r2, [r7, #2]
 8009982:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009986:	6879      	ldr	r1, [r7, #4]
 8009988:	4806      	ldr	r0, [pc, #24]	@ (80099a4 <BSP_SPI1_Send+0x34>)
 800998a:	f003 fd84 	bl	800d496 <HAL_SPI_Transmit>
 800998e:	4603      	mov	r3, r0
 8009990:	2b00      	cmp	r3, #0
 8009992:	d101      	bne.n	8009998 <BSP_SPI1_Send+0x28>
  {
    ret = BSP_ERROR_NONE;
 8009994:	2300      	movs	r3, #0
 8009996:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8009998:	68fb      	ldr	r3, [r7, #12]
}
 800999a:	4618      	mov	r0, r3
 800999c:	3710      	adds	r7, #16
 800999e:	46bd      	mov	sp, r7
 80099a0:	bd80      	pop	{r7, pc}
 80099a2:	bf00      	nop
 80099a4:	200012d0 	.word	0x200012d0

080099a8 <BSP_SPI1_Recv>:
  * @param  pData  Pointer to data buffer to receive
  * @param  Length Length of data in byte
  * @retval BSP status
  */
int32_t  BSP_SPI1_Recv(uint8_t *pData, uint16_t Length)
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b086      	sub	sp, #24
 80099ac:	af02      	add	r7, sp, #8
 80099ae:	6078      	str	r0, [r7, #4]
 80099b0:	460b      	mov	r3, r1
 80099b2:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_UNKNOWN_FAILURE;
 80099b4:	f06f 0305 	mvn.w	r3, #5
 80099b8:	60fb      	str	r3, [r7, #12]
  uint32_t tx_data = 0xFFFFFFFFU;
 80099ba:	f04f 33ff 	mov.w	r3, #4294967295
 80099be:	60bb      	str	r3, [r7, #8]

  if(HAL_SPI_TransmitReceive(&hbus_spi1, (uint8_t*)&tx_data, pData, Length, BUS_SPI1_TIMEOUT) == HAL_OK)
 80099c0:	887b      	ldrh	r3, [r7, #2]
 80099c2:	f107 0108 	add.w	r1, r7, #8
 80099c6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80099ca:	9200      	str	r2, [sp, #0]
 80099cc:	687a      	ldr	r2, [r7, #4]
 80099ce:	4806      	ldr	r0, [pc, #24]	@ (80099e8 <BSP_SPI1_Recv+0x40>)
 80099d0:	f004 f80f 	bl	800d9f2 <HAL_SPI_TransmitReceive>
 80099d4:	4603      	mov	r3, r0
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d101      	bne.n	80099de <BSP_SPI1_Recv+0x36>
  {
    ret = BSP_ERROR_NONE;
 80099da:	2300      	movs	r3, #0
 80099dc:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 80099de:	68fb      	ldr	r3, [r7, #12]
}
 80099e0:	4618      	mov	r0, r3
 80099e2:	3710      	adds	r7, #16
 80099e4:	46bd      	mov	sp, r7
 80099e6:	bd80      	pop	{r7, pc}
 80099e8:	200012d0 	.word	0x200012d0

080099ec <BSP_GetTick>:
/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void)
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80099f0:	f000 fd40 	bl	800a474 <HAL_GetTick>
 80099f4:	4603      	mov	r3, r0
}
 80099f6:	4618      	mov	r0, r3
 80099f8:	bd80      	pop	{r7, pc}

080099fa <SPI1_MspInit>:
  * @brief  Initializes SPI MSP.
  * @param  hspi  SPI handler
  * @retval None
  */
static void SPI1_MspInit(SPI_HandleTypeDef* hspi)
{
 80099fa:	b580      	push	{r7, lr}
 80099fc:	b088      	sub	sp, #32
 80099fe:	af00      	add	r7, sp, #0
 8009a00:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock  */
  BUS_SPI1_CLOCK_ENABLE();
 8009a02:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8009a06:	f7ff ff6b 	bl	80098e0 <LL_APB2_GRP1_EnableClock>

  /* enable SPIx gpio clock */
  BUS_SPI1_GPIO_CLKA_ENABLE();
 8009a0a:	2001      	movs	r0, #1
 8009a0c:	f7ff ff4f 	bl	80098ae <LL_AHB2_GRP1_EnableClock>

  /* configure SPIx SCK, MOSI */
  GPIO_InitStructure.Pin       = BUS_SPI1_MOSI_PIN;
 8009a10:	2380      	movs	r3, #128	@ 0x80
 8009a12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode      = GPIO_MODE_AF_PP;
 8009a14:	2302      	movs	r3, #2
 8009a16:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull      = GPIO_PULLDOWN;
 8009a18:	2302      	movs	r3, #2
 8009a1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_LOW;
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Alternate = BUS_SPI1_AF;
 8009a20:	2305      	movs	r3, #5
 8009a22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUS_SPI1_GPIO_PORTA, &GPIO_InitStructure);
 8009a24:	f107 030c 	add.w	r3, r7, #12
 8009a28:	4619      	mov	r1, r3
 8009a2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009a2e:	f001 f993 	bl	800ad58 <HAL_GPIO_Init>
  
  GPIO_InitStructure.Pin       = BUS_SPI1_SCK_PIN;
 8009a32:	2302      	movs	r3, #2
 8009a34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode      = GPIO_MODE_AF_PP;
 8009a36:	2302      	movs	r3, #2
 8009a38:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull      = GPIO_PULLDOWN;
 8009a3a:	2302      	movs	r3, #2
 8009a3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_LOW;
 8009a3e:	2300      	movs	r3, #0
 8009a40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Alternate = BUS_SPI1_AF;
 8009a42:	2305      	movs	r3, #5
 8009a44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUS_SPI1_GPIO_PORTA, &GPIO_InitStructure);
 8009a46:	f107 030c 	add.w	r3, r7, #12
 8009a4a:	4619      	mov	r1, r3
 8009a4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009a50:	f001 f982 	bl	800ad58 <HAL_GPIO_Init>

}
 8009a54:	bf00      	nop
 8009a56:	3720      	adds	r7, #32
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	bd80      	pop	{r7, pc}

08009a5c <SPI_GetPrescaler>:
  * @param  clock_src_freq : SPI source clock in HZ.
  * @param  baudfreq_mbps : SPI baud freq in mbps.
  * @retval Prescaler divisor
  */
static uint32_t SPI_GetPrescaler( uint32_t clock_src_freq, uint32_t baudfreq_mbps )
{
 8009a5c:	b480      	push	{r7}
 8009a5e:	b087      	sub	sp, #28
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
 8009a64:	6039      	str	r1, [r7, #0]
  uint32_t divisor = 0;
 8009a66:	2300      	movs	r3, #0
 8009a68:	617b      	str	r3, [r7, #20]
  uint32_t spi_clk = clock_src_freq;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	613b      	str	r3, [r7, #16]
  uint32_t presc = 0;
 8009a6e:	2300      	movs	r3, #0
 8009a70:	60fb      	str	r3, [r7, #12]
    SPI_BAUDRATEPRESCALER_64,
    SPI_BAUDRATEPRESCALER_128,
    SPI_BAUDRATEPRESCALER_256,
  };

  while( spi_clk > baudfreq_mbps)
 8009a72:	e00d      	b.n	8009a90 <SPI_GetPrescaler+0x34>
  {
    presc = baudfreq[divisor];
 8009a74:	4a0d      	ldr	r2, [pc, #52]	@ (8009aac <SPI_GetPrescaler+0x50>)
 8009a76:	697b      	ldr	r3, [r7, #20]
 8009a78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009a7c:	60fb      	str	r3, [r7, #12]
    if (++divisor > 7U)
 8009a7e:	697b      	ldr	r3, [r7, #20]
 8009a80:	3301      	adds	r3, #1
 8009a82:	617b      	str	r3, [r7, #20]
 8009a84:	697b      	ldr	r3, [r7, #20]
 8009a86:	2b07      	cmp	r3, #7
 8009a88:	d807      	bhi.n	8009a9a <SPI_GetPrescaler+0x3e>
      break;

    spi_clk= ( spi_clk >> 1);
 8009a8a:	693b      	ldr	r3, [r7, #16]
 8009a8c:	085b      	lsrs	r3, r3, #1
 8009a8e:	613b      	str	r3, [r7, #16]
  while( spi_clk > baudfreq_mbps)
 8009a90:	693a      	ldr	r2, [r7, #16]
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	429a      	cmp	r2, r3
 8009a96:	d8ed      	bhi.n	8009a74 <SPI_GetPrescaler+0x18>
 8009a98:	e000      	b.n	8009a9c <SPI_GetPrescaler+0x40>
      break;
 8009a9a:	bf00      	nop
  }

  return presc;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	371c      	adds	r7, #28
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa8:	4770      	bx	lr
 8009aaa:	bf00      	nop
 8009aac:	0801ca08 	.word	0x0801ca08

08009ab0 <LL_AHB2_GRP1_EnableClock>:
{
 8009ab0:	b480      	push	{r7}
 8009ab2:	b085      	sub	sp, #20
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8009ab8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009abc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009abe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	4313      	orrs	r3, r2
 8009ac6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8009ac8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009acc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	4013      	ands	r3, r2
 8009ad2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009ad4:	68fb      	ldr	r3, [r7, #12]
}
 8009ad6:	bf00      	nop
 8009ad8:	3714      	adds	r7, #20
 8009ada:	46bd      	mov	sp, r7
 8009adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae0:	4770      	bx	lr
	...

08009ae4 <BSP_LCD_Init>:
  * @param  Instance LCD Instance
  * @param  Orientation LCD_ORIENTATION_LANDSCAPE
  * @retval BSP status
  */
int32_t BSP_LCD_Init(uint32_t Instance, uint32_t Orientation)
{
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	b084      	sub	sp, #16
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	6078      	str	r0, [r7, #4]
 8009aec:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009aee:	2300      	movs	r3, #0
 8009af0:	60fb      	str	r3, [r7, #12]

  if (Instance >= LCD_INSTANCES_NBR )
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d003      	beq.n	8009b00 <BSP_LCD_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009af8:	f06f 0301 	mvn.w	r3, #1
 8009afc:	60fb      	str	r3, [r7, #12]
 8009afe:	e032      	b.n	8009b66 <BSP_LCD_Init+0x82>
  }
  else
  {
    if(Orientation == LCD_ORIENTATION_LANDSCAPE)
 8009b00:	683b      	ldr	r3, [r7, #0]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d113      	bne.n	8009b2e <BSP_LCD_Init+0x4a>
    {
      LcdCtx[Instance].Width  = LCD_DEFAULT_WIDTH;
 8009b06:	491a      	ldr	r1, [pc, #104]	@ (8009b70 <BSP_LCD_Init+0x8c>)
 8009b08:	687a      	ldr	r2, [r7, #4]
 8009b0a:	4613      	mov	r3, r2
 8009b0c:	005b      	lsls	r3, r3, #1
 8009b0e:	4413      	add	r3, r2
 8009b10:	009b      	lsls	r3, r3, #2
 8009b12:	440b      	add	r3, r1
 8009b14:	2280      	movs	r2, #128	@ 0x80
 8009b16:	601a      	str	r2, [r3, #0]
      LcdCtx[Instance].Height = LCD_DEFAULT_HEIGHT;
 8009b18:	4915      	ldr	r1, [pc, #84]	@ (8009b70 <BSP_LCD_Init+0x8c>)
 8009b1a:	687a      	ldr	r2, [r7, #4]
 8009b1c:	4613      	mov	r3, r2
 8009b1e:	005b      	lsls	r3, r3, #1
 8009b20:	4413      	add	r3, r2
 8009b22:	009b      	lsls	r3, r3, #2
 8009b24:	440b      	add	r3, r1
 8009b26:	3304      	adds	r3, #4
 8009b28:	2240      	movs	r2, #64	@ 0x40
 8009b2a:	601a      	str	r2, [r3, #0]
 8009b2c:	e012      	b.n	8009b54 <BSP_LCD_Init+0x70>
    }
    else
    {
      LcdCtx[Instance].Width  = LCD_DEFAULT_HEIGHT;
 8009b2e:	4910      	ldr	r1, [pc, #64]	@ (8009b70 <BSP_LCD_Init+0x8c>)
 8009b30:	687a      	ldr	r2, [r7, #4]
 8009b32:	4613      	mov	r3, r2
 8009b34:	005b      	lsls	r3, r3, #1
 8009b36:	4413      	add	r3, r2
 8009b38:	009b      	lsls	r3, r3, #2
 8009b3a:	440b      	add	r3, r1
 8009b3c:	2240      	movs	r2, #64	@ 0x40
 8009b3e:	601a      	str	r2, [r3, #0]
      LcdCtx[Instance].Height = LCD_DEFAULT_WIDTH;
 8009b40:	490b      	ldr	r1, [pc, #44]	@ (8009b70 <BSP_LCD_Init+0x8c>)
 8009b42:	687a      	ldr	r2, [r7, #4]
 8009b44:	4613      	mov	r3, r2
 8009b46:	005b      	lsls	r3, r3, #1
 8009b48:	4413      	add	r3, r2
 8009b4a:	009b      	lsls	r3, r3, #2
 8009b4c:	440b      	add	r3, r1
 8009b4e:	3304      	adds	r3, #4
 8009b50:	2280      	movs	r2, #128	@ 0x80
 8009b52:	601a      	str	r2, [r3, #0]
    }
    
    /* registers the function and initialize the controller */
    if(SSD1315_Probe(Orientation) != BSP_ERROR_NONE)
 8009b54:	6838      	ldr	r0, [r7, #0]
 8009b56:	f000 fb27 	bl	800a1a8 <SSD1315_Probe>
 8009b5a:	4603      	mov	r3, r0
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d002      	beq.n	8009b66 <BSP_LCD_Init+0x82>
    {
      ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8009b60:	f06f 0306 	mvn.w	r3, #6
 8009b64:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8009b66:	68fb      	ldr	r3, [r7, #12]
}
 8009b68:	4618      	mov	r0, r3
 8009b6a:	3710      	adds	r7, #16
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	bd80      	pop	{r7, pc}
 8009b70:	20001338 	.word	0x20001338

08009b74 <BSP_LCD_GetPixelFormat>:
  * @param  Instance LCD Instance
  * @param  PixelFormat Active LCD Pixel Format
  * @retval BSP status
  */
int32_t BSP_LCD_GetPixelFormat(uint32_t Instance, uint32_t *PixelFormat)
{
 8009b74:	b480      	push	{r7}
 8009b76:	b085      	sub	sp, #20
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
 8009b7c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009b7e:	2300      	movs	r3, #0
 8009b80:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d003      	beq.n	8009b90 <BSP_LCD_GetPixelFormat+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009b88:	f06f 0301 	mvn.w	r3, #1
 8009b8c:	60fb      	str	r3, [r7, #12]
 8009b8e:	e002      	b.n	8009b96 <BSP_LCD_GetPixelFormat+0x22>
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8009b90:	f06f 030a 	mvn.w	r3, #10
 8009b94:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8009b96:	68fb      	ldr	r3, [r7, #12]
}
 8009b98:	4618      	mov	r0, r3
 8009b9a:	3714      	adds	r7, #20
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba2:	4770      	bx	lr

08009ba4 <BSP_LCD_GetXSize>:
  * @param  Instance LCD Instance
  * @param  pXSize pointer to Used LCD X size
  * @retval BSP status
  */
int32_t BSP_LCD_GetXSize(uint32_t Instance, uint32_t *pXSize)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b084      	sub	sp, #16
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009bae:	2300      	movs	r3, #0
 8009bb0:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d003      	beq.n	8009bc0 <BSP_LCD_GetXSize+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009bb8:	f06f 0301 	mvn.w	r3, #1
 8009bbc:	60fb      	str	r3, [r7, #12]
 8009bbe:	e01d      	b.n	8009bfc <BSP_LCD_GetXSize+0x58>
  }
  else if(LcdDrv->GetXSize != NULL)
 8009bc0:	4b11      	ldr	r3, [pc, #68]	@ (8009c08 <BSP_LCD_GetXSize+0x64>)
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d00e      	beq.n	8009be8 <BSP_LCD_GetXSize+0x44>
  {
    if(LcdDrv->GetXSize(LcdCompObj, pXSize) < 0)
 8009bca:	4b0f      	ldr	r3, [pc, #60]	@ (8009c08 <BSP_LCD_GetXSize+0x64>)
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009bd0:	4a0e      	ldr	r2, [pc, #56]	@ (8009c0c <BSP_LCD_GetXSize+0x68>)
 8009bd2:	6812      	ldr	r2, [r2, #0]
 8009bd4:	6839      	ldr	r1, [r7, #0]
 8009bd6:	4610      	mov	r0, r2
 8009bd8:	4798      	blx	r3
 8009bda:	4603      	mov	r3, r0
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	da0d      	bge.n	8009bfc <BSP_LCD_GetXSize+0x58>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009be0:	f06f 0304 	mvn.w	r3, #4
 8009be4:	60fb      	str	r3, [r7, #12]
 8009be6:	e009      	b.n	8009bfc <BSP_LCD_GetXSize+0x58>
    }
  }
  else
  {
    *pXSize = LcdCtx[Instance].Width;
 8009be8:	4909      	ldr	r1, [pc, #36]	@ (8009c10 <BSP_LCD_GetXSize+0x6c>)
 8009bea:	687a      	ldr	r2, [r7, #4]
 8009bec:	4613      	mov	r3, r2
 8009bee:	005b      	lsls	r3, r3, #1
 8009bf0:	4413      	add	r3, r2
 8009bf2:	009b      	lsls	r3, r3, #2
 8009bf4:	440b      	add	r3, r1
 8009bf6:	681a      	ldr	r2, [r3, #0]
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	601a      	str	r2, [r3, #0]
  }
  
  return ret;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
}
 8009bfe:	4618      	mov	r0, r3
 8009c00:	3710      	adds	r7, #16
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bd80      	pop	{r7, pc}
 8009c06:	bf00      	nop
 8009c08:	20001344 	.word	0x20001344
 8009c0c:	20001334 	.word	0x20001334
 8009c10:	20001338 	.word	0x20001338

08009c14 <BSP_LCD_GetYSize>:
  * @param  Instance LCD Instance
  * @param  pYSize pointer to Used LCD Y size
  * @retval BSP status
  */
int32_t BSP_LCD_GetYSize(uint32_t Instance, uint32_t *pYSize)
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b084      	sub	sp, #16
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
 8009c1c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009c1e:	2300      	movs	r3, #0
 8009c20:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d003      	beq.n	8009c30 <BSP_LCD_GetYSize+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009c28:	f06f 0301 	mvn.w	r3, #1
 8009c2c:	60fb      	str	r3, [r7, #12]
 8009c2e:	e01e      	b.n	8009c6e <BSP_LCD_GetYSize+0x5a>
  }
  else if(LcdDrv->GetYSize != NULL)
 8009c30:	4b11      	ldr	r3, [pc, #68]	@ (8009c78 <BSP_LCD_GetYSize+0x64>)
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d00e      	beq.n	8009c58 <BSP_LCD_GetYSize+0x44>
  {
    if(LcdDrv->GetYSize(LcdCompObj, pYSize) < 0)
 8009c3a:	4b0f      	ldr	r3, [pc, #60]	@ (8009c78 <BSP_LCD_GetYSize+0x64>)
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009c40:	4a0e      	ldr	r2, [pc, #56]	@ (8009c7c <BSP_LCD_GetYSize+0x68>)
 8009c42:	6812      	ldr	r2, [r2, #0]
 8009c44:	6839      	ldr	r1, [r7, #0]
 8009c46:	4610      	mov	r0, r2
 8009c48:	4798      	blx	r3
 8009c4a:	4603      	mov	r3, r0
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	da0e      	bge.n	8009c6e <BSP_LCD_GetYSize+0x5a>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009c50:	f06f 0304 	mvn.w	r3, #4
 8009c54:	60fb      	str	r3, [r7, #12]
 8009c56:	e00a      	b.n	8009c6e <BSP_LCD_GetYSize+0x5a>
    }
  }
  else
  {
    *pYSize = LcdCtx[Instance].Height;
 8009c58:	4909      	ldr	r1, [pc, #36]	@ (8009c80 <BSP_LCD_GetYSize+0x6c>)
 8009c5a:	687a      	ldr	r2, [r7, #4]
 8009c5c:	4613      	mov	r3, r2
 8009c5e:	005b      	lsls	r3, r3, #1
 8009c60:	4413      	add	r3, r2
 8009c62:	009b      	lsls	r3, r3, #2
 8009c64:	440b      	add	r3, r1
 8009c66:	3304      	adds	r3, #4
 8009c68:	681a      	ldr	r2, [r3, #0]
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	601a      	str	r2, [r3, #0]
  }

  return ret;
 8009c6e:	68fb      	ldr	r3, [r7, #12]
}
 8009c70:	4618      	mov	r0, r3
 8009c72:	3710      	adds	r7, #16
 8009c74:	46bd      	mov	sp, r7
 8009c76:	bd80      	pop	{r7, pc}
 8009c78:	20001344 	.word	0x20001344
 8009c7c:	20001334 	.word	0x20001334
 8009c80:	20001338 	.word	0x20001338

08009c84 <BSP_LCD_DisplayOn>:
  * @brief  Switch On the display.
  * @param  Instance LCD Instance
  * @retval BSP status
  */
int32_t BSP_LCD_DisplayOn(uint32_t Instance)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b084      	sub	sp, #16
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d003      	beq.n	8009c9e <BSP_LCD_DisplayOn+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009c96:	f06f 0301 	mvn.w	r3, #1
 8009c9a:	60fb      	str	r3, [r7, #12]
 8009c9c:	e015      	b.n	8009cca <BSP_LCD_DisplayOn+0x46>
  }
  else if(LcdDrv->DisplayOn != NULL)
 8009c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8009cd4 <BSP_LCD_DisplayOn+0x50>)
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	68db      	ldr	r3, [r3, #12]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d00d      	beq.n	8009cc4 <BSP_LCD_DisplayOn+0x40>
  {
    if(LcdDrv->DisplayOn(LcdCompObj) < 0)
 8009ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8009cd4 <BSP_LCD_DisplayOn+0x50>)
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	68db      	ldr	r3, [r3, #12]
 8009cae:	4a0a      	ldr	r2, [pc, #40]	@ (8009cd8 <BSP_LCD_DisplayOn+0x54>)
 8009cb0:	6812      	ldr	r2, [r2, #0]
 8009cb2:	4610      	mov	r0, r2
 8009cb4:	4798      	blx	r3
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	da06      	bge.n	8009cca <BSP_LCD_DisplayOn+0x46>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009cbc:	f06f 0304 	mvn.w	r3, #4
 8009cc0:	60fb      	str	r3, [r7, #12]
 8009cc2:	e002      	b.n	8009cca <BSP_LCD_DisplayOn+0x46>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8009cc4:	f06f 030a 	mvn.w	r3, #10
 8009cc8:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8009cca:	68fb      	ldr	r3, [r7, #12]
}
 8009ccc:	4618      	mov	r0, r3
 8009cce:	3710      	adds	r7, #16
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	bd80      	pop	{r7, pc}
 8009cd4:	20001344 	.word	0x20001344
 8009cd8:	20001334 	.word	0x20001334

08009cdc <BSP_LCD_Refresh>:
  * @brief  Refresh the display.
  * @param  Instance LCD Instance
  * @retval BSP status
  */
int32_t BSP_LCD_Refresh(uint32_t Instance)
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b084      	sub	sp, #16
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d003      	beq.n	8009cf6 <BSP_LCD_Refresh+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009cee:	f06f 0301 	mvn.w	r3, #1
 8009cf2:	60fb      	str	r3, [r7, #12]
 8009cf4:	e015      	b.n	8009d22 <BSP_LCD_Refresh+0x46>
  }
  else if(LcdDrv->Refresh != NULL)
 8009cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8009d2c <BSP_LCD_Refresh+0x50>)
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d00d      	beq.n	8009d1c <BSP_LCD_Refresh+0x40>
  {
    if(LcdDrv->Refresh(LcdCompObj) < 0)
 8009d00:	4b0a      	ldr	r3, [pc, #40]	@ (8009d2c <BSP_LCD_Refresh+0x50>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d06:	4a0a      	ldr	r2, [pc, #40]	@ (8009d30 <BSP_LCD_Refresh+0x54>)
 8009d08:	6812      	ldr	r2, [r2, #0]
 8009d0a:	4610      	mov	r0, r2
 8009d0c:	4798      	blx	r3
 8009d0e:	4603      	mov	r3, r0
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	da06      	bge.n	8009d22 <BSP_LCD_Refresh+0x46>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009d14:	f06f 0304 	mvn.w	r3, #4
 8009d18:	60fb      	str	r3, [r7, #12]
 8009d1a:	e002      	b.n	8009d22 <BSP_LCD_Refresh+0x46>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8009d1c:	f06f 030a 	mvn.w	r3, #10
 8009d20:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8009d22:	68fb      	ldr	r3, [r7, #12]
}
 8009d24:	4618      	mov	r0, r3
 8009d26:	3710      	adds	r7, #16
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	bd80      	pop	{r7, pc}
 8009d2c:	20001344 	.word	0x20001344
 8009d30:	20001334 	.word	0x20001334

08009d34 <BSP_LCD_DrawBitmap>:
  * @param  Ypos Bmp Y position in the LCD
  * @param  pBmp Pointer to Bmp picture address in the internal Flash
  * @retval BSP status
  */
int32_t BSP_LCD_DrawBitmap(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 8009d34:	b590      	push	{r4, r7, lr}
 8009d36:	b087      	sub	sp, #28
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	60f8      	str	r0, [r7, #12]
 8009d3c:	60b9      	str	r1, [r7, #8]
 8009d3e:	607a      	str	r2, [r7, #4]
 8009d40:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009d42:	2300      	movs	r3, #0
 8009d44:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d003      	beq.n	8009d54 <BSP_LCD_DrawBitmap+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009d4c:	f06f 0301 	mvn.w	r3, #1
 8009d50:	617b      	str	r3, [r7, #20]
 8009d52:	e017      	b.n	8009d84 <BSP_LCD_DrawBitmap+0x50>
  }
  else if(LcdDrv->DrawBitmap != NULL)
 8009d54:	4b0e      	ldr	r3, [pc, #56]	@ (8009d90 <BSP_LCD_DrawBitmap+0x5c>)
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d00f      	beq.n	8009d7e <BSP_LCD_DrawBitmap+0x4a>
  {
    /* Draw the bitmap on LCD */
    if (LcdDrv->DrawBitmap(LcdCompObj, Xpos, Ypos, pBmp) < 0)
 8009d5e:	4b0c      	ldr	r3, [pc, #48]	@ (8009d90 <BSP_LCD_DrawBitmap+0x5c>)
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8009d64:	4b0b      	ldr	r3, [pc, #44]	@ (8009d94 <BSP_LCD_DrawBitmap+0x60>)
 8009d66:	6818      	ldr	r0, [r3, #0]
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	687a      	ldr	r2, [r7, #4]
 8009d6c:	68b9      	ldr	r1, [r7, #8]
 8009d6e:	47a0      	blx	r4
 8009d70:	4603      	mov	r3, r0
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	da06      	bge.n	8009d84 <BSP_LCD_DrawBitmap+0x50>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009d76:	f06f 0304 	mvn.w	r3, #4
 8009d7a:	617b      	str	r3, [r7, #20]
 8009d7c:	e002      	b.n	8009d84 <BSP_LCD_DrawBitmap+0x50>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8009d7e:	f06f 030a 	mvn.w	r3, #10
 8009d82:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8009d84:	697b      	ldr	r3, [r7, #20]
}
 8009d86:	4618      	mov	r0, r3
 8009d88:	371c      	adds	r7, #28
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	bd90      	pop	{r4, r7, pc}
 8009d8e:	bf00      	nop
 8009d90:	20001344 	.word	0x20001344
 8009d94:	20001334 	.word	0x20001334

08009d98 <BSP_LCD_FillRGBRect>:
  * @param  Width width of the rectangle to fill.
  * @param  Height height of the rectangle to fill.
  * @retval BSP status.
  */
int32_t BSP_LCD_FillRGBRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8009d98:	b590      	push	{r4, r7, lr}
 8009d9a:	b089      	sub	sp, #36	@ 0x24
 8009d9c:	af02      	add	r7, sp, #8
 8009d9e:	60f8      	str	r0, [r7, #12]
 8009da0:	60b9      	str	r1, [r7, #8]
 8009da2:	607a      	str	r2, [r7, #4]
 8009da4:	603b      	str	r3, [r7, #0]
   int32_t ret = BSP_ERROR_NONE;
 8009da6:	2300      	movs	r3, #0
 8009da8:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d003      	beq.n	8009db8 <BSP_LCD_FillRGBRect+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009db0:	f06f 0301 	mvn.w	r3, #1
 8009db4:	617b      	str	r3, [r7, #20]
 8009db6:	e01b      	b.n	8009df0 <BSP_LCD_FillRGBRect+0x58>
  }
  else if(LcdDrv->FillRGBRect != NULL)
 8009db8:	4b10      	ldr	r3, [pc, #64]	@ (8009dfc <BSP_LCD_FillRGBRect+0x64>)
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d013      	beq.n	8009dea <BSP_LCD_FillRGBRect+0x52>
  {
    /* shift bitmap on LCD */
    if (LcdDrv->FillRGBRect(LcdCompObj, Xpos, Ypos, pData, Width, Height) < 0)
 8009dc2:	4b0e      	ldr	r3, [pc, #56]	@ (8009dfc <BSP_LCD_FillRGBRect+0x64>)
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
 8009dc8:	4b0d      	ldr	r3, [pc, #52]	@ (8009e00 <BSP_LCD_FillRGBRect+0x68>)
 8009dca:	6818      	ldr	r0, [r3, #0]
 8009dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dce:	9301      	str	r3, [sp, #4]
 8009dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dd2:	9300      	str	r3, [sp, #0]
 8009dd4:	683b      	ldr	r3, [r7, #0]
 8009dd6:	687a      	ldr	r2, [r7, #4]
 8009dd8:	68b9      	ldr	r1, [r7, #8]
 8009dda:	47a0      	blx	r4
 8009ddc:	4603      	mov	r3, r0
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	da06      	bge.n	8009df0 <BSP_LCD_FillRGBRect+0x58>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009de2:	f06f 0304 	mvn.w	r3, #4
 8009de6:	617b      	str	r3, [r7, #20]
 8009de8:	e002      	b.n	8009df0 <BSP_LCD_FillRGBRect+0x58>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8009dea:	f06f 030a 	mvn.w	r3, #10
 8009dee:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8009df0:	697b      	ldr	r3, [r7, #20]
}
 8009df2:	4618      	mov	r0, r3
 8009df4:	371c      	adds	r7, #28
 8009df6:	46bd      	mov	sp, r7
 8009df8:	bd90      	pop	{r4, r7, pc}
 8009dfa:	bf00      	nop
 8009dfc:	20001344 	.word	0x20001344
 8009e00:	20001334 	.word	0x20001334

08009e04 <BSP_LCD_DrawHLine>:
  * @param  Length Line length
  * @param  Color Line color
  * @retval BSP status
  */
int32_t BSP_LCD_DrawHLine(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8009e04:	b590      	push	{r4, r7, lr}
 8009e06:	b089      	sub	sp, #36	@ 0x24
 8009e08:	af02      	add	r7, sp, #8
 8009e0a:	60f8      	str	r0, [r7, #12]
 8009e0c:	60b9      	str	r1, [r7, #8]
 8009e0e:	607a      	str	r2, [r7, #4]
 8009e10:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009e12:	2300      	movs	r3, #0
 8009e14:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d003      	beq.n	8009e24 <BSP_LCD_DrawHLine+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009e1c:	f06f 0301 	mvn.w	r3, #1
 8009e20:	617b      	str	r3, [r7, #20]
 8009e22:	e019      	b.n	8009e58 <BSP_LCD_DrawHLine+0x54>
  }

  else if(LcdDrv->DrawHLine != NULL)
 8009e24:	4b0f      	ldr	r3, [pc, #60]	@ (8009e64 <BSP_LCD_DrawHLine+0x60>)
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d011      	beq.n	8009e52 <BSP_LCD_DrawHLine+0x4e>
  {
    /* Draw the horizontal line on LCD */
    if (LcdDrv->DrawHLine(LcdCompObj, Xpos, Ypos, Length, Color) < 0)
 8009e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8009e64 <BSP_LCD_DrawHLine+0x60>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8009e34:	4b0c      	ldr	r3, [pc, #48]	@ (8009e68 <BSP_LCD_DrawHLine+0x64>)
 8009e36:	6818      	ldr	r0, [r3, #0]
 8009e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e3a:	9300      	str	r3, [sp, #0]
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	687a      	ldr	r2, [r7, #4]
 8009e40:	68b9      	ldr	r1, [r7, #8]
 8009e42:	47a0      	blx	r4
 8009e44:	4603      	mov	r3, r0
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	da06      	bge.n	8009e58 <BSP_LCD_DrawHLine+0x54>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009e4a:	f06f 0304 	mvn.w	r3, #4
 8009e4e:	617b      	str	r3, [r7, #20]
 8009e50:	e002      	b.n	8009e58 <BSP_LCD_DrawHLine+0x54>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8009e52:	f06f 030a 	mvn.w	r3, #10
 8009e56:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8009e58:	697b      	ldr	r3, [r7, #20]
}
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	371c      	adds	r7, #28
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bd90      	pop	{r4, r7, pc}
 8009e62:	bf00      	nop
 8009e64:	20001344 	.word	0x20001344
 8009e68:	20001334 	.word	0x20001334

08009e6c <BSP_LCD_DrawVLine>:
  * @param  Length Line length
  * @param  Color Line color
  * @retval BSP status
  */
int32_t BSP_LCD_DrawVLine(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8009e6c:	b590      	push	{r4, r7, lr}
 8009e6e:	b089      	sub	sp, #36	@ 0x24
 8009e70:	af02      	add	r7, sp, #8
 8009e72:	60f8      	str	r0, [r7, #12]
 8009e74:	60b9      	str	r1, [r7, #8]
 8009e76:	607a      	str	r2, [r7, #4]
 8009e78:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d003      	beq.n	8009e8c <BSP_LCD_DrawVLine+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009e84:	f06f 0301 	mvn.w	r3, #1
 8009e88:	617b      	str	r3, [r7, #20]
 8009e8a:	e019      	b.n	8009ec0 <BSP_LCD_DrawVLine+0x54>
  }
  else if(LcdDrv->DrawVLine != NULL)
 8009e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8009ecc <BSP_LCD_DrawVLine+0x60>)
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d011      	beq.n	8009eba <BSP_LCD_DrawVLine+0x4e>
  {
    /* Draw the vertical line on LCD */
    if (LcdDrv->DrawVLine(LcdCompObj, Xpos, Ypos, Length, Color) < 0)
 8009e96:	4b0d      	ldr	r3, [pc, #52]	@ (8009ecc <BSP_LCD_DrawVLine+0x60>)
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	6d1c      	ldr	r4, [r3, #80]	@ 0x50
 8009e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8009ed0 <BSP_LCD_DrawVLine+0x64>)
 8009e9e:	6818      	ldr	r0, [r3, #0]
 8009ea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ea2:	9300      	str	r3, [sp, #0]
 8009ea4:	683b      	ldr	r3, [r7, #0]
 8009ea6:	687a      	ldr	r2, [r7, #4]
 8009ea8:	68b9      	ldr	r1, [r7, #8]
 8009eaa:	47a0      	blx	r4
 8009eac:	4603      	mov	r3, r0
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	da06      	bge.n	8009ec0 <BSP_LCD_DrawVLine+0x54>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009eb2:	f06f 0304 	mvn.w	r3, #4
 8009eb6:	617b      	str	r3, [r7, #20]
 8009eb8:	e002      	b.n	8009ec0 <BSP_LCD_DrawVLine+0x54>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8009eba:	f06f 030a 	mvn.w	r3, #10
 8009ebe:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8009ec0:	697b      	ldr	r3, [r7, #20]
}
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	371c      	adds	r7, #28
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	bd90      	pop	{r4, r7, pc}
 8009eca:	bf00      	nop
 8009ecc:	20001344 	.word	0x20001344
 8009ed0:	20001334 	.word	0x20001334

08009ed4 <BSP_LCD_FillRect>:
  * @param  Height Rectangle height
  * @param  Color Color of rectangle
  * @retval BSP status
  */
int32_t BSP_LCD_FillRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8009ed4:	b590      	push	{r4, r7, lr}
 8009ed6:	b089      	sub	sp, #36	@ 0x24
 8009ed8:	af02      	add	r7, sp, #8
 8009eda:	60f8      	str	r0, [r7, #12]
 8009edc:	60b9      	str	r1, [r7, #8]
 8009ede:	607a      	str	r2, [r7, #4]
 8009ee0:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d003      	beq.n	8009ef4 <BSP_LCD_FillRect+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009eec:	f06f 0301 	mvn.w	r3, #1
 8009ef0:	617b      	str	r3, [r7, #20]
 8009ef2:	e012      	b.n	8009f1a <BSP_LCD_FillRect+0x46>
  }
  else
  {
    if(LcdDrv->FillRect(LcdCompObj, Xpos, Ypos, Width, Height, Color) < 0)
 8009ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8009f24 <BSP_LCD_FillRect+0x50>)
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 8009efa:	4b0b      	ldr	r3, [pc, #44]	@ (8009f28 <BSP_LCD_FillRect+0x54>)
 8009efc:	6818      	ldr	r0, [r3, #0]
 8009efe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f00:	9301      	str	r3, [sp, #4]
 8009f02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f04:	9300      	str	r3, [sp, #0]
 8009f06:	683b      	ldr	r3, [r7, #0]
 8009f08:	687a      	ldr	r2, [r7, #4]
 8009f0a:	68b9      	ldr	r1, [r7, #8]
 8009f0c:	47a0      	blx	r4
 8009f0e:	4603      	mov	r3, r0
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	da02      	bge.n	8009f1a <BSP_LCD_FillRect+0x46>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009f14:	f06f 0304 	mvn.w	r3, #4
 8009f18:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8009f1a:	697b      	ldr	r3, [r7, #20]
}
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	371c      	adds	r7, #28
 8009f20:	46bd      	mov	sp, r7
 8009f22:	bd90      	pop	{r4, r7, pc}
 8009f24:	20001344 	.word	0x20001344
 8009f28:	20001334 	.word	0x20001334

08009f2c <BSP_LCD_Clear>:
  * @param  Instance LCD Instance
  * @param  Color to set
  * @retval BSP status
  */
int32_t BSP_LCD_Clear(uint32_t Instance, uint32_t Color)
{
 8009f2c:	b5b0      	push	{r4, r5, r7, lr}
 8009f2e:	b086      	sub	sp, #24
 8009f30:	af02      	add	r7, sp, #8
 8009f32:	6078      	str	r0, [r7, #4]
 8009f34:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009f36:	2300      	movs	r3, #0
 8009f38:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d003      	beq.n	8009f48 <BSP_LCD_Clear+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009f40:	f06f 0301 	mvn.w	r3, #1
 8009f44:	60fb      	str	r3, [r7, #12]
 8009f46:	e022      	b.n	8009f8e <BSP_LCD_Clear+0x62>
  }
  else
  {
    if(LcdDrv->FillRect(LcdCompObj, 0, 0, LcdCtx[Instance].Width, LcdCtx[Instance].Height, Color) < 0)
 8009f48:	4b13      	ldr	r3, [pc, #76]	@ (8009f98 <BSP_LCD_Clear+0x6c>)
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 8009f4e:	4b13      	ldr	r3, [pc, #76]	@ (8009f9c <BSP_LCD_Clear+0x70>)
 8009f50:	6818      	ldr	r0, [r3, #0]
 8009f52:	4913      	ldr	r1, [pc, #76]	@ (8009fa0 <BSP_LCD_Clear+0x74>)
 8009f54:	687a      	ldr	r2, [r7, #4]
 8009f56:	4613      	mov	r3, r2
 8009f58:	005b      	lsls	r3, r3, #1
 8009f5a:	4413      	add	r3, r2
 8009f5c:	009b      	lsls	r3, r3, #2
 8009f5e:	440b      	add	r3, r1
 8009f60:	6819      	ldr	r1, [r3, #0]
 8009f62:	4d0f      	ldr	r5, [pc, #60]	@ (8009fa0 <BSP_LCD_Clear+0x74>)
 8009f64:	687a      	ldr	r2, [r7, #4]
 8009f66:	4613      	mov	r3, r2
 8009f68:	005b      	lsls	r3, r3, #1
 8009f6a:	4413      	add	r3, r2
 8009f6c:	009b      	lsls	r3, r3, #2
 8009f6e:	442b      	add	r3, r5
 8009f70:	3304      	adds	r3, #4
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	683a      	ldr	r2, [r7, #0]
 8009f76:	9201      	str	r2, [sp, #4]
 8009f78:	9300      	str	r3, [sp, #0]
 8009f7a:	460b      	mov	r3, r1
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	2100      	movs	r1, #0
 8009f80:	47a0      	blx	r4
 8009f82:	4603      	mov	r3, r0
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	da02      	bge.n	8009f8e <BSP_LCD_Clear+0x62>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009f88:	f06f 0304 	mvn.w	r3, #4
 8009f8c:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8009f8e:	68fb      	ldr	r3, [r7, #12]
}
 8009f90:	4618      	mov	r0, r3
 8009f92:	3710      	adds	r7, #16
 8009f94:	46bd      	mov	sp, r7
 8009f96:	bdb0      	pop	{r4, r5, r7, pc}
 8009f98:	20001344 	.word	0x20001344
 8009f9c:	20001334 	.word	0x20001334
 8009fa0:	20001338 	.word	0x20001338

08009fa4 <BSP_LCD_ReadPixel>:
  * @param  Ypos Y position
  * @param  Color pointer to RGB pixel color
  * @retval BSP status
  */
int32_t  BSP_LCD_ReadPixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8009fa4:	b590      	push	{r4, r7, lr}
 8009fa6:	b087      	sub	sp, #28
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	60f8      	str	r0, [r7, #12]
 8009fac:	60b9      	str	r1, [r7, #8]
 8009fae:	607a      	str	r2, [r7, #4]
 8009fb0:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d003      	beq.n	8009fc4 <BSP_LCD_ReadPixel+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009fbc:	f06f 0301 	mvn.w	r3, #1
 8009fc0:	617b      	str	r3, [r7, #20]
 8009fc2:	e00e      	b.n	8009fe2 <BSP_LCD_ReadPixel+0x3e>
  }
  else
  {
    if(LcdDrv->GetPixel(LcdCompObj, Xpos, Ypos, Color) < 0)
 8009fc4:	4b09      	ldr	r3, [pc, #36]	@ (8009fec <BSP_LCD_ReadPixel+0x48>)
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	6d9c      	ldr	r4, [r3, #88]	@ 0x58
 8009fca:	4b09      	ldr	r3, [pc, #36]	@ (8009ff0 <BSP_LCD_ReadPixel+0x4c>)
 8009fcc:	6818      	ldr	r0, [r3, #0]
 8009fce:	683b      	ldr	r3, [r7, #0]
 8009fd0:	687a      	ldr	r2, [r7, #4]
 8009fd2:	68b9      	ldr	r1, [r7, #8]
 8009fd4:	47a0      	blx	r4
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	da02      	bge.n	8009fe2 <BSP_LCD_ReadPixel+0x3e>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009fdc:	f06f 0304 	mvn.w	r3, #4
 8009fe0:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8009fe2:	697b      	ldr	r3, [r7, #20]
}
 8009fe4:	4618      	mov	r0, r3
 8009fe6:	371c      	adds	r7, #28
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	bd90      	pop	{r4, r7, pc}
 8009fec:	20001344 	.word	0x20001344
 8009ff0:	20001334 	.word	0x20001334

08009ff4 <BSP_LCD_WritePixel>:
  * @param  Ypos Y position
  * @param  Color RGB pixel color
  * @retval BSP status
  */
int32_t  BSP_LCD_WritePixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 8009ff4:	b590      	push	{r4, r7, lr}
 8009ff6:	b087      	sub	sp, #28
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	60f8      	str	r0, [r7, #12]
 8009ffc:	60b9      	str	r1, [r7, #8]
 8009ffe:	607a      	str	r2, [r7, #4]
 800a000:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800a002:	2300      	movs	r3, #0
 800a004:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d003      	beq.n	800a014 <BSP_LCD_WritePixel+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800a00c:	f06f 0301 	mvn.w	r3, #1
 800a010:	617b      	str	r3, [r7, #20]
 800a012:	e00e      	b.n	800a032 <BSP_LCD_WritePixel+0x3e>
  }
  else
  {
    if(LcdDrv->SetPixel(LcdCompObj, Xpos, Ypos, Color) < 0)
 800a014:	4b09      	ldr	r3, [pc, #36]	@ (800a03c <BSP_LCD_WritePixel+0x48>)
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	6ddc      	ldr	r4, [r3, #92]	@ 0x5c
 800a01a:	4b09      	ldr	r3, [pc, #36]	@ (800a040 <BSP_LCD_WritePixel+0x4c>)
 800a01c:	6818      	ldr	r0, [r3, #0]
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	687a      	ldr	r2, [r7, #4]
 800a022:	68b9      	ldr	r1, [r7, #8]
 800a024:	47a0      	blx	r4
 800a026:	4603      	mov	r3, r0
 800a028:	2b00      	cmp	r3, #0
 800a02a:	da02      	bge.n	800a032 <BSP_LCD_WritePixel+0x3e>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800a02c:	f06f 0304 	mvn.w	r3, #4
 800a030:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 800a032:	697b      	ldr	r3, [r7, #20]
}
 800a034:	4618      	mov	r0, r3
 800a036:	371c      	adds	r7, #28
 800a038:	46bd      	mov	sp, r7
 800a03a:	bd90      	pop	{r4, r7, pc}
 800a03c:	20001344 	.word	0x20001344
 800a040:	20001334 	.word	0x20001334

0800a044 <BSP_LCD_WriteReg>:
  * @param  pData pointer to the read data from LCD SRAM.
  * @param  Length length of data be read from the LCD SRAM
  * @retval BSP status
  */
int32_t BSP_LCD_WriteReg(uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b084      	sub	sp, #16
 800a048:	af00      	add	r7, sp, #0
 800a04a:	4603      	mov	r3, r0
 800a04c:	6039      	str	r1, [r7, #0]
 800a04e:	80fb      	strh	r3, [r7, #6]
 800a050:	4613      	mov	r3, r2
 800a052:	80bb      	strh	r3, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 800a054:	2300      	movs	r3, #0
 800a056:	60fb      	str	r3, [r7, #12]

  /* Send Data */
  if((ret == BSP_ERROR_NONE) && (Length > 0U))
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d10d      	bne.n	800a07a <BSP_LCD_WriteReg+0x36>
 800a05e:	88bb      	ldrh	r3, [r7, #4]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d00a      	beq.n	800a07a <BSP_LCD_WriteReg+0x36>
  {
    if(BSP_LCD_SendData(pData, Length) != BSP_ERROR_NONE)
 800a064:	88bb      	ldrh	r3, [r7, #4]
 800a066:	4619      	mov	r1, r3
 800a068:	6838      	ldr	r0, [r7, #0]
 800a06a:	f000 f80b 	bl	800a084 <BSP_LCD_SendData>
 800a06e:	4603      	mov	r3, r0
 800a070:	2b00      	cmp	r3, #0
 800a072:	d002      	beq.n	800a07a <BSP_LCD_WriteReg+0x36>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 800a074:	f06f 0307 	mvn.w	r3, #7
 800a078:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800a07a:	68fb      	ldr	r3, [r7, #12]
}
 800a07c:	4618      	mov	r0, r3
 800a07e:	3710      	adds	r7, #16
 800a080:	46bd      	mov	sp, r7
 800a082:	bd80      	pop	{r7, pc}

0800a084 <BSP_LCD_SendData>:
  * @param  pData pointer to data to write to LCD SRAM.
  * @param  Length length of data to write to LCD SRAM
  * @retval Error status
  */
int32_t BSP_LCD_SendData(uint8_t *pData, uint16_t Length)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b084      	sub	sp, #16
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
 800a08c:	460b      	mov	r3, r1
 800a08e:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
 800a090:	2300      	movs	r3, #0
 800a092:	60fb      	str	r3, [r7, #12]
  if(Length==1)
 800a094:	887b      	ldrh	r3, [r7, #2]
 800a096:	2b01      	cmp	r3, #1
 800a098:	d11b      	bne.n	800a0d2 <BSP_LCD_SendData+0x4e>
  {
    /* Reset LCD control line CS */
    LCD_CS_LOW();
 800a09a:	2200      	movs	r2, #0
 800a09c:	2101      	movs	r1, #1
 800a09e:	4820      	ldr	r0, [pc, #128]	@ (800a120 <BSP_LCD_SendData+0x9c>)
 800a0a0:	f001 f8c0 	bl	800b224 <HAL_GPIO_WritePin>
    LCD_DC_LOW();
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a0aa:	481e      	ldr	r0, [pc, #120]	@ (800a124 <BSP_LCD_SendData+0xa0>)
 800a0ac:	f001 f8ba 	bl	800b224 <HAL_GPIO_WritePin>
      /* Send Data */
      if(BSP_SPI1_Send(pData, Length)!= BSP_ERROR_NONE)
 800a0b0:	887b      	ldrh	r3, [r7, #2]
 800a0b2:	4619      	mov	r1, r3
 800a0b4:	6878      	ldr	r0, [r7, #4]
 800a0b6:	f7ff fc5b 	bl	8009970 <BSP_SPI1_Send>
 800a0ba:	4603      	mov	r3, r0
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d002      	beq.n	800a0c6 <BSP_LCD_SendData+0x42>
    {
        ret = BSP_ERROR_BUS_FAILURE;
 800a0c0:	f06f 0307 	mvn.w	r3, #7
 800a0c4:	60fb      	str	r3, [r7, #12]
    }
    /* Deselect : Chip Select high */
    LCD_CS_HIGH();
 800a0c6:	2201      	movs	r2, #1
 800a0c8:	2101      	movs	r1, #1
 800a0ca:	4815      	ldr	r0, [pc, #84]	@ (800a120 <BSP_LCD_SendData+0x9c>)
 800a0cc:	f001 f8aa 	bl	800b224 <HAL_GPIO_WritePin>
 800a0d0:	e020      	b.n	800a114 <BSP_LCD_SendData+0x90>
  }
  else
  { 
    LCD_CS_LOW();
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	2101      	movs	r1, #1
 800a0d6:	4812      	ldr	r0, [pc, #72]	@ (800a120 <BSP_LCD_SendData+0x9c>)
 800a0d8:	f001 f8a4 	bl	800b224 <HAL_GPIO_WritePin>
    LCD_DC_HIGH();
 800a0dc:	2201      	movs	r2, #1
 800a0de:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a0e2:	4810      	ldr	r0, [pc, #64]	@ (800a124 <BSP_LCD_SendData+0xa0>)
 800a0e4:	f001 f89e 	bl	800b224 <HAL_GPIO_WritePin>
      /* Send Data */
      if(BSP_SPI1_Send(pData, Length)!= BSP_ERROR_NONE)
 800a0e8:	887b      	ldrh	r3, [r7, #2]
 800a0ea:	4619      	mov	r1, r3
 800a0ec:	6878      	ldr	r0, [r7, #4]
 800a0ee:	f7ff fc3f 	bl	8009970 <BSP_SPI1_Send>
 800a0f2:	4603      	mov	r3, r0
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d002      	beq.n	800a0fe <BSP_LCD_SendData+0x7a>
    {
        ret = BSP_ERROR_BUS_FAILURE;
 800a0f8:	f06f 0307 	mvn.w	r3, #7
 800a0fc:	60fb      	str	r3, [r7, #12]
    }
    LCD_DC_LOW() ;
 800a0fe:	2200      	movs	r2, #0
 800a100:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a104:	4807      	ldr	r0, [pc, #28]	@ (800a124 <BSP_LCD_SendData+0xa0>)
 800a106:	f001 f88d 	bl	800b224 <HAL_GPIO_WritePin>
    /* Deselect : Chip Select high */
    LCD_CS_HIGH();
 800a10a:	2201      	movs	r2, #1
 800a10c:	2101      	movs	r1, #1
 800a10e:	4804      	ldr	r0, [pc, #16]	@ (800a120 <BSP_LCD_SendData+0x9c>)
 800a110:	f001 f888 	bl	800b224 <HAL_GPIO_WritePin>
  }
  
  return ret;
 800a114:	68fb      	ldr	r3, [r7, #12]
}
 800a116:	4618      	mov	r0, r3
 800a118:	3710      	adds	r7, #16
 800a11a:	46bd      	mov	sp, r7
 800a11c:	bd80      	pop	{r7, pc}
 800a11e:	bf00      	nop
 800a120:	48001c00 	.word	0x48001c00
 800a124:	48000800 	.word	0x48000800

0800a128 <BSP_LCD_ReadReg>:
  * @param  pData pointer to the read data from LCD SRAM.
  * @param  Length length of data be read from the LCD SRAM
  * @retval BSP status
  */
int32_t BSP_LCD_ReadReg(uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b084      	sub	sp, #16
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	4603      	mov	r3, r0
 800a130:	6039      	str	r1, [r7, #0]
 800a132:	80fb      	strh	r3, [r7, #6]
 800a134:	4613      	mov	r3, r2
 800a136:	80bb      	strh	r3, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 800a138:	2300      	movs	r3, #0
 800a13a:	60fb      	str	r3, [r7, #12]
  UNUSED(Length);
  
  /* Send Reg value to Read */
  if(BSP_LCD_WriteReg(Reg, pData, 0) != BSP_ERROR_NONE)
 800a13c:	88fb      	ldrh	r3, [r7, #6]
 800a13e:	2200      	movs	r2, #0
 800a140:	6839      	ldr	r1, [r7, #0]
 800a142:	4618      	mov	r0, r3
 800a144:	f7ff ff7e 	bl	800a044 <BSP_LCD_WriteReg>
 800a148:	4603      	mov	r3, r0
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d002      	beq.n	800a154 <BSP_LCD_ReadReg+0x2c>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 800a14e:	f06f 0307 	mvn.w	r3, #7
 800a152:	60fb      	str	r3, [r7, #12]
  }
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 800a154:	2200      	movs	r2, #0
 800a156:	2101      	movs	r1, #1
 800a158:	480c      	ldr	r0, [pc, #48]	@ (800a18c <BSP_LCD_ReadReg+0x64>)
 800a15a:	f001 f863 	bl	800b224 <HAL_GPIO_WritePin>
  
  if (ret == BSP_ERROR_NONE)
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d109      	bne.n	800a178 <BSP_LCD_ReadReg+0x50>
  { 
    if(BSP_SPI1_Recv(pData, 2) != BSP_ERROR_NONE)
 800a164:	2102      	movs	r1, #2
 800a166:	6838      	ldr	r0, [r7, #0]
 800a168:	f7ff fc1e 	bl	80099a8 <BSP_SPI1_Recv>
 800a16c:	4603      	mov	r3, r0
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d002      	beq.n	800a178 <BSP_LCD_ReadReg+0x50>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 800a172:	f06f 0307 	mvn.w	r3, #7
 800a176:	60fb      	str	r3, [r7, #12]
    }
  }
  /* Deselect : Chip Select high */
  LCD_CS_HIGH();
 800a178:	2201      	movs	r2, #1
 800a17a:	2101      	movs	r1, #1
 800a17c:	4803      	ldr	r0, [pc, #12]	@ (800a18c <BSP_LCD_ReadReg+0x64>)
 800a17e:	f001 f851 	bl	800b224 <HAL_GPIO_WritePin>
  
  return ret;
 800a182:	68fb      	ldr	r3, [r7, #12]
}
 800a184:	4618      	mov	r0, r3
 800a186:	3710      	adds	r7, #16
 800a188:	46bd      	mov	sp, r7
 800a18a:	bd80      	pop	{r7, pc}
 800a18c:	48001c00 	.word	0x48001c00

0800a190 <LCD_MspInit>:
/**
  * @brief  Initialize the BSP LTDC Msp.
  * @retval None
  */
static void LCD_MspInit(void)
{
 800a190:	b580      	push	{r7, lr}
 800a192:	af00      	add	r7, sp, #0
  /* turn LCD on = drive pin low (active low) */
  LCD_CS_LOW();
 800a194:	2200      	movs	r2, #0
 800a196:	2101      	movs	r1, #1
 800a198:	4802      	ldr	r0, [pc, #8]	@ (800a1a4 <LCD_MspInit+0x14>)
 800a19a:	f001 f843 	bl	800b224 <HAL_GPIO_WritePin>
}
 800a19e:	bf00      	nop
 800a1a0:	bd80      	pop	{r7, pc}
 800a1a2:	bf00      	nop
 800a1a4:	48001c00 	.word	0x48001c00

0800a1a8 <SSD1315_Probe>:
  * @brief  Register Bus IOs for instance 0 if SSD1315 ID is OK
  * @param  Orientation
  * @retval BSP status
  */
static int32_t SSD1315_Probe(uint32_t Orientation)
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b088      	sub	sp, #32
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
  int32_t                 ret = BSP_ERROR_NONE;
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	61fb      	str	r3, [r7, #28]
  SSD1315_IO_t            IOCtx;
  static SSD1315_Object_t SSD1315Obj;
  
  /* Configure the lcd driver : map to LCD_IO function*/
  IOCtx.Init             = LCD_IO_Init;
 800a1b4:	4b18      	ldr	r3, [pc, #96]	@ (800a218 <SSD1315_Probe+0x70>)
 800a1b6:	60bb      	str	r3, [r7, #8]
  IOCtx.DeInit           = LCD_IO_DeInit;
 800a1b8:	4b18      	ldr	r3, [pc, #96]	@ (800a21c <SSD1315_Probe+0x74>)
 800a1ba:	60fb      	str	r3, [r7, #12]
  IOCtx.ReadReg          = BSP_LCD_ReadReg;
 800a1bc:	4b18      	ldr	r3, [pc, #96]	@ (800a220 <SSD1315_Probe+0x78>)
 800a1be:	617b      	str	r3, [r7, #20]
  IOCtx.WriteReg         = BSP_LCD_WriteReg;
 800a1c0:	4b18      	ldr	r3, [pc, #96]	@ (800a224 <SSD1315_Probe+0x7c>)
 800a1c2:	613b      	str	r3, [r7, #16]
  IOCtx.GetTick          = BSP_GetTick;
 800a1c4:	4b18      	ldr	r3, [pc, #96]	@ (800a228 <SSD1315_Probe+0x80>)
 800a1c6:	61bb      	str	r3, [r7, #24]
  
  if(SSD1315_RegisterBusIO(&SSD1315Obj, &IOCtx) != SSD1315_OK)
 800a1c8:	f107 0308 	add.w	r3, r7, #8
 800a1cc:	4619      	mov	r1, r3
 800a1ce:	4817      	ldr	r0, [pc, #92]	@ (800a22c <SSD1315_Probe+0x84>)
 800a1d0:	f7fe faa8 	bl	8008724 <SSD1315_RegisterBusIO>
 800a1d4:	4603      	mov	r3, r0
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d003      	beq.n	800a1e2 <SSD1315_Probe+0x3a>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800a1da:	f06f 0306 	mvn.w	r3, #6
 800a1de:	61fb      	str	r3, [r7, #28]
 800a1e0:	e015      	b.n	800a20e <SSD1315_Probe+0x66>
  }
  else
  {
    LcdCompObj = &SSD1315Obj;
 800a1e2:	4b13      	ldr	r3, [pc, #76]	@ (800a230 <SSD1315_Probe+0x88>)
 800a1e4:	4a11      	ldr	r2, [pc, #68]	@ (800a22c <SSD1315_Probe+0x84>)
 800a1e6:	601a      	str	r2, [r3, #0]
    
    LCD_MspInit();
 800a1e8:	f7ff ffd2 	bl	800a190 <LCD_MspInit>
    
    /* LCD Initialization */
    LcdDrv = (SSD1315_Drv_t *)&SSD1315_Driver;
 800a1ec:	4b11      	ldr	r3, [pc, #68]	@ (800a234 <SSD1315_Probe+0x8c>)
 800a1ee:	4a12      	ldr	r2, [pc, #72]	@ (800a238 <SSD1315_Probe+0x90>)
 800a1f0:	601a      	str	r2, [r3, #0]
    if(LcdDrv->Init(LcdCompObj, SSD1315_FORMAT_DEFAULT, Orientation) != SSD1315_OK)
 800a1f2:	4b10      	ldr	r3, [pc, #64]	@ (800a234 <SSD1315_Probe+0x8c>)
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	4a0d      	ldr	r2, [pc, #52]	@ (800a230 <SSD1315_Probe+0x88>)
 800a1fa:	6810      	ldr	r0, [r2, #0]
 800a1fc:	687a      	ldr	r2, [r7, #4]
 800a1fe:	2100      	movs	r1, #0
 800a200:	4798      	blx	r3
 800a202:	4603      	mov	r3, r0
 800a204:	2b00      	cmp	r3, #0
 800a206:	d002      	beq.n	800a20e <SSD1315_Probe+0x66>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800a208:	f06f 0304 	mvn.w	r3, #4
 800a20c:	61fb      	str	r3, [r7, #28]
    }
  }
  
  return ret;
 800a20e:	69fb      	ldr	r3, [r7, #28]
}
 800a210:	4618      	mov	r0, r3
 800a212:	3720      	adds	r7, #32
 800a214:	46bd      	mov	sp, r7
 800a216:	bd80      	pop	{r7, pc}
 800a218:	0800a23d 	.word	0x0800a23d
 800a21c:	0800a301 	.word	0x0800a301
 800a220:	0800a129 	.word	0x0800a129
 800a224:	0800a045 	.word	0x0800a045
 800a228:	080099ed 	.word	0x080099ed
 800a22c:	20001348 	.word	0x20001348
 800a230:	20001334 	.word	0x20001334
 800a234:	20001344 	.word	0x20001344
 800a238:	20000188 	.word	0x20000188

0800a23c <LCD_IO_Init>:
/**
  * @brief  Initializes LCD low level.
  * @retval BSP status
  */
static int32_t LCD_IO_Init(void)
{
 800a23c:	b580      	push	{r7, lr}
 800a23e:	b086      	sub	sp, #24
 800a240:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 800a242:	2300      	movs	r3, #0
 800a244:	617b      	str	r3, [r7, #20]
  
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Configure the LCD Chip Select pin --------------------------------------*/
  LCD_CS_GPIO_CLK_ENABLE();
 800a246:	2080      	movs	r0, #128	@ 0x80
 800a248:	f7ff fc32 	bl	8009ab0 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStruct.Pin     = LCD_CS_PIN;
 800a24c:	2301      	movs	r3, #1
 800a24e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 800a250:	2301      	movs	r3, #1
 800a252:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull    = GPIO_NOPULL;
 800a254:	2300      	movs	r3, #0
 800a256:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 800a258:	2300      	movs	r3, #0
 800a25a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_CS_GPIO_PORT, &GPIO_InitStruct);
 800a25c:	463b      	mov	r3, r7
 800a25e:	4619      	mov	r1, r3
 800a260:	4825      	ldr	r0, [pc, #148]	@ (800a2f8 <LCD_IO_Init+0xbc>)
 800a262:	f000 fd79 	bl	800ad58 <HAL_GPIO_Init>
  
  /* Set or Reset the control line */
  LCD_CS_LOW();
 800a266:	2200      	movs	r2, #0
 800a268:	2101      	movs	r1, #1
 800a26a:	4823      	ldr	r0, [pc, #140]	@ (800a2f8 <LCD_IO_Init+0xbc>)
 800a26c:	f000 ffda 	bl	800b224 <HAL_GPIO_WritePin>
  
  /* Configure the LCD Data/Control pin -------------------------------------*/
  LCD_DC_GPIO_CLK_ENABLE();
 800a270:	2004      	movs	r0, #4
 800a272:	f7ff fc1d 	bl	8009ab0 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStruct.Pin     = LCD_DC_PIN;
 800a276:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a27a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 800a27c:	2301      	movs	r3, #1
 800a27e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull    = GPIO_NOPULL;
 800a280:	2300      	movs	r3, #0
 800a282:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 800a284:	2300      	movs	r3, #0
 800a286:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_DC_GPIO_PORT, &GPIO_InitStruct);
 800a288:	463b      	mov	r3, r7
 800a28a:	4619      	mov	r1, r3
 800a28c:	481b      	ldr	r0, [pc, #108]	@ (800a2fc <LCD_IO_Init+0xc0>)
 800a28e:	f000 fd63 	bl	800ad58 <HAL_GPIO_Init>
  
  /* Set or Reset the control line */
  LCD_DC_LOW();
 800a292:	2200      	movs	r2, #0
 800a294:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a298:	4818      	ldr	r0, [pc, #96]	@ (800a2fc <LCD_IO_Init+0xc0>)
 800a29a:	f000 ffc3 	bl	800b224 <HAL_GPIO_WritePin>
  
  /* Configure the LCD Reset pin --------------------------------------------*/
  LCD_RST_GPIO_CLK_ENABLE();
 800a29e:	2004      	movs	r0, #4
 800a2a0:	f7ff fc06 	bl	8009ab0 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStruct.Pin     = LCD_RST_PIN;
 800a2a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a2a8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 800a2aa:	2301      	movs	r3, #1
 800a2ac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull    = GPIO_NOPULL;
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_RST_GPIO_PORT, &GPIO_InitStruct);
 800a2b6:	463b      	mov	r3, r7
 800a2b8:	4619      	mov	r1, r3
 800a2ba:	4810      	ldr	r0, [pc, #64]	@ (800a2fc <LCD_IO_Init+0xc0>)
 800a2bc:	f000 fd4c 	bl	800ad58 <HAL_GPIO_Init>
  
  if (BSP_SPI1_Init() != BSP_ERROR_NONE)
 800a2c0:	f7ff fb28 	bl	8009914 <BSP_SPI1_Init>
 800a2c4:	4603      	mov	r3, r0
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d002      	beq.n	800a2d0 <LCD_IO_Init+0x94>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 800a2ca:	f06f 0307 	mvn.w	r3, #7
 800a2ce:	617b      	str	r3, [r7, #20]
  }
  LCD_RST_LOW();
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800a2d6:	4809      	ldr	r0, [pc, #36]	@ (800a2fc <LCD_IO_Init+0xc0>)
 800a2d8:	f000 ffa4 	bl	800b224 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 800a2dc:	2001      	movs	r0, #1
 800a2de:	f7f7 faa9 	bl	8001834 <HAL_Delay>
  LCD_RST_HIGH();
 800a2e2:	2201      	movs	r2, #1
 800a2e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800a2e8:	4804      	ldr	r0, [pc, #16]	@ (800a2fc <LCD_IO_Init+0xc0>)
 800a2ea:	f000 ff9b 	bl	800b224 <HAL_GPIO_WritePin>
  return ret;
 800a2ee:	697b      	ldr	r3, [r7, #20]
}
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	3718      	adds	r7, #24
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	bd80      	pop	{r7, pc}
 800a2f8:	48001c00 	.word	0x48001c00
 800a2fc:	48000800 	.word	0x48000800

0800a300 <LCD_IO_DeInit>:
/**
  * @brief  DeInitializes LCD low level
  * @retval BSP status
  */
static int32_t LCD_IO_DeInit(void)
{
 800a300:	b580      	push	{r7, lr}
 800a302:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(LCD_CS_GPIO_PORT, LCD_CS_PIN);
 800a304:	2101      	movs	r1, #1
 800a306:	4808      	ldr	r0, [pc, #32]	@ (800a328 <LCD_IO_DeInit+0x28>)
 800a308:	f000 fe96 	bl	800b038 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(LCD_DC_GPIO_PORT, LCD_DC_PIN);
 800a30c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a310:	4806      	ldr	r0, [pc, #24]	@ (800a32c <LCD_IO_DeInit+0x2c>)
 800a312:	f000 fe91 	bl	800b038 <HAL_GPIO_DeInit>
  /* Uninitialize LCD Reset Pin */  
  HAL_GPIO_DeInit(LCD_RST_GPIO_PORT, LCD_RST_PIN);
 800a316:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800a31a:	4804      	ldr	r0, [pc, #16]	@ (800a32c <LCD_IO_DeInit+0x2c>)
 800a31c:	f000 fe8c 	bl	800b038 <HAL_GPIO_DeInit>

  return BSP_ERROR_NONE;
 800a320:	2300      	movs	r3, #0
}
 800a322:	4618      	mov	r0, r3
 800a324:	bd80      	pop	{r7, pc}
 800a326:	bf00      	nop
 800a328:	48001c00 	.word	0x48001c00
 800a32c:	48000800 	.word	0x48000800

0800a330 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800a330:	b480      	push	{r7}
 800a332:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 800a334:	4b07      	ldr	r3, [pc, #28]	@ (800a354 <SystemInit+0x24>)
 800a336:	2200      	movs	r2, #0
 800a338:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 800a33a:	4b06      	ldr	r3, [pc, #24]	@ (800a354 <SystemInit+0x24>)
 800a33c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a340:	4a04      	ldr	r2, [pc, #16]	@ (800a354 <SystemInit+0x24>)
 800a342:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a346:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  RCC->CR &= 0xFFFBFFFFU;

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
#endif
}
 800a34a:	bf00      	nop
 800a34c:	46bd      	mov	sp, r7
 800a34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a352:	4770      	bx	lr
 800a354:	e000ed00 	.word	0xe000ed00

0800a358 <LL_DBGMCU_EnableDBGSleepMode>:
{
 800a358:	b480      	push	{r7}
 800a35a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 800a35c:	4b05      	ldr	r3, [pc, #20]	@ (800a374 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 800a35e:	685b      	ldr	r3, [r3, #4]
 800a360:	4a04      	ldr	r2, [pc, #16]	@ (800a374 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 800a362:	f043 0301 	orr.w	r3, r3, #1
 800a366:	6053      	str	r3, [r2, #4]
}
 800a368:	bf00      	nop
 800a36a:	46bd      	mov	sp, r7
 800a36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a370:	4770      	bx	lr
 800a372:	bf00      	nop
 800a374:	e0042000 	.word	0xe0042000

0800a378 <LL_DBGMCU_EnableDBGStopMode>:
{
 800a378:	b480      	push	{r7}
 800a37a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800a37c:	4b05      	ldr	r3, [pc, #20]	@ (800a394 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 800a37e:	685b      	ldr	r3, [r3, #4]
 800a380:	4a04      	ldr	r2, [pc, #16]	@ (800a394 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 800a382:	f043 0302 	orr.w	r3, r3, #2
 800a386:	6053      	str	r3, [r2, #4]
}
 800a388:	bf00      	nop
 800a38a:	46bd      	mov	sp, r7
 800a38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a390:	4770      	bx	lr
 800a392:	bf00      	nop
 800a394:	e0042000 	.word	0xe0042000

0800a398 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	b082      	sub	sp, #8
 800a39c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800a39e:	2300      	movs	r3, #0
 800a3a0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800a3a2:	4b0c      	ldr	r3, [pc, #48]	@ (800a3d4 <HAL_Init+0x3c>)
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	4a0b      	ldr	r2, [pc, #44]	@ (800a3d4 <HAL_Init+0x3c>)
 800a3a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a3ac:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a3ae:	2003      	movs	r0, #3
 800a3b0:	f000 f9c0 	bl	800a734 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800a3b4:	2000      	movs	r0, #0
 800a3b6:	f000 f80f 	bl	800a3d8 <HAL_InitTick>
 800a3ba:	4603      	mov	r3, r0
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d002      	beq.n	800a3c6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	71fb      	strb	r3, [r7, #7]
 800a3c4:	e001      	b.n	800a3ca <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800a3c6:	f7f8 ff26 	bl	8003216 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800a3ca:	79fb      	ldrb	r3, [r7, #7]
}
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	3708      	adds	r7, #8
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	bd80      	pop	{r7, pc}
 800a3d4:	58004000 	.word	0x58004000

0800a3d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b084      	sub	sp, #16
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 800a3e4:	4b17      	ldr	r3, [pc, #92]	@ (800a444 <HAL_InitTick+0x6c>)
 800a3e6:	781b      	ldrb	r3, [r3, #0]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d024      	beq.n	800a436 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800a3ec:	f002 f962 	bl	800c6b4 <HAL_RCC_GetHCLKFreq>
 800a3f0:	4602      	mov	r2, r0
 800a3f2:	4b14      	ldr	r3, [pc, #80]	@ (800a444 <HAL_InitTick+0x6c>)
 800a3f4:	781b      	ldrb	r3, [r3, #0]
 800a3f6:	4619      	mov	r1, r3
 800a3f8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800a3fc:	fbb3 f3f1 	udiv	r3, r3, r1
 800a400:	fbb2 f3f3 	udiv	r3, r2, r3
 800a404:	4618      	mov	r0, r3
 800a406:	f000 f9d6 	bl	800a7b6 <HAL_SYSTICK_Config>
 800a40a:	4603      	mov	r3, r0
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d10f      	bne.n	800a430 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	2b0f      	cmp	r3, #15
 800a414:	d809      	bhi.n	800a42a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800a416:	2200      	movs	r2, #0
 800a418:	6879      	ldr	r1, [r7, #4]
 800a41a:	f04f 30ff 	mov.w	r0, #4294967295
 800a41e:	f000 f994 	bl	800a74a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800a422:	4a09      	ldr	r2, [pc, #36]	@ (800a448 <HAL_InitTick+0x70>)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	6013      	str	r3, [r2, #0]
 800a428:	e007      	b.n	800a43a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800a42a:	2301      	movs	r3, #1
 800a42c:	73fb      	strb	r3, [r7, #15]
 800a42e:	e004      	b.n	800a43a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 800a430:	2301      	movs	r3, #1
 800a432:	73fb      	strb	r3, [r7, #15]
 800a434:	e001      	b.n	800a43a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 800a436:	2301      	movs	r3, #1
 800a438:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800a43a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a43c:	4618      	mov	r0, r3
 800a43e:	3710      	adds	r7, #16
 800a440:	46bd      	mov	sp, r7
 800a442:	bd80      	pop	{r7, pc}
 800a444:	20000210 	.word	0x20000210
 800a448:	2000020c 	.word	0x2000020c

0800a44c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a44c:	b480      	push	{r7}
 800a44e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800a450:	4b06      	ldr	r3, [pc, #24]	@ (800a46c <HAL_IncTick+0x20>)
 800a452:	781b      	ldrb	r3, [r3, #0]
 800a454:	461a      	mov	r2, r3
 800a456:	4b06      	ldr	r3, [pc, #24]	@ (800a470 <HAL_IncTick+0x24>)
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	4413      	add	r3, r2
 800a45c:	4a04      	ldr	r2, [pc, #16]	@ (800a470 <HAL_IncTick+0x24>)
 800a45e:	6013      	str	r3, [r2, #0]
}
 800a460:	bf00      	nop
 800a462:	46bd      	mov	sp, r7
 800a464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a468:	4770      	bx	lr
 800a46a:	bf00      	nop
 800a46c:	20000210 	.word	0x20000210
 800a470:	20001370 	.word	0x20001370

0800a474 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a474:	b480      	push	{r7}
 800a476:	af00      	add	r7, sp, #0
  return uwTick;
 800a478:	4b03      	ldr	r3, [pc, #12]	@ (800a488 <HAL_GetTick+0x14>)
 800a47a:	681b      	ldr	r3, [r3, #0]
}
 800a47c:	4618      	mov	r0, r3
 800a47e:	46bd      	mov	sp, r7
 800a480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a484:	4770      	bx	lr
 800a486:	bf00      	nop
 800a488:	20001370 	.word	0x20001370

0800a48c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 800a48c:	b480      	push	{r7}
 800a48e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 800a490:	4b03      	ldr	r3, [pc, #12]	@ (800a4a0 <HAL_GetTickPrio+0x14>)
 800a492:	681b      	ldr	r3, [r3, #0]
}
 800a494:	4618      	mov	r0, r3
 800a496:	46bd      	mov	sp, r7
 800a498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49c:	4770      	bx	lr
 800a49e:	bf00      	nop
 800a4a0:	2000020c 	.word	0x2000020c

0800a4a4 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	af00      	add	r7, sp, #0
  return uwTickFreq;
 800a4a8:	4b03      	ldr	r3, [pc, #12]	@ (800a4b8 <HAL_GetTickFreq+0x14>)
 800a4aa:	781b      	ldrb	r3, [r3, #0]
}
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b4:	4770      	bx	lr
 800a4b6:	bf00      	nop
 800a4b8:	20000210 	.word	0x20000210

0800a4bc <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 800a4c0:	f7ff ff4a 	bl	800a358 <LL_DBGMCU_EnableDBGSleepMode>
}
 800a4c4:	bf00      	nop
 800a4c6:	bd80      	pop	{r7, pc}

0800a4c8 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 800a4cc:	f7ff ff54 	bl	800a378 <LL_DBGMCU_EnableDBGStopMode>
}
 800a4d0:	bf00      	nop
 800a4d2:	bd80      	pop	{r7, pc}

0800a4d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a4d4:	b480      	push	{r7}
 800a4d6:	b085      	sub	sp, #20
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	f003 0307 	and.w	r3, r3, #7
 800a4e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a4e4:	4b0c      	ldr	r3, [pc, #48]	@ (800a518 <__NVIC_SetPriorityGrouping+0x44>)
 800a4e6:	68db      	ldr	r3, [r3, #12]
 800a4e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a4ea:	68ba      	ldr	r2, [r7, #8]
 800a4ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800a4f0:	4013      	ands	r3, r2
 800a4f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a4f8:	68bb      	ldr	r3, [r7, #8]
 800a4fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a4fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800a500:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a504:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a506:	4a04      	ldr	r2, [pc, #16]	@ (800a518 <__NVIC_SetPriorityGrouping+0x44>)
 800a508:	68bb      	ldr	r3, [r7, #8]
 800a50a:	60d3      	str	r3, [r2, #12]
}
 800a50c:	bf00      	nop
 800a50e:	3714      	adds	r7, #20
 800a510:	46bd      	mov	sp, r7
 800a512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a516:	4770      	bx	lr
 800a518:	e000ed00 	.word	0xe000ed00

0800a51c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a51c:	b480      	push	{r7}
 800a51e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a520:	4b04      	ldr	r3, [pc, #16]	@ (800a534 <__NVIC_GetPriorityGrouping+0x18>)
 800a522:	68db      	ldr	r3, [r3, #12]
 800a524:	0a1b      	lsrs	r3, r3, #8
 800a526:	f003 0307 	and.w	r3, r3, #7
}
 800a52a:	4618      	mov	r0, r3
 800a52c:	46bd      	mov	sp, r7
 800a52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a532:	4770      	bx	lr
 800a534:	e000ed00 	.word	0xe000ed00

0800a538 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a538:	b480      	push	{r7}
 800a53a:	b083      	sub	sp, #12
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	4603      	mov	r3, r0
 800a540:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a546:	2b00      	cmp	r3, #0
 800a548:	db0b      	blt.n	800a562 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a54a:	79fb      	ldrb	r3, [r7, #7]
 800a54c:	f003 021f 	and.w	r2, r3, #31
 800a550:	4907      	ldr	r1, [pc, #28]	@ (800a570 <__NVIC_EnableIRQ+0x38>)
 800a552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a556:	095b      	lsrs	r3, r3, #5
 800a558:	2001      	movs	r0, #1
 800a55a:	fa00 f202 	lsl.w	r2, r0, r2
 800a55e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a562:	bf00      	nop
 800a564:	370c      	adds	r7, #12
 800a566:	46bd      	mov	sp, r7
 800a568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a56c:	4770      	bx	lr
 800a56e:	bf00      	nop
 800a570:	e000e100 	.word	0xe000e100

0800a574 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800a574:	b480      	push	{r7}
 800a576:	b083      	sub	sp, #12
 800a578:	af00      	add	r7, sp, #0
 800a57a:	4603      	mov	r3, r0
 800a57c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a57e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a582:	2b00      	cmp	r3, #0
 800a584:	db12      	blt.n	800a5ac <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a586:	79fb      	ldrb	r3, [r7, #7]
 800a588:	f003 021f 	and.w	r2, r3, #31
 800a58c:	490a      	ldr	r1, [pc, #40]	@ (800a5b8 <__NVIC_DisableIRQ+0x44>)
 800a58e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a592:	095b      	lsrs	r3, r3, #5
 800a594:	2001      	movs	r0, #1
 800a596:	fa00 f202 	lsl.w	r2, r0, r2
 800a59a:	3320      	adds	r3, #32
 800a59c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800a5a0:	f3bf 8f4f 	dsb	sy
}
 800a5a4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a5a6:	f3bf 8f6f 	isb	sy
}
 800a5aa:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800a5ac:	bf00      	nop
 800a5ae:	370c      	adds	r7, #12
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b6:	4770      	bx	lr
 800a5b8:	e000e100 	.word	0xe000e100

0800a5bc <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800a5bc:	b480      	push	{r7}
 800a5be:	b083      	sub	sp, #12
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	4603      	mov	r3, r0
 800a5c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a5c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	db0c      	blt.n	800a5e8 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a5ce:	79fb      	ldrb	r3, [r7, #7]
 800a5d0:	f003 021f 	and.w	r2, r3, #31
 800a5d4:	4907      	ldr	r1, [pc, #28]	@ (800a5f4 <__NVIC_SetPendingIRQ+0x38>)
 800a5d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a5da:	095b      	lsrs	r3, r3, #5
 800a5dc:	2001      	movs	r0, #1
 800a5de:	fa00 f202 	lsl.w	r2, r0, r2
 800a5e2:	3340      	adds	r3, #64	@ 0x40
 800a5e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800a5e8:	bf00      	nop
 800a5ea:	370c      	adds	r7, #12
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f2:	4770      	bx	lr
 800a5f4:	e000e100 	.word	0xe000e100

0800a5f8 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800a5f8:	b480      	push	{r7}
 800a5fa:	b083      	sub	sp, #12
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	4603      	mov	r3, r0
 800a600:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a606:	2b00      	cmp	r3, #0
 800a608:	db0c      	blt.n	800a624 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a60a:	79fb      	ldrb	r3, [r7, #7]
 800a60c:	f003 021f 	and.w	r2, r3, #31
 800a610:	4907      	ldr	r1, [pc, #28]	@ (800a630 <__NVIC_ClearPendingIRQ+0x38>)
 800a612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a616:	095b      	lsrs	r3, r3, #5
 800a618:	2001      	movs	r0, #1
 800a61a:	fa00 f202 	lsl.w	r2, r0, r2
 800a61e:	3360      	adds	r3, #96	@ 0x60
 800a620:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800a624:	bf00      	nop
 800a626:	370c      	adds	r7, #12
 800a628:	46bd      	mov	sp, r7
 800a62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62e:	4770      	bx	lr
 800a630:	e000e100 	.word	0xe000e100

0800a634 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a634:	b480      	push	{r7}
 800a636:	b083      	sub	sp, #12
 800a638:	af00      	add	r7, sp, #0
 800a63a:	4603      	mov	r3, r0
 800a63c:	6039      	str	r1, [r7, #0]
 800a63e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a644:	2b00      	cmp	r3, #0
 800a646:	db0a      	blt.n	800a65e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a648:	683b      	ldr	r3, [r7, #0]
 800a64a:	b2da      	uxtb	r2, r3
 800a64c:	490c      	ldr	r1, [pc, #48]	@ (800a680 <__NVIC_SetPriority+0x4c>)
 800a64e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a652:	0112      	lsls	r2, r2, #4
 800a654:	b2d2      	uxtb	r2, r2
 800a656:	440b      	add	r3, r1
 800a658:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a65c:	e00a      	b.n	800a674 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	b2da      	uxtb	r2, r3
 800a662:	4908      	ldr	r1, [pc, #32]	@ (800a684 <__NVIC_SetPriority+0x50>)
 800a664:	79fb      	ldrb	r3, [r7, #7]
 800a666:	f003 030f 	and.w	r3, r3, #15
 800a66a:	3b04      	subs	r3, #4
 800a66c:	0112      	lsls	r2, r2, #4
 800a66e:	b2d2      	uxtb	r2, r2
 800a670:	440b      	add	r3, r1
 800a672:	761a      	strb	r2, [r3, #24]
}
 800a674:	bf00      	nop
 800a676:	370c      	adds	r7, #12
 800a678:	46bd      	mov	sp, r7
 800a67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67e:	4770      	bx	lr
 800a680:	e000e100 	.word	0xe000e100
 800a684:	e000ed00 	.word	0xe000ed00

0800a688 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a688:	b480      	push	{r7}
 800a68a:	b089      	sub	sp, #36	@ 0x24
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	60f8      	str	r0, [r7, #12]
 800a690:	60b9      	str	r1, [r7, #8]
 800a692:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	f003 0307 	and.w	r3, r3, #7
 800a69a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a69c:	69fb      	ldr	r3, [r7, #28]
 800a69e:	f1c3 0307 	rsb	r3, r3, #7
 800a6a2:	2b04      	cmp	r3, #4
 800a6a4:	bf28      	it	cs
 800a6a6:	2304      	movcs	r3, #4
 800a6a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a6aa:	69fb      	ldr	r3, [r7, #28]
 800a6ac:	3304      	adds	r3, #4
 800a6ae:	2b06      	cmp	r3, #6
 800a6b0:	d902      	bls.n	800a6b8 <NVIC_EncodePriority+0x30>
 800a6b2:	69fb      	ldr	r3, [r7, #28]
 800a6b4:	3b03      	subs	r3, #3
 800a6b6:	e000      	b.n	800a6ba <NVIC_EncodePriority+0x32>
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a6bc:	f04f 32ff 	mov.w	r2, #4294967295
 800a6c0:	69bb      	ldr	r3, [r7, #24]
 800a6c2:	fa02 f303 	lsl.w	r3, r2, r3
 800a6c6:	43da      	mvns	r2, r3
 800a6c8:	68bb      	ldr	r3, [r7, #8]
 800a6ca:	401a      	ands	r2, r3
 800a6cc:	697b      	ldr	r3, [r7, #20]
 800a6ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a6d0:	f04f 31ff 	mov.w	r1, #4294967295
 800a6d4:	697b      	ldr	r3, [r7, #20]
 800a6d6:	fa01 f303 	lsl.w	r3, r1, r3
 800a6da:	43d9      	mvns	r1, r3
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a6e0:	4313      	orrs	r3, r2
         );
}
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	3724      	adds	r7, #36	@ 0x24
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ec:	4770      	bx	lr
	...

0800a6f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	b082      	sub	sp, #8
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	3b01      	subs	r3, #1
 800a6fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a700:	d301      	bcc.n	800a706 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a702:	2301      	movs	r3, #1
 800a704:	e00f      	b.n	800a726 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a706:	4a0a      	ldr	r2, [pc, #40]	@ (800a730 <SysTick_Config+0x40>)
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	3b01      	subs	r3, #1
 800a70c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a70e:	210f      	movs	r1, #15
 800a710:	f04f 30ff 	mov.w	r0, #4294967295
 800a714:	f7ff ff8e 	bl	800a634 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a718:	4b05      	ldr	r3, [pc, #20]	@ (800a730 <SysTick_Config+0x40>)
 800a71a:	2200      	movs	r2, #0
 800a71c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a71e:	4b04      	ldr	r3, [pc, #16]	@ (800a730 <SysTick_Config+0x40>)
 800a720:	2207      	movs	r2, #7
 800a722:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a724:	2300      	movs	r3, #0
}
 800a726:	4618      	mov	r0, r3
 800a728:	3708      	adds	r7, #8
 800a72a:	46bd      	mov	sp, r7
 800a72c:	bd80      	pop	{r7, pc}
 800a72e:	bf00      	nop
 800a730:	e000e010 	.word	0xe000e010

0800a734 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a734:	b580      	push	{r7, lr}
 800a736:	b082      	sub	sp, #8
 800a738:	af00      	add	r7, sp, #0
 800a73a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a73c:	6878      	ldr	r0, [r7, #4]
 800a73e:	f7ff fec9 	bl	800a4d4 <__NVIC_SetPriorityGrouping>
}
 800a742:	bf00      	nop
 800a744:	3708      	adds	r7, #8
 800a746:	46bd      	mov	sp, r7
 800a748:	bd80      	pop	{r7, pc}

0800a74a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a74a:	b580      	push	{r7, lr}
 800a74c:	b086      	sub	sp, #24
 800a74e:	af00      	add	r7, sp, #0
 800a750:	4603      	mov	r3, r0
 800a752:	60b9      	str	r1, [r7, #8]
 800a754:	607a      	str	r2, [r7, #4]
 800a756:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a758:	f7ff fee0 	bl	800a51c <__NVIC_GetPriorityGrouping>
 800a75c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a75e:	687a      	ldr	r2, [r7, #4]
 800a760:	68b9      	ldr	r1, [r7, #8]
 800a762:	6978      	ldr	r0, [r7, #20]
 800a764:	f7ff ff90 	bl	800a688 <NVIC_EncodePriority>
 800a768:	4602      	mov	r2, r0
 800a76a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a76e:	4611      	mov	r1, r2
 800a770:	4618      	mov	r0, r3
 800a772:	f7ff ff5f 	bl	800a634 <__NVIC_SetPriority>
}
 800a776:	bf00      	nop
 800a778:	3718      	adds	r7, #24
 800a77a:	46bd      	mov	sp, r7
 800a77c:	bd80      	pop	{r7, pc}

0800a77e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a77e:	b580      	push	{r7, lr}
 800a780:	b082      	sub	sp, #8
 800a782:	af00      	add	r7, sp, #0
 800a784:	4603      	mov	r3, r0
 800a786:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a788:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a78c:	4618      	mov	r0, r3
 800a78e:	f7ff fed3 	bl	800a538 <__NVIC_EnableIRQ>
}
 800a792:	bf00      	nop
 800a794:	3708      	adds	r7, #8
 800a796:	46bd      	mov	sp, r7
 800a798:	bd80      	pop	{r7, pc}

0800a79a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800a79a:	b580      	push	{r7, lr}
 800a79c:	b082      	sub	sp, #8
 800a79e:	af00      	add	r7, sp, #0
 800a7a0:	4603      	mov	r3, r0
 800a7a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800a7a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a7a8:	4618      	mov	r0, r3
 800a7aa:	f7ff fee3 	bl	800a574 <__NVIC_DisableIRQ>
}
 800a7ae:	bf00      	nop
 800a7b0:	3708      	adds	r7, #8
 800a7b2:	46bd      	mov	sp, r7
 800a7b4:	bd80      	pop	{r7, pc}

0800a7b6 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a7b6:	b580      	push	{r7, lr}
 800a7b8:	b082      	sub	sp, #8
 800a7ba:	af00      	add	r7, sp, #0
 800a7bc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800a7be:	6878      	ldr	r0, [r7, #4]
 800a7c0:	f7ff ff96 	bl	800a6f0 <SysTick_Config>
 800a7c4:	4603      	mov	r3, r0
}
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	3708      	adds	r7, #8
 800a7ca:	46bd      	mov	sp, r7
 800a7cc:	bd80      	pop	{r7, pc}

0800a7ce <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800a7ce:	b580      	push	{r7, lr}
 800a7d0:	b082      	sub	sp, #8
 800a7d2:	af00      	add	r7, sp, #0
 800a7d4:	4603      	mov	r3, r0
 800a7d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 800a7d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a7dc:	4618      	mov	r0, r3
 800a7de:	f7ff feed 	bl	800a5bc <__NVIC_SetPendingIRQ>
}
 800a7e2:	bf00      	nop
 800a7e4:	3708      	adds	r7, #8
 800a7e6:	46bd      	mov	sp, r7
 800a7e8:	bd80      	pop	{r7, pc}

0800a7ea <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800a7ea:	b580      	push	{r7, lr}
 800a7ec:	b082      	sub	sp, #8
 800a7ee:	af00      	add	r7, sp, #0
 800a7f0:	4603      	mov	r3, r0
 800a7f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 800a7f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	f7ff fefd 	bl	800a5f8 <__NVIC_ClearPendingIRQ>
}
 800a7fe:	bf00      	nop
 800a800:	3708      	adds	r7, #8
 800a802:	46bd      	mov	sp, r7
 800a804:	bd80      	pop	{r7, pc}
	...

0800a808 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a808:	b580      	push	{r7, lr}
 800a80a:	b084      	sub	sp, #16
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d101      	bne.n	800a81a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800a816:	2301      	movs	r3, #1
 800a818:	e08e      	b.n	800a938 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	461a      	mov	r2, r3
 800a820:	4b47      	ldr	r3, [pc, #284]	@ (800a940 <HAL_DMA_Init+0x138>)
 800a822:	429a      	cmp	r2, r3
 800a824:	d80f      	bhi.n	800a846 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	461a      	mov	r2, r3
 800a82c:	4b45      	ldr	r3, [pc, #276]	@ (800a944 <HAL_DMA_Init+0x13c>)
 800a82e:	4413      	add	r3, r2
 800a830:	4a45      	ldr	r2, [pc, #276]	@ (800a948 <HAL_DMA_Init+0x140>)
 800a832:	fba2 2303 	umull	r2, r3, r2, r3
 800a836:	091b      	lsrs	r3, r3, #4
 800a838:	009a      	lsls	r2, r3, #2
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	4a42      	ldr	r2, [pc, #264]	@ (800a94c <HAL_DMA_Init+0x144>)
 800a842:	641a      	str	r2, [r3, #64]	@ 0x40
 800a844:	e00e      	b.n	800a864 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	461a      	mov	r2, r3
 800a84c:	4b40      	ldr	r3, [pc, #256]	@ (800a950 <HAL_DMA_Init+0x148>)
 800a84e:	4413      	add	r3, r2
 800a850:	4a3d      	ldr	r2, [pc, #244]	@ (800a948 <HAL_DMA_Init+0x140>)
 800a852:	fba2 2303 	umull	r2, r3, r2, r3
 800a856:	091b      	lsrs	r3, r3, #4
 800a858:	009a      	lsls	r2, r3, #2
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	4a3c      	ldr	r2, [pc, #240]	@ (800a954 <HAL_DMA_Init+0x14c>)
 800a862:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	2202      	movs	r2, #2
 800a868:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800a87a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a87e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800a888:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	691b      	ldr	r3, [r3, #16]
 800a88e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a894:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	699b      	ldr	r3, [r3, #24]
 800a89a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a8a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	6a1b      	ldr	r3, [r3, #32]
 800a8a6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800a8a8:	68fa      	ldr	r2, [r7, #12]
 800a8aa:	4313      	orrs	r3, r2
 800a8ac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	68fa      	ldr	r2, [r7, #12]
 800a8b4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800a8b6:	6878      	ldr	r0, [r7, #4]
 800a8b8:	f000 f9bc 	bl	800ac34 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	689b      	ldr	r3, [r3, #8]
 800a8c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a8c4:	d102      	bne.n	800a8cc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	685a      	ldr	r2, [r3, #4]
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a8d4:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800a8d8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a8de:	687a      	ldr	r2, [r7, #4]
 800a8e0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a8e2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	685b      	ldr	r3, [r3, #4]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d010      	beq.n	800a90e <HAL_DMA_Init+0x106>
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	685b      	ldr	r3, [r3, #4]
 800a8f0:	2b04      	cmp	r3, #4
 800a8f2:	d80c      	bhi.n	800a90e <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	f000 f9db 	bl	800acb0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8fe:	2200      	movs	r2, #0
 800a900:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a906:	687a      	ldr	r2, [r7, #4]
 800a908:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a90a:	605a      	str	r2, [r3, #4]
 800a90c:	e008      	b.n	800a920 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	2200      	movs	r2, #0
 800a912:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	2200      	movs	r2, #0
 800a918:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	2200      	movs	r2, #0
 800a91e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	2200      	movs	r2, #0
 800a924:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	2201      	movs	r2, #1
 800a92a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	2200      	movs	r2, #0
 800a932:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800a936:	2300      	movs	r3, #0
}
 800a938:	4618      	mov	r0, r3
 800a93a:	3710      	adds	r7, #16
 800a93c:	46bd      	mov	sp, r7
 800a93e:	bd80      	pop	{r7, pc}
 800a940:	40020407 	.word	0x40020407
 800a944:	bffdfff8 	.word	0xbffdfff8
 800a948:	cccccccd 	.word	0xcccccccd
 800a94c:	40020000 	.word	0x40020000
 800a950:	bffdfbf8 	.word	0xbffdfbf8
 800a954:	40020400 	.word	0x40020400

0800a958 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a958:	b480      	push	{r7}
 800a95a:	b083      	sub	sp, #12
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	2b00      	cmp	r3, #0
 800a964:	d101      	bne.n	800a96a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800a966:	2301      	movs	r3, #1
 800a968:	e04f      	b.n	800aa0a <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a970:	b2db      	uxtb	r3, r3
 800a972:	2b02      	cmp	r3, #2
 800a974:	d008      	beq.n	800a988 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	2204      	movs	r2, #4
 800a97a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	2200      	movs	r2, #0
 800a980:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800a984:	2301      	movs	r3, #1
 800a986:	e040      	b.n	800aa0a <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	681a      	ldr	r2, [r3, #0]
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	f022 020e 	bic.w	r2, r2, #14
 800a996:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a99c:	681a      	ldr	r2, [r3, #0]
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a9a2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a9a6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	681a      	ldr	r2, [r3, #0]
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	f022 0201 	bic.w	r2, r2, #1
 800a9b6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9bc:	f003 021c 	and.w	r2, r3, #28
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9c4:	2101      	movs	r1, #1
 800a9c6:	fa01 f202 	lsl.w	r2, r1, r2
 800a9ca:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a9d0:	687a      	ldr	r2, [r7, #4]
 800a9d2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a9d4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d00c      	beq.n	800a9f8 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9e2:	681a      	ldr	r2, [r3, #0]
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a9ec:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9f2:	687a      	ldr	r2, [r7, #4]
 800a9f4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a9f6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	2201      	movs	r2, #1
 800a9fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	2200      	movs	r2, #0
 800aa04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 800aa08:	2300      	movs	r3, #0
}
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	370c      	adds	r7, #12
 800aa0e:	46bd      	mov	sp, r7
 800aa10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa14:	4770      	bx	lr

0800aa16 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800aa16:	b580      	push	{r7, lr}
 800aa18:	b084      	sub	sp, #16
 800aa1a:	af00      	add	r7, sp, #0
 800aa1c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aa1e:	2300      	movs	r3, #0
 800aa20:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800aa28:	b2db      	uxtb	r3, r3
 800aa2a:	2b02      	cmp	r3, #2
 800aa2c:	d005      	beq.n	800aa3a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	2204      	movs	r2, #4
 800aa32:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800aa34:	2301      	movs	r3, #1
 800aa36:	73fb      	strb	r3, [r7, #15]
 800aa38:	e047      	b.n	800aaca <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	681a      	ldr	r2, [r3, #0]
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	f022 020e 	bic.w	r2, r2, #14
 800aa48:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	681a      	ldr	r2, [r3, #0]
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	f022 0201 	bic.w	r2, r2, #1
 800aa58:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa5e:	681a      	ldr	r2, [r3, #0]
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa64:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800aa68:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa6e:	f003 021c 	and.w	r2, r3, #28
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa76:	2101      	movs	r1, #1
 800aa78:	fa01 f202 	lsl.w	r2, r1, r2
 800aa7c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa82:	687a      	ldr	r2, [r7, #4]
 800aa84:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800aa86:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d00c      	beq.n	800aaaa <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa94:	681a      	ldr	r2, [r3, #0]
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa9a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800aa9e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aaa4:	687a      	ldr	r2, [r7, #4]
 800aaa6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800aaa8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	2201      	movs	r2, #1
 800aaae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	2200      	movs	r2, #0
 800aab6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d003      	beq.n	800aaca <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aac6:	6878      	ldr	r0, [r7, #4]
 800aac8:	4798      	blx	r3
    }
  }
  return status;
 800aaca:	7bfb      	ldrb	r3, [r7, #15]
}
 800aacc:	4618      	mov	r0, r3
 800aace:	3710      	adds	r7, #16
 800aad0:	46bd      	mov	sp, r7
 800aad2:	bd80      	pop	{r7, pc}

0800aad4 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b084      	sub	sp, #16
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aaf0:	f003 031c 	and.w	r3, r3, #28
 800aaf4:	2204      	movs	r2, #4
 800aaf6:	409a      	lsls	r2, r3
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	4013      	ands	r3, r2
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d026      	beq.n	800ab4e <HAL_DMA_IRQHandler+0x7a>
 800ab00:	68bb      	ldr	r3, [r7, #8]
 800ab02:	f003 0304 	and.w	r3, r3, #4
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d021      	beq.n	800ab4e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	f003 0320 	and.w	r3, r3, #32
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d107      	bne.n	800ab28 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	681a      	ldr	r2, [r3, #0]
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	f022 0204 	bic.w	r2, r2, #4
 800ab26:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab2c:	f003 021c 	and.w	r2, r3, #28
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab34:	2104      	movs	r1, #4
 800ab36:	fa01 f202 	lsl.w	r2, r1, r2
 800ab3a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d071      	beq.n	800ac28 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab48:	6878      	ldr	r0, [r7, #4]
 800ab4a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800ab4c:	e06c      	b.n	800ac28 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab52:	f003 031c 	and.w	r3, r3, #28
 800ab56:	2202      	movs	r2, #2
 800ab58:	409a      	lsls	r2, r3
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	4013      	ands	r3, r2
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d02e      	beq.n	800abc0 <HAL_DMA_IRQHandler+0xec>
 800ab62:	68bb      	ldr	r3, [r7, #8]
 800ab64:	f003 0302 	and.w	r3, r3, #2
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d029      	beq.n	800abc0 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	f003 0320 	and.w	r3, r3, #32
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d10b      	bne.n	800ab92 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	681a      	ldr	r2, [r3, #0]
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	f022 020a 	bic.w	r2, r2, #10
 800ab88:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	2201      	movs	r2, #1
 800ab8e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab96:	f003 021c 	and.w	r2, r3, #28
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab9e:	2102      	movs	r1, #2
 800aba0:	fa01 f202 	lsl.w	r2, r1, r2
 800aba4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	2200      	movs	r2, #0
 800abaa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d038      	beq.n	800ac28 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abba:	6878      	ldr	r0, [r7, #4]
 800abbc:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800abbe:	e033      	b.n	800ac28 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abc4:	f003 031c 	and.w	r3, r3, #28
 800abc8:	2208      	movs	r2, #8
 800abca:	409a      	lsls	r2, r3
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	4013      	ands	r3, r2
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d02a      	beq.n	800ac2a <HAL_DMA_IRQHandler+0x156>
 800abd4:	68bb      	ldr	r3, [r7, #8]
 800abd6:	f003 0308 	and.w	r3, r3, #8
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d025      	beq.n	800ac2a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	681a      	ldr	r2, [r3, #0]
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	f022 020e 	bic.w	r2, r2, #14
 800abec:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abf2:	f003 021c 	and.w	r2, r3, #28
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abfa:	2101      	movs	r1, #1
 800abfc:	fa01 f202 	lsl.w	r2, r1, r2
 800ac00:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	2201      	movs	r2, #1
 800ac06:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	2201      	movs	r2, #1
 800ac0c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2200      	movs	r2, #0
 800ac14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d004      	beq.n	800ac2a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac24:	6878      	ldr	r0, [r7, #4]
 800ac26:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800ac28:	bf00      	nop
 800ac2a:	bf00      	nop
}
 800ac2c:	3710      	adds	r7, #16
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	bd80      	pop	{r7, pc}
	...

0800ac34 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800ac34:	b480      	push	{r7}
 800ac36:	b085      	sub	sp, #20
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	461a      	mov	r2, r3
 800ac42:	4b17      	ldr	r3, [pc, #92]	@ (800aca0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800ac44:	429a      	cmp	r2, r3
 800ac46:	d80a      	bhi.n	800ac5e <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac4c:	089b      	lsrs	r3, r3, #2
 800ac4e:	009b      	lsls	r3, r3, #2
 800ac50:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ac54:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 800ac58:	687a      	ldr	r2, [r7, #4]
 800ac5a:	6493      	str	r3, [r2, #72]	@ 0x48
 800ac5c:	e007      	b.n	800ac6e <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac62:	089b      	lsrs	r3, r3, #2
 800ac64:	009a      	lsls	r2, r3, #2
 800ac66:	4b0f      	ldr	r3, [pc, #60]	@ (800aca4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800ac68:	4413      	add	r3, r2
 800ac6a:	687a      	ldr	r2, [r7, #4]
 800ac6c:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	b2db      	uxtb	r3, r3
 800ac74:	3b08      	subs	r3, #8
 800ac76:	4a0c      	ldr	r2, [pc, #48]	@ (800aca8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800ac78:	fba2 2303 	umull	r2, r3, r2, r3
 800ac7c:	091b      	lsrs	r3, r3, #4
 800ac7e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	4a0a      	ldr	r2, [pc, #40]	@ (800acac <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800ac84:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	f003 031f 	and.w	r3, r3, #31
 800ac8c:	2201      	movs	r2, #1
 800ac8e:	409a      	lsls	r2, r3
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800ac94:	bf00      	nop
 800ac96:	3714      	adds	r7, #20
 800ac98:	46bd      	mov	sp, r7
 800ac9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac9e:	4770      	bx	lr
 800aca0:	40020407 	.word	0x40020407
 800aca4:	4002081c 	.word	0x4002081c
 800aca8:	cccccccd 	.word	0xcccccccd
 800acac:	40020880 	.word	0x40020880

0800acb0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800acb0:	b480      	push	{r7}
 800acb2:	b085      	sub	sp, #20
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	685b      	ldr	r3, [r3, #4]
 800acbc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800acc0:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800acc2:	68fa      	ldr	r2, [r7, #12]
 800acc4:	4b0b      	ldr	r3, [pc, #44]	@ (800acf4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800acc6:	4413      	add	r3, r2
 800acc8:	009b      	lsls	r3, r3, #2
 800acca:	461a      	mov	r2, r3
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	4a09      	ldr	r2, [pc, #36]	@ (800acf8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 800acd4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	3b01      	subs	r3, #1
 800acda:	f003 0303 	and.w	r3, r3, #3
 800acde:	2201      	movs	r2, #1
 800ace0:	409a      	lsls	r2, r3
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800ace6:	bf00      	nop
 800ace8:	3714      	adds	r7, #20
 800acea:	46bd      	mov	sp, r7
 800acec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf0:	4770      	bx	lr
 800acf2:	bf00      	nop
 800acf4:	1000823f 	.word	0x1000823f
 800acf8:	40020940 	.word	0x40020940

0800acfc <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 800acfc:	b480      	push	{r7}
 800acfe:	b087      	sub	sp, #28
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	60f8      	str	r0, [r7, #12]
 800ad04:	460b      	mov	r3, r1
 800ad06:	607a      	str	r2, [r7, #4]
 800ad08:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 800ad0e:	7afb      	ldrb	r3, [r7, #11]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d103      	bne.n	800ad1c <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	687a      	ldr	r2, [r7, #4]
 800ad18:	605a      	str	r2, [r3, #4]
      break;
 800ad1a:	e002      	b.n	800ad22 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 800ad1c:	2301      	movs	r3, #1
 800ad1e:	75fb      	strb	r3, [r7, #23]
      break;
 800ad20:	bf00      	nop
  }

  return status;
 800ad22:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad24:	4618      	mov	r0, r3
 800ad26:	371c      	adds	r7, #28
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2e:	4770      	bx	lr

0800ad30 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800ad30:	b480      	push	{r7}
 800ad32:	b083      	sub	sp, #12
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
 800ad38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d101      	bne.n	800ad44 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800ad40:	2301      	movs	r3, #1
 800ad42:	e003      	b.n	800ad4c <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	683a      	ldr	r2, [r7, #0]
 800ad48:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800ad4a:	2300      	movs	r3, #0
  }
}
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	370c      	adds	r7, #12
 800ad50:	46bd      	mov	sp, r7
 800ad52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad56:	4770      	bx	lr

0800ad58 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ad58:	b480      	push	{r7}
 800ad5a:	b087      	sub	sp, #28
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
 800ad60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800ad62:	2300      	movs	r3, #0
 800ad64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800ad66:	e14c      	b.n	800b002 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800ad68:	683b      	ldr	r3, [r7, #0]
 800ad6a:	681a      	ldr	r2, [r3, #0]
 800ad6c:	2101      	movs	r1, #1
 800ad6e:	697b      	ldr	r3, [r7, #20]
 800ad70:	fa01 f303 	lsl.w	r3, r1, r3
 800ad74:	4013      	ands	r3, r2
 800ad76:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	f000 813e 	beq.w	800affc <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800ad80:	683b      	ldr	r3, [r7, #0]
 800ad82:	685b      	ldr	r3, [r3, #4]
 800ad84:	f003 0303 	and.w	r3, r3, #3
 800ad88:	2b01      	cmp	r3, #1
 800ad8a:	d005      	beq.n	800ad98 <HAL_GPIO_Init+0x40>
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	685b      	ldr	r3, [r3, #4]
 800ad90:	f003 0303 	and.w	r3, r3, #3
 800ad94:	2b02      	cmp	r3, #2
 800ad96:	d130      	bne.n	800adfa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	689b      	ldr	r3, [r3, #8]
 800ad9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800ad9e:	697b      	ldr	r3, [r7, #20]
 800ada0:	005b      	lsls	r3, r3, #1
 800ada2:	2203      	movs	r2, #3
 800ada4:	fa02 f303 	lsl.w	r3, r2, r3
 800ada8:	43db      	mvns	r3, r3
 800adaa:	693a      	ldr	r2, [r7, #16]
 800adac:	4013      	ands	r3, r2
 800adae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	68da      	ldr	r2, [r3, #12]
 800adb4:	697b      	ldr	r3, [r7, #20]
 800adb6:	005b      	lsls	r3, r3, #1
 800adb8:	fa02 f303 	lsl.w	r3, r2, r3
 800adbc:	693a      	ldr	r2, [r7, #16]
 800adbe:	4313      	orrs	r3, r2
 800adc0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	693a      	ldr	r2, [r7, #16]
 800adc6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	685b      	ldr	r3, [r3, #4]
 800adcc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800adce:	2201      	movs	r2, #1
 800add0:	697b      	ldr	r3, [r7, #20]
 800add2:	fa02 f303 	lsl.w	r3, r2, r3
 800add6:	43db      	mvns	r3, r3
 800add8:	693a      	ldr	r2, [r7, #16]
 800adda:	4013      	ands	r3, r2
 800addc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800adde:	683b      	ldr	r3, [r7, #0]
 800ade0:	685b      	ldr	r3, [r3, #4]
 800ade2:	091b      	lsrs	r3, r3, #4
 800ade4:	f003 0201 	and.w	r2, r3, #1
 800ade8:	697b      	ldr	r3, [r7, #20]
 800adea:	fa02 f303 	lsl.w	r3, r2, r3
 800adee:	693a      	ldr	r2, [r7, #16]
 800adf0:	4313      	orrs	r3, r2
 800adf2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	693a      	ldr	r2, [r7, #16]
 800adf8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	685b      	ldr	r3, [r3, #4]
 800adfe:	f003 0303 	and.w	r3, r3, #3
 800ae02:	2b03      	cmp	r3, #3
 800ae04:	d017      	beq.n	800ae36 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	68db      	ldr	r3, [r3, #12]
 800ae0a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800ae0c:	697b      	ldr	r3, [r7, #20]
 800ae0e:	005b      	lsls	r3, r3, #1
 800ae10:	2203      	movs	r2, #3
 800ae12:	fa02 f303 	lsl.w	r3, r2, r3
 800ae16:	43db      	mvns	r3, r3
 800ae18:	693a      	ldr	r2, [r7, #16]
 800ae1a:	4013      	ands	r3, r2
 800ae1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800ae1e:	683b      	ldr	r3, [r7, #0]
 800ae20:	689a      	ldr	r2, [r3, #8]
 800ae22:	697b      	ldr	r3, [r7, #20]
 800ae24:	005b      	lsls	r3, r3, #1
 800ae26:	fa02 f303 	lsl.w	r3, r2, r3
 800ae2a:	693a      	ldr	r2, [r7, #16]
 800ae2c:	4313      	orrs	r3, r2
 800ae2e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	693a      	ldr	r2, [r7, #16]
 800ae34:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800ae36:	683b      	ldr	r3, [r7, #0]
 800ae38:	685b      	ldr	r3, [r3, #4]
 800ae3a:	f003 0303 	and.w	r3, r3, #3
 800ae3e:	2b02      	cmp	r3, #2
 800ae40:	d123      	bne.n	800ae8a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800ae42:	697b      	ldr	r3, [r7, #20]
 800ae44:	08da      	lsrs	r2, r3, #3
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	3208      	adds	r2, #8
 800ae4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae4e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800ae50:	697b      	ldr	r3, [r7, #20]
 800ae52:	f003 0307 	and.w	r3, r3, #7
 800ae56:	009b      	lsls	r3, r3, #2
 800ae58:	220f      	movs	r2, #15
 800ae5a:	fa02 f303 	lsl.w	r3, r2, r3
 800ae5e:	43db      	mvns	r3, r3
 800ae60:	693a      	ldr	r2, [r7, #16]
 800ae62:	4013      	ands	r3, r2
 800ae64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	691a      	ldr	r2, [r3, #16]
 800ae6a:	697b      	ldr	r3, [r7, #20]
 800ae6c:	f003 0307 	and.w	r3, r3, #7
 800ae70:	009b      	lsls	r3, r3, #2
 800ae72:	fa02 f303 	lsl.w	r3, r2, r3
 800ae76:	693a      	ldr	r2, [r7, #16]
 800ae78:	4313      	orrs	r3, r2
 800ae7a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800ae7c:	697b      	ldr	r3, [r7, #20]
 800ae7e:	08da      	lsrs	r2, r3, #3
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	3208      	adds	r2, #8
 800ae84:	6939      	ldr	r1, [r7, #16]
 800ae86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800ae90:	697b      	ldr	r3, [r7, #20]
 800ae92:	005b      	lsls	r3, r3, #1
 800ae94:	2203      	movs	r2, #3
 800ae96:	fa02 f303 	lsl.w	r3, r2, r3
 800ae9a:	43db      	mvns	r3, r3
 800ae9c:	693a      	ldr	r2, [r7, #16]
 800ae9e:	4013      	ands	r3, r2
 800aea0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800aea2:	683b      	ldr	r3, [r7, #0]
 800aea4:	685b      	ldr	r3, [r3, #4]
 800aea6:	f003 0203 	and.w	r2, r3, #3
 800aeaa:	697b      	ldr	r3, [r7, #20]
 800aeac:	005b      	lsls	r3, r3, #1
 800aeae:	fa02 f303 	lsl.w	r3, r2, r3
 800aeb2:	693a      	ldr	r2, [r7, #16]
 800aeb4:	4313      	orrs	r3, r2
 800aeb6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	693a      	ldr	r2, [r7, #16]
 800aebc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800aebe:	683b      	ldr	r3, [r7, #0]
 800aec0:	685b      	ldr	r3, [r3, #4]
 800aec2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	f000 8098 	beq.w	800affc <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800aecc:	4a54      	ldr	r2, [pc, #336]	@ (800b020 <HAL_GPIO_Init+0x2c8>)
 800aece:	697b      	ldr	r3, [r7, #20]
 800aed0:	089b      	lsrs	r3, r3, #2
 800aed2:	3302      	adds	r3, #2
 800aed4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aed8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800aeda:	697b      	ldr	r3, [r7, #20]
 800aedc:	f003 0303 	and.w	r3, r3, #3
 800aee0:	009b      	lsls	r3, r3, #2
 800aee2:	220f      	movs	r2, #15
 800aee4:	fa02 f303 	lsl.w	r3, r2, r3
 800aee8:	43db      	mvns	r3, r3
 800aeea:	693a      	ldr	r2, [r7, #16]
 800aeec:	4013      	ands	r3, r2
 800aeee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800aef6:	d019      	beq.n	800af2c <HAL_GPIO_Init+0x1d4>
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	4a4a      	ldr	r2, [pc, #296]	@ (800b024 <HAL_GPIO_Init+0x2cc>)
 800aefc:	4293      	cmp	r3, r2
 800aefe:	d013      	beq.n	800af28 <HAL_GPIO_Init+0x1d0>
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	4a49      	ldr	r2, [pc, #292]	@ (800b028 <HAL_GPIO_Init+0x2d0>)
 800af04:	4293      	cmp	r3, r2
 800af06:	d00d      	beq.n	800af24 <HAL_GPIO_Init+0x1cc>
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	4a48      	ldr	r2, [pc, #288]	@ (800b02c <HAL_GPIO_Init+0x2d4>)
 800af0c:	4293      	cmp	r3, r2
 800af0e:	d007      	beq.n	800af20 <HAL_GPIO_Init+0x1c8>
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	4a47      	ldr	r2, [pc, #284]	@ (800b030 <HAL_GPIO_Init+0x2d8>)
 800af14:	4293      	cmp	r3, r2
 800af16:	d101      	bne.n	800af1c <HAL_GPIO_Init+0x1c4>
 800af18:	2304      	movs	r3, #4
 800af1a:	e008      	b.n	800af2e <HAL_GPIO_Init+0x1d6>
 800af1c:	2307      	movs	r3, #7
 800af1e:	e006      	b.n	800af2e <HAL_GPIO_Init+0x1d6>
 800af20:	2303      	movs	r3, #3
 800af22:	e004      	b.n	800af2e <HAL_GPIO_Init+0x1d6>
 800af24:	2302      	movs	r3, #2
 800af26:	e002      	b.n	800af2e <HAL_GPIO_Init+0x1d6>
 800af28:	2301      	movs	r3, #1
 800af2a:	e000      	b.n	800af2e <HAL_GPIO_Init+0x1d6>
 800af2c:	2300      	movs	r3, #0
 800af2e:	697a      	ldr	r2, [r7, #20]
 800af30:	f002 0203 	and.w	r2, r2, #3
 800af34:	0092      	lsls	r2, r2, #2
 800af36:	4093      	lsls	r3, r2
 800af38:	693a      	ldr	r2, [r7, #16]
 800af3a:	4313      	orrs	r3, r2
 800af3c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800af3e:	4938      	ldr	r1, [pc, #224]	@ (800b020 <HAL_GPIO_Init+0x2c8>)
 800af40:	697b      	ldr	r3, [r7, #20]
 800af42:	089b      	lsrs	r3, r3, #2
 800af44:	3302      	adds	r3, #2
 800af46:	693a      	ldr	r2, [r7, #16]
 800af48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800af4c:	4b39      	ldr	r3, [pc, #228]	@ (800b034 <HAL_GPIO_Init+0x2dc>)
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	43db      	mvns	r3, r3
 800af56:	693a      	ldr	r2, [r7, #16]
 800af58:	4013      	ands	r3, r2
 800af5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800af5c:	683b      	ldr	r3, [r7, #0]
 800af5e:	685b      	ldr	r3, [r3, #4]
 800af60:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800af64:	2b00      	cmp	r3, #0
 800af66:	d003      	beq.n	800af70 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800af68:	693a      	ldr	r2, [r7, #16]
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	4313      	orrs	r3, r2
 800af6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800af70:	4a30      	ldr	r2, [pc, #192]	@ (800b034 <HAL_GPIO_Init+0x2dc>)
 800af72:	693b      	ldr	r3, [r7, #16]
 800af74:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800af76:	4b2f      	ldr	r3, [pc, #188]	@ (800b034 <HAL_GPIO_Init+0x2dc>)
 800af78:	685b      	ldr	r3, [r3, #4]
 800af7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	43db      	mvns	r3, r3
 800af80:	693a      	ldr	r2, [r7, #16]
 800af82:	4013      	ands	r3, r2
 800af84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800af86:	683b      	ldr	r3, [r7, #0]
 800af88:	685b      	ldr	r3, [r3, #4]
 800af8a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d003      	beq.n	800af9a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800af92:	693a      	ldr	r2, [r7, #16]
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	4313      	orrs	r3, r2
 800af98:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800af9a:	4a26      	ldr	r2, [pc, #152]	@ (800b034 <HAL_GPIO_Init+0x2dc>)
 800af9c:	693b      	ldr	r3, [r7, #16]
 800af9e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800afa0:	4b24      	ldr	r3, [pc, #144]	@ (800b034 <HAL_GPIO_Init+0x2dc>)
 800afa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afa6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	43db      	mvns	r3, r3
 800afac:	693a      	ldr	r2, [r7, #16]
 800afae:	4013      	ands	r3, r2
 800afb0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	685b      	ldr	r3, [r3, #4]
 800afb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d003      	beq.n	800afc6 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800afbe:	693a      	ldr	r2, [r7, #16]
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	4313      	orrs	r3, r2
 800afc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800afc6:	4a1b      	ldr	r2, [pc, #108]	@ (800b034 <HAL_GPIO_Init+0x2dc>)
 800afc8:	693b      	ldr	r3, [r7, #16]
 800afca:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 800afce:	4b19      	ldr	r3, [pc, #100]	@ (800b034 <HAL_GPIO_Init+0x2dc>)
 800afd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800afd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	43db      	mvns	r3, r3
 800afda:	693a      	ldr	r2, [r7, #16]
 800afdc:	4013      	ands	r3, r2
 800afde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800afe0:	683b      	ldr	r3, [r7, #0]
 800afe2:	685b      	ldr	r3, [r3, #4]
 800afe4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d003      	beq.n	800aff4 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800afec:	693a      	ldr	r2, [r7, #16]
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	4313      	orrs	r3, r2
 800aff2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800aff4:	4a0f      	ldr	r2, [pc, #60]	@ (800b034 <HAL_GPIO_Init+0x2dc>)
 800aff6:	693b      	ldr	r3, [r7, #16]
 800aff8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 800affc:	697b      	ldr	r3, [r7, #20]
 800affe:	3301      	adds	r3, #1
 800b000:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800b002:	683b      	ldr	r3, [r7, #0]
 800b004:	681a      	ldr	r2, [r3, #0]
 800b006:	697b      	ldr	r3, [r7, #20]
 800b008:	fa22 f303 	lsr.w	r3, r2, r3
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	f47f aeab 	bne.w	800ad68 <HAL_GPIO_Init+0x10>
  }
}
 800b012:	bf00      	nop
 800b014:	bf00      	nop
 800b016:	371c      	adds	r7, #28
 800b018:	46bd      	mov	sp, r7
 800b01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01e:	4770      	bx	lr
 800b020:	40010000 	.word	0x40010000
 800b024:	48000400 	.word	0x48000400
 800b028:	48000800 	.word	0x48000800
 800b02c:	48000c00 	.word	0x48000c00
 800b030:	48001000 	.word	0x48001000
 800b034:	58000800 	.word	0x58000800

0800b038 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800b038:	b480      	push	{r7}
 800b03a:	b087      	sub	sp, #28
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	6078      	str	r0, [r7, #4]
 800b040:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800b042:	2300      	movs	r3, #0
 800b044:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800b046:	e0bb      	b.n	800b1c0 <HAL_GPIO_DeInit+0x188>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800b048:	2201      	movs	r2, #1
 800b04a:	697b      	ldr	r3, [r7, #20]
 800b04c:	fa02 f303 	lsl.w	r3, r2, r3
 800b050:	683a      	ldr	r2, [r7, #0]
 800b052:	4013      	ands	r3, r2
 800b054:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800b056:	693b      	ldr	r3, [r7, #16]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	f000 80ae 	beq.w	800b1ba <HAL_GPIO_DeInit+0x182>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800b05e:	4a5f      	ldr	r2, [pc, #380]	@ (800b1dc <HAL_GPIO_DeInit+0x1a4>)
 800b060:	697b      	ldr	r3, [r7, #20]
 800b062:	089b      	lsrs	r3, r3, #2
 800b064:	3302      	adds	r3, #2
 800b066:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b06a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4u * (position & 0x03u)));
 800b06c:	697b      	ldr	r3, [r7, #20]
 800b06e:	f003 0303 	and.w	r3, r3, #3
 800b072:	009b      	lsls	r3, r3, #2
 800b074:	220f      	movs	r2, #15
 800b076:	fa02 f303 	lsl.w	r3, r2, r3
 800b07a:	68fa      	ldr	r2, [r7, #12]
 800b07c:	4013      	ands	r3, r2
 800b07e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800b086:	d019      	beq.n	800b0bc <HAL_GPIO_DeInit+0x84>
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	4a55      	ldr	r2, [pc, #340]	@ (800b1e0 <HAL_GPIO_DeInit+0x1a8>)
 800b08c:	4293      	cmp	r3, r2
 800b08e:	d013      	beq.n	800b0b8 <HAL_GPIO_DeInit+0x80>
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	4a54      	ldr	r2, [pc, #336]	@ (800b1e4 <HAL_GPIO_DeInit+0x1ac>)
 800b094:	4293      	cmp	r3, r2
 800b096:	d00d      	beq.n	800b0b4 <HAL_GPIO_DeInit+0x7c>
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	4a53      	ldr	r2, [pc, #332]	@ (800b1e8 <HAL_GPIO_DeInit+0x1b0>)
 800b09c:	4293      	cmp	r3, r2
 800b09e:	d007      	beq.n	800b0b0 <HAL_GPIO_DeInit+0x78>
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	4a52      	ldr	r2, [pc, #328]	@ (800b1ec <HAL_GPIO_DeInit+0x1b4>)
 800b0a4:	4293      	cmp	r3, r2
 800b0a6:	d101      	bne.n	800b0ac <HAL_GPIO_DeInit+0x74>
 800b0a8:	2304      	movs	r3, #4
 800b0aa:	e008      	b.n	800b0be <HAL_GPIO_DeInit+0x86>
 800b0ac:	2307      	movs	r3, #7
 800b0ae:	e006      	b.n	800b0be <HAL_GPIO_DeInit+0x86>
 800b0b0:	2303      	movs	r3, #3
 800b0b2:	e004      	b.n	800b0be <HAL_GPIO_DeInit+0x86>
 800b0b4:	2302      	movs	r3, #2
 800b0b6:	e002      	b.n	800b0be <HAL_GPIO_DeInit+0x86>
 800b0b8:	2301      	movs	r3, #1
 800b0ba:	e000      	b.n	800b0be <HAL_GPIO_DeInit+0x86>
 800b0bc:	2300      	movs	r3, #0
 800b0be:	697a      	ldr	r2, [r7, #20]
 800b0c0:	f002 0203 	and.w	r2, r2, #3
 800b0c4:	0092      	lsls	r2, r2, #2
 800b0c6:	4093      	lsls	r3, r2
 800b0c8:	68fa      	ldr	r2, [r7, #12]
 800b0ca:	429a      	cmp	r2, r3
 800b0cc:	d136      	bne.n	800b13c <HAL_GPIO_DeInit+0x104>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800b0ce:	4b48      	ldr	r3, [pc, #288]	@ (800b1f0 <HAL_GPIO_DeInit+0x1b8>)
 800b0d0:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800b0d4:	693b      	ldr	r3, [r7, #16]
 800b0d6:	43db      	mvns	r3, r3
 800b0d8:	4945      	ldr	r1, [pc, #276]	@ (800b1f0 <HAL_GPIO_DeInit+0x1b8>)
 800b0da:	4013      	ands	r3, r2
 800b0dc:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 800b0e0:	4b43      	ldr	r3, [pc, #268]	@ (800b1f0 <HAL_GPIO_DeInit+0x1b8>)
 800b0e2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800b0e6:	693b      	ldr	r3, [r7, #16]
 800b0e8:	43db      	mvns	r3, r3
 800b0ea:	4941      	ldr	r1, [pc, #260]	@ (800b1f0 <HAL_GPIO_DeInit+0x1b8>)
 800b0ec:	4013      	ands	r3, r2
 800b0ee:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800b0f2:	4b3f      	ldr	r3, [pc, #252]	@ (800b1f0 <HAL_GPIO_DeInit+0x1b8>)
 800b0f4:	681a      	ldr	r2, [r3, #0]
 800b0f6:	693b      	ldr	r3, [r7, #16]
 800b0f8:	43db      	mvns	r3, r3
 800b0fa:	493d      	ldr	r1, [pc, #244]	@ (800b1f0 <HAL_GPIO_DeInit+0x1b8>)
 800b0fc:	4013      	ands	r3, r2
 800b0fe:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 800b100:	4b3b      	ldr	r3, [pc, #236]	@ (800b1f0 <HAL_GPIO_DeInit+0x1b8>)
 800b102:	685a      	ldr	r2, [r3, #4]
 800b104:	693b      	ldr	r3, [r7, #16]
 800b106:	43db      	mvns	r3, r3
 800b108:	4939      	ldr	r1, [pc, #228]	@ (800b1f0 <HAL_GPIO_DeInit+0x1b8>)
 800b10a:	4013      	ands	r3, r2
 800b10c:	604b      	str	r3, [r1, #4]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800b10e:	697b      	ldr	r3, [r7, #20]
 800b110:	f003 0303 	and.w	r3, r3, #3
 800b114:	009b      	lsls	r3, r3, #2
 800b116:	220f      	movs	r2, #15
 800b118:	fa02 f303 	lsl.w	r3, r2, r3
 800b11c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800b11e:	4a2f      	ldr	r2, [pc, #188]	@ (800b1dc <HAL_GPIO_DeInit+0x1a4>)
 800b120:	697b      	ldr	r3, [r7, #20]
 800b122:	089b      	lsrs	r3, r3, #2
 800b124:	3302      	adds	r3, #2
 800b126:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	43da      	mvns	r2, r3
 800b12e:	482b      	ldr	r0, [pc, #172]	@ (800b1dc <HAL_GPIO_DeInit+0x1a4>)
 800b130:	697b      	ldr	r3, [r7, #20]
 800b132:	089b      	lsrs	r3, r3, #2
 800b134:	400a      	ands	r2, r1
 800b136:	3302      	adds	r3, #2
 800b138:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	681a      	ldr	r2, [r3, #0]
 800b140:	697b      	ldr	r3, [r7, #20]
 800b142:	005b      	lsls	r3, r3, #1
 800b144:	2103      	movs	r1, #3
 800b146:	fa01 f303 	lsl.w	r3, r1, r3
 800b14a:	431a      	orrs	r2, r3
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800b150:	697b      	ldr	r3, [r7, #20]
 800b152:	08da      	lsrs	r2, r3, #3
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	3208      	adds	r2, #8
 800b158:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b15c:	697b      	ldr	r3, [r7, #20]
 800b15e:	f003 0307 	and.w	r3, r3, #7
 800b162:	009b      	lsls	r3, r3, #2
 800b164:	220f      	movs	r2, #15
 800b166:	fa02 f303 	lsl.w	r3, r2, r3
 800b16a:	43db      	mvns	r3, r3
 800b16c:	697a      	ldr	r2, [r7, #20]
 800b16e:	08d2      	lsrs	r2, r2, #3
 800b170:	4019      	ands	r1, r3
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	3208      	adds	r2, #8
 800b176:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	68da      	ldr	r2, [r3, #12]
 800b17e:	697b      	ldr	r3, [r7, #20]
 800b180:	005b      	lsls	r3, r3, #1
 800b182:	2103      	movs	r1, #3
 800b184:	fa01 f303 	lsl.w	r3, r1, r3
 800b188:	43db      	mvns	r3, r3
 800b18a:	401a      	ands	r2, r3
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	685a      	ldr	r2, [r3, #4]
 800b194:	2101      	movs	r1, #1
 800b196:	697b      	ldr	r3, [r7, #20]
 800b198:	fa01 f303 	lsl.w	r3, r1, r3
 800b19c:	43db      	mvns	r3, r3
 800b19e:	401a      	ands	r2, r3
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	689a      	ldr	r2, [r3, #8]
 800b1a8:	697b      	ldr	r3, [r7, #20]
 800b1aa:	005b      	lsls	r3, r3, #1
 800b1ac:	2103      	movs	r1, #3
 800b1ae:	fa01 f303 	lsl.w	r3, r1, r3
 800b1b2:	43db      	mvns	r3, r3
 800b1b4:	401a      	ands	r2, r3
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	609a      	str	r2, [r3, #8]
    }

    position++;
 800b1ba:	697b      	ldr	r3, [r7, #20]
 800b1bc:	3301      	adds	r3, #1
 800b1be:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800b1c0:	683a      	ldr	r2, [r7, #0]
 800b1c2:	697b      	ldr	r3, [r7, #20]
 800b1c4:	fa22 f303 	lsr.w	r3, r2, r3
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	f47f af3d 	bne.w	800b048 <HAL_GPIO_DeInit+0x10>
  }
}
 800b1ce:	bf00      	nop
 800b1d0:	bf00      	nop
 800b1d2:	371c      	adds	r7, #28
 800b1d4:	46bd      	mov	sp, r7
 800b1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1da:	4770      	bx	lr
 800b1dc:	40010000 	.word	0x40010000
 800b1e0:	48000400 	.word	0x48000400
 800b1e4:	48000800 	.word	0x48000800
 800b1e8:	48000c00 	.word	0x48000c00
 800b1ec:	48001000 	.word	0x48001000
 800b1f0:	58000800 	.word	0x58000800

0800b1f4 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b1f4:	b480      	push	{r7}
 800b1f6:	b085      	sub	sp, #20
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	6078      	str	r0, [r7, #4]
 800b1fc:	460b      	mov	r3, r1
 800b1fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	691a      	ldr	r2, [r3, #16]
 800b204:	887b      	ldrh	r3, [r7, #2]
 800b206:	4013      	ands	r3, r2
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d002      	beq.n	800b212 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b20c:	2301      	movs	r3, #1
 800b20e:	73fb      	strb	r3, [r7, #15]
 800b210:	e001      	b.n	800b216 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b212:	2300      	movs	r3, #0
 800b214:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b216:	7bfb      	ldrb	r3, [r7, #15]
}
 800b218:	4618      	mov	r0, r3
 800b21a:	3714      	adds	r7, #20
 800b21c:	46bd      	mov	sp, r7
 800b21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b222:	4770      	bx	lr

0800b224 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b224:	b480      	push	{r7}
 800b226:	b083      	sub	sp, #12
 800b228:	af00      	add	r7, sp, #0
 800b22a:	6078      	str	r0, [r7, #4]
 800b22c:	460b      	mov	r3, r1
 800b22e:	807b      	strh	r3, [r7, #2]
 800b230:	4613      	mov	r3, r2
 800b232:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b234:	787b      	ldrb	r3, [r7, #1]
 800b236:	2b00      	cmp	r3, #0
 800b238:	d003      	beq.n	800b242 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b23a:	887a      	ldrh	r2, [r7, #2]
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b240:	e002      	b.n	800b248 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b242:	887a      	ldrh	r2, [r7, #2]
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800b248:	bf00      	nop
 800b24a:	370c      	adds	r7, #12
 800b24c:	46bd      	mov	sp, r7
 800b24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b252:	4770      	bx	lr

0800b254 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b082      	sub	sp, #8
 800b258:	af00      	add	r7, sp, #0
 800b25a:	4603      	mov	r3, r0
 800b25c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800b25e:	4b08      	ldr	r3, [pc, #32]	@ (800b280 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b260:	68da      	ldr	r2, [r3, #12]
 800b262:	88fb      	ldrh	r3, [r7, #6]
 800b264:	4013      	ands	r3, r2
 800b266:	2b00      	cmp	r3, #0
 800b268:	d006      	beq.n	800b278 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800b26a:	4a05      	ldr	r2, [pc, #20]	@ (800b280 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b26c:	88fb      	ldrh	r3, [r7, #6]
 800b26e:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800b270:	88fb      	ldrh	r3, [r7, #6]
 800b272:	4618      	mov	r0, r3
 800b274:	f7f6 fb42 	bl	80018fc <HAL_GPIO_EXTI_Callback>
  }
}
 800b278:	bf00      	nop
 800b27a:	3708      	adds	r7, #8
 800b27c:	46bd      	mov	sp, r7
 800b27e:	bd80      	pop	{r7, pc}
 800b280:	58000800 	.word	0x58000800

0800b284 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 800b284:	b580      	push	{r7, lr}
 800b286:	b082      	sub	sp, #8
 800b288:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 800b28a:	4b0a      	ldr	r3, [pc, #40]	@ (800b2b4 <HAL_HSEM_IRQHandler+0x30>)
 800b28c:	68db      	ldr	r3, [r3, #12]
 800b28e:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 800b290:	4b08      	ldr	r3, [pc, #32]	@ (800b2b4 <HAL_HSEM_IRQHandler+0x30>)
 800b292:	681a      	ldr	r2, [r3, #0]
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	43db      	mvns	r3, r3
 800b298:	4906      	ldr	r1, [pc, #24]	@ (800b2b4 <HAL_HSEM_IRQHandler+0x30>)
 800b29a:	4013      	ands	r3, r2
 800b29c:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 800b29e:	4a05      	ldr	r2, [pc, #20]	@ (800b2b4 <HAL_HSEM_IRQHandler+0x30>)
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 800b2a4:	6878      	ldr	r0, [r7, #4]
 800b2a6:	f000 f807 	bl	800b2b8 <HAL_HSEM_FreeCallback>
}
 800b2aa:	bf00      	nop
 800b2ac:	3708      	adds	r7, #8
 800b2ae:	46bd      	mov	sp, r7
 800b2b0:	bd80      	pop	{r7, pc}
 800b2b2:	bf00      	nop
 800b2b4:	58001500 	.word	0x58001500

0800b2b8 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 800b2b8:	b480      	push	{r7}
 800b2ba:	b083      	sub	sp, #12
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 800b2c0:	bf00      	nop
 800b2c2:	370c      	adds	r7, #12
 800b2c4:	46bd      	mov	sp, r7
 800b2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ca:	4770      	bx	lr

0800b2cc <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 800b2cc:	b580      	push	{r7, lr}
 800b2ce:	b084      	sub	sp, #16
 800b2d0:	af00      	add	r7, sp, #0
 800b2d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d01e      	beq.n	800b31c <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 800b2de:	4b13      	ldr	r3, [pc, #76]	@ (800b32c <HAL_IPCC_Init+0x60>)
 800b2e0:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b2e8:	b2db      	uxtb	r3, r3
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d102      	bne.n	800b2f4 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 800b2ee:	6878      	ldr	r0, [r7, #4]
 800b2f0:	f7f7 ffa2 	bl	8003238 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 800b2f4:	68b8      	ldr	r0, [r7, #8]
 800b2f6:	f000 f85b 	bl	800b3b0 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 800b2fa:	68bb      	ldr	r3, [r7, #8]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 800b302:	68bb      	ldr	r3, [r7, #8]
 800b304:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 800b306:	6878      	ldr	r0, [r7, #4]
 800b308:	f000 f82c 	bl	800b364 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	2200      	movs	r2, #0
 800b310:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	2201      	movs	r2, #1
 800b316:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 800b31a:	e001      	b.n	800b320 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 800b31c:	2301      	movs	r3, #1
 800b31e:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 800b320:	7bfb      	ldrb	r3, [r7, #15]
}
 800b322:	4618      	mov	r0, r3
 800b324:	3710      	adds	r7, #16
 800b326:	46bd      	mov	sp, r7
 800b328:	bd80      	pop	{r7, pc}
 800b32a:	bf00      	nop
 800b32c:	58000c00 	.word	0x58000c00

0800b330 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800b330:	b480      	push	{r7}
 800b332:	b085      	sub	sp, #20
 800b334:	af00      	add	r7, sp, #0
 800b336:	60f8      	str	r0, [r7, #12]
 800b338:	60b9      	str	r1, [r7, #8]
 800b33a:	4613      	mov	r3, r2
 800b33c:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 800b33e:	bf00      	nop
 800b340:	3714      	adds	r7, #20
 800b342:	46bd      	mov	sp, r7
 800b344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b348:	4770      	bx	lr

0800b34a <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800b34a:	b480      	push	{r7}
 800b34c:	b085      	sub	sp, #20
 800b34e:	af00      	add	r7, sp, #0
 800b350:	60f8      	str	r0, [r7, #12]
 800b352:	60b9      	str	r1, [r7, #8]
 800b354:	4613      	mov	r3, r2
 800b356:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 800b358:	bf00      	nop
 800b35a:	3714      	adds	r7, #20
 800b35c:	46bd      	mov	sp, r7
 800b35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b362:	4770      	bx	lr

0800b364 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 800b364:	b480      	push	{r7}
 800b366:	b085      	sub	sp, #20
 800b368:	af00      	add	r7, sp, #0
 800b36a:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800b36c:	2300      	movs	r3, #0
 800b36e:	60fb      	str	r3, [r7, #12]
 800b370:	e00f      	b.n	800b392 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 800b372:	687a      	ldr	r2, [r7, #4]
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	009b      	lsls	r3, r3, #2
 800b378:	4413      	add	r3, r2
 800b37a:	4a0b      	ldr	r2, [pc, #44]	@ (800b3a8 <IPCC_SetDefaultCallbacks+0x44>)
 800b37c:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 800b37e:	687a      	ldr	r2, [r7, #4]
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	3306      	adds	r3, #6
 800b384:	009b      	lsls	r3, r3, #2
 800b386:	4413      	add	r3, r2
 800b388:	4a08      	ldr	r2, [pc, #32]	@ (800b3ac <IPCC_SetDefaultCallbacks+0x48>)
 800b38a:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	3301      	adds	r3, #1
 800b390:	60fb      	str	r3, [r7, #12]
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	2b05      	cmp	r3, #5
 800b396:	d9ec      	bls.n	800b372 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 800b398:	bf00      	nop
 800b39a:	bf00      	nop
 800b39c:	3714      	adds	r7, #20
 800b39e:	46bd      	mov	sp, r7
 800b3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a4:	4770      	bx	lr
 800b3a6:	bf00      	nop
 800b3a8:	0800b331 	.word	0x0800b331
 800b3ac:	0800b34b 	.word	0x0800b34b

0800b3b0 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 800b3b0:	b480      	push	{r7}
 800b3b2:	b083      	sub	sp, #12
 800b3b4:	af00      	add	r7, sp, #0
 800b3b6:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 800b3c4:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	223f      	movs	r2, #63	@ 0x3f
 800b3ca:	609a      	str	r2, [r3, #8]
}
 800b3cc:	bf00      	nop
 800b3ce:	370c      	adds	r7, #12
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d6:	4770      	bx	lr

0800b3d8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800b3d8:	b480      	push	{r7}
 800b3da:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b3dc:	4b05      	ldr	r3, [pc, #20]	@ (800b3f4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	4a04      	ldr	r2, [pc, #16]	@ (800b3f4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800b3e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b3e6:	6013      	str	r3, [r2, #0]
}
 800b3e8:	bf00      	nop
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f0:	4770      	bx	lr
 800b3f2:	bf00      	nop
 800b3f4:	58000400 	.word	0x58000400

0800b3f8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800b3f8:	b480      	push	{r7}
 800b3fa:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800b3fc:	4b04      	ldr	r3, [pc, #16]	@ (800b410 <HAL_PWREx_GetVoltageRange+0x18>)
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 800b404:	4618      	mov	r0, r3
 800b406:	46bd      	mov	sp, r7
 800b408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40c:	4770      	bx	lr
 800b40e:	bf00      	nop
 800b410:	58000400 	.word	0x58000400

0800b414 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800b414:	b580      	push	{r7, lr}
 800b416:	b086      	sub	sp, #24
 800b418:	af02      	add	r7, sp, #8
 800b41a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800b41c:	f7ff f82a 	bl	800a474 <HAL_GetTick>
 800b420:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	2b00      	cmp	r3, #0
 800b426:	d101      	bne.n	800b42c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800b428:	2301      	movs	r3, #1
 800b42a:	e063      	b.n	800b4f4 <HAL_QSPI_Init+0xe0>
  assert_param(IS_QSPI_SSHIFT(hqspi->Init.SampleShifting));
  assert_param(IS_QSPI_FLASH_SIZE(hqspi->Init.FlashSize));
  assert_param(IS_QSPI_CS_HIGH_TIME(hqspi->Init.ChipSelectHighTime));
  assert_param(IS_QSPI_CLOCK_MODE(hqspi->Init.ClockMode));

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b432:	b2db      	uxtb	r3, r3
 800b434:	2b00      	cmp	r3, #0
 800b436:	d10b      	bne.n	800b450 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	2200      	movs	r2, #0
 800b43c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800b440:	6878      	ldr	r0, [r7, #4]
 800b442:	f7f8 f873 	bl	800352c <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800b446:	f241 3188 	movw	r1, #5000	@ 0x1388
 800b44a:	6878      	ldr	r0, [r7, #4]
 800b44c:	f000 f858 	bl	800b500 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	689b      	ldr	r3, [r3, #8]
 800b45e:	3b01      	subs	r3, #1
 800b460:	021a      	lsls	r2, r3, #8
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	430a      	orrs	r2, r1
 800b468:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b46e:	9300      	str	r3, [sp, #0]
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	2200      	movs	r2, #0
 800b474:	2120      	movs	r1, #32
 800b476:	6878      	ldr	r0, [r7, #4]
 800b478:	f000 f850 	bl	800b51c <QSPI_WaitFlagStateUntilTimeout>
 800b47c:	4603      	mov	r3, r0
 800b47e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800b480:	7afb      	ldrb	r3, [r7, #11]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d131      	bne.n	800b4ea <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800b490:	f023 0310 	bic.w	r3, r3, #16
 800b494:	687a      	ldr	r2, [r7, #4]
 800b496:	6852      	ldr	r2, [r2, #4]
 800b498:	0611      	lsls	r1, r2, #24
 800b49a:	687a      	ldr	r2, [r7, #4]
 800b49c:	68d2      	ldr	r2, [r2, #12]
 800b49e:	4311      	orrs	r1, r2
 800b4a0:	687a      	ldr	r2, [r7, #4]
 800b4a2:	6812      	ldr	r2, [r2, #0]
 800b4a4:	430b      	orrs	r3, r1
 800b4a6:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	685a      	ldr	r2, [r3, #4]
 800b4ae:	4b13      	ldr	r3, [pc, #76]	@ (800b4fc <HAL_QSPI_Init+0xe8>)
 800b4b0:	4013      	ands	r3, r2
 800b4b2:	687a      	ldr	r2, [r7, #4]
 800b4b4:	6912      	ldr	r2, [r2, #16]
 800b4b6:	0411      	lsls	r1, r2, #16
 800b4b8:	687a      	ldr	r2, [r7, #4]
 800b4ba:	6952      	ldr	r2, [r2, #20]
 800b4bc:	4311      	orrs	r1, r2
 800b4be:	687a      	ldr	r2, [r7, #4]
 800b4c0:	6992      	ldr	r2, [r2, #24]
 800b4c2:	4311      	orrs	r1, r2
 800b4c4:	687a      	ldr	r2, [r7, #4]
 800b4c6:	6812      	ldr	r2, [r2, #0]
 800b4c8:	430b      	orrs	r3, r1
 800b4ca:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	681a      	ldr	r2, [r3, #0]
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	f042 0201 	orr.w	r2, r2, #1
 800b4da:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	2200      	movs	r2, #0
 800b4e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	2201      	movs	r2, #1
 800b4e6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 800b4f2:	7afb      	ldrb	r3, [r7, #11]
}
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	3710      	adds	r7, #16
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	bd80      	pop	{r7, pc}
 800b4fc:	ffe0f8fe 	.word	0xffe0f8fe

0800b500 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800b500:	b480      	push	{r7}
 800b502:	b083      	sub	sp, #12
 800b504:	af00      	add	r7, sp, #0
 800b506:	6078      	str	r0, [r7, #4]
 800b508:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	683a      	ldr	r2, [r7, #0]
 800b50e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800b510:	bf00      	nop
 800b512:	370c      	adds	r7, #12
 800b514:	46bd      	mov	sp, r7
 800b516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b51a:	4770      	bx	lr

0800b51c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800b51c:	b580      	push	{r7, lr}
 800b51e:	b084      	sub	sp, #16
 800b520:	af00      	add	r7, sp, #0
 800b522:	60f8      	str	r0, [r7, #12]
 800b524:	60b9      	str	r1, [r7, #8]
 800b526:	603b      	str	r3, [r7, #0]
 800b528:	4613      	mov	r3, r2
 800b52a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800b52c:	e01a      	b.n	800b564 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b52e:	69bb      	ldr	r3, [r7, #24]
 800b530:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b534:	d016      	beq.n	800b564 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b536:	f7fe ff9d 	bl	800a474 <HAL_GetTick>
 800b53a:	4602      	mov	r2, r0
 800b53c:	683b      	ldr	r3, [r7, #0]
 800b53e:	1ad3      	subs	r3, r2, r3
 800b540:	69ba      	ldr	r2, [r7, #24]
 800b542:	429a      	cmp	r2, r3
 800b544:	d302      	bcc.n	800b54c <QSPI_WaitFlagStateUntilTimeout+0x30>
 800b546:	69bb      	ldr	r3, [r7, #24]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d10b      	bne.n	800b564 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	2204      	movs	r2, #4
 800b550:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b558:	f043 0201 	orr.w	r2, r3, #1
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800b560:	2301      	movs	r3, #1
 800b562:	e00e      	b.n	800b582 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	689a      	ldr	r2, [r3, #8]
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	4013      	ands	r3, r2
 800b56e:	2b00      	cmp	r3, #0
 800b570:	bf14      	ite	ne
 800b572:	2301      	movne	r3, #1
 800b574:	2300      	moveq	r3, #0
 800b576:	b2db      	uxtb	r3, r3
 800b578:	461a      	mov	r2, r3
 800b57a:	79fb      	ldrb	r3, [r7, #7]
 800b57c:	429a      	cmp	r2, r3
 800b57e:	d1d6      	bne.n	800b52e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b580:	2300      	movs	r3, #0
}
 800b582:	4618      	mov	r0, r3
 800b584:	3710      	adds	r7, #16
 800b586:	46bd      	mov	sp, r7
 800b588:	bd80      	pop	{r7, pc}

0800b58a <LL_RCC_HSE_IsEnabledDiv2>:
{
 800b58a:	b480      	push	{r7}
 800b58c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800b58e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b598:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b59c:	d101      	bne.n	800b5a2 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800b59e:	2301      	movs	r3, #1
 800b5a0:	e000      	b.n	800b5a4 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800b5a2:	2300      	movs	r3, #0
}
 800b5a4:	4618      	mov	r0, r3
 800b5a6:	46bd      	mov	sp, r7
 800b5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ac:	4770      	bx	lr

0800b5ae <LL_RCC_HSE_Enable>:
{
 800b5ae:	b480      	push	{r7}
 800b5b0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800b5b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b5bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b5c0:	6013      	str	r3, [r2, #0]
}
 800b5c2:	bf00      	nop
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ca:	4770      	bx	lr

0800b5cc <LL_RCC_HSE_Disable>:
{
 800b5cc:	b480      	push	{r7}
 800b5ce:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800b5d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b5da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b5de:	6013      	str	r3, [r2, #0]
}
 800b5e0:	bf00      	nop
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e8:	4770      	bx	lr

0800b5ea <LL_RCC_HSE_IsReady>:
{
 800b5ea:	b480      	push	{r7}
 800b5ec:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800b5ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b5f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b5fc:	d101      	bne.n	800b602 <LL_RCC_HSE_IsReady+0x18>
 800b5fe:	2301      	movs	r3, #1
 800b600:	e000      	b.n	800b604 <LL_RCC_HSE_IsReady+0x1a>
 800b602:	2300      	movs	r3, #0
}
 800b604:	4618      	mov	r0, r3
 800b606:	46bd      	mov	sp, r7
 800b608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60c:	4770      	bx	lr

0800b60e <LL_RCC_HSI_Enable>:
{
 800b60e:	b480      	push	{r7}
 800b610:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800b612:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b61c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b620:	6013      	str	r3, [r2, #0]
}
 800b622:	bf00      	nop
 800b624:	46bd      	mov	sp, r7
 800b626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62a:	4770      	bx	lr

0800b62c <LL_RCC_HSI_Disable>:
{
 800b62c:	b480      	push	{r7}
 800b62e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800b630:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b63a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b63e:	6013      	str	r3, [r2, #0]
}
 800b640:	bf00      	nop
 800b642:	46bd      	mov	sp, r7
 800b644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b648:	4770      	bx	lr

0800b64a <LL_RCC_HSI_IsReady>:
{
 800b64a:	b480      	push	{r7}
 800b64c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800b64e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b658:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b65c:	d101      	bne.n	800b662 <LL_RCC_HSI_IsReady+0x18>
 800b65e:	2301      	movs	r3, #1
 800b660:	e000      	b.n	800b664 <LL_RCC_HSI_IsReady+0x1a>
 800b662:	2300      	movs	r3, #0
}
 800b664:	4618      	mov	r0, r3
 800b666:	46bd      	mov	sp, r7
 800b668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b66c:	4770      	bx	lr

0800b66e <LL_RCC_HSI_SetCalibTrimming>:
{
 800b66e:	b480      	push	{r7}
 800b670:	b083      	sub	sp, #12
 800b672:	af00      	add	r7, sp, #0
 800b674:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800b676:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b67a:	685b      	ldr	r3, [r3, #4]
 800b67c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	061b      	lsls	r3, r3, #24
 800b684:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b688:	4313      	orrs	r3, r2
 800b68a:	604b      	str	r3, [r1, #4]
}
 800b68c:	bf00      	nop
 800b68e:	370c      	adds	r7, #12
 800b690:	46bd      	mov	sp, r7
 800b692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b696:	4770      	bx	lr

0800b698 <LL_RCC_HSI48_Enable>:
{
 800b698:	b480      	push	{r7}
 800b69a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800b69c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b6a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b6a4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b6a8:	f043 0301 	orr.w	r3, r3, #1
 800b6ac:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800b6b0:	bf00      	nop
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b8:	4770      	bx	lr

0800b6ba <LL_RCC_HSI48_Disable>:
{
 800b6ba:	b480      	push	{r7}
 800b6bc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800b6be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b6c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b6c6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b6ca:	f023 0301 	bic.w	r3, r3, #1
 800b6ce:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800b6d2:	bf00      	nop
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6da:	4770      	bx	lr

0800b6dc <LL_RCC_HSI48_IsReady>:
{
 800b6dc:	b480      	push	{r7}
 800b6de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800b6e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b6e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b6e8:	f003 0302 	and.w	r3, r3, #2
 800b6ec:	2b02      	cmp	r3, #2
 800b6ee:	d101      	bne.n	800b6f4 <LL_RCC_HSI48_IsReady+0x18>
 800b6f0:	2301      	movs	r3, #1
 800b6f2:	e000      	b.n	800b6f6 <LL_RCC_HSI48_IsReady+0x1a>
 800b6f4:	2300      	movs	r3, #0
}
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6fe:	4770      	bx	lr

0800b700 <LL_RCC_LSE_Enable>:
{
 800b700:	b480      	push	{r7}
 800b702:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800b704:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b708:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b70c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b710:	f043 0301 	orr.w	r3, r3, #1
 800b714:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800b718:	bf00      	nop
 800b71a:	46bd      	mov	sp, r7
 800b71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b720:	4770      	bx	lr

0800b722 <LL_RCC_LSE_Disable>:
{
 800b722:	b480      	push	{r7}
 800b724:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800b726:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b72a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b72e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b732:	f023 0301 	bic.w	r3, r3, #1
 800b736:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800b73a:	bf00      	nop
 800b73c:	46bd      	mov	sp, r7
 800b73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b742:	4770      	bx	lr

0800b744 <LL_RCC_LSE_EnableBypass>:
{
 800b744:	b480      	push	{r7}
 800b746:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800b748:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b74c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b750:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b754:	f043 0304 	orr.w	r3, r3, #4
 800b758:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800b75c:	bf00      	nop
 800b75e:	46bd      	mov	sp, r7
 800b760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b764:	4770      	bx	lr

0800b766 <LL_RCC_LSE_DisableBypass>:
{
 800b766:	b480      	push	{r7}
 800b768:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800b76a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b76e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b772:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b776:	f023 0304 	bic.w	r3, r3, #4
 800b77a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800b77e:	bf00      	nop
 800b780:	46bd      	mov	sp, r7
 800b782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b786:	4770      	bx	lr

0800b788 <LL_RCC_LSE_IsReady>:
{
 800b788:	b480      	push	{r7}
 800b78a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800b78c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b790:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b794:	f003 0302 	and.w	r3, r3, #2
 800b798:	2b02      	cmp	r3, #2
 800b79a:	d101      	bne.n	800b7a0 <LL_RCC_LSE_IsReady+0x18>
 800b79c:	2301      	movs	r3, #1
 800b79e:	e000      	b.n	800b7a2 <LL_RCC_LSE_IsReady+0x1a>
 800b7a0:	2300      	movs	r3, #0
}
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	46bd      	mov	sp, r7
 800b7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7aa:	4770      	bx	lr

0800b7ac <LL_RCC_LSI1_Enable>:
{
 800b7ac:	b480      	push	{r7}
 800b7ae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800b7b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b7b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b7b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b7bc:	f043 0301 	orr.w	r3, r3, #1
 800b7c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800b7c4:	bf00      	nop
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7cc:	4770      	bx	lr

0800b7ce <LL_RCC_LSI1_Disable>:
{
 800b7ce:	b480      	push	{r7}
 800b7d0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800b7d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b7d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b7da:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b7de:	f023 0301 	bic.w	r3, r3, #1
 800b7e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800b7e6:	bf00      	nop
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ee:	4770      	bx	lr

0800b7f0 <LL_RCC_LSI1_IsReady>:
{
 800b7f0:	b480      	push	{r7}
 800b7f2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800b7f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b7f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b7fc:	f003 0302 	and.w	r3, r3, #2
 800b800:	2b02      	cmp	r3, #2
 800b802:	d101      	bne.n	800b808 <LL_RCC_LSI1_IsReady+0x18>
 800b804:	2301      	movs	r3, #1
 800b806:	e000      	b.n	800b80a <LL_RCC_LSI1_IsReady+0x1a>
 800b808:	2300      	movs	r3, #0
}
 800b80a:	4618      	mov	r0, r3
 800b80c:	46bd      	mov	sp, r7
 800b80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b812:	4770      	bx	lr

0800b814 <LL_RCC_LSI2_Enable>:
{
 800b814:	b480      	push	{r7}
 800b816:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800b818:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b81c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b820:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b824:	f043 0304 	orr.w	r3, r3, #4
 800b828:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800b82c:	bf00      	nop
 800b82e:	46bd      	mov	sp, r7
 800b830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b834:	4770      	bx	lr

0800b836 <LL_RCC_LSI2_Disable>:
{
 800b836:	b480      	push	{r7}
 800b838:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800b83a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b83e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b842:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b846:	f023 0304 	bic.w	r3, r3, #4
 800b84a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800b84e:	bf00      	nop
 800b850:	46bd      	mov	sp, r7
 800b852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b856:	4770      	bx	lr

0800b858 <LL_RCC_LSI2_IsReady>:
{
 800b858:	b480      	push	{r7}
 800b85a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800b85c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b860:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b864:	f003 0308 	and.w	r3, r3, #8
 800b868:	2b08      	cmp	r3, #8
 800b86a:	d101      	bne.n	800b870 <LL_RCC_LSI2_IsReady+0x18>
 800b86c:	2301      	movs	r3, #1
 800b86e:	e000      	b.n	800b872 <LL_RCC_LSI2_IsReady+0x1a>
 800b870:	2300      	movs	r3, #0
}
 800b872:	4618      	mov	r0, r3
 800b874:	46bd      	mov	sp, r7
 800b876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b87a:	4770      	bx	lr

0800b87c <LL_RCC_LSI2_SetTrimming>:
{
 800b87c:	b480      	push	{r7}
 800b87e:	b083      	sub	sp, #12
 800b880:	af00      	add	r7, sp, #0
 800b882:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800b884:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b888:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b88c:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	021b      	lsls	r3, r3, #8
 800b894:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b898:	4313      	orrs	r3, r2
 800b89a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800b89e:	bf00      	nop
 800b8a0:	370c      	adds	r7, #12
 800b8a2:	46bd      	mov	sp, r7
 800b8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a8:	4770      	bx	lr

0800b8aa <LL_RCC_MSI_Enable>:
{
 800b8aa:	b480      	push	{r7}
 800b8ac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800b8ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b8b8:	f043 0301 	orr.w	r3, r3, #1
 800b8bc:	6013      	str	r3, [r2, #0]
}
 800b8be:	bf00      	nop
 800b8c0:	46bd      	mov	sp, r7
 800b8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c6:	4770      	bx	lr

0800b8c8 <LL_RCC_MSI_Disable>:
{
 800b8c8:	b480      	push	{r7}
 800b8ca:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800b8cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b8d6:	f023 0301 	bic.w	r3, r3, #1
 800b8da:	6013      	str	r3, [r2, #0]
}
 800b8dc:	bf00      	nop
 800b8de:	46bd      	mov	sp, r7
 800b8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e4:	4770      	bx	lr

0800b8e6 <LL_RCC_MSI_IsReady>:
{
 800b8e6:	b480      	push	{r7}
 800b8e8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800b8ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	f003 0302 	and.w	r3, r3, #2
 800b8f4:	2b02      	cmp	r3, #2
 800b8f6:	d101      	bne.n	800b8fc <LL_RCC_MSI_IsReady+0x16>
 800b8f8:	2301      	movs	r3, #1
 800b8fa:	e000      	b.n	800b8fe <LL_RCC_MSI_IsReady+0x18>
 800b8fc:	2300      	movs	r3, #0
}
 800b8fe:	4618      	mov	r0, r3
 800b900:	46bd      	mov	sp, r7
 800b902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b906:	4770      	bx	lr

0800b908 <LL_RCC_MSI_SetRange>:
{
 800b908:	b480      	push	{r7}
 800b90a:	b083      	sub	sp, #12
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800b910:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b91a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	4313      	orrs	r3, r2
 800b922:	600b      	str	r3, [r1, #0]
}
 800b924:	bf00      	nop
 800b926:	370c      	adds	r7, #12
 800b928:	46bd      	mov	sp, r7
 800b92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b92e:	4770      	bx	lr

0800b930 <LL_RCC_MSI_GetRange>:
{
 800b930:	b480      	push	{r7}
 800b932:	b083      	sub	sp, #12
 800b934:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800b936:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b940:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	2bb0      	cmp	r3, #176	@ 0xb0
 800b946:	d901      	bls.n	800b94c <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 800b948:	23b0      	movs	r3, #176	@ 0xb0
 800b94a:	607b      	str	r3, [r7, #4]
  return msiRange;
 800b94c:	687b      	ldr	r3, [r7, #4]
}
 800b94e:	4618      	mov	r0, r3
 800b950:	370c      	adds	r7, #12
 800b952:	46bd      	mov	sp, r7
 800b954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b958:	4770      	bx	lr

0800b95a <LL_RCC_MSI_SetCalibTrimming>:
{
 800b95a:	b480      	push	{r7}
 800b95c:	b083      	sub	sp, #12
 800b95e:	af00      	add	r7, sp, #0
 800b960:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800b962:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b966:	685b      	ldr	r3, [r3, #4]
 800b968:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	021b      	lsls	r3, r3, #8
 800b970:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b974:	4313      	orrs	r3, r2
 800b976:	604b      	str	r3, [r1, #4]
}
 800b978:	bf00      	nop
 800b97a:	370c      	adds	r7, #12
 800b97c:	46bd      	mov	sp, r7
 800b97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b982:	4770      	bx	lr

0800b984 <LL_RCC_SetSysClkSource>:
{
 800b984:	b480      	push	{r7}
 800b986:	b083      	sub	sp, #12
 800b988:	af00      	add	r7, sp, #0
 800b98a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800b98c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b990:	689b      	ldr	r3, [r3, #8]
 800b992:	f023 0203 	bic.w	r2, r3, #3
 800b996:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	4313      	orrs	r3, r2
 800b99e:	608b      	str	r3, [r1, #8]
}
 800b9a0:	bf00      	nop
 800b9a2:	370c      	adds	r7, #12
 800b9a4:	46bd      	mov	sp, r7
 800b9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9aa:	4770      	bx	lr

0800b9ac <LL_RCC_GetSysClkSource>:
{
 800b9ac:	b480      	push	{r7}
 800b9ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800b9b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b9b4:	689b      	ldr	r3, [r3, #8]
 800b9b6:	f003 030c 	and.w	r3, r3, #12
}
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c2:	4770      	bx	lr

0800b9c4 <LL_RCC_SetAHBPrescaler>:
{
 800b9c4:	b480      	push	{r7}
 800b9c6:	b083      	sub	sp, #12
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800b9cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b9d0:	689b      	ldr	r3, [r3, #8]
 800b9d2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b9d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	4313      	orrs	r3, r2
 800b9de:	608b      	str	r3, [r1, #8]
}
 800b9e0:	bf00      	nop
 800b9e2:	370c      	adds	r7, #12
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ea:	4770      	bx	lr

0800b9ec <LL_C2_RCC_SetAHBPrescaler>:
{
 800b9ec:	b480      	push	{r7}
 800b9ee:	b083      	sub	sp, #12
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800b9f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b9f8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800b9fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ba00:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	4313      	orrs	r3, r2
 800ba08:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800ba0c:	bf00      	nop
 800ba0e:	370c      	adds	r7, #12
 800ba10:	46bd      	mov	sp, r7
 800ba12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba16:	4770      	bx	lr

0800ba18 <LL_RCC_SetAHB4Prescaler>:
{
 800ba18:	b480      	push	{r7}
 800ba1a:	b083      	sub	sp, #12
 800ba1c:	af00      	add	r7, sp, #0
 800ba1e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800ba20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ba24:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800ba28:	f023 020f 	bic.w	r2, r3, #15
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	091b      	lsrs	r3, r3, #4
 800ba30:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ba34:	4313      	orrs	r3, r2
 800ba36:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800ba3a:	bf00      	nop
 800ba3c:	370c      	adds	r7, #12
 800ba3e:	46bd      	mov	sp, r7
 800ba40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba44:	4770      	bx	lr

0800ba46 <LL_RCC_SetAPB1Prescaler>:
{
 800ba46:	b480      	push	{r7}
 800ba48:	b083      	sub	sp, #12
 800ba4a:	af00      	add	r7, sp, #0
 800ba4c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800ba4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ba52:	689b      	ldr	r3, [r3, #8]
 800ba54:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800ba58:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	4313      	orrs	r3, r2
 800ba60:	608b      	str	r3, [r1, #8]
}
 800ba62:	bf00      	nop
 800ba64:	370c      	adds	r7, #12
 800ba66:	46bd      	mov	sp, r7
 800ba68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba6c:	4770      	bx	lr

0800ba6e <LL_RCC_SetAPB2Prescaler>:
{
 800ba6e:	b480      	push	{r7}
 800ba70:	b083      	sub	sp, #12
 800ba72:	af00      	add	r7, sp, #0
 800ba74:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800ba76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ba7a:	689b      	ldr	r3, [r3, #8]
 800ba7c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800ba80:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	4313      	orrs	r3, r2
 800ba88:	608b      	str	r3, [r1, #8]
}
 800ba8a:	bf00      	nop
 800ba8c:	370c      	adds	r7, #12
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba94:	4770      	bx	lr

0800ba96 <LL_RCC_GetAHBPrescaler>:
{
 800ba96:	b480      	push	{r7}
 800ba98:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800ba9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ba9e:	689b      	ldr	r3, [r3, #8]
 800baa0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800baa4:	4618      	mov	r0, r3
 800baa6:	46bd      	mov	sp, r7
 800baa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baac:	4770      	bx	lr

0800baae <LL_RCC_GetAHB4Prescaler>:
{
 800baae:	b480      	push	{r7}
 800bab0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800bab2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bab6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800baba:	011b      	lsls	r3, r3, #4
 800babc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800bac0:	4618      	mov	r0, r3
 800bac2:	46bd      	mov	sp, r7
 800bac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac8:	4770      	bx	lr

0800baca <LL_RCC_GetAPB1Prescaler>:
{
 800baca:	b480      	push	{r7}
 800bacc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800bace:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bad2:	689b      	ldr	r3, [r3, #8]
 800bad4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800bad8:	4618      	mov	r0, r3
 800bada:	46bd      	mov	sp, r7
 800badc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae0:	4770      	bx	lr

0800bae2 <LL_RCC_GetAPB2Prescaler>:
{
 800bae2:	b480      	push	{r7}
 800bae4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800bae6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800baea:	689b      	ldr	r3, [r3, #8]
 800baec:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800baf0:	4618      	mov	r0, r3
 800baf2:	46bd      	mov	sp, r7
 800baf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf8:	4770      	bx	lr

0800bafa <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800bafa:	b480      	push	{r7}
 800bafc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800bafe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bb08:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bb0c:	6013      	str	r3, [r2, #0]
}
 800bb0e:	bf00      	nop
 800bb10:	46bd      	mov	sp, r7
 800bb12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb16:	4770      	bx	lr

0800bb18 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800bb18:	b480      	push	{r7}
 800bb1a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800bb1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bb26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bb2a:	6013      	str	r3, [r2, #0]
}
 800bb2c:	bf00      	nop
 800bb2e:	46bd      	mov	sp, r7
 800bb30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb34:	4770      	bx	lr

0800bb36 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800bb36:	b480      	push	{r7}
 800bb38:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800bb3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bb44:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bb48:	d101      	bne.n	800bb4e <LL_RCC_PLL_IsReady+0x18>
 800bb4a:	2301      	movs	r3, #1
 800bb4c:	e000      	b.n	800bb50 <LL_RCC_PLL_IsReady+0x1a>
 800bb4e:	2300      	movs	r3, #0
}
 800bb50:	4618      	mov	r0, r3
 800bb52:	46bd      	mov	sp, r7
 800bb54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb58:	4770      	bx	lr

0800bb5a <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800bb5a:	b480      	push	{r7}
 800bb5c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800bb5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb62:	68db      	ldr	r3, [r3, #12]
 800bb64:	0a1b      	lsrs	r3, r3, #8
 800bb66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	46bd      	mov	sp, r7
 800bb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb72:	4770      	bx	lr

0800bb74 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800bb74:	b480      	push	{r7}
 800bb76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800bb78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb7c:	68db      	ldr	r3, [r3, #12]
 800bb7e:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800bb82:	4618      	mov	r0, r3
 800bb84:	46bd      	mov	sp, r7
 800bb86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8a:	4770      	bx	lr

0800bb8c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800bb8c:	b480      	push	{r7}
 800bb8e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800bb90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb94:	68db      	ldr	r3, [r3, #12]
 800bb96:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800bb9a:	4618      	mov	r0, r3
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba2:	4770      	bx	lr

0800bba4 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800bba4:	b480      	push	{r7}
 800bba6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800bba8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bbac:	68db      	ldr	r3, [r3, #12]
 800bbae:	f003 0303 	and.w	r3, r3, #3
}
 800bbb2:	4618      	mov	r0, r3
 800bbb4:	46bd      	mov	sp, r7
 800bbb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbba:	4770      	bx	lr

0800bbbc <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800bbbc:	b480      	push	{r7}
 800bbbe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800bbc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bbc4:	689b      	ldr	r3, [r3, #8]
 800bbc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bbca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bbce:	d101      	bne.n	800bbd4 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800bbd0:	2301      	movs	r3, #1
 800bbd2:	e000      	b.n	800bbd6 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800bbd4:	2300      	movs	r3, #0
}
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	46bd      	mov	sp, r7
 800bbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbde:	4770      	bx	lr

0800bbe0 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800bbe0:	b480      	push	{r7}
 800bbe2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800bbe4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bbe8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800bbec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bbf0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bbf4:	d101      	bne.n	800bbfa <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800bbf6:	2301      	movs	r3, #1
 800bbf8:	e000      	b.n	800bbfc <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800bbfa:	2300      	movs	r3, #0
}
 800bbfc:	4618      	mov	r0, r3
 800bbfe:	46bd      	mov	sp, r7
 800bc00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc04:	4770      	bx	lr

0800bc06 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800bc06:	b480      	push	{r7}
 800bc08:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800bc0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bc0e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800bc12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bc16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bc1a:	d101      	bne.n	800bc20 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800bc1c:	2301      	movs	r3, #1
 800bc1e:	e000      	b.n	800bc22 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800bc20:	2300      	movs	r3, #0
}
 800bc22:	4618      	mov	r0, r3
 800bc24:	46bd      	mov	sp, r7
 800bc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc2a:	4770      	bx	lr

0800bc2c <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800bc2c:	b480      	push	{r7}
 800bc2e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800bc30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bc34:	689b      	ldr	r3, [r3, #8]
 800bc36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bc3a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bc3e:	d101      	bne.n	800bc44 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800bc40:	2301      	movs	r3, #1
 800bc42:	e000      	b.n	800bc46 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800bc44:	2300      	movs	r3, #0
}
 800bc46:	4618      	mov	r0, r3
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc4e:	4770      	bx	lr

0800bc50 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800bc50:	b480      	push	{r7}
 800bc52:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800bc54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bc58:	689b      	ldr	r3, [r3, #8]
 800bc5a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bc5e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bc62:	d101      	bne.n	800bc68 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800bc64:	2301      	movs	r3, #1
 800bc66:	e000      	b.n	800bc6a <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800bc68:	2300      	movs	r3, #0
}
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	46bd      	mov	sp, r7
 800bc6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc72:	4770      	bx	lr

0800bc74 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800bc74:	b590      	push	{r4, r7, lr}
 800bc76:	b08d      	sub	sp, #52	@ 0x34
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d101      	bne.n	800bc86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800bc82:	2301      	movs	r3, #1
 800bc84:	e363      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	f003 0320 	and.w	r3, r3, #32
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	f000 808d 	beq.w	800bdae <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bc94:	f7ff fe8a 	bl	800b9ac <LL_RCC_GetSysClkSource>
 800bc98:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bc9a:	f7ff ff83 	bl	800bba4 <LL_RCC_PLL_GetMainSource>
 800bc9e:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800bca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d005      	beq.n	800bcb2 <HAL_RCC_OscConfig+0x3e>
 800bca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bca8:	2b0c      	cmp	r3, #12
 800bcaa:	d147      	bne.n	800bd3c <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800bcac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcae:	2b01      	cmp	r3, #1
 800bcb0:	d144      	bne.n	800bd3c <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	69db      	ldr	r3, [r3, #28]
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d101      	bne.n	800bcbe <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800bcba:	2301      	movs	r3, #1
 800bcbc:	e347      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800bcc2:	f7ff fe35 	bl	800b930 <LL_RCC_MSI_GetRange>
 800bcc6:	4603      	mov	r3, r0
 800bcc8:	429c      	cmp	r4, r3
 800bcca:	d914      	bls.n	800bcf6 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	f000 fd2f 	bl	800c734 <RCC_SetFlashLatencyFromMSIRange>
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d001      	beq.n	800bce0 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800bcdc:	2301      	movs	r3, #1
 800bcde:	e336      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bce4:	4618      	mov	r0, r3
 800bce6:	f7ff fe0f 	bl	800b908 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	6a1b      	ldr	r3, [r3, #32]
 800bcee:	4618      	mov	r0, r3
 800bcf0:	f7ff fe33 	bl	800b95a <LL_RCC_MSI_SetCalibTrimming>
 800bcf4:	e013      	b.n	800bd1e <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	f7ff fe04 	bl	800b908 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	6a1b      	ldr	r3, [r3, #32]
 800bd04:	4618      	mov	r0, r3
 800bd06:	f7ff fe28 	bl	800b95a <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd0e:	4618      	mov	r0, r3
 800bd10:	f000 fd10 	bl	800c734 <RCC_SetFlashLatencyFromMSIRange>
 800bd14:	4603      	mov	r3, r0
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d001      	beq.n	800bd1e <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800bd1a:	2301      	movs	r3, #1
 800bd1c:	e317      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800bd1e:	f000 fcc9 	bl	800c6b4 <HAL_RCC_GetHCLKFreq>
 800bd22:	4603      	mov	r3, r0
 800bd24:	4aa4      	ldr	r2, [pc, #656]	@ (800bfb8 <HAL_RCC_OscConfig+0x344>)
 800bd26:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800bd28:	4ba4      	ldr	r3, [pc, #656]	@ (800bfbc <HAL_RCC_OscConfig+0x348>)
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	4618      	mov	r0, r3
 800bd2e:	f7fe fb53 	bl	800a3d8 <HAL_InitTick>
 800bd32:	4603      	mov	r3, r0
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d039      	beq.n	800bdac <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 800bd38:	2301      	movs	r3, #1
 800bd3a:	e308      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	69db      	ldr	r3, [r3, #28]
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d01e      	beq.n	800bd82 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800bd44:	f7ff fdb1 	bl	800b8aa <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800bd48:	f7fe fb94 	bl	800a474 <HAL_GetTick>
 800bd4c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800bd4e:	e008      	b.n	800bd62 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800bd50:	f7fe fb90 	bl	800a474 <HAL_GetTick>
 800bd54:	4602      	mov	r2, r0
 800bd56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd58:	1ad3      	subs	r3, r2, r3
 800bd5a:	2b02      	cmp	r3, #2
 800bd5c:	d901      	bls.n	800bd62 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800bd5e:	2303      	movs	r3, #3
 800bd60:	e2f5      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800bd62:	f7ff fdc0 	bl	800b8e6 <LL_RCC_MSI_IsReady>
 800bd66:	4603      	mov	r3, r0
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d0f1      	beq.n	800bd50 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd70:	4618      	mov	r0, r3
 800bd72:	f7ff fdc9 	bl	800b908 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	6a1b      	ldr	r3, [r3, #32]
 800bd7a:	4618      	mov	r0, r3
 800bd7c:	f7ff fded 	bl	800b95a <LL_RCC_MSI_SetCalibTrimming>
 800bd80:	e015      	b.n	800bdae <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800bd82:	f7ff fda1 	bl	800b8c8 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800bd86:	f7fe fb75 	bl	800a474 <HAL_GetTick>
 800bd8a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800bd8c:	e008      	b.n	800bda0 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800bd8e:	f7fe fb71 	bl	800a474 <HAL_GetTick>
 800bd92:	4602      	mov	r2, r0
 800bd94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd96:	1ad3      	subs	r3, r2, r3
 800bd98:	2b02      	cmp	r3, #2
 800bd9a:	d901      	bls.n	800bda0 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800bd9c:	2303      	movs	r3, #3
 800bd9e:	e2d6      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 800bda0:	f7ff fda1 	bl	800b8e6 <LL_RCC_MSI_IsReady>
 800bda4:	4603      	mov	r3, r0
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d1f1      	bne.n	800bd8e <HAL_RCC_OscConfig+0x11a>
 800bdaa:	e000      	b.n	800bdae <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800bdac:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	f003 0301 	and.w	r3, r3, #1
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d047      	beq.n	800be4a <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bdba:	f7ff fdf7 	bl	800b9ac <LL_RCC_GetSysClkSource>
 800bdbe:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bdc0:	f7ff fef0 	bl	800bba4 <LL_RCC_PLL_GetMainSource>
 800bdc4:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800bdc6:	6a3b      	ldr	r3, [r7, #32]
 800bdc8:	2b08      	cmp	r3, #8
 800bdca:	d005      	beq.n	800bdd8 <HAL_RCC_OscConfig+0x164>
 800bdcc:	6a3b      	ldr	r3, [r7, #32]
 800bdce:	2b0c      	cmp	r3, #12
 800bdd0:	d108      	bne.n	800bde4 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800bdd2:	69fb      	ldr	r3, [r7, #28]
 800bdd4:	2b03      	cmp	r3, #3
 800bdd6:	d105      	bne.n	800bde4 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	685b      	ldr	r3, [r3, #4]
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d134      	bne.n	800be4a <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 800bde0:	2301      	movs	r3, #1
 800bde2:	e2b4      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	685b      	ldr	r3, [r3, #4]
 800bde8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bdec:	d102      	bne.n	800bdf4 <HAL_RCC_OscConfig+0x180>
 800bdee:	f7ff fbde 	bl	800b5ae <LL_RCC_HSE_Enable>
 800bdf2:	e001      	b.n	800bdf8 <HAL_RCC_OscConfig+0x184>
 800bdf4:	f7ff fbea 	bl	800b5cc <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	685b      	ldr	r3, [r3, #4]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d012      	beq.n	800be26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be00:	f7fe fb38 	bl	800a474 <HAL_GetTick>
 800be04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800be06:	e008      	b.n	800be1a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800be08:	f7fe fb34 	bl	800a474 <HAL_GetTick>
 800be0c:	4602      	mov	r2, r0
 800be0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be10:	1ad3      	subs	r3, r2, r3
 800be12:	2b64      	cmp	r3, #100	@ 0x64
 800be14:	d901      	bls.n	800be1a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800be16:	2303      	movs	r3, #3
 800be18:	e299      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800be1a:	f7ff fbe6 	bl	800b5ea <LL_RCC_HSE_IsReady>
 800be1e:	4603      	mov	r3, r0
 800be20:	2b00      	cmp	r3, #0
 800be22:	d0f1      	beq.n	800be08 <HAL_RCC_OscConfig+0x194>
 800be24:	e011      	b.n	800be4a <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be26:	f7fe fb25 	bl	800a474 <HAL_GetTick>
 800be2a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800be2c:	e008      	b.n	800be40 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800be2e:	f7fe fb21 	bl	800a474 <HAL_GetTick>
 800be32:	4602      	mov	r2, r0
 800be34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be36:	1ad3      	subs	r3, r2, r3
 800be38:	2b64      	cmp	r3, #100	@ 0x64
 800be3a:	d901      	bls.n	800be40 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800be3c:	2303      	movs	r3, #3
 800be3e:	e286      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800be40:	f7ff fbd3 	bl	800b5ea <LL_RCC_HSE_IsReady>
 800be44:	4603      	mov	r3, r0
 800be46:	2b00      	cmp	r3, #0
 800be48:	d1f1      	bne.n	800be2e <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	f003 0302 	and.w	r3, r3, #2
 800be52:	2b00      	cmp	r3, #0
 800be54:	d04c      	beq.n	800bef0 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800be56:	f7ff fda9 	bl	800b9ac <LL_RCC_GetSysClkSource>
 800be5a:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800be5c:	f7ff fea2 	bl	800bba4 <LL_RCC_PLL_GetMainSource>
 800be60:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800be62:	69bb      	ldr	r3, [r7, #24]
 800be64:	2b04      	cmp	r3, #4
 800be66:	d005      	beq.n	800be74 <HAL_RCC_OscConfig+0x200>
 800be68:	69bb      	ldr	r3, [r7, #24]
 800be6a:	2b0c      	cmp	r3, #12
 800be6c:	d10e      	bne.n	800be8c <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800be6e:	697b      	ldr	r3, [r7, #20]
 800be70:	2b02      	cmp	r3, #2
 800be72:	d10b      	bne.n	800be8c <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	68db      	ldr	r3, [r3, #12]
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d101      	bne.n	800be80 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800be7c:	2301      	movs	r3, #1
 800be7e:	e266      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	691b      	ldr	r3, [r3, #16]
 800be84:	4618      	mov	r0, r3
 800be86:	f7ff fbf2 	bl	800b66e <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800be8a:	e031      	b.n	800bef0 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	68db      	ldr	r3, [r3, #12]
 800be90:	2b00      	cmp	r3, #0
 800be92:	d019      	beq.n	800bec8 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800be94:	f7ff fbbb 	bl	800b60e <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be98:	f7fe faec 	bl	800a474 <HAL_GetTick>
 800be9c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800be9e:	e008      	b.n	800beb2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bea0:	f7fe fae8 	bl	800a474 <HAL_GetTick>
 800bea4:	4602      	mov	r2, r0
 800bea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bea8:	1ad3      	subs	r3, r2, r3
 800beaa:	2b02      	cmp	r3, #2
 800beac:	d901      	bls.n	800beb2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800beae:	2303      	movs	r3, #3
 800beb0:	e24d      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800beb2:	f7ff fbca 	bl	800b64a <LL_RCC_HSI_IsReady>
 800beb6:	4603      	mov	r3, r0
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d0f1      	beq.n	800bea0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	691b      	ldr	r3, [r3, #16]
 800bec0:	4618      	mov	r0, r3
 800bec2:	f7ff fbd4 	bl	800b66e <LL_RCC_HSI_SetCalibTrimming>
 800bec6:	e013      	b.n	800bef0 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800bec8:	f7ff fbb0 	bl	800b62c <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800becc:	f7fe fad2 	bl	800a474 <HAL_GetTick>
 800bed0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800bed2:	e008      	b.n	800bee6 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bed4:	f7fe face 	bl	800a474 <HAL_GetTick>
 800bed8:	4602      	mov	r2, r0
 800beda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bedc:	1ad3      	subs	r3, r2, r3
 800bede:	2b02      	cmp	r3, #2
 800bee0:	d901      	bls.n	800bee6 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800bee2:	2303      	movs	r3, #3
 800bee4:	e233      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800bee6:	f7ff fbb0 	bl	800b64a <LL_RCC_HSI_IsReady>
 800beea:	4603      	mov	r3, r0
 800beec:	2b00      	cmp	r3, #0
 800beee:	d1f1      	bne.n	800bed4 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	f003 0308 	and.w	r3, r3, #8
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d106      	bne.n	800bf0a <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	f000 80a3 	beq.w	800c050 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	695b      	ldr	r3, [r3, #20]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d076      	beq.n	800c000 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	f003 0310 	and.w	r3, r3, #16
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d046      	beq.n	800bfac <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800bf1e:	f7ff fc67 	bl	800b7f0 <LL_RCC_LSI1_IsReady>
 800bf22:	4603      	mov	r3, r0
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d113      	bne.n	800bf50 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800bf28:	f7ff fc40 	bl	800b7ac <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800bf2c:	f7fe faa2 	bl	800a474 <HAL_GetTick>
 800bf30:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800bf32:	e008      	b.n	800bf46 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800bf34:	f7fe fa9e 	bl	800a474 <HAL_GetTick>
 800bf38:	4602      	mov	r2, r0
 800bf3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf3c:	1ad3      	subs	r3, r2, r3
 800bf3e:	2b02      	cmp	r3, #2
 800bf40:	d901      	bls.n	800bf46 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800bf42:	2303      	movs	r3, #3
 800bf44:	e203      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800bf46:	f7ff fc53 	bl	800b7f0 <LL_RCC_LSI1_IsReady>
 800bf4a:	4603      	mov	r3, r0
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d0f1      	beq.n	800bf34 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800bf50:	f7ff fc60 	bl	800b814 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bf54:	f7fe fa8e 	bl	800a474 <HAL_GetTick>
 800bf58:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800bf5a:	e008      	b.n	800bf6e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800bf5c:	f7fe fa8a 	bl	800a474 <HAL_GetTick>
 800bf60:	4602      	mov	r2, r0
 800bf62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf64:	1ad3      	subs	r3, r2, r3
 800bf66:	2b03      	cmp	r3, #3
 800bf68:	d901      	bls.n	800bf6e <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800bf6a:	2303      	movs	r3, #3
 800bf6c:	e1ef      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800bf6e:	f7ff fc73 	bl	800b858 <LL_RCC_LSI2_IsReady>
 800bf72:	4603      	mov	r3, r0
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d0f1      	beq.n	800bf5c <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	699b      	ldr	r3, [r3, #24]
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	f7ff fc7d 	bl	800b87c <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800bf82:	f7ff fc24 	bl	800b7ce <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bf86:	f7fe fa75 	bl	800a474 <HAL_GetTick>
 800bf8a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800bf8c:	e008      	b.n	800bfa0 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800bf8e:	f7fe fa71 	bl	800a474 <HAL_GetTick>
 800bf92:	4602      	mov	r2, r0
 800bf94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf96:	1ad3      	subs	r3, r2, r3
 800bf98:	2b02      	cmp	r3, #2
 800bf9a:	d901      	bls.n	800bfa0 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800bf9c:	2303      	movs	r3, #3
 800bf9e:	e1d6      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 800bfa0:	f7ff fc26 	bl	800b7f0 <LL_RCC_LSI1_IsReady>
 800bfa4:	4603      	mov	r3, r0
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d1f1      	bne.n	800bf8e <HAL_RCC_OscConfig+0x31a>
 800bfaa:	e051      	b.n	800c050 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800bfac:	f7ff fbfe 	bl	800b7ac <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bfb0:	f7fe fa60 	bl	800a474 <HAL_GetTick>
 800bfb4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800bfb6:	e00c      	b.n	800bfd2 <HAL_RCC_OscConfig+0x35e>
 800bfb8:	20000208 	.word	0x20000208
 800bfbc:	2000020c 	.word	0x2000020c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800bfc0:	f7fe fa58 	bl	800a474 <HAL_GetTick>
 800bfc4:	4602      	mov	r2, r0
 800bfc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfc8:	1ad3      	subs	r3, r2, r3
 800bfca:	2b02      	cmp	r3, #2
 800bfcc:	d901      	bls.n	800bfd2 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800bfce:	2303      	movs	r3, #3
 800bfd0:	e1bd      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800bfd2:	f7ff fc0d 	bl	800b7f0 <LL_RCC_LSI1_IsReady>
 800bfd6:	4603      	mov	r3, r0
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d0f1      	beq.n	800bfc0 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800bfdc:	f7ff fc2b 	bl	800b836 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800bfe0:	e008      	b.n	800bff4 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800bfe2:	f7fe fa47 	bl	800a474 <HAL_GetTick>
 800bfe6:	4602      	mov	r2, r0
 800bfe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfea:	1ad3      	subs	r3, r2, r3
 800bfec:	2b03      	cmp	r3, #3
 800bfee:	d901      	bls.n	800bff4 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 800bff0:	2303      	movs	r3, #3
 800bff2:	e1ac      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800bff4:	f7ff fc30 	bl	800b858 <LL_RCC_LSI2_IsReady>
 800bff8:	4603      	mov	r3, r0
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d1f1      	bne.n	800bfe2 <HAL_RCC_OscConfig+0x36e>
 800bffe:	e027      	b.n	800c050 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800c000:	f7ff fc19 	bl	800b836 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c004:	f7fe fa36 	bl	800a474 <HAL_GetTick>
 800c008:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800c00a:	e008      	b.n	800c01e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800c00c:	f7fe fa32 	bl	800a474 <HAL_GetTick>
 800c010:	4602      	mov	r2, r0
 800c012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c014:	1ad3      	subs	r3, r2, r3
 800c016:	2b03      	cmp	r3, #3
 800c018:	d901      	bls.n	800c01e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800c01a:	2303      	movs	r3, #3
 800c01c:	e197      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800c01e:	f7ff fc1b 	bl	800b858 <LL_RCC_LSI2_IsReady>
 800c022:	4603      	mov	r3, r0
 800c024:	2b00      	cmp	r3, #0
 800c026:	d1f1      	bne.n	800c00c <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800c028:	f7ff fbd1 	bl	800b7ce <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c02c:	f7fe fa22 	bl	800a474 <HAL_GetTick>
 800c030:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800c032:	e008      	b.n	800c046 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800c034:	f7fe fa1e 	bl	800a474 <HAL_GetTick>
 800c038:	4602      	mov	r2, r0
 800c03a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c03c:	1ad3      	subs	r3, r2, r3
 800c03e:	2b02      	cmp	r3, #2
 800c040:	d901      	bls.n	800c046 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800c042:	2303      	movs	r3, #3
 800c044:	e183      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800c046:	f7ff fbd3 	bl	800b7f0 <LL_RCC_LSI1_IsReady>
 800c04a:	4603      	mov	r3, r0
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d1f1      	bne.n	800c034 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	f003 0304 	and.w	r3, r3, #4
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d05b      	beq.n	800c114 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c05c:	4ba7      	ldr	r3, [pc, #668]	@ (800c2fc <HAL_RCC_OscConfig+0x688>)
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c064:	2b00      	cmp	r3, #0
 800c066:	d114      	bne.n	800c092 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800c068:	f7ff f9b6 	bl	800b3d8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c06c:	f7fe fa02 	bl	800a474 <HAL_GetTick>
 800c070:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c072:	e008      	b.n	800c086 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c074:	f7fe f9fe 	bl	800a474 <HAL_GetTick>
 800c078:	4602      	mov	r2, r0
 800c07a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c07c:	1ad3      	subs	r3, r2, r3
 800c07e:	2b02      	cmp	r3, #2
 800c080:	d901      	bls.n	800c086 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800c082:	2303      	movs	r3, #3
 800c084:	e163      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c086:	4b9d      	ldr	r3, [pc, #628]	@ (800c2fc <HAL_RCC_OscConfig+0x688>)
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d0f0      	beq.n	800c074 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	689b      	ldr	r3, [r3, #8]
 800c096:	2b01      	cmp	r3, #1
 800c098:	d102      	bne.n	800c0a0 <HAL_RCC_OscConfig+0x42c>
 800c09a:	f7ff fb31 	bl	800b700 <LL_RCC_LSE_Enable>
 800c09e:	e00c      	b.n	800c0ba <HAL_RCC_OscConfig+0x446>
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	689b      	ldr	r3, [r3, #8]
 800c0a4:	2b05      	cmp	r3, #5
 800c0a6:	d104      	bne.n	800c0b2 <HAL_RCC_OscConfig+0x43e>
 800c0a8:	f7ff fb4c 	bl	800b744 <LL_RCC_LSE_EnableBypass>
 800c0ac:	f7ff fb28 	bl	800b700 <LL_RCC_LSE_Enable>
 800c0b0:	e003      	b.n	800c0ba <HAL_RCC_OscConfig+0x446>
 800c0b2:	f7ff fb36 	bl	800b722 <LL_RCC_LSE_Disable>
 800c0b6:	f7ff fb56 	bl	800b766 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	689b      	ldr	r3, [r3, #8]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d014      	beq.n	800c0ec <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c0c2:	f7fe f9d7 	bl	800a474 <HAL_GetTick>
 800c0c6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800c0c8:	e00a      	b.n	800c0e0 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c0ca:	f7fe f9d3 	bl	800a474 <HAL_GetTick>
 800c0ce:	4602      	mov	r2, r0
 800c0d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0d2:	1ad3      	subs	r3, r2, r3
 800c0d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c0d8:	4293      	cmp	r3, r2
 800c0da:	d901      	bls.n	800c0e0 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800c0dc:	2303      	movs	r3, #3
 800c0de:	e136      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 800c0e0:	f7ff fb52 	bl	800b788 <LL_RCC_LSE_IsReady>
 800c0e4:	4603      	mov	r3, r0
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d0ef      	beq.n	800c0ca <HAL_RCC_OscConfig+0x456>
 800c0ea:	e013      	b.n	800c114 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c0ec:	f7fe f9c2 	bl	800a474 <HAL_GetTick>
 800c0f0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800c0f2:	e00a      	b.n	800c10a <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c0f4:	f7fe f9be 	bl	800a474 <HAL_GetTick>
 800c0f8:	4602      	mov	r2, r0
 800c0fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0fc:	1ad3      	subs	r3, r2, r3
 800c0fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c102:	4293      	cmp	r3, r2
 800c104:	d901      	bls.n	800c10a <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800c106:	2303      	movs	r3, #3
 800c108:	e121      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800c10a:	f7ff fb3d 	bl	800b788 <LL_RCC_LSE_IsReady>
 800c10e:	4603      	mov	r3, r0
 800c110:	2b00      	cmp	r3, #0
 800c112:	d1ef      	bne.n	800c0f4 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d02c      	beq.n	800c17a <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c124:	2b00      	cmp	r3, #0
 800c126:	d014      	beq.n	800c152 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800c128:	f7ff fab6 	bl	800b698 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c12c:	f7fe f9a2 	bl	800a474 <HAL_GetTick>
 800c130:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800c132:	e008      	b.n	800c146 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c134:	f7fe f99e 	bl	800a474 <HAL_GetTick>
 800c138:	4602      	mov	r2, r0
 800c13a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c13c:	1ad3      	subs	r3, r2, r3
 800c13e:	2b02      	cmp	r3, #2
 800c140:	d901      	bls.n	800c146 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800c142:	2303      	movs	r3, #3
 800c144:	e103      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800c146:	f7ff fac9 	bl	800b6dc <LL_RCC_HSI48_IsReady>
 800c14a:	4603      	mov	r3, r0
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d0f1      	beq.n	800c134 <HAL_RCC_OscConfig+0x4c0>
 800c150:	e013      	b.n	800c17a <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800c152:	f7ff fab2 	bl	800b6ba <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c156:	f7fe f98d 	bl	800a474 <HAL_GetTick>
 800c15a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800c15c:	e008      	b.n	800c170 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c15e:	f7fe f989 	bl	800a474 <HAL_GetTick>
 800c162:	4602      	mov	r2, r0
 800c164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c166:	1ad3      	subs	r3, r2, r3
 800c168:	2b02      	cmp	r3, #2
 800c16a:	d901      	bls.n	800c170 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800c16c:	2303      	movs	r3, #3
 800c16e:	e0ee      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800c170:	f7ff fab4 	bl	800b6dc <LL_RCC_HSI48_IsReady>
 800c174:	4603      	mov	r3, r0
 800c176:	2b00      	cmp	r3, #0
 800c178:	d1f1      	bne.n	800c15e <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c17e:	2b00      	cmp	r3, #0
 800c180:	f000 80e4 	beq.w	800c34c <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c184:	f7ff fc12 	bl	800b9ac <LL_RCC_GetSysClkSource>
 800c188:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800c18a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c18e:	68db      	ldr	r3, [r3, #12]
 800c190:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c196:	2b02      	cmp	r3, #2
 800c198:	f040 80b4 	bne.w	800c304 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	f003 0203 	and.w	r2, r3, #3
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c1a6:	429a      	cmp	r2, r3
 800c1a8:	d123      	bne.n	800c1f2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c1b4:	429a      	cmp	r2, r3
 800c1b6:	d11c      	bne.n	800c1f2 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	0a1b      	lsrs	r3, r3, #8
 800c1bc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800c1c4:	429a      	cmp	r2, r3
 800c1c6:	d114      	bne.n	800c1f2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800c1d2:	429a      	cmp	r2, r3
 800c1d4:	d10d      	bne.n	800c1f2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800c1e0:	429a      	cmp	r2, r3
 800c1e2:	d106      	bne.n	800c1f2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800c1ee:	429a      	cmp	r2, r3
 800c1f0:	d05d      	beq.n	800c2ae <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c1f2:	693b      	ldr	r3, [r7, #16]
 800c1f4:	2b0c      	cmp	r3, #12
 800c1f6:	d058      	beq.n	800c2aa <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800c1f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c202:	2b00      	cmp	r3, #0
 800c204:	d001      	beq.n	800c20a <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 800c206:	2301      	movs	r3, #1
 800c208:	e0a1      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800c20a:	f7ff fc85 	bl	800bb18 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800c20e:	f7fe f931 	bl	800a474 <HAL_GetTick>
 800c212:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c214:	e008      	b.n	800c228 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c216:	f7fe f92d 	bl	800a474 <HAL_GetTick>
 800c21a:	4602      	mov	r2, r0
 800c21c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c21e:	1ad3      	subs	r3, r2, r3
 800c220:	2b02      	cmp	r3, #2
 800c222:	d901      	bls.n	800c228 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 800c224:	2303      	movs	r3, #3
 800c226:	e092      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c228:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c232:	2b00      	cmp	r3, #0
 800c234:	d1ef      	bne.n	800c216 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c236:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c23a:	68da      	ldr	r2, [r3, #12]
 800c23c:	4b30      	ldr	r3, [pc, #192]	@ (800c300 <HAL_RCC_OscConfig+0x68c>)
 800c23e:	4013      	ands	r3, r2
 800c240:	687a      	ldr	r2, [r7, #4]
 800c242:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800c244:	687a      	ldr	r2, [r7, #4]
 800c246:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800c248:	4311      	orrs	r1, r2
 800c24a:	687a      	ldr	r2, [r7, #4]
 800c24c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800c24e:	0212      	lsls	r2, r2, #8
 800c250:	4311      	orrs	r1, r2
 800c252:	687a      	ldr	r2, [r7, #4]
 800c254:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800c256:	4311      	orrs	r1, r2
 800c258:	687a      	ldr	r2, [r7, #4]
 800c25a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800c25c:	4311      	orrs	r1, r2
 800c25e:	687a      	ldr	r2, [r7, #4]
 800c260:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800c262:	430a      	orrs	r2, r1
 800c264:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c268:	4313      	orrs	r3, r2
 800c26a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800c26c:	f7ff fc45 	bl	800bafa <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c270:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c274:	68db      	ldr	r3, [r3, #12]
 800c276:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c27a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c27e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800c280:	f7fe f8f8 	bl	800a474 <HAL_GetTick>
 800c284:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c286:	e008      	b.n	800c29a <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c288:	f7fe f8f4 	bl	800a474 <HAL_GetTick>
 800c28c:	4602      	mov	r2, r0
 800c28e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c290:	1ad3      	subs	r3, r2, r3
 800c292:	2b02      	cmp	r3, #2
 800c294:	d901      	bls.n	800c29a <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 800c296:	2303      	movs	r3, #3
 800c298:	e059      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c29a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d0ef      	beq.n	800c288 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c2a8:	e050      	b.n	800c34c <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800c2aa:	2301      	movs	r3, #1
 800c2ac:	e04f      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c2ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d147      	bne.n	800c34c <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800c2bc:	f7ff fc1d 	bl	800bafa <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c2c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c2c4:	68db      	ldr	r3, [r3, #12]
 800c2c6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c2ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c2ce:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800c2d0:	f7fe f8d0 	bl	800a474 <HAL_GetTick>
 800c2d4:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c2d6:	e008      	b.n	800c2ea <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c2d8:	f7fe f8cc 	bl	800a474 <HAL_GetTick>
 800c2dc:	4602      	mov	r2, r0
 800c2de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2e0:	1ad3      	subs	r3, r2, r3
 800c2e2:	2b02      	cmp	r3, #2
 800c2e4:	d901      	bls.n	800c2ea <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 800c2e6:	2303      	movs	r3, #3
 800c2e8:	e031      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c2ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d0ef      	beq.n	800c2d8 <HAL_RCC_OscConfig+0x664>
 800c2f8:	e028      	b.n	800c34c <HAL_RCC_OscConfig+0x6d8>
 800c2fa:	bf00      	nop
 800c2fc:	58000400 	.word	0x58000400
 800c300:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c304:	693b      	ldr	r3, [r7, #16]
 800c306:	2b0c      	cmp	r3, #12
 800c308:	d01e      	beq.n	800c348 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c30a:	f7ff fc05 	bl	800bb18 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c30e:	f7fe f8b1 	bl	800a474 <HAL_GetTick>
 800c312:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c314:	e008      	b.n	800c328 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c316:	f7fe f8ad 	bl	800a474 <HAL_GetTick>
 800c31a:	4602      	mov	r2, r0
 800c31c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c31e:	1ad3      	subs	r3, r2, r3
 800c320:	2b02      	cmp	r3, #2
 800c322:	d901      	bls.n	800c328 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 800c324:	2303      	movs	r3, #3
 800c326:	e012      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c328:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c332:	2b00      	cmp	r3, #0
 800c334:	d1ef      	bne.n	800c316 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800c336:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c33a:	68da      	ldr	r2, [r3, #12]
 800c33c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c340:	4b05      	ldr	r3, [pc, #20]	@ (800c358 <HAL_RCC_OscConfig+0x6e4>)
 800c342:	4013      	ands	r3, r2
 800c344:	60cb      	str	r3, [r1, #12]
 800c346:	e001      	b.n	800c34c <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800c348:	2301      	movs	r3, #1
 800c34a:	e000      	b.n	800c34e <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800c34c:	2300      	movs	r3, #0
}
 800c34e:	4618      	mov	r0, r3
 800c350:	3734      	adds	r7, #52	@ 0x34
 800c352:	46bd      	mov	sp, r7
 800c354:	bd90      	pop	{r4, r7, pc}
 800c356:	bf00      	nop
 800c358:	eefefffc 	.word	0xeefefffc

0800c35c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c35c:	b580      	push	{r7, lr}
 800c35e:	b084      	sub	sp, #16
 800c360:	af00      	add	r7, sp, #0
 800c362:	6078      	str	r0, [r7, #4]
 800c364:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d101      	bne.n	800c370 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c36c:	2301      	movs	r3, #1
 800c36e:	e12d      	b.n	800c5cc <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c370:	4b98      	ldr	r3, [pc, #608]	@ (800c5d4 <HAL_RCC_ClockConfig+0x278>)
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	f003 0307 	and.w	r3, r3, #7
 800c378:	683a      	ldr	r2, [r7, #0]
 800c37a:	429a      	cmp	r2, r3
 800c37c:	d91b      	bls.n	800c3b6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c37e:	4b95      	ldr	r3, [pc, #596]	@ (800c5d4 <HAL_RCC_ClockConfig+0x278>)
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	f023 0207 	bic.w	r2, r3, #7
 800c386:	4993      	ldr	r1, [pc, #588]	@ (800c5d4 <HAL_RCC_ClockConfig+0x278>)
 800c388:	683b      	ldr	r3, [r7, #0]
 800c38a:	4313      	orrs	r3, r2
 800c38c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c38e:	f7fe f871 	bl	800a474 <HAL_GetTick>
 800c392:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c394:	e008      	b.n	800c3a8 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800c396:	f7fe f86d 	bl	800a474 <HAL_GetTick>
 800c39a:	4602      	mov	r2, r0
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	1ad3      	subs	r3, r2, r3
 800c3a0:	2b02      	cmp	r3, #2
 800c3a2:	d901      	bls.n	800c3a8 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800c3a4:	2303      	movs	r3, #3
 800c3a6:	e111      	b.n	800c5cc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c3a8:	4b8a      	ldr	r3, [pc, #552]	@ (800c5d4 <HAL_RCC_ClockConfig+0x278>)
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	f003 0307 	and.w	r3, r3, #7
 800c3b0:	683a      	ldr	r2, [r7, #0]
 800c3b2:	429a      	cmp	r2, r3
 800c3b4:	d1ef      	bne.n	800c396 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	f003 0302 	and.w	r3, r3, #2
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d016      	beq.n	800c3f0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	689b      	ldr	r3, [r3, #8]
 800c3c6:	4618      	mov	r0, r3
 800c3c8:	f7ff fafc 	bl	800b9c4 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800c3cc:	f7fe f852 	bl	800a474 <HAL_GetTick>
 800c3d0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800c3d2:	e008      	b.n	800c3e6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800c3d4:	f7fe f84e 	bl	800a474 <HAL_GetTick>
 800c3d8:	4602      	mov	r2, r0
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	1ad3      	subs	r3, r2, r3
 800c3de:	2b02      	cmp	r3, #2
 800c3e0:	d901      	bls.n	800c3e6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800c3e2:	2303      	movs	r3, #3
 800c3e4:	e0f2      	b.n	800c5cc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800c3e6:	f7ff fbe9 	bl	800bbbc <LL_RCC_IsActiveFlag_HPRE>
 800c3ea:	4603      	mov	r3, r0
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d0f1      	beq.n	800c3d4 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	f003 0320 	and.w	r3, r3, #32
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d016      	beq.n	800c42a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	695b      	ldr	r3, [r3, #20]
 800c400:	4618      	mov	r0, r3
 800c402:	f7ff faf3 	bl	800b9ec <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800c406:	f7fe f835 	bl	800a474 <HAL_GetTick>
 800c40a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800c40c:	e008      	b.n	800c420 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800c40e:	f7fe f831 	bl	800a474 <HAL_GetTick>
 800c412:	4602      	mov	r2, r0
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	1ad3      	subs	r3, r2, r3
 800c418:	2b02      	cmp	r3, #2
 800c41a:	d901      	bls.n	800c420 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800c41c:	2303      	movs	r3, #3
 800c41e:	e0d5      	b.n	800c5cc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800c420:	f7ff fbde 	bl	800bbe0 <LL_RCC_IsActiveFlag_C2HPRE>
 800c424:	4603      	mov	r3, r0
 800c426:	2b00      	cmp	r3, #0
 800c428:	d0f1      	beq.n	800c40e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c432:	2b00      	cmp	r3, #0
 800c434:	d016      	beq.n	800c464 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	699b      	ldr	r3, [r3, #24]
 800c43a:	4618      	mov	r0, r3
 800c43c:	f7ff faec 	bl	800ba18 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800c440:	f7fe f818 	bl	800a474 <HAL_GetTick>
 800c444:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800c446:	e008      	b.n	800c45a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800c448:	f7fe f814 	bl	800a474 <HAL_GetTick>
 800c44c:	4602      	mov	r2, r0
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	1ad3      	subs	r3, r2, r3
 800c452:	2b02      	cmp	r3, #2
 800c454:	d901      	bls.n	800c45a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800c456:	2303      	movs	r3, #3
 800c458:	e0b8      	b.n	800c5cc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800c45a:	f7ff fbd4 	bl	800bc06 <LL_RCC_IsActiveFlag_SHDHPRE>
 800c45e:	4603      	mov	r3, r0
 800c460:	2b00      	cmp	r3, #0
 800c462:	d0f1      	beq.n	800c448 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	f003 0304 	and.w	r3, r3, #4
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d016      	beq.n	800c49e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	68db      	ldr	r3, [r3, #12]
 800c474:	4618      	mov	r0, r3
 800c476:	f7ff fae6 	bl	800ba46 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800c47a:	f7fd fffb 	bl	800a474 <HAL_GetTick>
 800c47e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800c480:	e008      	b.n	800c494 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800c482:	f7fd fff7 	bl	800a474 <HAL_GetTick>
 800c486:	4602      	mov	r2, r0
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	1ad3      	subs	r3, r2, r3
 800c48c:	2b02      	cmp	r3, #2
 800c48e:	d901      	bls.n	800c494 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800c490:	2303      	movs	r3, #3
 800c492:	e09b      	b.n	800c5cc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800c494:	f7ff fbca 	bl	800bc2c <LL_RCC_IsActiveFlag_PPRE1>
 800c498:	4603      	mov	r3, r0
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d0f1      	beq.n	800c482 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	f003 0308 	and.w	r3, r3, #8
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d017      	beq.n	800c4da <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	691b      	ldr	r3, [r3, #16]
 800c4ae:	00db      	lsls	r3, r3, #3
 800c4b0:	4618      	mov	r0, r3
 800c4b2:	f7ff fadc 	bl	800ba6e <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800c4b6:	f7fd ffdd 	bl	800a474 <HAL_GetTick>
 800c4ba:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800c4bc:	e008      	b.n	800c4d0 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800c4be:	f7fd ffd9 	bl	800a474 <HAL_GetTick>
 800c4c2:	4602      	mov	r2, r0
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	1ad3      	subs	r3, r2, r3
 800c4c8:	2b02      	cmp	r3, #2
 800c4ca:	d901      	bls.n	800c4d0 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800c4cc:	2303      	movs	r3, #3
 800c4ce:	e07d      	b.n	800c5cc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800c4d0:	f7ff fbbe 	bl	800bc50 <LL_RCC_IsActiveFlag_PPRE2>
 800c4d4:	4603      	mov	r3, r0
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d0f1      	beq.n	800c4be <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	f003 0301 	and.w	r3, r3, #1
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d043      	beq.n	800c56e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	685b      	ldr	r3, [r3, #4]
 800c4ea:	2b02      	cmp	r3, #2
 800c4ec:	d106      	bne.n	800c4fc <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800c4ee:	f7ff f87c 	bl	800b5ea <LL_RCC_HSE_IsReady>
 800c4f2:	4603      	mov	r3, r0
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d11e      	bne.n	800c536 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800c4f8:	2301      	movs	r3, #1
 800c4fa:	e067      	b.n	800c5cc <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	685b      	ldr	r3, [r3, #4]
 800c500:	2b03      	cmp	r3, #3
 800c502:	d106      	bne.n	800c512 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800c504:	f7ff fb17 	bl	800bb36 <LL_RCC_PLL_IsReady>
 800c508:	4603      	mov	r3, r0
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d113      	bne.n	800c536 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800c50e:	2301      	movs	r3, #1
 800c510:	e05c      	b.n	800c5cc <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	685b      	ldr	r3, [r3, #4]
 800c516:	2b00      	cmp	r3, #0
 800c518:	d106      	bne.n	800c528 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800c51a:	f7ff f9e4 	bl	800b8e6 <LL_RCC_MSI_IsReady>
 800c51e:	4603      	mov	r3, r0
 800c520:	2b00      	cmp	r3, #0
 800c522:	d108      	bne.n	800c536 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800c524:	2301      	movs	r3, #1
 800c526:	e051      	b.n	800c5cc <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800c528:	f7ff f88f 	bl	800b64a <LL_RCC_HSI_IsReady>
 800c52c:	4603      	mov	r3, r0
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d101      	bne.n	800c536 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800c532:	2301      	movs	r3, #1
 800c534:	e04a      	b.n	800c5cc <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	685b      	ldr	r3, [r3, #4]
 800c53a:	4618      	mov	r0, r3
 800c53c:	f7ff fa22 	bl	800b984 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c540:	f7fd ff98 	bl	800a474 <HAL_GetTick>
 800c544:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c546:	e00a      	b.n	800c55e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c548:	f7fd ff94 	bl	800a474 <HAL_GetTick>
 800c54c:	4602      	mov	r2, r0
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	1ad3      	subs	r3, r2, r3
 800c552:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c556:	4293      	cmp	r3, r2
 800c558:	d901      	bls.n	800c55e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800c55a:	2303      	movs	r3, #3
 800c55c:	e036      	b.n	800c5cc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c55e:	f7ff fa25 	bl	800b9ac <LL_RCC_GetSysClkSource>
 800c562:	4602      	mov	r2, r0
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	685b      	ldr	r3, [r3, #4]
 800c568:	009b      	lsls	r3, r3, #2
 800c56a:	429a      	cmp	r2, r3
 800c56c:	d1ec      	bne.n	800c548 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c56e:	4b19      	ldr	r3, [pc, #100]	@ (800c5d4 <HAL_RCC_ClockConfig+0x278>)
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	f003 0307 	and.w	r3, r3, #7
 800c576:	683a      	ldr	r2, [r7, #0]
 800c578:	429a      	cmp	r2, r3
 800c57a:	d21b      	bcs.n	800c5b4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c57c:	4b15      	ldr	r3, [pc, #84]	@ (800c5d4 <HAL_RCC_ClockConfig+0x278>)
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	f023 0207 	bic.w	r2, r3, #7
 800c584:	4913      	ldr	r1, [pc, #76]	@ (800c5d4 <HAL_RCC_ClockConfig+0x278>)
 800c586:	683b      	ldr	r3, [r7, #0]
 800c588:	4313      	orrs	r3, r2
 800c58a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c58c:	f7fd ff72 	bl	800a474 <HAL_GetTick>
 800c590:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c592:	e008      	b.n	800c5a6 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800c594:	f7fd ff6e 	bl	800a474 <HAL_GetTick>
 800c598:	4602      	mov	r2, r0
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	1ad3      	subs	r3, r2, r3
 800c59e:	2b02      	cmp	r3, #2
 800c5a0:	d901      	bls.n	800c5a6 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800c5a2:	2303      	movs	r3, #3
 800c5a4:	e012      	b.n	800c5cc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c5a6:	4b0b      	ldr	r3, [pc, #44]	@ (800c5d4 <HAL_RCC_ClockConfig+0x278>)
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	f003 0307 	and.w	r3, r3, #7
 800c5ae:	683a      	ldr	r2, [r7, #0]
 800c5b0:	429a      	cmp	r2, r3
 800c5b2:	d1ef      	bne.n	800c594 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800c5b4:	f000 f87e 	bl	800c6b4 <HAL_RCC_GetHCLKFreq>
 800c5b8:	4603      	mov	r3, r0
 800c5ba:	4a07      	ldr	r2, [pc, #28]	@ (800c5d8 <HAL_RCC_ClockConfig+0x27c>)
 800c5bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800c5be:	f7fd ff65 	bl	800a48c <HAL_GetTickPrio>
 800c5c2:	4603      	mov	r3, r0
 800c5c4:	4618      	mov	r0, r3
 800c5c6:	f7fd ff07 	bl	800a3d8 <HAL_InitTick>
 800c5ca:	4603      	mov	r3, r0
}
 800c5cc:	4618      	mov	r0, r3
 800c5ce:	3710      	adds	r7, #16
 800c5d0:	46bd      	mov	sp, r7
 800c5d2:	bd80      	pop	{r7, pc}
 800c5d4:	58004000 	.word	0x58004000
 800c5d8:	20000208 	.word	0x20000208

0800c5dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c5dc:	b590      	push	{r4, r7, lr}
 800c5de:	b085      	sub	sp, #20
 800c5e0:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c5e2:	f7ff f9e3 	bl	800b9ac <LL_RCC_GetSysClkSource>
 800c5e6:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d10a      	bne.n	800c604 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800c5ee:	f7ff f99f 	bl	800b930 <LL_RCC_MSI_GetRange>
 800c5f2:	4603      	mov	r3, r0
 800c5f4:	091b      	lsrs	r3, r3, #4
 800c5f6:	f003 030f 	and.w	r3, r3, #15
 800c5fa:	4a2b      	ldr	r2, [pc, #172]	@ (800c6a8 <HAL_RCC_GetSysClockFreq+0xcc>)
 800c5fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c600:	60fb      	str	r3, [r7, #12]
 800c602:	e04b      	b.n	800c69c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	2b04      	cmp	r3, #4
 800c608:	d102      	bne.n	800c610 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800c60a:	4b28      	ldr	r3, [pc, #160]	@ (800c6ac <HAL_RCC_GetSysClockFreq+0xd0>)
 800c60c:	60fb      	str	r3, [r7, #12]
 800c60e:	e045      	b.n	800c69c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	2b08      	cmp	r3, #8
 800c614:	d10a      	bne.n	800c62c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800c616:	f7fe ffb8 	bl	800b58a <LL_RCC_HSE_IsEnabledDiv2>
 800c61a:	4603      	mov	r3, r0
 800c61c:	2b01      	cmp	r3, #1
 800c61e:	d102      	bne.n	800c626 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800c620:	4b22      	ldr	r3, [pc, #136]	@ (800c6ac <HAL_RCC_GetSysClockFreq+0xd0>)
 800c622:	60fb      	str	r3, [r7, #12]
 800c624:	e03a      	b.n	800c69c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800c626:	4b22      	ldr	r3, [pc, #136]	@ (800c6b0 <HAL_RCC_GetSysClockFreq+0xd4>)
 800c628:	60fb      	str	r3, [r7, #12]
 800c62a:	e037      	b.n	800c69c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800c62c:	f7ff faba 	bl	800bba4 <LL_RCC_PLL_GetMainSource>
 800c630:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800c632:	683b      	ldr	r3, [r7, #0]
 800c634:	2b02      	cmp	r3, #2
 800c636:	d003      	beq.n	800c640 <HAL_RCC_GetSysClockFreq+0x64>
 800c638:	683b      	ldr	r3, [r7, #0]
 800c63a:	2b03      	cmp	r3, #3
 800c63c:	d003      	beq.n	800c646 <HAL_RCC_GetSysClockFreq+0x6a>
 800c63e:	e00d      	b.n	800c65c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800c640:	4b1a      	ldr	r3, [pc, #104]	@ (800c6ac <HAL_RCC_GetSysClockFreq+0xd0>)
 800c642:	60bb      	str	r3, [r7, #8]
        break;
 800c644:	e015      	b.n	800c672 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800c646:	f7fe ffa0 	bl	800b58a <LL_RCC_HSE_IsEnabledDiv2>
 800c64a:	4603      	mov	r3, r0
 800c64c:	2b01      	cmp	r3, #1
 800c64e:	d102      	bne.n	800c656 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800c650:	4b16      	ldr	r3, [pc, #88]	@ (800c6ac <HAL_RCC_GetSysClockFreq+0xd0>)
 800c652:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800c654:	e00d      	b.n	800c672 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800c656:	4b16      	ldr	r3, [pc, #88]	@ (800c6b0 <HAL_RCC_GetSysClockFreq+0xd4>)
 800c658:	60bb      	str	r3, [r7, #8]
        break;
 800c65a:	e00a      	b.n	800c672 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800c65c:	f7ff f968 	bl	800b930 <LL_RCC_MSI_GetRange>
 800c660:	4603      	mov	r3, r0
 800c662:	091b      	lsrs	r3, r3, #4
 800c664:	f003 030f 	and.w	r3, r3, #15
 800c668:	4a0f      	ldr	r2, [pc, #60]	@ (800c6a8 <HAL_RCC_GetSysClockFreq+0xcc>)
 800c66a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c66e:	60bb      	str	r3, [r7, #8]
        break;
 800c670:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800c672:	f7ff fa72 	bl	800bb5a <LL_RCC_PLL_GetN>
 800c676:	4602      	mov	r2, r0
 800c678:	68bb      	ldr	r3, [r7, #8]
 800c67a:	fb03 f402 	mul.w	r4, r3, r2
 800c67e:	f7ff fa85 	bl	800bb8c <LL_RCC_PLL_GetDivider>
 800c682:	4603      	mov	r3, r0
 800c684:	091b      	lsrs	r3, r3, #4
 800c686:	3301      	adds	r3, #1
 800c688:	fbb4 f4f3 	udiv	r4, r4, r3
 800c68c:	f7ff fa72 	bl	800bb74 <LL_RCC_PLL_GetR>
 800c690:	4603      	mov	r3, r0
 800c692:	0f5b      	lsrs	r3, r3, #29
 800c694:	3301      	adds	r3, #1
 800c696:	fbb4 f3f3 	udiv	r3, r4, r3
 800c69a:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800c69c:	68fb      	ldr	r3, [r7, #12]
}
 800c69e:	4618      	mov	r0, r3
 800c6a0:	3714      	adds	r7, #20
 800c6a2:	46bd      	mov	sp, r7
 800c6a4:	bd90      	pop	{r4, r7, pc}
 800c6a6:	bf00      	nop
 800c6a8:	0801cab4 	.word	0x0801cab4
 800c6ac:	00f42400 	.word	0x00f42400
 800c6b0:	01e84800 	.word	0x01e84800

0800c6b4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c6b4:	b598      	push	{r3, r4, r7, lr}
 800c6b6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800c6b8:	f7ff ff90 	bl	800c5dc <HAL_RCC_GetSysClockFreq>
 800c6bc:	4604      	mov	r4, r0
 800c6be:	f7ff f9ea 	bl	800ba96 <LL_RCC_GetAHBPrescaler>
 800c6c2:	4603      	mov	r3, r0
 800c6c4:	091b      	lsrs	r3, r3, #4
 800c6c6:	f003 030f 	and.w	r3, r3, #15
 800c6ca:	4a03      	ldr	r2, [pc, #12]	@ (800c6d8 <HAL_RCC_GetHCLKFreq+0x24>)
 800c6cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c6d0:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800c6d4:	4618      	mov	r0, r3
 800c6d6:	bd98      	pop	{r3, r4, r7, pc}
 800c6d8:	0801ca54 	.word	0x0801ca54

0800c6dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c6dc:	b598      	push	{r3, r4, r7, lr}
 800c6de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800c6e0:	f7ff ffe8 	bl	800c6b4 <HAL_RCC_GetHCLKFreq>
 800c6e4:	4604      	mov	r4, r0
 800c6e6:	f7ff f9f0 	bl	800baca <LL_RCC_GetAPB1Prescaler>
 800c6ea:	4603      	mov	r3, r0
 800c6ec:	0a1b      	lsrs	r3, r3, #8
 800c6ee:	f003 0307 	and.w	r3, r3, #7
 800c6f2:	4a04      	ldr	r2, [pc, #16]	@ (800c704 <HAL_RCC_GetPCLK1Freq+0x28>)
 800c6f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c6f8:	f003 031f 	and.w	r3, r3, #31
 800c6fc:	fa24 f303 	lsr.w	r3, r4, r3
}
 800c700:	4618      	mov	r0, r3
 800c702:	bd98      	pop	{r3, r4, r7, pc}
 800c704:	0801ca94 	.word	0x0801ca94

0800c708 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c708:	b598      	push	{r3, r4, r7, lr}
 800c70a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800c70c:	f7ff ffd2 	bl	800c6b4 <HAL_RCC_GetHCLKFreq>
 800c710:	4604      	mov	r4, r0
 800c712:	f7ff f9e6 	bl	800bae2 <LL_RCC_GetAPB2Prescaler>
 800c716:	4603      	mov	r3, r0
 800c718:	0adb      	lsrs	r3, r3, #11
 800c71a:	f003 0307 	and.w	r3, r3, #7
 800c71e:	4a04      	ldr	r2, [pc, #16]	@ (800c730 <HAL_RCC_GetPCLK2Freq+0x28>)
 800c720:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c724:	f003 031f 	and.w	r3, r3, #31
 800c728:	fa24 f303 	lsr.w	r3, r4, r3
}
 800c72c:	4618      	mov	r0, r3
 800c72e:	bd98      	pop	{r3, r4, r7, pc}
 800c730:	0801ca94 	.word	0x0801ca94

0800c734 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800c734:	b590      	push	{r4, r7, lr}
 800c736:	b085      	sub	sp, #20
 800c738:	af00      	add	r7, sp, #0
 800c73a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	2bb0      	cmp	r3, #176	@ 0xb0
 800c740:	d903      	bls.n	800c74a <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800c742:	4b15      	ldr	r3, [pc, #84]	@ (800c798 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800c744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c746:	60fb      	str	r3, [r7, #12]
 800c748:	e007      	b.n	800c75a <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	091b      	lsrs	r3, r3, #4
 800c74e:	f003 030f 	and.w	r3, r3, #15
 800c752:	4a11      	ldr	r2, [pc, #68]	@ (800c798 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800c754:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c758:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800c75a:	f7ff f9a8 	bl	800baae <LL_RCC_GetAHB4Prescaler>
 800c75e:	4603      	mov	r3, r0
 800c760:	091b      	lsrs	r3, r3, #4
 800c762:	f003 030f 	and.w	r3, r3, #15
 800c766:	4a0d      	ldr	r2, [pc, #52]	@ (800c79c <RCC_SetFlashLatencyFromMSIRange+0x68>)
 800c768:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c76c:	68fa      	ldr	r2, [r7, #12]
 800c76e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c772:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800c774:	68bb      	ldr	r3, [r7, #8]
 800c776:	4a0a      	ldr	r2, [pc, #40]	@ (800c7a0 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800c778:	fba2 2303 	umull	r2, r3, r2, r3
 800c77c:	0c9c      	lsrs	r4, r3, #18
 800c77e:	f7fe fe3b 	bl	800b3f8 <HAL_PWREx_GetVoltageRange>
 800c782:	4603      	mov	r3, r0
 800c784:	4619      	mov	r1, r3
 800c786:	4620      	mov	r0, r4
 800c788:	f000 f80c 	bl	800c7a4 <RCC_SetFlashLatency>
 800c78c:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800c78e:	4618      	mov	r0, r3
 800c790:	3714      	adds	r7, #20
 800c792:	46bd      	mov	sp, r7
 800c794:	bd90      	pop	{r4, r7, pc}
 800c796:	bf00      	nop
 800c798:	0801cab4 	.word	0x0801cab4
 800c79c:	0801ca54 	.word	0x0801ca54
 800c7a0:	431bde83 	.word	0x431bde83

0800c7a4 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800c7a4:	b590      	push	{r4, r7, lr}
 800c7a6:	b093      	sub	sp, #76	@ 0x4c
 800c7a8:	af00      	add	r7, sp, #0
 800c7aa:	6078      	str	r0, [r7, #4]
 800c7ac:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800c7ae:	4b37      	ldr	r3, [pc, #220]	@ (800c88c <RCC_SetFlashLatency+0xe8>)
 800c7b0:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800c7b4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c7b6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800c7ba:	4a35      	ldr	r2, [pc, #212]	@ (800c890 <RCC_SetFlashLatency+0xec>)
 800c7bc:	f107 031c 	add.w	r3, r7, #28
 800c7c0:	ca07      	ldmia	r2, {r0, r1, r2}
 800c7c2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800c7c6:	4b33      	ldr	r3, [pc, #204]	@ (800c894 <RCC_SetFlashLatency+0xf0>)
 800c7c8:	f107 040c 	add.w	r4, r7, #12
 800c7cc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c7ce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800c7d2:	2300      	movs	r3, #0
 800c7d4:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c7d6:	683b      	ldr	r3, [r7, #0]
 800c7d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c7dc:	d11a      	bne.n	800c814 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800c7de:	2300      	movs	r3, #0
 800c7e0:	643b      	str	r3, [r7, #64]	@ 0x40
 800c7e2:	e013      	b.n	800c80c <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800c7e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7e6:	009b      	lsls	r3, r3, #2
 800c7e8:	3348      	adds	r3, #72	@ 0x48
 800c7ea:	443b      	add	r3, r7
 800c7ec:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800c7f0:	687a      	ldr	r2, [r7, #4]
 800c7f2:	429a      	cmp	r2, r3
 800c7f4:	d807      	bhi.n	800c806 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800c7f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7f8:	009b      	lsls	r3, r3, #2
 800c7fa:	3348      	adds	r3, #72	@ 0x48
 800c7fc:	443b      	add	r3, r7
 800c7fe:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800c802:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800c804:	e020      	b.n	800c848 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800c806:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c808:	3301      	adds	r3, #1
 800c80a:	643b      	str	r3, [r7, #64]	@ 0x40
 800c80c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c80e:	2b03      	cmp	r3, #3
 800c810:	d9e8      	bls.n	800c7e4 <RCC_SetFlashLatency+0x40>
 800c812:	e019      	b.n	800c848 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800c814:	2300      	movs	r3, #0
 800c816:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c818:	e013      	b.n	800c842 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800c81a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c81c:	009b      	lsls	r3, r3, #2
 800c81e:	3348      	adds	r3, #72	@ 0x48
 800c820:	443b      	add	r3, r7
 800c822:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800c826:	687a      	ldr	r2, [r7, #4]
 800c828:	429a      	cmp	r2, r3
 800c82a:	d807      	bhi.n	800c83c <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800c82c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c82e:	009b      	lsls	r3, r3, #2
 800c830:	3348      	adds	r3, #72	@ 0x48
 800c832:	443b      	add	r3, r7
 800c834:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800c838:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800c83a:	e005      	b.n	800c848 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800c83c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c83e:	3301      	adds	r3, #1
 800c840:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c842:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c844:	2b02      	cmp	r3, #2
 800c846:	d9e8      	bls.n	800c81a <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 800c848:	4b13      	ldr	r3, [pc, #76]	@ (800c898 <RCC_SetFlashLatency+0xf4>)
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	f023 0207 	bic.w	r2, r3, #7
 800c850:	4911      	ldr	r1, [pc, #68]	@ (800c898 <RCC_SetFlashLatency+0xf4>)
 800c852:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c854:	4313      	orrs	r3, r2
 800c856:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800c858:	f7fd fe0c 	bl	800a474 <HAL_GetTick>
 800c85c:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800c85e:	e008      	b.n	800c872 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800c860:	f7fd fe08 	bl	800a474 <HAL_GetTick>
 800c864:	4602      	mov	r2, r0
 800c866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c868:	1ad3      	subs	r3, r2, r3
 800c86a:	2b02      	cmp	r3, #2
 800c86c:	d901      	bls.n	800c872 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800c86e:	2303      	movs	r3, #3
 800c870:	e007      	b.n	800c882 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800c872:	4b09      	ldr	r3, [pc, #36]	@ (800c898 <RCC_SetFlashLatency+0xf4>)
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	f003 0307 	and.w	r3, r3, #7
 800c87a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c87c:	429a      	cmp	r2, r3
 800c87e:	d1ef      	bne.n	800c860 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 800c880:	2300      	movs	r3, #0
}
 800c882:	4618      	mov	r0, r3
 800c884:	374c      	adds	r7, #76	@ 0x4c
 800c886:	46bd      	mov	sp, r7
 800c888:	bd90      	pop	{r4, r7, pc}
 800c88a:	bf00      	nop
 800c88c:	08017a84 	.word	0x08017a84
 800c890:	08017a94 	.word	0x08017a94
 800c894:	08017aa0 	.word	0x08017aa0
 800c898:	58004000 	.word	0x58004000

0800c89c <LL_RCC_LSE_IsEnabled>:
{
 800c89c:	b480      	push	{r7}
 800c89e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800c8a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c8a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c8a8:	f003 0301 	and.w	r3, r3, #1
 800c8ac:	2b01      	cmp	r3, #1
 800c8ae:	d101      	bne.n	800c8b4 <LL_RCC_LSE_IsEnabled+0x18>
 800c8b0:	2301      	movs	r3, #1
 800c8b2:	e000      	b.n	800c8b6 <LL_RCC_LSE_IsEnabled+0x1a>
 800c8b4:	2300      	movs	r3, #0
}
 800c8b6:	4618      	mov	r0, r3
 800c8b8:	46bd      	mov	sp, r7
 800c8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8be:	4770      	bx	lr

0800c8c0 <LL_RCC_LSE_IsReady>:
{
 800c8c0:	b480      	push	{r7}
 800c8c2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800c8c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c8c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c8cc:	f003 0302 	and.w	r3, r3, #2
 800c8d0:	2b02      	cmp	r3, #2
 800c8d2:	d101      	bne.n	800c8d8 <LL_RCC_LSE_IsReady+0x18>
 800c8d4:	2301      	movs	r3, #1
 800c8d6:	e000      	b.n	800c8da <LL_RCC_LSE_IsReady+0x1a>
 800c8d8:	2300      	movs	r3, #0
}
 800c8da:	4618      	mov	r0, r3
 800c8dc:	46bd      	mov	sp, r7
 800c8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e2:	4770      	bx	lr

0800c8e4 <LL_RCC_SetRFWKPClockSource>:
{
 800c8e4:	b480      	push	{r7}
 800c8e6:	b083      	sub	sp, #12
 800c8e8:	af00      	add	r7, sp, #0
 800c8ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800c8ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c8f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c8f4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800c8f8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	4313      	orrs	r3, r2
 800c900:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800c904:	bf00      	nop
 800c906:	370c      	adds	r7, #12
 800c908:	46bd      	mov	sp, r7
 800c90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c90e:	4770      	bx	lr

0800c910 <LL_RCC_SetSMPSClockSource>:
{
 800c910:	b480      	push	{r7}
 800c912:	b083      	sub	sp, #12
 800c914:	af00      	add	r7, sp, #0
 800c916:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800c918:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c91c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c91e:	f023 0203 	bic.w	r2, r3, #3
 800c922:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	4313      	orrs	r3, r2
 800c92a:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800c92c:	bf00      	nop
 800c92e:	370c      	adds	r7, #12
 800c930:	46bd      	mov	sp, r7
 800c932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c936:	4770      	bx	lr

0800c938 <LL_RCC_SetSMPSPrescaler>:
{
 800c938:	b480      	push	{r7}
 800c93a:	b083      	sub	sp, #12
 800c93c:	af00      	add	r7, sp, #0
 800c93e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800c940:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c946:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800c94a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	4313      	orrs	r3, r2
 800c952:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800c954:	bf00      	nop
 800c956:	370c      	adds	r7, #12
 800c958:	46bd      	mov	sp, r7
 800c95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c95e:	4770      	bx	lr

0800c960 <LL_RCC_SetUSARTClockSource>:
{
 800c960:	b480      	push	{r7}
 800c962:	b083      	sub	sp, #12
 800c964:	af00      	add	r7, sp, #0
 800c966:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800c968:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c96c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c970:	f023 0203 	bic.w	r2, r3, #3
 800c974:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	4313      	orrs	r3, r2
 800c97c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800c980:	bf00      	nop
 800c982:	370c      	adds	r7, #12
 800c984:	46bd      	mov	sp, r7
 800c986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c98a:	4770      	bx	lr

0800c98c <LL_RCC_SetLPUARTClockSource>:
{
 800c98c:	b480      	push	{r7}
 800c98e:	b083      	sub	sp, #12
 800c990:	af00      	add	r7, sp, #0
 800c992:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800c994:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c998:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c99c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800c9a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	4313      	orrs	r3, r2
 800c9a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800c9ac:	bf00      	nop
 800c9ae:	370c      	adds	r7, #12
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b6:	4770      	bx	lr

0800c9b8 <LL_RCC_SetI2CClockSource>:
{
 800c9b8:	b480      	push	{r7}
 800c9ba:	b083      	sub	sp, #12
 800c9bc:	af00      	add	r7, sp, #0
 800c9be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800c9c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c9c4:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	091b      	lsrs	r3, r3, #4
 800c9cc:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800c9d0:	43db      	mvns	r3, r3
 800c9d2:	401a      	ands	r2, r3
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	011b      	lsls	r3, r3, #4
 800c9d8:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800c9dc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c9e0:	4313      	orrs	r3, r2
 800c9e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800c9e6:	bf00      	nop
 800c9e8:	370c      	adds	r7, #12
 800c9ea:	46bd      	mov	sp, r7
 800c9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f0:	4770      	bx	lr

0800c9f2 <LL_RCC_SetLPTIMClockSource>:
{
 800c9f2:	b480      	push	{r7}
 800c9f4:	b083      	sub	sp, #12
 800c9f6:	af00      	add	r7, sp, #0
 800c9f8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800c9fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c9fe:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	0c1b      	lsrs	r3, r3, #16
 800ca06:	041b      	lsls	r3, r3, #16
 800ca08:	43db      	mvns	r3, r3
 800ca0a:	401a      	ands	r2, r3
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	041b      	lsls	r3, r3, #16
 800ca10:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ca14:	4313      	orrs	r3, r2
 800ca16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800ca1a:	bf00      	nop
 800ca1c:	370c      	adds	r7, #12
 800ca1e:	46bd      	mov	sp, r7
 800ca20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca24:	4770      	bx	lr

0800ca26 <LL_RCC_SetSAIClockSource>:
{
 800ca26:	b480      	push	{r7}
 800ca28:	b083      	sub	sp, #12
 800ca2a:	af00      	add	r7, sp, #0
 800ca2c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800ca2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ca32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca36:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800ca3a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	4313      	orrs	r3, r2
 800ca42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800ca46:	bf00      	nop
 800ca48:	370c      	adds	r7, #12
 800ca4a:	46bd      	mov	sp, r7
 800ca4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca50:	4770      	bx	lr

0800ca52 <LL_RCC_SetRNGClockSource>:
{
 800ca52:	b480      	push	{r7}
 800ca54:	b083      	sub	sp, #12
 800ca56:	af00      	add	r7, sp, #0
 800ca58:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800ca5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ca5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca62:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800ca66:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	4313      	orrs	r3, r2
 800ca6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800ca72:	bf00      	nop
 800ca74:	370c      	adds	r7, #12
 800ca76:	46bd      	mov	sp, r7
 800ca78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7c:	4770      	bx	lr

0800ca7e <LL_RCC_SetCLK48ClockSource>:
{
 800ca7e:	b480      	push	{r7}
 800ca80:	b083      	sub	sp, #12
 800ca82:	af00      	add	r7, sp, #0
 800ca84:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800ca86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ca8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca8e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800ca92:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	4313      	orrs	r3, r2
 800ca9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800ca9e:	bf00      	nop
 800caa0:	370c      	adds	r7, #12
 800caa2:	46bd      	mov	sp, r7
 800caa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa8:	4770      	bx	lr

0800caaa <LL_RCC_SetUSBClockSource>:
{
 800caaa:	b580      	push	{r7, lr}
 800caac:	b082      	sub	sp, #8
 800caae:	af00      	add	r7, sp, #0
 800cab0:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800cab2:	6878      	ldr	r0, [r7, #4]
 800cab4:	f7ff ffe3 	bl	800ca7e <LL_RCC_SetCLK48ClockSource>
}
 800cab8:	bf00      	nop
 800caba:	3708      	adds	r7, #8
 800cabc:	46bd      	mov	sp, r7
 800cabe:	bd80      	pop	{r7, pc}

0800cac0 <LL_RCC_SetADCClockSource>:
{
 800cac0:	b480      	push	{r7}
 800cac2:	b083      	sub	sp, #12
 800cac4:	af00      	add	r7, sp, #0
 800cac6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800cac8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cacc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cad0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800cad4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	4313      	orrs	r3, r2
 800cadc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800cae0:	bf00      	nop
 800cae2:	370c      	adds	r7, #12
 800cae4:	46bd      	mov	sp, r7
 800cae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caea:	4770      	bx	lr

0800caec <LL_RCC_SetRTCClockSource>:
{
 800caec:	b480      	push	{r7}
 800caee:	b083      	sub	sp, #12
 800caf0:	af00      	add	r7, sp, #0
 800caf2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800caf4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800caf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cafc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800cb00:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	4313      	orrs	r3, r2
 800cb08:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800cb0c:	bf00      	nop
 800cb0e:	370c      	adds	r7, #12
 800cb10:	46bd      	mov	sp, r7
 800cb12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb16:	4770      	bx	lr

0800cb18 <LL_RCC_GetRTCClockSource>:
{
 800cb18:	b480      	push	{r7}
 800cb1a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800cb1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cb20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb24:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800cb28:	4618      	mov	r0, r3
 800cb2a:	46bd      	mov	sp, r7
 800cb2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb30:	4770      	bx	lr

0800cb32 <LL_RCC_ForceBackupDomainReset>:
{
 800cb32:	b480      	push	{r7}
 800cb34:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800cb36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cb3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb3e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800cb42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cb46:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800cb4a:	bf00      	nop
 800cb4c:	46bd      	mov	sp, r7
 800cb4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb52:	4770      	bx	lr

0800cb54 <LL_RCC_ReleaseBackupDomainReset>:
{
 800cb54:	b480      	push	{r7}
 800cb56:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800cb58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cb5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb60:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800cb64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cb68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800cb6c:	bf00      	nop
 800cb6e:	46bd      	mov	sp, r7
 800cb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb74:	4770      	bx	lr

0800cb76 <LL_RCC_PLLSAI1_Enable>:
{
 800cb76:	b480      	push	{r7}
 800cb78:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800cb7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800cb84:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800cb88:	6013      	str	r3, [r2, #0]
}
 800cb8a:	bf00      	nop
 800cb8c:	46bd      	mov	sp, r7
 800cb8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb92:	4770      	bx	lr

0800cb94 <LL_RCC_PLLSAI1_Disable>:
{
 800cb94:	b480      	push	{r7}
 800cb96:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800cb98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800cba2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cba6:	6013      	str	r3, [r2, #0]
}
 800cba8:	bf00      	nop
 800cbaa:	46bd      	mov	sp, r7
 800cbac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb0:	4770      	bx	lr

0800cbb2 <LL_RCC_PLLSAI1_IsReady>:
{
 800cbb2:	b480      	push	{r7}
 800cbb4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800cbb6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cbc0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cbc4:	d101      	bne.n	800cbca <LL_RCC_PLLSAI1_IsReady+0x18>
 800cbc6:	2301      	movs	r3, #1
 800cbc8:	e000      	b.n	800cbcc <LL_RCC_PLLSAI1_IsReady+0x1a>
 800cbca:	2300      	movs	r3, #0
}
 800cbcc:	4618      	mov	r0, r3
 800cbce:	46bd      	mov	sp, r7
 800cbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbd4:	4770      	bx	lr

0800cbd6 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800cbd6:	b580      	push	{r7, lr}
 800cbd8:	b088      	sub	sp, #32
 800cbda:	af00      	add	r7, sp, #0
 800cbdc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800cbde:	2300      	movs	r3, #0
 800cbe0:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800cbe2:	2300      	movs	r3, #0
 800cbe4:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d034      	beq.n	800cc5c <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cbf6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800cbfa:	d021      	beq.n	800cc40 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800cbfc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800cc00:	d81b      	bhi.n	800cc3a <HAL_RCCEx_PeriphCLKConfig+0x64>
 800cc02:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800cc06:	d01d      	beq.n	800cc44 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800cc08:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800cc0c:	d815      	bhi.n	800cc3a <HAL_RCCEx_PeriphCLKConfig+0x64>
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d00b      	beq.n	800cc2a <HAL_RCCEx_PeriphCLKConfig+0x54>
 800cc12:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cc16:	d110      	bne.n	800cc3a <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800cc18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cc1c:	68db      	ldr	r3, [r3, #12]
 800cc1e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800cc22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cc26:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800cc28:	e00d      	b.n	800cc46 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	3304      	adds	r3, #4
 800cc2e:	4618      	mov	r0, r3
 800cc30:	f000 f947 	bl	800cec2 <RCCEx_PLLSAI1_ConfigNP>
 800cc34:	4603      	mov	r3, r0
 800cc36:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800cc38:	e005      	b.n	800cc46 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800cc3a:	2301      	movs	r3, #1
 800cc3c:	77fb      	strb	r3, [r7, #31]
        break;
 800cc3e:	e002      	b.n	800cc46 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800cc40:	bf00      	nop
 800cc42:	e000      	b.n	800cc46 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800cc44:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cc46:	7ffb      	ldrb	r3, [r7, #31]
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d105      	bne.n	800cc58 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc50:	4618      	mov	r0, r3
 800cc52:	f7ff fee8 	bl	800ca26 <LL_RCC_SetSAIClockSource>
 800cc56:	e001      	b.n	800cc5c <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cc58:	7ffb      	ldrb	r3, [r7, #31]
 800cc5a:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d046      	beq.n	800ccf6 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800cc68:	f7ff ff56 	bl	800cb18 <LL_RCC_GetRTCClockSource>
 800cc6c:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc72:	69ba      	ldr	r2, [r7, #24]
 800cc74:	429a      	cmp	r2, r3
 800cc76:	d03c      	beq.n	800ccf2 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800cc78:	f7fe fbae 	bl	800b3d8 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800cc7c:	69bb      	ldr	r3, [r7, #24]
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d105      	bne.n	800cc8e <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc86:	4618      	mov	r0, r3
 800cc88:	f7ff ff30 	bl	800caec <LL_RCC_SetRTCClockSource>
 800cc8c:	e02e      	b.n	800ccec <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800cc8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cc92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc96:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800cc98:	f7ff ff4b 	bl	800cb32 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800cc9c:	f7ff ff5a 	bl	800cb54 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800cca0:	697b      	ldr	r3, [r7, #20]
 800cca2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ccaa:	4313      	orrs	r3, r2
 800ccac:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800ccae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ccb2:	697b      	ldr	r3, [r7, #20]
 800ccb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800ccb8:	f7ff fdf0 	bl	800c89c <LL_RCC_LSE_IsEnabled>
 800ccbc:	4603      	mov	r3, r0
 800ccbe:	2b01      	cmp	r3, #1
 800ccc0:	d114      	bne.n	800ccec <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ccc2:	f7fd fbd7 	bl	800a474 <HAL_GetTick>
 800ccc6:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800ccc8:	e00b      	b.n	800cce2 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ccca:	f7fd fbd3 	bl	800a474 <HAL_GetTick>
 800ccce:	4602      	mov	r2, r0
 800ccd0:	693b      	ldr	r3, [r7, #16]
 800ccd2:	1ad3      	subs	r3, r2, r3
 800ccd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ccd8:	4293      	cmp	r3, r2
 800ccda:	d902      	bls.n	800cce2 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800ccdc:	2303      	movs	r3, #3
 800ccde:	77fb      	strb	r3, [r7, #31]
              break;
 800cce0:	e004      	b.n	800ccec <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800cce2:	f7ff fded 	bl	800c8c0 <LL_RCC_LSE_IsReady>
 800cce6:	4603      	mov	r3, r0
 800cce8:	2b01      	cmp	r3, #1
 800ccea:	d1ee      	bne.n	800ccca <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800ccec:	7ffb      	ldrb	r3, [r7, #31]
 800ccee:	77bb      	strb	r3, [r7, #30]
 800ccf0:	e001      	b.n	800ccf6 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ccf2:	7ffb      	ldrb	r3, [r7, #31]
 800ccf4:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	f003 0301 	and.w	r3, r3, #1
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d004      	beq.n	800cd0c <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	699b      	ldr	r3, [r3, #24]
 800cd06:	4618      	mov	r0, r3
 800cd08:	f7ff fe2a 	bl	800c960 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	f003 0302 	and.w	r3, r3, #2
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d004      	beq.n	800cd22 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	69db      	ldr	r3, [r3, #28]
 800cd1c:	4618      	mov	r0, r3
 800cd1e:	f7ff fe35 	bl	800c98c <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	f003 0310 	and.w	r3, r3, #16
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d004      	beq.n	800cd38 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd32:	4618      	mov	r0, r3
 800cd34:	f7ff fe5d 	bl	800c9f2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	f003 0320 	and.w	r3, r3, #32
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d004      	beq.n	800cd4e <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd48:	4618      	mov	r0, r3
 800cd4a:	f7ff fe52 	bl	800c9f2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	f003 0304 	and.w	r3, r3, #4
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d004      	beq.n	800cd64 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	6a1b      	ldr	r3, [r3, #32]
 800cd5e:	4618      	mov	r0, r3
 800cd60:	f7ff fe2a 	bl	800c9b8 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	f003 0308 	and.w	r3, r3, #8
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d004      	beq.n	800cd7a <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd74:	4618      	mov	r0, r3
 800cd76:	f7ff fe1f 	bl	800c9b8 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d022      	beq.n	800cdcc <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd8a:	4618      	mov	r0, r3
 800cd8c:	f7ff fe8d 	bl	800caaa <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd94:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cd98:	d107      	bne.n	800cdaa <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800cd9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cd9e:	68db      	ldr	r3, [r3, #12]
 800cda0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800cda4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800cda8:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cdae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cdb2:	d10b      	bne.n	800cdcc <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	3304      	adds	r3, #4
 800cdb8:	4618      	mov	r0, r3
 800cdba:	f000 f8dd 	bl	800cf78 <RCCEx_PLLSAI1_ConfigNQ>
 800cdbe:	4603      	mov	r3, r0
 800cdc0:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800cdc2:	7ffb      	ldrb	r3, [r7, #31]
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d001      	beq.n	800cdcc <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800cdc8:	7ffb      	ldrb	r3, [r7, #31]
 800cdca:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d02b      	beq.n	800ce30 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cddc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cde0:	d008      	beq.n	800cdf4 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cde6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cdea:	d003      	beq.n	800cdf4 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d105      	bne.n	800ce00 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdf8:	4618      	mov	r0, r3
 800cdfa:	f7ff fe2a 	bl	800ca52 <LL_RCC_SetRNGClockSource>
 800cdfe:	e00a      	b.n	800ce16 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ce08:	60fb      	str	r3, [r7, #12]
 800ce0a:	2000      	movs	r0, #0
 800ce0c:	f7ff fe21 	bl	800ca52 <LL_RCC_SetRNGClockSource>
 800ce10:	68f8      	ldr	r0, [r7, #12]
 800ce12:	f7ff fe34 	bl	800ca7e <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce1a:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800ce1e:	d107      	bne.n	800ce30 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800ce20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ce24:	68db      	ldr	r3, [r3, #12]
 800ce26:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ce2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ce2e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d022      	beq.n	800ce82 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce40:	4618      	mov	r0, r3
 800ce42:	f7ff fe3d 	bl	800cac0 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ce4e:	d107      	bne.n	800ce60 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800ce50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ce54:	68db      	ldr	r3, [r3, #12]
 800ce56:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ce5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ce5e:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ce68:	d10b      	bne.n	800ce82 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	3304      	adds	r3, #4
 800ce6e:	4618      	mov	r0, r3
 800ce70:	f000 f8dd 	bl	800d02e <RCCEx_PLLSAI1_ConfigNR>
 800ce74:	4603      	mov	r3, r0
 800ce76:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800ce78:	7ffb      	ldrb	r3, [r7, #31]
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d001      	beq.n	800ce82 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800ce7e:	7ffb      	ldrb	r3, [r7, #31]
 800ce80:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d004      	beq.n	800ce98 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ce92:	4618      	mov	r0, r3
 800ce94:	f7ff fd26 	bl	800c8e4 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d009      	beq.n	800ceb8 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cea8:	4618      	mov	r0, r3
 800ceaa:	f7ff fd45 	bl	800c938 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ceb2:	4618      	mov	r0, r3
 800ceb4:	f7ff fd2c 	bl	800c910 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800ceb8:	7fbb      	ldrb	r3, [r7, #30]
}
 800ceba:	4618      	mov	r0, r3
 800cebc:	3720      	adds	r7, #32
 800cebe:	46bd      	mov	sp, r7
 800cec0:	bd80      	pop	{r7, pc}

0800cec2 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800cec2:	b580      	push	{r7, lr}
 800cec4:	b084      	sub	sp, #16
 800cec6:	af00      	add	r7, sp, #0
 800cec8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ceca:	2300      	movs	r3, #0
 800cecc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800cece:	f7ff fe61 	bl	800cb94 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800ced2:	f7fd facf 	bl	800a474 <HAL_GetTick>
 800ced6:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800ced8:	e009      	b.n	800ceee <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800ceda:	f7fd facb 	bl	800a474 <HAL_GetTick>
 800cede:	4602      	mov	r2, r0
 800cee0:	68bb      	ldr	r3, [r7, #8]
 800cee2:	1ad3      	subs	r3, r2, r3
 800cee4:	2b02      	cmp	r3, #2
 800cee6:	d902      	bls.n	800ceee <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800cee8:	2303      	movs	r3, #3
 800ceea:	73fb      	strb	r3, [r7, #15]
      break;
 800ceec:	e004      	b.n	800cef8 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800ceee:	f7ff fe60 	bl	800cbb2 <LL_RCC_PLLSAI1_IsReady>
 800cef2:	4603      	mov	r3, r0
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d1f0      	bne.n	800ceda <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800cef8:	7bfb      	ldrb	r3, [r7, #15]
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d137      	bne.n	800cf6e <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800cefe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cf02:	691b      	ldr	r3, [r3, #16]
 800cf04:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	021b      	lsls	r3, r3, #8
 800cf0e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cf12:	4313      	orrs	r3, r2
 800cf14:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800cf16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cf1a:	691b      	ldr	r3, [r3, #16]
 800cf1c:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	685b      	ldr	r3, [r3, #4]
 800cf24:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cf28:	4313      	orrs	r3, r2
 800cf2a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800cf2c:	f7ff fe23 	bl	800cb76 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cf30:	f7fd faa0 	bl	800a474 <HAL_GetTick>
 800cf34:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800cf36:	e009      	b.n	800cf4c <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800cf38:	f7fd fa9c 	bl	800a474 <HAL_GetTick>
 800cf3c:	4602      	mov	r2, r0
 800cf3e:	68bb      	ldr	r3, [r7, #8]
 800cf40:	1ad3      	subs	r3, r2, r3
 800cf42:	2b02      	cmp	r3, #2
 800cf44:	d902      	bls.n	800cf4c <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800cf46:	2303      	movs	r3, #3
 800cf48:	73fb      	strb	r3, [r7, #15]
        break;
 800cf4a:	e004      	b.n	800cf56 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800cf4c:	f7ff fe31 	bl	800cbb2 <LL_RCC_PLLSAI1_IsReady>
 800cf50:	4603      	mov	r3, r0
 800cf52:	2b01      	cmp	r3, #1
 800cf54:	d1f0      	bne.n	800cf38 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800cf56:	7bfb      	ldrb	r3, [r7, #15]
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d108      	bne.n	800cf6e <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800cf5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cf60:	691a      	ldr	r2, [r3, #16]
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	691b      	ldr	r3, [r3, #16]
 800cf66:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cf6a:	4313      	orrs	r3, r2
 800cf6c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800cf6e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf70:	4618      	mov	r0, r3
 800cf72:	3710      	adds	r7, #16
 800cf74:	46bd      	mov	sp, r7
 800cf76:	bd80      	pop	{r7, pc}

0800cf78 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800cf78:	b580      	push	{r7, lr}
 800cf7a:	b084      	sub	sp, #16
 800cf7c:	af00      	add	r7, sp, #0
 800cf7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cf80:	2300      	movs	r3, #0
 800cf82:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800cf84:	f7ff fe06 	bl	800cb94 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800cf88:	f7fd fa74 	bl	800a474 <HAL_GetTick>
 800cf8c:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800cf8e:	e009      	b.n	800cfa4 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800cf90:	f7fd fa70 	bl	800a474 <HAL_GetTick>
 800cf94:	4602      	mov	r2, r0
 800cf96:	68bb      	ldr	r3, [r7, #8]
 800cf98:	1ad3      	subs	r3, r2, r3
 800cf9a:	2b02      	cmp	r3, #2
 800cf9c:	d902      	bls.n	800cfa4 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800cf9e:	2303      	movs	r3, #3
 800cfa0:	73fb      	strb	r3, [r7, #15]
      break;
 800cfa2:	e004      	b.n	800cfae <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800cfa4:	f7ff fe05 	bl	800cbb2 <LL_RCC_PLLSAI1_IsReady>
 800cfa8:	4603      	mov	r3, r0
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d1f0      	bne.n	800cf90 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800cfae:	7bfb      	ldrb	r3, [r7, #15]
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d137      	bne.n	800d024 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800cfb4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cfb8:	691b      	ldr	r3, [r3, #16]
 800cfba:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	021b      	lsls	r3, r3, #8
 800cfc4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cfc8:	4313      	orrs	r3, r2
 800cfca:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800cfcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cfd0:	691b      	ldr	r3, [r3, #16]
 800cfd2:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	689b      	ldr	r3, [r3, #8]
 800cfda:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cfde:	4313      	orrs	r3, r2
 800cfe0:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800cfe2:	f7ff fdc8 	bl	800cb76 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cfe6:	f7fd fa45 	bl	800a474 <HAL_GetTick>
 800cfea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800cfec:	e009      	b.n	800d002 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800cfee:	f7fd fa41 	bl	800a474 <HAL_GetTick>
 800cff2:	4602      	mov	r2, r0
 800cff4:	68bb      	ldr	r3, [r7, #8]
 800cff6:	1ad3      	subs	r3, r2, r3
 800cff8:	2b02      	cmp	r3, #2
 800cffa:	d902      	bls.n	800d002 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800cffc:	2303      	movs	r3, #3
 800cffe:	73fb      	strb	r3, [r7, #15]
        break;
 800d000:	e004      	b.n	800d00c <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d002:	f7ff fdd6 	bl	800cbb2 <LL_RCC_PLLSAI1_IsReady>
 800d006:	4603      	mov	r3, r0
 800d008:	2b01      	cmp	r3, #1
 800d00a:	d1f0      	bne.n	800cfee <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800d00c:	7bfb      	ldrb	r3, [r7, #15]
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d108      	bne.n	800d024 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800d012:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d016:	691a      	ldr	r2, [r3, #16]
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	691b      	ldr	r3, [r3, #16]
 800d01c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d020:	4313      	orrs	r3, r2
 800d022:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800d024:	7bfb      	ldrb	r3, [r7, #15]
}
 800d026:	4618      	mov	r0, r3
 800d028:	3710      	adds	r7, #16
 800d02a:	46bd      	mov	sp, r7
 800d02c:	bd80      	pop	{r7, pc}

0800d02e <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800d02e:	b580      	push	{r7, lr}
 800d030:	b084      	sub	sp, #16
 800d032:	af00      	add	r7, sp, #0
 800d034:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d036:	2300      	movs	r3, #0
 800d038:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800d03a:	f7ff fdab 	bl	800cb94 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800d03e:	f7fd fa19 	bl	800a474 <HAL_GetTick>
 800d042:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800d044:	e009      	b.n	800d05a <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d046:	f7fd fa15 	bl	800a474 <HAL_GetTick>
 800d04a:	4602      	mov	r2, r0
 800d04c:	68bb      	ldr	r3, [r7, #8]
 800d04e:	1ad3      	subs	r3, r2, r3
 800d050:	2b02      	cmp	r3, #2
 800d052:	d902      	bls.n	800d05a <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800d054:	2303      	movs	r3, #3
 800d056:	73fb      	strb	r3, [r7, #15]
      break;
 800d058:	e004      	b.n	800d064 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800d05a:	f7ff fdaa 	bl	800cbb2 <LL_RCC_PLLSAI1_IsReady>
 800d05e:	4603      	mov	r3, r0
 800d060:	2b00      	cmp	r3, #0
 800d062:	d1f0      	bne.n	800d046 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800d064:	7bfb      	ldrb	r3, [r7, #15]
 800d066:	2b00      	cmp	r3, #0
 800d068:	d137      	bne.n	800d0da <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800d06a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d06e:	691b      	ldr	r3, [r3, #16]
 800d070:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	021b      	lsls	r3, r3, #8
 800d07a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d07e:	4313      	orrs	r3, r2
 800d080:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800d082:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d086:	691b      	ldr	r3, [r3, #16]
 800d088:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	68db      	ldr	r3, [r3, #12]
 800d090:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d094:	4313      	orrs	r3, r2
 800d096:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800d098:	f7ff fd6d 	bl	800cb76 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d09c:	f7fd f9ea 	bl	800a474 <HAL_GetTick>
 800d0a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d0a2:	e009      	b.n	800d0b8 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d0a4:	f7fd f9e6 	bl	800a474 <HAL_GetTick>
 800d0a8:	4602      	mov	r2, r0
 800d0aa:	68bb      	ldr	r3, [r7, #8]
 800d0ac:	1ad3      	subs	r3, r2, r3
 800d0ae:	2b02      	cmp	r3, #2
 800d0b0:	d902      	bls.n	800d0b8 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800d0b2:	2303      	movs	r3, #3
 800d0b4:	73fb      	strb	r3, [r7, #15]
        break;
 800d0b6:	e004      	b.n	800d0c2 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d0b8:	f7ff fd7b 	bl	800cbb2 <LL_RCC_PLLSAI1_IsReady>
 800d0bc:	4603      	mov	r3, r0
 800d0be:	2b01      	cmp	r3, #1
 800d0c0:	d1f0      	bne.n	800d0a4 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800d0c2:	7bfb      	ldrb	r3, [r7, #15]
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d108      	bne.n	800d0da <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800d0c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d0cc:	691a      	ldr	r2, [r3, #16]
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	691b      	ldr	r3, [r3, #16]
 800d0d2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d0d6:	4313      	orrs	r3, r2
 800d0d8:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800d0da:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0dc:	4618      	mov	r0, r3
 800d0de:	3710      	adds	r7, #16
 800d0e0:	46bd      	mov	sp, r7
 800d0e2:	bd80      	pop	{r7, pc}

0800d0e4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800d0e4:	b580      	push	{r7, lr}
 800d0e6:	b084      	sub	sp, #16
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d101      	bne.n	800d0f6 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800d0f2:	2301      	movs	r3, #1
 800d0f4:	e09f      	b.n	800d236 <HAL_RTC_Init+0x152>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800d0fc:	b2db      	uxtb	r3, r3
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d106      	bne.n	800d110 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	2200      	movs	r2, #0
 800d106:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800d10a:	6878      	ldr	r0, [r7, #4]
 800d10c:	f7f6 f8a8 	bl	8003260 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	2202      	movs	r2, #2
 800d114:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check if the calendar has been not initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800d118:	4b49      	ldr	r3, [pc, #292]	@ (800d240 <HAL_RTC_Init+0x15c>)
 800d11a:	68db      	ldr	r3, [r3, #12]
 800d11c:	f003 0310 	and.w	r3, r3, #16
 800d120:	2b10      	cmp	r3, #16
 800d122:	d07e      	beq.n	800d222 <HAL_RTC_Init+0x13e>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	22ca      	movs	r2, #202	@ 0xca
 800d12a:	625a      	str	r2, [r3, #36]	@ 0x24
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	2253      	movs	r2, #83	@ 0x53
 800d132:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800d134:	6878      	ldr	r0, [r7, #4]
 800d136:	f000 f8ab 	bl	800d290 <RTC_EnterInitMode>
 800d13a:	4603      	mov	r3, r0
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d00a      	beq.n	800d156 <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	22ff      	movs	r2, #255	@ 0xff
 800d146:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	2204      	movs	r2, #4
 800d14c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      status = HAL_ERROR;
 800d150:	2301      	movs	r3, #1
 800d152:	73fb      	strb	r3, [r7, #15]
 800d154:	e067      	b.n	800d226 <HAL_RTC_Init+0x142>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	689b      	ldr	r3, [r3, #8]
 800d15c:	687a      	ldr	r2, [r7, #4]
 800d15e:	6812      	ldr	r2, [r2, #0]
 800d160:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800d164:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d168:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	6899      	ldr	r1, [r3, #8]
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	685a      	ldr	r2, [r3, #4]
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	691b      	ldr	r3, [r3, #16]
 800d178:	431a      	orrs	r2, r3
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	699b      	ldr	r3, [r3, #24]
 800d17e:	431a      	orrs	r2, r3
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	430a      	orrs	r2, r1
 800d186:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	687a      	ldr	r2, [r7, #4]
 800d18e:	68d2      	ldr	r2, [r2, #12]
 800d190:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	6919      	ldr	r1, [r3, #16]
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	689b      	ldr	r3, [r3, #8]
 800d19c:	041a      	lsls	r2, r3, #16
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	430a      	orrs	r2, r1
 800d1a4:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	68da      	ldr	r2, [r3, #12]
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d1b4:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	f022 0203 	bic.w	r2, r2, #3
 800d1c4:	64da      	str	r2, [r3, #76]	@ 0x4c
#else
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif /* RTC_OR_ALARMOUTTYPE */
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	69da      	ldr	r2, [r3, #28]
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	695b      	ldr	r3, [r3, #20]
 800d1d4:	431a      	orrs	r2, r3
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	430a      	orrs	r2, r1
 800d1dc:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	689b      	ldr	r3, [r3, #8]
 800d1e4:	f003 0320 	and.w	r3, r3, #32
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d113      	bne.n	800d214 <HAL_RTC_Init+0x130>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800d1ec:	6878      	ldr	r0, [r7, #4]
 800d1ee:	f000 f829 	bl	800d244 <HAL_RTC_WaitForSynchro>
 800d1f2:	4603      	mov	r3, r0
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d00d      	beq.n	800d214 <HAL_RTC_Init+0x130>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	22ff      	movs	r2, #255	@ 0xff
 800d1fe:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	2204      	movs	r2, #4
 800d204:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	2200      	movs	r2, #0
 800d20c:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_ERROR;
 800d210:	2301      	movs	r3, #1
 800d212:	e010      	b.n	800d236 <HAL_RTC_Init+0x152>
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	22ff      	movs	r2, #255	@ 0xff
 800d21a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      status = HAL_OK;
 800d21c:	2300      	movs	r3, #0
 800d21e:	73fb      	strb	r3, [r7, #15]
 800d220:	e001      	b.n	800d226 <HAL_RTC_Init+0x142>
  }
  else
  {
    /* Calendar is already initialized */
    /* Set flag to OK */
    status = HAL_OK;
 800d222:	2300      	movs	r3, #0
 800d224:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800d226:	7bfb      	ldrb	r3, [r7, #15]
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d103      	bne.n	800d234 <HAL_RTC_Init+0x150>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	2201      	movs	r2, #1
 800d230:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 800d234:	7bfb      	ldrb	r3, [r7, #15]
}
 800d236:	4618      	mov	r0, r3
 800d238:	3710      	adds	r7, #16
 800d23a:	46bd      	mov	sp, r7
 800d23c:	bd80      	pop	{r7, pc}
 800d23e:	bf00      	nop
 800d240:	40002800 	.word	0x40002800

0800d244 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800d244:	b580      	push	{r7, lr}
 800d246:	b084      	sub	sp, #16
 800d248:	af00      	add	r7, sp, #0
 800d24a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	68da      	ldr	r2, [r3, #12]
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800d25a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800d25c:	f7fd f90a 	bl	800a474 <HAL_GetTick>
 800d260:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800d262:	e009      	b.n	800d278 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800d264:	f7fd f906 	bl	800a474 <HAL_GetTick>
 800d268:	4602      	mov	r2, r0
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	1ad3      	subs	r3, r2, r3
 800d26e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d272:	d901      	bls.n	800d278 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800d274:	2303      	movs	r3, #3
 800d276:	e007      	b.n	800d288 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	68db      	ldr	r3, [r3, #12]
 800d27e:	f003 0320 	and.w	r3, r3, #32
 800d282:	2b00      	cmp	r3, #0
 800d284:	d0ee      	beq.n	800d264 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800d286:	2300      	movs	r3, #0
}
 800d288:	4618      	mov	r0, r3
 800d28a:	3710      	adds	r7, #16
 800d28c:	46bd      	mov	sp, r7
 800d28e:	bd80      	pop	{r7, pc}

0800d290 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800d290:	b580      	push	{r7, lr}
 800d292:	b084      	sub	sp, #16
 800d294:	af00      	add	r7, sp, #0
 800d296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	68db      	ldr	r3, [r3, #12]
 800d29e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d119      	bne.n	800d2da <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	f04f 32ff 	mov.w	r2, #4294967295
 800d2ae:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800d2b0:	f7fd f8e0 	bl	800a474 <HAL_GetTick>
 800d2b4:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800d2b6:	e009      	b.n	800d2cc <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800d2b8:	f7fd f8dc 	bl	800a474 <HAL_GetTick>
 800d2bc:	4602      	mov	r2, r0
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	1ad3      	subs	r3, r2, r3
 800d2c2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d2c6:	d901      	bls.n	800d2cc <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 800d2c8:	2303      	movs	r3, #3
 800d2ca:	e007      	b.n	800d2dc <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	68db      	ldr	r3, [r3, #12]
 800d2d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d0ee      	beq.n	800d2b8 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 800d2da:	2300      	movs	r3, #0
}
 800d2dc:	4618      	mov	r0, r3
 800d2de:	3710      	adds	r7, #16
 800d2e0:	46bd      	mov	sp, r7
 800d2e2:	bd80      	pop	{r7, pc}

0800d2e4 <HAL_RTCEx_EnableBypassShadow>:
  * @note   When the Bypass Shadow is enabled the calendar value are taken
  *         directly from the Calendar counter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 800d2e4:	b480      	push	{r7}
 800d2e6:	b083      	sub	sp, #12
 800d2e8:	af00      	add	r7, sp, #0
 800d2ea:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d2f2:	2b01      	cmp	r3, #1
 800d2f4:	d101      	bne.n	800d2fa <HAL_RTCEx_EnableBypassShadow+0x16>
 800d2f6:	2302      	movs	r3, #2
 800d2f8:	e024      	b.n	800d344 <HAL_RTCEx_EnableBypassShadow+0x60>
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	2201      	movs	r2, #1
 800d2fe:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	2202      	movs	r2, #2
 800d306:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	22ca      	movs	r2, #202	@ 0xca
 800d310:	625a      	str	r2, [r3, #36]	@ 0x24
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	2253      	movs	r2, #83	@ 0x53
 800d318:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	689a      	ldr	r2, [r3, #8]
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	f042 0220 	orr.w	r2, r2, #32
 800d328:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	22ff      	movs	r2, #255	@ 0xff
 800d330:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	2201      	movs	r2, #1
 800d336:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	2200      	movs	r2, #0
 800d33e:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800d342:	2300      	movs	r3, #0
}
 800d344:	4618      	mov	r0, r3
 800d346:	370c      	adds	r7, #12
 800d348:	46bd      	mov	sp, r7
 800d34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d34e:	4770      	bx	lr

0800d350 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d350:	b580      	push	{r7, lr}
 800d352:	b084      	sub	sp, #16
 800d354:	af00      	add	r7, sp, #0
 800d356:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d101      	bne.n	800d362 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d35e:	2301      	movs	r3, #1
 800d360:	e095      	b.n	800d48e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d366:	2b00      	cmp	r3, #0
 800d368:	d108      	bne.n	800d37c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	685b      	ldr	r3, [r3, #4]
 800d36e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d372:	d009      	beq.n	800d388 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	2200      	movs	r2, #0
 800d378:	61da      	str	r2, [r3, #28]
 800d37a:	e005      	b.n	800d388 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	2200      	movs	r2, #0
 800d380:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	2200      	movs	r2, #0
 800d386:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	2200      	movs	r2, #0
 800d38c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800d394:	b2db      	uxtb	r3, r3
 800d396:	2b00      	cmp	r3, #0
 800d398:	d106      	bne.n	800d3a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	2200      	movs	r2, #0
 800d39e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d3a2:	6878      	ldr	r0, [r7, #4]
 800d3a4:	f7f6 f872 	bl	800348c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	2202      	movs	r2, #2
 800d3ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	681a      	ldr	r2, [r3, #0]
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d3be:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	68db      	ldr	r3, [r3, #12]
 800d3c4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d3c8:	d902      	bls.n	800d3d0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800d3ca:	2300      	movs	r3, #0
 800d3cc:	60fb      	str	r3, [r7, #12]
 800d3ce:	e002      	b.n	800d3d6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800d3d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d3d4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	68db      	ldr	r3, [r3, #12]
 800d3da:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800d3de:	d007      	beq.n	800d3f0 <HAL_SPI_Init+0xa0>
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	68db      	ldr	r3, [r3, #12]
 800d3e4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d3e8:	d002      	beq.n	800d3f0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	2200      	movs	r2, #0
 800d3ee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	685b      	ldr	r3, [r3, #4]
 800d3f4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	689b      	ldr	r3, [r3, #8]
 800d3fc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800d400:	431a      	orrs	r2, r3
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	691b      	ldr	r3, [r3, #16]
 800d406:	f003 0302 	and.w	r3, r3, #2
 800d40a:	431a      	orrs	r2, r3
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	695b      	ldr	r3, [r3, #20]
 800d410:	f003 0301 	and.w	r3, r3, #1
 800d414:	431a      	orrs	r2, r3
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	699b      	ldr	r3, [r3, #24]
 800d41a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d41e:	431a      	orrs	r2, r3
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	69db      	ldr	r3, [r3, #28]
 800d424:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d428:	431a      	orrs	r2, r3
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	6a1b      	ldr	r3, [r3, #32]
 800d42e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d432:	ea42 0103 	orr.w	r1, r2, r3
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d43a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	430a      	orrs	r2, r1
 800d444:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	699b      	ldr	r3, [r3, #24]
 800d44a:	0c1b      	lsrs	r3, r3, #16
 800d44c:	f003 0204 	and.w	r2, r3, #4
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d454:	f003 0310 	and.w	r3, r3, #16
 800d458:	431a      	orrs	r2, r3
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d45e:	f003 0308 	and.w	r3, r3, #8
 800d462:	431a      	orrs	r2, r3
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	68db      	ldr	r3, [r3, #12]
 800d468:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800d46c:	ea42 0103 	orr.w	r1, r2, r3
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	430a      	orrs	r2, r1
 800d47c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	2200      	movs	r2, #0
 800d482:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	2201      	movs	r2, #1
 800d488:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800d48c:	2300      	movs	r3, #0
}
 800d48e:	4618      	mov	r0, r3
 800d490:	3710      	adds	r7, #16
 800d492:	46bd      	mov	sp, r7
 800d494:	bd80      	pop	{r7, pc}

0800d496 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d496:	b580      	push	{r7, lr}
 800d498:	b088      	sub	sp, #32
 800d49a:	af00      	add	r7, sp, #0
 800d49c:	60f8      	str	r0, [r7, #12]
 800d49e:	60b9      	str	r1, [r7, #8]
 800d4a0:	603b      	str	r3, [r7, #0]
 800d4a2:	4613      	mov	r3, r2
 800d4a4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d4a6:	f7fc ffe5 	bl	800a474 <HAL_GetTick>
 800d4aa:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800d4ac:	88fb      	ldrh	r3, [r7, #6]
 800d4ae:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800d4b6:	b2db      	uxtb	r3, r3
 800d4b8:	2b01      	cmp	r3, #1
 800d4ba:	d001      	beq.n	800d4c0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800d4bc:	2302      	movs	r3, #2
 800d4be:	e15c      	b.n	800d77a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800d4c0:	68bb      	ldr	r3, [r7, #8]
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d002      	beq.n	800d4cc <HAL_SPI_Transmit+0x36>
 800d4c6:	88fb      	ldrh	r3, [r7, #6]
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d101      	bne.n	800d4d0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800d4cc:	2301      	movs	r3, #1
 800d4ce:	e154      	b.n	800d77a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800d4d6:	2b01      	cmp	r3, #1
 800d4d8:	d101      	bne.n	800d4de <HAL_SPI_Transmit+0x48>
 800d4da:	2302      	movs	r3, #2
 800d4dc:	e14d      	b.n	800d77a <HAL_SPI_Transmit+0x2e4>
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	2201      	movs	r2, #1
 800d4e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	2203      	movs	r2, #3
 800d4ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	2200      	movs	r2, #0
 800d4f2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	68ba      	ldr	r2, [r7, #8]
 800d4f8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	88fa      	ldrh	r2, [r7, #6]
 800d4fe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	88fa      	ldrh	r2, [r7, #6]
 800d504:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	2200      	movs	r2, #0
 800d50a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	2200      	movs	r2, #0
 800d510:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800d514:	68fb      	ldr	r3, [r7, #12]
 800d516:	2200      	movs	r2, #0
 800d518:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	2200      	movs	r2, #0
 800d520:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	2200      	movs	r2, #0
 800d526:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	689b      	ldr	r3, [r3, #8]
 800d52c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d530:	d10f      	bne.n	800d552 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	681a      	ldr	r2, [r3, #0]
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d540:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	681a      	ldr	r2, [r3, #0]
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d550:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d55c:	2b40      	cmp	r3, #64	@ 0x40
 800d55e:	d007      	beq.n	800d570 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	681a      	ldr	r2, [r3, #0]
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d56e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	68db      	ldr	r3, [r3, #12]
 800d574:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d578:	d952      	bls.n	800d620 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	685b      	ldr	r3, [r3, #4]
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d002      	beq.n	800d588 <HAL_SPI_Transmit+0xf2>
 800d582:	8b7b      	ldrh	r3, [r7, #26]
 800d584:	2b01      	cmp	r3, #1
 800d586:	d145      	bne.n	800d614 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d58c:	881a      	ldrh	r2, [r3, #0]
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d598:	1c9a      	adds	r2, r3, #2
 800d59a:	68fb      	ldr	r3, [r7, #12]
 800d59c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800d59e:	68fb      	ldr	r3, [r7, #12]
 800d5a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d5a2:	b29b      	uxth	r3, r3
 800d5a4:	3b01      	subs	r3, #1
 800d5a6:	b29a      	uxth	r2, r3
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800d5ac:	e032      	b.n	800d614 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	689b      	ldr	r3, [r3, #8]
 800d5b4:	f003 0302 	and.w	r3, r3, #2
 800d5b8:	2b02      	cmp	r3, #2
 800d5ba:	d112      	bne.n	800d5e2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5c0:	881a      	ldrh	r2, [r3, #0]
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5cc:	1c9a      	adds	r2, r3, #2
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d5d6:	b29b      	uxth	r3, r3
 800d5d8:	3b01      	subs	r3, #1
 800d5da:	b29a      	uxth	r2, r3
 800d5dc:	68fb      	ldr	r3, [r7, #12]
 800d5de:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d5e0:	e018      	b.n	800d614 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d5e2:	f7fc ff47 	bl	800a474 <HAL_GetTick>
 800d5e6:	4602      	mov	r2, r0
 800d5e8:	69fb      	ldr	r3, [r7, #28]
 800d5ea:	1ad3      	subs	r3, r2, r3
 800d5ec:	683a      	ldr	r2, [r7, #0]
 800d5ee:	429a      	cmp	r2, r3
 800d5f0:	d803      	bhi.n	800d5fa <HAL_SPI_Transmit+0x164>
 800d5f2:	683b      	ldr	r3, [r7, #0]
 800d5f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5f8:	d102      	bne.n	800d600 <HAL_SPI_Transmit+0x16a>
 800d5fa:	683b      	ldr	r3, [r7, #0]
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d109      	bne.n	800d614 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	2201      	movs	r2, #1
 800d604:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	2200      	movs	r2, #0
 800d60c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800d610:	2303      	movs	r3, #3
 800d612:	e0b2      	b.n	800d77a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d618:	b29b      	uxth	r3, r3
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d1c7      	bne.n	800d5ae <HAL_SPI_Transmit+0x118>
 800d61e:	e083      	b.n	800d728 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d620:	68fb      	ldr	r3, [r7, #12]
 800d622:	685b      	ldr	r3, [r3, #4]
 800d624:	2b00      	cmp	r3, #0
 800d626:	d002      	beq.n	800d62e <HAL_SPI_Transmit+0x198>
 800d628:	8b7b      	ldrh	r3, [r7, #26]
 800d62a:	2b01      	cmp	r3, #1
 800d62c:	d177      	bne.n	800d71e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d632:	b29b      	uxth	r3, r3
 800d634:	2b01      	cmp	r3, #1
 800d636:	d912      	bls.n	800d65e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d63c:	881a      	ldrh	r2, [r3, #0]
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d648:	1c9a      	adds	r2, r3, #2
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d652:	b29b      	uxth	r3, r3
 800d654:	3b02      	subs	r3, #2
 800d656:	b29a      	uxth	r2, r3
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d65c:	e05f      	b.n	800d71e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	330c      	adds	r3, #12
 800d668:	7812      	ldrb	r2, [r2, #0]
 800d66a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d670:	1c5a      	adds	r2, r3, #1
 800d672:	68fb      	ldr	r3, [r7, #12]
 800d674:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d67a:	b29b      	uxth	r3, r3
 800d67c:	3b01      	subs	r3, #1
 800d67e:	b29a      	uxth	r2, r3
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800d684:	e04b      	b.n	800d71e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	689b      	ldr	r3, [r3, #8]
 800d68c:	f003 0302 	and.w	r3, r3, #2
 800d690:	2b02      	cmp	r3, #2
 800d692:	d12b      	bne.n	800d6ec <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d698:	b29b      	uxth	r3, r3
 800d69a:	2b01      	cmp	r3, #1
 800d69c:	d912      	bls.n	800d6c4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d6a2:	881a      	ldrh	r2, [r3, #0]
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d6ae:	1c9a      	adds	r2, r3, #2
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d6b8:	b29b      	uxth	r3, r3
 800d6ba:	3b02      	subs	r3, #2
 800d6bc:	b29a      	uxth	r2, r3
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d6c2:	e02c      	b.n	800d71e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	681b      	ldr	r3, [r3, #0]
 800d6cc:	330c      	adds	r3, #12
 800d6ce:	7812      	ldrb	r2, [r2, #0]
 800d6d0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d6d6:	1c5a      	adds	r2, r3, #1
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d6e0:	b29b      	uxth	r3, r3
 800d6e2:	3b01      	subs	r3, #1
 800d6e4:	b29a      	uxth	r2, r3
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d6ea:	e018      	b.n	800d71e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d6ec:	f7fc fec2 	bl	800a474 <HAL_GetTick>
 800d6f0:	4602      	mov	r2, r0
 800d6f2:	69fb      	ldr	r3, [r7, #28]
 800d6f4:	1ad3      	subs	r3, r2, r3
 800d6f6:	683a      	ldr	r2, [r7, #0]
 800d6f8:	429a      	cmp	r2, r3
 800d6fa:	d803      	bhi.n	800d704 <HAL_SPI_Transmit+0x26e>
 800d6fc:	683b      	ldr	r3, [r7, #0]
 800d6fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d702:	d102      	bne.n	800d70a <HAL_SPI_Transmit+0x274>
 800d704:	683b      	ldr	r3, [r7, #0]
 800d706:	2b00      	cmp	r3, #0
 800d708:	d109      	bne.n	800d71e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	2201      	movs	r2, #1
 800d70e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	2200      	movs	r2, #0
 800d716:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800d71a:	2303      	movs	r3, #3
 800d71c:	e02d      	b.n	800d77a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d722:	b29b      	uxth	r3, r3
 800d724:	2b00      	cmp	r3, #0
 800d726:	d1ae      	bne.n	800d686 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d728:	69fa      	ldr	r2, [r7, #28]
 800d72a:	6839      	ldr	r1, [r7, #0]
 800d72c:	68f8      	ldr	r0, [r7, #12]
 800d72e:	f000 fd03 	bl	800e138 <SPI_EndRxTxTransaction>
 800d732:	4603      	mov	r3, r0
 800d734:	2b00      	cmp	r3, #0
 800d736:	d002      	beq.n	800d73e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	2220      	movs	r2, #32
 800d73c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d73e:	68fb      	ldr	r3, [r7, #12]
 800d740:	689b      	ldr	r3, [r3, #8]
 800d742:	2b00      	cmp	r3, #0
 800d744:	d10a      	bne.n	800d75c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d746:	2300      	movs	r3, #0
 800d748:	617b      	str	r3, [r7, #20]
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	68db      	ldr	r3, [r3, #12]
 800d750:	617b      	str	r3, [r7, #20]
 800d752:	68fb      	ldr	r3, [r7, #12]
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	689b      	ldr	r3, [r3, #8]
 800d758:	617b      	str	r3, [r7, #20]
 800d75a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800d75c:	68fb      	ldr	r3, [r7, #12]
 800d75e:	2201      	movs	r2, #1
 800d760:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	2200      	movs	r2, #0
 800d768:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d770:	2b00      	cmp	r3, #0
 800d772:	d001      	beq.n	800d778 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800d774:	2301      	movs	r3, #1
 800d776:	e000      	b.n	800d77a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800d778:	2300      	movs	r3, #0
  }
}
 800d77a:	4618      	mov	r0, r3
 800d77c:	3720      	adds	r7, #32
 800d77e:	46bd      	mov	sp, r7
 800d780:	bd80      	pop	{r7, pc}

0800d782 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d782:	b580      	push	{r7, lr}
 800d784:	b088      	sub	sp, #32
 800d786:	af02      	add	r7, sp, #8
 800d788:	60f8      	str	r0, [r7, #12]
 800d78a:	60b9      	str	r1, [r7, #8]
 800d78c:	603b      	str	r3, [r7, #0]
 800d78e:	4613      	mov	r3, r2
 800d790:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800d798:	b2db      	uxtb	r3, r3
 800d79a:	2b01      	cmp	r3, #1
 800d79c:	d001      	beq.n	800d7a2 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800d79e:	2302      	movs	r3, #2
 800d7a0:	e123      	b.n	800d9ea <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800d7a2:	68bb      	ldr	r3, [r7, #8]
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d002      	beq.n	800d7ae <HAL_SPI_Receive+0x2c>
 800d7a8:	88fb      	ldrh	r3, [r7, #6]
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d101      	bne.n	800d7b2 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800d7ae:	2301      	movs	r3, #1
 800d7b0:	e11b      	b.n	800d9ea <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	685b      	ldr	r3, [r3, #4]
 800d7b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d7ba:	d112      	bne.n	800d7e2 <HAL_SPI_Receive+0x60>
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	689b      	ldr	r3, [r3, #8]
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d10e      	bne.n	800d7e2 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800d7c4:	68fb      	ldr	r3, [r7, #12]
 800d7c6:	2204      	movs	r2, #4
 800d7c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800d7cc:	88fa      	ldrh	r2, [r7, #6]
 800d7ce:	683b      	ldr	r3, [r7, #0]
 800d7d0:	9300      	str	r3, [sp, #0]
 800d7d2:	4613      	mov	r3, r2
 800d7d4:	68ba      	ldr	r2, [r7, #8]
 800d7d6:	68b9      	ldr	r1, [r7, #8]
 800d7d8:	68f8      	ldr	r0, [r7, #12]
 800d7da:	f000 f90a 	bl	800d9f2 <HAL_SPI_TransmitReceive>
 800d7de:	4603      	mov	r3, r0
 800d7e0:	e103      	b.n	800d9ea <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d7e2:	f7fc fe47 	bl	800a474 <HAL_GetTick>
 800d7e6:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800d7ee:	2b01      	cmp	r3, #1
 800d7f0:	d101      	bne.n	800d7f6 <HAL_SPI_Receive+0x74>
 800d7f2:	2302      	movs	r3, #2
 800d7f4:	e0f9      	b.n	800d9ea <HAL_SPI_Receive+0x268>
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	2201      	movs	r2, #1
 800d7fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	2204      	movs	r2, #4
 800d802:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	2200      	movs	r2, #0
 800d80a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	68ba      	ldr	r2, [r7, #8]
 800d810:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	88fa      	ldrh	r2, [r7, #6]
 800d816:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800d81a:	68fb      	ldr	r3, [r7, #12]
 800d81c:	88fa      	ldrh	r2, [r7, #6]
 800d81e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	2200      	movs	r2, #0
 800d826:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	2200      	movs	r2, #0
 800d82c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	2200      	movs	r2, #0
 800d832:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	2200      	movs	r2, #0
 800d838:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	2200      	movs	r2, #0
 800d83e:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	68db      	ldr	r3, [r3, #12]
 800d844:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d848:	d908      	bls.n	800d85c <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	685a      	ldr	r2, [r3, #4]
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800d858:	605a      	str	r2, [r3, #4]
 800d85a:	e007      	b.n	800d86c <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	685a      	ldr	r2, [r3, #4]
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800d86a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	689b      	ldr	r3, [r3, #8]
 800d870:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d874:	d10f      	bne.n	800d896 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	681a      	ldr	r2, [r3, #0]
 800d87c:	68fb      	ldr	r3, [r7, #12]
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d884:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	681a      	ldr	r2, [r3, #0]
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800d894:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	681b      	ldr	r3, [r3, #0]
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d8a0:	2b40      	cmp	r3, #64	@ 0x40
 800d8a2:	d007      	beq.n	800d8b4 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	681a      	ldr	r2, [r3, #0]
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d8b2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	68db      	ldr	r3, [r3, #12]
 800d8b8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d8bc:	d875      	bhi.n	800d9aa <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800d8be:	e037      	b.n	800d930 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	689b      	ldr	r3, [r3, #8]
 800d8c6:	f003 0301 	and.w	r3, r3, #1
 800d8ca:	2b01      	cmp	r3, #1
 800d8cc:	d117      	bne.n	800d8fe <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	f103 020c 	add.w	r2, r3, #12
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8da:	7812      	ldrb	r2, [r2, #0]
 800d8dc:	b2d2      	uxtb	r2, r2
 800d8de:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8e4:	1c5a      	adds	r2, r3, #1
 800d8e6:	68fb      	ldr	r3, [r7, #12]
 800d8e8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d8f0:	b29b      	uxth	r3, r3
 800d8f2:	3b01      	subs	r3, #1
 800d8f4:	b29a      	uxth	r2, r3
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800d8fc:	e018      	b.n	800d930 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d8fe:	f7fc fdb9 	bl	800a474 <HAL_GetTick>
 800d902:	4602      	mov	r2, r0
 800d904:	697b      	ldr	r3, [r7, #20]
 800d906:	1ad3      	subs	r3, r2, r3
 800d908:	683a      	ldr	r2, [r7, #0]
 800d90a:	429a      	cmp	r2, r3
 800d90c:	d803      	bhi.n	800d916 <HAL_SPI_Receive+0x194>
 800d90e:	683b      	ldr	r3, [r7, #0]
 800d910:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d914:	d102      	bne.n	800d91c <HAL_SPI_Receive+0x19a>
 800d916:	683b      	ldr	r3, [r7, #0]
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d109      	bne.n	800d930 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	2201      	movs	r2, #1
 800d920:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	2200      	movs	r2, #0
 800d928:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800d92c:	2303      	movs	r3, #3
 800d92e:	e05c      	b.n	800d9ea <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d936:	b29b      	uxth	r3, r3
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d1c1      	bne.n	800d8c0 <HAL_SPI_Receive+0x13e>
 800d93c:	e03b      	b.n	800d9b6 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800d93e:	68fb      	ldr	r3, [r7, #12]
 800d940:	681b      	ldr	r3, [r3, #0]
 800d942:	689b      	ldr	r3, [r3, #8]
 800d944:	f003 0301 	and.w	r3, r3, #1
 800d948:	2b01      	cmp	r3, #1
 800d94a:	d115      	bne.n	800d978 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	68da      	ldr	r2, [r3, #12]
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d956:	b292      	uxth	r2, r2
 800d958:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d95e:	1c9a      	adds	r2, r3, #2
 800d960:	68fb      	ldr	r3, [r7, #12]
 800d962:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d96a:	b29b      	uxth	r3, r3
 800d96c:	3b01      	subs	r3, #1
 800d96e:	b29a      	uxth	r2, r3
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800d976:	e018      	b.n	800d9aa <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d978:	f7fc fd7c 	bl	800a474 <HAL_GetTick>
 800d97c:	4602      	mov	r2, r0
 800d97e:	697b      	ldr	r3, [r7, #20]
 800d980:	1ad3      	subs	r3, r2, r3
 800d982:	683a      	ldr	r2, [r7, #0]
 800d984:	429a      	cmp	r2, r3
 800d986:	d803      	bhi.n	800d990 <HAL_SPI_Receive+0x20e>
 800d988:	683b      	ldr	r3, [r7, #0]
 800d98a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d98e:	d102      	bne.n	800d996 <HAL_SPI_Receive+0x214>
 800d990:	683b      	ldr	r3, [r7, #0]
 800d992:	2b00      	cmp	r3, #0
 800d994:	d109      	bne.n	800d9aa <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	2201      	movs	r2, #1
 800d99a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800d99e:	68fb      	ldr	r3, [r7, #12]
 800d9a0:	2200      	movs	r2, #0
 800d9a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800d9a6:	2303      	movs	r3, #3
 800d9a8:	e01f      	b.n	800d9ea <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d9b0:	b29b      	uxth	r3, r3
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d1c3      	bne.n	800d93e <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d9b6:	697a      	ldr	r2, [r7, #20]
 800d9b8:	6839      	ldr	r1, [r7, #0]
 800d9ba:	68f8      	ldr	r0, [r7, #12]
 800d9bc:	f000 fb64 	bl	800e088 <SPI_EndRxTransaction>
 800d9c0:	4603      	mov	r3, r0
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d002      	beq.n	800d9cc <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	2220      	movs	r2, #32
 800d9ca:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	2201      	movs	r2, #1
 800d9d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	2200      	movs	r2, #0
 800d9d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d9dc:	68fb      	ldr	r3, [r7, #12]
 800d9de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d001      	beq.n	800d9e8 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800d9e4:	2301      	movs	r3, #1
 800d9e6:	e000      	b.n	800d9ea <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800d9e8:	2300      	movs	r3, #0
  }
}
 800d9ea:	4618      	mov	r0, r3
 800d9ec:	3718      	adds	r7, #24
 800d9ee:	46bd      	mov	sp, r7
 800d9f0:	bd80      	pop	{r7, pc}

0800d9f2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800d9f2:	b580      	push	{r7, lr}
 800d9f4:	b08a      	sub	sp, #40	@ 0x28
 800d9f6:	af00      	add	r7, sp, #0
 800d9f8:	60f8      	str	r0, [r7, #12]
 800d9fa:	60b9      	str	r1, [r7, #8]
 800d9fc:	607a      	str	r2, [r7, #4]
 800d9fe:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800da00:	2301      	movs	r3, #1
 800da02:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800da04:	f7fc fd36 	bl	800a474 <HAL_GetTick>
 800da08:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800da10:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	685b      	ldr	r3, [r3, #4]
 800da16:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800da18:	887b      	ldrh	r3, [r7, #2]
 800da1a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800da1c:	887b      	ldrh	r3, [r7, #2]
 800da1e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800da20:	7ffb      	ldrb	r3, [r7, #31]
 800da22:	2b01      	cmp	r3, #1
 800da24:	d00c      	beq.n	800da40 <HAL_SPI_TransmitReceive+0x4e>
 800da26:	69bb      	ldr	r3, [r7, #24]
 800da28:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800da2c:	d106      	bne.n	800da3c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800da2e:	68fb      	ldr	r3, [r7, #12]
 800da30:	689b      	ldr	r3, [r3, #8]
 800da32:	2b00      	cmp	r3, #0
 800da34:	d102      	bne.n	800da3c <HAL_SPI_TransmitReceive+0x4a>
 800da36:	7ffb      	ldrb	r3, [r7, #31]
 800da38:	2b04      	cmp	r3, #4
 800da3a:	d001      	beq.n	800da40 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800da3c:	2302      	movs	r3, #2
 800da3e:	e1f3      	b.n	800de28 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800da40:	68bb      	ldr	r3, [r7, #8]
 800da42:	2b00      	cmp	r3, #0
 800da44:	d005      	beq.n	800da52 <HAL_SPI_TransmitReceive+0x60>
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	2b00      	cmp	r3, #0
 800da4a:	d002      	beq.n	800da52 <HAL_SPI_TransmitReceive+0x60>
 800da4c:	887b      	ldrh	r3, [r7, #2]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d101      	bne.n	800da56 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800da52:	2301      	movs	r3, #1
 800da54:	e1e8      	b.n	800de28 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800da56:	68fb      	ldr	r3, [r7, #12]
 800da58:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800da5c:	2b01      	cmp	r3, #1
 800da5e:	d101      	bne.n	800da64 <HAL_SPI_TransmitReceive+0x72>
 800da60:	2302      	movs	r3, #2
 800da62:	e1e1      	b.n	800de28 <HAL_SPI_TransmitReceive+0x436>
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	2201      	movs	r2, #1
 800da68:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800da72:	b2db      	uxtb	r3, r3
 800da74:	2b04      	cmp	r3, #4
 800da76:	d003      	beq.n	800da80 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	2205      	movs	r2, #5
 800da7c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	2200      	movs	r2, #0
 800da84:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	687a      	ldr	r2, [r7, #4]
 800da8a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	887a      	ldrh	r2, [r7, #2]
 800da90:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	887a      	ldrh	r2, [r7, #2]
 800da98:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800da9c:	68fb      	ldr	r3, [r7, #12]
 800da9e:	68ba      	ldr	r2, [r7, #8]
 800daa0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	887a      	ldrh	r2, [r7, #2]
 800daa6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	887a      	ldrh	r2, [r7, #2]
 800daac:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	2200      	movs	r2, #0
 800dab2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	2200      	movs	r2, #0
 800dab8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	68db      	ldr	r3, [r3, #12]
 800dabe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800dac2:	d802      	bhi.n	800daca <HAL_SPI_TransmitReceive+0xd8>
 800dac4:	8abb      	ldrh	r3, [r7, #20]
 800dac6:	2b01      	cmp	r3, #1
 800dac8:	d908      	bls.n	800dadc <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	685a      	ldr	r2, [r3, #4]
 800dad0:	68fb      	ldr	r3, [r7, #12]
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800dad8:	605a      	str	r2, [r3, #4]
 800dada:	e007      	b.n	800daec <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	685a      	ldr	r2, [r3, #4]
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800daea:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800daf6:	2b40      	cmp	r3, #64	@ 0x40
 800daf8:	d007      	beq.n	800db0a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800dafa:	68fb      	ldr	r3, [r7, #12]
 800dafc:	681b      	ldr	r3, [r3, #0]
 800dafe:	681a      	ldr	r2, [r3, #0]
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800db08:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	68db      	ldr	r3, [r3, #12]
 800db0e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800db12:	f240 8083 	bls.w	800dc1c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800db16:	68fb      	ldr	r3, [r7, #12]
 800db18:	685b      	ldr	r3, [r3, #4]
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d002      	beq.n	800db24 <HAL_SPI_TransmitReceive+0x132>
 800db1e:	8afb      	ldrh	r3, [r7, #22]
 800db20:	2b01      	cmp	r3, #1
 800db22:	d16f      	bne.n	800dc04 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db28:	881a      	ldrh	r2, [r3, #0]
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db34:	1c9a      	adds	r2, r3, #2
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800db3e:	b29b      	uxth	r3, r3
 800db40:	3b01      	subs	r3, #1
 800db42:	b29a      	uxth	r2, r3
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800db48:	e05c      	b.n	800dc04 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	689b      	ldr	r3, [r3, #8]
 800db50:	f003 0302 	and.w	r3, r3, #2
 800db54:	2b02      	cmp	r3, #2
 800db56:	d11b      	bne.n	800db90 <HAL_SPI_TransmitReceive+0x19e>
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800db5c:	b29b      	uxth	r3, r3
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d016      	beq.n	800db90 <HAL_SPI_TransmitReceive+0x19e>
 800db62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db64:	2b01      	cmp	r3, #1
 800db66:	d113      	bne.n	800db90 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db6c:	881a      	ldrh	r2, [r3, #0]
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db78:	1c9a      	adds	r2, r3, #2
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800db82:	b29b      	uxth	r3, r3
 800db84:	3b01      	subs	r3, #1
 800db86:	b29a      	uxth	r2, r3
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800db8c:	2300      	movs	r3, #0
 800db8e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	689b      	ldr	r3, [r3, #8]
 800db96:	f003 0301 	and.w	r3, r3, #1
 800db9a:	2b01      	cmp	r3, #1
 800db9c:	d11c      	bne.n	800dbd8 <HAL_SPI_TransmitReceive+0x1e6>
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800dba4:	b29b      	uxth	r3, r3
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d016      	beq.n	800dbd8 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800dbaa:	68fb      	ldr	r3, [r7, #12]
 800dbac:	681b      	ldr	r3, [r3, #0]
 800dbae:	68da      	ldr	r2, [r3, #12]
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dbb4:	b292      	uxth	r2, r2
 800dbb6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dbbc:	1c9a      	adds	r2, r3, #2
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800dbc8:	b29b      	uxth	r3, r3
 800dbca:	3b01      	subs	r3, #1
 800dbcc:	b29a      	uxth	r2, r3
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800dbd4:	2301      	movs	r3, #1
 800dbd6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800dbd8:	f7fc fc4c 	bl	800a474 <HAL_GetTick>
 800dbdc:	4602      	mov	r2, r0
 800dbde:	6a3b      	ldr	r3, [r7, #32]
 800dbe0:	1ad3      	subs	r3, r2, r3
 800dbe2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dbe4:	429a      	cmp	r2, r3
 800dbe6:	d80d      	bhi.n	800dc04 <HAL_SPI_TransmitReceive+0x212>
 800dbe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbee:	d009      	beq.n	800dc04 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	2201      	movs	r2, #1
 800dbf4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	2200      	movs	r2, #0
 800dbfc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800dc00:	2303      	movs	r3, #3
 800dc02:	e111      	b.n	800de28 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dc04:	68fb      	ldr	r3, [r7, #12]
 800dc06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dc08:	b29b      	uxth	r3, r3
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d19d      	bne.n	800db4a <HAL_SPI_TransmitReceive+0x158>
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800dc14:	b29b      	uxth	r3, r3
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d197      	bne.n	800db4a <HAL_SPI_TransmitReceive+0x158>
 800dc1a:	e0e5      	b.n	800dde8 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	685b      	ldr	r3, [r3, #4]
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d003      	beq.n	800dc2c <HAL_SPI_TransmitReceive+0x23a>
 800dc24:	8afb      	ldrh	r3, [r7, #22]
 800dc26:	2b01      	cmp	r3, #1
 800dc28:	f040 80d1 	bne.w	800ddce <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dc30:	b29b      	uxth	r3, r3
 800dc32:	2b01      	cmp	r3, #1
 800dc34:	d912      	bls.n	800dc5c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc3a:	881a      	ldrh	r2, [r3, #0]
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	681b      	ldr	r3, [r3, #0]
 800dc40:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc46:	1c9a      	adds	r2, r3, #2
 800dc48:	68fb      	ldr	r3, [r7, #12]
 800dc4a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dc50:	b29b      	uxth	r3, r3
 800dc52:	3b02      	subs	r3, #2
 800dc54:	b29a      	uxth	r2, r3
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800dc5a:	e0b8      	b.n	800ddce <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	330c      	adds	r3, #12
 800dc66:	7812      	ldrb	r2, [r2, #0]
 800dc68:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc6e:	1c5a      	adds	r2, r3, #1
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dc78:	b29b      	uxth	r3, r3
 800dc7a:	3b01      	subs	r3, #1
 800dc7c:	b29a      	uxth	r2, r3
 800dc7e:	68fb      	ldr	r3, [r7, #12]
 800dc80:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dc82:	e0a4      	b.n	800ddce <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	689b      	ldr	r3, [r3, #8]
 800dc8a:	f003 0302 	and.w	r3, r3, #2
 800dc8e:	2b02      	cmp	r3, #2
 800dc90:	d134      	bne.n	800dcfc <HAL_SPI_TransmitReceive+0x30a>
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dc96:	b29b      	uxth	r3, r3
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d02f      	beq.n	800dcfc <HAL_SPI_TransmitReceive+0x30a>
 800dc9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc9e:	2b01      	cmp	r3, #1
 800dca0:	d12c      	bne.n	800dcfc <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dca6:	b29b      	uxth	r3, r3
 800dca8:	2b01      	cmp	r3, #1
 800dcaa:	d912      	bls.n	800dcd2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dcb0:	881a      	ldrh	r2, [r3, #0]
 800dcb2:	68fb      	ldr	r3, [r7, #12]
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dcbc:	1c9a      	adds	r2, r3, #2
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dcc6:	b29b      	uxth	r3, r3
 800dcc8:	3b02      	subs	r3, #2
 800dcca:	b29a      	uxth	r2, r3
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800dcd0:	e012      	b.n	800dcf8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	330c      	adds	r3, #12
 800dcdc:	7812      	ldrb	r2, [r2, #0]
 800dcde:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dce4:	1c5a      	adds	r2, r3, #1
 800dce6:	68fb      	ldr	r3, [r7, #12]
 800dce8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dcee:	b29b      	uxth	r3, r3
 800dcf0:	3b01      	subs	r3, #1
 800dcf2:	b29a      	uxth	r2, r3
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800dcf8:	2300      	movs	r3, #0
 800dcfa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	689b      	ldr	r3, [r3, #8]
 800dd02:	f003 0301 	and.w	r3, r3, #1
 800dd06:	2b01      	cmp	r3, #1
 800dd08:	d148      	bne.n	800dd9c <HAL_SPI_TransmitReceive+0x3aa>
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800dd10:	b29b      	uxth	r3, r3
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d042      	beq.n	800dd9c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800dd1c:	b29b      	uxth	r3, r3
 800dd1e:	2b01      	cmp	r3, #1
 800dd20:	d923      	bls.n	800dd6a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	68da      	ldr	r2, [r3, #12]
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd2c:	b292      	uxth	r2, r2
 800dd2e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd34:	1c9a      	adds	r2, r3, #2
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800dd40:	b29b      	uxth	r3, r3
 800dd42:	3b02      	subs	r3, #2
 800dd44:	b29a      	uxth	r2, r3
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800dd52:	b29b      	uxth	r3, r3
 800dd54:	2b01      	cmp	r3, #1
 800dd56:	d81f      	bhi.n	800dd98 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	685a      	ldr	r2, [r3, #4]
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800dd66:	605a      	str	r2, [r3, #4]
 800dd68:	e016      	b.n	800dd98 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	f103 020c 	add.w	r2, r3, #12
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd76:	7812      	ldrb	r2, [r2, #0]
 800dd78:	b2d2      	uxtb	r2, r2
 800dd7a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800dd7c:	68fb      	ldr	r3, [r7, #12]
 800dd7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd80:	1c5a      	adds	r2, r3, #1
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800dd8c:	b29b      	uxth	r3, r3
 800dd8e:	3b01      	subs	r3, #1
 800dd90:	b29a      	uxth	r2, r3
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800dd98:	2301      	movs	r3, #1
 800dd9a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800dd9c:	f7fc fb6a 	bl	800a474 <HAL_GetTick>
 800dda0:	4602      	mov	r2, r0
 800dda2:	6a3b      	ldr	r3, [r7, #32]
 800dda4:	1ad3      	subs	r3, r2, r3
 800dda6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dda8:	429a      	cmp	r2, r3
 800ddaa:	d803      	bhi.n	800ddb4 <HAL_SPI_TransmitReceive+0x3c2>
 800ddac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ddb2:	d102      	bne.n	800ddba <HAL_SPI_TransmitReceive+0x3c8>
 800ddb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d109      	bne.n	800ddce <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	2201      	movs	r2, #1
 800ddbe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	2200      	movs	r2, #0
 800ddc6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800ddca:	2303      	movs	r3, #3
 800ddcc:	e02c      	b.n	800de28 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ddd2:	b29b      	uxth	r3, r3
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	f47f af55 	bne.w	800dc84 <HAL_SPI_TransmitReceive+0x292>
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800dde0:	b29b      	uxth	r3, r3
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	f47f af4e 	bne.w	800dc84 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800dde8:	6a3a      	ldr	r2, [r7, #32]
 800ddea:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ddec:	68f8      	ldr	r0, [r7, #12]
 800ddee:	f000 f9a3 	bl	800e138 <SPI_EndRxTxTransaction>
 800ddf2:	4603      	mov	r3, r0
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d008      	beq.n	800de0a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	2220      	movs	r2, #32
 800ddfc:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	2200      	movs	r2, #0
 800de02:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800de06:	2301      	movs	r3, #1
 800de08:	e00e      	b.n	800de28 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800de0a:	68fb      	ldr	r3, [r7, #12]
 800de0c:	2201      	movs	r2, #1
 800de0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	2200      	movs	r2, #0
 800de16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d001      	beq.n	800de26 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800de22:	2301      	movs	r3, #1
 800de24:	e000      	b.n	800de28 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800de26:	2300      	movs	r3, #0
  }
}
 800de28:	4618      	mov	r0, r3
 800de2a:	3728      	adds	r7, #40	@ 0x28
 800de2c:	46bd      	mov	sp, r7
 800de2e:	bd80      	pop	{r7, pc}

0800de30 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800de30:	b480      	push	{r7}
 800de32:	b083      	sub	sp, #12
 800de34:	af00      	add	r7, sp, #0
 800de36:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800de3e:	b2db      	uxtb	r3, r3
}
 800de40:	4618      	mov	r0, r3
 800de42:	370c      	adds	r7, #12
 800de44:	46bd      	mov	sp, r7
 800de46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de4a:	4770      	bx	lr

0800de4c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800de4c:	b580      	push	{r7, lr}
 800de4e:	b088      	sub	sp, #32
 800de50:	af00      	add	r7, sp, #0
 800de52:	60f8      	str	r0, [r7, #12]
 800de54:	60b9      	str	r1, [r7, #8]
 800de56:	603b      	str	r3, [r7, #0]
 800de58:	4613      	mov	r3, r2
 800de5a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800de5c:	f7fc fb0a 	bl	800a474 <HAL_GetTick>
 800de60:	4602      	mov	r2, r0
 800de62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de64:	1a9b      	subs	r3, r3, r2
 800de66:	683a      	ldr	r2, [r7, #0]
 800de68:	4413      	add	r3, r2
 800de6a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800de6c:	f7fc fb02 	bl	800a474 <HAL_GetTick>
 800de70:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800de72:	4b39      	ldr	r3, [pc, #228]	@ (800df58 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	015b      	lsls	r3, r3, #5
 800de78:	0d1b      	lsrs	r3, r3, #20
 800de7a:	69fa      	ldr	r2, [r7, #28]
 800de7c:	fb02 f303 	mul.w	r3, r2, r3
 800de80:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800de82:	e054      	b.n	800df2e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800de84:	683b      	ldr	r3, [r7, #0]
 800de86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de8a:	d050      	beq.n	800df2e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800de8c:	f7fc faf2 	bl	800a474 <HAL_GetTick>
 800de90:	4602      	mov	r2, r0
 800de92:	69bb      	ldr	r3, [r7, #24]
 800de94:	1ad3      	subs	r3, r2, r3
 800de96:	69fa      	ldr	r2, [r7, #28]
 800de98:	429a      	cmp	r2, r3
 800de9a:	d902      	bls.n	800dea2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800de9c:	69fb      	ldr	r3, [r7, #28]
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	d13d      	bne.n	800df1e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	685a      	ldr	r2, [r3, #4]
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800deb0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	685b      	ldr	r3, [r3, #4]
 800deb6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800deba:	d111      	bne.n	800dee0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	689b      	ldr	r3, [r3, #8]
 800dec0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dec4:	d004      	beq.n	800ded0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	689b      	ldr	r3, [r3, #8]
 800deca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dece:	d107      	bne.n	800dee0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	681a      	ldr	r2, [r3, #0]
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800dede:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dee4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dee8:	d10f      	bne.n	800df0a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	681a      	ldr	r2, [r3, #0]
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800def8:	601a      	str	r2, [r3, #0]
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	681a      	ldr	r2, [r3, #0]
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800df08:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	2201      	movs	r2, #1
 800df0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	2200      	movs	r2, #0
 800df16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800df1a:	2303      	movs	r3, #3
 800df1c:	e017      	b.n	800df4e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800df1e:	697b      	ldr	r3, [r7, #20]
 800df20:	2b00      	cmp	r3, #0
 800df22:	d101      	bne.n	800df28 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800df24:	2300      	movs	r3, #0
 800df26:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800df28:	697b      	ldr	r3, [r7, #20]
 800df2a:	3b01      	subs	r3, #1
 800df2c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	689a      	ldr	r2, [r3, #8]
 800df34:	68bb      	ldr	r3, [r7, #8]
 800df36:	4013      	ands	r3, r2
 800df38:	68ba      	ldr	r2, [r7, #8]
 800df3a:	429a      	cmp	r2, r3
 800df3c:	bf0c      	ite	eq
 800df3e:	2301      	moveq	r3, #1
 800df40:	2300      	movne	r3, #0
 800df42:	b2db      	uxtb	r3, r3
 800df44:	461a      	mov	r2, r3
 800df46:	79fb      	ldrb	r3, [r7, #7]
 800df48:	429a      	cmp	r2, r3
 800df4a:	d19b      	bne.n	800de84 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800df4c:	2300      	movs	r3, #0
}
 800df4e:	4618      	mov	r0, r3
 800df50:	3720      	adds	r7, #32
 800df52:	46bd      	mov	sp, r7
 800df54:	bd80      	pop	{r7, pc}
 800df56:	bf00      	nop
 800df58:	20000208 	.word	0x20000208

0800df5c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800df5c:	b580      	push	{r7, lr}
 800df5e:	b08a      	sub	sp, #40	@ 0x28
 800df60:	af00      	add	r7, sp, #0
 800df62:	60f8      	str	r0, [r7, #12]
 800df64:	60b9      	str	r1, [r7, #8]
 800df66:	607a      	str	r2, [r7, #4]
 800df68:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800df6a:	2300      	movs	r3, #0
 800df6c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800df6e:	f7fc fa81 	bl	800a474 <HAL_GetTick>
 800df72:	4602      	mov	r2, r0
 800df74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df76:	1a9b      	subs	r3, r3, r2
 800df78:	683a      	ldr	r2, [r7, #0]
 800df7a:	4413      	add	r3, r2
 800df7c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800df7e:	f7fc fa79 	bl	800a474 <HAL_GetTick>
 800df82:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	330c      	adds	r3, #12
 800df8a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800df8c:	4b3d      	ldr	r3, [pc, #244]	@ (800e084 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800df8e:	681a      	ldr	r2, [r3, #0]
 800df90:	4613      	mov	r3, r2
 800df92:	009b      	lsls	r3, r3, #2
 800df94:	4413      	add	r3, r2
 800df96:	00da      	lsls	r2, r3, #3
 800df98:	1ad3      	subs	r3, r2, r3
 800df9a:	0d1b      	lsrs	r3, r3, #20
 800df9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800df9e:	fb02 f303 	mul.w	r3, r2, r3
 800dfa2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800dfa4:	e060      	b.n	800e068 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800dfa6:	68bb      	ldr	r3, [r7, #8]
 800dfa8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800dfac:	d107      	bne.n	800dfbe <SPI_WaitFifoStateUntilTimeout+0x62>
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d104      	bne.n	800dfbe <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800dfb4:	69fb      	ldr	r3, [r7, #28]
 800dfb6:	781b      	ldrb	r3, [r3, #0]
 800dfb8:	b2db      	uxtb	r3, r3
 800dfba:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800dfbc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800dfbe:	683b      	ldr	r3, [r7, #0]
 800dfc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfc4:	d050      	beq.n	800e068 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800dfc6:	f7fc fa55 	bl	800a474 <HAL_GetTick>
 800dfca:	4602      	mov	r2, r0
 800dfcc:	6a3b      	ldr	r3, [r7, #32]
 800dfce:	1ad3      	subs	r3, r2, r3
 800dfd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dfd2:	429a      	cmp	r2, r3
 800dfd4:	d902      	bls.n	800dfdc <SPI_WaitFifoStateUntilTimeout+0x80>
 800dfd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d13d      	bne.n	800e058 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	685a      	ldr	r2, [r3, #4]
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	681b      	ldr	r3, [r3, #0]
 800dfe6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800dfea:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	685b      	ldr	r3, [r3, #4]
 800dff0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800dff4:	d111      	bne.n	800e01a <SPI_WaitFifoStateUntilTimeout+0xbe>
 800dff6:	68fb      	ldr	r3, [r7, #12]
 800dff8:	689b      	ldr	r3, [r3, #8]
 800dffa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dffe:	d004      	beq.n	800e00a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	689b      	ldr	r3, [r3, #8]
 800e004:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e008:	d107      	bne.n	800e01a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	681a      	ldr	r2, [r3, #0]
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e018:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e01e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e022:	d10f      	bne.n	800e044 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800e024:	68fb      	ldr	r3, [r7, #12]
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	681a      	ldr	r2, [r3, #0]
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e032:	601a      	str	r2, [r3, #0]
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	681a      	ldr	r2, [r3, #0]
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800e042:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	2201      	movs	r2, #1
 800e048:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	2200      	movs	r2, #0
 800e050:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800e054:	2303      	movs	r3, #3
 800e056:	e010      	b.n	800e07a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800e058:	69bb      	ldr	r3, [r7, #24]
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d101      	bne.n	800e062 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800e05e:	2300      	movs	r3, #0
 800e060:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800e062:	69bb      	ldr	r3, [r7, #24]
 800e064:	3b01      	subs	r3, #1
 800e066:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800e068:	68fb      	ldr	r3, [r7, #12]
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	689a      	ldr	r2, [r3, #8]
 800e06e:	68bb      	ldr	r3, [r7, #8]
 800e070:	4013      	ands	r3, r2
 800e072:	687a      	ldr	r2, [r7, #4]
 800e074:	429a      	cmp	r2, r3
 800e076:	d196      	bne.n	800dfa6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800e078:	2300      	movs	r3, #0
}
 800e07a:	4618      	mov	r0, r3
 800e07c:	3728      	adds	r7, #40	@ 0x28
 800e07e:	46bd      	mov	sp, r7
 800e080:	bd80      	pop	{r7, pc}
 800e082:	bf00      	nop
 800e084:	20000208 	.word	0x20000208

0800e088 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800e088:	b580      	push	{r7, lr}
 800e08a:	b086      	sub	sp, #24
 800e08c:	af02      	add	r7, sp, #8
 800e08e:	60f8      	str	r0, [r7, #12]
 800e090:	60b9      	str	r1, [r7, #8]
 800e092:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	685b      	ldr	r3, [r3, #4]
 800e098:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e09c:	d111      	bne.n	800e0c2 <SPI_EndRxTransaction+0x3a>
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	689b      	ldr	r3, [r3, #8]
 800e0a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e0a6:	d004      	beq.n	800e0b2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	689b      	ldr	r3, [r3, #8]
 800e0ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e0b0:	d107      	bne.n	800e0c2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800e0b2:	68fb      	ldr	r3, [r7, #12]
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	681a      	ldr	r2, [r3, #0]
 800e0b8:	68fb      	ldr	r3, [r7, #12]
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e0c0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	9300      	str	r3, [sp, #0]
 800e0c6:	68bb      	ldr	r3, [r7, #8]
 800e0c8:	2200      	movs	r2, #0
 800e0ca:	2180      	movs	r1, #128	@ 0x80
 800e0cc:	68f8      	ldr	r0, [r7, #12]
 800e0ce:	f7ff febd 	bl	800de4c <SPI_WaitFlagStateUntilTimeout>
 800e0d2:	4603      	mov	r3, r0
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d007      	beq.n	800e0e8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e0dc:	f043 0220 	orr.w	r2, r3, #32
 800e0e0:	68fb      	ldr	r3, [r7, #12]
 800e0e2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800e0e4:	2303      	movs	r3, #3
 800e0e6:	e023      	b.n	800e130 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	685b      	ldr	r3, [r3, #4]
 800e0ec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e0f0:	d11d      	bne.n	800e12e <SPI_EndRxTransaction+0xa6>
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	689b      	ldr	r3, [r3, #8]
 800e0f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e0fa:	d004      	beq.n	800e106 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	689b      	ldr	r3, [r3, #8]
 800e100:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e104:	d113      	bne.n	800e12e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	9300      	str	r3, [sp, #0]
 800e10a:	68bb      	ldr	r3, [r7, #8]
 800e10c:	2200      	movs	r2, #0
 800e10e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800e112:	68f8      	ldr	r0, [r7, #12]
 800e114:	f7ff ff22 	bl	800df5c <SPI_WaitFifoStateUntilTimeout>
 800e118:	4603      	mov	r3, r0
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d007      	beq.n	800e12e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e122:	f043 0220 	orr.w	r2, r3, #32
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800e12a:	2303      	movs	r3, #3
 800e12c:	e000      	b.n	800e130 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800e12e:	2300      	movs	r3, #0
}
 800e130:	4618      	mov	r0, r3
 800e132:	3710      	adds	r7, #16
 800e134:	46bd      	mov	sp, r7
 800e136:	bd80      	pop	{r7, pc}

0800e138 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800e138:	b580      	push	{r7, lr}
 800e13a:	b086      	sub	sp, #24
 800e13c:	af02      	add	r7, sp, #8
 800e13e:	60f8      	str	r0, [r7, #12]
 800e140:	60b9      	str	r1, [r7, #8]
 800e142:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	9300      	str	r3, [sp, #0]
 800e148:	68bb      	ldr	r3, [r7, #8]
 800e14a:	2200      	movs	r2, #0
 800e14c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800e150:	68f8      	ldr	r0, [r7, #12]
 800e152:	f7ff ff03 	bl	800df5c <SPI_WaitFifoStateUntilTimeout>
 800e156:	4603      	mov	r3, r0
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d007      	beq.n	800e16c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e160:	f043 0220 	orr.w	r2, r3, #32
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800e168:	2303      	movs	r3, #3
 800e16a:	e027      	b.n	800e1bc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	9300      	str	r3, [sp, #0]
 800e170:	68bb      	ldr	r3, [r7, #8]
 800e172:	2200      	movs	r2, #0
 800e174:	2180      	movs	r1, #128	@ 0x80
 800e176:	68f8      	ldr	r0, [r7, #12]
 800e178:	f7ff fe68 	bl	800de4c <SPI_WaitFlagStateUntilTimeout>
 800e17c:	4603      	mov	r3, r0
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d007      	beq.n	800e192 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e182:	68fb      	ldr	r3, [r7, #12]
 800e184:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e186:	f043 0220 	orr.w	r2, r3, #32
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800e18e:	2303      	movs	r3, #3
 800e190:	e014      	b.n	800e1bc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	9300      	str	r3, [sp, #0]
 800e196:	68bb      	ldr	r3, [r7, #8]
 800e198:	2200      	movs	r2, #0
 800e19a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800e19e:	68f8      	ldr	r0, [r7, #12]
 800e1a0:	f7ff fedc 	bl	800df5c <SPI_WaitFifoStateUntilTimeout>
 800e1a4:	4603      	mov	r3, r0
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d007      	beq.n	800e1ba <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e1ae:	f043 0220 	orr.w	r2, r3, #32
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800e1b6:	2303      	movs	r3, #3
 800e1b8:	e000      	b.n	800e1bc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800e1ba:	2300      	movs	r3, #0
}
 800e1bc:	4618      	mov	r0, r3
 800e1be:	3710      	adds	r7, #16
 800e1c0:	46bd      	mov	sp, r7
 800e1c2:	bd80      	pop	{r7, pc}

0800e1c4 <LL_RCC_GetUSARTClockSource>:
{
 800e1c4:	b480      	push	{r7}
 800e1c6:	b083      	sub	sp, #12
 800e1c8:	af00      	add	r7, sp, #0
 800e1ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800e1cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e1d0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	4013      	ands	r3, r2
}
 800e1d8:	4618      	mov	r0, r3
 800e1da:	370c      	adds	r7, #12
 800e1dc:	46bd      	mov	sp, r7
 800e1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e2:	4770      	bx	lr

0800e1e4 <LL_RCC_GetLPUARTClockSource>:
{
 800e1e4:	b480      	push	{r7}
 800e1e6:	b083      	sub	sp, #12
 800e1e8:	af00      	add	r7, sp, #0
 800e1ea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800e1ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e1f0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	4013      	ands	r3, r2
}
 800e1f8:	4618      	mov	r0, r3
 800e1fa:	370c      	adds	r7, #12
 800e1fc:	46bd      	mov	sp, r7
 800e1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e202:	4770      	bx	lr

0800e204 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e204:	b580      	push	{r7, lr}
 800e206:	b082      	sub	sp, #8
 800e208:	af00      	add	r7, sp, #0
 800e20a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d101      	bne.n	800e216 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e212:	2301      	movs	r3, #1
 800e214:	e042      	b.n	800e29c <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d106      	bne.n	800e22e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	2200      	movs	r2, #0
 800e224:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e228:	6878      	ldr	r0, [r7, #4]
 800e22a:	f7f5 f851 	bl	80032d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	2224      	movs	r2, #36	@ 0x24
 800e232:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	681a      	ldr	r2, [r3, #0]
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	681b      	ldr	r3, [r3, #0]
 800e240:	f022 0201 	bic.w	r2, r2, #1
 800e244:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d002      	beq.n	800e254 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800e24e:	6878      	ldr	r0, [r7, #4]
 800e250:	f000 fe36 	bl	800eec0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e254:	6878      	ldr	r0, [r7, #4]
 800e256:	f000 fc0b 	bl	800ea70 <UART_SetConfig>
 800e25a:	4603      	mov	r3, r0
 800e25c:	2b01      	cmp	r3, #1
 800e25e:	d101      	bne.n	800e264 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800e260:	2301      	movs	r3, #1
 800e262:	e01b      	b.n	800e29c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	685a      	ldr	r2, [r3, #4]
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800e272:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	689a      	ldr	r2, [r3, #8]
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800e282:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	681a      	ldr	r2, [r3, #0]
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	f042 0201 	orr.w	r2, r2, #1
 800e292:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e294:	6878      	ldr	r0, [r7, #4]
 800e296:	f000 feb5 	bl	800f004 <UART_CheckIdleState>
 800e29a:	4603      	mov	r3, r0
}
 800e29c:	4618      	mov	r0, r3
 800e29e:	3708      	adds	r7, #8
 800e2a0:	46bd      	mov	sp, r7
 800e2a2:	bd80      	pop	{r7, pc}

0800e2a4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e2a4:	b580      	push	{r7, lr}
 800e2a6:	b08a      	sub	sp, #40	@ 0x28
 800e2a8:	af02      	add	r7, sp, #8
 800e2aa:	60f8      	str	r0, [r7, #12]
 800e2ac:	60b9      	str	r1, [r7, #8]
 800e2ae:	603b      	str	r3, [r7, #0]
 800e2b0:	4613      	mov	r3, r2
 800e2b2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e2ba:	2b20      	cmp	r3, #32
 800e2bc:	d17b      	bne.n	800e3b6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800e2be:	68bb      	ldr	r3, [r7, #8]
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d002      	beq.n	800e2ca <HAL_UART_Transmit+0x26>
 800e2c4:	88fb      	ldrh	r3, [r7, #6]
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d101      	bne.n	800e2ce <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800e2ca:	2301      	movs	r3, #1
 800e2cc:	e074      	b.n	800e3b8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	2200      	movs	r2, #0
 800e2d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e2d6:	68fb      	ldr	r3, [r7, #12]
 800e2d8:	2221      	movs	r2, #33	@ 0x21
 800e2da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e2de:	f7fc f8c9 	bl	800a474 <HAL_GetTick>
 800e2e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	88fa      	ldrh	r2, [r7, #6]
 800e2e8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800e2ec:	68fb      	ldr	r3, [r7, #12]
 800e2ee:	88fa      	ldrh	r2, [r7, #6]
 800e2f0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e2f4:	68fb      	ldr	r3, [r7, #12]
 800e2f6:	689b      	ldr	r3, [r3, #8]
 800e2f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e2fc:	d108      	bne.n	800e310 <HAL_UART_Transmit+0x6c>
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	691b      	ldr	r3, [r3, #16]
 800e302:	2b00      	cmp	r3, #0
 800e304:	d104      	bne.n	800e310 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800e306:	2300      	movs	r3, #0
 800e308:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800e30a:	68bb      	ldr	r3, [r7, #8]
 800e30c:	61bb      	str	r3, [r7, #24]
 800e30e:	e003      	b.n	800e318 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800e310:	68bb      	ldr	r3, [r7, #8]
 800e312:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e314:	2300      	movs	r3, #0
 800e316:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800e318:	e030      	b.n	800e37c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e31a:	683b      	ldr	r3, [r7, #0]
 800e31c:	9300      	str	r3, [sp, #0]
 800e31e:	697b      	ldr	r3, [r7, #20]
 800e320:	2200      	movs	r2, #0
 800e322:	2180      	movs	r1, #128	@ 0x80
 800e324:	68f8      	ldr	r0, [r7, #12]
 800e326:	f000 ff17 	bl	800f158 <UART_WaitOnFlagUntilTimeout>
 800e32a:	4603      	mov	r3, r0
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d005      	beq.n	800e33c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	2220      	movs	r2, #32
 800e334:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800e338:	2303      	movs	r3, #3
 800e33a:	e03d      	b.n	800e3b8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800e33c:	69fb      	ldr	r3, [r7, #28]
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d10b      	bne.n	800e35a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800e342:	69bb      	ldr	r3, [r7, #24]
 800e344:	881b      	ldrh	r3, [r3, #0]
 800e346:	461a      	mov	r2, r3
 800e348:	68fb      	ldr	r3, [r7, #12]
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e350:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800e352:	69bb      	ldr	r3, [r7, #24]
 800e354:	3302      	adds	r3, #2
 800e356:	61bb      	str	r3, [r7, #24]
 800e358:	e007      	b.n	800e36a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800e35a:	69fb      	ldr	r3, [r7, #28]
 800e35c:	781a      	ldrb	r2, [r3, #0]
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800e364:	69fb      	ldr	r3, [r7, #28]
 800e366:	3301      	adds	r3, #1
 800e368:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e370:	b29b      	uxth	r3, r3
 800e372:	3b01      	subs	r3, #1
 800e374:	b29a      	uxth	r2, r3
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800e37c:	68fb      	ldr	r3, [r7, #12]
 800e37e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e382:	b29b      	uxth	r3, r3
 800e384:	2b00      	cmp	r3, #0
 800e386:	d1c8      	bne.n	800e31a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e388:	683b      	ldr	r3, [r7, #0]
 800e38a:	9300      	str	r3, [sp, #0]
 800e38c:	697b      	ldr	r3, [r7, #20]
 800e38e:	2200      	movs	r2, #0
 800e390:	2140      	movs	r1, #64	@ 0x40
 800e392:	68f8      	ldr	r0, [r7, #12]
 800e394:	f000 fee0 	bl	800f158 <UART_WaitOnFlagUntilTimeout>
 800e398:	4603      	mov	r3, r0
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d005      	beq.n	800e3aa <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	2220      	movs	r2, #32
 800e3a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800e3a6:	2303      	movs	r3, #3
 800e3a8:	e006      	b.n	800e3b8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	2220      	movs	r2, #32
 800e3ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800e3b2:	2300      	movs	r3, #0
 800e3b4:	e000      	b.n	800e3b8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800e3b6:	2302      	movs	r3, #2
  }
}
 800e3b8:	4618      	mov	r0, r3
 800e3ba:	3720      	adds	r7, #32
 800e3bc:	46bd      	mov	sp, r7
 800e3be:	bd80      	pop	{r7, pc}

0800e3c0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e3c0:	b580      	push	{r7, lr}
 800e3c2:	b0ba      	sub	sp, #232	@ 0xe8
 800e3c4:	af00      	add	r7, sp, #0
 800e3c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	69db      	ldr	r3, [r3, #28]
 800e3ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	681b      	ldr	r3, [r3, #0]
 800e3d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	689b      	ldr	r3, [r3, #8]
 800e3e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e3e6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800e3ea:	f640 030f 	movw	r3, #2063	@ 0x80f
 800e3ee:	4013      	ands	r3, r2
 800e3f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800e3f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d11b      	bne.n	800e434 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e3fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e400:	f003 0320 	and.w	r3, r3, #32
 800e404:	2b00      	cmp	r3, #0
 800e406:	d015      	beq.n	800e434 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e408:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e40c:	f003 0320 	and.w	r3, r3, #32
 800e410:	2b00      	cmp	r3, #0
 800e412:	d105      	bne.n	800e420 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e414:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e418:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d009      	beq.n	800e434 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e424:	2b00      	cmp	r3, #0
 800e426:	f000 8300 	beq.w	800ea2a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e42e:	6878      	ldr	r0, [r7, #4]
 800e430:	4798      	blx	r3
      }
      return;
 800e432:	e2fa      	b.n	800ea2a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800e434:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e438:	2b00      	cmp	r3, #0
 800e43a:	f000 8123 	beq.w	800e684 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800e43e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e442:	4b8d      	ldr	r3, [pc, #564]	@ (800e678 <HAL_UART_IRQHandler+0x2b8>)
 800e444:	4013      	ands	r3, r2
 800e446:	2b00      	cmp	r3, #0
 800e448:	d106      	bne.n	800e458 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800e44a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800e44e:	4b8b      	ldr	r3, [pc, #556]	@ (800e67c <HAL_UART_IRQHandler+0x2bc>)
 800e450:	4013      	ands	r3, r2
 800e452:	2b00      	cmp	r3, #0
 800e454:	f000 8116 	beq.w	800e684 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e458:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e45c:	f003 0301 	and.w	r3, r3, #1
 800e460:	2b00      	cmp	r3, #0
 800e462:	d011      	beq.n	800e488 <HAL_UART_IRQHandler+0xc8>
 800e464:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e468:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d00b      	beq.n	800e488 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	2201      	movs	r2, #1
 800e476:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e47e:	f043 0201 	orr.w	r2, r3, #1
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e488:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e48c:	f003 0302 	and.w	r3, r3, #2
 800e490:	2b00      	cmp	r3, #0
 800e492:	d011      	beq.n	800e4b8 <HAL_UART_IRQHandler+0xf8>
 800e494:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e498:	f003 0301 	and.w	r3, r3, #1
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d00b      	beq.n	800e4b8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	2202      	movs	r2, #2
 800e4a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e4ae:	f043 0204 	orr.w	r2, r3, #4
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e4b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e4bc:	f003 0304 	and.w	r3, r3, #4
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d011      	beq.n	800e4e8 <HAL_UART_IRQHandler+0x128>
 800e4c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e4c8:	f003 0301 	and.w	r3, r3, #1
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d00b      	beq.n	800e4e8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	2204      	movs	r2, #4
 800e4d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e4de:	f043 0202 	orr.w	r2, r3, #2
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e4e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e4ec:	f003 0308 	and.w	r3, r3, #8
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d017      	beq.n	800e524 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e4f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e4f8:	f003 0320 	and.w	r3, r3, #32
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	d105      	bne.n	800e50c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800e500:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e504:	4b5c      	ldr	r3, [pc, #368]	@ (800e678 <HAL_UART_IRQHandler+0x2b8>)
 800e506:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d00b      	beq.n	800e524 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	2208      	movs	r2, #8
 800e512:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e51a:	f043 0208 	orr.w	r2, r3, #8
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e524:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e528:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d012      	beq.n	800e556 <HAL_UART_IRQHandler+0x196>
 800e530:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e534:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d00c      	beq.n	800e556 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	681b      	ldr	r3, [r3, #0]
 800e540:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e544:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e54c:	f043 0220 	orr.w	r2, r3, #32
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	f000 8266 	beq.w	800ea2e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e562:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e566:	f003 0320 	and.w	r3, r3, #32
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d013      	beq.n	800e596 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e56e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e572:	f003 0320 	and.w	r3, r3, #32
 800e576:	2b00      	cmp	r3, #0
 800e578:	d105      	bne.n	800e586 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e57a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e57e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e582:	2b00      	cmp	r3, #0
 800e584:	d007      	beq.n	800e596 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d003      	beq.n	800e596 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e592:	6878      	ldr	r0, [r7, #4]
 800e594:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e59c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	689b      	ldr	r3, [r3, #8]
 800e5a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5aa:	2b40      	cmp	r3, #64	@ 0x40
 800e5ac:	d005      	beq.n	800e5ba <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e5ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e5b2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d054      	beq.n	800e664 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e5ba:	6878      	ldr	r0, [r7, #4]
 800e5bc:	f000 fe39 	bl	800f232 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	689b      	ldr	r3, [r3, #8]
 800e5c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5ca:	2b40      	cmp	r3, #64	@ 0x40
 800e5cc:	d146      	bne.n	800e65c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	681b      	ldr	r3, [r3, #0]
 800e5d2:	3308      	adds	r3, #8
 800e5d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e5dc:	e853 3f00 	ldrex	r3, [r3]
 800e5e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800e5e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e5e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e5ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	681b      	ldr	r3, [r3, #0]
 800e5f4:	3308      	adds	r3, #8
 800e5f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800e5fa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800e5fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e602:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800e606:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800e60a:	e841 2300 	strex	r3, r2, [r1]
 800e60e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800e612:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e616:	2b00      	cmp	r3, #0
 800e618:	d1d9      	bne.n	800e5ce <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e620:	2b00      	cmp	r3, #0
 800e622:	d017      	beq.n	800e654 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e62a:	4a15      	ldr	r2, [pc, #84]	@ (800e680 <HAL_UART_IRQHandler+0x2c0>)
 800e62c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e634:	4618      	mov	r0, r3
 800e636:	f7fc f9ee 	bl	800aa16 <HAL_DMA_Abort_IT>
 800e63a:	4603      	mov	r3, r0
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d019      	beq.n	800e674 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e648:	687a      	ldr	r2, [r7, #4]
 800e64a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800e64e:	4610      	mov	r0, r2
 800e650:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e652:	e00f      	b.n	800e674 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e654:	6878      	ldr	r0, [r7, #4]
 800e656:	f000 f9f5 	bl	800ea44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e65a:	e00b      	b.n	800e674 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e65c:	6878      	ldr	r0, [r7, #4]
 800e65e:	f000 f9f1 	bl	800ea44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e662:	e007      	b.n	800e674 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e664:	6878      	ldr	r0, [r7, #4]
 800e666:	f000 f9ed 	bl	800ea44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	2200      	movs	r2, #0
 800e66e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800e672:	e1dc      	b.n	800ea2e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e674:	bf00      	nop
    return;
 800e676:	e1da      	b.n	800ea2e <HAL_UART_IRQHandler+0x66e>
 800e678:	10000001 	.word	0x10000001
 800e67c:	04000120 	.word	0x04000120
 800e680:	0800f2ff 	.word	0x0800f2ff

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e688:	2b01      	cmp	r3, #1
 800e68a:	f040 8170 	bne.w	800e96e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e68e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e692:	f003 0310 	and.w	r3, r3, #16
 800e696:	2b00      	cmp	r3, #0
 800e698:	f000 8169 	beq.w	800e96e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e69c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e6a0:	f003 0310 	and.w	r3, r3, #16
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	f000 8162 	beq.w	800e96e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	2210      	movs	r2, #16
 800e6b0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	689b      	ldr	r3, [r3, #8]
 800e6b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e6bc:	2b40      	cmp	r3, #64	@ 0x40
 800e6be:	f040 80d8 	bne.w	800e872 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	685b      	ldr	r3, [r3, #4]
 800e6cc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e6d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	f000 80af 	beq.w	800e838 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e6e0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e6e4:	429a      	cmp	r2, r3
 800e6e6:	f080 80a7 	bcs.w	800e838 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e6f0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	f003 0320 	and.w	r3, r3, #32
 800e702:	2b00      	cmp	r3, #0
 800e704:	f040 8087 	bne.w	800e816 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e710:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e714:	e853 3f00 	ldrex	r3, [r3]
 800e718:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800e71c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e720:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e724:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	461a      	mov	r2, r3
 800e72e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e732:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e736:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e73a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800e73e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e742:	e841 2300 	strex	r3, r2, [r1]
 800e746:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800e74a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d1da      	bne.n	800e708 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	3308      	adds	r3, #8
 800e758:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e75a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e75c:	e853 3f00 	ldrex	r3, [r3]
 800e760:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800e762:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e764:	f023 0301 	bic.w	r3, r3, #1
 800e768:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	3308      	adds	r3, #8
 800e772:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800e776:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800e77a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e77c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e77e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e782:	e841 2300 	strex	r3, r2, [r1]
 800e786:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800e788:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d1e1      	bne.n	800e752 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	681b      	ldr	r3, [r3, #0]
 800e792:	3308      	adds	r3, #8
 800e794:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e796:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e798:	e853 3f00 	ldrex	r3, [r3]
 800e79c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e79e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e7a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e7a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	681b      	ldr	r3, [r3, #0]
 800e7ac:	3308      	adds	r3, #8
 800e7ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800e7b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e7b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e7b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e7ba:	e841 2300 	strex	r3, r2, [r1]
 800e7be:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e7c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	d1e3      	bne.n	800e78e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	2220      	movs	r2, #32
 800e7ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	2200      	movs	r2, #0
 800e7d2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	681b      	ldr	r3, [r3, #0]
 800e7d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e7dc:	e853 3f00 	ldrex	r3, [r3]
 800e7e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e7e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e7e4:	f023 0310 	bic.w	r3, r3, #16
 800e7e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	681b      	ldr	r3, [r3, #0]
 800e7f0:	461a      	mov	r2, r3
 800e7f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e7f6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e7f8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7fa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e7fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e7fe:	e841 2300 	strex	r3, r2, [r1]
 800e802:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e804:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e806:	2b00      	cmp	r3, #0
 800e808:	d1e4      	bne.n	800e7d4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e810:	4618      	mov	r0, r3
 800e812:	f7fc f8a1 	bl	800a958 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	2202      	movs	r2, #2
 800e81a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e828:	b29b      	uxth	r3, r3
 800e82a:	1ad3      	subs	r3, r2, r3
 800e82c:	b29b      	uxth	r3, r3
 800e82e:	4619      	mov	r1, r3
 800e830:	6878      	ldr	r0, [r7, #4]
 800e832:	f000 f911 	bl	800ea58 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800e836:	e0fc      	b.n	800ea32 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e83e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e842:	429a      	cmp	r2, r3
 800e844:	f040 80f5 	bne.w	800ea32 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	f003 0320 	and.w	r3, r3, #32
 800e856:	2b20      	cmp	r3, #32
 800e858:	f040 80eb 	bne.w	800ea32 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	2202      	movs	r2, #2
 800e860:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e868:	4619      	mov	r1, r3
 800e86a:	6878      	ldr	r0, [r7, #4]
 800e86c:	f000 f8f4 	bl	800ea58 <HAL_UARTEx_RxEventCallback>
      return;
 800e870:	e0df      	b.n	800ea32 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e87e:	b29b      	uxth	r3, r3
 800e880:	1ad3      	subs	r3, r2, r3
 800e882:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e88c:	b29b      	uxth	r3, r3
 800e88e:	2b00      	cmp	r3, #0
 800e890:	f000 80d1 	beq.w	800ea36 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800e894:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e898:	2b00      	cmp	r3, #0
 800e89a:	f000 80cc 	beq.w	800ea36 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e8a6:	e853 3f00 	ldrex	r3, [r3]
 800e8aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e8ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e8ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e8b2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	461a      	mov	r2, r3
 800e8bc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e8c0:	647b      	str	r3, [r7, #68]	@ 0x44
 800e8c2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8c4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e8c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e8c8:	e841 2300 	strex	r3, r2, [r1]
 800e8cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e8ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d1e4      	bne.n	800e89e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	3308      	adds	r3, #8
 800e8da:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8de:	e853 3f00 	ldrex	r3, [r3]
 800e8e2:	623b      	str	r3, [r7, #32]
   return(result);
 800e8e4:	6a3b      	ldr	r3, [r7, #32]
 800e8e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e8ea:	f023 0301 	bic.w	r3, r3, #1
 800e8ee:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	681b      	ldr	r3, [r3, #0]
 800e8f6:	3308      	adds	r3, #8
 800e8f8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800e8fc:	633a      	str	r2, [r7, #48]	@ 0x30
 800e8fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e900:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e902:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e904:	e841 2300 	strex	r3, r2, [r1]
 800e908:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e90a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	d1e1      	bne.n	800e8d4 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	2220      	movs	r2, #32
 800e914:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	2200      	movs	r2, #0
 800e91c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	2200      	movs	r2, #0
 800e922:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	681b      	ldr	r3, [r3, #0]
 800e928:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e92a:	693b      	ldr	r3, [r7, #16]
 800e92c:	e853 3f00 	ldrex	r3, [r3]
 800e930:	60fb      	str	r3, [r7, #12]
   return(result);
 800e932:	68fb      	ldr	r3, [r7, #12]
 800e934:	f023 0310 	bic.w	r3, r3, #16
 800e938:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	461a      	mov	r2, r3
 800e942:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800e946:	61fb      	str	r3, [r7, #28]
 800e948:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e94a:	69b9      	ldr	r1, [r7, #24]
 800e94c:	69fa      	ldr	r2, [r7, #28]
 800e94e:	e841 2300 	strex	r3, r2, [r1]
 800e952:	617b      	str	r3, [r7, #20]
   return(result);
 800e954:	697b      	ldr	r3, [r7, #20]
 800e956:	2b00      	cmp	r3, #0
 800e958:	d1e4      	bne.n	800e924 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	2202      	movs	r2, #2
 800e95e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e960:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e964:	4619      	mov	r1, r3
 800e966:	6878      	ldr	r0, [r7, #4]
 800e968:	f000 f876 	bl	800ea58 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e96c:	e063      	b.n	800ea36 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e96e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e972:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e976:	2b00      	cmp	r3, #0
 800e978:	d00e      	beq.n	800e998 <HAL_UART_IRQHandler+0x5d8>
 800e97a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e97e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e982:	2b00      	cmp	r3, #0
 800e984:	d008      	beq.n	800e998 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800e98e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e990:	6878      	ldr	r0, [r7, #4]
 800e992:	f000 fcf1 	bl	800f378 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e996:	e051      	b.n	800ea3c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e998:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e99c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d014      	beq.n	800e9ce <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e9a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e9a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d105      	bne.n	800e9bc <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e9b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e9b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d008      	beq.n	800e9ce <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d03a      	beq.n	800ea3a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e9c8:	6878      	ldr	r0, [r7, #4]
 800e9ca:	4798      	blx	r3
    }
    return;
 800e9cc:	e035      	b.n	800ea3a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e9ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e9d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	d009      	beq.n	800e9ee <HAL_UART_IRQHandler+0x62e>
 800e9da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e9de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d003      	beq.n	800e9ee <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800e9e6:	6878      	ldr	r0, [r7, #4]
 800e9e8:	f000 fc9b 	bl	800f322 <UART_EndTransmit_IT>
    return;
 800e9ec:	e026      	b.n	800ea3c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e9ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e9f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d009      	beq.n	800ea0e <HAL_UART_IRQHandler+0x64e>
 800e9fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e9fe:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d003      	beq.n	800ea0e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ea06:	6878      	ldr	r0, [r7, #4]
 800ea08:	f000 fcca 	bl	800f3a0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ea0c:	e016      	b.n	800ea3c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ea0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ea12:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	d010      	beq.n	800ea3c <HAL_UART_IRQHandler+0x67c>
 800ea1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ea1e:	2b00      	cmp	r3, #0
 800ea20:	da0c      	bge.n	800ea3c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ea22:	6878      	ldr	r0, [r7, #4]
 800ea24:	f000 fcb2 	bl	800f38c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ea28:	e008      	b.n	800ea3c <HAL_UART_IRQHandler+0x67c>
      return;
 800ea2a:	bf00      	nop
 800ea2c:	e006      	b.n	800ea3c <HAL_UART_IRQHandler+0x67c>
    return;
 800ea2e:	bf00      	nop
 800ea30:	e004      	b.n	800ea3c <HAL_UART_IRQHandler+0x67c>
      return;
 800ea32:	bf00      	nop
 800ea34:	e002      	b.n	800ea3c <HAL_UART_IRQHandler+0x67c>
      return;
 800ea36:	bf00      	nop
 800ea38:	e000      	b.n	800ea3c <HAL_UART_IRQHandler+0x67c>
    return;
 800ea3a:	bf00      	nop
  }
}
 800ea3c:	37e8      	adds	r7, #232	@ 0xe8
 800ea3e:	46bd      	mov	sp, r7
 800ea40:	bd80      	pop	{r7, pc}
 800ea42:	bf00      	nop

0800ea44 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ea44:	b480      	push	{r7}
 800ea46:	b083      	sub	sp, #12
 800ea48:	af00      	add	r7, sp, #0
 800ea4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ea4c:	bf00      	nop
 800ea4e:	370c      	adds	r7, #12
 800ea50:	46bd      	mov	sp, r7
 800ea52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea56:	4770      	bx	lr

0800ea58 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ea58:	b480      	push	{r7}
 800ea5a:	b083      	sub	sp, #12
 800ea5c:	af00      	add	r7, sp, #0
 800ea5e:	6078      	str	r0, [r7, #4]
 800ea60:	460b      	mov	r3, r1
 800ea62:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ea64:	bf00      	nop
 800ea66:	370c      	adds	r7, #12
 800ea68:	46bd      	mov	sp, r7
 800ea6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea6e:	4770      	bx	lr

0800ea70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ea70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ea74:	b08c      	sub	sp, #48	@ 0x30
 800ea76:	af00      	add	r7, sp, #0
 800ea78:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ea7a:	2300      	movs	r3, #0
 800ea7c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ea80:	697b      	ldr	r3, [r7, #20]
 800ea82:	689a      	ldr	r2, [r3, #8]
 800ea84:	697b      	ldr	r3, [r7, #20]
 800ea86:	691b      	ldr	r3, [r3, #16]
 800ea88:	431a      	orrs	r2, r3
 800ea8a:	697b      	ldr	r3, [r7, #20]
 800ea8c:	695b      	ldr	r3, [r3, #20]
 800ea8e:	431a      	orrs	r2, r3
 800ea90:	697b      	ldr	r3, [r7, #20]
 800ea92:	69db      	ldr	r3, [r3, #28]
 800ea94:	4313      	orrs	r3, r2
 800ea96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ea98:	697b      	ldr	r3, [r7, #20]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	681a      	ldr	r2, [r3, #0]
 800ea9e:	4baf      	ldr	r3, [pc, #700]	@ (800ed5c <UART_SetConfig+0x2ec>)
 800eaa0:	4013      	ands	r3, r2
 800eaa2:	697a      	ldr	r2, [r7, #20]
 800eaa4:	6812      	ldr	r2, [r2, #0]
 800eaa6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800eaa8:	430b      	orrs	r3, r1
 800eaaa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800eaac:	697b      	ldr	r3, [r7, #20]
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	685b      	ldr	r3, [r3, #4]
 800eab2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800eab6:	697b      	ldr	r3, [r7, #20]
 800eab8:	68da      	ldr	r2, [r3, #12]
 800eaba:	697b      	ldr	r3, [r7, #20]
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	430a      	orrs	r2, r1
 800eac0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800eac2:	697b      	ldr	r3, [r7, #20]
 800eac4:	699b      	ldr	r3, [r3, #24]
 800eac6:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800eac8:	697b      	ldr	r3, [r7, #20]
 800eaca:	681b      	ldr	r3, [r3, #0]
 800eacc:	4aa4      	ldr	r2, [pc, #656]	@ (800ed60 <UART_SetConfig+0x2f0>)
 800eace:	4293      	cmp	r3, r2
 800ead0:	d004      	beq.n	800eadc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ead2:	697b      	ldr	r3, [r7, #20]
 800ead4:	6a1b      	ldr	r3, [r3, #32]
 800ead6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ead8:	4313      	orrs	r3, r2
 800eada:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800eadc:	697b      	ldr	r3, [r7, #20]
 800eade:	681b      	ldr	r3, [r3, #0]
 800eae0:	689b      	ldr	r3, [r3, #8]
 800eae2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800eae6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800eaea:	697a      	ldr	r2, [r7, #20]
 800eaec:	6812      	ldr	r2, [r2, #0]
 800eaee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800eaf0:	430b      	orrs	r3, r1
 800eaf2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800eaf4:	697b      	ldr	r3, [r7, #20]
 800eaf6:	681b      	ldr	r3, [r3, #0]
 800eaf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eafa:	f023 010f 	bic.w	r1, r3, #15
 800eafe:	697b      	ldr	r3, [r7, #20]
 800eb00:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800eb02:	697b      	ldr	r3, [r7, #20]
 800eb04:	681b      	ldr	r3, [r3, #0]
 800eb06:	430a      	orrs	r2, r1
 800eb08:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800eb0a:	697b      	ldr	r3, [r7, #20]
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	4a95      	ldr	r2, [pc, #596]	@ (800ed64 <UART_SetConfig+0x2f4>)
 800eb10:	4293      	cmp	r3, r2
 800eb12:	d125      	bne.n	800eb60 <UART_SetConfig+0xf0>
 800eb14:	2003      	movs	r0, #3
 800eb16:	f7ff fb55 	bl	800e1c4 <LL_RCC_GetUSARTClockSource>
 800eb1a:	4603      	mov	r3, r0
 800eb1c:	2b03      	cmp	r3, #3
 800eb1e:	d81b      	bhi.n	800eb58 <UART_SetConfig+0xe8>
 800eb20:	a201      	add	r2, pc, #4	@ (adr r2, 800eb28 <UART_SetConfig+0xb8>)
 800eb22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb26:	bf00      	nop
 800eb28:	0800eb39 	.word	0x0800eb39
 800eb2c:	0800eb49 	.word	0x0800eb49
 800eb30:	0800eb41 	.word	0x0800eb41
 800eb34:	0800eb51 	.word	0x0800eb51
 800eb38:	2301      	movs	r3, #1
 800eb3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eb3e:	e042      	b.n	800ebc6 <UART_SetConfig+0x156>
 800eb40:	2302      	movs	r3, #2
 800eb42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eb46:	e03e      	b.n	800ebc6 <UART_SetConfig+0x156>
 800eb48:	2304      	movs	r3, #4
 800eb4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eb4e:	e03a      	b.n	800ebc6 <UART_SetConfig+0x156>
 800eb50:	2308      	movs	r3, #8
 800eb52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eb56:	e036      	b.n	800ebc6 <UART_SetConfig+0x156>
 800eb58:	2310      	movs	r3, #16
 800eb5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eb5e:	e032      	b.n	800ebc6 <UART_SetConfig+0x156>
 800eb60:	697b      	ldr	r3, [r7, #20]
 800eb62:	681b      	ldr	r3, [r3, #0]
 800eb64:	4a7e      	ldr	r2, [pc, #504]	@ (800ed60 <UART_SetConfig+0x2f0>)
 800eb66:	4293      	cmp	r3, r2
 800eb68:	d12a      	bne.n	800ebc0 <UART_SetConfig+0x150>
 800eb6a:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800eb6e:	f7ff fb39 	bl	800e1e4 <LL_RCC_GetLPUARTClockSource>
 800eb72:	4603      	mov	r3, r0
 800eb74:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800eb78:	d01a      	beq.n	800ebb0 <UART_SetConfig+0x140>
 800eb7a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800eb7e:	d81b      	bhi.n	800ebb8 <UART_SetConfig+0x148>
 800eb80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800eb84:	d00c      	beq.n	800eba0 <UART_SetConfig+0x130>
 800eb86:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800eb8a:	d815      	bhi.n	800ebb8 <UART_SetConfig+0x148>
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d003      	beq.n	800eb98 <UART_SetConfig+0x128>
 800eb90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800eb94:	d008      	beq.n	800eba8 <UART_SetConfig+0x138>
 800eb96:	e00f      	b.n	800ebb8 <UART_SetConfig+0x148>
 800eb98:	2300      	movs	r3, #0
 800eb9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eb9e:	e012      	b.n	800ebc6 <UART_SetConfig+0x156>
 800eba0:	2302      	movs	r3, #2
 800eba2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eba6:	e00e      	b.n	800ebc6 <UART_SetConfig+0x156>
 800eba8:	2304      	movs	r3, #4
 800ebaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ebae:	e00a      	b.n	800ebc6 <UART_SetConfig+0x156>
 800ebb0:	2308      	movs	r3, #8
 800ebb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ebb6:	e006      	b.n	800ebc6 <UART_SetConfig+0x156>
 800ebb8:	2310      	movs	r3, #16
 800ebba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ebbe:	e002      	b.n	800ebc6 <UART_SetConfig+0x156>
 800ebc0:	2310      	movs	r3, #16
 800ebc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ebc6:	697b      	ldr	r3, [r7, #20]
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	4a65      	ldr	r2, [pc, #404]	@ (800ed60 <UART_SetConfig+0x2f0>)
 800ebcc:	4293      	cmp	r3, r2
 800ebce:	f040 8097 	bne.w	800ed00 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ebd2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ebd6:	2b08      	cmp	r3, #8
 800ebd8:	d823      	bhi.n	800ec22 <UART_SetConfig+0x1b2>
 800ebda:	a201      	add	r2, pc, #4	@ (adr r2, 800ebe0 <UART_SetConfig+0x170>)
 800ebdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebe0:	0800ec05 	.word	0x0800ec05
 800ebe4:	0800ec23 	.word	0x0800ec23
 800ebe8:	0800ec0d 	.word	0x0800ec0d
 800ebec:	0800ec23 	.word	0x0800ec23
 800ebf0:	0800ec13 	.word	0x0800ec13
 800ebf4:	0800ec23 	.word	0x0800ec23
 800ebf8:	0800ec23 	.word	0x0800ec23
 800ebfc:	0800ec23 	.word	0x0800ec23
 800ec00:	0800ec1b 	.word	0x0800ec1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ec04:	f7fd fd6a 	bl	800c6dc <HAL_RCC_GetPCLK1Freq>
 800ec08:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ec0a:	e010      	b.n	800ec2e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ec0c:	4b56      	ldr	r3, [pc, #344]	@ (800ed68 <UART_SetConfig+0x2f8>)
 800ec0e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ec10:	e00d      	b.n	800ec2e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ec12:	f7fd fce3 	bl	800c5dc <HAL_RCC_GetSysClockFreq>
 800ec16:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ec18:	e009      	b.n	800ec2e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ec1a:	f248 0306 	movw	r3, #32774	@ 0x8006
 800ec1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ec20:	e005      	b.n	800ec2e <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800ec22:	2300      	movs	r3, #0
 800ec24:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ec26:	2301      	movs	r3, #1
 800ec28:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ec2c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ec2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	f000 812b 	beq.w	800ee8c <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ec36:	697b      	ldr	r3, [r7, #20]
 800ec38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec3a:	4a4c      	ldr	r2, [pc, #304]	@ (800ed6c <UART_SetConfig+0x2fc>)
 800ec3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ec40:	461a      	mov	r2, r3
 800ec42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec44:	fbb3 f3f2 	udiv	r3, r3, r2
 800ec48:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ec4a:	697b      	ldr	r3, [r7, #20]
 800ec4c:	685a      	ldr	r2, [r3, #4]
 800ec4e:	4613      	mov	r3, r2
 800ec50:	005b      	lsls	r3, r3, #1
 800ec52:	4413      	add	r3, r2
 800ec54:	69ba      	ldr	r2, [r7, #24]
 800ec56:	429a      	cmp	r2, r3
 800ec58:	d305      	bcc.n	800ec66 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ec5a:	697b      	ldr	r3, [r7, #20]
 800ec5c:	685b      	ldr	r3, [r3, #4]
 800ec5e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ec60:	69ba      	ldr	r2, [r7, #24]
 800ec62:	429a      	cmp	r2, r3
 800ec64:	d903      	bls.n	800ec6e <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800ec66:	2301      	movs	r3, #1
 800ec68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ec6c:	e10e      	b.n	800ee8c <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ec6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec70:	2200      	movs	r2, #0
 800ec72:	60bb      	str	r3, [r7, #8]
 800ec74:	60fa      	str	r2, [r7, #12]
 800ec76:	697b      	ldr	r3, [r7, #20]
 800ec78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec7a:	4a3c      	ldr	r2, [pc, #240]	@ (800ed6c <UART_SetConfig+0x2fc>)
 800ec7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ec80:	b29b      	uxth	r3, r3
 800ec82:	2200      	movs	r2, #0
 800ec84:	603b      	str	r3, [r7, #0]
 800ec86:	607a      	str	r2, [r7, #4]
 800ec88:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ec8c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ec90:	f7f1 ff62 	bl	8000b58 <__aeabi_uldivmod>
 800ec94:	4602      	mov	r2, r0
 800ec96:	460b      	mov	r3, r1
 800ec98:	4610      	mov	r0, r2
 800ec9a:	4619      	mov	r1, r3
 800ec9c:	f04f 0200 	mov.w	r2, #0
 800eca0:	f04f 0300 	mov.w	r3, #0
 800eca4:	020b      	lsls	r3, r1, #8
 800eca6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ecaa:	0202      	lsls	r2, r0, #8
 800ecac:	6979      	ldr	r1, [r7, #20]
 800ecae:	6849      	ldr	r1, [r1, #4]
 800ecb0:	0849      	lsrs	r1, r1, #1
 800ecb2:	2000      	movs	r0, #0
 800ecb4:	460c      	mov	r4, r1
 800ecb6:	4605      	mov	r5, r0
 800ecb8:	eb12 0804 	adds.w	r8, r2, r4
 800ecbc:	eb43 0905 	adc.w	r9, r3, r5
 800ecc0:	697b      	ldr	r3, [r7, #20]
 800ecc2:	685b      	ldr	r3, [r3, #4]
 800ecc4:	2200      	movs	r2, #0
 800ecc6:	469a      	mov	sl, r3
 800ecc8:	4693      	mov	fp, r2
 800ecca:	4652      	mov	r2, sl
 800eccc:	465b      	mov	r3, fp
 800ecce:	4640      	mov	r0, r8
 800ecd0:	4649      	mov	r1, r9
 800ecd2:	f7f1 ff41 	bl	8000b58 <__aeabi_uldivmod>
 800ecd6:	4602      	mov	r2, r0
 800ecd8:	460b      	mov	r3, r1
 800ecda:	4613      	mov	r3, r2
 800ecdc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ecde:	6a3b      	ldr	r3, [r7, #32]
 800ece0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ece4:	d308      	bcc.n	800ecf8 <UART_SetConfig+0x288>
 800ece6:	6a3b      	ldr	r3, [r7, #32]
 800ece8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ecec:	d204      	bcs.n	800ecf8 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800ecee:	697b      	ldr	r3, [r7, #20]
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	6a3a      	ldr	r2, [r7, #32]
 800ecf4:	60da      	str	r2, [r3, #12]
 800ecf6:	e0c9      	b.n	800ee8c <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 800ecf8:	2301      	movs	r3, #1
 800ecfa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ecfe:	e0c5      	b.n	800ee8c <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ed00:	697b      	ldr	r3, [r7, #20]
 800ed02:	69db      	ldr	r3, [r3, #28]
 800ed04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ed08:	d16d      	bne.n	800ede6 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800ed0a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ed0e:	3b01      	subs	r3, #1
 800ed10:	2b07      	cmp	r3, #7
 800ed12:	d82d      	bhi.n	800ed70 <UART_SetConfig+0x300>
 800ed14:	a201      	add	r2, pc, #4	@ (adr r2, 800ed1c <UART_SetConfig+0x2ac>)
 800ed16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed1a:	bf00      	nop
 800ed1c:	0800ed3d 	.word	0x0800ed3d
 800ed20:	0800ed45 	.word	0x0800ed45
 800ed24:	0800ed71 	.word	0x0800ed71
 800ed28:	0800ed4b 	.word	0x0800ed4b
 800ed2c:	0800ed71 	.word	0x0800ed71
 800ed30:	0800ed71 	.word	0x0800ed71
 800ed34:	0800ed71 	.word	0x0800ed71
 800ed38:	0800ed53 	.word	0x0800ed53
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ed3c:	f7fd fce4 	bl	800c708 <HAL_RCC_GetPCLK2Freq>
 800ed40:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ed42:	e01b      	b.n	800ed7c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ed44:	4b08      	ldr	r3, [pc, #32]	@ (800ed68 <UART_SetConfig+0x2f8>)
 800ed46:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ed48:	e018      	b.n	800ed7c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ed4a:	f7fd fc47 	bl	800c5dc <HAL_RCC_GetSysClockFreq>
 800ed4e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ed50:	e014      	b.n	800ed7c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ed52:	f248 0306 	movw	r3, #32774	@ 0x8006
 800ed56:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ed58:	e010      	b.n	800ed7c <UART_SetConfig+0x30c>
 800ed5a:	bf00      	nop
 800ed5c:	cfff69f3 	.word	0xcfff69f3
 800ed60:	40008000 	.word	0x40008000
 800ed64:	40013800 	.word	0x40013800
 800ed68:	00f42400 	.word	0x00f42400
 800ed6c:	0801caf4 	.word	0x0801caf4
      default:
        pclk = 0U;
 800ed70:	2300      	movs	r3, #0
 800ed72:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ed74:	2301      	movs	r3, #1
 800ed76:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ed7a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ed7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	f000 8084 	beq.w	800ee8c <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ed84:	697b      	ldr	r3, [r7, #20]
 800ed86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed88:	4a4b      	ldr	r2, [pc, #300]	@ (800eeb8 <UART_SetConfig+0x448>)
 800ed8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ed8e:	461a      	mov	r2, r3
 800ed90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed92:	fbb3 f3f2 	udiv	r3, r3, r2
 800ed96:	005a      	lsls	r2, r3, #1
 800ed98:	697b      	ldr	r3, [r7, #20]
 800ed9a:	685b      	ldr	r3, [r3, #4]
 800ed9c:	085b      	lsrs	r3, r3, #1
 800ed9e:	441a      	add	r2, r3
 800eda0:	697b      	ldr	r3, [r7, #20]
 800eda2:	685b      	ldr	r3, [r3, #4]
 800eda4:	fbb2 f3f3 	udiv	r3, r2, r3
 800eda8:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800edaa:	6a3b      	ldr	r3, [r7, #32]
 800edac:	2b0f      	cmp	r3, #15
 800edae:	d916      	bls.n	800edde <UART_SetConfig+0x36e>
 800edb0:	6a3b      	ldr	r3, [r7, #32]
 800edb2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800edb6:	d212      	bcs.n	800edde <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800edb8:	6a3b      	ldr	r3, [r7, #32]
 800edba:	b29b      	uxth	r3, r3
 800edbc:	f023 030f 	bic.w	r3, r3, #15
 800edc0:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800edc2:	6a3b      	ldr	r3, [r7, #32]
 800edc4:	085b      	lsrs	r3, r3, #1
 800edc6:	b29b      	uxth	r3, r3
 800edc8:	f003 0307 	and.w	r3, r3, #7
 800edcc:	b29a      	uxth	r2, r3
 800edce:	8bfb      	ldrh	r3, [r7, #30]
 800edd0:	4313      	orrs	r3, r2
 800edd2:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800edd4:	697b      	ldr	r3, [r7, #20]
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	8bfa      	ldrh	r2, [r7, #30]
 800edda:	60da      	str	r2, [r3, #12]
 800eddc:	e056      	b.n	800ee8c <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800edde:	2301      	movs	r3, #1
 800ede0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ede4:	e052      	b.n	800ee8c <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ede6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800edea:	3b01      	subs	r3, #1
 800edec:	2b07      	cmp	r3, #7
 800edee:	d822      	bhi.n	800ee36 <UART_SetConfig+0x3c6>
 800edf0:	a201      	add	r2, pc, #4	@ (adr r2, 800edf8 <UART_SetConfig+0x388>)
 800edf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800edf6:	bf00      	nop
 800edf8:	0800ee19 	.word	0x0800ee19
 800edfc:	0800ee21 	.word	0x0800ee21
 800ee00:	0800ee37 	.word	0x0800ee37
 800ee04:	0800ee27 	.word	0x0800ee27
 800ee08:	0800ee37 	.word	0x0800ee37
 800ee0c:	0800ee37 	.word	0x0800ee37
 800ee10:	0800ee37 	.word	0x0800ee37
 800ee14:	0800ee2f 	.word	0x0800ee2f
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ee18:	f7fd fc76 	bl	800c708 <HAL_RCC_GetPCLK2Freq>
 800ee1c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ee1e:	e010      	b.n	800ee42 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ee20:	4b26      	ldr	r3, [pc, #152]	@ (800eebc <UART_SetConfig+0x44c>)
 800ee22:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ee24:	e00d      	b.n	800ee42 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ee26:	f7fd fbd9 	bl	800c5dc <HAL_RCC_GetSysClockFreq>
 800ee2a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ee2c:	e009      	b.n	800ee42 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ee2e:	f248 0306 	movw	r3, #32774	@ 0x8006
 800ee32:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ee34:	e005      	b.n	800ee42 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800ee36:	2300      	movs	r3, #0
 800ee38:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ee3a:	2301      	movs	r3, #1
 800ee3c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ee40:	bf00      	nop
    }

    if (pclk != 0U)
 800ee42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	d021      	beq.n	800ee8c <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ee48:	697b      	ldr	r3, [r7, #20]
 800ee4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee4c:	4a1a      	ldr	r2, [pc, #104]	@ (800eeb8 <UART_SetConfig+0x448>)
 800ee4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ee52:	461a      	mov	r2, r3
 800ee54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee56:	fbb3 f2f2 	udiv	r2, r3, r2
 800ee5a:	697b      	ldr	r3, [r7, #20]
 800ee5c:	685b      	ldr	r3, [r3, #4]
 800ee5e:	085b      	lsrs	r3, r3, #1
 800ee60:	441a      	add	r2, r3
 800ee62:	697b      	ldr	r3, [r7, #20]
 800ee64:	685b      	ldr	r3, [r3, #4]
 800ee66:	fbb2 f3f3 	udiv	r3, r2, r3
 800ee6a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ee6c:	6a3b      	ldr	r3, [r7, #32]
 800ee6e:	2b0f      	cmp	r3, #15
 800ee70:	d909      	bls.n	800ee86 <UART_SetConfig+0x416>
 800ee72:	6a3b      	ldr	r3, [r7, #32]
 800ee74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ee78:	d205      	bcs.n	800ee86 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ee7a:	6a3b      	ldr	r3, [r7, #32]
 800ee7c:	b29a      	uxth	r2, r3
 800ee7e:	697b      	ldr	r3, [r7, #20]
 800ee80:	681b      	ldr	r3, [r3, #0]
 800ee82:	60da      	str	r2, [r3, #12]
 800ee84:	e002      	b.n	800ee8c <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800ee86:	2301      	movs	r3, #1
 800ee88:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ee8c:	697b      	ldr	r3, [r7, #20]
 800ee8e:	2201      	movs	r2, #1
 800ee90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800ee94:	697b      	ldr	r3, [r7, #20]
 800ee96:	2201      	movs	r2, #1
 800ee98:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ee9c:	697b      	ldr	r3, [r7, #20]
 800ee9e:	2200      	movs	r2, #0
 800eea0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800eea2:	697b      	ldr	r3, [r7, #20]
 800eea4:	2200      	movs	r2, #0
 800eea6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800eea8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800eeac:	4618      	mov	r0, r3
 800eeae:	3730      	adds	r7, #48	@ 0x30
 800eeb0:	46bd      	mov	sp, r7
 800eeb2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800eeb6:	bf00      	nop
 800eeb8:	0801caf4 	.word	0x0801caf4
 800eebc:	00f42400 	.word	0x00f42400

0800eec0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800eec0:	b480      	push	{r7}
 800eec2:	b083      	sub	sp, #12
 800eec4:	af00      	add	r7, sp, #0
 800eec6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eecc:	f003 0308 	and.w	r3, r3, #8
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	d00a      	beq.n	800eeea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	685b      	ldr	r3, [r3, #4]
 800eeda:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	681b      	ldr	r3, [r3, #0]
 800eee6:	430a      	orrs	r2, r1
 800eee8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eeee:	f003 0301 	and.w	r3, r3, #1
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d00a      	beq.n	800ef0c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	681b      	ldr	r3, [r3, #0]
 800eefa:	685b      	ldr	r3, [r3, #4]
 800eefc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	430a      	orrs	r2, r1
 800ef0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef10:	f003 0302 	and.w	r3, r3, #2
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d00a      	beq.n	800ef2e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	685b      	ldr	r3, [r3, #4]
 800ef1e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	681b      	ldr	r3, [r3, #0]
 800ef2a:	430a      	orrs	r2, r1
 800ef2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef32:	f003 0304 	and.w	r3, r3, #4
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d00a      	beq.n	800ef50 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	681b      	ldr	r3, [r3, #0]
 800ef3e:	685b      	ldr	r3, [r3, #4]
 800ef40:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	430a      	orrs	r2, r1
 800ef4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef54:	f003 0310 	and.w	r3, r3, #16
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	d00a      	beq.n	800ef72 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	681b      	ldr	r3, [r3, #0]
 800ef60:	689b      	ldr	r3, [r3, #8]
 800ef62:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	430a      	orrs	r2, r1
 800ef70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef76:	f003 0320 	and.w	r3, r3, #32
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	d00a      	beq.n	800ef94 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	681b      	ldr	r3, [r3, #0]
 800ef82:	689b      	ldr	r3, [r3, #8]
 800ef84:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	681b      	ldr	r3, [r3, #0]
 800ef90:	430a      	orrs	r2, r1
 800ef92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d01a      	beq.n	800efd6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	681b      	ldr	r3, [r3, #0]
 800efa4:	685b      	ldr	r3, [r3, #4]
 800efa6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	430a      	orrs	r2, r1
 800efb4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800efba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800efbe:	d10a      	bne.n	800efd6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	685b      	ldr	r3, [r3, #4]
 800efc6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	430a      	orrs	r2, r1
 800efd4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d00a      	beq.n	800eff8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	685b      	ldr	r3, [r3, #4]
 800efe8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	430a      	orrs	r2, r1
 800eff6:	605a      	str	r2, [r3, #4]
  }
}
 800eff8:	bf00      	nop
 800effa:	370c      	adds	r7, #12
 800effc:	46bd      	mov	sp, r7
 800effe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f002:	4770      	bx	lr

0800f004 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f004:	b580      	push	{r7, lr}
 800f006:	b098      	sub	sp, #96	@ 0x60
 800f008:	af02      	add	r7, sp, #8
 800f00a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	2200      	movs	r2, #0
 800f010:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f014:	f7fb fa2e 	bl	800a474 <HAL_GetTick>
 800f018:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	681b      	ldr	r3, [r3, #0]
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	f003 0308 	and.w	r3, r3, #8
 800f024:	2b08      	cmp	r3, #8
 800f026:	d12f      	bne.n	800f088 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f028:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f02c:	9300      	str	r3, [sp, #0]
 800f02e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f030:	2200      	movs	r2, #0
 800f032:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f036:	6878      	ldr	r0, [r7, #4]
 800f038:	f000 f88e 	bl	800f158 <UART_WaitOnFlagUntilTimeout>
 800f03c:	4603      	mov	r3, r0
 800f03e:	2b00      	cmp	r3, #0
 800f040:	d022      	beq.n	800f088 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	681b      	ldr	r3, [r3, #0]
 800f046:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f04a:	e853 3f00 	ldrex	r3, [r3]
 800f04e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f050:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f052:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f056:	653b      	str	r3, [r7, #80]	@ 0x50
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	461a      	mov	r2, r3
 800f05e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f060:	647b      	str	r3, [r7, #68]	@ 0x44
 800f062:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f064:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f066:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f068:	e841 2300 	strex	r3, r2, [r1]
 800f06c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f06e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f070:	2b00      	cmp	r3, #0
 800f072:	d1e6      	bne.n	800f042 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	2220      	movs	r2, #32
 800f078:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	2200      	movs	r2, #0
 800f080:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f084:	2303      	movs	r3, #3
 800f086:	e063      	b.n	800f150 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	681b      	ldr	r3, [r3, #0]
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	f003 0304 	and.w	r3, r3, #4
 800f092:	2b04      	cmp	r3, #4
 800f094:	d149      	bne.n	800f12a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f096:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f09a:	9300      	str	r3, [sp, #0]
 800f09c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f09e:	2200      	movs	r2, #0
 800f0a0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f0a4:	6878      	ldr	r0, [r7, #4]
 800f0a6:	f000 f857 	bl	800f158 <UART_WaitOnFlagUntilTimeout>
 800f0aa:	4603      	mov	r3, r0
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d03c      	beq.n	800f12a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	681b      	ldr	r3, [r3, #0]
 800f0b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0b8:	e853 3f00 	ldrex	r3, [r3]
 800f0bc:	623b      	str	r3, [r7, #32]
   return(result);
 800f0be:	6a3b      	ldr	r3, [r7, #32]
 800f0c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f0c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	461a      	mov	r2, r3
 800f0cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f0ce:	633b      	str	r3, [r7, #48]	@ 0x30
 800f0d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f0d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f0d6:	e841 2300 	strex	r3, r2, [r1]
 800f0da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f0dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d1e6      	bne.n	800f0b0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f0e2:	687b      	ldr	r3, [r7, #4]
 800f0e4:	681b      	ldr	r3, [r3, #0]
 800f0e6:	3308      	adds	r3, #8
 800f0e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0ea:	693b      	ldr	r3, [r7, #16]
 800f0ec:	e853 3f00 	ldrex	r3, [r3]
 800f0f0:	60fb      	str	r3, [r7, #12]
   return(result);
 800f0f2:	68fb      	ldr	r3, [r7, #12]
 800f0f4:	f023 0301 	bic.w	r3, r3, #1
 800f0f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	681b      	ldr	r3, [r3, #0]
 800f0fe:	3308      	adds	r3, #8
 800f100:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f102:	61fa      	str	r2, [r7, #28]
 800f104:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f106:	69b9      	ldr	r1, [r7, #24]
 800f108:	69fa      	ldr	r2, [r7, #28]
 800f10a:	e841 2300 	strex	r3, r2, [r1]
 800f10e:	617b      	str	r3, [r7, #20]
   return(result);
 800f110:	697b      	ldr	r3, [r7, #20]
 800f112:	2b00      	cmp	r3, #0
 800f114:	d1e5      	bne.n	800f0e2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	2220      	movs	r2, #32
 800f11a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	2200      	movs	r2, #0
 800f122:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f126:	2303      	movs	r3, #3
 800f128:	e012      	b.n	800f150 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	2220      	movs	r2, #32
 800f12e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	2220      	movs	r2, #32
 800f136:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	2200      	movs	r2, #0
 800f13e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	2200      	movs	r2, #0
 800f144:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	2200      	movs	r2, #0
 800f14a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f14e:	2300      	movs	r3, #0
}
 800f150:	4618      	mov	r0, r3
 800f152:	3758      	adds	r7, #88	@ 0x58
 800f154:	46bd      	mov	sp, r7
 800f156:	bd80      	pop	{r7, pc}

0800f158 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f158:	b580      	push	{r7, lr}
 800f15a:	b084      	sub	sp, #16
 800f15c:	af00      	add	r7, sp, #0
 800f15e:	60f8      	str	r0, [r7, #12]
 800f160:	60b9      	str	r1, [r7, #8]
 800f162:	603b      	str	r3, [r7, #0]
 800f164:	4613      	mov	r3, r2
 800f166:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f168:	e04f      	b.n	800f20a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f16a:	69bb      	ldr	r3, [r7, #24]
 800f16c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f170:	d04b      	beq.n	800f20a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f172:	f7fb f97f 	bl	800a474 <HAL_GetTick>
 800f176:	4602      	mov	r2, r0
 800f178:	683b      	ldr	r3, [r7, #0]
 800f17a:	1ad3      	subs	r3, r2, r3
 800f17c:	69ba      	ldr	r2, [r7, #24]
 800f17e:	429a      	cmp	r2, r3
 800f180:	d302      	bcc.n	800f188 <UART_WaitOnFlagUntilTimeout+0x30>
 800f182:	69bb      	ldr	r3, [r7, #24]
 800f184:	2b00      	cmp	r3, #0
 800f186:	d101      	bne.n	800f18c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f188:	2303      	movs	r3, #3
 800f18a:	e04e      	b.n	800f22a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f18c:	68fb      	ldr	r3, [r7, #12]
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	f003 0304 	and.w	r3, r3, #4
 800f196:	2b00      	cmp	r3, #0
 800f198:	d037      	beq.n	800f20a <UART_WaitOnFlagUntilTimeout+0xb2>
 800f19a:	68bb      	ldr	r3, [r7, #8]
 800f19c:	2b80      	cmp	r3, #128	@ 0x80
 800f19e:	d034      	beq.n	800f20a <UART_WaitOnFlagUntilTimeout+0xb2>
 800f1a0:	68bb      	ldr	r3, [r7, #8]
 800f1a2:	2b40      	cmp	r3, #64	@ 0x40
 800f1a4:	d031      	beq.n	800f20a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f1a6:	68fb      	ldr	r3, [r7, #12]
 800f1a8:	681b      	ldr	r3, [r3, #0]
 800f1aa:	69db      	ldr	r3, [r3, #28]
 800f1ac:	f003 0308 	and.w	r3, r3, #8
 800f1b0:	2b08      	cmp	r3, #8
 800f1b2:	d110      	bne.n	800f1d6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	2208      	movs	r2, #8
 800f1ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f1bc:	68f8      	ldr	r0, [r7, #12]
 800f1be:	f000 f838 	bl	800f232 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f1c2:	68fb      	ldr	r3, [r7, #12]
 800f1c4:	2208      	movs	r2, #8
 800f1c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f1ca:	68fb      	ldr	r3, [r7, #12]
 800f1cc:	2200      	movs	r2, #0
 800f1ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800f1d2:	2301      	movs	r3, #1
 800f1d4:	e029      	b.n	800f22a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f1d6:	68fb      	ldr	r3, [r7, #12]
 800f1d8:	681b      	ldr	r3, [r3, #0]
 800f1da:	69db      	ldr	r3, [r3, #28]
 800f1dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f1e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f1e4:	d111      	bne.n	800f20a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f1e6:	68fb      	ldr	r3, [r7, #12]
 800f1e8:	681b      	ldr	r3, [r3, #0]
 800f1ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f1ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f1f0:	68f8      	ldr	r0, [r7, #12]
 800f1f2:	f000 f81e 	bl	800f232 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f1f6:	68fb      	ldr	r3, [r7, #12]
 800f1f8:	2220      	movs	r2, #32
 800f1fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f1fe:	68fb      	ldr	r3, [r7, #12]
 800f200:	2200      	movs	r2, #0
 800f202:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f206:	2303      	movs	r3, #3
 800f208:	e00f      	b.n	800f22a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f20a:	68fb      	ldr	r3, [r7, #12]
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	69da      	ldr	r2, [r3, #28]
 800f210:	68bb      	ldr	r3, [r7, #8]
 800f212:	4013      	ands	r3, r2
 800f214:	68ba      	ldr	r2, [r7, #8]
 800f216:	429a      	cmp	r2, r3
 800f218:	bf0c      	ite	eq
 800f21a:	2301      	moveq	r3, #1
 800f21c:	2300      	movne	r3, #0
 800f21e:	b2db      	uxtb	r3, r3
 800f220:	461a      	mov	r2, r3
 800f222:	79fb      	ldrb	r3, [r7, #7]
 800f224:	429a      	cmp	r2, r3
 800f226:	d0a0      	beq.n	800f16a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f228:	2300      	movs	r3, #0
}
 800f22a:	4618      	mov	r0, r3
 800f22c:	3710      	adds	r7, #16
 800f22e:	46bd      	mov	sp, r7
 800f230:	bd80      	pop	{r7, pc}

0800f232 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f232:	b480      	push	{r7}
 800f234:	b095      	sub	sp, #84	@ 0x54
 800f236:	af00      	add	r7, sp, #0
 800f238:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f242:	e853 3f00 	ldrex	r3, [r3]
 800f246:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f24a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f24e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	461a      	mov	r2, r3
 800f256:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f258:	643b      	str	r3, [r7, #64]	@ 0x40
 800f25a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f25c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f25e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f260:	e841 2300 	strex	r3, r2, [r1]
 800f264:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f268:	2b00      	cmp	r3, #0
 800f26a:	d1e6      	bne.n	800f23a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	3308      	adds	r3, #8
 800f272:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f274:	6a3b      	ldr	r3, [r7, #32]
 800f276:	e853 3f00 	ldrex	r3, [r3]
 800f27a:	61fb      	str	r3, [r7, #28]
   return(result);
 800f27c:	69fb      	ldr	r3, [r7, #28]
 800f27e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f282:	f023 0301 	bic.w	r3, r3, #1
 800f286:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	3308      	adds	r3, #8
 800f28e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f290:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f292:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f294:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f296:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f298:	e841 2300 	strex	r3, r2, [r1]
 800f29c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f29e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d1e3      	bne.n	800f26c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f2a8:	2b01      	cmp	r3, #1
 800f2aa:	d118      	bne.n	800f2de <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f2b2:	68fb      	ldr	r3, [r7, #12]
 800f2b4:	e853 3f00 	ldrex	r3, [r3]
 800f2b8:	60bb      	str	r3, [r7, #8]
   return(result);
 800f2ba:	68bb      	ldr	r3, [r7, #8]
 800f2bc:	f023 0310 	bic.w	r3, r3, #16
 800f2c0:	647b      	str	r3, [r7, #68]	@ 0x44
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	681b      	ldr	r3, [r3, #0]
 800f2c6:	461a      	mov	r2, r3
 800f2c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f2ca:	61bb      	str	r3, [r7, #24]
 800f2cc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f2ce:	6979      	ldr	r1, [r7, #20]
 800f2d0:	69ba      	ldr	r2, [r7, #24]
 800f2d2:	e841 2300 	strex	r3, r2, [r1]
 800f2d6:	613b      	str	r3, [r7, #16]
   return(result);
 800f2d8:	693b      	ldr	r3, [r7, #16]
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d1e6      	bne.n	800f2ac <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	2220      	movs	r2, #32
 800f2e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	2200      	movs	r2, #0
 800f2ea:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	2200      	movs	r2, #0
 800f2f0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800f2f2:	bf00      	nop
 800f2f4:	3754      	adds	r7, #84	@ 0x54
 800f2f6:	46bd      	mov	sp, r7
 800f2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2fc:	4770      	bx	lr

0800f2fe <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f2fe:	b580      	push	{r7, lr}
 800f300:	b084      	sub	sp, #16
 800f302:	af00      	add	r7, sp, #0
 800f304:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f30a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	2200      	movs	r2, #0
 800f310:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f314:	68f8      	ldr	r0, [r7, #12]
 800f316:	f7ff fb95 	bl	800ea44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f31a:	bf00      	nop
 800f31c:	3710      	adds	r7, #16
 800f31e:	46bd      	mov	sp, r7
 800f320:	bd80      	pop	{r7, pc}

0800f322 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f322:	b580      	push	{r7, lr}
 800f324:	b088      	sub	sp, #32
 800f326:	af00      	add	r7, sp, #0
 800f328:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	681b      	ldr	r3, [r3, #0]
 800f32e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	e853 3f00 	ldrex	r3, [r3]
 800f336:	60bb      	str	r3, [r7, #8]
   return(result);
 800f338:	68bb      	ldr	r3, [r7, #8]
 800f33a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f33e:	61fb      	str	r3, [r7, #28]
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	681b      	ldr	r3, [r3, #0]
 800f344:	461a      	mov	r2, r3
 800f346:	69fb      	ldr	r3, [r7, #28]
 800f348:	61bb      	str	r3, [r7, #24]
 800f34a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f34c:	6979      	ldr	r1, [r7, #20]
 800f34e:	69ba      	ldr	r2, [r7, #24]
 800f350:	e841 2300 	strex	r3, r2, [r1]
 800f354:	613b      	str	r3, [r7, #16]
   return(result);
 800f356:	693b      	ldr	r3, [r7, #16]
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d1e6      	bne.n	800f32a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	2220      	movs	r2, #32
 800f360:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	2200      	movs	r2, #0
 800f368:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f36a:	6878      	ldr	r0, [r7, #4]
 800f36c:	f7f3 f97a 	bl	8002664 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f370:	bf00      	nop
 800f372:	3720      	adds	r7, #32
 800f374:	46bd      	mov	sp, r7
 800f376:	bd80      	pop	{r7, pc}

0800f378 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f378:	b480      	push	{r7}
 800f37a:	b083      	sub	sp, #12
 800f37c:	af00      	add	r7, sp, #0
 800f37e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f380:	bf00      	nop
 800f382:	370c      	adds	r7, #12
 800f384:	46bd      	mov	sp, r7
 800f386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f38a:	4770      	bx	lr

0800f38c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800f38c:	b480      	push	{r7}
 800f38e:	b083      	sub	sp, #12
 800f390:	af00      	add	r7, sp, #0
 800f392:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800f394:	bf00      	nop
 800f396:	370c      	adds	r7, #12
 800f398:	46bd      	mov	sp, r7
 800f39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f39e:	4770      	bx	lr

0800f3a0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800f3a0:	b480      	push	{r7}
 800f3a2:	b083      	sub	sp, #12
 800f3a4:	af00      	add	r7, sp, #0
 800f3a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800f3a8:	bf00      	nop
 800f3aa:	370c      	adds	r7, #12
 800f3ac:	46bd      	mov	sp, r7
 800f3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3b2:	4770      	bx	lr

0800f3b4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f3b4:	b480      	push	{r7}
 800f3b6:	b085      	sub	sp, #20
 800f3b8:	af00      	add	r7, sp, #0
 800f3ba:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f3c2:	2b01      	cmp	r3, #1
 800f3c4:	d101      	bne.n	800f3ca <HAL_UARTEx_DisableFifoMode+0x16>
 800f3c6:	2302      	movs	r3, #2
 800f3c8:	e027      	b.n	800f41a <HAL_UARTEx_DisableFifoMode+0x66>
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	2201      	movs	r2, #1
 800f3ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	2224      	movs	r2, #36	@ 0x24
 800f3d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	681b      	ldr	r3, [r3, #0]
 800f3de:	681b      	ldr	r3, [r3, #0]
 800f3e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	681a      	ldr	r2, [r3, #0]
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	f022 0201 	bic.w	r2, r2, #1
 800f3f0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f3f2:	68fb      	ldr	r3, [r7, #12]
 800f3f4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f3f8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	2200      	movs	r2, #0
 800f3fe:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	68fa      	ldr	r2, [r7, #12]
 800f406:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	2220      	movs	r2, #32
 800f40c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	2200      	movs	r2, #0
 800f414:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f418:	2300      	movs	r3, #0
}
 800f41a:	4618      	mov	r0, r3
 800f41c:	3714      	adds	r7, #20
 800f41e:	46bd      	mov	sp, r7
 800f420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f424:	4770      	bx	lr

0800f426 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f426:	b580      	push	{r7, lr}
 800f428:	b084      	sub	sp, #16
 800f42a:	af00      	add	r7, sp, #0
 800f42c:	6078      	str	r0, [r7, #4]
 800f42e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f436:	2b01      	cmp	r3, #1
 800f438:	d101      	bne.n	800f43e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f43a:	2302      	movs	r3, #2
 800f43c:	e02d      	b.n	800f49a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	2201      	movs	r2, #1
 800f442:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	2224      	movs	r2, #36	@ 0x24
 800f44a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	681a      	ldr	r2, [r3, #0]
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	f022 0201 	bic.w	r2, r2, #1
 800f464:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	689b      	ldr	r3, [r3, #8]
 800f46c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	683a      	ldr	r2, [r7, #0]
 800f476:	430a      	orrs	r2, r1
 800f478:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f47a:	6878      	ldr	r0, [r7, #4]
 800f47c:	f000 f850 	bl	800f520 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	68fa      	ldr	r2, [r7, #12]
 800f486:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	2220      	movs	r2, #32
 800f48c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	2200      	movs	r2, #0
 800f494:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f498:	2300      	movs	r3, #0
}
 800f49a:	4618      	mov	r0, r3
 800f49c:	3710      	adds	r7, #16
 800f49e:	46bd      	mov	sp, r7
 800f4a0:	bd80      	pop	{r7, pc}

0800f4a2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f4a2:	b580      	push	{r7, lr}
 800f4a4:	b084      	sub	sp, #16
 800f4a6:	af00      	add	r7, sp, #0
 800f4a8:	6078      	str	r0, [r7, #4]
 800f4aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f4b2:	2b01      	cmp	r3, #1
 800f4b4:	d101      	bne.n	800f4ba <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f4b6:	2302      	movs	r3, #2
 800f4b8:	e02d      	b.n	800f516 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	2201      	movs	r2, #1
 800f4be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	2224      	movs	r2, #36	@ 0x24
 800f4c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	681b      	ldr	r3, [r3, #0]
 800f4ce:	681b      	ldr	r3, [r3, #0]
 800f4d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	681a      	ldr	r2, [r3, #0]
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	f022 0201 	bic.w	r2, r2, #1
 800f4e0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	681b      	ldr	r3, [r3, #0]
 800f4e6:	689b      	ldr	r3, [r3, #8]
 800f4e8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	683a      	ldr	r2, [r7, #0]
 800f4f2:	430a      	orrs	r2, r1
 800f4f4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f4f6:	6878      	ldr	r0, [r7, #4]
 800f4f8:	f000 f812 	bl	800f520 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	68fa      	ldr	r2, [r7, #12]
 800f502:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	2220      	movs	r2, #32
 800f508:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	2200      	movs	r2, #0
 800f510:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f514:	2300      	movs	r3, #0
}
 800f516:	4618      	mov	r0, r3
 800f518:	3710      	adds	r7, #16
 800f51a:	46bd      	mov	sp, r7
 800f51c:	bd80      	pop	{r7, pc}
	...

0800f520 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f520:	b480      	push	{r7}
 800f522:	b085      	sub	sp, #20
 800f524:	af00      	add	r7, sp, #0
 800f526:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f52c:	2b00      	cmp	r3, #0
 800f52e:	d108      	bne.n	800f542 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	2201      	movs	r2, #1
 800f534:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	2201      	movs	r2, #1
 800f53c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f540:	e031      	b.n	800f5a6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f542:	2308      	movs	r3, #8
 800f544:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f546:	2308      	movs	r3, #8
 800f548:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	689b      	ldr	r3, [r3, #8]
 800f550:	0e5b      	lsrs	r3, r3, #25
 800f552:	b2db      	uxtb	r3, r3
 800f554:	f003 0307 	and.w	r3, r3, #7
 800f558:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	681b      	ldr	r3, [r3, #0]
 800f55e:	689b      	ldr	r3, [r3, #8]
 800f560:	0f5b      	lsrs	r3, r3, #29
 800f562:	b2db      	uxtb	r3, r3
 800f564:	f003 0307 	and.w	r3, r3, #7
 800f568:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f56a:	7bbb      	ldrb	r3, [r7, #14]
 800f56c:	7b3a      	ldrb	r2, [r7, #12]
 800f56e:	4911      	ldr	r1, [pc, #68]	@ (800f5b4 <UARTEx_SetNbDataToProcess+0x94>)
 800f570:	5c8a      	ldrb	r2, [r1, r2]
 800f572:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f576:	7b3a      	ldrb	r2, [r7, #12]
 800f578:	490f      	ldr	r1, [pc, #60]	@ (800f5b8 <UARTEx_SetNbDataToProcess+0x98>)
 800f57a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f57c:	fb93 f3f2 	sdiv	r3, r3, r2
 800f580:	b29a      	uxth	r2, r3
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f588:	7bfb      	ldrb	r3, [r7, #15]
 800f58a:	7b7a      	ldrb	r2, [r7, #13]
 800f58c:	4909      	ldr	r1, [pc, #36]	@ (800f5b4 <UARTEx_SetNbDataToProcess+0x94>)
 800f58e:	5c8a      	ldrb	r2, [r1, r2]
 800f590:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f594:	7b7a      	ldrb	r2, [r7, #13]
 800f596:	4908      	ldr	r1, [pc, #32]	@ (800f5b8 <UARTEx_SetNbDataToProcess+0x98>)
 800f598:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f59a:	fb93 f3f2 	sdiv	r3, r3, r2
 800f59e:	b29a      	uxth	r2, r3
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800f5a6:	bf00      	nop
 800f5a8:	3714      	adds	r7, #20
 800f5aa:	46bd      	mov	sp, r7
 800f5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5b0:	4770      	bx	lr
 800f5b2:	bf00      	nop
 800f5b4:	0801cb0c 	.word	0x0801cb0c
 800f5b8:	0801cb14 	.word	0x0801cb14

0800f5bc <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 800f5bc:	b580      	push	{r7, lr}
 800f5be:	b088      	sub	sp, #32
 800f5c0:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800f5c2:	2300      	movs	r3, #0
 800f5c4:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f5c6:	f107 0308 	add.w	r3, r7, #8
 800f5ca:	2218      	movs	r2, #24
 800f5cc:	2100      	movs	r1, #0
 800f5ce:	4618      	mov	r0, r3
 800f5d0:	f001 ff12 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800f5d4:	233f      	movs	r3, #63	@ 0x3f
 800f5d6:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 800f5d8:	2381      	movs	r3, #129	@ 0x81
 800f5da:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800f5dc:	1dfb      	adds	r3, r7, #7
 800f5de:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800f5e0:	2301      	movs	r3, #1
 800f5e2:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f5e4:	f107 0308 	add.w	r3, r7, #8
 800f5e8:	2100      	movs	r1, #0
 800f5ea:	4618      	mov	r0, r3
 800f5ec:	f001 fbd0 	bl	8010d90 <hci_send_req>
 800f5f0:	4603      	mov	r3, r0
 800f5f2:	2b00      	cmp	r3, #0
 800f5f4:	da01      	bge.n	800f5fa <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800f5f6:	23ff      	movs	r3, #255	@ 0xff
 800f5f8:	e000      	b.n	800f5fc <aci_gap_set_non_discoverable+0x40>
  return status;
 800f5fa:	79fb      	ldrb	r3, [r7, #7]
}
 800f5fc:	4618      	mov	r0, r3
 800f5fe:	3720      	adds	r7, #32
 800f600:	46bd      	mov	sp, r7
 800f602:	bd80      	pop	{r7, pc}

0800f604 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 800f604:	b5b0      	push	{r4, r5, r7, lr}
 800f606:	b0ce      	sub	sp, #312	@ 0x138
 800f608:	af00      	add	r7, sp, #0
 800f60a:	4605      	mov	r5, r0
 800f60c:	460c      	mov	r4, r1
 800f60e:	4610      	mov	r0, r2
 800f610:	4619      	mov	r1, r3
 800f612:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f616:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800f61a:	462a      	mov	r2, r5
 800f61c:	701a      	strb	r2, [r3, #0]
 800f61e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f622:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f626:	4622      	mov	r2, r4
 800f628:	801a      	strh	r2, [r3, #0]
 800f62a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f62e:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 800f632:	4602      	mov	r2, r0
 800f634:	801a      	strh	r2, [r3, #0]
 800f636:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f63a:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800f63e:	460a      	mov	r2, r1
 800f640:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800f642:	f107 0310 	add.w	r3, r7, #16
 800f646:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800f64a:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800f64e:	3308      	adds	r3, #8
 800f650:	f107 0210 	add.w	r2, r7, #16
 800f654:	4413      	add	r3, r2
 800f656:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800f65a:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800f65e:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800f662:	4413      	add	r3, r2
 800f664:	3309      	adds	r3, #9
 800f666:	f107 0210 	add.w	r2, r7, #16
 800f66a:	4413      	add	r3, r2
 800f66c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800f670:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f674:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800f678:	2200      	movs	r2, #0
 800f67a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800f67c:	2300      	movs	r3, #0
 800f67e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 800f682:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f686:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800f68a:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800f68e:	7812      	ldrb	r2, [r2, #0]
 800f690:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800f692:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f696:	3301      	adds	r3, #1
 800f698:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 800f69c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f6a0:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800f6a4:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 800f6a8:	8812      	ldrh	r2, [r2, #0]
 800f6aa:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800f6ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f6b2:	3302      	adds	r3, #2
 800f6b4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 800f6b8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f6bc:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800f6c0:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 800f6c4:	8812      	ldrh	r2, [r2, #0]
 800f6c6:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800f6ca:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f6ce:	3302      	adds	r3, #2
 800f6d0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 800f6d4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f6d8:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800f6dc:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800f6e0:	7812      	ldrb	r2, [r2, #0]
 800f6e2:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800f6e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f6e8:	3301      	adds	r3, #1
 800f6ea:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 800f6ee:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f6f2:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800f6f6:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800f6f8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f6fc:	3301      	adds	r3, #1
 800f6fe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 800f702:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f706:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800f70a:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800f70c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f710:	3301      	adds	r3, #1
 800f712:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 800f716:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f71a:	3308      	adds	r3, #8
 800f71c:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800f720:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 800f724:	4618      	mov	r0, r3
 800f726:	f001 fe57 	bl	80113d8 <Osal_MemCpy>
    index_input += Local_Name_Length;
 800f72a:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800f72e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800f732:	4413      	add	r3, r2
 800f734:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 800f738:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800f73c:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800f740:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800f742:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f746:	3301      	adds	r3, #1
 800f748:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 800f74c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800f750:	3301      	adds	r3, #1
 800f752:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800f756:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800f75a:	4618      	mov	r0, r3
 800f75c:	f001 fe3c 	bl	80113d8 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 800f760:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800f764:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800f768:	4413      	add	r3, r2
 800f76a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 800f76e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f772:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800f776:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800f778:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f77c:	3302      	adds	r3, #2
 800f77e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 800f782:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f786:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 800f78a:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800f78c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f790:	3302      	adds	r3, #2
 800f792:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f796:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f79a:	2218      	movs	r2, #24
 800f79c:	2100      	movs	r1, #0
 800f79e:	4618      	mov	r0, r3
 800f7a0:	f001 fe2a 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800f7a4:	233f      	movs	r3, #63	@ 0x3f
 800f7a6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 800f7aa:	2383      	movs	r3, #131	@ 0x83
 800f7ac:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800f7b0:	f107 0310 	add.w	r3, r7, #16
 800f7b4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800f7b8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f7bc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800f7c0:	f107 030f 	add.w	r3, r7, #15
 800f7c4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800f7c8:	2301      	movs	r3, #1
 800f7ca:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f7ce:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f7d2:	2100      	movs	r1, #0
 800f7d4:	4618      	mov	r0, r3
 800f7d6:	f001 fadb 	bl	8010d90 <hci_send_req>
 800f7da:	4603      	mov	r3, r0
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	da01      	bge.n	800f7e4 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 800f7e0:	23ff      	movs	r3, #255	@ 0xff
 800f7e2:	e004      	b.n	800f7ee <aci_gap_set_discoverable+0x1ea>
  return status;
 800f7e4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f7e8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800f7ec:	781b      	ldrb	r3, [r3, #0]
}
 800f7ee:	4618      	mov	r0, r3
 800f7f0:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800f7f4:	46bd      	mov	sp, r7
 800f7f6:	bdb0      	pop	{r4, r5, r7, pc}

0800f7f8 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 800f7f8:	b580      	push	{r7, lr}
 800f7fa:	b0cc      	sub	sp, #304	@ 0x130
 800f7fc:	af00      	add	r7, sp, #0
 800f7fe:	4602      	mov	r2, r0
 800f800:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f804:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800f808:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800f80a:	f107 0310 	add.w	r3, r7, #16
 800f80e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800f812:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f816:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f81a:	2200      	movs	r2, #0
 800f81c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800f81e:	2300      	movs	r3, #0
 800f820:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 800f824:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f828:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f82c:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800f830:	7812      	ldrb	r2, [r2, #0]
 800f832:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800f834:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f838:	3301      	adds	r3, #1
 800f83a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f83e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f842:	2218      	movs	r2, #24
 800f844:	2100      	movs	r1, #0
 800f846:	4618      	mov	r0, r3
 800f848:	f001 fdd6 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800f84c:	233f      	movs	r3, #63	@ 0x3f
 800f84e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 800f852:	2385      	movs	r3, #133	@ 0x85
 800f854:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800f858:	f107 0310 	add.w	r3, r7, #16
 800f85c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800f860:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f864:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800f868:	f107 030f 	add.w	r3, r7, #15
 800f86c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800f870:	2301      	movs	r3, #1
 800f872:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f876:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f87a:	2100      	movs	r1, #0
 800f87c:	4618      	mov	r0, r3
 800f87e:	f001 fa87 	bl	8010d90 <hci_send_req>
 800f882:	4603      	mov	r3, r0
 800f884:	2b00      	cmp	r3, #0
 800f886:	da01      	bge.n	800f88c <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 800f888:	23ff      	movs	r3, #255	@ 0xff
 800f88a:	e004      	b.n	800f896 <aci_gap_set_io_capability+0x9e>
  return status;
 800f88c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f890:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f894:	781b      	ldrb	r3, [r3, #0]
}
 800f896:	4618      	mov	r0, r3
 800f898:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800f89c:	46bd      	mov	sp, r7
 800f89e:	bd80      	pop	{r7, pc}

0800f8a0 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 800f8a0:	b5b0      	push	{r4, r5, r7, lr}
 800f8a2:	b0cc      	sub	sp, #304	@ 0x130
 800f8a4:	af00      	add	r7, sp, #0
 800f8a6:	4605      	mov	r5, r0
 800f8a8:	460c      	mov	r4, r1
 800f8aa:	4610      	mov	r0, r2
 800f8ac:	4619      	mov	r1, r3
 800f8ae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f8b2:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800f8b6:	462a      	mov	r2, r5
 800f8b8:	701a      	strb	r2, [r3, #0]
 800f8ba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f8be:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800f8c2:	4622      	mov	r2, r4
 800f8c4:	701a      	strb	r2, [r3, #0]
 800f8c6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f8ca:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800f8ce:	4602      	mov	r2, r0
 800f8d0:	701a      	strb	r2, [r3, #0]
 800f8d2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f8d6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800f8da:	460a      	mov	r2, r1
 800f8dc:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800f8de:	f107 0310 	add.w	r3, r7, #16
 800f8e2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800f8e6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f8ea:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f8ee:	2200      	movs	r2, #0
 800f8f0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800f8f2:	2300      	movs	r3, #0
 800f8f4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 800f8f8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f8fc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f900:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800f904:	7812      	ldrb	r2, [r2, #0]
 800f906:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800f908:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f90c:	3301      	adds	r3, #1
 800f90e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 800f912:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f916:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f91a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800f91e:	7812      	ldrb	r2, [r2, #0]
 800f920:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800f922:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f926:	3301      	adds	r3, #1
 800f928:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 800f92c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f930:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f934:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800f938:	7812      	ldrb	r2, [r2, #0]
 800f93a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800f93c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f940:	3301      	adds	r3, #1
 800f942:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 800f946:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f94a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f94e:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800f952:	7812      	ldrb	r2, [r2, #0]
 800f954:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800f956:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f95a:	3301      	adds	r3, #1
 800f95c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 800f960:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f964:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 800f968:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800f96a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f96e:	3301      	adds	r3, #1
 800f970:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 800f974:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f978:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 800f97c:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800f97e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f982:	3301      	adds	r3, #1
 800f984:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 800f988:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f98c:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800f990:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800f992:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f996:	3301      	adds	r3, #1
 800f998:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 800f99c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f9a0:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800f9a4:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800f9a8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f9ac:	3304      	adds	r3, #4
 800f9ae:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 800f9b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f9b6:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800f9ba:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800f9bc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f9c0:	3301      	adds	r3, #1
 800f9c2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f9c6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f9ca:	2218      	movs	r2, #24
 800f9cc:	2100      	movs	r1, #0
 800f9ce:	4618      	mov	r0, r3
 800f9d0:	f001 fd12 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800f9d4:	233f      	movs	r3, #63	@ 0x3f
 800f9d6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 800f9da:	2386      	movs	r3, #134	@ 0x86
 800f9dc:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800f9e0:	f107 0310 	add.w	r3, r7, #16
 800f9e4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800f9e8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f9ec:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800f9f0:	f107 030f 	add.w	r3, r7, #15
 800f9f4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800f9f8:	2301      	movs	r3, #1
 800f9fa:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f9fe:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fa02:	2100      	movs	r1, #0
 800fa04:	4618      	mov	r0, r3
 800fa06:	f001 f9c3 	bl	8010d90 <hci_send_req>
 800fa0a:	4603      	mov	r3, r0
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	da01      	bge.n	800fa14 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 800fa10:	23ff      	movs	r3, #255	@ 0xff
 800fa12:	e004      	b.n	800fa1e <aci_gap_set_authentication_requirement+0x17e>
  return status;
 800fa14:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fa18:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800fa1c:	781b      	ldrb	r3, [r3, #0]
}
 800fa1e:	4618      	mov	r0, r3
 800fa20:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800fa24:	46bd      	mov	sp, r7
 800fa26:	bdb0      	pop	{r4, r5, r7, pc}

0800fa28 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 800fa28:	b580      	push	{r7, lr}
 800fa2a:	b0cc      	sub	sp, #304	@ 0x130
 800fa2c:	af00      	add	r7, sp, #0
 800fa2e:	4602      	mov	r2, r0
 800fa30:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fa34:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800fa38:	6019      	str	r1, [r3, #0]
 800fa3a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fa3e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800fa42:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 800fa44:	f107 0310 	add.w	r3, r7, #16
 800fa48:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800fa4c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fa50:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800fa54:	2200      	movs	r2, #0
 800fa56:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800fa58:	2300      	movs	r3, #0
 800fa5a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800fa5e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fa62:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fa66:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800fa6a:	8812      	ldrh	r2, [r2, #0]
 800fa6c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800fa6e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fa72:	3302      	adds	r3, #2
 800fa74:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 800fa78:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fa7c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fa80:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800fa84:	6812      	ldr	r2, [r2, #0]
 800fa86:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 800fa8a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fa8e:	3304      	adds	r3, #4
 800fa90:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800fa94:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fa98:	2218      	movs	r2, #24
 800fa9a:	2100      	movs	r1, #0
 800fa9c:	4618      	mov	r0, r3
 800fa9e:	f001 fcab 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800faa2:	233f      	movs	r3, #63	@ 0x3f
 800faa4:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 800faa8:	2388      	movs	r3, #136	@ 0x88
 800faaa:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800faae:	f107 0310 	add.w	r3, r7, #16
 800fab2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800fab6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800faba:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800fabe:	f107 030f 	add.w	r3, r7, #15
 800fac2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800fac6:	2301      	movs	r3, #1
 800fac8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800facc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fad0:	2100      	movs	r1, #0
 800fad2:	4618      	mov	r0, r3
 800fad4:	f001 f95c 	bl	8010d90 <hci_send_req>
 800fad8:	4603      	mov	r3, r0
 800fada:	2b00      	cmp	r3, #0
 800fadc:	da01      	bge.n	800fae2 <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 800fade:	23ff      	movs	r3, #255	@ 0xff
 800fae0:	e004      	b.n	800faec <aci_gap_pass_key_resp+0xc4>
  return status;
 800fae2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fae6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800faea:	781b      	ldrb	r3, [r3, #0]
}
 800faec:	4618      	mov	r0, r3
 800faee:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800faf2:	46bd      	mov	sp, r7
 800faf4:	bd80      	pop	{r7, pc}

0800faf6 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 800faf6:	b590      	push	{r4, r7, lr}
 800faf8:	b0cd      	sub	sp, #308	@ 0x134
 800fafa:	af00      	add	r7, sp, #0
 800fafc:	4604      	mov	r4, r0
 800fafe:	4608      	mov	r0, r1
 800fb00:	4611      	mov	r1, r2
 800fb02:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fb06:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800fb0a:	6013      	str	r3, [r2, #0]
 800fb0c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fb10:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800fb14:	4622      	mov	r2, r4
 800fb16:	701a      	strb	r2, [r3, #0]
 800fb18:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fb1c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800fb20:	4602      	mov	r2, r0
 800fb22:	701a      	strb	r2, [r3, #0]
 800fb24:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fb28:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800fb2c:	460a      	mov	r2, r1
 800fb2e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800fb30:	f107 0310 	add.w	r3, r7, #16
 800fb34:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800fb38:	f107 0308 	add.w	r3, r7, #8
 800fb3c:	2207      	movs	r2, #7
 800fb3e:	2100      	movs	r1, #0
 800fb40:	4618      	mov	r0, r3
 800fb42:	f001 fc59 	bl	80113f8 <Osal_MemSet>
  int index_input = 0;
 800fb46:	2300      	movs	r3, #0
 800fb48:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 800fb4c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fb50:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fb54:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800fb58:	7812      	ldrb	r2, [r2, #0]
 800fb5a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800fb5c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fb60:	3301      	adds	r3, #1
 800fb62:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 800fb66:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fb6a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fb6e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800fb72:	7812      	ldrb	r2, [r2, #0]
 800fb74:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800fb76:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fb7a:	3301      	adds	r3, #1
 800fb7c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 800fb80:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fb84:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fb88:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800fb8c:	7812      	ldrb	r2, [r2, #0]
 800fb8e:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800fb90:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fb94:	3301      	adds	r3, #1
 800fb96:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800fb9a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fb9e:	2218      	movs	r2, #24
 800fba0:	2100      	movs	r1, #0
 800fba2:	4618      	mov	r0, r3
 800fba4:	f001 fc28 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800fba8:	233f      	movs	r3, #63	@ 0x3f
 800fbaa:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 800fbae:	238a      	movs	r3, #138	@ 0x8a
 800fbb0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800fbb4:	f107 0310 	add.w	r3, r7, #16
 800fbb8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800fbbc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fbc0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800fbc4:	f107 0308 	add.w	r3, r7, #8
 800fbc8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800fbcc:	2307      	movs	r3, #7
 800fbce:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800fbd2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fbd6:	2100      	movs	r1, #0
 800fbd8:	4618      	mov	r0, r3
 800fbda:	f001 f8d9 	bl	8010d90 <hci_send_req>
 800fbde:	4603      	mov	r3, r0
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	da01      	bge.n	800fbe8 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 800fbe4:	23ff      	movs	r3, #255	@ 0xff
 800fbe6:	e02e      	b.n	800fc46 <aci_gap_init+0x150>
  if ( resp.Status )
 800fbe8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fbec:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800fbf0:	781b      	ldrb	r3, [r3, #0]
 800fbf2:	2b00      	cmp	r3, #0
 800fbf4:	d005      	beq.n	800fc02 <aci_gap_init+0x10c>
    return resp.Status;
 800fbf6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fbfa:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800fbfe:	781b      	ldrb	r3, [r3, #0]
 800fc00:	e021      	b.n	800fc46 <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 800fc02:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fc06:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800fc0a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800fc0e:	b29a      	uxth	r2, r3
 800fc10:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fc14:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800fc18:	681b      	ldr	r3, [r3, #0]
 800fc1a:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 800fc1c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fc20:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800fc24:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800fc28:	b29a      	uxth	r2, r3
 800fc2a:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800fc2e:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 800fc30:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fc34:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800fc38:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800fc3c:	b29a      	uxth	r2, r3
 800fc3e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800fc42:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800fc44:	2300      	movs	r3, #0
}
 800fc46:	4618      	mov	r0, r3
 800fc48:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800fc4c:	46bd      	mov	sp, r7
 800fc4e:	bd90      	pop	{r4, r7, pc}

0800fc50 <aci_gap_peripheral_security_req>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_peripheral_security_req( uint16_t Connection_Handle )
{
 800fc50:	b580      	push	{r7, lr}
 800fc52:	b0cc      	sub	sp, #304	@ 0x130
 800fc54:	af00      	add	r7, sp, #0
 800fc56:	4602      	mov	r2, r0
 800fc58:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fc5c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800fc60:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_peripheral_security_req_cp0 *cp0 = (aci_gap_peripheral_security_req_cp0*)(cmd_buffer);
 800fc62:	f107 0310 	add.w	r3, r7, #16
 800fc66:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800fc6a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fc6e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800fc72:	2200      	movs	r2, #0
 800fc74:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800fc76:	2300      	movs	r3, #0
 800fc78:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800fc7c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fc80:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fc84:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800fc88:	8812      	ldrh	r2, [r2, #0]
 800fc8a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800fc8c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fc90:	3302      	adds	r3, #2
 800fc92:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800fc96:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fc9a:	2218      	movs	r2, #24
 800fc9c:	2100      	movs	r1, #0
 800fc9e:	4618      	mov	r0, r3
 800fca0:	f001 fbaa 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800fca4:	233f      	movs	r3, #63	@ 0x3f
 800fca6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08d;
 800fcaa:	238d      	movs	r3, #141	@ 0x8d
 800fcac:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.event = 0x0F;
 800fcb0:	230f      	movs	r3, #15
 800fcb2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  rq.cparam = cmd_buffer;
 800fcb6:	f107 0310 	add.w	r3, r7, #16
 800fcba:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800fcbe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fcc2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800fcc6:	f107 030f 	add.w	r3, r7, #15
 800fcca:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800fcce:	2301      	movs	r3, #1
 800fcd0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800fcd4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fcd8:	2100      	movs	r1, #0
 800fcda:	4618      	mov	r0, r3
 800fcdc:	f001 f858 	bl	8010d90 <hci_send_req>
 800fce0:	4603      	mov	r3, r0
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	da01      	bge.n	800fcea <aci_gap_peripheral_security_req+0x9a>
    return BLE_STATUS_TIMEOUT;
 800fce6:	23ff      	movs	r3, #255	@ 0xff
 800fce8:	e004      	b.n	800fcf4 <aci_gap_peripheral_security_req+0xa4>
  return status;
 800fcea:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fcee:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800fcf2:	781b      	ldrb	r3, [r3, #0]
}
 800fcf4:	4618      	mov	r0, r3
 800fcf6:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800fcfa:	46bd      	mov	sp, r7
 800fcfc:	bd80      	pop	{r7, pc}

0800fcfe <aci_gap_update_adv_data>:

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 800fcfe:	b580      	push	{r7, lr}
 800fd00:	b0cc      	sub	sp, #304	@ 0x130
 800fd02:	af00      	add	r7, sp, #0
 800fd04:	4602      	mov	r2, r0
 800fd06:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fd0a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800fd0e:	6019      	str	r1, [r3, #0]
 800fd10:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fd14:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800fd18:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800fd1a:	f107 0310 	add.w	r3, r7, #16
 800fd1e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800fd22:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fd26:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800fd2a:	2200      	movs	r2, #0
 800fd2c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800fd2e:	2300      	movs	r3, #0
 800fd30:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 800fd34:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fd38:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fd3c:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800fd40:	7812      	ldrb	r2, [r2, #0]
 800fd42:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800fd44:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fd48:	3301      	adds	r3, #1
 800fd4a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 800fd4e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fd52:	1c58      	adds	r0, r3, #1
 800fd54:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fd58:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800fd5c:	781a      	ldrb	r2, [r3, #0]
 800fd5e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fd62:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800fd66:	6819      	ldr	r1, [r3, #0]
 800fd68:	f001 fb36 	bl	80113d8 <Osal_MemCpy>
  index_input += AdvDataLen;
 800fd6c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fd70:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800fd74:	781b      	ldrb	r3, [r3, #0]
 800fd76:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800fd7a:	4413      	add	r3, r2
 800fd7c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800fd80:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fd84:	2218      	movs	r2, #24
 800fd86:	2100      	movs	r1, #0
 800fd88:	4618      	mov	r0, r3
 800fd8a:	f001 fb35 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800fd8e:	233f      	movs	r3, #63	@ 0x3f
 800fd90:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 800fd94:	238e      	movs	r3, #142	@ 0x8e
 800fd96:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800fd9a:	f107 0310 	add.w	r3, r7, #16
 800fd9e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800fda2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fda6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800fdaa:	f107 030f 	add.w	r3, r7, #15
 800fdae:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800fdb2:	2301      	movs	r3, #1
 800fdb4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800fdb8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fdbc:	2100      	movs	r1, #0
 800fdbe:	4618      	mov	r0, r3
 800fdc0:	f000 ffe6 	bl	8010d90 <hci_send_req>
 800fdc4:	4603      	mov	r3, r0
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	da01      	bge.n	800fdce <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 800fdca:	23ff      	movs	r3, #255	@ 0xff
 800fdcc:	e004      	b.n	800fdd8 <aci_gap_update_adv_data+0xda>
  return status;
 800fdce:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fdd2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800fdd6:	781b      	ldrb	r3, [r3, #0]
}
 800fdd8:	4618      	mov	r0, r3
 800fdda:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800fdde:	46bd      	mov	sp, r7
 800fde0:	bd80      	pop	{r7, pc}

0800fde2 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 800fde2:	b580      	push	{r7, lr}
 800fde4:	b088      	sub	sp, #32
 800fde6:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800fde8:	2300      	movs	r3, #0
 800fdea:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800fdec:	f107 0308 	add.w	r3, r7, #8
 800fdf0:	2218      	movs	r2, #24
 800fdf2:	2100      	movs	r1, #0
 800fdf4:	4618      	mov	r0, r3
 800fdf6:	f001 faff 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800fdfa:	233f      	movs	r3, #63	@ 0x3f
 800fdfc:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 800fdfe:	2392      	movs	r3, #146	@ 0x92
 800fe00:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800fe02:	1dfb      	adds	r3, r7, #7
 800fe04:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800fe06:	2301      	movs	r3, #1
 800fe08:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800fe0a:	f107 0308 	add.w	r3, r7, #8
 800fe0e:	2100      	movs	r1, #0
 800fe10:	4618      	mov	r0, r3
 800fe12:	f000 ffbd 	bl	8010d90 <hci_send_req>
 800fe16:	4603      	mov	r3, r0
 800fe18:	2b00      	cmp	r3, #0
 800fe1a:	da01      	bge.n	800fe20 <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 800fe1c:	23ff      	movs	r3, #255	@ 0xff
 800fe1e:	e000      	b.n	800fe22 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 800fe20:	79fb      	ldrb	r3, [r7, #7]
}
 800fe22:	4618      	mov	r0, r3
 800fe24:	3720      	adds	r7, #32
 800fe26:	46bd      	mov	sp, r7
 800fe28:	bd80      	pop	{r7, pc}

0800fe2a <aci_gap_clear_security_db>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_clear_security_db( void )
{
 800fe2a:	b580      	push	{r7, lr}
 800fe2c:	b088      	sub	sp, #32
 800fe2e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800fe30:	2300      	movs	r3, #0
 800fe32:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800fe34:	f107 0308 	add.w	r3, r7, #8
 800fe38:	2218      	movs	r2, #24
 800fe3a:	2100      	movs	r1, #0
 800fe3c:	4618      	mov	r0, r3
 800fe3e:	f001 fadb 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800fe42:	233f      	movs	r3, #63	@ 0x3f
 800fe44:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x094;
 800fe46:	2394      	movs	r3, #148	@ 0x94
 800fe48:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800fe4a:	1dfb      	adds	r3, r7, #7
 800fe4c:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800fe4e:	2301      	movs	r3, #1
 800fe50:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800fe52:	f107 0308 	add.w	r3, r7, #8
 800fe56:	2100      	movs	r1, #0
 800fe58:	4618      	mov	r0, r3
 800fe5a:	f000 ff99 	bl	8010d90 <hci_send_req>
 800fe5e:	4603      	mov	r3, r0
 800fe60:	2b00      	cmp	r3, #0
 800fe62:	da01      	bge.n	800fe68 <aci_gap_clear_security_db+0x3e>
    return BLE_STATUS_TIMEOUT;
 800fe64:	23ff      	movs	r3, #255	@ 0xff
 800fe66:	e000      	b.n	800fe6a <aci_gap_clear_security_db+0x40>
  return status;
 800fe68:	79fb      	ldrb	r3, [r7, #7]
}
 800fe6a:	4618      	mov	r0, r3
 800fe6c:	3720      	adds	r7, #32
 800fe6e:	46bd      	mov	sp, r7
 800fe70:	bd80      	pop	{r7, pc}

0800fe72 <aci_gap_allow_rebond>:

tBleStatus aci_gap_allow_rebond( uint16_t Connection_Handle )
{
 800fe72:	b580      	push	{r7, lr}
 800fe74:	b0cc      	sub	sp, #304	@ 0x130
 800fe76:	af00      	add	r7, sp, #0
 800fe78:	4602      	mov	r2, r0
 800fe7a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fe7e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800fe82:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_allow_rebond_cp0 *cp0 = (aci_gap_allow_rebond_cp0*)(cmd_buffer);
 800fe84:	f107 0310 	add.w	r3, r7, #16
 800fe88:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800fe8c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fe90:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800fe94:	2200      	movs	r2, #0
 800fe96:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800fe98:	2300      	movs	r3, #0
 800fe9a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800fe9e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fea2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fea6:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800feaa:	8812      	ldrh	r2, [r2, #0]
 800feac:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800feae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800feb2:	3302      	adds	r3, #2
 800feb4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800feb8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800febc:	2218      	movs	r2, #24
 800febe:	2100      	movs	r1, #0
 800fec0:	4618      	mov	r0, r3
 800fec2:	f001 fa99 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800fec6:	233f      	movs	r3, #63	@ 0x3f
 800fec8:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x095;
 800fecc:	2395      	movs	r3, #149	@ 0x95
 800fece:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800fed2:	f107 0310 	add.w	r3, r7, #16
 800fed6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800feda:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fede:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800fee2:	f107 030f 	add.w	r3, r7, #15
 800fee6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800feea:	2301      	movs	r3, #1
 800feec:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800fef0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fef4:	2100      	movs	r1, #0
 800fef6:	4618      	mov	r0, r3
 800fef8:	f000 ff4a 	bl	8010d90 <hci_send_req>
 800fefc:	4603      	mov	r3, r0
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	da01      	bge.n	800ff06 <aci_gap_allow_rebond+0x94>
    return BLE_STATUS_TIMEOUT;
 800ff02:	23ff      	movs	r3, #255	@ 0xff
 800ff04:	e004      	b.n	800ff10 <aci_gap_allow_rebond+0x9e>
  return status;
 800ff06:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ff0a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ff0e:	781b      	ldrb	r3, [r3, #0]
}
 800ff10:	4618      	mov	r0, r3
 800ff12:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800ff16:	46bd      	mov	sp, r7
 800ff18:	bd80      	pop	{r7, pc}

0800ff1a <aci_gap_numeric_comparison_value_confirm_yesno>:
  return status;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 800ff1a:	b580      	push	{r7, lr}
 800ff1c:	b0cc      	sub	sp, #304	@ 0x130
 800ff1e:	af00      	add	r7, sp, #0
 800ff20:	4602      	mov	r2, r0
 800ff22:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ff26:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800ff2a:	801a      	strh	r2, [r3, #0]
 800ff2c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ff30:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800ff34:	460a      	mov	r2, r1
 800ff36:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 800ff38:	f107 0310 	add.w	r3, r7, #16
 800ff3c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800ff40:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ff44:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ff48:	2200      	movs	r2, #0
 800ff4a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ff4c:	2300      	movs	r3, #0
 800ff4e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800ff52:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ff56:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ff5a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800ff5e:	8812      	ldrh	r2, [r2, #0]
 800ff60:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800ff62:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ff66:	3302      	adds	r3, #2
 800ff68:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 800ff6c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ff70:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ff74:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800ff78:	7812      	ldrb	r2, [r2, #0]
 800ff7a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800ff7c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ff80:	3301      	adds	r3, #1
 800ff82:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ff86:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ff8a:	2218      	movs	r2, #24
 800ff8c:	2100      	movs	r1, #0
 800ff8e:	4618      	mov	r0, r3
 800ff90:	f001 fa32 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800ff94:	233f      	movs	r3, #63	@ 0x3f
 800ff96:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 800ff9a:	23a5      	movs	r3, #165	@ 0xa5
 800ff9c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800ffa0:	f107 0310 	add.w	r3, r7, #16
 800ffa4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800ffa8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ffac:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800ffb0:	f107 030f 	add.w	r3, r7, #15
 800ffb4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800ffb8:	2301      	movs	r3, #1
 800ffba:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ffbe:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ffc2:	2100      	movs	r1, #0
 800ffc4:	4618      	mov	r0, r3
 800ffc6:	f000 fee3 	bl	8010d90 <hci_send_req>
 800ffca:	4603      	mov	r3, r0
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	da01      	bge.n	800ffd4 <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 800ffd0:	23ff      	movs	r3, #255	@ 0xff
 800ffd2:	e004      	b.n	800ffde <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 800ffd4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ffd8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ffdc:	781b      	ldrb	r3, [r3, #0]
}
 800ffde:	4618      	mov	r0, r3
 800ffe0:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800ffe4:	46bd      	mov	sp, r7
 800ffe6:	bd80      	pop	{r7, pc}

0800ffe8 <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 800ffe8:	b580      	push	{r7, lr}
 800ffea:	b088      	sub	sp, #32
 800ffec:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800ffee:	2300      	movs	r3, #0
 800fff0:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800fff2:	f107 0308 	add.w	r3, r7, #8
 800fff6:	2218      	movs	r2, #24
 800fff8:	2100      	movs	r1, #0
 800fffa:	4618      	mov	r0, r3
 800fffc:	f001 f9fc 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 8010000:	233f      	movs	r3, #63	@ 0x3f
 8010002:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 8010004:	f240 1301 	movw	r3, #257	@ 0x101
 8010008:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 801000a:	1dfb      	adds	r3, r7, #7
 801000c:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 801000e:	2301      	movs	r3, #1
 8010010:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010012:	f107 0308 	add.w	r3, r7, #8
 8010016:	2100      	movs	r1, #0
 8010018:	4618      	mov	r0, r3
 801001a:	f000 feb9 	bl	8010d90 <hci_send_req>
 801001e:	4603      	mov	r3, r0
 8010020:	2b00      	cmp	r3, #0
 8010022:	da01      	bge.n	8010028 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 8010024:	23ff      	movs	r3, #255	@ 0xff
 8010026:	e000      	b.n	801002a <aci_gatt_init+0x42>
  return status;
 8010028:	79fb      	ldrb	r3, [r7, #7]
}
 801002a:	4618      	mov	r0, r3
 801002c:	3720      	adds	r7, #32
 801002e:	46bd      	mov	sp, r7
 8010030:	bd80      	pop	{r7, pc}

08010032 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 8010032:	b590      	push	{r4, r7, lr}
 8010034:	b0cf      	sub	sp, #316	@ 0x13c
 8010036:	af00      	add	r7, sp, #0
 8010038:	4604      	mov	r4, r0
 801003a:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 801003e:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8010042:	6001      	str	r1, [r0, #0]
 8010044:	4610      	mov	r0, r2
 8010046:	4619      	mov	r1, r3
 8010048:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801004c:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8010050:	4622      	mov	r2, r4
 8010052:	701a      	strb	r2, [r3, #0]
 8010054:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010058:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 801005c:	4602      	mov	r2, r0
 801005e:	701a      	strb	r2, [r3, #0]
 8010060:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010064:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8010068:	460a      	mov	r2, r1
 801006a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 801006c:	f107 0310 	add.w	r3, r7, #16
 8010070:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8010074:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010078:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 801007c:	781b      	ldrb	r3, [r3, #0]
 801007e:	2b01      	cmp	r3, #1
 8010080:	d00a      	beq.n	8010098 <aci_gatt_add_service+0x66>
 8010082:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010086:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 801008a:	781b      	ldrb	r3, [r3, #0]
 801008c:	2b02      	cmp	r3, #2
 801008e:	d101      	bne.n	8010094 <aci_gatt_add_service+0x62>
 8010090:	2311      	movs	r3, #17
 8010092:	e002      	b.n	801009a <aci_gatt_add_service+0x68>
 8010094:	2301      	movs	r3, #1
 8010096:	e000      	b.n	801009a <aci_gatt_add_service+0x68>
 8010098:	2303      	movs	r3, #3
 801009a:	f107 0210 	add.w	r2, r7, #16
 801009e:	4413      	add	r3, r2
 80100a0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 80100a4:	f107 030c 	add.w	r3, r7, #12
 80100a8:	2203      	movs	r2, #3
 80100aa:	2100      	movs	r1, #0
 80100ac:	4618      	mov	r0, r3
 80100ae:	f001 f9a3 	bl	80113f8 <Osal_MemSet>
  int index_input = 0;
 80100b2:	2300      	movs	r3, #0
 80100b4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 80100b8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80100bc:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80100c0:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 80100c4:	7812      	ldrb	r2, [r2, #0]
 80100c6:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80100c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80100cc:	3301      	adds	r3, #1
 80100ce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 80100d2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80100d6:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 80100da:	781b      	ldrb	r3, [r3, #0]
 80100dc:	2b01      	cmp	r3, #1
 80100de:	d002      	beq.n	80100e6 <aci_gatt_add_service+0xb4>
 80100e0:	2b02      	cmp	r3, #2
 80100e2:	d004      	beq.n	80100ee <aci_gatt_add_service+0xbc>
 80100e4:	e007      	b.n	80100f6 <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 80100e6:	2302      	movs	r3, #2
 80100e8:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 80100ec:	e005      	b.n	80100fa <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 80100ee:	2310      	movs	r3, #16
 80100f0:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 80100f4:	e001      	b.n	80100fa <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 80100f6:	2397      	movs	r3, #151	@ 0x97
 80100f8:	e06c      	b.n	80101d4 <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 80100fa:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80100fe:	1c58      	adds	r0, r3, #1
 8010100:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 8010104:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010108:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 801010c:	6819      	ldr	r1, [r3, #0]
 801010e:	f001 f963 	bl	80113d8 <Osal_MemCpy>
    index_input += size;
 8010112:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8010116:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 801011a:	4413      	add	r3, r2
 801011c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 8010120:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010124:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8010128:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 801012c:	7812      	ldrb	r2, [r2, #0]
 801012e:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8010130:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010134:	3301      	adds	r3, #1
 8010136:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 801013a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801013e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8010142:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8010146:	7812      	ldrb	r2, [r2, #0]
 8010148:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 801014a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801014e:	3301      	adds	r3, #1
 8010150:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010154:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010158:	2218      	movs	r2, #24
 801015a:	2100      	movs	r1, #0
 801015c:	4618      	mov	r0, r3
 801015e:	f001 f94b 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 8010162:	233f      	movs	r3, #63	@ 0x3f
 8010164:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 8010168:	f44f 7381 	mov.w	r3, #258	@ 0x102
 801016c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8010170:	f107 0310 	add.w	r3, r7, #16
 8010174:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8010178:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801017c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8010180:	f107 030c 	add.w	r3, r7, #12
 8010184:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 8010188:	2303      	movs	r3, #3
 801018a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 801018e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010192:	2100      	movs	r1, #0
 8010194:	4618      	mov	r0, r3
 8010196:	f000 fdfb 	bl	8010d90 <hci_send_req>
 801019a:	4603      	mov	r3, r0
 801019c:	2b00      	cmp	r3, #0
 801019e:	da01      	bge.n	80101a4 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 80101a0:	23ff      	movs	r3, #255	@ 0xff
 80101a2:	e017      	b.n	80101d4 <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 80101a4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80101a8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80101ac:	781b      	ldrb	r3, [r3, #0]
 80101ae:	2b00      	cmp	r3, #0
 80101b0:	d005      	beq.n	80101be <aci_gatt_add_service+0x18c>
    return resp.Status;
 80101b2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80101b6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80101ba:	781b      	ldrb	r3, [r3, #0]
 80101bc:	e00a      	b.n	80101d4 <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 80101be:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80101c2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80101c6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80101ca:	b29a      	uxth	r2, r3
 80101cc:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 80101d0:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 80101d2:	2300      	movs	r3, #0
}
 80101d4:	4618      	mov	r0, r3
 80101d6:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 80101da:	46bd      	mov	sp, r7
 80101dc:	bd90      	pop	{r4, r7, pc}

080101de <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 80101de:	b590      	push	{r4, r7, lr}
 80101e0:	b0d1      	sub	sp, #324	@ 0x144
 80101e2:	af00      	add	r7, sp, #0
 80101e4:	4604      	mov	r4, r0
 80101e6:	4608      	mov	r0, r1
 80101e8:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 80101ec:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 80101f0:	600a      	str	r2, [r1, #0]
 80101f2:	4619      	mov	r1, r3
 80101f4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80101f8:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 80101fc:	4622      	mov	r2, r4
 80101fe:	801a      	strh	r2, [r3, #0]
 8010200:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8010204:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8010208:	4602      	mov	r2, r0
 801020a:	701a      	strb	r2, [r3, #0]
 801020c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8010210:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 8010214:	460a      	mov	r2, r1
 8010216:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 8010218:	f107 0318 	add.w	r3, r7, #24
 801021c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8010220:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8010224:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8010228:	781b      	ldrb	r3, [r3, #0]
 801022a:	2b01      	cmp	r3, #1
 801022c:	d00a      	beq.n	8010244 <aci_gatt_add_char+0x66>
 801022e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8010232:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8010236:	781b      	ldrb	r3, [r3, #0]
 8010238:	2b02      	cmp	r3, #2
 801023a:	d101      	bne.n	8010240 <aci_gatt_add_char+0x62>
 801023c:	2313      	movs	r3, #19
 801023e:	e002      	b.n	8010246 <aci_gatt_add_char+0x68>
 8010240:	2303      	movs	r3, #3
 8010242:	e000      	b.n	8010246 <aci_gatt_add_char+0x68>
 8010244:	2305      	movs	r3, #5
 8010246:	f107 0218 	add.w	r2, r7, #24
 801024a:	4413      	add	r3, r2
 801024c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8010250:	f107 0314 	add.w	r3, r7, #20
 8010254:	2203      	movs	r2, #3
 8010256:	2100      	movs	r1, #0
 8010258:	4618      	mov	r0, r3
 801025a:	f001 f8cd 	bl	80113f8 <Osal_MemSet>
  int index_input = 0;
 801025e:	2300      	movs	r3, #0
 8010260:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 8010264:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8010268:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 801026c:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8010270:	8812      	ldrh	r2, [r2, #0]
 8010272:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8010274:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8010278:	3302      	adds	r3, #2
 801027a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 801027e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8010282:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8010286:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 801028a:	7812      	ldrb	r2, [r2, #0]
 801028c:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 801028e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8010292:	3301      	adds	r3, #1
 8010294:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 8010298:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 801029c:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 80102a0:	781b      	ldrb	r3, [r3, #0]
 80102a2:	2b01      	cmp	r3, #1
 80102a4:	d002      	beq.n	80102ac <aci_gatt_add_char+0xce>
 80102a6:	2b02      	cmp	r3, #2
 80102a8:	d004      	beq.n	80102b4 <aci_gatt_add_char+0xd6>
 80102aa:	e007      	b.n	80102bc <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 80102ac:	2302      	movs	r3, #2
 80102ae:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 80102b2:	e005      	b.n	80102c0 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 80102b4:	2310      	movs	r3, #16
 80102b6:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 80102ba:	e001      	b.n	80102c0 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 80102bc:	2397      	movs	r3, #151	@ 0x97
 80102be:	e091      	b.n	80103e4 <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 80102c0:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80102c4:	1cd8      	adds	r0, r3, #3
 80102c6:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 80102ca:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80102ce:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80102d2:	6819      	ldr	r1, [r3, #0]
 80102d4:	f001 f880 	bl	80113d8 <Osal_MemCpy>
    index_input += size;
 80102d8:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 80102dc:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 80102e0:	4413      	add	r3, r2
 80102e2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 80102e6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80102ea:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80102ee:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 80102f2:	8812      	ldrh	r2, [r2, #0]
 80102f4:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 80102f6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80102fa:	3302      	adds	r3, #2
 80102fc:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 8010300:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8010304:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 8010308:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 801030a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 801030e:	3301      	adds	r3, #1
 8010310:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 8010314:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8010318:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 801031c:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 801031e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8010322:	3301      	adds	r3, #1
 8010324:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 8010328:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 801032c:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 8010330:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 8010332:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8010336:	3301      	adds	r3, #1
 8010338:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 801033c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8010340:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 8010344:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 8010346:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 801034a:	3301      	adds	r3, #1
 801034c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 8010350:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8010354:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 8010358:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 801035a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 801035e:	3301      	adds	r3, #1
 8010360:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010364:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8010368:	2218      	movs	r2, #24
 801036a:	2100      	movs	r1, #0
 801036c:	4618      	mov	r0, r3
 801036e:	f001 f843 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 8010372:	233f      	movs	r3, #63	@ 0x3f
 8010374:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 8010378:	f44f 7382 	mov.w	r3, #260	@ 0x104
 801037c:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 8010380:	f107 0318 	add.w	r3, r7, #24
 8010384:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 8010388:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 801038c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 8010390:	f107 0314 	add.w	r3, r7, #20
 8010394:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 8010398:	2303      	movs	r3, #3
 801039a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 801039e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80103a2:	2100      	movs	r1, #0
 80103a4:	4618      	mov	r0, r3
 80103a6:	f000 fcf3 	bl	8010d90 <hci_send_req>
 80103aa:	4603      	mov	r3, r0
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	da01      	bge.n	80103b4 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 80103b0:	23ff      	movs	r3, #255	@ 0xff
 80103b2:	e017      	b.n	80103e4 <aci_gatt_add_char+0x206>
  if ( resp.Status )
 80103b4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80103b8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80103bc:	781b      	ldrb	r3, [r3, #0]
 80103be:	2b00      	cmp	r3, #0
 80103c0:	d005      	beq.n	80103ce <aci_gatt_add_char+0x1f0>
    return resp.Status;
 80103c2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80103c6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80103ca:	781b      	ldrb	r3, [r3, #0]
 80103cc:	e00a      	b.n	80103e4 <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 80103ce:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80103d2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80103d6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80103da:	b29a      	uxth	r2, r3
 80103dc:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80103e0:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 80103e2:	2300      	movs	r3, #0
}
 80103e4:	4618      	mov	r0, r3
 80103e6:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 80103ea:	46bd      	mov	sp, r7
 80103ec:	bd90      	pop	{r4, r7, pc}

080103ee <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 80103ee:	b5b0      	push	{r4, r5, r7, lr}
 80103f0:	b0cc      	sub	sp, #304	@ 0x130
 80103f2:	af00      	add	r7, sp, #0
 80103f4:	4605      	mov	r5, r0
 80103f6:	460c      	mov	r4, r1
 80103f8:	4610      	mov	r0, r2
 80103fa:	4619      	mov	r1, r3
 80103fc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010400:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8010404:	462a      	mov	r2, r5
 8010406:	801a      	strh	r2, [r3, #0]
 8010408:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801040c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8010410:	4622      	mov	r2, r4
 8010412:	801a      	strh	r2, [r3, #0]
 8010414:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010418:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 801041c:	4602      	mov	r2, r0
 801041e:	701a      	strb	r2, [r3, #0]
 8010420:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010424:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8010428:	460a      	mov	r2, r1
 801042a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 801042c:	f107 0310 	add.w	r3, r7, #16
 8010430:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8010434:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010438:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 801043c:	2200      	movs	r2, #0
 801043e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8010440:	2300      	movs	r3, #0
 8010442:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 8010446:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801044a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801044e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8010452:	8812      	ldrh	r2, [r2, #0]
 8010454:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8010456:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801045a:	3302      	adds	r3, #2
 801045c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 8010460:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010464:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010468:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 801046c:	8812      	ldrh	r2, [r2, #0]
 801046e:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8010470:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010474:	3302      	adds	r3, #2
 8010476:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 801047a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801047e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010482:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 8010486:	7812      	ldrb	r2, [r2, #0]
 8010488:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 801048a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801048e:	3301      	adds	r3, #1
 8010490:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 8010494:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010498:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801049c:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 80104a0:	7812      	ldrb	r2, [r2, #0]
 80104a2:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 80104a4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80104a8:	3301      	adds	r3, #1
 80104aa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 80104ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80104b2:	1d98      	adds	r0, r3, #6
 80104b4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80104b8:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 80104bc:	781b      	ldrb	r3, [r3, #0]
 80104be:	461a      	mov	r2, r3
 80104c0:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80104c4:	f000 ff88 	bl	80113d8 <Osal_MemCpy>
  index_input += Char_Value_Length;
 80104c8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80104cc:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 80104d0:	781b      	ldrb	r3, [r3, #0]
 80104d2:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80104d6:	4413      	add	r3, r2
 80104d8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80104dc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80104e0:	2218      	movs	r2, #24
 80104e2:	2100      	movs	r1, #0
 80104e4:	4618      	mov	r0, r3
 80104e6:	f000 ff87 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 80104ea:	233f      	movs	r3, #63	@ 0x3f
 80104ec:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 80104f0:	f44f 7383 	mov.w	r3, #262	@ 0x106
 80104f4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80104f8:	f107 0310 	add.w	r3, r7, #16
 80104fc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8010500:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010504:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8010508:	f107 030f 	add.w	r3, r7, #15
 801050c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8010510:	2301      	movs	r3, #1
 8010512:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010516:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801051a:	2100      	movs	r1, #0
 801051c:	4618      	mov	r0, r3
 801051e:	f000 fc37 	bl	8010d90 <hci_send_req>
 8010522:	4603      	mov	r3, r0
 8010524:	2b00      	cmp	r3, #0
 8010526:	da01      	bge.n	801052c <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 8010528:	23ff      	movs	r3, #255	@ 0xff
 801052a:	e004      	b.n	8010536 <aci_gatt_update_char_value+0x148>
  return status;
 801052c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010530:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010534:	781b      	ldrb	r3, [r3, #0]
}
 8010536:	4618      	mov	r0, r3
 8010538:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 801053c:	46bd      	mov	sp, r7
 801053e:	bdb0      	pop	{r4, r5, r7, pc}

08010540 <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 8010540:	b580      	push	{r7, lr}
 8010542:	b0cc      	sub	sp, #304	@ 0x130
 8010544:	af00      	add	r7, sp, #0
 8010546:	4602      	mov	r2, r0
 8010548:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801054c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8010550:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 8010552:	f107 0310 	add.w	r3, r7, #16
 8010556:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 801055a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801055e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010562:	2200      	movs	r2, #0
 8010564:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8010566:	2300      	movs	r3, #0
 8010568:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 801056c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010570:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010574:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8010578:	8812      	ldrh	r2, [r2, #0]
 801057a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 801057c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010580:	3302      	adds	r3, #2
 8010582:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010586:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801058a:	2218      	movs	r2, #24
 801058c:	2100      	movs	r1, #0
 801058e:	4618      	mov	r0, r3
 8010590:	f000 ff32 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 8010594:	233f      	movs	r3, #63	@ 0x3f
 8010596:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 801059a:	f240 1325 	movw	r3, #293	@ 0x125
 801059e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80105a2:	f107 0310 	add.w	r3, r7, #16
 80105a6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80105aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80105ae:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80105b2:	f107 030f 	add.w	r3, r7, #15
 80105b6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80105ba:	2301      	movs	r3, #1
 80105bc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80105c0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80105c4:	2100      	movs	r1, #0
 80105c6:	4618      	mov	r0, r3
 80105c8:	f000 fbe2 	bl	8010d90 <hci_send_req>
 80105cc:	4603      	mov	r3, r0
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	da01      	bge.n	80105d6 <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 80105d2:	23ff      	movs	r3, #255	@ 0xff
 80105d4:	e004      	b.n	80105e0 <aci_gatt_confirm_indication+0xa0>
  return status;
 80105d6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80105da:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80105de:	781b      	ldrb	r3, [r3, #0]
}
 80105e0:	4618      	mov	r0, r3
 80105e2:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80105e6:	46bd      	mov	sp, r7
 80105e8:	bd80      	pop	{r7, pc}

080105ea <aci_gatt_write_resp>:
                                uint16_t Attr_Handle,
                                uint8_t Write_status,
                                uint8_t Error_Code,
                                uint8_t Attribute_Val_Length,
                                const uint8_t* Attribute_Val )
{
 80105ea:	b5b0      	push	{r4, r5, r7, lr}
 80105ec:	b0cc      	sub	sp, #304	@ 0x130
 80105ee:	af00      	add	r7, sp, #0
 80105f0:	4605      	mov	r5, r0
 80105f2:	460c      	mov	r4, r1
 80105f4:	4610      	mov	r0, r2
 80105f6:	4619      	mov	r1, r3
 80105f8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80105fc:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8010600:	462a      	mov	r2, r5
 8010602:	801a      	strh	r2, [r3, #0]
 8010604:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010608:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 801060c:	4622      	mov	r2, r4
 801060e:	801a      	strh	r2, [r3, #0]
 8010610:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010614:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 8010618:	4602      	mov	r2, r0
 801061a:	701a      	strb	r2, [r3, #0]
 801061c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010620:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8010624:	460a      	mov	r2, r1
 8010626:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_write_resp_cp0 *cp0 = (aci_gatt_write_resp_cp0*)(cmd_buffer);
 8010628:	f107 0310 	add.w	r3, r7, #16
 801062c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8010630:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010634:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010638:	2200      	movs	r2, #0
 801063a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 801063c:	2300      	movs	r3, #0
 801063e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8010642:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010646:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801064a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 801064e:	8812      	ldrh	r2, [r2, #0]
 8010650:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8010652:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010656:	3302      	adds	r3, #2
 8010658:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Attr_Handle = Attr_Handle;
 801065c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010660:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010664:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8010668:	8812      	ldrh	r2, [r2, #0]
 801066a:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 801066c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010670:	3302      	adds	r3, #2
 8010672:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Write_status = Write_status;
 8010676:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801067a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801067e:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 8010682:	7812      	ldrb	r2, [r2, #0]
 8010684:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8010686:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801068a:	3301      	adds	r3, #1
 801068c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Error_Code = Error_Code;
 8010690:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010694:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010698:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 801069c:	7812      	ldrb	r2, [r2, #0]
 801069e:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 80106a0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80106a4:	3301      	adds	r3, #1
 80106a6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Attribute_Val_Length = Attribute_Val_Length;
 80106aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80106ae:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 80106b2:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 80106b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80106b8:	3301      	adds	r3, #1
 80106ba:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Attribute_Val, (const void*)Attribute_Val, Attribute_Val_Length );
 80106be:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80106c2:	3307      	adds	r3, #7
 80106c4:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 80106c8:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 80106cc:	4618      	mov	r0, r3
 80106ce:	f000 fe83 	bl	80113d8 <Osal_MemCpy>
  index_input += Attribute_Val_Length;
 80106d2:	f897 3140 	ldrb.w	r3, [r7, #320]	@ 0x140
 80106d6:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80106da:	4413      	add	r3, r2
 80106dc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80106e0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80106e4:	2218      	movs	r2, #24
 80106e6:	2100      	movs	r1, #0
 80106e8:	4618      	mov	r0, r3
 80106ea:	f000 fe85 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 80106ee:	233f      	movs	r3, #63	@ 0x3f
 80106f0:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x126;
 80106f4:	f44f 7393 	mov.w	r3, #294	@ 0x126
 80106f8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80106fc:	f107 0310 	add.w	r3, r7, #16
 8010700:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8010704:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010708:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 801070c:	f107 030f 	add.w	r3, r7, #15
 8010710:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8010714:	2301      	movs	r3, #1
 8010716:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 801071a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801071e:	2100      	movs	r1, #0
 8010720:	4618      	mov	r0, r3
 8010722:	f000 fb35 	bl	8010d90 <hci_send_req>
 8010726:	4603      	mov	r3, r0
 8010728:	2b00      	cmp	r3, #0
 801072a:	da01      	bge.n	8010730 <aci_gatt_write_resp+0x146>
    return BLE_STATUS_TIMEOUT;
 801072c:	23ff      	movs	r3, #255	@ 0xff
 801072e:	e004      	b.n	801073a <aci_gatt_write_resp+0x150>
  return status;
 8010730:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010734:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010738:	781b      	ldrb	r3, [r3, #0]
}
 801073a:	4618      	mov	r0, r3
 801073c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8010740:	46bd      	mov	sp, r7
 8010742:	bdb0      	pop	{r4, r5, r7, pc}

08010744 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 8010744:	b580      	push	{r7, lr}
 8010746:	b0cc      	sub	sp, #304	@ 0x130
 8010748:	af00      	add	r7, sp, #0
 801074a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801074e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8010752:	601a      	str	r2, [r3, #0]
 8010754:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010758:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 801075c:	4602      	mov	r2, r0
 801075e:	701a      	strb	r2, [r3, #0]
 8010760:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010764:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8010768:	460a      	mov	r2, r1
 801076a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 801076c:	f107 0310 	add.w	r3, r7, #16
 8010770:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8010774:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010778:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 801077c:	2200      	movs	r2, #0
 801077e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8010780:	2300      	movs	r3, #0
 8010782:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 8010786:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801078a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801078e:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8010792:	7812      	ldrb	r2, [r2, #0]
 8010794:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8010796:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801079a:	3301      	adds	r3, #1
 801079c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 80107a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80107a4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80107a8:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80107ac:	7812      	ldrb	r2, [r2, #0]
 80107ae:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80107b0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80107b4:	3301      	adds	r3, #1
 80107b6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 80107ba:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80107be:	1c98      	adds	r0, r3, #2
 80107c0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80107c4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80107c8:	781a      	ldrb	r2, [r3, #0]
 80107ca:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80107ce:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80107d2:	6819      	ldr	r1, [r3, #0]
 80107d4:	f000 fe00 	bl	80113d8 <Osal_MemCpy>
  index_input += Length;
 80107d8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80107dc:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80107e0:	781b      	ldrb	r3, [r3, #0]
 80107e2:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80107e6:	4413      	add	r3, r2
 80107e8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80107ec:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80107f0:	2218      	movs	r2, #24
 80107f2:	2100      	movs	r1, #0
 80107f4:	4618      	mov	r0, r3
 80107f6:	f000 fdff 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 80107fa:	233f      	movs	r3, #63	@ 0x3f
 80107fc:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 8010800:	230c      	movs	r3, #12
 8010802:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8010806:	f107 0310 	add.w	r3, r7, #16
 801080a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 801080e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010812:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8010816:	f107 030f 	add.w	r3, r7, #15
 801081a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 801081e:	2301      	movs	r3, #1
 8010820:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010824:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010828:	2100      	movs	r1, #0
 801082a:	4618      	mov	r0, r3
 801082c:	f000 fab0 	bl	8010d90 <hci_send_req>
 8010830:	4603      	mov	r3, r0
 8010832:	2b00      	cmp	r3, #0
 8010834:	da01      	bge.n	801083a <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 8010836:	23ff      	movs	r3, #255	@ 0xff
 8010838:	e004      	b.n	8010844 <aci_hal_write_config_data+0x100>
  return status;
 801083a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801083e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010842:	781b      	ldrb	r3, [r3, #0]
}
 8010844:	4618      	mov	r0, r3
 8010846:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 801084a:	46bd      	mov	sp, r7
 801084c:	bd80      	pop	{r7, pc}

0801084e <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 801084e:	b580      	push	{r7, lr}
 8010850:	b0cc      	sub	sp, #304	@ 0x130
 8010852:	af00      	add	r7, sp, #0
 8010854:	4602      	mov	r2, r0
 8010856:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801085a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 801085e:	701a      	strb	r2, [r3, #0]
 8010860:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010864:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8010868:	460a      	mov	r2, r1
 801086a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 801086c:	f107 0310 	add.w	r3, r7, #16
 8010870:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8010874:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010878:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 801087c:	2200      	movs	r2, #0
 801087e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8010880:	2300      	movs	r3, #0
 8010882:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 8010886:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801088a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801088e:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8010892:	7812      	ldrb	r2, [r2, #0]
 8010894:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8010896:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801089a:	3301      	adds	r3, #1
 801089c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 80108a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80108a4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80108a8:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80108ac:	7812      	ldrb	r2, [r2, #0]
 80108ae:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80108b0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80108b4:	3301      	adds	r3, #1
 80108b6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80108ba:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80108be:	2218      	movs	r2, #24
 80108c0:	2100      	movs	r1, #0
 80108c2:	4618      	mov	r0, r3
 80108c4:	f000 fd98 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 80108c8:	233f      	movs	r3, #63	@ 0x3f
 80108ca:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 80108ce:	230f      	movs	r3, #15
 80108d0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80108d4:	f107 0310 	add.w	r3, r7, #16
 80108d8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80108dc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80108e0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80108e4:	f107 030f 	add.w	r3, r7, #15
 80108e8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80108ec:	2301      	movs	r3, #1
 80108ee:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80108f2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80108f6:	2100      	movs	r1, #0
 80108f8:	4618      	mov	r0, r3
 80108fa:	f000 fa49 	bl	8010d90 <hci_send_req>
 80108fe:	4603      	mov	r3, r0
 8010900:	2b00      	cmp	r3, #0
 8010902:	da01      	bge.n	8010908 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 8010904:	23ff      	movs	r3, #255	@ 0xff
 8010906:	e004      	b.n	8010912 <aci_hal_set_tx_power_level+0xc4>
  return status;
 8010908:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801090c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010910:	781b      	ldrb	r3, [r3, #0]
}
 8010912:	4618      	mov	r0, r3
 8010914:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8010918:	46bd      	mov	sp, r7
 801091a:	bd80      	pop	{r7, pc}

0801091c <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 801091c:	b580      	push	{r7, lr}
 801091e:	b088      	sub	sp, #32
 8010920:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8010922:	2300      	movs	r3, #0
 8010924:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010926:	f107 0308 	add.w	r3, r7, #8
 801092a:	2218      	movs	r2, #24
 801092c:	2100      	movs	r1, #0
 801092e:	4618      	mov	r0, r3
 8010930:	f000 fd62 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x03;
 8010934:	2303      	movs	r3, #3
 8010936:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 8010938:	2303      	movs	r3, #3
 801093a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 801093c:	1dfb      	adds	r3, r7, #7
 801093e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8010940:	2301      	movs	r3, #1
 8010942:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010944:	f107 0308 	add.w	r3, r7, #8
 8010948:	2100      	movs	r1, #0
 801094a:	4618      	mov	r0, r3
 801094c:	f000 fa20 	bl	8010d90 <hci_send_req>
 8010950:	4603      	mov	r3, r0
 8010952:	2b00      	cmp	r3, #0
 8010954:	da01      	bge.n	801095a <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 8010956:	23ff      	movs	r3, #255	@ 0xff
 8010958:	e000      	b.n	801095c <hci_reset+0x40>
  return status;
 801095a:	79fb      	ldrb	r3, [r7, #7]
}
 801095c:	4618      	mov	r0, r3
 801095e:	3720      	adds	r7, #32
 8010960:	46bd      	mov	sp, r7
 8010962:	bd80      	pop	{r7, pc}

08010964 <hci_le_read_phy>:
}

tBleStatus hci_le_read_phy( uint16_t Connection_Handle,
                            uint8_t* TX_PHY,
                            uint8_t* RX_PHY )
{
 8010964:	b580      	push	{r7, lr}
 8010966:	b0ce      	sub	sp, #312	@ 0x138
 8010968:	af00      	add	r7, sp, #0
 801096a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801096e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8010972:	6019      	str	r1, [r3, #0]
 8010974:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010978:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 801097c:	601a      	str	r2, [r3, #0]
 801097e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010982:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8010986:	4602      	mov	r2, r0
 8010988:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_read_phy_cp0 *cp0 = (hci_le_read_phy_cp0*)(cmd_buffer);
 801098a:	f107 0318 	add.w	r3, r7, #24
 801098e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  hci_le_read_phy_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8010992:	f107 0310 	add.w	r3, r7, #16
 8010996:	2205      	movs	r2, #5
 8010998:	2100      	movs	r1, #0
 801099a:	4618      	mov	r0, r3
 801099c:	f000 fd2c 	bl	80113f8 <Osal_MemSet>
  int index_input = 0;
 80109a0:	2300      	movs	r3, #0
 80109a2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Connection_Handle = Connection_Handle;
 80109a6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80109aa:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80109ae:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80109b2:	8812      	ldrh	r2, [r2, #0]
 80109b4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80109b6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80109ba:	3302      	adds	r3, #2
 80109bc:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80109c0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80109c4:	2218      	movs	r2, #24
 80109c6:	2100      	movs	r1, #0
 80109c8:	4618      	mov	r0, r3
 80109ca:	f000 fd15 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x08;
 80109ce:	2308      	movs	r3, #8
 80109d0:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x030;
 80109d4:	2330      	movs	r3, #48	@ 0x30
 80109d6:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 80109da:	f107 0318 	add.w	r3, r7, #24
 80109de:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 80109e2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80109e6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 80109ea:	f107 0310 	add.w	r3, r7, #16
 80109ee:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 80109f2:	2305      	movs	r3, #5
 80109f4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 80109f8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80109fc:	2100      	movs	r1, #0
 80109fe:	4618      	mov	r0, r3
 8010a00:	f000 f9c6 	bl	8010d90 <hci_send_req>
 8010a04:	4603      	mov	r3, r0
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	da01      	bge.n	8010a0e <hci_le_read_phy+0xaa>
    return BLE_STATUS_TIMEOUT;
 8010a0a:	23ff      	movs	r3, #255	@ 0xff
 8010a0c:	e023      	b.n	8010a56 <hci_le_read_phy+0xf2>
  if ( resp.Status )
 8010a0e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010a12:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8010a16:	781b      	ldrb	r3, [r3, #0]
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d005      	beq.n	8010a28 <hci_le_read_phy+0xc4>
    return resp.Status;
 8010a1c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010a20:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8010a24:	781b      	ldrb	r3, [r3, #0]
 8010a26:	e016      	b.n	8010a56 <hci_le_read_phy+0xf2>
  *TX_PHY = resp.TX_PHY;
 8010a28:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010a2c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8010a30:	78da      	ldrb	r2, [r3, #3]
 8010a32:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010a36:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8010a3a:	681b      	ldr	r3, [r3, #0]
 8010a3c:	701a      	strb	r2, [r3, #0]
  *RX_PHY = resp.RX_PHY;
 8010a3e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010a42:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8010a46:	791a      	ldrb	r2, [r3, #4]
 8010a48:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010a4c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8010a50:	681b      	ldr	r3, [r3, #0]
 8010a52:	701a      	strb	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8010a54:	2300      	movs	r3, #0
}
 8010a56:	4618      	mov	r0, r3
 8010a58:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8010a5c:	46bd      	mov	sp, r7
 8010a5e:	bd80      	pop	{r7, pc}

08010a60 <hci_le_set_default_phy>:

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 8010a60:	b590      	push	{r4, r7, lr}
 8010a62:	b0cd      	sub	sp, #308	@ 0x134
 8010a64:	af00      	add	r7, sp, #0
 8010a66:	4604      	mov	r4, r0
 8010a68:	4608      	mov	r0, r1
 8010a6a:	4611      	mov	r1, r2
 8010a6c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010a70:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8010a74:	4622      	mov	r2, r4
 8010a76:	701a      	strb	r2, [r3, #0]
 8010a78:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010a7c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8010a80:	4602      	mov	r2, r0
 8010a82:	701a      	strb	r2, [r3, #0]
 8010a84:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010a88:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8010a8c:	460a      	mov	r2, r1
 8010a8e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 8010a90:	f107 0310 	add.w	r3, r7, #16
 8010a94:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8010a98:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010a9c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010aa0:	2200      	movs	r2, #0
 8010aa2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8010aa4:	2300      	movs	r3, #0
 8010aa6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 8010aaa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010aae:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010ab2:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8010ab6:	7812      	ldrb	r2, [r2, #0]
 8010ab8:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8010aba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010abe:	3301      	adds	r3, #1
 8010ac0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 8010ac4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010ac8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010acc:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8010ad0:	7812      	ldrb	r2, [r2, #0]
 8010ad2:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8010ad4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010ad8:	3301      	adds	r3, #1
 8010ada:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 8010ade:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010ae2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010ae6:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8010aea:	7812      	ldrb	r2, [r2, #0]
 8010aec:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8010aee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010af2:	3301      	adds	r3, #1
 8010af4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010af8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010afc:	2218      	movs	r2, #24
 8010afe:	2100      	movs	r1, #0
 8010b00:	4618      	mov	r0, r3
 8010b02:	f000 fc79 	bl	80113f8 <Osal_MemSet>
  rq.ogf = 0x08;
 8010b06:	2308      	movs	r3, #8
 8010b08:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 8010b0c:	2331      	movs	r3, #49	@ 0x31
 8010b0e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8010b12:	f107 0310 	add.w	r3, r7, #16
 8010b16:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8010b1a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010b1e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8010b22:	f107 030f 	add.w	r3, r7, #15
 8010b26:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8010b2a:	2301      	movs	r3, #1
 8010b2c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010b30:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010b34:	2100      	movs	r1, #0
 8010b36:	4618      	mov	r0, r3
 8010b38:	f000 f92a 	bl	8010d90 <hci_send_req>
 8010b3c:	4603      	mov	r3, r0
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	da01      	bge.n	8010b46 <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 8010b42:	23ff      	movs	r3, #255	@ 0xff
 8010b44:	e004      	b.n	8010b50 <hci_le_set_default_phy+0xf0>
  return status;
 8010b46:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010b4a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010b4e:	781b      	ldrb	r3, [r3, #0]
}
 8010b50:	4618      	mov	r0, r3
 8010b52:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8010b56:	46bd      	mov	sp, r7
 8010b58:	bd90      	pop	{r4, r7, pc}

08010b5a <DbgTraceGetFileName>:
 * @param  *fullPath Fullpath string (path + filename)
 * @retval char* Pointer on filename string
 */

const char *DbgTraceGetFileName(const char *fullpath)
{
 8010b5a:	b580      	push	{r7, lr}
 8010b5c:	b084      	sub	sp, #16
 8010b5e:	af00      	add	r7, sp, #0
 8010b60:	6078      	str	r0, [r7, #4]
  const char *ret = fullpath;
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	60fb      	str	r3, [r7, #12]

  if (strrchr(fullpath, '\\') != NULL)
 8010b66:	215c      	movs	r1, #92	@ 0x5c
 8010b68:	6878      	ldr	r0, [r7, #4]
 8010b6a:	f003 facb 	bl	8014104 <strrchr>
 8010b6e:	4603      	mov	r3, r0
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	d007      	beq.n	8010b84 <DbgTraceGetFileName+0x2a>
  {
    ret = strrchr(fullpath, '\\') + 1;
 8010b74:	215c      	movs	r1, #92	@ 0x5c
 8010b76:	6878      	ldr	r0, [r7, #4]
 8010b78:	f003 fac4 	bl	8014104 <strrchr>
 8010b7c:	4603      	mov	r3, r0
 8010b7e:	3301      	adds	r3, #1
 8010b80:	60fb      	str	r3, [r7, #12]
 8010b82:	e00d      	b.n	8010ba0 <DbgTraceGetFileName+0x46>
  }
  else if (strrchr(fullpath, '/') != NULL)
 8010b84:	212f      	movs	r1, #47	@ 0x2f
 8010b86:	6878      	ldr	r0, [r7, #4]
 8010b88:	f003 fabc 	bl	8014104 <strrchr>
 8010b8c:	4603      	mov	r3, r0
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	d006      	beq.n	8010ba0 <DbgTraceGetFileName+0x46>
  {
    ret = strrchr(fullpath, '/') + 1;
 8010b92:	212f      	movs	r1, #47	@ 0x2f
 8010b94:	6878      	ldr	r0, [r7, #4]
 8010b96:	f003 fab5 	bl	8014104 <strrchr>
 8010b9a:	4603      	mov	r3, r0
 8010b9c:	3301      	adds	r3, #1
 8010b9e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8010ba0:	68fb      	ldr	r3, [r7, #12]
}
 8010ba2:	4618      	mov	r0, r3
 8010ba4:	3710      	adds	r7, #16
 8010ba6:	46bd      	mov	sp, r7
 8010ba8:	bd80      	pop	{r7, pc}
	...

08010bac <DbgTraceInit>:
#endif
}
#endif

void DbgTraceInit( void )
{
 8010bac:	b580      	push	{r7, lr}
 8010bae:	b082      	sub	sp, #8
 8010bb0:	af02      	add	r7, sp, #8
#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 ))
  DbgOutputInit();
 8010bb2:	f7f0 faa2 	bl	80010fa <DbgOutputInit>
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  CircularQueue_Init(&MsgDbgTraceQueue, MsgDbgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE, 0, CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG);
 8010bb6:	2302      	movs	r3, #2
 8010bb8:	9300      	str	r3, [sp, #0]
 8010bba:	2300      	movs	r3, #0
 8010bbc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8010bc0:	4903      	ldr	r1, [pc, #12]	@ (8010bd0 <DbgTraceInit+0x24>)
 8010bc2:	4804      	ldr	r0, [pc, #16]	@ (8010bd4 <DbgTraceInit+0x28>)
 8010bc4:	f000 ff38 	bl	8011a38 <CircularQueue_Init>
#endif 
#endif
  return;
 8010bc8:	bf00      	nop
}
 8010bca:	46bd      	mov	sp, r7
 8010bcc:	bd80      	pop	{r7, pc}
 8010bce:	bf00      	nop
 8010bd0:	20001394 	.word	0x20001394
 8010bd4:	20001374 	.word	0x20001374

08010bd8 <_write>:
{
  return ( DbgTraceWrite(handle, buf, bufSize) );
}
*/
int _write(int fd, char *ptr, int len)
{
 8010bd8:	b580      	push	{r7, lr}
 8010bda:	b084      	sub	sp, #16
 8010bdc:	af00      	add	r7, sp, #0
 8010bde:	60f8      	str	r0, [r7, #12]
 8010be0:	60b9      	str	r1, [r7, #8]
 8010be2:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (unsigned char*)ptr, len, HAL_MAX_DELAY);
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	b29a      	uxth	r2, r3
 8010be8:	f04f 33ff 	mov.w	r3, #4294967295
 8010bec:	68b9      	ldr	r1, [r7, #8]
 8010bee:	4804      	ldr	r0, [pc, #16]	@ (8010c00 <_write+0x28>)
 8010bf0:	f7fd fb58 	bl	800e2a4 <HAL_UART_Transmit>
	return len;
 8010bf4:	687b      	ldr	r3, [r7, #4]
}
 8010bf6:	4618      	mov	r0, r3
 8010bf8:	3710      	adds	r7, #16
 8010bfa:	46bd      	mov	sp, r7
 8010bfc:	bd80      	pop	{r7, pc}
 8010bfe:	bf00      	nop
 8010c00:	20000664 	.word	0x20000664

08010c04 <DIS_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void DIS_Init(void)
{
 8010c04:	b580      	push	{r7, lr}
 8010c06:	b088      	sub	sp, #32
 8010c08:	af06      	add	r7, sp, #24
  uint16_t uuid;
  tBleStatus hciCmdResult;

  memset ( &DIS_Context, 0, sizeof(DIS_Context_t) );
 8010c0a:	2204      	movs	r2, #4
 8010c0c:	2100      	movs	r1, #0
 8010c0e:	4816      	ldr	r0, [pc, #88]	@ (8010c68 <DIS_Init+0x64>)
 8010c10:	f003 fa70 	bl	80140f4 <memset>
   */

  /**
   *  Add Device Information Service
   */
  uuid = DEVICE_INFORMATION_SERVICE_UUID;
 8010c14:	f641 030a 	movw	r3, #6154	@ 0x180a
 8010c18:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_service(UUID_TYPE_16,
 8010c1a:	1d39      	adds	r1, r7, #4
 8010c1c:	4b12      	ldr	r3, [pc, #72]	@ (8010c68 <DIS_Init+0x64>)
 8010c1e:	9300      	str	r3, [sp, #0]
 8010c20:	2303      	movs	r3, #3
 8010c22:	2201      	movs	r2, #1
 8010c24:	2001      	movs	r0, #1
 8010c26:	f7ff fa04 	bl	8010032 <aci_gatt_add_service>
 8010c2a:	4603      	mov	r3, r0
 8010c2c:	71fb      	strb	r3, [r7, #7]

#if (BLE_CFG_DIS_MANUFACTURER_NAME_STRING != 0)
  /**
   *  Add Manufacturer Name String Characteristic
   */
  uuid = MANUFACTURER_NAME_UUID;
 8010c2e:	f642 2329 	movw	r3, #10793	@ 0x2a29
 8010c32:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_char(DIS_Context.DeviceInformationSvcHdle,
 8010c34:	4b0c      	ldr	r3, [pc, #48]	@ (8010c68 <DIS_Init+0x64>)
 8010c36:	8818      	ldrh	r0, [r3, #0]
 8010c38:	1d3a      	adds	r2, r7, #4
 8010c3a:	4b0c      	ldr	r3, [pc, #48]	@ (8010c6c <DIS_Init+0x68>)
 8010c3c:	9305      	str	r3, [sp, #20]
 8010c3e:	2301      	movs	r3, #1
 8010c40:	9304      	str	r3, [sp, #16]
 8010c42:	230a      	movs	r3, #10
 8010c44:	9303      	str	r3, [sp, #12]
 8010c46:	2300      	movs	r3, #0
 8010c48:	9302      	str	r3, [sp, #8]
 8010c4a:	2300      	movs	r3, #0
 8010c4c:	9301      	str	r3, [sp, #4]
 8010c4e:	2302      	movs	r3, #2
 8010c50:	9300      	str	r3, [sp, #0]
 8010c52:	2320      	movs	r3, #32
 8010c54:	2101      	movs	r1, #1
 8010c56:	f7ff fac2 	bl	80101de <aci_gatt_add_char>
 8010c5a:	4603      	mov	r3, r0
 8010c5c:	71fb      	strb	r3, [r7, #7]
    BLE_DBG_DIS_MSG ("FAILED to add PNP ID Characteristic, Error: %02X !!\n", 
                hciCmdResult);
  }
#endif
      
  return;
 8010c5e:	bf00      	nop
}
 8010c60:	3708      	adds	r7, #8
 8010c62:	46bd      	mov	sp, r7
 8010c64:	bd80      	pop	{r7, pc}
 8010c66:	bf00      	nop
 8010c68:	200003ec 	.word	0x200003ec
 8010c6c:	200003ee 	.word	0x200003ee

08010c70 <DIS_UpdateChar>:
 * @brief  Characteristic update
 * @param  UUID: UUID of the characteristic
 * @retval None
 */
tBleStatus DIS_UpdateChar(uint16_t UUID, DIS_Data_t *pPData)
{
 8010c70:	b580      	push	{r7, lr}
 8010c72:	b086      	sub	sp, #24
 8010c74:	af02      	add	r7, sp, #8
 8010c76:	4603      	mov	r3, r0
 8010c78:	6039      	str	r1, [r7, #0]
 8010c7a:	80fb      	strh	r3, [r7, #6]
  tBleStatus return_value;

  switch(UUID)
 8010c7c:	88fb      	ldrh	r3, [r7, #6]
 8010c7e:	f642 2229 	movw	r2, #10793	@ 0x2a29
 8010c82:	4293      	cmp	r3, r2
 8010c84:	d10f      	bne.n	8010ca6 <DIS_UpdateChar+0x36>
  {
#if (BLE_CFG_DIS_MANUFACTURER_NAME_STRING != 0)
    case MANUFACTURER_NAME_UUID:
      return_value = aci_gatt_update_char_value(DIS_Context.DeviceInformationSvcHdle,
 8010c86:	4b0c      	ldr	r3, [pc, #48]	@ (8010cb8 <DIS_UpdateChar+0x48>)
 8010c88:	8818      	ldrh	r0, [r3, #0]
 8010c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8010cb8 <DIS_UpdateChar+0x48>)
 8010c8c:	8859      	ldrh	r1, [r3, #2]
 8010c8e:	683b      	ldr	r3, [r7, #0]
 8010c90:	791a      	ldrb	r2, [r3, #4]
                                                DIS_Context.ManufacturerNameStringCharHdle,
                                                0,
                                                pPData->Length,
                                                (uint8_t *)pPData->pPayload);
 8010c92:	683b      	ldr	r3, [r7, #0]
 8010c94:	681b      	ldr	r3, [r3, #0]
      return_value = aci_gatt_update_char_value(DIS_Context.DeviceInformationSvcHdle,
 8010c96:	9300      	str	r3, [sp, #0]
 8010c98:	4613      	mov	r3, r2
 8010c9a:	2200      	movs	r2, #0
 8010c9c:	f7ff fba7 	bl	80103ee <aci_gatt_update_char_value>
 8010ca0:	4603      	mov	r3, r0
 8010ca2:	73fb      	strb	r3, [r7, #15]
      break;
 8010ca4:	e002      	b.n	8010cac <DIS_UpdateChar+0x3c>
                                                (uint8_t *)pPData->pPayload);
      break;
#endif

    default:
      return_value = BLE_STATUS_ERROR;
 8010ca6:	2397      	movs	r3, #151	@ 0x97
 8010ca8:	73fb      	strb	r3, [r7, #15]
      break;
 8010caa:	bf00      	nop
  }

  return return_value;
 8010cac:	7bfb      	ldrb	r3, [r7, #15]
}/* end DIS_UpdateChar() */
 8010cae:	4618      	mov	r0, r3
 8010cb0:	3710      	adds	r7, #16
 8010cb2:	46bd      	mov	sp, r7
 8010cb4:	bd80      	pop	{r7, pc}
 8010cb6:	bf00      	nop
 8010cb8:	200003ec 	.word	0x200003ec

08010cbc <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8010cbc:	b580      	push	{r7, lr}
 8010cbe:	b082      	sub	sp, #8
 8010cc0:	af00      	add	r7, sp, #0
 8010cc2:	6078      	str	r0, [r7, #4]
 8010cc4:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8010cc6:	683b      	ldr	r3, [r7, #0]
 8010cc8:	685b      	ldr	r3, [r3, #4]
 8010cca:	4a08      	ldr	r2, [pc, #32]	@ (8010cec <hci_init+0x30>)
 8010ccc:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 8010cce:	4a08      	ldr	r2, [pc, #32]	@ (8010cf0 <hci_init+0x34>)
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 8010cd4:	4806      	ldr	r0, [pc, #24]	@ (8010cf0 <hci_init+0x34>)
 8010cd6:	f000 f979 	bl	8010fcc <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8010cda:	683b      	ldr	r3, [r7, #0]
 8010cdc:	681b      	ldr	r3, [r3, #0]
 8010cde:	4618      	mov	r0, r3
 8010ce0:	f000 f8da 	bl	8010e98 <TlInit>

  return;
 8010ce4:	bf00      	nop
}
 8010ce6:	3708      	adds	r7, #8
 8010ce8:	46bd      	mov	sp, r7
 8010cea:	bd80      	pop	{r7, pc}
 8010cec:	200023bc 	.word	0x200023bc
 8010cf0:	20002394 	.word	0x20002394

08010cf4 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8010cf4:	b580      	push	{r7, lr}
 8010cf6:	b084      	sub	sp, #16
 8010cf8:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8010cfa:	4822      	ldr	r0, [pc, #136]	@ (8010d84 <hci_user_evt_proc+0x90>)
 8010cfc:	f000 fdee 	bl	80118dc <LST_is_empty>
 8010d00:	4603      	mov	r3, r0
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	d12b      	bne.n	8010d5e <hci_user_evt_proc+0x6a>
 8010d06:	4b20      	ldr	r3, [pc, #128]	@ (8010d88 <hci_user_evt_proc+0x94>)
 8010d08:	781b      	ldrb	r3, [r3, #0]
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	d027      	beq.n	8010d5e <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8010d0e:	f107 030c 	add.w	r3, r7, #12
 8010d12:	4619      	mov	r1, r3
 8010d14:	481b      	ldr	r0, [pc, #108]	@ (8010d84 <hci_user_evt_proc+0x90>)
 8010d16:	f000 fe70 	bl	80119fa <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 8010d1a:	4b1c      	ldr	r3, [pc, #112]	@ (8010d8c <hci_user_evt_proc+0x98>)
 8010d1c:	69db      	ldr	r3, [r3, #28]
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d00c      	beq.n	8010d3c <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8010d22:	68fb      	ldr	r3, [r7, #12]
 8010d24:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 8010d26:	2301      	movs	r3, #1
 8010d28:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 8010d2a:	4b18      	ldr	r3, [pc, #96]	@ (8010d8c <hci_user_evt_proc+0x98>)
 8010d2c:	69db      	ldr	r3, [r3, #28]
 8010d2e:	1d3a      	adds	r2, r7, #4
 8010d30:	4610      	mov	r0, r2
 8010d32:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 8010d34:	793a      	ldrb	r2, [r7, #4]
 8010d36:	4b14      	ldr	r3, [pc, #80]	@ (8010d88 <hci_user_evt_proc+0x94>)
 8010d38:	701a      	strb	r2, [r3, #0]
 8010d3a:	e002      	b.n	8010d42 <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8010d3c:	4b12      	ldr	r3, [pc, #72]	@ (8010d88 <hci_user_evt_proc+0x94>)
 8010d3e:	2201      	movs	r2, #1
 8010d40:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 8010d42:	4b11      	ldr	r3, [pc, #68]	@ (8010d88 <hci_user_evt_proc+0x94>)
 8010d44:	781b      	ldrb	r3, [r3, #0]
 8010d46:	2b00      	cmp	r3, #0
 8010d48:	d004      	beq.n	8010d54 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 8010d4a:	68fb      	ldr	r3, [r7, #12]
 8010d4c:	4618      	mov	r0, r3
 8010d4e:	f001 fc55 	bl	80125fc <TL_MM_EvtDone>
 8010d52:	e004      	b.n	8010d5e <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8010d54:	68fb      	ldr	r3, [r7, #12]
 8010d56:	4619      	mov	r1, r3
 8010d58:	480a      	ldr	r0, [pc, #40]	@ (8010d84 <hci_user_evt_proc+0x90>)
 8010d5a:	f000 fde1 	bl	8011920 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8010d5e:	4809      	ldr	r0, [pc, #36]	@ (8010d84 <hci_user_evt_proc+0x90>)
 8010d60:	f000 fdbc 	bl	80118dc <LST_is_empty>
 8010d64:	4603      	mov	r3, r0
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d107      	bne.n	8010d7a <hci_user_evt_proc+0x86>
 8010d6a:	4b07      	ldr	r3, [pc, #28]	@ (8010d88 <hci_user_evt_proc+0x94>)
 8010d6c:	781b      	ldrb	r3, [r3, #0]
 8010d6e:	2b00      	cmp	r3, #0
 8010d70:	d003      	beq.n	8010d7a <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 8010d72:	4804      	ldr	r0, [pc, #16]	@ (8010d84 <hci_user_evt_proc+0x90>)
 8010d74:	f7f3 fff5 	bl	8004d62 <hci_notify_asynch_evt>
  }


  return;
 8010d78:	bf00      	nop
 8010d7a:	bf00      	nop
}
 8010d7c:	3710      	adds	r7, #16
 8010d7e:	46bd      	mov	sp, r7
 8010d80:	bd80      	pop	{r7, pc}
 8010d82:	bf00      	nop
 8010d84:	200003f4 	.word	0x200003f4
 8010d88:	20000400 	.word	0x20000400
 8010d8c:	20002394 	.word	0x20002394

08010d90 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 8010d90:	b580      	push	{r7, lr}
 8010d92:	b088      	sub	sp, #32
 8010d94:	af00      	add	r7, sp, #0
 8010d96:	6078      	str	r0, [r7, #4]
 8010d98:	460b      	mov	r3, r1
 8010d9a:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 8010d9c:	2000      	movs	r0, #0
 8010d9e:	f000 f8d1 	bl	8010f44 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 8010da2:	2300      	movs	r3, #0
 8010da4:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	885b      	ldrh	r3, [r3, #2]
 8010daa:	b21b      	sxth	r3, r3
 8010dac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010db0:	b21a      	sxth	r2, r3
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	881b      	ldrh	r3, [r3, #0]
 8010db6:	029b      	lsls	r3, r3, #10
 8010db8:	b21b      	sxth	r3, r3
 8010dba:	4313      	orrs	r3, r2
 8010dbc:	b21b      	sxth	r3, r3
 8010dbe:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 8010dc0:	4b33      	ldr	r3, [pc, #204]	@ (8010e90 <hci_send_req+0x100>)
 8010dc2:	2201      	movs	r2, #1
 8010dc4:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	68db      	ldr	r3, [r3, #12]
 8010dca:	b2d9      	uxtb	r1, r3
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	689a      	ldr	r2, [r3, #8]
 8010dd0:	8bbb      	ldrh	r3, [r7, #28]
 8010dd2:	4618      	mov	r0, r3
 8010dd4:	f000 f890 	bl	8010ef8 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 8010dd8:	e04e      	b.n	8010e78 <hci_send_req+0xe8>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 8010dda:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 8010dde:	f7f3 ffd7 	bl	8004d90 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8010de2:	e043      	b.n	8010e6c <hci_send_req+0xdc>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 8010de4:	f107 030c 	add.w	r3, r7, #12
 8010de8:	4619      	mov	r1, r3
 8010dea:	482a      	ldr	r0, [pc, #168]	@ (8010e94 <hci_send_req+0x104>)
 8010dec:	f000 fe05 	bl	80119fa <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 8010df0:	68fb      	ldr	r3, [r7, #12]
 8010df2:	7a5b      	ldrb	r3, [r3, #9]
 8010df4:	2b0f      	cmp	r3, #15
 8010df6:	d114      	bne.n	8010e22 <hci_send_req+0x92>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 8010df8:	68fb      	ldr	r3, [r7, #12]
 8010dfa:	330b      	adds	r3, #11
 8010dfc:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 8010dfe:	693b      	ldr	r3, [r7, #16]
 8010e00:	885b      	ldrh	r3, [r3, #2]
 8010e02:	b29b      	uxth	r3, r3
 8010e04:	8bba      	ldrh	r2, [r7, #28]
 8010e06:	429a      	cmp	r2, r3
 8010e08:	d104      	bne.n	8010e14 <hci_send_req+0x84>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	691b      	ldr	r3, [r3, #16]
 8010e0e:	693a      	ldr	r2, [r7, #16]
 8010e10:	7812      	ldrb	r2, [r2, #0]
 8010e12:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 8010e14:	693b      	ldr	r3, [r7, #16]
 8010e16:	785b      	ldrb	r3, [r3, #1]
 8010e18:	2b00      	cmp	r3, #0
 8010e1a:	d027      	beq.n	8010e6c <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8010e1c:	2301      	movs	r3, #1
 8010e1e:	77fb      	strb	r3, [r7, #31]
 8010e20:	e024      	b.n	8010e6c <hci_send_req+0xdc>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 8010e22:	68fb      	ldr	r3, [r7, #12]
 8010e24:	330b      	adds	r3, #11
 8010e26:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 8010e28:	69bb      	ldr	r3, [r7, #24]
 8010e2a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8010e2e:	b29b      	uxth	r3, r3
 8010e30:	8bba      	ldrh	r2, [r7, #28]
 8010e32:	429a      	cmp	r2, r3
 8010e34:	d114      	bne.n	8010e60 <hci_send_req+0xd0>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 8010e36:	68fb      	ldr	r3, [r7, #12]
 8010e38:	7a9b      	ldrb	r3, [r3, #10]
 8010e3a:	3b03      	subs	r3, #3
 8010e3c:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	695a      	ldr	r2, [r3, #20]
 8010e42:	7dfb      	ldrb	r3, [r7, #23]
 8010e44:	429a      	cmp	r2, r3
 8010e46:	bfa8      	it	ge
 8010e48:	461a      	movge	r2, r3
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 8010e4e:	687b      	ldr	r3, [r7, #4]
 8010e50:	6918      	ldr	r0, [r3, #16]
 8010e52:	69bb      	ldr	r3, [r7, #24]
 8010e54:	1cd9      	adds	r1, r3, #3
 8010e56:	687b      	ldr	r3, [r7, #4]
 8010e58:	695b      	ldr	r3, [r3, #20]
 8010e5a:	461a      	mov	r2, r3
 8010e5c:	f003 f9ef 	bl	801423e <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 8010e60:	69bb      	ldr	r3, [r7, #24]
 8010e62:	781b      	ldrb	r3, [r3, #0]
 8010e64:	2b00      	cmp	r3, #0
 8010e66:	d001      	beq.n	8010e6c <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8010e68:	2301      	movs	r3, #1
 8010e6a:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8010e6c:	4809      	ldr	r0, [pc, #36]	@ (8010e94 <hci_send_req+0x104>)
 8010e6e:	f000 fd35 	bl	80118dc <LST_is_empty>
 8010e72:	4603      	mov	r3, r0
 8010e74:	2b00      	cmp	r3, #0
 8010e76:	d0b5      	beq.n	8010de4 <hci_send_req+0x54>
  while(local_cmd_status == HCI_TL_CmdBusy)
 8010e78:	7ffb      	ldrb	r3, [r7, #31]
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	d0ad      	beq.n	8010dda <hci_send_req+0x4a>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 8010e7e:	2001      	movs	r0, #1
 8010e80:	f000 f860 	bl	8010f44 <NotifyCmdStatus>

  return 0;
 8010e84:	2300      	movs	r3, #0
}
 8010e86:	4618      	mov	r0, r3
 8010e88:	3720      	adds	r7, #32
 8010e8a:	46bd      	mov	sp, r7
 8010e8c:	bd80      	pop	{r7, pc}
 8010e8e:	bf00      	nop
 8010e90:	200023c0 	.word	0x200023c0
 8010e94:	200023b4 	.word	0x200023b4

08010e98 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8010e98:	b580      	push	{r7, lr}
 8010e9a:	b086      	sub	sp, #24
 8010e9c:	af00      	add	r7, sp, #0
 8010e9e:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 8010ea0:	480f      	ldr	r0, [pc, #60]	@ (8010ee0 <TlInit+0x48>)
 8010ea2:	f000 fd0b 	bl	80118bc <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 8010ea6:	4a0f      	ldr	r2, [pc, #60]	@ (8010ee4 <TlInit+0x4c>)
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 8010eac:	480e      	ldr	r0, [pc, #56]	@ (8010ee8 <TlInit+0x50>)
 8010eae:	f000 fd05 	bl	80118bc <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8010eb2:	4b0e      	ldr	r3, [pc, #56]	@ (8010eec <TlInit+0x54>)
 8010eb4:	2201      	movs	r2, #1
 8010eb6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 8010eb8:	4b0d      	ldr	r3, [pc, #52]	@ (8010ef0 <TlInit+0x58>)
 8010eba:	681b      	ldr	r3, [r3, #0]
 8010ebc:	2b00      	cmp	r3, #0
 8010ebe:	d00a      	beq.n	8010ed6 <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 8010ec4:	4b0b      	ldr	r3, [pc, #44]	@ (8010ef4 <TlInit+0x5c>)
 8010ec6:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 8010ec8:	4b09      	ldr	r3, [pc, #36]	@ (8010ef0 <TlInit+0x58>)
 8010eca:	681b      	ldr	r3, [r3, #0]
 8010ecc:	f107 0208 	add.w	r2, r7, #8
 8010ed0:	4610      	mov	r0, r2
 8010ed2:	4798      	blx	r3
  }

  return;
 8010ed4:	bf00      	nop
 8010ed6:	bf00      	nop
}
 8010ed8:	3718      	adds	r7, #24
 8010eda:	46bd      	mov	sp, r7
 8010edc:	bd80      	pop	{r7, pc}
 8010ede:	bf00      	nop
 8010ee0:	200023b4 	.word	0x200023b4
 8010ee4:	200003fc 	.word	0x200003fc
 8010ee8:	200003f4 	.word	0x200003f4
 8010eec:	20000400 	.word	0x20000400
 8010ef0:	20002394 	.word	0x20002394
 8010ef4:	08010f85 	.word	0x08010f85

08010ef8 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 8010ef8:	b580      	push	{r7, lr}
 8010efa:	b082      	sub	sp, #8
 8010efc:	af00      	add	r7, sp, #0
 8010efe:	4603      	mov	r3, r0
 8010f00:	603a      	str	r2, [r7, #0]
 8010f02:	80fb      	strh	r3, [r7, #6]
 8010f04:	460b      	mov	r3, r1
 8010f06:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 8010f08:	4b0c      	ldr	r3, [pc, #48]	@ (8010f3c <SendCmd+0x44>)
 8010f0a:	681b      	ldr	r3, [r3, #0]
 8010f0c:	88fa      	ldrh	r2, [r7, #6]
 8010f0e:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 8010f12:	4b0a      	ldr	r3, [pc, #40]	@ (8010f3c <SendCmd+0x44>)
 8010f14:	681b      	ldr	r3, [r3, #0]
 8010f16:	797a      	ldrb	r2, [r7, #5]
 8010f18:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 8010f1a:	4b08      	ldr	r3, [pc, #32]	@ (8010f3c <SendCmd+0x44>)
 8010f1c:	681b      	ldr	r3, [r3, #0]
 8010f1e:	330c      	adds	r3, #12
 8010f20:	797a      	ldrb	r2, [r7, #5]
 8010f22:	6839      	ldr	r1, [r7, #0]
 8010f24:	4618      	mov	r0, r3
 8010f26:	f003 f98a 	bl	801423e <memcpy>

  hciContext.io.Send(0,0);
 8010f2a:	4b05      	ldr	r3, [pc, #20]	@ (8010f40 <SendCmd+0x48>)
 8010f2c:	691b      	ldr	r3, [r3, #16]
 8010f2e:	2100      	movs	r1, #0
 8010f30:	2000      	movs	r0, #0
 8010f32:	4798      	blx	r3

  return;
 8010f34:	bf00      	nop
}
 8010f36:	3708      	adds	r7, #8
 8010f38:	46bd      	mov	sp, r7
 8010f3a:	bd80      	pop	{r7, pc}
 8010f3c:	200003fc 	.word	0x200003fc
 8010f40:	20002394 	.word	0x20002394

08010f44 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 8010f44:	b580      	push	{r7, lr}
 8010f46:	b082      	sub	sp, #8
 8010f48:	af00      	add	r7, sp, #0
 8010f4a:	4603      	mov	r3, r0
 8010f4c:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 8010f4e:	79fb      	ldrb	r3, [r7, #7]
 8010f50:	2b00      	cmp	r3, #0
 8010f52:	d108      	bne.n	8010f66 <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 8010f54:	4b0a      	ldr	r3, [pc, #40]	@ (8010f80 <NotifyCmdStatus+0x3c>)
 8010f56:	681b      	ldr	r3, [r3, #0]
 8010f58:	2b00      	cmp	r3, #0
 8010f5a:	d00d      	beq.n	8010f78 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 8010f5c:	4b08      	ldr	r3, [pc, #32]	@ (8010f80 <NotifyCmdStatus+0x3c>)
 8010f5e:	681b      	ldr	r3, [r3, #0]
 8010f60:	2000      	movs	r0, #0
 8010f62:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 8010f64:	e008      	b.n	8010f78 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 8010f66:	4b06      	ldr	r3, [pc, #24]	@ (8010f80 <NotifyCmdStatus+0x3c>)
 8010f68:	681b      	ldr	r3, [r3, #0]
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d004      	beq.n	8010f78 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 8010f6e:	4b04      	ldr	r3, [pc, #16]	@ (8010f80 <NotifyCmdStatus+0x3c>)
 8010f70:	681b      	ldr	r3, [r3, #0]
 8010f72:	2001      	movs	r0, #1
 8010f74:	4798      	blx	r3
  return;
 8010f76:	bf00      	nop
 8010f78:	bf00      	nop
}
 8010f7a:	3708      	adds	r7, #8
 8010f7c:	46bd      	mov	sp, r7
 8010f7e:	bd80      	pop	{r7, pc}
 8010f80:	200023bc 	.word	0x200023bc

08010f84 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 8010f84:	b580      	push	{r7, lr}
 8010f86:	b082      	sub	sp, #8
 8010f88:	af00      	add	r7, sp, #0
 8010f8a:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	7a5b      	ldrb	r3, [r3, #9]
 8010f90:	2b0f      	cmp	r3, #15
 8010f92:	d003      	beq.n	8010f9c <TlEvtReceived+0x18>
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	7a5b      	ldrb	r3, [r3, #9]
 8010f98:	2b0e      	cmp	r3, #14
 8010f9a:	d107      	bne.n	8010fac <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 8010f9c:	6879      	ldr	r1, [r7, #4]
 8010f9e:	4809      	ldr	r0, [pc, #36]	@ (8010fc4 <TlEvtReceived+0x40>)
 8010fa0:	f000 fce4 	bl	801196c <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 8010fa4:	2000      	movs	r0, #0
 8010fa6:	f7f3 fee8 	bl	8004d7a <hci_cmd_resp_release>
 8010faa:	e006      	b.n	8010fba <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 8010fac:	6879      	ldr	r1, [r7, #4]
 8010fae:	4806      	ldr	r0, [pc, #24]	@ (8010fc8 <TlEvtReceived+0x44>)
 8010fb0:	f000 fcdc 	bl	801196c <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8010fb4:	4804      	ldr	r0, [pc, #16]	@ (8010fc8 <TlEvtReceived+0x44>)
 8010fb6:	f7f3 fed4 	bl	8004d62 <hci_notify_asynch_evt>
  }

  return;
 8010fba:	bf00      	nop
}
 8010fbc:	3708      	adds	r7, #8
 8010fbe:	46bd      	mov	sp, r7
 8010fc0:	bd80      	pop	{r7, pc}
 8010fc2:	bf00      	nop
 8010fc4:	200023b4 	.word	0x200023b4
 8010fc8:	200003f4 	.word	0x200003f4

08010fcc <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 8010fcc:	b480      	push	{r7}
 8010fce:	b083      	sub	sp, #12
 8010fd0:	af00      	add	r7, sp, #0
 8010fd2:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	4a05      	ldr	r2, [pc, #20]	@ (8010fec <hci_register_io_bus+0x20>)
 8010fd8:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 8010fda:	687b      	ldr	r3, [r7, #4]
 8010fdc:	4a04      	ldr	r2, [pc, #16]	@ (8010ff0 <hci_register_io_bus+0x24>)
 8010fde:	611a      	str	r2, [r3, #16]

  return;
 8010fe0:	bf00      	nop
}
 8010fe2:	370c      	adds	r7, #12
 8010fe4:	46bd      	mov	sp, r7
 8010fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fea:	4770      	bx	lr
 8010fec:	08012375 	.word	0x08012375
 8010ff0:	080123dd 	.word	0x080123dd

08010ff4 <printArrtoHex>:
#endif
static tBleStatus Update_Char_Measurement(HRS_MeasVal_t *pMeasurement );
static SVCCTL_EvtAckStatus_t HeartRate_Event_Handler(void *Event);


void printArrtoHex(uint8_t* buf, uint16_t len){
 8010ff4:	b580      	push	{r7, lr}
 8010ff6:	b084      	sub	sp, #16
 8010ff8:	af00      	add	r7, sp, #0
 8010ffa:	6078      	str	r0, [r7, #4]
 8010ffc:	460b      	mov	r3, r1
 8010ffe:	807b      	strh	r3, [r7, #2]
    printf("Array contents in hex:\r\n");
 8011000:	4813      	ldr	r0, [pc, #76]	@ (8011050 <printArrtoHex+0x5c>)
 8011002:	f002 ff77 	bl	8013ef4 <puts>
    for (int i = 0; i < len; i++) {
 8011006:	2300      	movs	r3, #0
 8011008:	60fb      	str	r3, [r7, #12]
 801100a:	e018      	b.n	801103e <printArrtoHex+0x4a>
        printf("0x%02X ", buf[i]);
 801100c:	68fb      	ldr	r3, [r7, #12]
 801100e:	687a      	ldr	r2, [r7, #4]
 8011010:	4413      	add	r3, r2
 8011012:	781b      	ldrb	r3, [r3, #0]
 8011014:	4619      	mov	r1, r3
 8011016:	480f      	ldr	r0, [pc, #60]	@ (8011054 <printArrtoHex+0x60>)
 8011018:	f002 ff04 	bl	8013e24 <iprintf>
        if ((i + 1) % 16 == 0 || i == len - 1) {
 801101c:	68fb      	ldr	r3, [r7, #12]
 801101e:	3301      	adds	r3, #1
 8011020:	f003 030f 	and.w	r3, r3, #15
 8011024:	2b00      	cmp	r3, #0
 8011026:	d004      	beq.n	8011032 <printArrtoHex+0x3e>
 8011028:	887b      	ldrh	r3, [r7, #2]
 801102a:	3b01      	subs	r3, #1
 801102c:	68fa      	ldr	r2, [r7, #12]
 801102e:	429a      	cmp	r2, r3
 8011030:	d102      	bne.n	8011038 <printArrtoHex+0x44>
            printf("\r\n");
 8011032:	4809      	ldr	r0, [pc, #36]	@ (8011058 <printArrtoHex+0x64>)
 8011034:	f002 ff5e 	bl	8013ef4 <puts>
    for (int i = 0; i < len; i++) {
 8011038:	68fb      	ldr	r3, [r7, #12]
 801103a:	3301      	adds	r3, #1
 801103c:	60fb      	str	r3, [r7, #12]
 801103e:	887b      	ldrh	r3, [r7, #2]
 8011040:	68fa      	ldr	r2, [r7, #12]
 8011042:	429a      	cmp	r2, r3
 8011044:	dbe2      	blt.n	801100c <printArrtoHex+0x18>
        }
    }

}
 8011046:	bf00      	nop
 8011048:	bf00      	nop
 801104a:	3710      	adds	r7, #16
 801104c:	46bd      	mov	sp, r7
 801104e:	bd80      	pop	{r7, pc}
 8011050:	08017ab0 	.word	0x08017ab0
 8011054:	08017ac8 	.word	0x08017ac8
 8011058:	08017ad0 	.word	0x08017ad0

0801105c <HeartRate_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t HeartRate_Event_Handler(void *Event)
{
 801105c:	b580      	push	{r7, lr}
 801105e:	b08e      	sub	sp, #56	@ 0x38
 8011060:	af02      	add	r7, sp, #8
 8011062:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_blecore_aci *blecore_evt;
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  HRS_App_Notification_evt_t Notification;
  
  return_value = SVCCTL_EvtNotAck;
 8011064:	2300      	movs	r3, #0
 8011066:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	3301      	adds	r3, #1
 801106e:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch(event_pckt->evt)
 8011070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011072:	781b      	ldrb	r3, [r3, #0]
 8011074:	2bff      	cmp	r3, #255	@ 0xff
 8011076:	f040 808c 	bne.w	8011192 <HeartRate_Event_Handler+0x136>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 801107a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801107c:	3302      	adds	r3, #2
 801107e:	627b      	str	r3, [r7, #36]	@ 0x24
      switch(blecore_evt->ecode)
 8011080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011082:	881b      	ldrh	r3, [r3, #0]
 8011084:	b29b      	uxth	r3, r3
 8011086:	f640 4201 	movw	r2, #3073	@ 0xc01
 801108a:	4293      	cmp	r3, r2
 801108c:	d03e      	beq.n	801110c <HeartRate_Event_Handler+0xb0>
 801108e:	f640 4213 	movw	r2, #3091	@ 0xc13
 8011092:	4293      	cmp	r3, r2
 8011094:	d177      	bne.n	8011186 <HeartRate_Event_Handler+0x12a>
#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0)
        case ACI_GATT_WRITE_PERMIT_REQ_VSEVT_CODE:
        {
          aci_gatt_write_permit_req_event_rp0 * write_perm_req;

          BLE_DBG_HRS_MSG("ACI_GATT_WRITE_PERMIT_REQ_VSEVT_CODE\r\n");
 8011096:	4842      	ldr	r0, [pc, #264]	@ (80111a0 <HeartRate_Event_Handler+0x144>)
 8011098:	f7ff fd5f 	bl	8010b5a <DbgTraceGetFileName>
 801109c:	4601      	mov	r1, r0
 801109e:	237f      	movs	r3, #127	@ 0x7f
 80110a0:	4a40      	ldr	r2, [pc, #256]	@ (80111a4 <HeartRate_Event_Handler+0x148>)
 80110a2:	4841      	ldr	r0, [pc, #260]	@ (80111a8 <HeartRate_Event_Handler+0x14c>)
 80110a4:	f002 febe 	bl	8013e24 <iprintf>
 80110a8:	4840      	ldr	r0, [pc, #256]	@ (80111ac <HeartRate_Event_Handler+0x150>)
 80110aa:	f002 ff23 	bl	8013ef4 <puts>
          write_perm_req = (aci_gatt_write_permit_req_event_rp0*)blecore_evt->data;
 80110ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110b0:	3302      	adds	r3, #2
 80110b2:	623b      	str	r3, [r7, #32]

		  printArrtoHex(write_perm_req->Data, write_perm_req->Data_Length);
 80110b4:	6a3b      	ldr	r3, [r7, #32]
 80110b6:	1d5a      	adds	r2, r3, #5
 80110b8:	6a3b      	ldr	r3, [r7, #32]
 80110ba:	791b      	ldrb	r3, [r3, #4]
 80110bc:	4619      	mov	r1, r3
 80110be:	4610      	mov	r0, r2
 80110c0:	f7ff ff98 	bl	8010ff4 <printArrtoHex>

          if(write_perm_req->Attribute_Handle == (HRS_Context.ControlPointCharHdle + 1))
 80110c4:	6a3b      	ldr	r3, [r7, #32]
 80110c6:	885b      	ldrh	r3, [r3, #2]
 80110c8:	b29b      	uxth	r3, r3
 80110ca:	461a      	mov	r2, r3
 80110cc:	4b38      	ldr	r3, [pc, #224]	@ (80111b0 <HeartRate_Event_Handler+0x154>)
 80110ce:	88db      	ldrh	r3, [r3, #6]
 80110d0:	3301      	adds	r3, #1
 80110d2:	429a      	cmp	r2, r3
 80110d4:	d159      	bne.n	801118a <HeartRate_Event_Handler+0x12e>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 80110d6:	2301      	movs	r3, #1
 80110d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

//            if (write_perm_req->Data[0] == HRS_CNTL_POINT_RESET_ENERGY_EXPENDED)
            {
              /* received a correct value for HRM control point char */
              aci_gatt_write_resp(write_perm_req->Connection_Handle,
 80110dc:	6a3b      	ldr	r3, [r7, #32]
 80110de:	881b      	ldrh	r3, [r3, #0]
 80110e0:	b298      	uxth	r0, r3
 80110e2:	6a3b      	ldr	r3, [r7, #32]
 80110e4:	885b      	ldrh	r3, [r3, #2]
 80110e6:	b299      	uxth	r1, r3
 80110e8:	6a3b      	ldr	r3, [r7, #32]
 80110ea:	791b      	ldrb	r3, [r3, #4]
                                      write_perm_req->Attribute_Handle,
                                      0x00, /* write_status = 0 (no error))*/
                                      (uint8_t)HRS_CNTL_POINT_VALUE_IS_SUPPORTED, /* err_code */
                                      write_perm_req->Data_Length,
                                      (uint8_t *)&write_perm_req->Data[0]);
 80110ec:	6a3a      	ldr	r2, [r7, #32]
 80110ee:	3205      	adds	r2, #5
              aci_gatt_write_resp(write_perm_req->Connection_Handle,
 80110f0:	9201      	str	r2, [sp, #4]
 80110f2:	9300      	str	r3, [sp, #0]
 80110f4:	2300      	movs	r3, #0
 80110f6:	2200      	movs	r2, #0
 80110f8:	f7ff fa77 	bl	80105ea <aci_gatt_write_resp>

              /**
               * Notify the application to Reset The Energy Expended Value
               */
              Notification.HRS_Evt_Opcode = HRS_RESET_ENERGY_EXPENDED_EVT;
 80110fc:	2300      	movs	r3, #0
 80110fe:	733b      	strb	r3, [r7, #12]
              HRS_Notification(&Notification);
 8011100:	f107 030c 	add.w	r3, r7, #12
 8011104:	4618      	mov	r0, r3
 8011106:	f7f3 fe99 	bl	8004e3c <HRS_Notification>
                                      (uint8_t *)&write_perm_req->Data[0]);
            }
#endif
          }
        }
        break;
 801110a:	e03e      	b.n	801118a <HeartRate_Event_Handler+0x12e>
#endif

        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
        {
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 801110c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801110e:	3302      	adds	r3, #2
 8011110:	61fb      	str	r3, [r7, #28]
          if(attribute_modified->Attr_Handle == (HRS_Context.HeartRatemeasurementCharHdle + 2))
 8011112:	69fb      	ldr	r3, [r7, #28]
 8011114:	885b      	ldrh	r3, [r3, #2]
 8011116:	b29b      	uxth	r3, r3
 8011118:	461a      	mov	r2, r3
 801111a:	4b25      	ldr	r3, [pc, #148]	@ (80111b0 <HeartRate_Event_Handler+0x154>)
 801111c:	885b      	ldrh	r3, [r3, #2]
 801111e:	3302      	adds	r3, #2
 8011120:	429a      	cmp	r2, r3
 8011122:	d134      	bne.n	801118e <HeartRate_Event_Handler+0x132>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 8011124:	2301      	movs	r3, #1
 8011126:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            /**
             * Notify the application to start measurement
             */
            if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 801112a:	69fb      	ldr	r3, [r7, #28]
 801112c:	7a1b      	ldrb	r3, [r3, #8]
 801112e:	f003 0301 	and.w	r3, r3, #1
 8011132:	2b00      	cmp	r3, #0
 8011134:	d013      	beq.n	801115e <HeartRate_Event_Handler+0x102>
            {
              BLE_DBG_HRS_MSG("ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE HRS_NOTIFICATION_ENABLED\r\n");
 8011136:	481a      	ldr	r0, [pc, #104]	@ (80111a0 <HeartRate_Event_Handler+0x144>)
 8011138:	f7ff fd0f 	bl	8010b5a <DbgTraceGetFileName>
 801113c:	4601      	mov	r1, r0
 801113e:	23b5      	movs	r3, #181	@ 0xb5
 8011140:	4a18      	ldr	r2, [pc, #96]	@ (80111a4 <HeartRate_Event_Handler+0x148>)
 8011142:	4819      	ldr	r0, [pc, #100]	@ (80111a8 <HeartRate_Event_Handler+0x14c>)
 8011144:	f002 fe6e 	bl	8013e24 <iprintf>
 8011148:	481a      	ldr	r0, [pc, #104]	@ (80111b4 <HeartRate_Event_Handler+0x158>)
 801114a:	f002 fed3 	bl	8013ef4 <puts>
              Notification.HRS_Evt_Opcode =HRS_NOTIFICATION_ENABLED;
 801114e:	2301      	movs	r3, #1
 8011150:	733b      	strb	r3, [r7, #12]
              HRS_Notification(&Notification);
 8011152:	f107 030c 	add.w	r3, r7, #12
 8011156:	4618      	mov	r0, r3
 8011158:	f7f3 fe70 	bl	8004e3c <HRS_Notification>
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
              HRS_Notification(&Notification);
            }
#endif         
        }
        break;
 801115c:	e017      	b.n	801118e <HeartRate_Event_Handler+0x132>
              BLE_DBG_HRS_MSG("ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE HRS_NOTIFICATION_DISABLED\r\n");
 801115e:	4810      	ldr	r0, [pc, #64]	@ (80111a0 <HeartRate_Event_Handler+0x144>)
 8011160:	f7ff fcfb 	bl	8010b5a <DbgTraceGetFileName>
 8011164:	4601      	mov	r1, r0
 8011166:	23bb      	movs	r3, #187	@ 0xbb
 8011168:	4a0e      	ldr	r2, [pc, #56]	@ (80111a4 <HeartRate_Event_Handler+0x148>)
 801116a:	480f      	ldr	r0, [pc, #60]	@ (80111a8 <HeartRate_Event_Handler+0x14c>)
 801116c:	f002 fe5a 	bl	8013e24 <iprintf>
 8011170:	4811      	ldr	r0, [pc, #68]	@ (80111b8 <HeartRate_Event_Handler+0x15c>)
 8011172:	f002 febf 	bl	8013ef4 <puts>
              Notification.HRS_Evt_Opcode =HRS_NOTIFICATION_DISABLED;
 8011176:	2302      	movs	r3, #2
 8011178:	733b      	strb	r3, [r7, #12]
              HRS_Notification(&Notification);
 801117a:	f107 030c 	add.w	r3, r7, #12
 801117e:	4618      	mov	r0, r3
 8011180:	f7f3 fe5c 	bl	8004e3c <HRS_Notification>
        break;
 8011184:	e003      	b.n	801118e <HeartRate_Event_Handler+0x132>

        default:
          break;
 8011186:	bf00      	nop
 8011188:	e004      	b.n	8011194 <HeartRate_Event_Handler+0x138>
        break;
 801118a:	bf00      	nop
 801118c:	e002      	b.n	8011194 <HeartRate_Event_Handler+0x138>
        break;
 801118e:	bf00      	nop
      }
    }
    break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 8011190:	e000      	b.n	8011194 <HeartRate_Event_Handler+0x138>

    default:
      break;
 8011192:	bf00      	nop
  }

  return(return_value);
 8011194:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}/* end HeartRate_Event_Handler */
 8011198:	4618      	mov	r0, r3
 801119a:	3730      	adds	r7, #48	@ 0x30
 801119c:	46bd      	mov	sp, r7
 801119e:	bd80      	pop	{r7, pc}
 80111a0:	08017ad4 	.word	0x08017ad4
 80111a4:	0801cb1c 	.word	0x0801cb1c
 80111a8:	08017b3c 	.word	0x08017b3c
 80111ac:	08017b58 	.word	0x08017b58
 80111b0:	20000404 	.word	0x20000404
 80111b4:	08017b80 	.word	0x08017b80
 80111b8:	08017bc4 	.word	0x08017bc4

080111bc <HRS_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void HRS_Init(void)
{
 80111bc:	b580      	push	{r7, lr}
 80111be:	b088      	sub	sp, #32
 80111c0:	af06      	add	r7, sp, #24
  uint16_t uuid;
  tBleStatus hciCmdResult = BLE_STATUS_SUCCESS;
 80111c2:	2300      	movs	r3, #0
 80111c4:	71fb      	strb	r3, [r7, #7]

  /**
   *	Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(HeartRate_Event_Handler);
 80111c6:	4874      	ldr	r0, [pc, #464]	@ (8011398 <HRS_Init+0x1dc>)
 80111c8:	f001 f826 	bl	8012218 <SVCCTL_RegisterSvcHandler>
   *                                2 for hear rate measurement characteristic +
   *                                1 for client char configuration descriptor +
   *                                2 for body sensor location characteristic +
   *                                2 for control point characteristic
   */
  uuid = HEART_RATE_SERVICE_UUID;
 80111cc:	f641 030d 	movw	r3, #6157	@ 0x180d
 80111d0:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_service(UUID_TYPE_16,
 80111d2:	1d39      	adds	r1, r7, #4
 80111d4:	4b71      	ldr	r3, [pc, #452]	@ (801139c <HRS_Init+0x1e0>)
 80111d6:	9300      	str	r3, [sp, #0]
 80111d8:	2308      	movs	r3, #8
 80111da:	2201      	movs	r2, #1
 80111dc:	2001      	movs	r0, #1
 80111de:	f7fe ff28 	bl	8010032 <aci_gatt_add_service>
 80111e2:	4603      	mov	r3, r0
 80111e4:	71fb      	strb	r3, [r7, #7]
                                   2+
#endif
                                   4,
                                   &(HRS_Context.HeartRateSvcHdle));

  if (hciCmdResult == BLE_STATUS_SUCCESS)
 80111e6:	79fb      	ldrb	r3, [r7, #7]
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	d110      	bne.n	801120e <HRS_Init+0x52>
  {
    BLE_DBG_HRS_MSG ("Heart Rate Service (HRS) is added Successfully %04X\r\n",
 80111ec:	486c      	ldr	r0, [pc, #432]	@ (80113a0 <HRS_Init+0x1e4>)
 80111ee:	f7ff fcb4 	bl	8010b5a <DbgTraceGetFileName>
 80111f2:	4601      	mov	r1, r0
 80111f4:	f44f 73e2 	mov.w	r3, #452	@ 0x1c4
 80111f8:	4a6a      	ldr	r2, [pc, #424]	@ (80113a4 <HRS_Init+0x1e8>)
 80111fa:	486b      	ldr	r0, [pc, #428]	@ (80113a8 <HRS_Init+0x1ec>)
 80111fc:	f002 fe12 	bl	8013e24 <iprintf>
 8011200:	4b66      	ldr	r3, [pc, #408]	@ (801139c <HRS_Init+0x1e0>)
 8011202:	881b      	ldrh	r3, [r3, #0]
 8011204:	4619      	mov	r1, r3
 8011206:	4869      	ldr	r0, [pc, #420]	@ (80113ac <HRS_Init+0x1f0>)
 8011208:	f002 fe0c 	bl	8013e24 <iprintf>
 801120c:	e00e      	b.n	801122c <HRS_Init+0x70>
                        HRS_Context.HeartRateSvcHdle);
  }
  else
  {
    BLE_DBG_HRS_MSG ("FAILED to add Heart Rate Service (HRS), Error: %02X !!\r\n",
 801120e:	4864      	ldr	r0, [pc, #400]	@ (80113a0 <HRS_Init+0x1e4>)
 8011210:	f7ff fca3 	bl	8010b5a <DbgTraceGetFileName>
 8011214:	4601      	mov	r1, r0
 8011216:	f240 13c9 	movw	r3, #457	@ 0x1c9
 801121a:	4a62      	ldr	r2, [pc, #392]	@ (80113a4 <HRS_Init+0x1e8>)
 801121c:	4862      	ldr	r0, [pc, #392]	@ (80113a8 <HRS_Init+0x1ec>)
 801121e:	f002 fe01 	bl	8013e24 <iprintf>
 8011222:	79fb      	ldrb	r3, [r7, #7]
 8011224:	4619      	mov	r1, r3
 8011226:	4862      	ldr	r0, [pc, #392]	@ (80113b0 <HRS_Init+0x1f4>)
 8011228:	f002 fdfc 	bl	8013e24 <iprintf>
  }

  /**
   *  Add Heart Rate Measurement Characteristic
   */
  uuid = HEART_RATE_MEASURMENT_UUID;
 801122c:	f642 2337 	movw	r3, #10807	@ 0x2a37
 8011230:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle,
 8011232:	4b5a      	ldr	r3, [pc, #360]	@ (801139c <HRS_Init+0x1e0>)
 8011234:	8818      	ldrh	r0, [r3, #0]
 8011236:	1d3a      	adds	r2, r7, #4
 8011238:	4b5e      	ldr	r3, [pc, #376]	@ (80113b4 <HRS_Init+0x1f8>)
 801123a:	9305      	str	r3, [sp, #20]
 801123c:	2301      	movs	r3, #1
 801123e:	9304      	str	r3, [sp, #16]
 8011240:	230a      	movs	r3, #10
 8011242:	9303      	str	r3, [sp, #12]
 8011244:	2300      	movs	r3, #0
 8011246:	9302      	str	r3, [sp, #8]
 8011248:	2300      	movs	r3, #0
 801124a:	9301      	str	r3, [sp, #4]
 801124c:	2310      	movs	r3, #16
 801124e:	9300      	str	r3, [sp, #0]
 8011250:	2307      	movs	r3, #7
 8011252:	2101      	movs	r1, #1
 8011254:	f7fe ffc3 	bl	80101de <aci_gatt_add_char>
 8011258:	4603      	mov	r3, r0
 801125a:	71fb      	strb	r3, [r7, #7]
                                   GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */
                                   10, /* encryKeySize */
                                   1, /* isVariable */
                                   &(HRS_Context.HeartRatemeasurementCharHdle));

  if (hciCmdResult == BLE_STATUS_SUCCESS)
 801125c:	79fb      	ldrb	r3, [r7, #7]
 801125e:	2b00      	cmp	r3, #0
 8011260:	d110      	bne.n	8011284 <HRS_Init+0xc8>
  {
    BLE_DBG_HRS_MSG ("Heart Rate Measurement Characteristic Added Successfully  %04X \r\n",
 8011262:	484f      	ldr	r0, [pc, #316]	@ (80113a0 <HRS_Init+0x1e4>)
 8011264:	f7ff fc79 	bl	8010b5a <DbgTraceGetFileName>
 8011268:	4601      	mov	r1, r0
 801126a:	f240 13e5 	movw	r3, #485	@ 0x1e5
 801126e:	4a4d      	ldr	r2, [pc, #308]	@ (80113a4 <HRS_Init+0x1e8>)
 8011270:	484d      	ldr	r0, [pc, #308]	@ (80113a8 <HRS_Init+0x1ec>)
 8011272:	f002 fdd7 	bl	8013e24 <iprintf>
 8011276:	4b49      	ldr	r3, [pc, #292]	@ (801139c <HRS_Init+0x1e0>)
 8011278:	885b      	ldrh	r3, [r3, #2]
 801127a:	4619      	mov	r1, r3
 801127c:	484e      	ldr	r0, [pc, #312]	@ (80113b8 <HRS_Init+0x1fc>)
 801127e:	f002 fdd1 	bl	8013e24 <iprintf>
 8011282:	e00e      	b.n	80112a2 <HRS_Init+0xe6>
                        HRS_Context.HeartRatemeasurementCharHdle);
  }
  else
  {
    BLE_DBG_HRS_MSG ("FAILED to add Heart Rate Measurement Characteristic, Error: %02X !!\r\n",
 8011284:	4846      	ldr	r0, [pc, #280]	@ (80113a0 <HRS_Init+0x1e4>)
 8011286:	f7ff fc68 	bl	8010b5a <DbgTraceGetFileName>
 801128a:	4601      	mov	r1, r0
 801128c:	f44f 73f5 	mov.w	r3, #490	@ 0x1ea
 8011290:	4a44      	ldr	r2, [pc, #272]	@ (80113a4 <HRS_Init+0x1e8>)
 8011292:	4845      	ldr	r0, [pc, #276]	@ (80113a8 <HRS_Init+0x1ec>)
 8011294:	f002 fdc6 	bl	8013e24 <iprintf>
 8011298:	79fb      	ldrb	r3, [r7, #7]
 801129a:	4619      	mov	r1, r3
 801129c:	4847      	ldr	r0, [pc, #284]	@ (80113bc <HRS_Init+0x200>)
 801129e:	f002 fdc1 	bl	8013e24 <iprintf>

#if (BLE_CFG_HRS_BODY_SENSOR_LOCATION_CHAR != 0)
  /**
   *  Add Body Sensor Location Characteristic
   */
  uuid = SENSOR_LOCATION_UUID;
 80112a2:	f642 2338 	movw	r3, #10808	@ 0x2a38
 80112a6:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle,
 80112a8:	4b3c      	ldr	r3, [pc, #240]	@ (801139c <HRS_Init+0x1e0>)
 80112aa:	8818      	ldrh	r0, [r3, #0]
 80112ac:	1d3a      	adds	r2, r7, #4
 80112ae:	4b44      	ldr	r3, [pc, #272]	@ (80113c0 <HRS_Init+0x204>)
 80112b0:	9305      	str	r3, [sp, #20]
 80112b2:	2300      	movs	r3, #0
 80112b4:	9304      	str	r3, [sp, #16]
 80112b6:	230a      	movs	r3, #10
 80112b8:	9303      	str	r3, [sp, #12]
 80112ba:	2300      	movs	r3, #0
 80112bc:	9302      	str	r3, [sp, #8]
 80112be:	2300      	movs	r3, #0
 80112c0:	9301      	str	r3, [sp, #4]
 80112c2:	2302      	movs	r3, #2
 80112c4:	9300      	str	r3, [sp, #0]
 80112c6:	2301      	movs	r3, #1
 80112c8:	2101      	movs	r1, #1
 80112ca:	f7fe ff88 	bl	80101de <aci_gatt_add_char>
 80112ce:	4603      	mov	r3, r0
 80112d0:	71fb      	strb	r3, [r7, #7]
                                   GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */
                                   10, /* encryKeySize */
                                   0, /* isVariable: 0 */
                                   &(HRS_Context.BodySensorLocationCharHdle));

  if (hciCmdResult == BLE_STATUS_SUCCESS)
 80112d2:	79fb      	ldrb	r3, [r7, #7]
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	d110      	bne.n	80112fa <HRS_Init+0x13e>
  {
    BLE_DBG_HRS_MSG ("Sensor Location Characteristic Added Successfully  %04X \r\n",
 80112d8:	4831      	ldr	r0, [pc, #196]	@ (80113a0 <HRS_Init+0x1e4>)
 80112da:	f7ff fc3e 	bl	8010b5a <DbgTraceGetFileName>
 80112de:	4601      	mov	r1, r0
 80112e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80112e4:	4a2f      	ldr	r2, [pc, #188]	@ (80113a4 <HRS_Init+0x1e8>)
 80112e6:	4830      	ldr	r0, [pc, #192]	@ (80113a8 <HRS_Init+0x1ec>)
 80112e8:	f002 fd9c 	bl	8013e24 <iprintf>
 80112ec:	4b2b      	ldr	r3, [pc, #172]	@ (801139c <HRS_Init+0x1e0>)
 80112ee:	889b      	ldrh	r3, [r3, #4]
 80112f0:	4619      	mov	r1, r3
 80112f2:	4834      	ldr	r0, [pc, #208]	@ (80113c4 <HRS_Init+0x208>)
 80112f4:	f002 fd96 	bl	8013e24 <iprintf>
 80112f8:	e00e      	b.n	8011318 <HRS_Init+0x15c>
                        HRS_Context.BodySensorLocationCharHdle);
  }
  else
  {
    BLE_DBG_HRS_MSG ("FAILED to add Sensor Location Characteristic, Error: %02X !!\r\n",
 80112fa:	4829      	ldr	r0, [pc, #164]	@ (80113a0 <HRS_Init+0x1e4>)
 80112fc:	f7ff fc2d 	bl	8010b5a <DbgTraceGetFileName>
 8011300:	4601      	mov	r1, r0
 8011302:	f240 2305 	movw	r3, #517	@ 0x205
 8011306:	4a27      	ldr	r2, [pc, #156]	@ (80113a4 <HRS_Init+0x1e8>)
 8011308:	4827      	ldr	r0, [pc, #156]	@ (80113a8 <HRS_Init+0x1ec>)
 801130a:	f002 fd8b 	bl	8013e24 <iprintf>
 801130e:	79fb      	ldrb	r3, [r7, #7]
 8011310:	4619      	mov	r1, r3
 8011312:	482d      	ldr	r0, [pc, #180]	@ (80113c8 <HRS_Init+0x20c>)
 8011314:	f002 fd86 	bl	8013e24 <iprintf>
  }

#endif

#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0)
  uuid = CONTROL_POINT_UUID;
 8011318:	f642 2339 	movw	r3, #10809	@ 0x2a39
 801131c:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle,
 801131e:	4b1f      	ldr	r3, [pc, #124]	@ (801139c <HRS_Init+0x1e0>)
 8011320:	8818      	ldrh	r0, [r3, #0]
 8011322:	1d3a      	adds	r2, r7, #4
 8011324:	4b29      	ldr	r3, [pc, #164]	@ (80113cc <HRS_Init+0x210>)
 8011326:	9305      	str	r3, [sp, #20]
 8011328:	2300      	movs	r3, #0
 801132a:	9304      	str	r3, [sp, #16]
 801132c:	230a      	movs	r3, #10
 801132e:	9303      	str	r3, [sp, #12]
 8011330:	2302      	movs	r3, #2
 8011332:	9302      	str	r3, [sp, #8]
 8011334:	2300      	movs	r3, #0
 8011336:	9301      	str	r3, [sp, #4]
 8011338:	2308      	movs	r3, #8
 801133a:	9300      	str	r3, [sp, #0]
 801133c:	23f0      	movs	r3, #240	@ 0xf0
 801133e:	2101      	movs	r1, #1
 8011340:	f7fe ff4d 	bl	80101de <aci_gatt_add_char>
 8011344:	4603      	mov	r3, r0
 8011346:	71fb      	strb	r3, [r7, #7]
                                   GATT_NOTIFY_WRITE_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */
                                   10, /* encryKeySize */
                                   0, /* isVariable: 0*/
                                   &(HRS_Context.ControlPointCharHdle));

  if (hciCmdResult == BLE_STATUS_SUCCESS)
 8011348:	79fb      	ldrb	r3, [r7, #7]
 801134a:	2b00      	cmp	r3, #0
 801134c:	d110      	bne.n	8011370 <HRS_Init+0x1b4>
  {
    BLE_DBG_HRS_MSG ("Control Point Characteristic Added Successfully  %04X \r\n",
 801134e:	4814      	ldr	r0, [pc, #80]	@ (80113a0 <HRS_Init+0x1e4>)
 8011350:	f7ff fc03 	bl	8010b5a <DbgTraceGetFileName>
 8011354:	4601      	mov	r1, r0
 8011356:	f240 231a 	movw	r3, #538	@ 0x21a
 801135a:	4a12      	ldr	r2, [pc, #72]	@ (80113a4 <HRS_Init+0x1e8>)
 801135c:	4812      	ldr	r0, [pc, #72]	@ (80113a8 <HRS_Init+0x1ec>)
 801135e:	f002 fd61 	bl	8013e24 <iprintf>
 8011362:	4b0e      	ldr	r3, [pc, #56]	@ (801139c <HRS_Init+0x1e0>)
 8011364:	88db      	ldrh	r3, [r3, #6]
 8011366:	4619      	mov	r1, r3
 8011368:	4819      	ldr	r0, [pc, #100]	@ (80113d0 <HRS_Init+0x214>)
 801136a:	f002 fd5b 	bl	8013e24 <iprintf>
  }
#endif
  
  
  
  return;
 801136e:	e00f      	b.n	8011390 <HRS_Init+0x1d4>
    BLE_DBG_HRS_MSG ("FAILED to add Control Point Characteristic, Error: %02X !!\r\n",
 8011370:	480b      	ldr	r0, [pc, #44]	@ (80113a0 <HRS_Init+0x1e4>)
 8011372:	f7ff fbf2 	bl	8010b5a <DbgTraceGetFileName>
 8011376:	4601      	mov	r1, r0
 8011378:	f240 231f 	movw	r3, #543	@ 0x21f
 801137c:	4a09      	ldr	r2, [pc, #36]	@ (80113a4 <HRS_Init+0x1e8>)
 801137e:	480a      	ldr	r0, [pc, #40]	@ (80113a8 <HRS_Init+0x1ec>)
 8011380:	f002 fd50 	bl	8013e24 <iprintf>
 8011384:	79fb      	ldrb	r3, [r7, #7]
 8011386:	4619      	mov	r1, r3
 8011388:	4812      	ldr	r0, [pc, #72]	@ (80113d4 <HRS_Init+0x218>)
 801138a:	f002 fd4b 	bl	8013e24 <iprintf>
  return;
 801138e:	bf00      	nop
}
 8011390:	3708      	adds	r7, #8
 8011392:	46bd      	mov	sp, r7
 8011394:	bd80      	pop	{r7, pc}
 8011396:	bf00      	nop
 8011398:	0801105d 	.word	0x0801105d
 801139c:	20000404 	.word	0x20000404
 80113a0:	08017ad4 	.word	0x08017ad4
 80113a4:	0801cb34 	.word	0x0801cb34
 80113a8:	08017b3c 	.word	0x08017b3c
 80113ac:	08017c08 	.word	0x08017c08
 80113b0:	08017c40 	.word	0x08017c40
 80113b4:	20000406 	.word	0x20000406
 80113b8:	08017c7c 	.word	0x08017c7c
 80113bc:	08017cc0 	.word	0x08017cc0
 80113c0:	20000408 	.word	0x20000408
 80113c4:	08017d08 	.word	0x08017d08
 80113c8:	08017d48 	.word	0x08017d48
 80113cc:	2000040a 	.word	0x2000040a
 80113d0:	08017d8c 	.word	0x08017d8c
 80113d4:	08017dc8 	.word	0x08017dc8

080113d8 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 80113d8:	b580      	push	{r7, lr}
 80113da:	b084      	sub	sp, #16
 80113dc:	af00      	add	r7, sp, #0
 80113de:	60f8      	str	r0, [r7, #12]
 80113e0:	60b9      	str	r1, [r7, #8]
 80113e2:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 80113e4:	687a      	ldr	r2, [r7, #4]
 80113e6:	68b9      	ldr	r1, [r7, #8]
 80113e8:	68f8      	ldr	r0, [r7, #12]
 80113ea:	f002 ff28 	bl	801423e <memcpy>
 80113ee:	4603      	mov	r3, r0
}
 80113f0:	4618      	mov	r0, r3
 80113f2:	3710      	adds	r7, #16
 80113f4:	46bd      	mov	sp, r7
 80113f6:	bd80      	pop	{r7, pc}

080113f8 <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 80113f8:	b580      	push	{r7, lr}
 80113fa:	b084      	sub	sp, #16
 80113fc:	af00      	add	r7, sp, #0
 80113fe:	60f8      	str	r0, [r7, #12]
 8011400:	60b9      	str	r1, [r7, #8]
 8011402:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 8011404:	687a      	ldr	r2, [r7, #4]
 8011406:	68b9      	ldr	r1, [r7, #8]
 8011408:	68f8      	ldr	r0, [r7, #12]
 801140a:	f002 fe73 	bl	80140f4 <memset>
 801140e:	4603      	mov	r3, r0
}
 8011410:	4618      	mov	r0, r3
 8011412:	3710      	adds	r7, #16
 8011414:	46bd      	mov	sp, r7
 8011416:	bd80      	pop	{r7, pc}

08011418 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 8011418:	b480      	push	{r7}
 801141a:	b085      	sub	sp, #20
 801141c:	af00      	add	r7, sp, #0
 801141e:	4603      	mov	r3, r0
 8011420:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 8011422:	4b0f      	ldr	r3, [pc, #60]	@ (8011460 <OTP_Read+0x48>)
 8011424:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8011426:	e002      	b.n	801142e <OTP_Read+0x16>
  {
    p_id -= 8 ;
 8011428:	68fb      	ldr	r3, [r7, #12]
 801142a:	3b08      	subs	r3, #8
 801142c:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 801142e:	68fb      	ldr	r3, [r7, #12]
 8011430:	3307      	adds	r3, #7
 8011432:	781b      	ldrb	r3, [r3, #0]
 8011434:	79fa      	ldrb	r2, [r7, #7]
 8011436:	429a      	cmp	r2, r3
 8011438:	d003      	beq.n	8011442 <OTP_Read+0x2a>
 801143a:	68fb      	ldr	r3, [r7, #12]
 801143c:	4a09      	ldr	r2, [pc, #36]	@ (8011464 <OTP_Read+0x4c>)
 801143e:	4293      	cmp	r3, r2
 8011440:	d1f2      	bne.n	8011428 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 8011442:	68fb      	ldr	r3, [r7, #12]
 8011444:	3307      	adds	r3, #7
 8011446:	781b      	ldrb	r3, [r3, #0]
 8011448:	79fa      	ldrb	r2, [r7, #7]
 801144a:	429a      	cmp	r2, r3
 801144c:	d001      	beq.n	8011452 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 801144e:	2300      	movs	r3, #0
 8011450:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 8011452:	68fb      	ldr	r3, [r7, #12]
}
 8011454:	4618      	mov	r0, r3
 8011456:	3714      	adds	r7, #20
 8011458:	46bd      	mov	sp, r7
 801145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801145e:	4770      	bx	lr
 8011460:	1fff73f8 	.word	0x1fff73f8
 8011464:	1fff7000 	.word	0x1fff7000

08011468 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 8011468:	b580      	push	{r7, lr}
 801146a:	b088      	sub	sp, #32
 801146c:	af00      	add	r7, sp, #0
 801146e:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8011470:	f107 030c 	add.w	r3, r7, #12
 8011474:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 801147c:	69fb      	ldr	r3, [r7, #28]
 801147e:	212e      	movs	r1, #46	@ 0x2e
 8011480:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 8011484:	f000 f94c 	bl	8011720 <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8011488:	69fb      	ldr	r3, [r7, #28]
 801148a:	330b      	adds	r3, #11
 801148c:	78db      	ldrb	r3, [r3, #3]
}
 801148e:	4618      	mov	r0, r3
 8011490:	3720      	adds	r7, #32
 8011492:	46bd      	mov	sp, r7
 8011494:	bd80      	pop	{r7, pc}

08011496 <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 8011496:	b580      	push	{r7, lr}
 8011498:	b088      	sub	sp, #32
 801149a:	af00      	add	r7, sp, #0
 801149c:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 801149e:	f107 030c 	add.w	r3, r7, #12
 80114a2:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 80114aa:	69fb      	ldr	r3, [r7, #28]
 80114ac:	210f      	movs	r1, #15
 80114ae:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 80114b2:	f000 f935 	bl	8011720 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80114b6:	69fb      	ldr	r3, [r7, #28]
 80114b8:	330b      	adds	r3, #11
 80114ba:	78db      	ldrb	r3, [r3, #3]
}
 80114bc:	4618      	mov	r0, r3
 80114be:	3720      	adds	r7, #32
 80114c0:	46bd      	mov	sp, r7
 80114c2:	bd80      	pop	{r7, pc}

080114c4 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 80114c4:	b580      	push	{r7, lr}
 80114c6:	b088      	sub	sp, #32
 80114c8:	af00      	add	r7, sp, #0
 80114ca:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 80114cc:	f107 030c 	add.w	r3, r7, #12
 80114d0:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 80114d2:	69fb      	ldr	r3, [r7, #28]
 80114d4:	687a      	ldr	r2, [r7, #4]
 80114d6:	2110      	movs	r1, #16
 80114d8:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 80114dc:	f000 f920 	bl	8011720 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80114e0:	69fb      	ldr	r3, [r7, #28]
 80114e2:	330b      	adds	r3, #11
 80114e4:	78db      	ldrb	r3, [r3, #3]
}
 80114e6:	4618      	mov	r0, r3
 80114e8:	3720      	adds	r7, #32
 80114ea:	46bd      	mov	sp, r7
 80114ec:	bd80      	pop	{r7, pc}
	...

080114f0 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 80114f0:	b480      	push	{r7}
 80114f2:	b08b      	sub	sp, #44	@ 0x2c
 80114f4:	af00      	add	r7, sp, #0
 80114f6:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 80114f8:	2300      	movs	r3, #0
 80114fa:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 80114fc:	2300      	movs	r3, #0
 80114fe:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 8011500:	2300      	movs	r3, #0
 8011502:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8011504:	2300      	movs	r3, #0
 8011506:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 8011508:	2300      	movs	r3, #0
 801150a:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 801150c:	2300      	movs	r3, #0
 801150e:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 8011510:	2300      	movs	r3, #0
 8011512:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8011514:	2300      	movs	r3, #0
 8011516:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8011518:	4b4a      	ldr	r3, [pc, #296]	@ (8011644 <SHCI_GetWirelessFwInfo+0x154>)
 801151a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801151c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8011520:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 8011522:	693b      	ldr	r3, [r7, #16]
 8011524:	009b      	lsls	r3, r3, #2
 8011526:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 801152a:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 801152e:	681b      	ldr	r3, [r3, #0]
 8011530:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 8011532:	68bb      	ldr	r3, [r7, #8]
 8011534:	681b      	ldr	r3, [r3, #0]
 8011536:	4a44      	ldr	r2, [pc, #272]	@ (8011648 <SHCI_GetWirelessFwInfo+0x158>)
 8011538:	4293      	cmp	r3, r2
 801153a:	d10f      	bne.n	801155c <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 801153c:	68bb      	ldr	r3, [r7, #8]
 801153e:	695b      	ldr	r3, [r3, #20]
 8011540:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 8011542:	68bb      	ldr	r3, [r7, #8]
 8011544:	699b      	ldr	r3, [r3, #24]
 8011546:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 8011548:	68bb      	ldr	r3, [r7, #8]
 801154a:	69db      	ldr	r3, [r3, #28]
 801154c:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 801154e:	68bb      	ldr	r3, [r7, #8]
 8011550:	68db      	ldr	r3, [r3, #12]
 8011552:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 8011554:	68bb      	ldr	r3, [r7, #8]
 8011556:	691b      	ldr	r3, [r3, #16]
 8011558:	617b      	str	r3, [r7, #20]
 801155a:	e01a      	b.n	8011592 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 801155c:	693b      	ldr	r3, [r7, #16]
 801155e:	009b      	lsls	r3, r3, #2
 8011560:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8011564:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 8011568:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 801156a:	68fb      	ldr	r3, [r7, #12]
 801156c:	681b      	ldr	r3, [r3, #0]
 801156e:	691b      	ldr	r3, [r3, #16]
 8011570:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 8011572:	68fb      	ldr	r3, [r7, #12]
 8011574:	681b      	ldr	r3, [r3, #0]
 8011576:	695b      	ldr	r3, [r3, #20]
 8011578:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 801157a:	68fb      	ldr	r3, [r7, #12]
 801157c:	681b      	ldr	r3, [r3, #0]
 801157e:	699b      	ldr	r3, [r3, #24]
 8011580:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 8011582:	68fb      	ldr	r3, [r7, #12]
 8011584:	681b      	ldr	r3, [r3, #0]
 8011586:	685b      	ldr	r3, [r3, #4]
 8011588:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 801158a:	68fb      	ldr	r3, [r7, #12]
 801158c:	681b      	ldr	r3, [r3, #0]
 801158e:	689b      	ldr	r3, [r3, #8]
 8011590:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8011592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011594:	0e1b      	lsrs	r3, r3, #24
 8011596:	b2da      	uxtb	r2, r3
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 801159c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801159e:	0c1b      	lsrs	r3, r3, #16
 80115a0:	b2da      	uxtb	r2, r3
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 80115a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115a8:	0a1b      	lsrs	r3, r3, #8
 80115aa:	b2da      	uxtb	r2, r3
 80115ac:	687b      	ldr	r3, [r7, #4]
 80115ae:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 80115b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115b2:	091b      	lsrs	r3, r3, #4
 80115b4:	b2db      	uxtb	r3, r3
 80115b6:	f003 030f 	and.w	r3, r3, #15
 80115ba:	b2da      	uxtb	r2, r3
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 80115c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115c2:	b2db      	uxtb	r3, r3
 80115c4:	f003 030f 	and.w	r3, r3, #15
 80115c8:	b2da      	uxtb	r2, r3
 80115ca:	687b      	ldr	r3, [r7, #4]
 80115cc:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 80115ce:	6a3b      	ldr	r3, [r7, #32]
 80115d0:	0e1b      	lsrs	r3, r3, #24
 80115d2:	b2da      	uxtb	r2, r3
 80115d4:	687b      	ldr	r3, [r7, #4]
 80115d6:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 80115d8:	6a3b      	ldr	r3, [r7, #32]
 80115da:	0c1b      	lsrs	r3, r3, #16
 80115dc:	b2da      	uxtb	r2, r3
 80115de:	687b      	ldr	r3, [r7, #4]
 80115e0:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 80115e2:	6a3b      	ldr	r3, [r7, #32]
 80115e4:	0a1b      	lsrs	r3, r3, #8
 80115e6:	b2da      	uxtb	r2, r3
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 80115ec:	6a3b      	ldr	r3, [r7, #32]
 80115ee:	b2da      	uxtb	r2, r3
 80115f0:	687b      	ldr	r3, [r7, #4]
 80115f2:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 80115f4:	69fb      	ldr	r3, [r7, #28]
 80115f6:	b2da      	uxtb	r2, r3
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 80115fc:	69bb      	ldr	r3, [r7, #24]
 80115fe:	0e1b      	lsrs	r3, r3, #24
 8011600:	b2da      	uxtb	r2, r3
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8011606:	69bb      	ldr	r3, [r7, #24]
 8011608:	0c1b      	lsrs	r3, r3, #16
 801160a:	b2da      	uxtb	r2, r3
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8011610:	69bb      	ldr	r3, [r7, #24]
 8011612:	0a1b      	lsrs	r3, r3, #8
 8011614:	b2da      	uxtb	r2, r3
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 801161a:	697b      	ldr	r3, [r7, #20]
 801161c:	0e1b      	lsrs	r3, r3, #24
 801161e:	b2da      	uxtb	r2, r3
 8011620:	687b      	ldr	r3, [r7, #4]
 8011622:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8011624:	697b      	ldr	r3, [r7, #20]
 8011626:	0c1b      	lsrs	r3, r3, #16
 8011628:	b2da      	uxtb	r2, r3
 801162a:	687b      	ldr	r3, [r7, #4]
 801162c:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 801162e:	697b      	ldr	r3, [r7, #20]
 8011630:	b2da      	uxtb	r2, r3
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 8011636:	2300      	movs	r3, #0
}
 8011638:	4618      	mov	r0, r3
 801163a:	372c      	adds	r7, #44	@ 0x2c
 801163c:	46bd      	mov	sp, r7
 801163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011642:	4770      	bx	lr
 8011644:	58004000 	.word	0x58004000
 8011648:	a94656b9 	.word	0xa94656b9

0801164c <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 801164c:	b580      	push	{r7, lr}
 801164e:	b082      	sub	sp, #8
 8011650:	af00      	add	r7, sp, #0
 8011652:	6078      	str	r0, [r7, #4]
 8011654:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8011656:	683b      	ldr	r3, [r7, #0]
 8011658:	685b      	ldr	r3, [r3, #4]
 801165a:	4a08      	ldr	r2, [pc, #32]	@ (801167c <shci_init+0x30>)
 801165c:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 801165e:	4a08      	ldr	r2, [pc, #32]	@ (8011680 <shci_init+0x34>)
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 8011664:	4806      	ldr	r0, [pc, #24]	@ (8011680 <shci_init+0x34>)
 8011666:	f000 f915 	bl	8011894 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 801166a:	683b      	ldr	r3, [r7, #0]
 801166c:	681b      	ldr	r3, [r3, #0]
 801166e:	4618      	mov	r0, r3
 8011670:	f000 f898 	bl	80117a4 <TlInit>

  return;
 8011674:	bf00      	nop
}
 8011676:	3708      	adds	r7, #8
 8011678:	46bd      	mov	sp, r7
 801167a:	bd80      	pop	{r7, pc}
 801167c:	200023e4 	.word	0x200023e4
 8011680:	200023c4 	.word	0x200023c4

08011684 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 8011684:	b580      	push	{r7, lr}
 8011686:	b084      	sub	sp, #16
 8011688:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 801168a:	4822      	ldr	r0, [pc, #136]	@ (8011714 <shci_user_evt_proc+0x90>)
 801168c:	f000 f926 	bl	80118dc <LST_is_empty>
 8011690:	4603      	mov	r3, r0
 8011692:	2b00      	cmp	r3, #0
 8011694:	d12b      	bne.n	80116ee <shci_user_evt_proc+0x6a>
 8011696:	4b20      	ldr	r3, [pc, #128]	@ (8011718 <shci_user_evt_proc+0x94>)
 8011698:	781b      	ldrb	r3, [r3, #0]
 801169a:	2b00      	cmp	r3, #0
 801169c:	d027      	beq.n	80116ee <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 801169e:	f107 030c 	add.w	r3, r7, #12
 80116a2:	4619      	mov	r1, r3
 80116a4:	481b      	ldr	r0, [pc, #108]	@ (8011714 <shci_user_evt_proc+0x90>)
 80116a6:	f000 f9a8 	bl	80119fa <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 80116aa:	4b1c      	ldr	r3, [pc, #112]	@ (801171c <shci_user_evt_proc+0x98>)
 80116ac:	69db      	ldr	r3, [r3, #28]
 80116ae:	2b00      	cmp	r3, #0
 80116b0:	d00c      	beq.n	80116cc <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 80116b2:	68fb      	ldr	r3, [r7, #12]
 80116b4:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 80116b6:	2301      	movs	r3, #1
 80116b8:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 80116ba:	4b18      	ldr	r3, [pc, #96]	@ (801171c <shci_user_evt_proc+0x98>)
 80116bc:	69db      	ldr	r3, [r3, #28]
 80116be:	1d3a      	adds	r2, r7, #4
 80116c0:	4610      	mov	r0, r2
 80116c2:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 80116c4:	793a      	ldrb	r2, [r7, #4]
 80116c6:	4b14      	ldr	r3, [pc, #80]	@ (8011718 <shci_user_evt_proc+0x94>)
 80116c8:	701a      	strb	r2, [r3, #0]
 80116ca:	e002      	b.n	80116d2 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 80116cc:	4b12      	ldr	r3, [pc, #72]	@ (8011718 <shci_user_evt_proc+0x94>)
 80116ce:	2201      	movs	r2, #1
 80116d0:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 80116d2:	4b11      	ldr	r3, [pc, #68]	@ (8011718 <shci_user_evt_proc+0x94>)
 80116d4:	781b      	ldrb	r3, [r3, #0]
 80116d6:	2b00      	cmp	r3, #0
 80116d8:	d004      	beq.n	80116e4 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 80116da:	68fb      	ldr	r3, [r7, #12]
 80116dc:	4618      	mov	r0, r3
 80116de:	f000 ff8d 	bl	80125fc <TL_MM_EvtDone>
 80116e2:	e004      	b.n	80116ee <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 80116e4:	68fb      	ldr	r3, [r7, #12]
 80116e6:	4619      	mov	r1, r3
 80116e8:	480a      	ldr	r0, [pc, #40]	@ (8011714 <shci_user_evt_proc+0x90>)
 80116ea:	f000 f919 	bl	8011920 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 80116ee:	4809      	ldr	r0, [pc, #36]	@ (8011714 <shci_user_evt_proc+0x90>)
 80116f0:	f000 f8f4 	bl	80118dc <LST_is_empty>
 80116f4:	4603      	mov	r3, r0
 80116f6:	2b00      	cmp	r3, #0
 80116f8:	d107      	bne.n	801170a <shci_user_evt_proc+0x86>
 80116fa:	4b07      	ldr	r3, [pc, #28]	@ (8011718 <shci_user_evt_proc+0x94>)
 80116fc:	781b      	ldrb	r3, [r3, #0]
 80116fe:	2b00      	cmp	r3, #0
 8011700:	d003      	beq.n	801170a <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 8011702:	4804      	ldr	r0, [pc, #16]	@ (8011714 <shci_user_evt_proc+0x90>)
 8011704:	f7f0 f8d7 	bl	80018b6 <shci_notify_asynch_evt>
  }


  return;
 8011708:	bf00      	nop
 801170a:	bf00      	nop
}
 801170c:	3710      	adds	r7, #16
 801170e:	46bd      	mov	sp, r7
 8011710:	bd80      	pop	{r7, pc}
 8011712:	bf00      	nop
 8011714:	20000430 	.word	0x20000430
 8011718:	20000440 	.word	0x20000440
 801171c:	200023c4 	.word	0x200023c4

08011720 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 8011720:	b580      	push	{r7, lr}
 8011722:	b084      	sub	sp, #16
 8011724:	af00      	add	r7, sp, #0
 8011726:	60ba      	str	r2, [r7, #8]
 8011728:	607b      	str	r3, [r7, #4]
 801172a:	4603      	mov	r3, r0
 801172c:	81fb      	strh	r3, [r7, #14]
 801172e:	460b      	mov	r3, r1
 8011730:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 8011732:	2000      	movs	r0, #0
 8011734:	f000 f868 	bl	8011808 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 8011738:	4b17      	ldr	r3, [pc, #92]	@ (8011798 <shci_send+0x78>)
 801173a:	681b      	ldr	r3, [r3, #0]
 801173c:	89fa      	ldrh	r2, [r7, #14]
 801173e:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 8011742:	4b15      	ldr	r3, [pc, #84]	@ (8011798 <shci_send+0x78>)
 8011744:	681b      	ldr	r3, [r3, #0]
 8011746:	7b7a      	ldrb	r2, [r7, #13]
 8011748:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 801174a:	4b13      	ldr	r3, [pc, #76]	@ (8011798 <shci_send+0x78>)
 801174c:	681b      	ldr	r3, [r3, #0]
 801174e:	330c      	adds	r3, #12
 8011750:	7b7a      	ldrb	r2, [r7, #13]
 8011752:	68b9      	ldr	r1, [r7, #8]
 8011754:	4618      	mov	r0, r3
 8011756:	f002 fd72 	bl	801423e <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 801175a:	4b10      	ldr	r3, [pc, #64]	@ (801179c <shci_send+0x7c>)
 801175c:	2201      	movs	r2, #1
 801175e:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 8011760:	4b0f      	ldr	r3, [pc, #60]	@ (80117a0 <shci_send+0x80>)
 8011762:	691b      	ldr	r3, [r3, #16]
 8011764:	2100      	movs	r1, #0
 8011766:	2000      	movs	r0, #0
 8011768:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 801176a:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 801176e:	f7f0 f8b9 	bl	80018e4 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	f103 0008 	add.w	r0, r3, #8
 8011778:	4b07      	ldr	r3, [pc, #28]	@ (8011798 <shci_send+0x78>)
 801177a:	6819      	ldr	r1, [r3, #0]
 801177c:	4b06      	ldr	r3, [pc, #24]	@ (8011798 <shci_send+0x78>)
 801177e:	681b      	ldr	r3, [r3, #0]
 8011780:	789b      	ldrb	r3, [r3, #2]
 8011782:	3303      	adds	r3, #3
 8011784:	461a      	mov	r2, r3
 8011786:	f002 fd5a 	bl	801423e <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 801178a:	2001      	movs	r0, #1
 801178c:	f000 f83c 	bl	8011808 <Cmd_SetStatus>

  return;
 8011790:	bf00      	nop
}
 8011792:	3710      	adds	r7, #16
 8011794:	46bd      	mov	sp, r7
 8011796:	bd80      	pop	{r7, pc}
 8011798:	2000043c 	.word	0x2000043c
 801179c:	200023e8 	.word	0x200023e8
 80117a0:	200023c4 	.word	0x200023c4

080117a4 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 80117a4:	b580      	push	{r7, lr}
 80117a6:	b086      	sub	sp, #24
 80117a8:	af00      	add	r7, sp, #0
 80117aa:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 80117ac:	4a10      	ldr	r2, [pc, #64]	@ (80117f0 <TlInit+0x4c>)
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 80117b2:	4810      	ldr	r0, [pc, #64]	@ (80117f4 <TlInit+0x50>)
 80117b4:	f000 f882 	bl	80118bc <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 80117b8:	2001      	movs	r0, #1
 80117ba:	f000 f825 	bl	8011808 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 80117be:	4b0e      	ldr	r3, [pc, #56]	@ (80117f8 <TlInit+0x54>)
 80117c0:	2201      	movs	r2, #1
 80117c2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 80117c4:	4b0d      	ldr	r3, [pc, #52]	@ (80117fc <TlInit+0x58>)
 80117c6:	681b      	ldr	r3, [r3, #0]
 80117c8:	2b00      	cmp	r3, #0
 80117ca:	d00c      	beq.n	80117e6 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 80117cc:	687b      	ldr	r3, [r7, #4]
 80117ce:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 80117d0:	4b0b      	ldr	r3, [pc, #44]	@ (8011800 <TlInit+0x5c>)
 80117d2:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 80117d4:	4b0b      	ldr	r3, [pc, #44]	@ (8011804 <TlInit+0x60>)
 80117d6:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 80117d8:	4b08      	ldr	r3, [pc, #32]	@ (80117fc <TlInit+0x58>)
 80117da:	681b      	ldr	r3, [r3, #0]
 80117dc:	f107 020c 	add.w	r2, r7, #12
 80117e0:	4610      	mov	r0, r2
 80117e2:	4798      	blx	r3
  }

  return;
 80117e4:	bf00      	nop
 80117e6:	bf00      	nop
}
 80117e8:	3718      	adds	r7, #24
 80117ea:	46bd      	mov	sp, r7
 80117ec:	bd80      	pop	{r7, pc}
 80117ee:	bf00      	nop
 80117f0:	2000043c 	.word	0x2000043c
 80117f4:	20000430 	.word	0x20000430
 80117f8:	20000440 	.word	0x20000440
 80117fc:	200023c4 	.word	0x200023c4
 8011800:	08011859 	.word	0x08011859
 8011804:	08011871 	.word	0x08011871

08011808 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 8011808:	b580      	push	{r7, lr}
 801180a:	b082      	sub	sp, #8
 801180c:	af00      	add	r7, sp, #0
 801180e:	4603      	mov	r3, r0
 8011810:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 8011812:	79fb      	ldrb	r3, [r7, #7]
 8011814:	2b00      	cmp	r3, #0
 8011816:	d10b      	bne.n	8011830 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 8011818:	4b0d      	ldr	r3, [pc, #52]	@ (8011850 <Cmd_SetStatus+0x48>)
 801181a:	681b      	ldr	r3, [r3, #0]
 801181c:	2b00      	cmp	r3, #0
 801181e:	d003      	beq.n	8011828 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 8011820:	4b0b      	ldr	r3, [pc, #44]	@ (8011850 <Cmd_SetStatus+0x48>)
 8011822:	681b      	ldr	r3, [r3, #0]
 8011824:	2000      	movs	r0, #0
 8011826:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 8011828:	4b0a      	ldr	r3, [pc, #40]	@ (8011854 <Cmd_SetStatus+0x4c>)
 801182a:	2200      	movs	r2, #0
 801182c:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 801182e:	e00b      	b.n	8011848 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 8011830:	4b08      	ldr	r3, [pc, #32]	@ (8011854 <Cmd_SetStatus+0x4c>)
 8011832:	2201      	movs	r2, #1
 8011834:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 8011836:	4b06      	ldr	r3, [pc, #24]	@ (8011850 <Cmd_SetStatus+0x48>)
 8011838:	681b      	ldr	r3, [r3, #0]
 801183a:	2b00      	cmp	r3, #0
 801183c:	d004      	beq.n	8011848 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 801183e:	4b04      	ldr	r3, [pc, #16]	@ (8011850 <Cmd_SetStatus+0x48>)
 8011840:	681b      	ldr	r3, [r3, #0]
 8011842:	2001      	movs	r0, #1
 8011844:	4798      	blx	r3
  return;
 8011846:	bf00      	nop
 8011848:	bf00      	nop
}
 801184a:	3708      	adds	r7, #8
 801184c:	46bd      	mov	sp, r7
 801184e:	bd80      	pop	{r7, pc}
 8011850:	200023e4 	.word	0x200023e4
 8011854:	20000438 	.word	0x20000438

08011858 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 8011858:	b580      	push	{r7, lr}
 801185a:	b082      	sub	sp, #8
 801185c:	af00      	add	r7, sp, #0
 801185e:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 8011860:	2000      	movs	r0, #0
 8011862:	f7f0 f834 	bl	80018ce <shci_cmd_resp_release>

  return;
 8011866:	bf00      	nop
}
 8011868:	3708      	adds	r7, #8
 801186a:	46bd      	mov	sp, r7
 801186c:	bd80      	pop	{r7, pc}
	...

08011870 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 8011870:	b580      	push	{r7, lr}
 8011872:	b082      	sub	sp, #8
 8011874:	af00      	add	r7, sp, #0
 8011876:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 8011878:	6879      	ldr	r1, [r7, #4]
 801187a:	4805      	ldr	r0, [pc, #20]	@ (8011890 <TlUserEvtReceived+0x20>)
 801187c:	f000 f876 	bl	801196c <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8011880:	4803      	ldr	r0, [pc, #12]	@ (8011890 <TlUserEvtReceived+0x20>)
 8011882:	f7f0 f818 	bl	80018b6 <shci_notify_asynch_evt>

  return;
 8011886:	bf00      	nop
}
 8011888:	3708      	adds	r7, #8
 801188a:	46bd      	mov	sp, r7
 801188c:	bd80      	pop	{r7, pc}
 801188e:	bf00      	nop
 8011890:	20000430 	.word	0x20000430

08011894 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 8011894:	b480      	push	{r7}
 8011896:	b083      	sub	sp, #12
 8011898:	af00      	add	r7, sp, #0
 801189a:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 801189c:	687b      	ldr	r3, [r7, #4]
 801189e:	4a05      	ldr	r2, [pc, #20]	@ (80118b4 <shci_register_io_bus+0x20>)
 80118a0:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	4a04      	ldr	r2, [pc, #16]	@ (80118b8 <shci_register_io_bus+0x24>)
 80118a6:	611a      	str	r2, [r3, #16]

  return;
 80118a8:	bf00      	nop
}
 80118aa:	370c      	adds	r7, #12
 80118ac:	46bd      	mov	sp, r7
 80118ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118b2:	4770      	bx	lr
 80118b4:	08012489 	.word	0x08012489
 80118b8:	080124dd 	.word	0x080124dd

080118bc <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 80118bc:	b480      	push	{r7}
 80118be:	b083      	sub	sp, #12
 80118c0:	af00      	add	r7, sp, #0
 80118c2:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	687a      	ldr	r2, [r7, #4]
 80118c8:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	687a      	ldr	r2, [r7, #4]
 80118ce:	605a      	str	r2, [r3, #4]
}
 80118d0:	bf00      	nop
 80118d2:	370c      	adds	r7, #12
 80118d4:	46bd      	mov	sp, r7
 80118d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118da:	4770      	bx	lr

080118dc <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 80118dc:	b480      	push	{r7}
 80118de:	b087      	sub	sp, #28
 80118e0:	af00      	add	r7, sp, #0
 80118e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80118e4:	f3ef 8310 	mrs	r3, PRIMASK
 80118e8:	60fb      	str	r3, [r7, #12]
  return(result);
 80118ea:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80118ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80118ee:	b672      	cpsid	i
}
 80118f0:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 80118f2:	687b      	ldr	r3, [r7, #4]
 80118f4:	681b      	ldr	r3, [r3, #0]
 80118f6:	687a      	ldr	r2, [r7, #4]
 80118f8:	429a      	cmp	r2, r3
 80118fa:	d102      	bne.n	8011902 <LST_is_empty+0x26>
  {
    return_value = TRUE;
 80118fc:	2301      	movs	r3, #1
 80118fe:	75fb      	strb	r3, [r7, #23]
 8011900:	e001      	b.n	8011906 <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 8011902:	2300      	movs	r3, #0
 8011904:	75fb      	strb	r3, [r7, #23]
 8011906:	693b      	ldr	r3, [r7, #16]
 8011908:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801190a:	68bb      	ldr	r3, [r7, #8]
 801190c:	f383 8810 	msr	PRIMASK, r3
}
 8011910:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 8011912:	7dfb      	ldrb	r3, [r7, #23]
}
 8011914:	4618      	mov	r0, r3
 8011916:	371c      	adds	r7, #28
 8011918:	46bd      	mov	sp, r7
 801191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801191e:	4770      	bx	lr

08011920 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 8011920:	b480      	push	{r7}
 8011922:	b087      	sub	sp, #28
 8011924:	af00      	add	r7, sp, #0
 8011926:	6078      	str	r0, [r7, #4]
 8011928:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801192a:	f3ef 8310 	mrs	r3, PRIMASK
 801192e:	60fb      	str	r3, [r7, #12]
  return(result);
 8011930:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8011932:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8011934:	b672      	cpsid	i
}
 8011936:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	681a      	ldr	r2, [r3, #0]
 801193c:	683b      	ldr	r3, [r7, #0]
 801193e:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8011940:	683b      	ldr	r3, [r7, #0]
 8011942:	687a      	ldr	r2, [r7, #4]
 8011944:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	683a      	ldr	r2, [r7, #0]
 801194a:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 801194c:	683b      	ldr	r3, [r7, #0]
 801194e:	681b      	ldr	r3, [r3, #0]
 8011950:	683a      	ldr	r2, [r7, #0]
 8011952:	605a      	str	r2, [r3, #4]
 8011954:	697b      	ldr	r3, [r7, #20]
 8011956:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011958:	693b      	ldr	r3, [r7, #16]
 801195a:	f383 8810 	msr	PRIMASK, r3
}
 801195e:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8011960:	bf00      	nop
 8011962:	371c      	adds	r7, #28
 8011964:	46bd      	mov	sp, r7
 8011966:	f85d 7b04 	ldr.w	r7, [sp], #4
 801196a:	4770      	bx	lr

0801196c <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 801196c:	b480      	push	{r7}
 801196e:	b087      	sub	sp, #28
 8011970:	af00      	add	r7, sp, #0
 8011972:	6078      	str	r0, [r7, #4]
 8011974:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011976:	f3ef 8310 	mrs	r3, PRIMASK
 801197a:	60fb      	str	r3, [r7, #12]
  return(result);
 801197c:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801197e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8011980:	b672      	cpsid	i
}
 8011982:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 8011984:	683b      	ldr	r3, [r7, #0]
 8011986:	687a      	ldr	r2, [r7, #4]
 8011988:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	685a      	ldr	r2, [r3, #4]
 801198e:	683b      	ldr	r3, [r7, #0]
 8011990:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	683a      	ldr	r2, [r7, #0]
 8011996:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8011998:	683b      	ldr	r3, [r7, #0]
 801199a:	685b      	ldr	r3, [r3, #4]
 801199c:	683a      	ldr	r2, [r7, #0]
 801199e:	601a      	str	r2, [r3, #0]
 80119a0:	697b      	ldr	r3, [r7, #20]
 80119a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80119a4:	693b      	ldr	r3, [r7, #16]
 80119a6:	f383 8810 	msr	PRIMASK, r3
}
 80119aa:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80119ac:	bf00      	nop
 80119ae:	371c      	adds	r7, #28
 80119b0:	46bd      	mov	sp, r7
 80119b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119b6:	4770      	bx	lr

080119b8 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 80119b8:	b480      	push	{r7}
 80119ba:	b087      	sub	sp, #28
 80119bc:	af00      	add	r7, sp, #0
 80119be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80119c0:	f3ef 8310 	mrs	r3, PRIMASK
 80119c4:	60fb      	str	r3, [r7, #12]
  return(result);
 80119c6:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80119c8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80119ca:	b672      	cpsid	i
}
 80119cc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 80119ce:	687b      	ldr	r3, [r7, #4]
 80119d0:	685b      	ldr	r3, [r3, #4]
 80119d2:	687a      	ldr	r2, [r7, #4]
 80119d4:	6812      	ldr	r2, [r2, #0]
 80119d6:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 80119d8:	687b      	ldr	r3, [r7, #4]
 80119da:	681b      	ldr	r3, [r3, #0]
 80119dc:	687a      	ldr	r2, [r7, #4]
 80119de:	6852      	ldr	r2, [r2, #4]
 80119e0:	605a      	str	r2, [r3, #4]
 80119e2:	697b      	ldr	r3, [r7, #20]
 80119e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80119e6:	693b      	ldr	r3, [r7, #16]
 80119e8:	f383 8810 	msr	PRIMASK, r3
}
 80119ec:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80119ee:	bf00      	nop
 80119f0:	371c      	adds	r7, #28
 80119f2:	46bd      	mov	sp, r7
 80119f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119f8:	4770      	bx	lr

080119fa <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 80119fa:	b580      	push	{r7, lr}
 80119fc:	b086      	sub	sp, #24
 80119fe:	af00      	add	r7, sp, #0
 8011a00:	6078      	str	r0, [r7, #4]
 8011a02:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011a04:	f3ef 8310 	mrs	r3, PRIMASK
 8011a08:	60fb      	str	r3, [r7, #12]
  return(result);
 8011a0a:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8011a0c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8011a0e:	b672      	cpsid	i
}
 8011a10:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	681a      	ldr	r2, [r3, #0]
 8011a16:	683b      	ldr	r3, [r7, #0]
 8011a18:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 8011a1a:	687b      	ldr	r3, [r7, #4]
 8011a1c:	681b      	ldr	r3, [r3, #0]
 8011a1e:	4618      	mov	r0, r3
 8011a20:	f7ff ffca 	bl	80119b8 <LST_remove_node>
 8011a24:	697b      	ldr	r3, [r7, #20]
 8011a26:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011a28:	693b      	ldr	r3, [r7, #16]
 8011a2a:	f383 8810 	msr	PRIMASK, r3
}
 8011a2e:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8011a30:	bf00      	nop
 8011a32:	3718      	adds	r7, #24
 8011a34:	46bd      	mov	sp, r7
 8011a36:	bd80      	pop	{r7, pc}

08011a38 <CircularQueue_Init>:
  * @param  queueSize:  Size of Queue Buffer
  * @param  elementSize: Size of an element in the queue. if =0, the queue will manage variable sizze elements
  * @retval   always 0
  */
int CircularQueue_Init(queue_t *q, uint8_t* queueBuffer, uint32_t queueSize, uint16_t elementSize, uint8_t optionFlags)
{
 8011a38:	b480      	push	{r7}
 8011a3a:	b085      	sub	sp, #20
 8011a3c:	af00      	add	r7, sp, #0
 8011a3e:	60f8      	str	r0, [r7, #12]
 8011a40:	60b9      	str	r1, [r7, #8]
 8011a42:	607a      	str	r2, [r7, #4]
 8011a44:	807b      	strh	r3, [r7, #2]
  q->qBuff = queueBuffer;
 8011a46:	68fb      	ldr	r3, [r7, #12]
 8011a48:	68ba      	ldr	r2, [r7, #8]
 8011a4a:	601a      	str	r2, [r3, #0]
  q->first = 0;
 8011a4c:	68fb      	ldr	r3, [r7, #12]
 8011a4e:	2200      	movs	r2, #0
 8011a50:	60da      	str	r2, [r3, #12]
  q->last = 0; /* queueSize-1; */
 8011a52:	68fb      	ldr	r3, [r7, #12]
 8011a54:	2200      	movs	r2, #0
 8011a56:	611a      	str	r2, [r3, #16]
  q->byteCount = 0;
 8011a58:	68fb      	ldr	r3, [r7, #12]
 8011a5a:	2200      	movs	r2, #0
 8011a5c:	615a      	str	r2, [r3, #20]
  q->elementCount = 0;
 8011a5e:	68fb      	ldr	r3, [r7, #12]
 8011a60:	2200      	movs	r2, #0
 8011a62:	619a      	str	r2, [r3, #24]
  q->queueMaxSize = queueSize;
 8011a64:	68fb      	ldr	r3, [r7, #12]
 8011a66:	687a      	ldr	r2, [r7, #4]
 8011a68:	605a      	str	r2, [r3, #4]
  q->elementSize = elementSize;
 8011a6a:	68fb      	ldr	r3, [r7, #12]
 8011a6c:	887a      	ldrh	r2, [r7, #2]
 8011a6e:	811a      	strh	r2, [r3, #8]
  q->optionFlags = optionFlags;
 8011a70:	68fb      	ldr	r3, [r7, #12]
 8011a72:	7e3a      	ldrb	r2, [r7, #24]
 8011a74:	771a      	strb	r2, [r3, #28]

   if ((optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG) && q-> elementSize)
 8011a76:	7e3b      	ldrb	r3, [r7, #24]
 8011a78:	f003 0302 	and.w	r3, r3, #2
 8011a7c:	2b00      	cmp	r3, #0
 8011a7e:	d006      	beq.n	8011a8e <CircularQueue_Init+0x56>
 8011a80:	68fb      	ldr	r3, [r7, #12]
 8011a82:	891b      	ldrh	r3, [r3, #8]
 8011a84:	2b00      	cmp	r3, #0
 8011a86:	d002      	beq.n	8011a8e <CircularQueue_Init+0x56>
   {
    /* can not deal with splitting at the end of buffer with fixed size element */
    return -1;
 8011a88:	f04f 33ff 	mov.w	r3, #4294967295
 8011a8c:	e000      	b.n	8011a90 <CircularQueue_Init+0x58>
  }
  return 0;
 8011a8e:	2300      	movs	r3, #0
}
 8011a90:	4618      	mov	r0, r3
 8011a92:	3714      	adds	r7, #20
 8011a94:	46bd      	mov	sp, r7
 8011a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a9a:	4770      	bx	lr

08011a9c <CircularQueue_Add>:
  * @param  elementSize:  Size of element to be added to the queue. Only used if the queue manage variable size elements
  * @param  nbElements:  number of elements in the in buffer pointed by x
  * @retval  pointer on last element just added to the queue, NULL if the element to be added do not fit in the queue (too big)
  */
uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements)
{
 8011a9c:	b580      	push	{r7, lr}
 8011a9e:	b08e      	sub	sp, #56	@ 0x38
 8011aa0:	af00      	add	r7, sp, #0
 8011aa2:	60f8      	str	r0, [r7, #12]
 8011aa4:	60b9      	str	r1, [r7, #8]
 8011aa6:	603b      	str	r3, [r7, #0]
 8011aa8:	4613      	mov	r3, r2
 8011aaa:	80fb      	strh	r3, [r7, #6]

  uint8_t* ptr = NULL;                      /* fct return ptr to the element freshly added, if no room fct return NULL */
 8011aac:	2300      	movs	r3, #0
 8011aae:	623b      	str	r3, [r7, #32]
  uint16_t curElementSize = 0;              /* the size of the element currently  stored at q->last position */
 8011ab0:	2300      	movs	r3, #0
 8011ab2:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint8_t  elemSizeStorageRoom  = 0 ;       /* Indicate the header (which contain only size) of element in case of varaibale size element (q->elementsize == 0) */
 8011ab4:	2300      	movs	r3, #0
 8011ab6:	77fb      	strb	r3, [r7, #31]
  uint32_t curBuffPosition;                  /* the current position in the queue buffer */
  uint32_t i;                               /* loop counter */
  uint32_t NbBytesToCopy = 0, NbCopiedBytes = 0 ; /* Indicators for copying bytes in queue */
 8011ab8:	2300      	movs	r3, #0
 8011aba:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011abc:	2300      	movs	r3, #0
 8011abe:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t eob_free_size;                         /* Eof End of Quque Buffer Free Size */
  uint8_t  wrap_will_occur = 0;                   /* indicate if a wrap around will occurs */
 8011ac0:	2300      	movs	r3, #0
 8011ac2:	77bb      	strb	r3, [r7, #30]
  uint8_t  wrapped_element_eob_size;              /* In case of Wrap around, indicate size of parta of element that fit at thened of the queuue  buffer */
  uint16_t overhead = 0;                          /* In case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG or CIRCULAR_QUEUE_NO_WRAP_FLAG options, 
 8011ac4:	2300      	movs	r3, #0
 8011ac6:	83bb      	strh	r3, [r7, #28]
                                                     indcate the size overhead that will be generated by adding the element with wrap management (split or no wrap ) */ 
  
  
  elemSizeStorageRoom  = (q->elementSize == 0) ? 2 : 0;
 8011ac8:	68fb      	ldr	r3, [r7, #12]
 8011aca:	891b      	ldrh	r3, [r3, #8]
 8011acc:	2b00      	cmp	r3, #0
 8011ace:	d101      	bne.n	8011ad4 <CircularQueue_Add+0x38>
 8011ad0:	2302      	movs	r3, #2
 8011ad2:	e000      	b.n	8011ad6 <CircularQueue_Add+0x3a>
 8011ad4:	2300      	movs	r3, #0
 8011ad6:	77fb      	strb	r3, [r7, #31]
  /* retrieve the size of last element sored: the value stored at the beginning of the queue element if element size is variable otherwise take it from fixed element Size member */
  if (q->byteCount)
 8011ad8:	68fb      	ldr	r3, [r7, #12]
 8011ada:	695b      	ldr	r3, [r3, #20]
 8011adc:	2b00      	cmp	r3, #0
 8011ade:	d029      	beq.n	8011b34 <CircularQueue_Add+0x98>
  {
    curElementSize = (q->elementSize == 0) ? q->qBuff[q->last] + ((q->qBuff[MOD((q->last+1), q->queueMaxSize)])<<8) + 2 : q->elementSize;
 8011ae0:	68fb      	ldr	r3, [r7, #12]
 8011ae2:	891b      	ldrh	r3, [r3, #8]
 8011ae4:	2b00      	cmp	r3, #0
 8011ae6:	d122      	bne.n	8011b2e <CircularQueue_Add+0x92>
 8011ae8:	68fb      	ldr	r3, [r7, #12]
 8011aea:	681a      	ldr	r2, [r3, #0]
 8011aec:	68fb      	ldr	r3, [r7, #12]
 8011aee:	691b      	ldr	r3, [r3, #16]
 8011af0:	4413      	add	r3, r2
 8011af2:	781b      	ldrb	r3, [r3, #0]
 8011af4:	4618      	mov	r0, r3
 8011af6:	68fb      	ldr	r3, [r7, #12]
 8011af8:	681a      	ldr	r2, [r3, #0]
 8011afa:	68fb      	ldr	r3, [r7, #12]
 8011afc:	691b      	ldr	r3, [r3, #16]
 8011afe:	1c59      	adds	r1, r3, #1
 8011b00:	68fb      	ldr	r3, [r7, #12]
 8011b02:	685b      	ldr	r3, [r3, #4]
 8011b04:	4299      	cmp	r1, r3
 8011b06:	d306      	bcc.n	8011b16 <CircularQueue_Add+0x7a>
 8011b08:	68fb      	ldr	r3, [r7, #12]
 8011b0a:	6919      	ldr	r1, [r3, #16]
 8011b0c:	68fb      	ldr	r3, [r7, #12]
 8011b0e:	685b      	ldr	r3, [r3, #4]
 8011b10:	1acb      	subs	r3, r1, r3
 8011b12:	3301      	adds	r3, #1
 8011b14:	e002      	b.n	8011b1c <CircularQueue_Add+0x80>
 8011b16:	68fb      	ldr	r3, [r7, #12]
 8011b18:	691b      	ldr	r3, [r3, #16]
 8011b1a:	3301      	adds	r3, #1
 8011b1c:	4413      	add	r3, r2
 8011b1e:	781b      	ldrb	r3, [r3, #0]
 8011b20:	021b      	lsls	r3, r3, #8
 8011b22:	b29b      	uxth	r3, r3
 8011b24:	4403      	add	r3, r0
 8011b26:	b29b      	uxth	r3, r3
 8011b28:	3302      	adds	r3, #2
 8011b2a:	b29b      	uxth	r3, r3
 8011b2c:	e001      	b.n	8011b32 <CircularQueue_Add+0x96>
 8011b2e:	68fb      	ldr	r3, [r7, #12]
 8011b30:	891b      	ldrh	r3, [r3, #8]
 8011b32:	86fb      	strh	r3, [r7, #54]	@ 0x36
  }
  /* if queue element have fixed size , reset the elementSize arg with fixed element size value */
  if (q->elementSize > 0)               
 8011b34:	68fb      	ldr	r3, [r7, #12]
 8011b36:	891b      	ldrh	r3, [r3, #8]
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	d002      	beq.n	8011b42 <CircularQueue_Add+0xa6>
  {
    elementSize = q->elementSize;
 8011b3c:	68fb      	ldr	r3, [r7, #12]
 8011b3e:	891b      	ldrh	r3, [r3, #8]
 8011b40:	80fb      	strh	r3, [r7, #6]
  }

   eob_free_size = (q->last >= q->first) ? q->queueMaxSize - (q->last + curElementSize) : 0;
 8011b42:	68fb      	ldr	r3, [r7, #12]
 8011b44:	691a      	ldr	r2, [r3, #16]
 8011b46:	68fb      	ldr	r3, [r7, #12]
 8011b48:	68db      	ldr	r3, [r3, #12]
 8011b4a:	429a      	cmp	r2, r3
 8011b4c:	d307      	bcc.n	8011b5e <CircularQueue_Add+0xc2>
 8011b4e:	68fb      	ldr	r3, [r7, #12]
 8011b50:	685a      	ldr	r2, [r3, #4]
 8011b52:	68fb      	ldr	r3, [r7, #12]
 8011b54:	6919      	ldr	r1, [r3, #16]
 8011b56:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011b58:	440b      	add	r3, r1
 8011b5a:	1ad3      	subs	r3, r2, r3
 8011b5c:	e000      	b.n	8011b60 <CircularQueue_Add+0xc4>
 8011b5e:	2300      	movs	r3, #0
 8011b60:	61bb      	str	r3, [r7, #24]

   /* check how many bytes of wrapped element (if anay) are at end of buffer */
   wrapped_element_eob_size = (((elementSize + elemSizeStorageRoom )*nbElements) < eob_free_size) ? 0 : (eob_free_size % (elementSize + elemSizeStorageRoom));
 8011b62:	88fa      	ldrh	r2, [r7, #6]
 8011b64:	7ffb      	ldrb	r3, [r7, #31]
 8011b66:	4413      	add	r3, r2
 8011b68:	461a      	mov	r2, r3
 8011b6a:	683b      	ldr	r3, [r7, #0]
 8011b6c:	fb02 f303 	mul.w	r3, r2, r3
 8011b70:	69ba      	ldr	r2, [r7, #24]
 8011b72:	429a      	cmp	r2, r3
 8011b74:	d80b      	bhi.n	8011b8e <CircularQueue_Add+0xf2>
 8011b76:	88fa      	ldrh	r2, [r7, #6]
 8011b78:	7ffb      	ldrb	r3, [r7, #31]
 8011b7a:	4413      	add	r3, r2
 8011b7c:	461a      	mov	r2, r3
 8011b7e:	69bb      	ldr	r3, [r7, #24]
 8011b80:	fbb3 f1f2 	udiv	r1, r3, r2
 8011b84:	fb01 f202 	mul.w	r2, r1, r2
 8011b88:	1a9b      	subs	r3, r3, r2
 8011b8a:	b2db      	uxtb	r3, r3
 8011b8c:	e000      	b.n	8011b90 <CircularQueue_Add+0xf4>
 8011b8e:	2300      	movs	r3, #0
 8011b90:	75fb      	strb	r3, [r7, #23]
   wrap_will_occur  = wrapped_element_eob_size > elemSizeStorageRoom;
 8011b92:	7dfa      	ldrb	r2, [r7, #23]
 8011b94:	7ffb      	ldrb	r3, [r7, #31]
 8011b96:	429a      	cmp	r2, r3
 8011b98:	bf8c      	ite	hi
 8011b9a:	2301      	movhi	r3, #1
 8011b9c:	2300      	movls	r3, #0
 8011b9e:	b2db      	uxtb	r3, r3
 8011ba0:	77bb      	strb	r3, [r7, #30]

   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)) ? wrapped_element_eob_size : overhead;
 8011ba2:	7fbb      	ldrb	r3, [r7, #30]
 8011ba4:	2b00      	cmp	r3, #0
 8011ba6:	d008      	beq.n	8011bba <CircularQueue_Add+0x11e>
 8011ba8:	68fb      	ldr	r3, [r7, #12]
 8011baa:	7f1b      	ldrb	r3, [r3, #28]
 8011bac:	f003 0301 	and.w	r3, r3, #1
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	d002      	beq.n	8011bba <CircularQueue_Add+0x11e>
 8011bb4:	7dfb      	ldrb	r3, [r7, #23]
 8011bb6:	b29b      	uxth	r3, r3
 8011bb8:	e000      	b.n	8011bbc <CircularQueue_Add+0x120>
 8011bba:	8bbb      	ldrh	r3, [r7, #28]
 8011bbc:	83bb      	strh	r3, [r7, #28]
   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) ? elemSizeStorageRoom  : overhead;
 8011bbe:	7fbb      	ldrb	r3, [r7, #30]
 8011bc0:	2b00      	cmp	r3, #0
 8011bc2:	d008      	beq.n	8011bd6 <CircularQueue_Add+0x13a>
 8011bc4:	68fb      	ldr	r3, [r7, #12]
 8011bc6:	7f1b      	ldrb	r3, [r3, #28]
 8011bc8:	f003 0302 	and.w	r3, r3, #2
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	d002      	beq.n	8011bd6 <CircularQueue_Add+0x13a>
 8011bd0:	7ffb      	ldrb	r3, [r7, #31]
 8011bd2:	b29b      	uxth	r3, r3
 8011bd4:	e000      	b.n	8011bd8 <CircularQueue_Add+0x13c>
 8011bd6:	8bbb      	ldrh	r3, [r7, #28]
 8011bd8:	83bb      	strh	r3, [r7, #28]
   
   
  /* Store now the elements if ennough room for all elements */
  if (elementSize && ((q->byteCount + ((elementSize + elemSizeStorageRoom )*nbElements) + overhead) <= q->queueMaxSize)) 
 8011bda:	88fb      	ldrh	r3, [r7, #6]
 8011bdc:	2b00      	cmp	r3, #0
 8011bde:	f000 817e 	beq.w	8011ede <CircularQueue_Add+0x442>
 8011be2:	68fb      	ldr	r3, [r7, #12]
 8011be4:	695a      	ldr	r2, [r3, #20]
 8011be6:	88f9      	ldrh	r1, [r7, #6]
 8011be8:	7ffb      	ldrb	r3, [r7, #31]
 8011bea:	440b      	add	r3, r1
 8011bec:	4619      	mov	r1, r3
 8011bee:	683b      	ldr	r3, [r7, #0]
 8011bf0:	fb01 f303 	mul.w	r3, r1, r3
 8011bf4:	441a      	add	r2, r3
 8011bf6:	8bbb      	ldrh	r3, [r7, #28]
 8011bf8:	441a      	add	r2, r3
 8011bfa:	68fb      	ldr	r3, [r7, #12]
 8011bfc:	685b      	ldr	r3, [r3, #4]
 8011bfe:	429a      	cmp	r2, r3
 8011c00:	f200 816d 	bhi.w	8011ede <CircularQueue_Add+0x442>
  { 
    /* loop to add all elements  */
    for (i=0; i < nbElements; i++) 
 8011c04:	2300      	movs	r3, #0
 8011c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011c08:	e14a      	b.n	8011ea0 <CircularQueue_Add+0x404>
    {
      q->last = MOD ((q->last + curElementSize),q->queueMaxSize);
 8011c0a:	68fb      	ldr	r3, [r7, #12]
 8011c0c:	691a      	ldr	r2, [r3, #16]
 8011c0e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011c10:	441a      	add	r2, r3
 8011c12:	68fb      	ldr	r3, [r7, #12]
 8011c14:	685b      	ldr	r3, [r3, #4]
 8011c16:	429a      	cmp	r2, r3
 8011c18:	d307      	bcc.n	8011c2a <CircularQueue_Add+0x18e>
 8011c1a:	68fb      	ldr	r3, [r7, #12]
 8011c1c:	691a      	ldr	r2, [r3, #16]
 8011c1e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011c20:	441a      	add	r2, r3
 8011c22:	68fb      	ldr	r3, [r7, #12]
 8011c24:	685b      	ldr	r3, [r3, #4]
 8011c26:	1ad3      	subs	r3, r2, r3
 8011c28:	e003      	b.n	8011c32 <CircularQueue_Add+0x196>
 8011c2a:	68fb      	ldr	r3, [r7, #12]
 8011c2c:	691a      	ldr	r2, [r3, #16]
 8011c2e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011c30:	4413      	add	r3, r2
 8011c32:	68fa      	ldr	r2, [r7, #12]
 8011c34:	6113      	str	r3, [r2, #16]
      curBuffPosition = q->last;
 8011c36:	68fb      	ldr	r3, [r7, #12]
 8011c38:	691b      	ldr	r3, [r3, #16]
 8011c3a:	633b      	str	r3, [r7, #48]	@ 0x30
      
      /* store the element  */
      /* store first the element size if element size is variable */
      if (q->elementSize == 0) 
 8011c3c:	68fb      	ldr	r3, [r7, #12]
 8011c3e:	891b      	ldrh	r3, [r3, #8]
 8011c40:	2b00      	cmp	r3, #0
 8011c42:	d130      	bne.n	8011ca6 <CircularQueue_Add+0x20a>
      {
        q->qBuff[curBuffPosition++]= elementSize & 0xFF;
 8011c44:	68fb      	ldr	r3, [r7, #12]
 8011c46:	681a      	ldr	r2, [r3, #0]
 8011c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c4a:	1c59      	adds	r1, r3, #1
 8011c4c:	6339      	str	r1, [r7, #48]	@ 0x30
 8011c4e:	4413      	add	r3, r2
 8011c50:	88fa      	ldrh	r2, [r7, #6]
 8011c52:	b2d2      	uxtb	r2, r2
 8011c54:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 8011c56:	68fb      	ldr	r3, [r7, #12]
 8011c58:	685b      	ldr	r3, [r3, #4]
 8011c5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011c5c:	429a      	cmp	r2, r3
 8011c5e:	d304      	bcc.n	8011c6a <CircularQueue_Add+0x1ce>
 8011c60:	68fb      	ldr	r3, [r7, #12]
 8011c62:	685b      	ldr	r3, [r3, #4]
 8011c64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011c66:	1ad3      	subs	r3, r2, r3
 8011c68:	e000      	b.n	8011c6c <CircularQueue_Add+0x1d0>
 8011c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c6c:	633b      	str	r3, [r7, #48]	@ 0x30
        q->qBuff[curBuffPosition++]= (elementSize & 0xFF00) >> 8 ;
 8011c6e:	88fb      	ldrh	r3, [r7, #6]
 8011c70:	0a1b      	lsrs	r3, r3, #8
 8011c72:	b298      	uxth	r0, r3
 8011c74:	68fb      	ldr	r3, [r7, #12]
 8011c76:	681a      	ldr	r2, [r3, #0]
 8011c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c7a:	1c59      	adds	r1, r3, #1
 8011c7c:	6339      	str	r1, [r7, #48]	@ 0x30
 8011c7e:	4413      	add	r3, r2
 8011c80:	b2c2      	uxtb	r2, r0
 8011c82:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 8011c84:	68fb      	ldr	r3, [r7, #12]
 8011c86:	685b      	ldr	r3, [r3, #4]
 8011c88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011c8a:	429a      	cmp	r2, r3
 8011c8c:	d304      	bcc.n	8011c98 <CircularQueue_Add+0x1fc>
 8011c8e:	68fb      	ldr	r3, [r7, #12]
 8011c90:	685b      	ldr	r3, [r3, #4]
 8011c92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011c94:	1ad3      	subs	r3, r2, r3
 8011c96:	e000      	b.n	8011c9a <CircularQueue_Add+0x1fe>
 8011c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c9a:	633b      	str	r3, [r7, #48]	@ 0x30
        q->byteCount += 2;
 8011c9c:	68fb      	ldr	r3, [r7, #12]
 8011c9e:	695b      	ldr	r3, [r3, #20]
 8011ca0:	1c9a      	adds	r2, r3, #2
 8011ca2:	68fb      	ldr	r3, [r7, #12]
 8011ca4:	615a      	str	r2, [r3, #20]
      }
      
      /* Identify number of bytes of copy takeing account possible wrap, in this case NbBytesToCopy will contains size that fit at end of the queue buffer */
      NbBytesToCopy = MIN((q->queueMaxSize-curBuffPosition),elementSize);
 8011ca6:	88fa      	ldrh	r2, [r7, #6]
 8011ca8:	68fb      	ldr	r3, [r7, #12]
 8011caa:	6859      	ldr	r1, [r3, #4]
 8011cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011cae:	1acb      	subs	r3, r1, r3
 8011cb0:	4293      	cmp	r3, r2
 8011cb2:	bf28      	it	cs
 8011cb4:	4613      	movcs	r3, r2
 8011cb6:	62bb      	str	r3, [r7, #40]	@ 0x28
      /* check if no wrap (NbBytesToCopy == elementSize) or if Wrap and no spsicf option; 
         In this case part of data will copied at the end of the buffer and the rest a the beginning */
      if ((NbBytesToCopy == elementSize) || ((NbBytesToCopy < elementSize) && (q->optionFlags == CIRCULAR_QUEUE_NO_FLAG)))
 8011cb8:	88fb      	ldrh	r3, [r7, #6]
 8011cba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011cbc:	429a      	cmp	r2, r3
 8011cbe:	d007      	beq.n	8011cd0 <CircularQueue_Add+0x234>
 8011cc0:	88fb      	ldrh	r3, [r7, #6]
 8011cc2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011cc4:	429a      	cmp	r2, r3
 8011cc6:	d225      	bcs.n	8011d14 <CircularQueue_Add+0x278>
 8011cc8:	68fb      	ldr	r3, [r7, #12]
 8011cca:	7f1b      	ldrb	r3, [r3, #28]
 8011ccc:	2b00      	cmp	r3, #0
 8011cce:	d121      	bne.n	8011d14 <CircularQueue_Add+0x278>
      {
        /* Copy First part (or emtire buffer ) from current position up to the end of the buffer queue (or before if enough room)  */
        memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 8011cd0:	68fb      	ldr	r3, [r7, #12]
 8011cd2:	681a      	ldr	r2, [r3, #0]
 8011cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011cd6:	18d0      	adds	r0, r2, r3
 8011cd8:	88fb      	ldrh	r3, [r7, #6]
 8011cda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011cdc:	fb02 f303 	mul.w	r3, r2, r3
 8011ce0:	68ba      	ldr	r2, [r7, #8]
 8011ce2:	4413      	add	r3, r2
 8011ce4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011ce6:	4619      	mov	r1, r3
 8011ce8:	f002 faa9 	bl	801423e <memcpy>
        /* Adjust bytes count */
        q->byteCount += NbBytesToCopy;
 8011cec:	68fb      	ldr	r3, [r7, #12]
 8011cee:	695a      	ldr	r2, [r3, #20]
 8011cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011cf2:	441a      	add	r2, r3
 8011cf4:	68fb      	ldr	r3, [r7, #12]
 8011cf6:	615a      	str	r2, [r3, #20]
        /* Wrap */
        curBuffPosition = 0; 
 8011cf8:	2300      	movs	r3, #0
 8011cfa:	633b      	str	r3, [r7, #48]	@ 0x30
        /* set NbCopiedBytes bytes with  ampount copied */
        NbCopiedBytes = NbBytesToCopy;
 8011cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011cfe:	627b      	str	r3, [r7, #36]	@ 0x24
        /* set the rest to copy if wrao , if no wrap will be 0 */
        NbBytesToCopy = elementSize - NbBytesToCopy;
 8011d00:	88fa      	ldrh	r2, [r7, #6]
 8011d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d04:	1ad3      	subs	r3, r2, r3
 8011d06:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* set the current element Size, will be used to calaculate next last position at beginning of loop */
        curElementSize = (elementSize) + elemSizeStorageRoom ;
 8011d08:	7ffb      	ldrb	r3, [r7, #31]
 8011d0a:	b29a      	uxth	r2, r3
 8011d0c:	88fb      	ldrh	r3, [r7, #6]
 8011d0e:	4413      	add	r3, r2
 8011d10:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011d12:	e0a4      	b.n	8011e5e <CircularQueue_Add+0x3c2>
      }
      else if (NbBytesToCopy)  /* We have a wrap  to manage */
 8011d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	f000 80a1 	beq.w	8011e5e <CircularQueue_Add+0x3c2>
      {
       /* case of CIRCULAR_QUEUE_NO_WRAP_FLAG option */
         if (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)
 8011d1c:	68fb      	ldr	r3, [r7, #12]
 8011d1e:	7f1b      	ldrb	r3, [r3, #28]
 8011d20:	f003 0301 	and.w	r3, r3, #1
 8011d24:	2b00      	cmp	r3, #0
 8011d26:	d03a      	beq.n	8011d9e <CircularQueue_Add+0x302>
        {
          /* if element size are variable and NO_WRAP option, Invalidate end of buffer setting 0xFFFF size*/
          if (q->elementSize == 0)
 8011d28:	68fb      	ldr	r3, [r7, #12]
 8011d2a:	891b      	ldrh	r3, [r3, #8]
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d10d      	bne.n	8011d4c <CircularQueue_Add+0x2b0>
          {
             q->qBuff[curBuffPosition-2] = 0xFF;
 8011d30:	68fb      	ldr	r3, [r7, #12]
 8011d32:	681a      	ldr	r2, [r3, #0]
 8011d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d36:	3b02      	subs	r3, #2
 8011d38:	4413      	add	r3, r2
 8011d3a:	22ff      	movs	r2, #255	@ 0xff
 8011d3c:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = 0xFF;
 8011d3e:	68fb      	ldr	r3, [r7, #12]
 8011d40:	681a      	ldr	r2, [r3, #0]
 8011d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d44:	3b01      	subs	r3, #1
 8011d46:	4413      	add	r3, r2
 8011d48:	22ff      	movs	r2, #255	@ 0xff
 8011d4a:	701a      	strb	r2, [r3, #0]
          }
          q->byteCount += NbBytesToCopy;  /* invalid data at the end of buffer are take into account in byteCount */
 8011d4c:	68fb      	ldr	r3, [r7, #12]
 8011d4e:	695a      	ldr	r2, [r3, #20]
 8011d50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d52:	441a      	add	r2, r3
 8011d54:	68fb      	ldr	r3, [r7, #12]
 8011d56:	615a      	str	r2, [r3, #20]
          /* No bytes coped a the end of buffer */
          NbCopiedBytes = 0;
 8011d58:	2300      	movs	r3, #0
 8011d5a:	627b      	str	r3, [r7, #36]	@ 0x24
          /* all element to be copied at the begnning of buffer */
          NbBytesToCopy = elementSize; 
 8011d5c:	88fb      	ldrh	r3, [r7, #6]
 8011d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
          /* Wrap */
          curBuffPosition = 0; 
 8011d60:	2300      	movs	r3, #0
 8011d62:	633b      	str	r3, [r7, #48]	@ 0x30
          /* if variable size element, invalidate end of buffer setting OxFFFF in element header (size) */
          if (q->elementSize == 0)
 8011d64:	68fb      	ldr	r3, [r7, #12]
 8011d66:	891b      	ldrh	r3, [r3, #8]
 8011d68:	2b00      	cmp	r3, #0
 8011d6a:	d16f      	bne.n	8011e4c <CircularQueue_Add+0x3b0>
          {
            q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 8011d6c:	68fb      	ldr	r3, [r7, #12]
 8011d6e:	681a      	ldr	r2, [r3, #0]
 8011d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d72:	1c59      	adds	r1, r3, #1
 8011d74:	6339      	str	r1, [r7, #48]	@ 0x30
 8011d76:	4413      	add	r3, r2
 8011d78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011d7a:	b2d2      	uxtb	r2, r2
 8011d7c:	701a      	strb	r2, [r3, #0]
            q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 8011d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d80:	0a18      	lsrs	r0, r3, #8
 8011d82:	68fb      	ldr	r3, [r7, #12]
 8011d84:	681a      	ldr	r2, [r3, #0]
 8011d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d88:	1c59      	adds	r1, r3, #1
 8011d8a:	6339      	str	r1, [r7, #48]	@ 0x30
 8011d8c:	4413      	add	r3, r2
 8011d8e:	b2c2      	uxtb	r2, r0
 8011d90:	701a      	strb	r2, [r3, #0]
            q->byteCount += 2;   
 8011d92:	68fb      	ldr	r3, [r7, #12]
 8011d94:	695b      	ldr	r3, [r3, #20]
 8011d96:	1c9a      	adds	r2, r3, #2
 8011d98:	68fb      	ldr	r3, [r7, #12]
 8011d9a:	615a      	str	r2, [r3, #20]
 8011d9c:	e056      	b.n	8011e4c <CircularQueue_Add+0x3b0>
          } 
           
        }
        /* case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG option */
        else if (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)
 8011d9e:	68fb      	ldr	r3, [r7, #12]
 8011da0:	7f1b      	ldrb	r3, [r3, #28]
 8011da2:	f003 0302 	and.w	r3, r3, #2
 8011da6:	2b00      	cmp	r3, #0
 8011da8:	d050      	beq.n	8011e4c <CircularQueue_Add+0x3b0>
        {
          if (q->elementSize == 0)
 8011daa:	68fb      	ldr	r3, [r7, #12]
 8011dac:	891b      	ldrh	r3, [r3, #8]
 8011dae:	2b00      	cmp	r3, #0
 8011db0:	d14a      	bne.n	8011e48 <CircularQueue_Add+0x3ac>
          {
            /* reset the size of current element to the nb bytes fitting at the end of buffer */
             q->qBuff[curBuffPosition-2] = NbBytesToCopy & 0xFF;
 8011db2:	68fb      	ldr	r3, [r7, #12]
 8011db4:	681a      	ldr	r2, [r3, #0]
 8011db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011db8:	3b02      	subs	r3, #2
 8011dba:	4413      	add	r3, r2
 8011dbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011dbe:	b2d2      	uxtb	r2, r2
 8011dc0:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = (NbBytesToCopy & 0xFF00) >> 8 ;
 8011dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011dc4:	0a19      	lsrs	r1, r3, #8
 8011dc6:	68fb      	ldr	r3, [r7, #12]
 8011dc8:	681a      	ldr	r2, [r3, #0]
 8011dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011dcc:	3b01      	subs	r3, #1
 8011dce:	4413      	add	r3, r2
 8011dd0:	b2ca      	uxtb	r2, r1
 8011dd2:	701a      	strb	r2, [r3, #0]
             /* copy the bytes */ 
             memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 8011dd4:	68fb      	ldr	r3, [r7, #12]
 8011dd6:	681a      	ldr	r2, [r3, #0]
 8011dd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011dda:	18d0      	adds	r0, r2, r3
 8011ddc:	88fb      	ldrh	r3, [r7, #6]
 8011dde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011de0:	fb02 f303 	mul.w	r3, r2, r3
 8011de4:	68ba      	ldr	r2, [r7, #8]
 8011de6:	4413      	add	r3, r2
 8011de8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011dea:	4619      	mov	r1, r3
 8011dec:	f002 fa27 	bl	801423e <memcpy>
             q->byteCount += NbBytesToCopy; 
 8011df0:	68fb      	ldr	r3, [r7, #12]
 8011df2:	695a      	ldr	r2, [r3, #20]
 8011df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011df6:	441a      	add	r2, r3
 8011df8:	68fb      	ldr	r3, [r7, #12]
 8011dfa:	615a      	str	r2, [r3, #20]
             /* set the number of copied bytes */
             NbCopiedBytes = NbBytesToCopy;             
 8011dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011dfe:	627b      	str	r3, [r7, #36]	@ 0x24
             /* set rest of data to be copied to begnning of buffer */
             NbBytesToCopy = elementSize - NbBytesToCopy;
 8011e00:	88fa      	ldrh	r2, [r7, #6]
 8011e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e04:	1ad3      	subs	r3, r2, r3
 8011e06:	62bb      	str	r3, [r7, #40]	@ 0x28
             /* one element more dur to split in 2 elements */
             q->elementCount++;
 8011e08:	68fb      	ldr	r3, [r7, #12]
 8011e0a:	699b      	ldr	r3, [r3, #24]
 8011e0c:	1c5a      	adds	r2, r3, #1
 8011e0e:	68fb      	ldr	r3, [r7, #12]
 8011e10:	619a      	str	r2, [r3, #24]
             /* Wrap */
             curBuffPosition = 0; 
 8011e12:	2300      	movs	r3, #0
 8011e14:	633b      	str	r3, [r7, #48]	@ 0x30
             /* Set new size for rest of data */
             q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 8011e16:	68fb      	ldr	r3, [r7, #12]
 8011e18:	681a      	ldr	r2, [r3, #0]
 8011e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e1c:	1c59      	adds	r1, r3, #1
 8011e1e:	6339      	str	r1, [r7, #48]	@ 0x30
 8011e20:	4413      	add	r3, r2
 8011e22:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011e24:	b2d2      	uxtb	r2, r2
 8011e26:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 8011e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e2a:	0a18      	lsrs	r0, r3, #8
 8011e2c:	68fb      	ldr	r3, [r7, #12]
 8011e2e:	681a      	ldr	r2, [r3, #0]
 8011e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e32:	1c59      	adds	r1, r3, #1
 8011e34:	6339      	str	r1, [r7, #48]	@ 0x30
 8011e36:	4413      	add	r3, r2
 8011e38:	b2c2      	uxtb	r2, r0
 8011e3a:	701a      	strb	r2, [r3, #0]
             q->byteCount += 2;              
 8011e3c:	68fb      	ldr	r3, [r7, #12]
 8011e3e:	695b      	ldr	r3, [r3, #20]
 8011e40:	1c9a      	adds	r2, r3, #2
 8011e42:	68fb      	ldr	r3, [r7, #12]
 8011e44:	615a      	str	r2, [r3, #20]
 8011e46:	e001      	b.n	8011e4c <CircularQueue_Add+0x3b0>
          else
          {
            /* Should not occur */
            /* can not manage split Flag on Fixed size element */
            /* Buffer is corrupted */
            return NULL;
 8011e48:	2300      	movs	r3, #0
 8011e4a:	e049      	b.n	8011ee0 <CircularQueue_Add+0x444>
          }
        }
        curElementSize = (NbBytesToCopy) + elemSizeStorageRoom ;
 8011e4c:	7ffb      	ldrb	r3, [r7, #31]
 8011e4e:	b29a      	uxth	r2, r3
 8011e50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e52:	b29b      	uxth	r3, r3
 8011e54:	4413      	add	r3, r2
 8011e56:	86fb      	strh	r3, [r7, #54]	@ 0x36
        q->last = 0;        
 8011e58:	68fb      	ldr	r3, [r7, #12]
 8011e5a:	2200      	movs	r2, #0
 8011e5c:	611a      	str	r2, [r3, #16]
      }  
      
      /* some remaining byte to copy */
      if (NbBytesToCopy)      
 8011e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e60:	2b00      	cmp	r3, #0
 8011e62:	d015      	beq.n	8011e90 <CircularQueue_Add+0x3f4>
      {
        memcpy(&q->qBuff[curBuffPosition],&x[(i*elementSize)+NbCopiedBytes],NbBytesToCopy);
 8011e64:	68fb      	ldr	r3, [r7, #12]
 8011e66:	681a      	ldr	r2, [r3, #0]
 8011e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e6a:	18d0      	adds	r0, r2, r3
 8011e6c:	88fb      	ldrh	r3, [r7, #6]
 8011e6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011e70:	fb03 f202 	mul.w	r2, r3, r2
 8011e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e76:	4413      	add	r3, r2
 8011e78:	68ba      	ldr	r2, [r7, #8]
 8011e7a:	4413      	add	r3, r2
 8011e7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011e7e:	4619      	mov	r1, r3
 8011e80:	f002 f9dd 	bl	801423e <memcpy>
        q->byteCount += NbBytesToCopy;
 8011e84:	68fb      	ldr	r3, [r7, #12]
 8011e86:	695a      	ldr	r2, [r3, #20]
 8011e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e8a:	441a      	add	r2, r3
 8011e8c:	68fb      	ldr	r3, [r7, #12]
 8011e8e:	615a      	str	r2, [r3, #20]
      }      
      
      /* One more element */
      q->elementCount++;
 8011e90:	68fb      	ldr	r3, [r7, #12]
 8011e92:	699b      	ldr	r3, [r3, #24]
 8011e94:	1c5a      	adds	r2, r3, #1
 8011e96:	68fb      	ldr	r3, [r7, #12]
 8011e98:	619a      	str	r2, [r3, #24]
    for (i=0; i < nbElements; i++) 
 8011e9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011e9c:	3301      	adds	r3, #1
 8011e9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011ea0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011ea2:	683b      	ldr	r3, [r7, #0]
 8011ea4:	429a      	cmp	r2, r3
 8011ea6:	f4ff aeb0 	bcc.w	8011c0a <CircularQueue_Add+0x16e>
    }
    
    ptr = q->qBuff + (MOD((q->last+elemSizeStorageRoom ),q->queueMaxSize));
 8011eaa:	68fb      	ldr	r3, [r7, #12]
 8011eac:	681a      	ldr	r2, [r3, #0]
 8011eae:	68fb      	ldr	r3, [r7, #12]
 8011eb0:	6919      	ldr	r1, [r3, #16]
 8011eb2:	7ffb      	ldrb	r3, [r7, #31]
 8011eb4:	4419      	add	r1, r3
 8011eb6:	68fb      	ldr	r3, [r7, #12]
 8011eb8:	685b      	ldr	r3, [r3, #4]
 8011eba:	4299      	cmp	r1, r3
 8011ebc:	d307      	bcc.n	8011ece <CircularQueue_Add+0x432>
 8011ebe:	68fb      	ldr	r3, [r7, #12]
 8011ec0:	6919      	ldr	r1, [r3, #16]
 8011ec2:	7ffb      	ldrb	r3, [r7, #31]
 8011ec4:	4419      	add	r1, r3
 8011ec6:	68fb      	ldr	r3, [r7, #12]
 8011ec8:	685b      	ldr	r3, [r3, #4]
 8011eca:	1acb      	subs	r3, r1, r3
 8011ecc:	e003      	b.n	8011ed6 <CircularQueue_Add+0x43a>
 8011ece:	68fb      	ldr	r3, [r7, #12]
 8011ed0:	6919      	ldr	r1, [r3, #16]
 8011ed2:	7ffb      	ldrb	r3, [r7, #31]
 8011ed4:	440b      	add	r3, r1
 8011ed6:	4413      	add	r3, r2
 8011ed8:	623b      	str	r3, [r7, #32]
  /* for Breakpoint only...to remove */
  else
  {
    return NULL;
  }
  return ptr;
 8011eda:	6a3b      	ldr	r3, [r7, #32]
 8011edc:	e000      	b.n	8011ee0 <CircularQueue_Add+0x444>
    return NULL;
 8011ede:	2300      	movs	r3, #0
}
 8011ee0:	4618      	mov	r0, r3
 8011ee2:	3738      	adds	r7, #56	@ 0x38
 8011ee4:	46bd      	mov	sp, r7
 8011ee6:	bd80      	pop	{r7, pc}

08011ee8 <CircularQueue_Remove>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize: Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on removed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Remove(queue_t *q, uint16_t* elementSize)
{
 8011ee8:	b480      	push	{r7}
 8011eea:	b085      	sub	sp, #20
 8011eec:	af00      	add	r7, sp, #0
 8011eee:	6078      	str	r0, [r7, #4]
 8011ef0:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 8011ef2:	2300      	movs	r3, #0
 8011ef4:	727b      	strb	r3, [r7, #9]
  uint8_t* ptr= NULL;
 8011ef6:	2300      	movs	r3, #0
 8011ef8:	60fb      	str	r3, [r7, #12]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	891b      	ldrh	r3, [r3, #8]
 8011efe:	2b00      	cmp	r3, #0
 8011f00:	d101      	bne.n	8011f06 <CircularQueue_Remove+0x1e>
 8011f02:	2302      	movs	r3, #2
 8011f04:	e000      	b.n	8011f08 <CircularQueue_Remove+0x20>
 8011f06:	2300      	movs	r3, #0
 8011f08:	727b      	strb	r3, [r7, #9]
  uint16_t eltSize = 0;
 8011f0a:	2300      	movs	r3, #0
 8011f0c:	817b      	strh	r3, [r7, #10]
  if (q->byteCount > 0) 
 8011f0e:	687b      	ldr	r3, [r7, #4]
 8011f10:	695b      	ldr	r3, [r3, #20]
 8011f12:	2b00      	cmp	r3, #0
 8011f14:	f000 80ca 	beq.w	80120ac <CircularQueue_Remove+0x1c4>
  {
    /* retrieve element Size */
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	891b      	ldrh	r3, [r3, #8]
 8011f1c:	2b00      	cmp	r3, #0
 8011f1e:	d120      	bne.n	8011f62 <CircularQueue_Remove+0x7a>
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	681a      	ldr	r2, [r3, #0]
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	68db      	ldr	r3, [r3, #12]
 8011f28:	4413      	add	r3, r2
 8011f2a:	781b      	ldrb	r3, [r3, #0]
 8011f2c:	4618      	mov	r0, r3
 8011f2e:	687b      	ldr	r3, [r7, #4]
 8011f30:	681a      	ldr	r2, [r3, #0]
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	68db      	ldr	r3, [r3, #12]
 8011f36:	1c59      	adds	r1, r3, #1
 8011f38:	687b      	ldr	r3, [r7, #4]
 8011f3a:	685b      	ldr	r3, [r3, #4]
 8011f3c:	4299      	cmp	r1, r3
 8011f3e:	d306      	bcc.n	8011f4e <CircularQueue_Remove+0x66>
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	68d9      	ldr	r1, [r3, #12]
 8011f44:	687b      	ldr	r3, [r7, #4]
 8011f46:	685b      	ldr	r3, [r3, #4]
 8011f48:	1acb      	subs	r3, r1, r3
 8011f4a:	3301      	adds	r3, #1
 8011f4c:	e002      	b.n	8011f54 <CircularQueue_Remove+0x6c>
 8011f4e:	687b      	ldr	r3, [r7, #4]
 8011f50:	68db      	ldr	r3, [r3, #12]
 8011f52:	3301      	adds	r3, #1
 8011f54:	4413      	add	r3, r2
 8011f56:	781b      	ldrb	r3, [r3, #0]
 8011f58:	021b      	lsls	r3, r3, #8
 8011f5a:	b29b      	uxth	r3, r3
 8011f5c:	4403      	add	r3, r0
 8011f5e:	b29b      	uxth	r3, r3
 8011f60:	e001      	b.n	8011f66 <CircularQueue_Remove+0x7e>
 8011f62:	687b      	ldr	r3, [r7, #4]
 8011f64:	891b      	ldrh	r3, [r3, #8]
 8011f66:	817b      	strh	r3, [r7, #10]

     if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 8011f68:	687b      	ldr	r3, [r7, #4]
 8011f6a:	7f1b      	ldrb	r3, [r3, #28]
 8011f6c:	f003 0301 	and.w	r3, r3, #1
 8011f70:	2b00      	cmp	r3, #0
 8011f72:	d056      	beq.n	8012022 <CircularQueue_Remove+0x13a>
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	7f1b      	ldrb	r3, [r3, #28]
 8011f78:	f003 0302 	and.w	r3, r3, #2
 8011f7c:	2b00      	cmp	r3, #0
 8011f7e:	d150      	bne.n	8012022 <CircularQueue_Remove+0x13a>
     {
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 8011f80:	897b      	ldrh	r3, [r7, #10]
 8011f82:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8011f86:	4293      	cmp	r3, r2
 8011f88:	d103      	bne.n	8011f92 <CircularQueue_Remove+0xaa>
 8011f8a:	687b      	ldr	r3, [r7, #4]
 8011f8c:	891b      	ldrh	r3, [r3, #8]
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	d012      	beq.n	8011fb8 <CircularQueue_Remove+0xd0>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 8011f92:	687b      	ldr	r3, [r7, #4]
 8011f94:	68da      	ldr	r2, [r3, #12]
 8011f96:	687b      	ldr	r3, [r7, #4]
 8011f98:	691b      	ldr	r3, [r3, #16]
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 8011f9a:	429a      	cmp	r2, r3
 8011f9c:	d941      	bls.n	8012022 <CircularQueue_Remove+0x13a>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 8011f9e:	687b      	ldr	r3, [r7, #4]
 8011fa0:	891b      	ldrh	r3, [r3, #8]
 8011fa2:	2b00      	cmp	r3, #0
 8011fa4:	d03d      	beq.n	8012022 <CircularQueue_Remove+0x13a>
 8011fa6:	687b      	ldr	r3, [r7, #4]
 8011fa8:	685a      	ldr	r2, [r3, #4]
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	68db      	ldr	r3, [r3, #12]
 8011fae:	1ad3      	subs	r3, r2, r3
 8011fb0:	687a      	ldr	r2, [r7, #4]
 8011fb2:	8912      	ldrh	r2, [r2, #8]
 8011fb4:	4293      	cmp	r3, r2
 8011fb6:	d234      	bcs.n	8012022 <CircularQueue_Remove+0x13a>
       {
          /* all data from current position up to the end of buffer are invalid */
          q->byteCount -= (q->queueMaxSize - q->first);
 8011fb8:	687b      	ldr	r3, [r7, #4]
 8011fba:	695a      	ldr	r2, [r3, #20]
 8011fbc:	687b      	ldr	r3, [r7, #4]
 8011fbe:	68d9      	ldr	r1, [r3, #12]
 8011fc0:	687b      	ldr	r3, [r7, #4]
 8011fc2:	685b      	ldr	r3, [r3, #4]
 8011fc4:	1acb      	subs	r3, r1, r3
 8011fc6:	441a      	add	r2, r3
 8011fc8:	687b      	ldr	r3, [r7, #4]
 8011fca:	615a      	str	r2, [r3, #20]
          /* Adjust first element pos */
          q->first = 0;
 8011fcc:	687b      	ldr	r3, [r7, #4]
 8011fce:	2200      	movs	r2, #0
 8011fd0:	60da      	str	r2, [r3, #12]
          /* retrieve the right size after the wrap [if variable size element] */
          eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 8011fd2:	687b      	ldr	r3, [r7, #4]
 8011fd4:	891b      	ldrh	r3, [r3, #8]
 8011fd6:	2b00      	cmp	r3, #0
 8011fd8:	d120      	bne.n	801201c <CircularQueue_Remove+0x134>
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	681a      	ldr	r2, [r3, #0]
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	68db      	ldr	r3, [r3, #12]
 8011fe2:	4413      	add	r3, r2
 8011fe4:	781b      	ldrb	r3, [r3, #0]
 8011fe6:	4618      	mov	r0, r3
 8011fe8:	687b      	ldr	r3, [r7, #4]
 8011fea:	681a      	ldr	r2, [r3, #0]
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	68db      	ldr	r3, [r3, #12]
 8011ff0:	1c59      	adds	r1, r3, #1
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	685b      	ldr	r3, [r3, #4]
 8011ff6:	4299      	cmp	r1, r3
 8011ff8:	d306      	bcc.n	8012008 <CircularQueue_Remove+0x120>
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	68d9      	ldr	r1, [r3, #12]
 8011ffe:	687b      	ldr	r3, [r7, #4]
 8012000:	685b      	ldr	r3, [r3, #4]
 8012002:	1acb      	subs	r3, r1, r3
 8012004:	3301      	adds	r3, #1
 8012006:	e002      	b.n	801200e <CircularQueue_Remove+0x126>
 8012008:	687b      	ldr	r3, [r7, #4]
 801200a:	68db      	ldr	r3, [r3, #12]
 801200c:	3301      	adds	r3, #1
 801200e:	4413      	add	r3, r2
 8012010:	781b      	ldrb	r3, [r3, #0]
 8012012:	021b      	lsls	r3, r3, #8
 8012014:	b29b      	uxth	r3, r3
 8012016:	4403      	add	r3, r0
 8012018:	b29b      	uxth	r3, r3
 801201a:	e001      	b.n	8012020 <CircularQueue_Remove+0x138>
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	891b      	ldrh	r3, [r3, #8]
 8012020:	817b      	strh	r3, [r7, #10]
       }
     }

    /* retrieve element */
    ptr = q->qBuff + (MOD((q->first + elemSizeStorageRoom), q->queueMaxSize));
 8012022:	687b      	ldr	r3, [r7, #4]
 8012024:	681a      	ldr	r2, [r3, #0]
 8012026:	687b      	ldr	r3, [r7, #4]
 8012028:	68d9      	ldr	r1, [r3, #12]
 801202a:	7a7b      	ldrb	r3, [r7, #9]
 801202c:	4419      	add	r1, r3
 801202e:	687b      	ldr	r3, [r7, #4]
 8012030:	685b      	ldr	r3, [r3, #4]
 8012032:	4299      	cmp	r1, r3
 8012034:	d307      	bcc.n	8012046 <CircularQueue_Remove+0x15e>
 8012036:	687b      	ldr	r3, [r7, #4]
 8012038:	68d9      	ldr	r1, [r3, #12]
 801203a:	7a7b      	ldrb	r3, [r7, #9]
 801203c:	4419      	add	r1, r3
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	685b      	ldr	r3, [r3, #4]
 8012042:	1acb      	subs	r3, r1, r3
 8012044:	e003      	b.n	801204e <CircularQueue_Remove+0x166>
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	68d9      	ldr	r1, [r3, #12]
 801204a:	7a7b      	ldrb	r3, [r7, #9]
 801204c:	440b      	add	r3, r1
 801204e:	4413      	add	r3, r2
 8012050:	60fb      	str	r3, [r7, #12]

    /* adjust byte count */
    q->byteCount -= (eltSize + elemSizeStorageRoom) ;
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	695b      	ldr	r3, [r3, #20]
 8012056:	8979      	ldrh	r1, [r7, #10]
 8012058:	7a7a      	ldrb	r2, [r7, #9]
 801205a:	440a      	add	r2, r1
 801205c:	1a9a      	subs	r2, r3, r2
 801205e:	687b      	ldr	r3, [r7, #4]
 8012060:	615a      	str	r2, [r3, #20]
    
    /* Adjust q->first */
    if (q->byteCount > 0)
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	695b      	ldr	r3, [r3, #20]
 8012066:	2b00      	cmp	r3, #0
 8012068:	d01b      	beq.n	80120a2 <CircularQueue_Remove+0x1ba>
    {
      q->first = MOD((q->first+ eltSize + elemSizeStorageRoom ), q->queueMaxSize);
 801206a:	687b      	ldr	r3, [r7, #4]
 801206c:	68da      	ldr	r2, [r3, #12]
 801206e:	897b      	ldrh	r3, [r7, #10]
 8012070:	441a      	add	r2, r3
 8012072:	7a7b      	ldrb	r3, [r7, #9]
 8012074:	441a      	add	r2, r3
 8012076:	687b      	ldr	r3, [r7, #4]
 8012078:	685b      	ldr	r3, [r3, #4]
 801207a:	429a      	cmp	r2, r3
 801207c:	d309      	bcc.n	8012092 <CircularQueue_Remove+0x1aa>
 801207e:	687b      	ldr	r3, [r7, #4]
 8012080:	68da      	ldr	r2, [r3, #12]
 8012082:	897b      	ldrh	r3, [r7, #10]
 8012084:	441a      	add	r2, r3
 8012086:	7a7b      	ldrb	r3, [r7, #9]
 8012088:	441a      	add	r2, r3
 801208a:	687b      	ldr	r3, [r7, #4]
 801208c:	685b      	ldr	r3, [r3, #4]
 801208e:	1ad3      	subs	r3, r2, r3
 8012090:	e005      	b.n	801209e <CircularQueue_Remove+0x1b6>
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	68da      	ldr	r2, [r3, #12]
 8012096:	897b      	ldrh	r3, [r7, #10]
 8012098:	441a      	add	r2, r3
 801209a:	7a7b      	ldrb	r3, [r7, #9]
 801209c:	4413      	add	r3, r2
 801209e:	687a      	ldr	r2, [r7, #4]
 80120a0:	60d3      	str	r3, [r2, #12]
    }    
    /* adjust element count */    
    --q->elementCount;    
 80120a2:	687b      	ldr	r3, [r7, #4]
 80120a4:	699b      	ldr	r3, [r3, #24]
 80120a6:	1e5a      	subs	r2, r3, #1
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	619a      	str	r2, [r3, #24]
  }
  if (elementSize != NULL)
 80120ac:	683b      	ldr	r3, [r7, #0]
 80120ae:	2b00      	cmp	r3, #0
 80120b0:	d002      	beq.n	80120b8 <CircularQueue_Remove+0x1d0>
  {
    *elementSize = eltSize;
 80120b2:	683b      	ldr	r3, [r7, #0]
 80120b4:	897a      	ldrh	r2, [r7, #10]
 80120b6:	801a      	strh	r2, [r3, #0]
  }
  return ptr;
 80120b8:	68fb      	ldr	r3, [r7, #12]
}
 80120ba:	4618      	mov	r0, r3
 80120bc:	3714      	adds	r7, #20
 80120be:	46bd      	mov	sp, r7
 80120c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120c4:	4770      	bx	lr

080120c6 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 80120c6:	b480      	push	{r7}
 80120c8:	af00      	add	r7, sp, #0
  return;
 80120ca:	bf00      	nop
}
 80120cc:	46bd      	mov	sp, r7
 80120ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120d2:	4770      	bx	lr

080120d4 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 80120d4:	b480      	push	{r7}
 80120d6:	af00      	add	r7, sp, #0
  return;
 80120d8:	bf00      	nop
}
 80120da:	46bd      	mov	sp, r7
 80120dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120e0:	4770      	bx	lr

080120e2 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 80120e2:	b480      	push	{r7}
 80120e4:	af00      	add	r7, sp, #0
  return;
 80120e6:	bf00      	nop
}
 80120e8:	46bd      	mov	sp, r7
 80120ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120ee:	4770      	bx	lr

080120f0 <EDS_STM_Init>:
__WEAK void DIS_Init( void )
{
  return;
}
__WEAK void EDS_STM_Init( void )
{
 80120f0:	b480      	push	{r7}
 80120f2:	af00      	add	r7, sp, #0
  return;
 80120f4:	bf00      	nop
}
 80120f6:	46bd      	mov	sp, r7
 80120f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120fc:	4770      	bx	lr

080120fe <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 80120fe:	b480      	push	{r7}
 8012100:	af00      	add	r7, sp, #0
  return;
 8012102:	bf00      	nop
}
 8012104:	46bd      	mov	sp, r7
 8012106:	f85d 7b04 	ldr.w	r7, [sp], #4
 801210a:	4770      	bx	lr

0801210c <HTS_Init>:
__WEAK void HRS_Init( void )
{
  return;
}
__WEAK void HTS_Init( void )
{
 801210c:	b480      	push	{r7}
 801210e:	af00      	add	r7, sp, #0
  return;
 8012110:	bf00      	nop
}
 8012112:	46bd      	mov	sp, r7
 8012114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012118:	4770      	bx	lr

0801211a <IAS_Init>:
__WEAK void IAS_Init( void )
{
 801211a:	b480      	push	{r7}
 801211c:	af00      	add	r7, sp, #0
  return;
 801211e:	bf00      	nop
}
 8012120:	46bd      	mov	sp, r7
 8012122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012126:	4770      	bx	lr

08012128 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 8012128:	b480      	push	{r7}
 801212a:	af00      	add	r7, sp, #0
  return;
 801212c:	bf00      	nop
}
 801212e:	46bd      	mov	sp, r7
 8012130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012134:	4770      	bx	lr

08012136 <TPS_Init>:
__WEAK void TPS_Init( void )
{
 8012136:	b480      	push	{r7}
 8012138:	af00      	add	r7, sp, #0
  return;
 801213a:	bf00      	nop
}
 801213c:	46bd      	mov	sp, r7
 801213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012142:	4770      	bx	lr

08012144 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 8012144:	b480      	push	{r7}
 8012146:	af00      	add	r7, sp, #0
  return;
 8012148:	bf00      	nop
}
 801214a:	46bd      	mov	sp, r7
 801214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012150:	4770      	bx	lr

08012152 <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 8012152:	b480      	push	{r7}
 8012154:	af00      	add	r7, sp, #0
  return;
 8012156:	bf00      	nop
}
 8012158:	46bd      	mov	sp, r7
 801215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801215e:	4770      	bx	lr

08012160 <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 8012160:	b480      	push	{r7}
 8012162:	af00      	add	r7, sp, #0
  return;
 8012164:	bf00      	nop
}
 8012166:	46bd      	mov	sp, r7
 8012168:	f85d 7b04 	ldr.w	r7, [sp], #4
 801216c:	4770      	bx	lr

0801216e <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 801216e:	b480      	push	{r7}
 8012170:	af00      	add	r7, sp, #0
  return;
 8012172:	bf00      	nop
}
 8012174:	46bd      	mov	sp, r7
 8012176:	f85d 7b04 	ldr.w	r7, [sp], #4
 801217a:	4770      	bx	lr

0801217c <MESH_Init>:
__WEAK void MESH_Init( void )
{
 801217c:	b480      	push	{r7}
 801217e:	af00      	add	r7, sp, #0
  return;
 8012180:	bf00      	nop
}
 8012182:	46bd      	mov	sp, r7
 8012184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012188:	4770      	bx	lr

0801218a <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 801218a:	b480      	push	{r7}
 801218c:	af00      	add	r7, sp, #0
  return;
 801218e:	bf00      	nop
}
 8012190:	46bd      	mov	sp, r7
 8012192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012196:	4770      	bx	lr

08012198 <SVCCTL_InitCustomSvc>:
__WEAK void SVCCTL_InitCustomSvc( void )
{
 8012198:	b480      	push	{r7}
 801219a:	af00      	add	r7, sp, #0
  return;
 801219c:	bf00      	nop
}
 801219e:	46bd      	mov	sp, r7
 80121a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121a4:	4770      	bx	lr
	...

080121a8 <SVCCTL_Init>:

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 80121a8:	b580      	push	{r7, lr}
 80121aa:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 80121ac:	4b04      	ldr	r3, [pc, #16]	@ (80121c0 <SVCCTL_Init+0x18>)
 80121ae:	2200      	movs	r2, #0
 80121b0:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 80121b2:	4b04      	ldr	r3, [pc, #16]	@ (80121c4 <SVCCTL_Init+0x1c>)
 80121b4:	2200      	movs	r2, #0
 80121b6:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 80121b8:	f000 f806 	bl	80121c8 <SVCCTL_SvcInit>

  return;
 80121bc:	bf00      	nop
}
 80121be:	bd80      	pop	{r7, pc}
 80121c0:	2000040c 	.word	0x2000040c
 80121c4:	2000042c 	.word	0x2000042c

080121c8 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 80121c8:	b580      	push	{r7, lr}
 80121ca:	af00      	add	r7, sp, #0
  BAS_Init();
 80121cc:	f7ff ff7b 	bl	80120c6 <BAS_Init>

  BLS_Init();
 80121d0:	f7ff ff80 	bl	80120d4 <BLS_Init>

  CRS_STM_Init();
 80121d4:	f7ff ff85 	bl	80120e2 <CRS_STM_Init>

  DIS_Init();
 80121d8:	f7fe fd14 	bl	8010c04 <DIS_Init>

  EDS_STM_Init();
 80121dc:	f7ff ff88 	bl	80120f0 <EDS_STM_Init>

  HIDS_Init();
 80121e0:	f7ff ff8d 	bl	80120fe <HIDS_Init>

  HRS_Init();
 80121e4:	f7fe ffea 	bl	80111bc <HRS_Init>

  HTS_Init();
 80121e8:	f7ff ff90 	bl	801210c <HTS_Init>

  IAS_Init();
 80121ec:	f7ff ff95 	bl	801211a <IAS_Init>

  LLS_Init();
 80121f0:	f7ff ff9a 	bl	8012128 <LLS_Init>

  TPS_Init();
 80121f4:	f7ff ff9f 	bl	8012136 <TPS_Init>

  MOTENV_STM_Init();
 80121f8:	f7ff ffa4 	bl	8012144 <MOTENV_STM_Init>

  P2PS_STM_Init();
 80121fc:	f7ff ffa9 	bl	8012152 <P2PS_STM_Init>

  ZDD_STM_Init();
 8012200:	f7ff ffae 	bl	8012160 <ZDD_STM_Init>

  OTAS_STM_Init();
 8012204:	f7ff ffb3 	bl	801216e <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 8012208:	f7ff ffbf 	bl	801218a <BVOPUS_STM_Init>

  MESH_Init();
 801220c:	f7ff ffb6 	bl	801217c <MESH_Init>

  SVCCTL_InitCustomSvc();
 8012210:	f7ff ffc2 	bl	8012198 <SVCCTL_InitCustomSvc>
  
  return;
 8012214:	bf00      	nop
}
 8012216:	bd80      	pop	{r7, pc}

08012218 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 8012218:	b480      	push	{r7}
 801221a:	b083      	sub	sp, #12
 801221c:	af00      	add	r7, sp, #0
 801221e:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 8012220:	4b09      	ldr	r3, [pc, #36]	@ (8012248 <SVCCTL_RegisterSvcHandler+0x30>)
 8012222:	7f1b      	ldrb	r3, [r3, #28]
 8012224:	4619      	mov	r1, r3
 8012226:	4a08      	ldr	r2, [pc, #32]	@ (8012248 <SVCCTL_RegisterSvcHandler+0x30>)
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 801222e:	4b06      	ldr	r3, [pc, #24]	@ (8012248 <SVCCTL_RegisterSvcHandler+0x30>)
 8012230:	7f1b      	ldrb	r3, [r3, #28]
 8012232:	3301      	adds	r3, #1
 8012234:	b2da      	uxtb	r2, r3
 8012236:	4b04      	ldr	r3, [pc, #16]	@ (8012248 <SVCCTL_RegisterSvcHandler+0x30>)
 8012238:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 801223a:	bf00      	nop
}
 801223c:	370c      	adds	r7, #12
 801223e:	46bd      	mov	sp, r7
 8012240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012244:	4770      	bx	lr
 8012246:	bf00      	nop
 8012248:	2000040c 	.word	0x2000040c

0801224c <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 801224c:	b580      	push	{r7, lr}
 801224e:	b086      	sub	sp, #24
 8012250:	af00      	add	r7, sp, #0
 8012252:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	3301      	adds	r3, #1
 8012258:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 801225a:	2300      	movs	r3, #0
 801225c:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 801225e:	693b      	ldr	r3, [r7, #16]
 8012260:	781b      	ldrb	r3, [r3, #0]
 8012262:	2bff      	cmp	r3, #255	@ 0xff
 8012264:	d125      	bne.n	80122b2 <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 8012266:	693b      	ldr	r3, [r7, #16]
 8012268:	3302      	adds	r3, #2
 801226a:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 801226c:	68fb      	ldr	r3, [r7, #12]
 801226e:	881b      	ldrh	r3, [r3, #0]
 8012270:	b29b      	uxth	r3, r3
 8012272:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8012276:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801227a:	d118      	bne.n	80122ae <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 801227c:	2300      	movs	r3, #0
 801227e:	757b      	strb	r3, [r7, #21]
 8012280:	e00d      	b.n	801229e <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 8012282:	7d7b      	ldrb	r3, [r7, #21]
 8012284:	4a1a      	ldr	r2, [pc, #104]	@ (80122f0 <SVCCTL_UserEvtRx+0xa4>)
 8012286:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801228a:	6878      	ldr	r0, [r7, #4]
 801228c:	4798      	blx	r3
 801228e:	4603      	mov	r3, r0
 8012290:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 8012292:	7dfb      	ldrb	r3, [r7, #23]
 8012294:	2b00      	cmp	r3, #0
 8012296:	d108      	bne.n	80122aa <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8012298:	7d7b      	ldrb	r3, [r7, #21]
 801229a:	3301      	adds	r3, #1
 801229c:	757b      	strb	r3, [r7, #21]
 801229e:	4b14      	ldr	r3, [pc, #80]	@ (80122f0 <SVCCTL_UserEvtRx+0xa4>)
 80122a0:	7f1b      	ldrb	r3, [r3, #28]
 80122a2:	7d7a      	ldrb	r2, [r7, #21]
 80122a4:	429a      	cmp	r2, r3
 80122a6:	d3ec      	bcc.n	8012282 <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 80122a8:	e002      	b.n	80122b0 <SVCCTL_UserEvtRx+0x64>
              break;
 80122aa:	bf00      	nop
          break;
 80122ac:	e000      	b.n	80122b0 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 80122ae:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 80122b0:	e000      	b.n	80122b4 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 80122b2:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 80122b4:	7dfb      	ldrb	r3, [r7, #23]
 80122b6:	2b02      	cmp	r3, #2
 80122b8:	d00f      	beq.n	80122da <SVCCTL_UserEvtRx+0x8e>
 80122ba:	2b02      	cmp	r3, #2
 80122bc:	dc10      	bgt.n	80122e0 <SVCCTL_UserEvtRx+0x94>
 80122be:	2b00      	cmp	r3, #0
 80122c0:	d002      	beq.n	80122c8 <SVCCTL_UserEvtRx+0x7c>
 80122c2:	2b01      	cmp	r3, #1
 80122c4:	d006      	beq.n	80122d4 <SVCCTL_UserEvtRx+0x88>
 80122c6:	e00b      	b.n	80122e0 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 80122c8:	6878      	ldr	r0, [r7, #4]
 80122ca:	f7f1 fc31 	bl	8003b30 <SVCCTL_App_Notification>
 80122ce:	4603      	mov	r3, r0
 80122d0:	75bb      	strb	r3, [r7, #22]
      break;
 80122d2:	e008      	b.n	80122e6 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 80122d4:	2301      	movs	r3, #1
 80122d6:	75bb      	strb	r3, [r7, #22]
      break;
 80122d8:	e005      	b.n	80122e6 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 80122da:	2300      	movs	r3, #0
 80122dc:	75bb      	strb	r3, [r7, #22]
      break;
 80122de:	e002      	b.n	80122e6 <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 80122e0:	2301      	movs	r3, #1
 80122e2:	75bb      	strb	r3, [r7, #22]
      break;
 80122e4:	bf00      	nop
  }

  return (return_status);
 80122e6:	7dbb      	ldrb	r3, [r7, #22]
}
 80122e8:	4618      	mov	r0, r3
 80122ea:	3718      	adds	r7, #24
 80122ec:	46bd      	mov	sp, r7
 80122ee:	bd80      	pop	{r7, pc}
 80122f0:	2000040c 	.word	0x2000040c

080122f4 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 80122f4:	b580      	push	{r7, lr}
 80122f6:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 80122f8:	f7f2 ff46 	bl	8005188 <HW_IPCC_Enable>

  return;
 80122fc:	bf00      	nop
}
 80122fe:	bd80      	pop	{r7, pc}

08012300 <TL_Init>:


void TL_Init( void )
{
 8012300:	b580      	push	{r7, lr}
 8012302:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 8012304:	4b10      	ldr	r3, [pc, #64]	@ (8012348 <TL_Init+0x48>)
 8012306:	4a11      	ldr	r2, [pc, #68]	@ (801234c <TL_Init+0x4c>)
 8012308:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 801230a:	4b0f      	ldr	r3, [pc, #60]	@ (8012348 <TL_Init+0x48>)
 801230c:	4a10      	ldr	r2, [pc, #64]	@ (8012350 <TL_Init+0x50>)
 801230e:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 8012310:	4b0d      	ldr	r3, [pc, #52]	@ (8012348 <TL_Init+0x48>)
 8012312:	4a10      	ldr	r2, [pc, #64]	@ (8012354 <TL_Init+0x54>)
 8012314:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 8012316:	4b0c      	ldr	r3, [pc, #48]	@ (8012348 <TL_Init+0x48>)
 8012318:	4a0f      	ldr	r2, [pc, #60]	@ (8012358 <TL_Init+0x58>)
 801231a:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 801231c:	4b0a      	ldr	r3, [pc, #40]	@ (8012348 <TL_Init+0x48>)
 801231e:	4a0f      	ldr	r2, [pc, #60]	@ (801235c <TL_Init+0x5c>)
 8012320:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 8012322:	4b09      	ldr	r3, [pc, #36]	@ (8012348 <TL_Init+0x48>)
 8012324:	4a0e      	ldr	r2, [pc, #56]	@ (8012360 <TL_Init+0x60>)
 8012326:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 8012328:	4b07      	ldr	r3, [pc, #28]	@ (8012348 <TL_Init+0x48>)
 801232a:	4a0e      	ldr	r2, [pc, #56]	@ (8012364 <TL_Init+0x64>)
 801232c:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 801232e:	4b06      	ldr	r3, [pc, #24]	@ (8012348 <TL_Init+0x48>)
 8012330:	4a0d      	ldr	r2, [pc, #52]	@ (8012368 <TL_Init+0x68>)
 8012332:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 8012334:	4b04      	ldr	r3, [pc, #16]	@ (8012348 <TL_Init+0x48>)
 8012336:	4a0d      	ldr	r2, [pc, #52]	@ (801236c <TL_Init+0x6c>)
 8012338:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 801233a:	4b03      	ldr	r3, [pc, #12]	@ (8012348 <TL_Init+0x48>)
 801233c:	4a0c      	ldr	r2, [pc, #48]	@ (8012370 <TL_Init+0x70>)
 801233e:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 8012340:	f7f2 ff36 	bl	80051b0 <HW_IPCC_Init>

  return;
 8012344:	bf00      	nop
}
 8012346:	bd80      	pop	{r7, pc}
 8012348:	20030000 	.word	0x20030000
 801234c:	20030134 	.word	0x20030134
 8012350:	20030154 	.word	0x20030154
 8012354:	20030164 	.word	0x20030164
 8012358:	20030174 	.word	0x20030174
 801235c:	2003017c 	.word	0x2003017c
 8012360:	20030184 	.word	0x20030184
 8012364:	2003018c 	.word	0x2003018c
 8012368:	200301a8 	.word	0x200301a8
 801236c:	200301ac 	.word	0x200301ac
 8012370:	200301b8 	.word	0x200301b8

08012374 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 8012374:	b580      	push	{r7, lr}
 8012376:	b084      	sub	sp, #16
 8012378:	af00      	add	r7, sp, #0
 801237a:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 8012380:	4811      	ldr	r0, [pc, #68]	@ (80123c8 <TL_BLE_Init+0x54>)
 8012382:	f7ff fa9b 	bl	80118bc <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 8012386:	4b11      	ldr	r3, [pc, #68]	@ (80123cc <TL_BLE_Init+0x58>)
 8012388:	685b      	ldr	r3, [r3, #4]
 801238a:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 801238c:	68fb      	ldr	r3, [r7, #12]
 801238e:	689a      	ldr	r2, [r3, #8]
 8012390:	68bb      	ldr	r3, [r7, #8]
 8012392:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 8012394:	68fb      	ldr	r3, [r7, #12]
 8012396:	68da      	ldr	r2, [r3, #12]
 8012398:	68bb      	ldr	r3, [r7, #8]
 801239a:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 801239c:	68bb      	ldr	r3, [r7, #8]
 801239e:	4a0c      	ldr	r2, [pc, #48]	@ (80123d0 <TL_BLE_Init+0x5c>)
 80123a0:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 80123a2:	68bb      	ldr	r3, [r7, #8]
 80123a4:	4a08      	ldr	r2, [pc, #32]	@ (80123c8 <TL_BLE_Init+0x54>)
 80123a6:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 80123a8:	f7f2 ff18 	bl	80051dc <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 80123ac:	68fb      	ldr	r3, [r7, #12]
 80123ae:	681b      	ldr	r3, [r3, #0]
 80123b0:	4a08      	ldr	r2, [pc, #32]	@ (80123d4 <TL_BLE_Init+0x60>)
 80123b2:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 80123b4:	68fb      	ldr	r3, [r7, #12]
 80123b6:	685b      	ldr	r3, [r3, #4]
 80123b8:	4a07      	ldr	r2, [pc, #28]	@ (80123d8 <TL_BLE_Init+0x64>)
 80123ba:	6013      	str	r3, [r2, #0]

  return 0;
 80123bc:	2300      	movs	r3, #0
}
 80123be:	4618      	mov	r0, r3
 80123c0:	3710      	adds	r7, #16
 80123c2:	46bd      	mov	sp, r7
 80123c4:	bd80      	pop	{r7, pc}
 80123c6:	bf00      	nop
 80123c8:	200301d4 	.word	0x200301d4
 80123cc:	20030000 	.word	0x20030000
 80123d0:	20030a58 	.word	0x20030a58
 80123d4:	200023f4 	.word	0x200023f4
 80123d8:	200023f8 	.word	0x200023f8

080123dc <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 80123dc:	b580      	push	{r7, lr}
 80123de:	b082      	sub	sp, #8
 80123e0:	af00      	add	r7, sp, #0
 80123e2:	6078      	str	r0, [r7, #4]
 80123e4:	460b      	mov	r3, r1
 80123e6:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 80123e8:	4b09      	ldr	r3, [pc, #36]	@ (8012410 <TL_BLE_SendCmd+0x34>)
 80123ea:	685b      	ldr	r3, [r3, #4]
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	2201      	movs	r2, #1
 80123f0:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 80123f2:	4b07      	ldr	r3, [pc, #28]	@ (8012410 <TL_BLE_SendCmd+0x34>)
 80123f4:	685b      	ldr	r3, [r3, #4]
 80123f6:	681b      	ldr	r3, [r3, #0]
 80123f8:	4619      	mov	r1, r3
 80123fa:	2001      	movs	r0, #1
 80123fc:	f000 f96c 	bl	80126d8 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 8012400:	f7f2 fef6 	bl	80051f0 <HW_IPCC_BLE_SendCmd>

  return 0;
 8012404:	2300      	movs	r3, #0
}
 8012406:	4618      	mov	r0, r3
 8012408:	3708      	adds	r7, #8
 801240a:	46bd      	mov	sp, r7
 801240c:	bd80      	pop	{r7, pc}
 801240e:	bf00      	nop
 8012410:	20030000 	.word	0x20030000

08012414 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 8012414:	b580      	push	{r7, lr}
 8012416:	b082      	sub	sp, #8
 8012418:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 801241a:	e01c      	b.n	8012456 <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 801241c:	1d3b      	adds	r3, r7, #4
 801241e:	4619      	mov	r1, r3
 8012420:	4812      	ldr	r0, [pc, #72]	@ (801246c <HW_IPCC_BLE_RxEvtNot+0x58>)
 8012422:	f7ff faea 	bl	80119fa <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8012426:	687b      	ldr	r3, [r7, #4]
 8012428:	7a5b      	ldrb	r3, [r3, #9]
 801242a:	2b0f      	cmp	r3, #15
 801242c:	d003      	beq.n	8012436 <HW_IPCC_BLE_RxEvtNot+0x22>
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	7a5b      	ldrb	r3, [r3, #9]
 8012432:	2b0e      	cmp	r3, #14
 8012434:	d105      	bne.n	8012442 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 8012436:	687b      	ldr	r3, [r7, #4]
 8012438:	4619      	mov	r1, r3
 801243a:	2002      	movs	r0, #2
 801243c:	f000 f94c 	bl	80126d8 <OutputDbgTrace>
 8012440:	e004      	b.n	801244c <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	4619      	mov	r1, r3
 8012446:	2003      	movs	r0, #3
 8012448:	f000 f946 	bl	80126d8 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 801244c:	4b08      	ldr	r3, [pc, #32]	@ (8012470 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 801244e:	681b      	ldr	r3, [r3, #0]
 8012450:	687a      	ldr	r2, [r7, #4]
 8012452:	4610      	mov	r0, r2
 8012454:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 8012456:	4805      	ldr	r0, [pc, #20]	@ (801246c <HW_IPCC_BLE_RxEvtNot+0x58>)
 8012458:	f7ff fa40 	bl	80118dc <LST_is_empty>
 801245c:	4603      	mov	r3, r0
 801245e:	2b00      	cmp	r3, #0
 8012460:	d0dc      	beq.n	801241c <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 8012462:	bf00      	nop
}
 8012464:	3708      	adds	r7, #8
 8012466:	46bd      	mov	sp, r7
 8012468:	bd80      	pop	{r7, pc}
 801246a:	bf00      	nop
 801246c:	200301d4 	.word	0x200301d4
 8012470:	200023f4 	.word	0x200023f4

08012474 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 8012474:	b580      	push	{r7, lr}
 8012476:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 8012478:	4b02      	ldr	r3, [pc, #8]	@ (8012484 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 801247a:	681b      	ldr	r3, [r3, #0]
 801247c:	4798      	blx	r3

  return;
 801247e:	bf00      	nop
}
 8012480:	bd80      	pop	{r7, pc}
 8012482:	bf00      	nop
 8012484:	200023f8 	.word	0x200023f8

08012488 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 8012488:	b580      	push	{r7, lr}
 801248a:	b084      	sub	sp, #16
 801248c:	af00      	add	r7, sp, #0
 801248e:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 8012490:	687b      	ldr	r3, [r7, #4]
 8012492:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 8012494:	480d      	ldr	r0, [pc, #52]	@ (80124cc <TL_SYS_Init+0x44>)
 8012496:	f7ff fa11 	bl	80118bc <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 801249a:	4b0d      	ldr	r3, [pc, #52]	@ (80124d0 <TL_SYS_Init+0x48>)
 801249c:	68db      	ldr	r3, [r3, #12]
 801249e:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 80124a0:	68fb      	ldr	r3, [r7, #12]
 80124a2:	689a      	ldr	r2, [r3, #8]
 80124a4:	68bb      	ldr	r3, [r7, #8]
 80124a6:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 80124a8:	68bb      	ldr	r3, [r7, #8]
 80124aa:	4a08      	ldr	r2, [pc, #32]	@ (80124cc <TL_SYS_Init+0x44>)
 80124ac:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 80124ae:	f7f2 fec1 	bl	8005234 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 80124b2:	68fb      	ldr	r3, [r7, #12]
 80124b4:	681b      	ldr	r3, [r3, #0]
 80124b6:	4a07      	ldr	r2, [pc, #28]	@ (80124d4 <TL_SYS_Init+0x4c>)
 80124b8:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 80124ba:	68fb      	ldr	r3, [r7, #12]
 80124bc:	685b      	ldr	r3, [r3, #4]
 80124be:	4a06      	ldr	r2, [pc, #24]	@ (80124d8 <TL_SYS_Init+0x50>)
 80124c0:	6013      	str	r3, [r2, #0]

  return 0;
 80124c2:	2300      	movs	r3, #0
}
 80124c4:	4618      	mov	r0, r3
 80124c6:	3710      	adds	r7, #16
 80124c8:	46bd      	mov	sp, r7
 80124ca:	bd80      	pop	{r7, pc}
 80124cc:	200301dc 	.word	0x200301dc
 80124d0:	20030000 	.word	0x20030000
 80124d4:	200023fc 	.word	0x200023fc
 80124d8:	20002400 	.word	0x20002400

080124dc <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 80124dc:	b580      	push	{r7, lr}
 80124de:	b082      	sub	sp, #8
 80124e0:	af00      	add	r7, sp, #0
 80124e2:	6078      	str	r0, [r7, #4]
 80124e4:	460b      	mov	r3, r1
 80124e6:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 80124e8:	4b09      	ldr	r3, [pc, #36]	@ (8012510 <TL_SYS_SendCmd+0x34>)
 80124ea:	68db      	ldr	r3, [r3, #12]
 80124ec:	681b      	ldr	r3, [r3, #0]
 80124ee:	2210      	movs	r2, #16
 80124f0:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 80124f2:	4b07      	ldr	r3, [pc, #28]	@ (8012510 <TL_SYS_SendCmd+0x34>)
 80124f4:	68db      	ldr	r3, [r3, #12]
 80124f6:	681b      	ldr	r3, [r3, #0]
 80124f8:	4619      	mov	r1, r3
 80124fa:	2004      	movs	r0, #4
 80124fc:	f000 f8ec 	bl	80126d8 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 8012500:	f7f2 fea2 	bl	8005248 <HW_IPCC_SYS_SendCmd>

  return 0;
 8012504:	2300      	movs	r3, #0
}
 8012506:	4618      	mov	r0, r3
 8012508:	3708      	adds	r7, #8
 801250a:	46bd      	mov	sp, r7
 801250c:	bd80      	pop	{r7, pc}
 801250e:	bf00      	nop
 8012510:	20030000 	.word	0x20030000

08012514 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 8012514:	b580      	push	{r7, lr}
 8012516:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8012518:	4b07      	ldr	r3, [pc, #28]	@ (8012538 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 801251a:	68db      	ldr	r3, [r3, #12]
 801251c:	681b      	ldr	r3, [r3, #0]
 801251e:	4619      	mov	r1, r3
 8012520:	2005      	movs	r0, #5
 8012522:	f000 f8d9 	bl	80126d8 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8012526:	4b05      	ldr	r3, [pc, #20]	@ (801253c <HW_IPCC_SYS_CmdEvtNot+0x28>)
 8012528:	681b      	ldr	r3, [r3, #0]
 801252a:	4a03      	ldr	r2, [pc, #12]	@ (8012538 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 801252c:	68d2      	ldr	r2, [r2, #12]
 801252e:	6812      	ldr	r2, [r2, #0]
 8012530:	4610      	mov	r0, r2
 8012532:	4798      	blx	r3

  return;
 8012534:	bf00      	nop
}
 8012536:	bd80      	pop	{r7, pc}
 8012538:	20030000 	.word	0x20030000
 801253c:	200023fc 	.word	0x200023fc

08012540 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 8012540:	b580      	push	{r7, lr}
 8012542:	b082      	sub	sp, #8
 8012544:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8012546:	e00e      	b.n	8012566 <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 8012548:	1d3b      	adds	r3, r7, #4
 801254a:	4619      	mov	r1, r3
 801254c:	480b      	ldr	r0, [pc, #44]	@ (801257c <HW_IPCC_SYS_EvtNot+0x3c>)
 801254e:	f7ff fa54 	bl	80119fa <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 8012552:	687b      	ldr	r3, [r7, #4]
 8012554:	4619      	mov	r1, r3
 8012556:	2006      	movs	r0, #6
 8012558:	f000 f8be 	bl	80126d8 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 801255c:	4b08      	ldr	r3, [pc, #32]	@ (8012580 <HW_IPCC_SYS_EvtNot+0x40>)
 801255e:	681b      	ldr	r3, [r3, #0]
 8012560:	687a      	ldr	r2, [r7, #4]
 8012562:	4610      	mov	r0, r2
 8012564:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8012566:	4805      	ldr	r0, [pc, #20]	@ (801257c <HW_IPCC_SYS_EvtNot+0x3c>)
 8012568:	f7ff f9b8 	bl	80118dc <LST_is_empty>
 801256c:	4603      	mov	r3, r0
 801256e:	2b00      	cmp	r3, #0
 8012570:	d0ea      	beq.n	8012548 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 8012572:	bf00      	nop
}
 8012574:	3708      	adds	r7, #8
 8012576:	46bd      	mov	sp, r7
 8012578:	bd80      	pop	{r7, pc}
 801257a:	bf00      	nop
 801257c:	200301dc 	.word	0x200301dc
 8012580:	20002400 	.word	0x20002400

08012584 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 8012584:	b580      	push	{r7, lr}
 8012586:	b082      	sub	sp, #8
 8012588:	af00      	add	r7, sp, #0
 801258a:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 801258c:	4817      	ldr	r0, [pc, #92]	@ (80125ec <TL_MM_Init+0x68>)
 801258e:	f7ff f995 	bl	80118bc <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 8012592:	4817      	ldr	r0, [pc, #92]	@ (80125f0 <TL_MM_Init+0x6c>)
 8012594:	f7ff f992 	bl	80118bc <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 8012598:	4b16      	ldr	r3, [pc, #88]	@ (80125f4 <TL_MM_Init+0x70>)
 801259a:	691b      	ldr	r3, [r3, #16]
 801259c:	4a16      	ldr	r2, [pc, #88]	@ (80125f8 <TL_MM_Init+0x74>)
 801259e:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 80125a0:	4b15      	ldr	r3, [pc, #84]	@ (80125f8 <TL_MM_Init+0x74>)
 80125a2:	681b      	ldr	r3, [r3, #0]
 80125a4:	687a      	ldr	r2, [r7, #4]
 80125a6:	6892      	ldr	r2, [r2, #8]
 80125a8:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 80125aa:	4b13      	ldr	r3, [pc, #76]	@ (80125f8 <TL_MM_Init+0x74>)
 80125ac:	681b      	ldr	r3, [r3, #0]
 80125ae:	687a      	ldr	r2, [r7, #4]
 80125b0:	68d2      	ldr	r2, [r2, #12]
 80125b2:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 80125b4:	4b10      	ldr	r3, [pc, #64]	@ (80125f8 <TL_MM_Init+0x74>)
 80125b6:	681b      	ldr	r3, [r3, #0]
 80125b8:	4a0c      	ldr	r2, [pc, #48]	@ (80125ec <TL_MM_Init+0x68>)
 80125ba:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 80125bc:	4b0e      	ldr	r3, [pc, #56]	@ (80125f8 <TL_MM_Init+0x74>)
 80125be:	681b      	ldr	r3, [r3, #0]
 80125c0:	687a      	ldr	r2, [r7, #4]
 80125c2:	6812      	ldr	r2, [r2, #0]
 80125c4:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 80125c6:	4b0c      	ldr	r3, [pc, #48]	@ (80125f8 <TL_MM_Init+0x74>)
 80125c8:	681b      	ldr	r3, [r3, #0]
 80125ca:	687a      	ldr	r2, [r7, #4]
 80125cc:	6852      	ldr	r2, [r2, #4]
 80125ce:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 80125d0:	4b09      	ldr	r3, [pc, #36]	@ (80125f8 <TL_MM_Init+0x74>)
 80125d2:	681b      	ldr	r3, [r3, #0]
 80125d4:	687a      	ldr	r2, [r7, #4]
 80125d6:	6912      	ldr	r2, [r2, #16]
 80125d8:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 80125da:	4b07      	ldr	r3, [pc, #28]	@ (80125f8 <TL_MM_Init+0x74>)
 80125dc:	681b      	ldr	r3, [r3, #0]
 80125de:	687a      	ldr	r2, [r7, #4]
 80125e0:	6952      	ldr	r2, [r2, #20]
 80125e2:	619a      	str	r2, [r3, #24]

  return;
 80125e4:	bf00      	nop
}
 80125e6:	3708      	adds	r7, #8
 80125e8:	46bd      	mov	sp, r7
 80125ea:	bd80      	pop	{r7, pc}
 80125ec:	200301c4 	.word	0x200301c4
 80125f0:	200023ec 	.word	0x200023ec
 80125f4:	20030000 	.word	0x20030000
 80125f8:	20002404 	.word	0x20002404

080125fc <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 80125fc:	b580      	push	{r7, lr}
 80125fe:	b082      	sub	sp, #8
 8012600:	af00      	add	r7, sp, #0
 8012602:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 8012604:	6879      	ldr	r1, [r7, #4]
 8012606:	4807      	ldr	r0, [pc, #28]	@ (8012624 <TL_MM_EvtDone+0x28>)
 8012608:	f7ff f9b0 	bl	801196c <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 801260c:	6879      	ldr	r1, [r7, #4]
 801260e:	2000      	movs	r0, #0
 8012610:	f000 f862 	bl	80126d8 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 8012614:	4804      	ldr	r0, [pc, #16]	@ (8012628 <TL_MM_EvtDone+0x2c>)
 8012616:	f7f2 fe3d 	bl	8005294 <HW_IPCC_MM_SendFreeBuf>

  return;
 801261a:	bf00      	nop
}
 801261c:	3708      	adds	r7, #8
 801261e:	46bd      	mov	sp, r7
 8012620:	bd80      	pop	{r7, pc}
 8012622:	bf00      	nop
 8012624:	200023ec 	.word	0x200023ec
 8012628:	0801262d 	.word	0x0801262d

0801262c <SendFreeBuf>:

static void SendFreeBuf( void )
{
 801262c:	b580      	push	{r7, lr}
 801262e:	b082      	sub	sp, #8
 8012630:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8012632:	e00c      	b.n	801264e <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8012634:	1d3b      	adds	r3, r7, #4
 8012636:	4619      	mov	r1, r3
 8012638:	480a      	ldr	r0, [pc, #40]	@ (8012664 <SendFreeBuf+0x38>)
 801263a:	f7ff f9de 	bl	80119fa <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 801263e:	4b0a      	ldr	r3, [pc, #40]	@ (8012668 <SendFreeBuf+0x3c>)
 8012640:	691b      	ldr	r3, [r3, #16]
 8012642:	691b      	ldr	r3, [r3, #16]
 8012644:	687a      	ldr	r2, [r7, #4]
 8012646:	4611      	mov	r1, r2
 8012648:	4618      	mov	r0, r3
 801264a:	f7ff f98f 	bl	801196c <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 801264e:	4805      	ldr	r0, [pc, #20]	@ (8012664 <SendFreeBuf+0x38>)
 8012650:	f7ff f944 	bl	80118dc <LST_is_empty>
 8012654:	4603      	mov	r3, r0
 8012656:	2b00      	cmp	r3, #0
 8012658:	d0ec      	beq.n	8012634 <SendFreeBuf+0x8>
  }

  return;
 801265a:	bf00      	nop
}
 801265c:	3708      	adds	r7, #8
 801265e:	46bd      	mov	sp, r7
 8012660:	bd80      	pop	{r7, pc}
 8012662:	bf00      	nop
 8012664:	200023ec 	.word	0x200023ec
 8012668:	20030000 	.word	0x20030000

0801266c <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 801266c:	b580      	push	{r7, lr}
 801266e:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 8012670:	4805      	ldr	r0, [pc, #20]	@ (8012688 <TL_TRACES_Init+0x1c>)
 8012672:	f7ff f923 	bl	80118bc <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 8012676:	4b05      	ldr	r3, [pc, #20]	@ (801268c <TL_TRACES_Init+0x20>)
 8012678:	695b      	ldr	r3, [r3, #20]
 801267a:	4a03      	ldr	r2, [pc, #12]	@ (8012688 <TL_TRACES_Init+0x1c>)
 801267c:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 801267e:	f7f2 fe3f 	bl	8005300 <HW_IPCC_TRACES_Init>

  return;
 8012682:	bf00      	nop
}
 8012684:	bd80      	pop	{r7, pc}
 8012686:	bf00      	nop
 8012688:	200301cc 	.word	0x200301cc
 801268c:	20030000 	.word	0x20030000

08012690 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 8012690:	b580      	push	{r7, lr}
 8012692:	b082      	sub	sp, #8
 8012694:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8012696:	e008      	b.n	80126aa <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 8012698:	1d3b      	adds	r3, r7, #4
 801269a:	4619      	mov	r1, r3
 801269c:	4808      	ldr	r0, [pc, #32]	@ (80126c0 <HW_IPCC_TRACES_EvtNot+0x30>)
 801269e:	f7ff f9ac 	bl	80119fa <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 80126a2:	687b      	ldr	r3, [r7, #4]
 80126a4:	4618      	mov	r0, r3
 80126a6:	f000 f80d 	bl	80126c4 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 80126aa:	4805      	ldr	r0, [pc, #20]	@ (80126c0 <HW_IPCC_TRACES_EvtNot+0x30>)
 80126ac:	f7ff f916 	bl	80118dc <LST_is_empty>
 80126b0:	4603      	mov	r3, r0
 80126b2:	2b00      	cmp	r3, #0
 80126b4:	d0f0      	beq.n	8012698 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 80126b6:	bf00      	nop
}
 80126b8:	3708      	adds	r7, #8
 80126ba:	46bd      	mov	sp, r7
 80126bc:	bd80      	pop	{r7, pc}
 80126be:	bf00      	nop
 80126c0:	200301cc 	.word	0x200301cc

080126c4 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 80126c4:	b480      	push	{r7}
 80126c6:	b083      	sub	sp, #12
 80126c8:	af00      	add	r7, sp, #0
 80126ca:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 80126cc:	bf00      	nop
 80126ce:	370c      	adds	r7, #12
 80126d0:	46bd      	mov	sp, r7
 80126d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126d6:	4770      	bx	lr

080126d8 <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 80126d8:	b480      	push	{r7}
 80126da:	b087      	sub	sp, #28
 80126dc:	af00      	add	r7, sp, #0
 80126de:	4603      	mov	r3, r0
 80126e0:	6039      	str	r1, [r7, #0]
 80126e2:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_EvtSerial_t *p_cmd_rsp_packet;

  switch(packet_type)
 80126e4:	79fb      	ldrb	r3, [r7, #7]
 80126e6:	2b06      	cmp	r3, #6
 80126e8:	d845      	bhi.n	8012776 <OutputDbgTrace+0x9e>
 80126ea:	a201      	add	r2, pc, #4	@ (adr r2, 80126f0 <OutputDbgTrace+0x18>)
 80126ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80126f0:	0801270d 	.word	0x0801270d
 80126f4:	08012731 	.word	0x08012731
 80126f8:	08012737 	.word	0x08012737
 80126fc:	0801274b 	.word	0x0801274b
 8012700:	08012757 	.word	0x08012757
 8012704:	0801275d 	.word	0x0801275d
 8012708:	0801276b 	.word	0x0801276b
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 801270c:	683b      	ldr	r3, [r7, #0]
 801270e:	617b      	str	r3, [r7, #20]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8012710:	697b      	ldr	r3, [r7, #20]
 8012712:	7a5b      	ldrb	r3, [r3, #9]
 8012714:	2bff      	cmp	r3, #255	@ 0xff
 8012716:	d005      	beq.n	8012724 <OutputDbgTrace+0x4c>
 8012718:	2bff      	cmp	r3, #255	@ 0xff
 801271a:	dc05      	bgt.n	8012728 <OutputDbgTrace+0x50>
 801271c:	2b0e      	cmp	r3, #14
 801271e:	d005      	beq.n	801272c <OutputDbgTrace+0x54>
 8012720:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 8012722:	e001      	b.n	8012728 <OutputDbgTrace+0x50>
          break;
 8012724:	bf00      	nop
 8012726:	e027      	b.n	8012778 <OutputDbgTrace+0xa0>
          break;
 8012728:	bf00      	nop
 801272a:	e025      	b.n	8012778 <OutputDbgTrace+0xa0>
          break;
 801272c:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 801272e:	e023      	b.n	8012778 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8012730:	683b      	ldr	r3, [r7, #0]
 8012732:	60fb      	str	r3, [r7, #12]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8012734:	e020      	b.n	8012778 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8012736:	683b      	ldr	r3, [r7, #0]
 8012738:	617b      	str	r3, [r7, #20]
      switch(p_evt_packet->evtserial.evt.evtcode)
 801273a:	697b      	ldr	r3, [r7, #20]
 801273c:	7a5b      	ldrb	r3, [r3, #9]
 801273e:	2b0e      	cmp	r3, #14
 8012740:	d001      	beq.n	8012746 <OutputDbgTrace+0x6e>
 8012742:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 8012744:	e000      	b.n	8012748 <OutputDbgTrace+0x70>
          break;
 8012746:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8012748:	e016      	b.n	8012778 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 801274a:	683b      	ldr	r3, [r7, #0]
 801274c:	617b      	str	r3, [r7, #20]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 801274e:	697b      	ldr	r3, [r7, #20]
 8012750:	7a5b      	ldrb	r3, [r3, #9]
 8012752:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8012754:	e010      	b.n	8012778 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8012756:	683b      	ldr	r3, [r7, #0]
 8012758:	60fb      	str	r3, [r7, #12]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 801275a:	e00d      	b.n	8012778 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 801275c:	683b      	ldr	r3, [r7, #0]
 801275e:	613b      	str	r3, [r7, #16]
      switch(p_cmd_rsp_packet->evt.evtcode)
 8012760:	693b      	ldr	r3, [r7, #16]
 8012762:	785b      	ldrb	r3, [r3, #1]
 8012764:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
          break;
 8012766:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
      break;
 8012768:	e006      	b.n	8012778 <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 801276a:	683b      	ldr	r3, [r7, #0]
 801276c:	617b      	str	r3, [r7, #20]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 801276e:	697b      	ldr	r3, [r7, #20]
 8012770:	7a5b      	ldrb	r3, [r3, #9]
 8012772:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8012774:	e000      	b.n	8012778 <OutputDbgTrace+0xa0>

    default:
      break;
 8012776:	bf00      	nop
  }

  return;
 8012778:	bf00      	nop
}
 801277a:	371c      	adds	r7, #28
 801277c:	46bd      	mov	sp, r7
 801277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012782:	4770      	bx	lr

08012784 <UTIL_LCD_SetFuncDriver>:
/**
  * @brief  Link board LCD drivers to STM32 LCD Utility drivers
  * @param  pDrv Structure of LCD functions
  */
void UTIL_LCD_SetFuncDriver(const LCD_UTILS_Drv_t *pDrv)
{
 8012784:	b580      	push	{r7, lr}
 8012786:	b082      	sub	sp, #8
 8012788:	af00      	add	r7, sp, #0
 801278a:	6078      	str	r0, [r7, #4]
  FuncDriver.DrawBitmap     = pDrv->DrawBitmap;
 801278c:	687b      	ldr	r3, [r7, #4]
 801278e:	681b      	ldr	r3, [r3, #0]
 8012790:	4a22      	ldr	r2, [pc, #136]	@ (801281c <UTIL_LCD_SetFuncDriver+0x98>)
 8012792:	6013      	str	r3, [r2, #0]
  FuncDriver.FillRGBRect    = pDrv->FillRGBRect;
 8012794:	687b      	ldr	r3, [r7, #4]
 8012796:	685b      	ldr	r3, [r3, #4]
 8012798:	4a20      	ldr	r2, [pc, #128]	@ (801281c <UTIL_LCD_SetFuncDriver+0x98>)
 801279a:	6053      	str	r3, [r2, #4]
  FuncDriver.DrawHLine      = pDrv->DrawHLine;
 801279c:	687b      	ldr	r3, [r7, #4]
 801279e:	689b      	ldr	r3, [r3, #8]
 80127a0:	4a1e      	ldr	r2, [pc, #120]	@ (801281c <UTIL_LCD_SetFuncDriver+0x98>)
 80127a2:	6093      	str	r3, [r2, #8]
  FuncDriver.DrawVLine      = pDrv->DrawVLine;
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	68db      	ldr	r3, [r3, #12]
 80127a8:	4a1c      	ldr	r2, [pc, #112]	@ (801281c <UTIL_LCD_SetFuncDriver+0x98>)
 80127aa:	60d3      	str	r3, [r2, #12]
  FuncDriver.FillRect       = pDrv->FillRect;
 80127ac:	687b      	ldr	r3, [r7, #4]
 80127ae:	691b      	ldr	r3, [r3, #16]
 80127b0:	4a1a      	ldr	r2, [pc, #104]	@ (801281c <UTIL_LCD_SetFuncDriver+0x98>)
 80127b2:	6113      	str	r3, [r2, #16]
  FuncDriver.GetPixel       = pDrv->GetPixel;
 80127b4:	687b      	ldr	r3, [r7, #4]
 80127b6:	695b      	ldr	r3, [r3, #20]
 80127b8:	4a18      	ldr	r2, [pc, #96]	@ (801281c <UTIL_LCD_SetFuncDriver+0x98>)
 80127ba:	6153      	str	r3, [r2, #20]
  FuncDriver.SetPixel       = pDrv->SetPixel;
 80127bc:	687b      	ldr	r3, [r7, #4]
 80127be:	699b      	ldr	r3, [r3, #24]
 80127c0:	4a16      	ldr	r2, [pc, #88]	@ (801281c <UTIL_LCD_SetFuncDriver+0x98>)
 80127c2:	6193      	str	r3, [r2, #24]
  FuncDriver.GetXSize       = pDrv->GetXSize;
 80127c4:	687b      	ldr	r3, [r7, #4]
 80127c6:	69db      	ldr	r3, [r3, #28]
 80127c8:	4a14      	ldr	r2, [pc, #80]	@ (801281c <UTIL_LCD_SetFuncDriver+0x98>)
 80127ca:	61d3      	str	r3, [r2, #28]
  FuncDriver.GetYSize       = pDrv->GetYSize;
 80127cc:	687b      	ldr	r3, [r7, #4]
 80127ce:	6a1b      	ldr	r3, [r3, #32]
 80127d0:	4a12      	ldr	r2, [pc, #72]	@ (801281c <UTIL_LCD_SetFuncDriver+0x98>)
 80127d2:	6213      	str	r3, [r2, #32]
  FuncDriver.SetLayer       = pDrv->SetLayer;
 80127d4:	687b      	ldr	r3, [r7, #4]
 80127d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80127d8:	4a10      	ldr	r2, [pc, #64]	@ (801281c <UTIL_LCD_SetFuncDriver+0x98>)
 80127da:	6253      	str	r3, [r2, #36]	@ 0x24
  FuncDriver.GetFormat      = pDrv->GetFormat;
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80127e0:	4a0e      	ldr	r2, [pc, #56]	@ (801281c <UTIL_LCD_SetFuncDriver+0x98>)
 80127e2:	6293      	str	r3, [r2, #40]	@ 0x28

  DrawProp->LcdLayer = 0;
 80127e4:	4b0e      	ldr	r3, [pc, #56]	@ (8012820 <UTIL_LCD_SetFuncDriver+0x9c>)
 80127e6:	2200      	movs	r2, #0
 80127e8:	60da      	str	r2, [r3, #12]
  DrawProp->LcdDevice = 0;
 80127ea:	4b0d      	ldr	r3, [pc, #52]	@ (8012820 <UTIL_LCD_SetFuncDriver+0x9c>)
 80127ec:	2200      	movs	r2, #0
 80127ee:	611a      	str	r2, [r3, #16]
  FuncDriver.GetXSize(0, &DrawProp->LcdXsize);
 80127f0:	4b0a      	ldr	r3, [pc, #40]	@ (801281c <UTIL_LCD_SetFuncDriver+0x98>)
 80127f2:	69db      	ldr	r3, [r3, #28]
 80127f4:	4a0b      	ldr	r2, [pc, #44]	@ (8012824 <UTIL_LCD_SetFuncDriver+0xa0>)
 80127f6:	4611      	mov	r1, r2
 80127f8:	2000      	movs	r0, #0
 80127fa:	4798      	blx	r3
  FuncDriver.GetYSize(0, &DrawProp->LcdYsize);
 80127fc:	4b07      	ldr	r3, [pc, #28]	@ (801281c <UTIL_LCD_SetFuncDriver+0x98>)
 80127fe:	6a1b      	ldr	r3, [r3, #32]
 8012800:	4a09      	ldr	r2, [pc, #36]	@ (8012828 <UTIL_LCD_SetFuncDriver+0xa4>)
 8012802:	4611      	mov	r1, r2
 8012804:	2000      	movs	r0, #0
 8012806:	4798      	blx	r3
  FuncDriver.GetFormat(0, &DrawProp->LcdPixelFormat);
 8012808:	4b04      	ldr	r3, [pc, #16]	@ (801281c <UTIL_LCD_SetFuncDriver+0x98>)
 801280a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801280c:	4a07      	ldr	r2, [pc, #28]	@ (801282c <UTIL_LCD_SetFuncDriver+0xa8>)
 801280e:	4611      	mov	r1, r2
 8012810:	2000      	movs	r0, #0
 8012812:	4798      	blx	r3
}
 8012814:	bf00      	nop
 8012816:	3708      	adds	r7, #8
 8012818:	46bd      	mov	sp, r7
 801281a:	bd80      	pop	{r7, pc}
 801281c:	20002448 	.word	0x20002448
 8012820:	20002408 	.word	0x20002408
 8012824:	2000241c 	.word	0x2000241c
 8012828:	20002420 	.word	0x20002420
 801282c:	20002424 	.word	0x20002424

08012830 <UTIL_LCD_SetDevice>:
/**
  * @brief  Set the LCD instance to be used.
  * @param  Device  LCD instance
  */
void UTIL_LCD_SetDevice(uint32_t Device)
{
 8012830:	b580      	push	{r7, lr}
 8012832:	b082      	sub	sp, #8
 8012834:	af00      	add	r7, sp, #0
 8012836:	6078      	str	r0, [r7, #4]
  DrawProp->LcdDevice = Device;
 8012838:	4a09      	ldr	r2, [pc, #36]	@ (8012860 <UTIL_LCD_SetDevice+0x30>)
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	6113      	str	r3, [r2, #16]
  FuncDriver.GetXSize(Device, &DrawProp->LcdXsize);
 801283e:	4b09      	ldr	r3, [pc, #36]	@ (8012864 <UTIL_LCD_SetDevice+0x34>)
 8012840:	69db      	ldr	r3, [r3, #28]
 8012842:	4a09      	ldr	r2, [pc, #36]	@ (8012868 <UTIL_LCD_SetDevice+0x38>)
 8012844:	4611      	mov	r1, r2
 8012846:	6878      	ldr	r0, [r7, #4]
 8012848:	4798      	blx	r3
  FuncDriver.GetYSize(Device, &DrawProp->LcdYsize);
 801284a:	4b06      	ldr	r3, [pc, #24]	@ (8012864 <UTIL_LCD_SetDevice+0x34>)
 801284c:	6a1b      	ldr	r3, [r3, #32]
 801284e:	4a07      	ldr	r2, [pc, #28]	@ (801286c <UTIL_LCD_SetDevice+0x3c>)
 8012850:	4611      	mov	r1, r2
 8012852:	6878      	ldr	r0, [r7, #4]
 8012854:	4798      	blx	r3
}
 8012856:	bf00      	nop
 8012858:	3708      	adds	r7, #8
 801285a:	46bd      	mov	sp, r7
 801285c:	bd80      	pop	{r7, pc}
 801285e:	bf00      	nop
 8012860:	20002408 	.word	0x20002408
 8012864:	20002448 	.word	0x20002448
 8012868:	2000241c 	.word	0x2000241c
 801286c:	20002420 	.word	0x20002420

08012870 <UTIL_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color  Text color code
  */
void UTIL_LCD_SetTextColor(uint32_t Color)
{
 8012870:	b480      	push	{r7}
 8012872:	b083      	sub	sp, #12
 8012874:	af00      	add	r7, sp, #0
 8012876:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].TextColor = Color;
 8012878:	4b06      	ldr	r3, [pc, #24]	@ (8012894 <UTIL_LCD_SetTextColor+0x24>)
 801287a:	68db      	ldr	r3, [r3, #12]
 801287c:	4a05      	ldr	r2, [pc, #20]	@ (8012894 <UTIL_LCD_SetTextColor+0x24>)
 801287e:	015b      	lsls	r3, r3, #5
 8012880:	4413      	add	r3, r2
 8012882:	687a      	ldr	r2, [r7, #4]
 8012884:	601a      	str	r2, [r3, #0]
}
 8012886:	bf00      	nop
 8012888:	370c      	adds	r7, #12
 801288a:	46bd      	mov	sp, r7
 801288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012890:	4770      	bx	lr
 8012892:	bf00      	nop
 8012894:	20002408 	.word	0x20002408

08012898 <UTIL_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color  Layer background color code
  */
void UTIL_LCD_SetBackColor(uint32_t Color)
{
 8012898:	b480      	push	{r7}
 801289a:	b083      	sub	sp, #12
 801289c:	af00      	add	r7, sp, #0
 801289e:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].BackColor = Color;
 80128a0:	4b06      	ldr	r3, [pc, #24]	@ (80128bc <UTIL_LCD_SetBackColor+0x24>)
 80128a2:	68db      	ldr	r3, [r3, #12]
 80128a4:	4a05      	ldr	r2, [pc, #20]	@ (80128bc <UTIL_LCD_SetBackColor+0x24>)
 80128a6:	015b      	lsls	r3, r3, #5
 80128a8:	4413      	add	r3, r2
 80128aa:	3304      	adds	r3, #4
 80128ac:	687a      	ldr	r2, [r7, #4]
 80128ae:	601a      	str	r2, [r3, #0]
}
 80128b0:	bf00      	nop
 80128b2:	370c      	adds	r7, #12
 80128b4:	46bd      	mov	sp, r7
 80128b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128ba:	4770      	bx	lr
 80128bc:	20002408 	.word	0x20002408

080128c0 <UTIL_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts  Layer font to be used
  */
void UTIL_LCD_SetFont(sFONT *fonts)
{
 80128c0:	b480      	push	{r7}
 80128c2:	b083      	sub	sp, #12
 80128c4:	af00      	add	r7, sp, #0
 80128c6:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].pFont = fonts;
 80128c8:	4b06      	ldr	r3, [pc, #24]	@ (80128e4 <UTIL_LCD_SetFont+0x24>)
 80128ca:	68db      	ldr	r3, [r3, #12]
 80128cc:	4a05      	ldr	r2, [pc, #20]	@ (80128e4 <UTIL_LCD_SetFont+0x24>)
 80128ce:	015b      	lsls	r3, r3, #5
 80128d0:	4413      	add	r3, r2
 80128d2:	3308      	adds	r3, #8
 80128d4:	687a      	ldr	r2, [r7, #4]
 80128d6:	601a      	str	r2, [r3, #0]
}
 80128d8:	bf00      	nop
 80128da:	370c      	adds	r7, #12
 80128dc:	46bd      	mov	sp, r7
 80128de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128e2:	4770      	bx	lr
 80128e4:	20002408 	.word	0x20002408

080128e8 <UTIL_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *UTIL_LCD_GetFont(void)
{
 80128e8:	b480      	push	{r7}
 80128ea:	af00      	add	r7, sp, #0
  return DrawProp[DrawProp->LcdLayer].pFont;
 80128ec:	4b05      	ldr	r3, [pc, #20]	@ (8012904 <UTIL_LCD_GetFont+0x1c>)
 80128ee:	68db      	ldr	r3, [r3, #12]
 80128f0:	4a04      	ldr	r2, [pc, #16]	@ (8012904 <UTIL_LCD_GetFont+0x1c>)
 80128f2:	015b      	lsls	r3, r3, #5
 80128f4:	4413      	add	r3, r2
 80128f6:	3308      	adds	r3, #8
 80128f8:	681b      	ldr	r3, [r3, #0]
}
 80128fa:	4618      	mov	r0, r3
 80128fc:	46bd      	mov	sp, r7
 80128fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012902:	4770      	bx	lr
 8012904:	20002408 	.word	0x20002408

08012908 <UTIL_LCD_FillRGBRect>:
  * @param  Xpos    X position
  * @param  Ypos    Y position
  * @param  Length  Line length
  */
void UTIL_LCD_FillRGBRect(uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8012908:	b590      	push	{r4, r7, lr}
 801290a:	b087      	sub	sp, #28
 801290c:	af02      	add	r7, sp, #8
 801290e:	60f8      	str	r0, [r7, #12]
 8012910:	60b9      	str	r1, [r7, #8]
 8012912:	607a      	str	r2, [r7, #4]
 8012914:	603b      	str	r3, [r7, #0]
  /* Write RGB rectangle data */
  FuncDriver.FillRGBRect(DrawProp->LcdDevice, Xpos, Ypos, pData, Width, Height);
 8012916:	4b08      	ldr	r3, [pc, #32]	@ (8012938 <UTIL_LCD_FillRGBRect+0x30>)
 8012918:	685c      	ldr	r4, [r3, #4]
 801291a:	4b08      	ldr	r3, [pc, #32]	@ (801293c <UTIL_LCD_FillRGBRect+0x34>)
 801291c:	6918      	ldr	r0, [r3, #16]
 801291e:	6a3b      	ldr	r3, [r7, #32]
 8012920:	9301      	str	r3, [sp, #4]
 8012922:	683b      	ldr	r3, [r7, #0]
 8012924:	9300      	str	r3, [sp, #0]
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	68ba      	ldr	r2, [r7, #8]
 801292a:	68f9      	ldr	r1, [r7, #12]
 801292c:	47a0      	blx	r4
}
 801292e:	bf00      	nop
 8012930:	3714      	adds	r7, #20
 8012932:	46bd      	mov	sp, r7
 8012934:	bd90      	pop	{r4, r7, pc}
 8012936:	bf00      	nop
 8012938:	20002448 	.word	0x20002448
 801293c:	20002408 	.word	0x20002408

08012940 <UTIL_LCD_DisplayChar>:
  * @param  Ypos Line where to display the character shape.
  * @param  Ascii Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void UTIL_LCD_DisplayChar(uint32_t Xpos, uint32_t Ypos, uint8_t Ascii)
{
 8012940:	b580      	push	{r7, lr}
 8012942:	b084      	sub	sp, #16
 8012944:	af00      	add	r7, sp, #0
 8012946:	60f8      	str	r0, [r7, #12]
 8012948:	60b9      	str	r1, [r7, #8]
 801294a:	4613      	mov	r3, r2
 801294c:	71fb      	strb	r3, [r7, #7]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 801294e:	4b16      	ldr	r3, [pc, #88]	@ (80129a8 <UTIL_LCD_DisplayChar+0x68>)
 8012950:	68db      	ldr	r3, [r3, #12]
 8012952:	4a15      	ldr	r2, [pc, #84]	@ (80129a8 <UTIL_LCD_DisplayChar+0x68>)
 8012954:	015b      	lsls	r3, r3, #5
 8012956:	4413      	add	r3, r2
 8012958:	3308      	adds	r3, #8
 801295a:	681b      	ldr	r3, [r3, #0]
 801295c:	681a      	ldr	r2, [r3, #0]
 801295e:	79fb      	ldrb	r3, [r7, #7]
 8012960:	3b20      	subs	r3, #32
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 8012962:	4911      	ldr	r1, [pc, #68]	@ (80129a8 <UTIL_LCD_DisplayChar+0x68>)
 8012964:	68c9      	ldr	r1, [r1, #12]
 8012966:	4810      	ldr	r0, [pc, #64]	@ (80129a8 <UTIL_LCD_DisplayChar+0x68>)
 8012968:	0149      	lsls	r1, r1, #5
 801296a:	4401      	add	r1, r0
 801296c:	3108      	adds	r1, #8
 801296e:	6809      	ldr	r1, [r1, #0]
 8012970:	88c9      	ldrh	r1, [r1, #6]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 8012972:	fb03 f101 	mul.w	r1, r3, r1
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 8012976:	4b0c      	ldr	r3, [pc, #48]	@ (80129a8 <UTIL_LCD_DisplayChar+0x68>)
 8012978:	68db      	ldr	r3, [r3, #12]
 801297a:	480b      	ldr	r0, [pc, #44]	@ (80129a8 <UTIL_LCD_DisplayChar+0x68>)
 801297c:	015b      	lsls	r3, r3, #5
 801297e:	4403      	add	r3, r0
 8012980:	3308      	adds	r3, #8
 8012982:	681b      	ldr	r3, [r3, #0]
 8012984:	889b      	ldrh	r3, [r3, #4]
 8012986:	3307      	adds	r3, #7
 8012988:	2b00      	cmp	r3, #0
 801298a:	da00      	bge.n	801298e <UTIL_LCD_DisplayChar+0x4e>
 801298c:	3307      	adds	r3, #7
 801298e:	10db      	asrs	r3, r3, #3
 8012990:	fb01 f303 	mul.w	r3, r1, r3
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 8012994:	4413      	add	r3, r2
 8012996:	461a      	mov	r2, r3
 8012998:	68b9      	ldr	r1, [r7, #8]
 801299a:	68f8      	ldr	r0, [r7, #12]
 801299c:	f000 f8b4 	bl	8012b08 <DrawChar>
}
 80129a0:	bf00      	nop
 80129a2:	3710      	adds	r7, #16
 80129a4:	46bd      	mov	sp, r7
 80129a6:	bd80      	pop	{r7, pc}
 80129a8:	20002408 	.word	0x20002408

080129ac <UTIL_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void UTIL_LCD_DisplayStringAt(uint32_t Xpos, uint32_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 80129ac:	b580      	push	{r7, lr}
 80129ae:	b08a      	sub	sp, #40	@ 0x28
 80129b0:	af00      	add	r7, sp, #0
 80129b2:	60f8      	str	r0, [r7, #12]
 80129b4:	60b9      	str	r1, [r7, #8]
 80129b6:	607a      	str	r2, [r7, #4]
 80129b8:	70fb      	strb	r3, [r7, #3]
  uint32_t refcolumn = 1, i = 0;
 80129ba:	2301      	movs	r3, #1
 80129bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80129be:	2300      	movs	r3, #0
 80129c0:	623b      	str	r3, [r7, #32]
  uint32_t size = 0, xsize = 0;
 80129c2:	2300      	movs	r3, #0
 80129c4:	61fb      	str	r3, [r7, #28]
 80129c6:	2300      	movs	r3, #0
 80129c8:	617b      	str	r3, [r7, #20]
  uint8_t  *ptr = Text;
 80129ca:	687b      	ldr	r3, [r7, #4]
 80129cc:	61bb      	str	r3, [r7, #24]

  /* Get the text size */
  while (*ptr++) size ++ ;
 80129ce:	e002      	b.n	80129d6 <UTIL_LCD_DisplayStringAt+0x2a>
 80129d0:	69fb      	ldr	r3, [r7, #28]
 80129d2:	3301      	adds	r3, #1
 80129d4:	61fb      	str	r3, [r7, #28]
 80129d6:	69bb      	ldr	r3, [r7, #24]
 80129d8:	1c5a      	adds	r2, r3, #1
 80129da:	61ba      	str	r2, [r7, #24]
 80129dc:	781b      	ldrb	r3, [r3, #0]
 80129de:	2b00      	cmp	r3, #0
 80129e0:	d1f6      	bne.n	80129d0 <UTIL_LCD_DisplayStringAt+0x24>

  /* Characters number per line */
  xsize = (DrawProp->LcdXsize/DrawProp[DrawProp->LcdLayer].pFont->Width);
 80129e2:	4b48      	ldr	r3, [pc, #288]	@ (8012b04 <UTIL_LCD_DisplayStringAt+0x158>)
 80129e4:	695b      	ldr	r3, [r3, #20]
 80129e6:	4a47      	ldr	r2, [pc, #284]	@ (8012b04 <UTIL_LCD_DisplayStringAt+0x158>)
 80129e8:	68d2      	ldr	r2, [r2, #12]
 80129ea:	4946      	ldr	r1, [pc, #280]	@ (8012b04 <UTIL_LCD_DisplayStringAt+0x158>)
 80129ec:	0152      	lsls	r2, r2, #5
 80129ee:	440a      	add	r2, r1
 80129f0:	3208      	adds	r2, #8
 80129f2:	6812      	ldr	r2, [r2, #0]
 80129f4:	8892      	ldrh	r2, [r2, #4]
 80129f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80129fa:	617b      	str	r3, [r7, #20]

  switch (Mode)
 80129fc:	78fb      	ldrb	r3, [r7, #3]
 80129fe:	2b03      	cmp	r3, #3
 8012a00:	d018      	beq.n	8012a34 <UTIL_LCD_DisplayStringAt+0x88>
 8012a02:	2b03      	cmp	r3, #3
 8012a04:	dc2a      	bgt.n	8012a5c <UTIL_LCD_DisplayStringAt+0xb0>
 8012a06:	2b01      	cmp	r3, #1
 8012a08:	d002      	beq.n	8012a10 <UTIL_LCD_DisplayStringAt+0x64>
 8012a0a:	2b02      	cmp	r3, #2
 8012a0c:	d015      	beq.n	8012a3a <UTIL_LCD_DisplayStringAt+0x8e>
 8012a0e:	e025      	b.n	8012a5c <UTIL_LCD_DisplayStringAt+0xb0>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[DrawProp->LcdLayer].pFont->Width) / 2;
 8012a10:	697a      	ldr	r2, [r7, #20]
 8012a12:	69fb      	ldr	r3, [r7, #28]
 8012a14:	1ad3      	subs	r3, r2, r3
 8012a16:	4a3b      	ldr	r2, [pc, #236]	@ (8012b04 <UTIL_LCD_DisplayStringAt+0x158>)
 8012a18:	68d2      	ldr	r2, [r2, #12]
 8012a1a:	493a      	ldr	r1, [pc, #232]	@ (8012b04 <UTIL_LCD_DisplayStringAt+0x158>)
 8012a1c:	0152      	lsls	r2, r2, #5
 8012a1e:	440a      	add	r2, r1
 8012a20:	3208      	adds	r2, #8
 8012a22:	6812      	ldr	r2, [r2, #0]
 8012a24:	8892      	ldrh	r2, [r2, #4]
 8012a26:	fb02 f303 	mul.w	r3, r2, r3
 8012a2a:	085b      	lsrs	r3, r3, #1
 8012a2c:	68fa      	ldr	r2, [r7, #12]
 8012a2e:	4413      	add	r3, r2
 8012a30:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8012a32:	e016      	b.n	8012a62 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 8012a34:	68fb      	ldr	r3, [r7, #12]
 8012a36:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8012a38:	e013      	b.n	8012a62 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[DrawProp->LcdLayer].pFont->Width);
 8012a3a:	697a      	ldr	r2, [r7, #20]
 8012a3c:	69fb      	ldr	r3, [r7, #28]
 8012a3e:	1ad3      	subs	r3, r2, r3
 8012a40:	4a30      	ldr	r2, [pc, #192]	@ (8012b04 <UTIL_LCD_DisplayStringAt+0x158>)
 8012a42:	68d2      	ldr	r2, [r2, #12]
 8012a44:	492f      	ldr	r1, [pc, #188]	@ (8012b04 <UTIL_LCD_DisplayStringAt+0x158>)
 8012a46:	0152      	lsls	r2, r2, #5
 8012a48:	440a      	add	r2, r1
 8012a4a:	3208      	adds	r2, #8
 8012a4c:	6812      	ldr	r2, [r2, #0]
 8012a4e:	8892      	ldrh	r2, [r2, #4]
 8012a50:	fb03 f202 	mul.w	r2, r3, r2
 8012a54:	68fb      	ldr	r3, [r7, #12]
 8012a56:	1ad3      	subs	r3, r2, r3
 8012a58:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8012a5a:	e002      	b.n	8012a62 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  default:
    {
      refcolumn = Xpos;
 8012a5c:	68fb      	ldr	r3, [r7, #12]
 8012a5e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8012a60:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 8012a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a64:	2b00      	cmp	r3, #0
 8012a66:	d003      	beq.n	8012a70 <UTIL_LCD_DisplayStringAt+0xc4>
 8012a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012a6e:	d31b      	bcc.n	8012aa8 <UTIL_LCD_DisplayStringAt+0xfc>
  {
    refcolumn = 1;
 8012a70:	2301      	movs	r3, #1
 8012a72:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 8012a74:	e018      	b.n	8012aa8 <UTIL_LCD_DisplayStringAt+0xfc>
  {
    /* Display one character on LCD */
    UTIL_LCD_DisplayChar(refcolumn, Ypos, *Text);
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	781b      	ldrb	r3, [r3, #0]
 8012a7a:	461a      	mov	r2, r3
 8012a7c:	68b9      	ldr	r1, [r7, #8]
 8012a7e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012a80:	f7ff ff5e 	bl	8012940 <UTIL_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[DrawProp->LcdLayer].pFont->Width;
 8012a84:	4b1f      	ldr	r3, [pc, #124]	@ (8012b04 <UTIL_LCD_DisplayStringAt+0x158>)
 8012a86:	68db      	ldr	r3, [r3, #12]
 8012a88:	4a1e      	ldr	r2, [pc, #120]	@ (8012b04 <UTIL_LCD_DisplayStringAt+0x158>)
 8012a8a:	015b      	lsls	r3, r3, #5
 8012a8c:	4413      	add	r3, r2
 8012a8e:	3308      	adds	r3, #8
 8012a90:	681b      	ldr	r3, [r3, #0]
 8012a92:	889b      	ldrh	r3, [r3, #4]
 8012a94:	461a      	mov	r2, r3
 8012a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a98:	4413      	add	r3, r2
 8012a9a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Point on the next character */
    Text++;
 8012a9c:	687b      	ldr	r3, [r7, #4]
 8012a9e:	3301      	adds	r3, #1
 8012aa0:	607b      	str	r3, [r7, #4]
    i++;
 8012aa2:	6a3b      	ldr	r3, [r7, #32]
 8012aa4:	3301      	adds	r3, #1
 8012aa6:	623b      	str	r3, [r7, #32]
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 8012aa8:	687b      	ldr	r3, [r7, #4]
 8012aaa:	781b      	ldrb	r3, [r3, #0]
 8012aac:	2b00      	cmp	r3, #0
 8012aae:	bf14      	ite	ne
 8012ab0:	2301      	movne	r3, #1
 8012ab2:	2300      	moveq	r3, #0
 8012ab4:	b2da      	uxtb	r2, r3
 8012ab6:	4b13      	ldr	r3, [pc, #76]	@ (8012b04 <UTIL_LCD_DisplayStringAt+0x158>)
 8012ab8:	6959      	ldr	r1, [r3, #20]
 8012aba:	4b12      	ldr	r3, [pc, #72]	@ (8012b04 <UTIL_LCD_DisplayStringAt+0x158>)
 8012abc:	68db      	ldr	r3, [r3, #12]
 8012abe:	4811      	ldr	r0, [pc, #68]	@ (8012b04 <UTIL_LCD_DisplayStringAt+0x158>)
 8012ac0:	015b      	lsls	r3, r3, #5
 8012ac2:	4403      	add	r3, r0
 8012ac4:	3308      	adds	r3, #8
 8012ac6:	681b      	ldr	r3, [r3, #0]
 8012ac8:	889b      	ldrh	r3, [r3, #4]
 8012aca:	4618      	mov	r0, r3
 8012acc:	6a3b      	ldr	r3, [r7, #32]
 8012ace:	fb00 f303 	mul.w	r3, r0, r3
 8012ad2:	1acb      	subs	r3, r1, r3
 8012ad4:	b29b      	uxth	r3, r3
 8012ad6:	490b      	ldr	r1, [pc, #44]	@ (8012b04 <UTIL_LCD_DisplayStringAt+0x158>)
 8012ad8:	68c9      	ldr	r1, [r1, #12]
 8012ada:	480a      	ldr	r0, [pc, #40]	@ (8012b04 <UTIL_LCD_DisplayStringAt+0x158>)
 8012adc:	0149      	lsls	r1, r1, #5
 8012ade:	4401      	add	r1, r0
 8012ae0:	3108      	adds	r1, #8
 8012ae2:	6809      	ldr	r1, [r1, #0]
 8012ae4:	8889      	ldrh	r1, [r1, #4]
 8012ae6:	428b      	cmp	r3, r1
 8012ae8:	bf2c      	ite	cs
 8012aea:	2301      	movcs	r3, #1
 8012aec:	2300      	movcc	r3, #0
 8012aee:	b2db      	uxtb	r3, r3
 8012af0:	4013      	ands	r3, r2
 8012af2:	b2db      	uxtb	r3, r3
 8012af4:	2b00      	cmp	r3, #0
 8012af6:	d1be      	bne.n	8012a76 <UTIL_LCD_DisplayStringAt+0xca>
  }
}
 8012af8:	bf00      	nop
 8012afa:	bf00      	nop
 8012afc:	3728      	adds	r7, #40	@ 0x28
 8012afe:	46bd      	mov	sp, r7
 8012b00:	bd80      	pop	{r7, pc}
 8012b02:	bf00      	nop
 8012b04:	20002408 	.word	0x20002408

08012b08 <DrawChar>:
  * @param  Xpos  Line where to display the character shape
  * @param  Ypos  Start column address
  * @param  pData Pointer to the character data
  */
static void DrawChar(uint32_t Xpos, uint32_t Ypos, const uint8_t *pData)
{
 8012b08:	b580      	push	{r7, lr}
 8012b0a:	b0b2      	sub	sp, #200	@ 0xc8
 8012b0c:	af02      	add	r7, sp, #8
 8012b0e:	60f8      	str	r0, [r7, #12]
 8012b10:	60b9      	str	r1, [r7, #8]
 8012b12:	607a      	str	r2, [r7, #4]
  uint32_t i = 0, j = 0, offset;
 8012b14:	2300      	movs	r3, #0
 8012b16:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8012b1a:	2300      	movs	r3, #0
 8012b1c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t height, width;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[DrawProp->LcdLayer].pFont->Height;
 8012b20:	4ba5      	ldr	r3, [pc, #660]	@ (8012db8 <DrawChar+0x2b0>)
 8012b22:	68db      	ldr	r3, [r3, #12]
 8012b24:	4aa4      	ldr	r2, [pc, #656]	@ (8012db8 <DrawChar+0x2b0>)
 8012b26:	015b      	lsls	r3, r3, #5
 8012b28:	4413      	add	r3, r2
 8012b2a:	3308      	adds	r3, #8
 8012b2c:	681b      	ldr	r3, [r3, #0]
 8012b2e:	88db      	ldrh	r3, [r3, #6]
 8012b30:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  width  = DrawProp[DrawProp->LcdLayer].pFont->Width;
 8012b34:	4ba0      	ldr	r3, [pc, #640]	@ (8012db8 <DrawChar+0x2b0>)
 8012b36:	68db      	ldr	r3, [r3, #12]
 8012b38:	4a9f      	ldr	r2, [pc, #636]	@ (8012db8 <DrawChar+0x2b0>)
 8012b3a:	015b      	lsls	r3, r3, #5
 8012b3c:	4413      	add	r3, r2
 8012b3e:	3308      	adds	r3, #8
 8012b40:	681b      	ldr	r3, [r3, #0]
 8012b42:	889b      	ldrh	r3, [r3, #4]
 8012b44:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint16_t rgb565[24];
  uint32_t argb8888[24];

  offset =  8 *((width + 7)/8) -  width ;
 8012b48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012b4c:	3307      	adds	r3, #7
 8012b4e:	f023 0207 	bic.w	r2, r3, #7
 8012b52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012b56:	1ad3      	subs	r3, r2, r3
 8012b58:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  for(i = 0; i < height; i++)
 8012b5c:	2300      	movs	r3, #0
 8012b5e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8012b62:	e11c      	b.n	8012d9e <DrawChar+0x296>
  {
    pchar = ((uint8_t *)pData + (width + 7)/8 * i);
 8012b64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012b68:	3307      	adds	r3, #7
 8012b6a:	08db      	lsrs	r3, r3, #3
 8012b6c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8012b70:	fb02 f303 	mul.w	r3, r2, r3
 8012b74:	687a      	ldr	r2, [r7, #4]
 8012b76:	4413      	add	r3, r2
 8012b78:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

    switch(((width + 7)/8))
 8012b7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012b80:	3307      	adds	r3, #7
 8012b82:	08db      	lsrs	r3, r3, #3
 8012b84:	2b01      	cmp	r3, #1
 8012b86:	d002      	beq.n	8012b8e <DrawChar+0x86>
 8012b88:	2b02      	cmp	r3, #2
 8012b8a:	d006      	beq.n	8012b9a <DrawChar+0x92>
 8012b8c:	e011      	b.n	8012bb2 <DrawChar+0xaa>
    {

    case 1:
      line =  pchar[0];
 8012b8e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012b92:	781b      	ldrb	r3, [r3, #0]
 8012b94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 8012b98:	e01d      	b.n	8012bd6 <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8012b9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012b9e:	781b      	ldrb	r3, [r3, #0]
 8012ba0:	021b      	lsls	r3, r3, #8
 8012ba2:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8012ba6:	3201      	adds	r2, #1
 8012ba8:	7812      	ldrb	r2, [r2, #0]
 8012baa:	4313      	orrs	r3, r2
 8012bac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 8012bb0:	e011      	b.n	8012bd6 <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 8012bb2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012bb6:	781b      	ldrb	r3, [r3, #0]
 8012bb8:	041a      	lsls	r2, r3, #16
 8012bba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012bbe:	3301      	adds	r3, #1
 8012bc0:	781b      	ldrb	r3, [r3, #0]
 8012bc2:	021b      	lsls	r3, r3, #8
 8012bc4:	4313      	orrs	r3, r2
 8012bc6:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8012bca:	3202      	adds	r2, #2
 8012bcc:	7812      	ldrb	r2, [r2, #0]
 8012bce:	4313      	orrs	r3, r2
 8012bd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 8012bd4:	bf00      	nop
    }

    if(DrawProp[DrawProp->LcdLayer].LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 8012bd6:	4b78      	ldr	r3, [pc, #480]	@ (8012db8 <DrawChar+0x2b0>)
 8012bd8:	68db      	ldr	r3, [r3, #12]
 8012bda:	4a77      	ldr	r2, [pc, #476]	@ (8012db8 <DrawChar+0x2b0>)
 8012bdc:	015b      	lsls	r3, r3, #5
 8012bde:	4413      	add	r3, r2
 8012be0:	331c      	adds	r3, #28
 8012be2:	681b      	ldr	r3, [r3, #0]
 8012be4:	2b02      	cmp	r3, #2
 8012be6:	f040 808c 	bne.w	8012d02 <DrawChar+0x1fa>
    {
      for (j = 0; j < width; j++)
 8012bea:	2300      	movs	r3, #0
 8012bec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8012bf0:	e074      	b.n	8012cdc <DrawChar+0x1d4>
      {
        if(line & (1 << (width- j + offset- 1)))
 8012bf2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8012bf6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012bfa:	1ad2      	subs	r2, r2, r3
 8012bfc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012c00:	4413      	add	r3, r2
 8012c02:	3b01      	subs	r3, #1
 8012c04:	2201      	movs	r2, #1
 8012c06:	fa02 f303 	lsl.w	r3, r2, r3
 8012c0a:	461a      	mov	r2, r3
 8012c0c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8012c10:	4013      	ands	r3, r2
 8012c12:	2b00      	cmp	r3, #0
 8012c14:	d02d      	beq.n	8012c72 <DrawChar+0x16a>
        {
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].TextColor);
 8012c16:	4b68      	ldr	r3, [pc, #416]	@ (8012db8 <DrawChar+0x2b0>)
 8012c18:	68db      	ldr	r3, [r3, #12]
 8012c1a:	4a67      	ldr	r2, [pc, #412]	@ (8012db8 <DrawChar+0x2b0>)
 8012c1c:	015b      	lsls	r3, r3, #5
 8012c1e:	4413      	add	r3, r2
 8012c20:	681b      	ldr	r3, [r3, #0]
 8012c22:	08db      	lsrs	r3, r3, #3
 8012c24:	b29b      	uxth	r3, r3
 8012c26:	f003 031f 	and.w	r3, r3, #31
 8012c2a:	b29a      	uxth	r2, r3
 8012c2c:	4b62      	ldr	r3, [pc, #392]	@ (8012db8 <DrawChar+0x2b0>)
 8012c2e:	68db      	ldr	r3, [r3, #12]
 8012c30:	4961      	ldr	r1, [pc, #388]	@ (8012db8 <DrawChar+0x2b0>)
 8012c32:	015b      	lsls	r3, r3, #5
 8012c34:	440b      	add	r3, r1
 8012c36:	681b      	ldr	r3, [r3, #0]
 8012c38:	0a9b      	lsrs	r3, r3, #10
 8012c3a:	b29b      	uxth	r3, r3
 8012c3c:	015b      	lsls	r3, r3, #5
 8012c3e:	b29b      	uxth	r3, r3
 8012c40:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8012c44:	b29b      	uxth	r3, r3
 8012c46:	4313      	orrs	r3, r2
 8012c48:	b29a      	uxth	r2, r3
 8012c4a:	4b5b      	ldr	r3, [pc, #364]	@ (8012db8 <DrawChar+0x2b0>)
 8012c4c:	68db      	ldr	r3, [r3, #12]
 8012c4e:	495a      	ldr	r1, [pc, #360]	@ (8012db8 <DrawChar+0x2b0>)
 8012c50:	015b      	lsls	r3, r3, #5
 8012c52:	440b      	add	r3, r1
 8012c54:	681b      	ldr	r3, [r3, #0]
 8012c56:	0cdb      	lsrs	r3, r3, #19
 8012c58:	b29b      	uxth	r3, r3
 8012c5a:	02db      	lsls	r3, r3, #11
 8012c5c:	b29b      	uxth	r3, r3
 8012c5e:	4313      	orrs	r3, r2
 8012c60:	b29a      	uxth	r2, r3
 8012c62:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012c66:	005b      	lsls	r3, r3, #1
 8012c68:	33c0      	adds	r3, #192	@ 0xc0
 8012c6a:	443b      	add	r3, r7
 8012c6c:	f823 2c4c 	strh.w	r2, [r3, #-76]
 8012c70:	e02f      	b.n	8012cd2 <DrawChar+0x1ca>
        }
        else
        {
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].BackColor);
 8012c72:	4b51      	ldr	r3, [pc, #324]	@ (8012db8 <DrawChar+0x2b0>)
 8012c74:	68db      	ldr	r3, [r3, #12]
 8012c76:	4a50      	ldr	r2, [pc, #320]	@ (8012db8 <DrawChar+0x2b0>)
 8012c78:	015b      	lsls	r3, r3, #5
 8012c7a:	4413      	add	r3, r2
 8012c7c:	3304      	adds	r3, #4
 8012c7e:	681b      	ldr	r3, [r3, #0]
 8012c80:	08db      	lsrs	r3, r3, #3
 8012c82:	b29b      	uxth	r3, r3
 8012c84:	f003 031f 	and.w	r3, r3, #31
 8012c88:	b29a      	uxth	r2, r3
 8012c8a:	4b4b      	ldr	r3, [pc, #300]	@ (8012db8 <DrawChar+0x2b0>)
 8012c8c:	68db      	ldr	r3, [r3, #12]
 8012c8e:	494a      	ldr	r1, [pc, #296]	@ (8012db8 <DrawChar+0x2b0>)
 8012c90:	015b      	lsls	r3, r3, #5
 8012c92:	440b      	add	r3, r1
 8012c94:	3304      	adds	r3, #4
 8012c96:	681b      	ldr	r3, [r3, #0]
 8012c98:	0a9b      	lsrs	r3, r3, #10
 8012c9a:	b29b      	uxth	r3, r3
 8012c9c:	015b      	lsls	r3, r3, #5
 8012c9e:	b29b      	uxth	r3, r3
 8012ca0:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8012ca4:	b29b      	uxth	r3, r3
 8012ca6:	4313      	orrs	r3, r2
 8012ca8:	b29a      	uxth	r2, r3
 8012caa:	4b43      	ldr	r3, [pc, #268]	@ (8012db8 <DrawChar+0x2b0>)
 8012cac:	68db      	ldr	r3, [r3, #12]
 8012cae:	4942      	ldr	r1, [pc, #264]	@ (8012db8 <DrawChar+0x2b0>)
 8012cb0:	015b      	lsls	r3, r3, #5
 8012cb2:	440b      	add	r3, r1
 8012cb4:	3304      	adds	r3, #4
 8012cb6:	681b      	ldr	r3, [r3, #0]
 8012cb8:	0cdb      	lsrs	r3, r3, #19
 8012cba:	b29b      	uxth	r3, r3
 8012cbc:	02db      	lsls	r3, r3, #11
 8012cbe:	b29b      	uxth	r3, r3
 8012cc0:	4313      	orrs	r3, r2
 8012cc2:	b29a      	uxth	r2, r3
 8012cc4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012cc8:	005b      	lsls	r3, r3, #1
 8012cca:	33c0      	adds	r3, #192	@ 0xc0
 8012ccc:	443b      	add	r3, r7
 8012cce:	f823 2c4c 	strh.w	r2, [r3, #-76]
      for (j = 0; j < width; j++)
 8012cd2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012cd6:	3301      	adds	r3, #1
 8012cd8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8012cdc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8012ce0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012ce4:	429a      	cmp	r2, r3
 8012ce6:	d384      	bcc.n	8012bf2 <DrawChar+0xea>
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&rgb565[0], width, 1);
 8012ce8:	68b9      	ldr	r1, [r7, #8]
 8012cea:	1c4b      	adds	r3, r1, #1
 8012cec:	60bb      	str	r3, [r7, #8]
 8012cee:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8012cf2:	2301      	movs	r3, #1
 8012cf4:	9300      	str	r3, [sp, #0]
 8012cf6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012cfa:	68f8      	ldr	r0, [r7, #12]
 8012cfc:	f7ff fe04 	bl	8012908 <UTIL_LCD_FillRGBRect>
 8012d00:	e048      	b.n	8012d94 <DrawChar+0x28c>
    }
    else
    {
      for (j = 0; j < width; j++)
 8012d02:	2300      	movs	r3, #0
 8012d04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8012d08:	e032      	b.n	8012d70 <DrawChar+0x268>
      {
        if(line & (1 << (width- j + offset- 1)))
 8012d0a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8012d0e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012d12:	1ad2      	subs	r2, r2, r3
 8012d14:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012d18:	4413      	add	r3, r2
 8012d1a:	3b01      	subs	r3, #1
 8012d1c:	2201      	movs	r2, #1
 8012d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8012d22:	461a      	mov	r2, r3
 8012d24:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8012d28:	4013      	ands	r3, r2
 8012d2a:	2b00      	cmp	r3, #0
 8012d2c:	d00d      	beq.n	8012d4a <DrawChar+0x242>
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].TextColor;
 8012d2e:	4b22      	ldr	r3, [pc, #136]	@ (8012db8 <DrawChar+0x2b0>)
 8012d30:	68db      	ldr	r3, [r3, #12]
 8012d32:	4a21      	ldr	r2, [pc, #132]	@ (8012db8 <DrawChar+0x2b0>)
 8012d34:	015b      	lsls	r3, r3, #5
 8012d36:	4413      	add	r3, r2
 8012d38:	681a      	ldr	r2, [r3, #0]
 8012d3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012d3e:	009b      	lsls	r3, r3, #2
 8012d40:	33c0      	adds	r3, #192	@ 0xc0
 8012d42:	443b      	add	r3, r7
 8012d44:	f843 2cac 	str.w	r2, [r3, #-172]
 8012d48:	e00d      	b.n	8012d66 <DrawChar+0x25e>
        }
        else
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].BackColor;
 8012d4a:	4b1b      	ldr	r3, [pc, #108]	@ (8012db8 <DrawChar+0x2b0>)
 8012d4c:	68db      	ldr	r3, [r3, #12]
 8012d4e:	4a1a      	ldr	r2, [pc, #104]	@ (8012db8 <DrawChar+0x2b0>)
 8012d50:	015b      	lsls	r3, r3, #5
 8012d52:	4413      	add	r3, r2
 8012d54:	3304      	adds	r3, #4
 8012d56:	681a      	ldr	r2, [r3, #0]
 8012d58:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012d5c:	009b      	lsls	r3, r3, #2
 8012d5e:	33c0      	adds	r3, #192	@ 0xc0
 8012d60:	443b      	add	r3, r7
 8012d62:	f843 2cac 	str.w	r2, [r3, #-172]
      for (j = 0; j < width; j++)
 8012d66:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012d6a:	3301      	adds	r3, #1
 8012d6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8012d70:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8012d74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012d78:	429a      	cmp	r2, r3
 8012d7a:	d3c6      	bcc.n	8012d0a <DrawChar+0x202>
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&argb8888[0], width, 1);
 8012d7c:	68b9      	ldr	r1, [r7, #8]
 8012d7e:	1c4b      	adds	r3, r1, #1
 8012d80:	60bb      	str	r3, [r7, #8]
 8012d82:	f107 0214 	add.w	r2, r7, #20
 8012d86:	2301      	movs	r3, #1
 8012d88:	9300      	str	r3, [sp, #0]
 8012d8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012d8e:	68f8      	ldr	r0, [r7, #12]
 8012d90:	f7ff fdba 	bl	8012908 <UTIL_LCD_FillRGBRect>
  for(i = 0; i < height; i++)
 8012d94:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8012d98:	3301      	adds	r3, #1
 8012d9a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8012d9e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8012da2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8012da6:	429a      	cmp	r2, r3
 8012da8:	f4ff aedc 	bcc.w	8012b64 <DrawChar+0x5c>
    }
  }
}
 8012dac:	bf00      	nop
 8012dae:	bf00      	nop
 8012db0:	37c0      	adds	r7, #192	@ 0xc0
 8012db2:	46bd      	mov	sp, r7
 8012db4:	bd80      	pop	{r7, pc}
 8012db6:	bf00      	nop
 8012db8:	20002408 	.word	0x20002408

08012dbc <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8012dbc:	b480      	push	{r7}
 8012dbe:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8012dc0:	4b05      	ldr	r3, [pc, #20]	@ (8012dd8 <UTIL_LPM_Init+0x1c>)
 8012dc2:	2200      	movs	r2, #0
 8012dc4:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8012dc6:	4b05      	ldr	r3, [pc, #20]	@ (8012ddc <UTIL_LPM_Init+0x20>)
 8012dc8:	2200      	movs	r2, #0
 8012dca:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8012dcc:	bf00      	nop
 8012dce:	46bd      	mov	sp, r7
 8012dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dd4:	4770      	bx	lr
 8012dd6:	bf00      	nop
 8012dd8:	20002474 	.word	0x20002474
 8012ddc:	20002478 	.word	0x20002478

08012de0 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8012de0:	b480      	push	{r7}
 8012de2:	b087      	sub	sp, #28
 8012de4:	af00      	add	r7, sp, #0
 8012de6:	6078      	str	r0, [r7, #4]
 8012de8:	460b      	mov	r3, r1
 8012dea:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012dec:	f3ef 8310 	mrs	r3, PRIMASK
 8012df0:	613b      	str	r3, [r7, #16]
  return(result);
 8012df2:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8012df4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8012df6:	b672      	cpsid	i
}
 8012df8:	bf00      	nop
  
  switch(state)
 8012dfa:	78fb      	ldrb	r3, [r7, #3]
 8012dfc:	2b00      	cmp	r3, #0
 8012dfe:	d008      	beq.n	8012e12 <UTIL_LPM_SetOffMode+0x32>
 8012e00:	2b01      	cmp	r3, #1
 8012e02:	d10e      	bne.n	8012e22 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8012e04:	4b0d      	ldr	r3, [pc, #52]	@ (8012e3c <UTIL_LPM_SetOffMode+0x5c>)
 8012e06:	681a      	ldr	r2, [r3, #0]
 8012e08:	687b      	ldr	r3, [r7, #4]
 8012e0a:	4313      	orrs	r3, r2
 8012e0c:	4a0b      	ldr	r2, [pc, #44]	@ (8012e3c <UTIL_LPM_SetOffMode+0x5c>)
 8012e0e:	6013      	str	r3, [r2, #0]
      break;
 8012e10:	e008      	b.n	8012e24 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 8012e12:	687b      	ldr	r3, [r7, #4]
 8012e14:	43da      	mvns	r2, r3
 8012e16:	4b09      	ldr	r3, [pc, #36]	@ (8012e3c <UTIL_LPM_SetOffMode+0x5c>)
 8012e18:	681b      	ldr	r3, [r3, #0]
 8012e1a:	4013      	ands	r3, r2
 8012e1c:	4a07      	ldr	r2, [pc, #28]	@ (8012e3c <UTIL_LPM_SetOffMode+0x5c>)
 8012e1e:	6013      	str	r3, [r2, #0]
      break;
 8012e20:	e000      	b.n	8012e24 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 8012e22:	bf00      	nop
 8012e24:	697b      	ldr	r3, [r7, #20]
 8012e26:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012e28:	68fb      	ldr	r3, [r7, #12]
 8012e2a:	f383 8810 	msr	PRIMASK, r3
}
 8012e2e:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8012e30:	bf00      	nop
 8012e32:	371c      	adds	r7, #28
 8012e34:	46bd      	mov	sp, r7
 8012e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e3a:	4770      	bx	lr
 8012e3c:	20002478 	.word	0x20002478

08012e40 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8012e40:	b580      	push	{r7, lr}
 8012e42:	b090      	sub	sp, #64	@ 0x40
 8012e44:	af00      	add	r7, sp, #0
 8012e46:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 8012e48:	4b73      	ldr	r3, [pc, #460]	@ (8013018 <UTIL_SEQ_Run+0x1d8>)
 8012e4a:	681b      	ldr	r3, [r3, #0]
 8012e4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 8012e4e:	4b72      	ldr	r3, [pc, #456]	@ (8013018 <UTIL_SEQ_Run+0x1d8>)
 8012e50:	681a      	ldr	r2, [r3, #0]
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	4013      	ands	r3, r2
 8012e56:	4a70      	ldr	r2, [pc, #448]	@ (8013018 <UTIL_SEQ_Run+0x1d8>)
 8012e58:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 8012e5a:	4b70      	ldr	r3, [pc, #448]	@ (801301c <UTIL_SEQ_Run+0x1dc>)
 8012e5c:	681b      	ldr	r3, [r3, #0]
 8012e5e:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 8012e60:	4b6f      	ldr	r3, [pc, #444]	@ (8013020 <UTIL_SEQ_Run+0x1e0>)
 8012e62:	681b      	ldr	r3, [r3, #0]
 8012e64:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 8012e66:	4b6f      	ldr	r3, [pc, #444]	@ (8013024 <UTIL_SEQ_Run+0x1e4>)
 8012e68:	681b      	ldr	r3, [r3, #0]
 8012e6a:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 8012e6c:	4b6e      	ldr	r3, [pc, #440]	@ (8013028 <UTIL_SEQ_Run+0x1e8>)
 8012e6e:	681b      	ldr	r3, [r3, #0]
 8012e70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8012e72:	e08d      	b.n	8012f90 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 8012e74:	2300      	movs	r3, #0
 8012e76:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8012e78:	e002      	b.n	8012e80 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 8012e7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012e7c:	3301      	adds	r3, #1
 8012e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8012e80:	4a6a      	ldr	r2, [pc, #424]	@ (801302c <UTIL_SEQ_Run+0x1ec>)
 8012e82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012e84:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8012e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e8a:	401a      	ands	r2, r3
 8012e8c:	4b62      	ldr	r3, [pc, #392]	@ (8013018 <UTIL_SEQ_Run+0x1d8>)
 8012e8e:	681b      	ldr	r3, [r3, #0]
 8012e90:	4013      	ands	r3, r2
 8012e92:	2b00      	cmp	r3, #0
 8012e94:	d0f1      	beq.n	8012e7a <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 8012e96:	4a65      	ldr	r2, [pc, #404]	@ (801302c <UTIL_SEQ_Run+0x1ec>)
 8012e98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012e9a:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8012e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ea0:	401a      	ands	r2, r3
 8012ea2:	4b5d      	ldr	r3, [pc, #372]	@ (8013018 <UTIL_SEQ_Run+0x1d8>)
 8012ea4:	681b      	ldr	r3, [r3, #0]
 8012ea6:	4013      	ands	r3, r2
 8012ea8:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8012eaa:	4a60      	ldr	r2, [pc, #384]	@ (801302c <UTIL_SEQ_Run+0x1ec>)
 8012eac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012eae:	00db      	lsls	r3, r3, #3
 8012eb0:	4413      	add	r3, r2
 8012eb2:	685a      	ldr	r2, [r3, #4]
 8012eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012eb6:	4013      	ands	r3, r2
 8012eb8:	2b00      	cmp	r3, #0
 8012eba:	d106      	bne.n	8012eca <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8012ebc:	4a5b      	ldr	r2, [pc, #364]	@ (801302c <UTIL_SEQ_Run+0x1ec>)
 8012ebe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012ec0:	00db      	lsls	r3, r3, #3
 8012ec2:	4413      	add	r3, r2
 8012ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8012ec8:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8012eca:	4a58      	ldr	r2, [pc, #352]	@ (801302c <UTIL_SEQ_Run+0x1ec>)
 8012ecc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012ece:	00db      	lsls	r3, r3, #3
 8012ed0:	4413      	add	r3, r2
 8012ed2:	685a      	ldr	r2, [r3, #4]
 8012ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ed6:	4013      	ands	r3, r2
 8012ed8:	4618      	mov	r0, r3
 8012eda:	f000 f9b3 	bl	8013244 <SEQ_BitPosition>
 8012ede:	4603      	mov	r3, r0
 8012ee0:	461a      	mov	r2, r3
 8012ee2:	4b53      	ldr	r3, [pc, #332]	@ (8013030 <UTIL_SEQ_Run+0x1f0>)
 8012ee4:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8012ee6:	4a51      	ldr	r2, [pc, #324]	@ (801302c <UTIL_SEQ_Run+0x1ec>)
 8012ee8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012eea:	00db      	lsls	r3, r3, #3
 8012eec:	4413      	add	r3, r2
 8012eee:	685a      	ldr	r2, [r3, #4]
 8012ef0:	4b4f      	ldr	r3, [pc, #316]	@ (8013030 <UTIL_SEQ_Run+0x1f0>)
 8012ef2:	681b      	ldr	r3, [r3, #0]
 8012ef4:	2101      	movs	r1, #1
 8012ef6:	fa01 f303 	lsl.w	r3, r1, r3
 8012efa:	43db      	mvns	r3, r3
 8012efc:	401a      	ands	r2, r3
 8012efe:	494b      	ldr	r1, [pc, #300]	@ (801302c <UTIL_SEQ_Run+0x1ec>)
 8012f00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012f02:	00db      	lsls	r3, r3, #3
 8012f04:	440b      	add	r3, r1
 8012f06:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012f08:	f3ef 8310 	mrs	r3, PRIMASK
 8012f0c:	61bb      	str	r3, [r7, #24]
  return(result);
 8012f0e:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8012f10:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8012f12:	b672      	cpsid	i
}
 8012f14:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 8012f16:	4b46      	ldr	r3, [pc, #280]	@ (8013030 <UTIL_SEQ_Run+0x1f0>)
 8012f18:	681b      	ldr	r3, [r3, #0]
 8012f1a:	2201      	movs	r2, #1
 8012f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8012f20:	43da      	mvns	r2, r3
 8012f22:	4b3e      	ldr	r3, [pc, #248]	@ (801301c <UTIL_SEQ_Run+0x1dc>)
 8012f24:	681b      	ldr	r3, [r3, #0]
 8012f26:	4013      	ands	r3, r2
 8012f28:	4a3c      	ldr	r2, [pc, #240]	@ (801301c <UTIL_SEQ_Run+0x1dc>)
 8012f2a:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8012f2c:	2301      	movs	r3, #1
 8012f2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012f30:	e013      	b.n	8012f5a <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 8012f32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012f34:	3b01      	subs	r3, #1
 8012f36:	4a3d      	ldr	r2, [pc, #244]	@ (801302c <UTIL_SEQ_Run+0x1ec>)
 8012f38:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8012f3c:	4b3c      	ldr	r3, [pc, #240]	@ (8013030 <UTIL_SEQ_Run+0x1f0>)
 8012f3e:	681b      	ldr	r3, [r3, #0]
 8012f40:	2201      	movs	r2, #1
 8012f42:	fa02 f303 	lsl.w	r3, r2, r3
 8012f46:	43da      	mvns	r2, r3
 8012f48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012f4a:	3b01      	subs	r3, #1
 8012f4c:	400a      	ands	r2, r1
 8012f4e:	4937      	ldr	r1, [pc, #220]	@ (801302c <UTIL_SEQ_Run+0x1ec>)
 8012f50:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8012f54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012f56:	3b01      	subs	r3, #1
 8012f58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012f5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012f5c:	2b00      	cmp	r3, #0
 8012f5e:	d1e8      	bne.n	8012f32 <UTIL_SEQ_Run+0xf2>
 8012f60:	6a3b      	ldr	r3, [r7, #32]
 8012f62:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012f64:	697b      	ldr	r3, [r7, #20]
 8012f66:	f383 8810 	msr	PRIMASK, r3
}
 8012f6a:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 8012f6c:	4b30      	ldr	r3, [pc, #192]	@ (8013030 <UTIL_SEQ_Run+0x1f0>)
 8012f6e:	681b      	ldr	r3, [r3, #0]
 8012f70:	4a30      	ldr	r2, [pc, #192]	@ (8013034 <UTIL_SEQ_Run+0x1f4>)
 8012f72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012f76:	4798      	blx	r3

    local_taskset = TaskSet;
 8012f78:	4b28      	ldr	r3, [pc, #160]	@ (801301c <UTIL_SEQ_Run+0x1dc>)
 8012f7a:	681b      	ldr	r3, [r3, #0]
 8012f7c:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 8012f7e:	4b28      	ldr	r3, [pc, #160]	@ (8013020 <UTIL_SEQ_Run+0x1e0>)
 8012f80:	681b      	ldr	r3, [r3, #0]
 8012f82:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 8012f84:	4b27      	ldr	r3, [pc, #156]	@ (8013024 <UTIL_SEQ_Run+0x1e4>)
 8012f86:	681b      	ldr	r3, [r3, #0]
 8012f88:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 8012f8a:	4b27      	ldr	r3, [pc, #156]	@ (8013028 <UTIL_SEQ_Run+0x1e8>)
 8012f8c:	681b      	ldr	r3, [r3, #0]
 8012f8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8012f90:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f94:	401a      	ands	r2, r3
 8012f96:	4b20      	ldr	r3, [pc, #128]	@ (8013018 <UTIL_SEQ_Run+0x1d8>)
 8012f98:	681b      	ldr	r3, [r3, #0]
 8012f9a:	4013      	ands	r3, r2
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	d005      	beq.n	8012fac <UTIL_SEQ_Run+0x16c>
 8012fa0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012fa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012fa4:	4013      	ands	r3, r2
 8012fa6:	2b00      	cmp	r3, #0
 8012fa8:	f43f af64 	beq.w	8012e74 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8012fac:	4b20      	ldr	r3, [pc, #128]	@ (8013030 <UTIL_SEQ_Run+0x1f0>)
 8012fae:	f04f 32ff 	mov.w	r2, #4294967295
 8012fb2:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 8012fb4:	f000 f938 	bl	8013228 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012fb8:	f3ef 8310 	mrs	r3, PRIMASK
 8012fbc:	613b      	str	r3, [r7, #16]
  return(result);
 8012fbe:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 8012fc0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8012fc2:	b672      	cpsid	i
}
 8012fc4:	bf00      	nop
  local_taskset = TaskSet;
 8012fc6:	4b15      	ldr	r3, [pc, #84]	@ (801301c <UTIL_SEQ_Run+0x1dc>)
 8012fc8:	681b      	ldr	r3, [r3, #0]
 8012fca:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 8012fcc:	4b14      	ldr	r3, [pc, #80]	@ (8013020 <UTIL_SEQ_Run+0x1e0>)
 8012fce:	681b      	ldr	r3, [r3, #0]
 8012fd0:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 8012fd2:	4b14      	ldr	r3, [pc, #80]	@ (8013024 <UTIL_SEQ_Run+0x1e4>)
 8012fd4:	681b      	ldr	r3, [r3, #0]
 8012fd6:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 8012fd8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012fdc:	401a      	ands	r2, r3
 8012fde:	4b0e      	ldr	r3, [pc, #56]	@ (8013018 <UTIL_SEQ_Run+0x1d8>)
 8012fe0:	681b      	ldr	r3, [r3, #0]
 8012fe2:	4013      	ands	r3, r2
 8012fe4:	2b00      	cmp	r3, #0
 8012fe6:	d107      	bne.n	8012ff8 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 8012fe8:	4b0f      	ldr	r3, [pc, #60]	@ (8013028 <UTIL_SEQ_Run+0x1e8>)
 8012fea:	681a      	ldr	r2, [r3, #0]
 8012fec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012fee:	4013      	ands	r3, r2
 8012ff0:	2b00      	cmp	r3, #0
 8012ff2:	d101      	bne.n	8012ff8 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 8012ff4:	f7ee fc4b 	bl	800188e <UTIL_SEQ_Idle>
 8012ff8:	69fb      	ldr	r3, [r7, #28]
 8012ffa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012ffc:	68fb      	ldr	r3, [r7, #12]
 8012ffe:	f383 8810 	msr	PRIMASK, r3
}
 8013002:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 8013004:	f000 f917 	bl	8013236 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 8013008:	4a03      	ldr	r2, [pc, #12]	@ (8013018 <UTIL_SEQ_Run+0x1d8>)
 801300a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801300c:	6013      	str	r3, [r2, #0]

  return;
 801300e:	bf00      	nop
}
 8013010:	3740      	adds	r7, #64	@ 0x40
 8013012:	46bd      	mov	sp, r7
 8013014:	bd80      	pop	{r7, pc}
 8013016:	bf00      	nop
 8013018:	20000220 	.word	0x20000220
 801301c:	2000247c 	.word	0x2000247c
 8013020:	20002480 	.word	0x20002480
 8013024:	2000021c 	.word	0x2000021c
 8013028:	20002484 	.word	0x20002484
 801302c:	2000250c 	.word	0x2000250c
 8013030:	20002488 	.word	0x20002488
 8013034:	2000248c 	.word	0x2000248c

08013038 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8013038:	b580      	push	{r7, lr}
 801303a:	b088      	sub	sp, #32
 801303c:	af00      	add	r7, sp, #0
 801303e:	60f8      	str	r0, [r7, #12]
 8013040:	60b9      	str	r1, [r7, #8]
 8013042:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013044:	f3ef 8310 	mrs	r3, PRIMASK
 8013048:	617b      	str	r3, [r7, #20]
  return(result);
 801304a:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801304c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801304e:	b672      	cpsid	i
}
 8013050:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8013052:	68f8      	ldr	r0, [r7, #12]
 8013054:	f000 f8f6 	bl	8013244 <SEQ_BitPosition>
 8013058:	4603      	mov	r3, r0
 801305a:	4619      	mov	r1, r3
 801305c:	4a06      	ldr	r2, [pc, #24]	@ (8013078 <UTIL_SEQ_RegTask+0x40>)
 801305e:	687b      	ldr	r3, [r7, #4]
 8013060:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8013064:	69fb      	ldr	r3, [r7, #28]
 8013066:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013068:	69bb      	ldr	r3, [r7, #24]
 801306a:	f383 8810 	msr	PRIMASK, r3
}
 801306e:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 8013070:	bf00      	nop
}
 8013072:	3720      	adds	r7, #32
 8013074:	46bd      	mov	sp, r7
 8013076:	bd80      	pop	{r7, pc}
 8013078:	2000248c 	.word	0x2000248c

0801307c <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801307c:	b480      	push	{r7}
 801307e:	b087      	sub	sp, #28
 8013080:	af00      	add	r7, sp, #0
 8013082:	6078      	str	r0, [r7, #4]
 8013084:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013086:	f3ef 8310 	mrs	r3, PRIMASK
 801308a:	60fb      	str	r3, [r7, #12]
  return(result);
 801308c:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801308e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8013090:	b672      	cpsid	i
}
 8013092:	bf00      	nop

  TaskSet |= TaskId_bm;
 8013094:	4b0d      	ldr	r3, [pc, #52]	@ (80130cc <UTIL_SEQ_SetTask+0x50>)
 8013096:	681a      	ldr	r2, [r3, #0]
 8013098:	687b      	ldr	r3, [r7, #4]
 801309a:	4313      	orrs	r3, r2
 801309c:	4a0b      	ldr	r2, [pc, #44]	@ (80130cc <UTIL_SEQ_SetTask+0x50>)
 801309e:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 80130a0:	4a0b      	ldr	r2, [pc, #44]	@ (80130d0 <UTIL_SEQ_SetTask+0x54>)
 80130a2:	683b      	ldr	r3, [r7, #0]
 80130a4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80130a8:	687b      	ldr	r3, [r7, #4]
 80130aa:	431a      	orrs	r2, r3
 80130ac:	4908      	ldr	r1, [pc, #32]	@ (80130d0 <UTIL_SEQ_SetTask+0x54>)
 80130ae:	683b      	ldr	r3, [r7, #0]
 80130b0:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 80130b4:	697b      	ldr	r3, [r7, #20]
 80130b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80130b8:	693b      	ldr	r3, [r7, #16]
 80130ba:	f383 8810 	msr	PRIMASK, r3
}
 80130be:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 80130c0:	bf00      	nop
}
 80130c2:	371c      	adds	r7, #28
 80130c4:	46bd      	mov	sp, r7
 80130c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130ca:	4770      	bx	lr
 80130cc:	2000247c 	.word	0x2000247c
 80130d0:	2000250c 	.word	0x2000250c

080130d4 <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 80130d4:	b480      	push	{r7}
 80130d6:	b087      	sub	sp, #28
 80130d8:	af00      	add	r7, sp, #0
 80130da:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80130dc:	f3ef 8310 	mrs	r3, PRIMASK
 80130e0:	60fb      	str	r3, [r7, #12]
  return(result);
 80130e2:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80130e4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80130e6:	b672      	cpsid	i
}
 80130e8:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 80130ea:	687b      	ldr	r3, [r7, #4]
 80130ec:	43da      	mvns	r2, r3
 80130ee:	4b08      	ldr	r3, [pc, #32]	@ (8013110 <UTIL_SEQ_PauseTask+0x3c>)
 80130f0:	681b      	ldr	r3, [r3, #0]
 80130f2:	4013      	ands	r3, r2
 80130f4:	4a06      	ldr	r2, [pc, #24]	@ (8013110 <UTIL_SEQ_PauseTask+0x3c>)
 80130f6:	6013      	str	r3, [r2, #0]
 80130f8:	697b      	ldr	r3, [r7, #20]
 80130fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80130fc:	693b      	ldr	r3, [r7, #16]
 80130fe:	f383 8810 	msr	PRIMASK, r3
}
 8013102:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8013104:	bf00      	nop
}
 8013106:	371c      	adds	r7, #28
 8013108:	46bd      	mov	sp, r7
 801310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801310e:	4770      	bx	lr
 8013110:	2000021c 	.word	0x2000021c

08013114 <UTIL_SEQ_ResumeTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8013114:	b480      	push	{r7}
 8013116:	b087      	sub	sp, #28
 8013118:	af00      	add	r7, sp, #0
 801311a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801311c:	f3ef 8310 	mrs	r3, PRIMASK
 8013120:	60fb      	str	r3, [r7, #12]
  return(result);
 8013122:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8013124:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8013126:	b672      	cpsid	i
}
 8013128:	bf00      	nop

  TaskMask |= TaskId_bm;
 801312a:	4b09      	ldr	r3, [pc, #36]	@ (8013150 <UTIL_SEQ_ResumeTask+0x3c>)
 801312c:	681a      	ldr	r2, [r3, #0]
 801312e:	687b      	ldr	r3, [r7, #4]
 8013130:	4313      	orrs	r3, r2
 8013132:	4a07      	ldr	r2, [pc, #28]	@ (8013150 <UTIL_SEQ_ResumeTask+0x3c>)
 8013134:	6013      	str	r3, [r2, #0]
 8013136:	697b      	ldr	r3, [r7, #20]
 8013138:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801313a:	693b      	ldr	r3, [r7, #16]
 801313c:	f383 8810 	msr	PRIMASK, r3
}
 8013140:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8013142:	bf00      	nop
}
 8013144:	371c      	adds	r7, #28
 8013146:	46bd      	mov	sp, r7
 8013148:	f85d 7b04 	ldr.w	r7, [sp], #4
 801314c:	4770      	bx	lr
 801314e:	bf00      	nop
 8013150:	2000021c 	.word	0x2000021c

08013154 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 8013154:	b480      	push	{r7}
 8013156:	b087      	sub	sp, #28
 8013158:	af00      	add	r7, sp, #0
 801315a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801315c:	f3ef 8310 	mrs	r3, PRIMASK
 8013160:	60fb      	str	r3, [r7, #12]
  return(result);
 8013162:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8013164:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8013166:	b672      	cpsid	i
}
 8013168:	bf00      	nop

  EvtSet |= EvtId_bm;
 801316a:	4b09      	ldr	r3, [pc, #36]	@ (8013190 <UTIL_SEQ_SetEvt+0x3c>)
 801316c:	681a      	ldr	r2, [r3, #0]
 801316e:	687b      	ldr	r3, [r7, #4]
 8013170:	4313      	orrs	r3, r2
 8013172:	4a07      	ldr	r2, [pc, #28]	@ (8013190 <UTIL_SEQ_SetEvt+0x3c>)
 8013174:	6013      	str	r3, [r2, #0]
 8013176:	697b      	ldr	r3, [r7, #20]
 8013178:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801317a:	693b      	ldr	r3, [r7, #16]
 801317c:	f383 8810 	msr	PRIMASK, r3
}
 8013180:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8013182:	bf00      	nop
}
 8013184:	371c      	adds	r7, #28
 8013186:	46bd      	mov	sp, r7
 8013188:	f85d 7b04 	ldr.w	r7, [sp], #4
 801318c:	4770      	bx	lr
 801318e:	bf00      	nop
 8013190:	20002480 	.word	0x20002480

08013194 <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 8013194:	b580      	push	{r7, lr}
 8013196:	b088      	sub	sp, #32
 8013198:	af00      	add	r7, sp, #0
 801319a:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 801319c:	4b1f      	ldr	r3, [pc, #124]	@ (801321c <UTIL_SEQ_WaitEvt+0x88>)
 801319e:	681b      	ldr	r3, [r3, #0]
 80131a0:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 80131a2:	4b1e      	ldr	r3, [pc, #120]	@ (801321c <UTIL_SEQ_WaitEvt+0x88>)
 80131a4:	681b      	ldr	r3, [r3, #0]
 80131a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80131aa:	d102      	bne.n	80131b2 <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 80131ac:	2300      	movs	r3, #0
 80131ae:	61fb      	str	r3, [r7, #28]
 80131b0:	e005      	b.n	80131be <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 80131b2:	4b1a      	ldr	r3, [pc, #104]	@ (801321c <UTIL_SEQ_WaitEvt+0x88>)
 80131b4:	681b      	ldr	r3, [r3, #0]
 80131b6:	2201      	movs	r2, #1
 80131b8:	fa02 f303 	lsl.w	r3, r2, r3
 80131bc:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 80131be:	4b18      	ldr	r3, [pc, #96]	@ (8013220 <UTIL_SEQ_WaitEvt+0x8c>)
 80131c0:	681b      	ldr	r3, [r3, #0]
 80131c2:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 80131c4:	4a16      	ldr	r2, [pc, #88]	@ (8013220 <UTIL_SEQ_WaitEvt+0x8c>)
 80131c6:	687b      	ldr	r3, [r7, #4]
 80131c8:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 80131ca:	e003      	b.n	80131d4 <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 80131cc:	6879      	ldr	r1, [r7, #4]
 80131ce:	69f8      	ldr	r0, [r7, #28]
 80131d0:	f7ee fb64 	bl	800189c <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 80131d4:	4b13      	ldr	r3, [pc, #76]	@ (8013224 <UTIL_SEQ_WaitEvt+0x90>)
 80131d6:	681a      	ldr	r2, [r3, #0]
 80131d8:	687b      	ldr	r3, [r7, #4]
 80131da:	4013      	ands	r3, r2
 80131dc:	2b00      	cmp	r3, #0
 80131de:	d0f5      	beq.n	80131cc <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 80131e0:	4a0e      	ldr	r2, [pc, #56]	@ (801321c <UTIL_SEQ_WaitEvt+0x88>)
 80131e2:	69bb      	ldr	r3, [r7, #24]
 80131e4:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80131e6:	f3ef 8310 	mrs	r3, PRIMASK
 80131ea:	60bb      	str	r3, [r7, #8]
  return(result);
 80131ec:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80131ee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80131f0:	b672      	cpsid	i
}
 80131f2:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 80131f4:	687b      	ldr	r3, [r7, #4]
 80131f6:	43da      	mvns	r2, r3
 80131f8:	4b0a      	ldr	r3, [pc, #40]	@ (8013224 <UTIL_SEQ_WaitEvt+0x90>)
 80131fa:	681b      	ldr	r3, [r3, #0]
 80131fc:	4013      	ands	r3, r2
 80131fe:	4a09      	ldr	r2, [pc, #36]	@ (8013224 <UTIL_SEQ_WaitEvt+0x90>)
 8013200:	6013      	str	r3, [r2, #0]
 8013202:	693b      	ldr	r3, [r7, #16]
 8013204:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013206:	68fb      	ldr	r3, [r7, #12]
 8013208:	f383 8810 	msr	PRIMASK, r3
}
 801320c:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 801320e:	4a04      	ldr	r2, [pc, #16]	@ (8013220 <UTIL_SEQ_WaitEvt+0x8c>)
 8013210:	697b      	ldr	r3, [r7, #20]
 8013212:	6013      	str	r3, [r2, #0]
  return;
 8013214:	bf00      	nop
}
 8013216:	3720      	adds	r7, #32
 8013218:	46bd      	mov	sp, r7
 801321a:	bd80      	pop	{r7, pc}
 801321c:	20002488 	.word	0x20002488
 8013220:	20002484 	.word	0x20002484
 8013224:	20002480 	.word	0x20002480

08013228 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8013228:	b480      	push	{r7}
 801322a:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801322c:	bf00      	nop
}
 801322e:	46bd      	mov	sp, r7
 8013230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013234:	4770      	bx	lr

08013236 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 8013236:	b480      	push	{r7}
 8013238:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801323a:	bf00      	nop
}
 801323c:	46bd      	mov	sp, r7
 801323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013242:	4770      	bx	lr

08013244 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 8013244:	b480      	push	{r7}
 8013246:	b085      	sub	sp, #20
 8013248:	af00      	add	r7, sp, #0
 801324a:	6078      	str	r0, [r7, #4]
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 8013250:	68fb      	ldr	r3, [r7, #12]
 8013252:	2b00      	cmp	r3, #0
 8013254:	d101      	bne.n	801325a <SEQ_BitPosition+0x16>
    return 32U;
 8013256:	2320      	movs	r3, #32
 8013258:	e003      	b.n	8013262 <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 801325a:	68fb      	ldr	r3, [r7, #12]
 801325c:	fab3 f383 	clz	r3, r3
 8013260:	b2db      	uxtb	r3, r3
  return (uint8_t)(31 -__CLZ( Value ));
 8013262:	f1c3 031f 	rsb	r3, r3, #31
 8013266:	b2db      	uxtb	r3, r3
}
 8013268:	4618      	mov	r0, r3
 801326a:	3714      	adds	r7, #20
 801326c:	46bd      	mov	sp, r7
 801326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013272:	4770      	bx	lr

08013274 <malloc>:
 8013274:	4b02      	ldr	r3, [pc, #8]	@ (8013280 <malloc+0xc>)
 8013276:	4601      	mov	r1, r0
 8013278:	6818      	ldr	r0, [r3, #0]
 801327a:	f000 b82d 	b.w	80132d8 <_malloc_r>
 801327e:	bf00      	nop
 8013280:	20000230 	.word	0x20000230

08013284 <free>:
 8013284:	4b02      	ldr	r3, [pc, #8]	@ (8013290 <free+0xc>)
 8013286:	4601      	mov	r1, r0
 8013288:	6818      	ldr	r0, [r3, #0]
 801328a:	f001 be35 	b.w	8014ef8 <_free_r>
 801328e:	bf00      	nop
 8013290:	20000230 	.word	0x20000230

08013294 <sbrk_aligned>:
 8013294:	b570      	push	{r4, r5, r6, lr}
 8013296:	4e0f      	ldr	r6, [pc, #60]	@ (80132d4 <sbrk_aligned+0x40>)
 8013298:	460c      	mov	r4, r1
 801329a:	6831      	ldr	r1, [r6, #0]
 801329c:	4605      	mov	r5, r0
 801329e:	b911      	cbnz	r1, 80132a6 <sbrk_aligned+0x12>
 80132a0:	f000 ff7e 	bl	80141a0 <_sbrk_r>
 80132a4:	6030      	str	r0, [r6, #0]
 80132a6:	4621      	mov	r1, r4
 80132a8:	4628      	mov	r0, r5
 80132aa:	f000 ff79 	bl	80141a0 <_sbrk_r>
 80132ae:	1c43      	adds	r3, r0, #1
 80132b0:	d103      	bne.n	80132ba <sbrk_aligned+0x26>
 80132b2:	f04f 34ff 	mov.w	r4, #4294967295
 80132b6:	4620      	mov	r0, r4
 80132b8:	bd70      	pop	{r4, r5, r6, pc}
 80132ba:	1cc4      	adds	r4, r0, #3
 80132bc:	f024 0403 	bic.w	r4, r4, #3
 80132c0:	42a0      	cmp	r0, r4
 80132c2:	d0f8      	beq.n	80132b6 <sbrk_aligned+0x22>
 80132c4:	1a21      	subs	r1, r4, r0
 80132c6:	4628      	mov	r0, r5
 80132c8:	f000 ff6a 	bl	80141a0 <_sbrk_r>
 80132cc:	3001      	adds	r0, #1
 80132ce:	d1f2      	bne.n	80132b6 <sbrk_aligned+0x22>
 80132d0:	e7ef      	b.n	80132b2 <sbrk_aligned+0x1e>
 80132d2:	bf00      	nop
 80132d4:	20002514 	.word	0x20002514

080132d8 <_malloc_r>:
 80132d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80132dc:	1ccd      	adds	r5, r1, #3
 80132de:	f025 0503 	bic.w	r5, r5, #3
 80132e2:	3508      	adds	r5, #8
 80132e4:	2d0c      	cmp	r5, #12
 80132e6:	bf38      	it	cc
 80132e8:	250c      	movcc	r5, #12
 80132ea:	2d00      	cmp	r5, #0
 80132ec:	4606      	mov	r6, r0
 80132ee:	db01      	blt.n	80132f4 <_malloc_r+0x1c>
 80132f0:	42a9      	cmp	r1, r5
 80132f2:	d904      	bls.n	80132fe <_malloc_r+0x26>
 80132f4:	230c      	movs	r3, #12
 80132f6:	6033      	str	r3, [r6, #0]
 80132f8:	2000      	movs	r0, #0
 80132fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80132fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80133d4 <_malloc_r+0xfc>
 8013302:	f000 f869 	bl	80133d8 <__malloc_lock>
 8013306:	f8d8 3000 	ldr.w	r3, [r8]
 801330a:	461c      	mov	r4, r3
 801330c:	bb44      	cbnz	r4, 8013360 <_malloc_r+0x88>
 801330e:	4629      	mov	r1, r5
 8013310:	4630      	mov	r0, r6
 8013312:	f7ff ffbf 	bl	8013294 <sbrk_aligned>
 8013316:	1c43      	adds	r3, r0, #1
 8013318:	4604      	mov	r4, r0
 801331a:	d158      	bne.n	80133ce <_malloc_r+0xf6>
 801331c:	f8d8 4000 	ldr.w	r4, [r8]
 8013320:	4627      	mov	r7, r4
 8013322:	2f00      	cmp	r7, #0
 8013324:	d143      	bne.n	80133ae <_malloc_r+0xd6>
 8013326:	2c00      	cmp	r4, #0
 8013328:	d04b      	beq.n	80133c2 <_malloc_r+0xea>
 801332a:	6823      	ldr	r3, [r4, #0]
 801332c:	4639      	mov	r1, r7
 801332e:	4630      	mov	r0, r6
 8013330:	eb04 0903 	add.w	r9, r4, r3
 8013334:	f000 ff34 	bl	80141a0 <_sbrk_r>
 8013338:	4581      	cmp	r9, r0
 801333a:	d142      	bne.n	80133c2 <_malloc_r+0xea>
 801333c:	6821      	ldr	r1, [r4, #0]
 801333e:	1a6d      	subs	r5, r5, r1
 8013340:	4629      	mov	r1, r5
 8013342:	4630      	mov	r0, r6
 8013344:	f7ff ffa6 	bl	8013294 <sbrk_aligned>
 8013348:	3001      	adds	r0, #1
 801334a:	d03a      	beq.n	80133c2 <_malloc_r+0xea>
 801334c:	6823      	ldr	r3, [r4, #0]
 801334e:	442b      	add	r3, r5
 8013350:	6023      	str	r3, [r4, #0]
 8013352:	f8d8 3000 	ldr.w	r3, [r8]
 8013356:	685a      	ldr	r2, [r3, #4]
 8013358:	bb62      	cbnz	r2, 80133b4 <_malloc_r+0xdc>
 801335a:	f8c8 7000 	str.w	r7, [r8]
 801335e:	e00f      	b.n	8013380 <_malloc_r+0xa8>
 8013360:	6822      	ldr	r2, [r4, #0]
 8013362:	1b52      	subs	r2, r2, r5
 8013364:	d420      	bmi.n	80133a8 <_malloc_r+0xd0>
 8013366:	2a0b      	cmp	r2, #11
 8013368:	d917      	bls.n	801339a <_malloc_r+0xc2>
 801336a:	1961      	adds	r1, r4, r5
 801336c:	42a3      	cmp	r3, r4
 801336e:	6025      	str	r5, [r4, #0]
 8013370:	bf18      	it	ne
 8013372:	6059      	strne	r1, [r3, #4]
 8013374:	6863      	ldr	r3, [r4, #4]
 8013376:	bf08      	it	eq
 8013378:	f8c8 1000 	streq.w	r1, [r8]
 801337c:	5162      	str	r2, [r4, r5]
 801337e:	604b      	str	r3, [r1, #4]
 8013380:	4630      	mov	r0, r6
 8013382:	f000 f82f 	bl	80133e4 <__malloc_unlock>
 8013386:	f104 000b 	add.w	r0, r4, #11
 801338a:	1d23      	adds	r3, r4, #4
 801338c:	f020 0007 	bic.w	r0, r0, #7
 8013390:	1ac2      	subs	r2, r0, r3
 8013392:	bf1c      	itt	ne
 8013394:	1a1b      	subne	r3, r3, r0
 8013396:	50a3      	strne	r3, [r4, r2]
 8013398:	e7af      	b.n	80132fa <_malloc_r+0x22>
 801339a:	6862      	ldr	r2, [r4, #4]
 801339c:	42a3      	cmp	r3, r4
 801339e:	bf0c      	ite	eq
 80133a0:	f8c8 2000 	streq.w	r2, [r8]
 80133a4:	605a      	strne	r2, [r3, #4]
 80133a6:	e7eb      	b.n	8013380 <_malloc_r+0xa8>
 80133a8:	4623      	mov	r3, r4
 80133aa:	6864      	ldr	r4, [r4, #4]
 80133ac:	e7ae      	b.n	801330c <_malloc_r+0x34>
 80133ae:	463c      	mov	r4, r7
 80133b0:	687f      	ldr	r7, [r7, #4]
 80133b2:	e7b6      	b.n	8013322 <_malloc_r+0x4a>
 80133b4:	461a      	mov	r2, r3
 80133b6:	685b      	ldr	r3, [r3, #4]
 80133b8:	42a3      	cmp	r3, r4
 80133ba:	d1fb      	bne.n	80133b4 <_malloc_r+0xdc>
 80133bc:	2300      	movs	r3, #0
 80133be:	6053      	str	r3, [r2, #4]
 80133c0:	e7de      	b.n	8013380 <_malloc_r+0xa8>
 80133c2:	230c      	movs	r3, #12
 80133c4:	6033      	str	r3, [r6, #0]
 80133c6:	4630      	mov	r0, r6
 80133c8:	f000 f80c 	bl	80133e4 <__malloc_unlock>
 80133cc:	e794      	b.n	80132f8 <_malloc_r+0x20>
 80133ce:	6005      	str	r5, [r0, #0]
 80133d0:	e7d6      	b.n	8013380 <_malloc_r+0xa8>
 80133d2:	bf00      	nop
 80133d4:	20002518 	.word	0x20002518

080133d8 <__malloc_lock>:
 80133d8:	4801      	ldr	r0, [pc, #4]	@ (80133e0 <__malloc_lock+0x8>)
 80133da:	f000 bf2e 	b.w	801423a <__retarget_lock_acquire_recursive>
 80133de:	bf00      	nop
 80133e0:	2000265c 	.word	0x2000265c

080133e4 <__malloc_unlock>:
 80133e4:	4801      	ldr	r0, [pc, #4]	@ (80133ec <__malloc_unlock+0x8>)
 80133e6:	f000 bf29 	b.w	801423c <__retarget_lock_release_recursive>
 80133ea:	bf00      	nop
 80133ec:	2000265c 	.word	0x2000265c

080133f0 <__cvt>:
 80133f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80133f4:	ec57 6b10 	vmov	r6, r7, d0
 80133f8:	2f00      	cmp	r7, #0
 80133fa:	460c      	mov	r4, r1
 80133fc:	4619      	mov	r1, r3
 80133fe:	463b      	mov	r3, r7
 8013400:	bfbb      	ittet	lt
 8013402:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8013406:	461f      	movlt	r7, r3
 8013408:	2300      	movge	r3, #0
 801340a:	232d      	movlt	r3, #45	@ 0x2d
 801340c:	700b      	strb	r3, [r1, #0]
 801340e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013410:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8013414:	4691      	mov	r9, r2
 8013416:	f023 0820 	bic.w	r8, r3, #32
 801341a:	bfbc      	itt	lt
 801341c:	4632      	movlt	r2, r6
 801341e:	4616      	movlt	r6, r2
 8013420:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8013424:	d005      	beq.n	8013432 <__cvt+0x42>
 8013426:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801342a:	d100      	bne.n	801342e <__cvt+0x3e>
 801342c:	3401      	adds	r4, #1
 801342e:	2102      	movs	r1, #2
 8013430:	e000      	b.n	8013434 <__cvt+0x44>
 8013432:	2103      	movs	r1, #3
 8013434:	ab03      	add	r3, sp, #12
 8013436:	9301      	str	r3, [sp, #4]
 8013438:	ab02      	add	r3, sp, #8
 801343a:	9300      	str	r3, [sp, #0]
 801343c:	ec47 6b10 	vmov	d0, r6, r7
 8013440:	4653      	mov	r3, sl
 8013442:	4622      	mov	r2, r4
 8013444:	f000 ff94 	bl	8014370 <_dtoa_r>
 8013448:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801344c:	4605      	mov	r5, r0
 801344e:	d119      	bne.n	8013484 <__cvt+0x94>
 8013450:	f019 0f01 	tst.w	r9, #1
 8013454:	d00e      	beq.n	8013474 <__cvt+0x84>
 8013456:	eb00 0904 	add.w	r9, r0, r4
 801345a:	2200      	movs	r2, #0
 801345c:	2300      	movs	r3, #0
 801345e:	4630      	mov	r0, r6
 8013460:	4639      	mov	r1, r7
 8013462:	f7ed fb09 	bl	8000a78 <__aeabi_dcmpeq>
 8013466:	b108      	cbz	r0, 801346c <__cvt+0x7c>
 8013468:	f8cd 900c 	str.w	r9, [sp, #12]
 801346c:	2230      	movs	r2, #48	@ 0x30
 801346e:	9b03      	ldr	r3, [sp, #12]
 8013470:	454b      	cmp	r3, r9
 8013472:	d31e      	bcc.n	80134b2 <__cvt+0xc2>
 8013474:	9b03      	ldr	r3, [sp, #12]
 8013476:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013478:	1b5b      	subs	r3, r3, r5
 801347a:	4628      	mov	r0, r5
 801347c:	6013      	str	r3, [r2, #0]
 801347e:	b004      	add	sp, #16
 8013480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013484:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8013488:	eb00 0904 	add.w	r9, r0, r4
 801348c:	d1e5      	bne.n	801345a <__cvt+0x6a>
 801348e:	7803      	ldrb	r3, [r0, #0]
 8013490:	2b30      	cmp	r3, #48	@ 0x30
 8013492:	d10a      	bne.n	80134aa <__cvt+0xba>
 8013494:	2200      	movs	r2, #0
 8013496:	2300      	movs	r3, #0
 8013498:	4630      	mov	r0, r6
 801349a:	4639      	mov	r1, r7
 801349c:	f7ed faec 	bl	8000a78 <__aeabi_dcmpeq>
 80134a0:	b918      	cbnz	r0, 80134aa <__cvt+0xba>
 80134a2:	f1c4 0401 	rsb	r4, r4, #1
 80134a6:	f8ca 4000 	str.w	r4, [sl]
 80134aa:	f8da 3000 	ldr.w	r3, [sl]
 80134ae:	4499      	add	r9, r3
 80134b0:	e7d3      	b.n	801345a <__cvt+0x6a>
 80134b2:	1c59      	adds	r1, r3, #1
 80134b4:	9103      	str	r1, [sp, #12]
 80134b6:	701a      	strb	r2, [r3, #0]
 80134b8:	e7d9      	b.n	801346e <__cvt+0x7e>

080134ba <__exponent>:
 80134ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80134bc:	2900      	cmp	r1, #0
 80134be:	bfba      	itte	lt
 80134c0:	4249      	neglt	r1, r1
 80134c2:	232d      	movlt	r3, #45	@ 0x2d
 80134c4:	232b      	movge	r3, #43	@ 0x2b
 80134c6:	2909      	cmp	r1, #9
 80134c8:	7002      	strb	r2, [r0, #0]
 80134ca:	7043      	strb	r3, [r0, #1]
 80134cc:	dd29      	ble.n	8013522 <__exponent+0x68>
 80134ce:	f10d 0307 	add.w	r3, sp, #7
 80134d2:	461d      	mov	r5, r3
 80134d4:	270a      	movs	r7, #10
 80134d6:	461a      	mov	r2, r3
 80134d8:	fbb1 f6f7 	udiv	r6, r1, r7
 80134dc:	fb07 1416 	mls	r4, r7, r6, r1
 80134e0:	3430      	adds	r4, #48	@ 0x30
 80134e2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80134e6:	460c      	mov	r4, r1
 80134e8:	2c63      	cmp	r4, #99	@ 0x63
 80134ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80134ee:	4631      	mov	r1, r6
 80134f0:	dcf1      	bgt.n	80134d6 <__exponent+0x1c>
 80134f2:	3130      	adds	r1, #48	@ 0x30
 80134f4:	1e94      	subs	r4, r2, #2
 80134f6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80134fa:	1c41      	adds	r1, r0, #1
 80134fc:	4623      	mov	r3, r4
 80134fe:	42ab      	cmp	r3, r5
 8013500:	d30a      	bcc.n	8013518 <__exponent+0x5e>
 8013502:	f10d 0309 	add.w	r3, sp, #9
 8013506:	1a9b      	subs	r3, r3, r2
 8013508:	42ac      	cmp	r4, r5
 801350a:	bf88      	it	hi
 801350c:	2300      	movhi	r3, #0
 801350e:	3302      	adds	r3, #2
 8013510:	4403      	add	r3, r0
 8013512:	1a18      	subs	r0, r3, r0
 8013514:	b003      	add	sp, #12
 8013516:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013518:	f813 6b01 	ldrb.w	r6, [r3], #1
 801351c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8013520:	e7ed      	b.n	80134fe <__exponent+0x44>
 8013522:	2330      	movs	r3, #48	@ 0x30
 8013524:	3130      	adds	r1, #48	@ 0x30
 8013526:	7083      	strb	r3, [r0, #2]
 8013528:	70c1      	strb	r1, [r0, #3]
 801352a:	1d03      	adds	r3, r0, #4
 801352c:	e7f1      	b.n	8013512 <__exponent+0x58>
	...

08013530 <_printf_float>:
 8013530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013534:	b08d      	sub	sp, #52	@ 0x34
 8013536:	460c      	mov	r4, r1
 8013538:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801353c:	4616      	mov	r6, r2
 801353e:	461f      	mov	r7, r3
 8013540:	4605      	mov	r5, r0
 8013542:	f000 fdf5 	bl	8014130 <_localeconv_r>
 8013546:	6803      	ldr	r3, [r0, #0]
 8013548:	9304      	str	r3, [sp, #16]
 801354a:	4618      	mov	r0, r3
 801354c:	f7ec fe68 	bl	8000220 <strlen>
 8013550:	2300      	movs	r3, #0
 8013552:	930a      	str	r3, [sp, #40]	@ 0x28
 8013554:	f8d8 3000 	ldr.w	r3, [r8]
 8013558:	9005      	str	r0, [sp, #20]
 801355a:	3307      	adds	r3, #7
 801355c:	f023 0307 	bic.w	r3, r3, #7
 8013560:	f103 0208 	add.w	r2, r3, #8
 8013564:	f894 a018 	ldrb.w	sl, [r4, #24]
 8013568:	f8d4 b000 	ldr.w	fp, [r4]
 801356c:	f8c8 2000 	str.w	r2, [r8]
 8013570:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013574:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8013578:	9307      	str	r3, [sp, #28]
 801357a:	f8cd 8018 	str.w	r8, [sp, #24]
 801357e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8013582:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013586:	4b9c      	ldr	r3, [pc, #624]	@ (80137f8 <_printf_float+0x2c8>)
 8013588:	f04f 32ff 	mov.w	r2, #4294967295
 801358c:	f7ed faa6 	bl	8000adc <__aeabi_dcmpun>
 8013590:	bb70      	cbnz	r0, 80135f0 <_printf_float+0xc0>
 8013592:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013596:	4b98      	ldr	r3, [pc, #608]	@ (80137f8 <_printf_float+0x2c8>)
 8013598:	f04f 32ff 	mov.w	r2, #4294967295
 801359c:	f7ed fa80 	bl	8000aa0 <__aeabi_dcmple>
 80135a0:	bb30      	cbnz	r0, 80135f0 <_printf_float+0xc0>
 80135a2:	2200      	movs	r2, #0
 80135a4:	2300      	movs	r3, #0
 80135a6:	4640      	mov	r0, r8
 80135a8:	4649      	mov	r1, r9
 80135aa:	f7ed fa6f 	bl	8000a8c <__aeabi_dcmplt>
 80135ae:	b110      	cbz	r0, 80135b6 <_printf_float+0x86>
 80135b0:	232d      	movs	r3, #45	@ 0x2d
 80135b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80135b6:	4a91      	ldr	r2, [pc, #580]	@ (80137fc <_printf_float+0x2cc>)
 80135b8:	4b91      	ldr	r3, [pc, #580]	@ (8013800 <_printf_float+0x2d0>)
 80135ba:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80135be:	bf94      	ite	ls
 80135c0:	4690      	movls	r8, r2
 80135c2:	4698      	movhi	r8, r3
 80135c4:	2303      	movs	r3, #3
 80135c6:	6123      	str	r3, [r4, #16]
 80135c8:	f02b 0304 	bic.w	r3, fp, #4
 80135cc:	6023      	str	r3, [r4, #0]
 80135ce:	f04f 0900 	mov.w	r9, #0
 80135d2:	9700      	str	r7, [sp, #0]
 80135d4:	4633      	mov	r3, r6
 80135d6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80135d8:	4621      	mov	r1, r4
 80135da:	4628      	mov	r0, r5
 80135dc:	f000 f9d2 	bl	8013984 <_printf_common>
 80135e0:	3001      	adds	r0, #1
 80135e2:	f040 808d 	bne.w	8013700 <_printf_float+0x1d0>
 80135e6:	f04f 30ff 	mov.w	r0, #4294967295
 80135ea:	b00d      	add	sp, #52	@ 0x34
 80135ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80135f0:	4642      	mov	r2, r8
 80135f2:	464b      	mov	r3, r9
 80135f4:	4640      	mov	r0, r8
 80135f6:	4649      	mov	r1, r9
 80135f8:	f7ed fa70 	bl	8000adc <__aeabi_dcmpun>
 80135fc:	b140      	cbz	r0, 8013610 <_printf_float+0xe0>
 80135fe:	464b      	mov	r3, r9
 8013600:	2b00      	cmp	r3, #0
 8013602:	bfbc      	itt	lt
 8013604:	232d      	movlt	r3, #45	@ 0x2d
 8013606:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801360a:	4a7e      	ldr	r2, [pc, #504]	@ (8013804 <_printf_float+0x2d4>)
 801360c:	4b7e      	ldr	r3, [pc, #504]	@ (8013808 <_printf_float+0x2d8>)
 801360e:	e7d4      	b.n	80135ba <_printf_float+0x8a>
 8013610:	6863      	ldr	r3, [r4, #4]
 8013612:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8013616:	9206      	str	r2, [sp, #24]
 8013618:	1c5a      	adds	r2, r3, #1
 801361a:	d13b      	bne.n	8013694 <_printf_float+0x164>
 801361c:	2306      	movs	r3, #6
 801361e:	6063      	str	r3, [r4, #4]
 8013620:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8013624:	2300      	movs	r3, #0
 8013626:	6022      	str	r2, [r4, #0]
 8013628:	9303      	str	r3, [sp, #12]
 801362a:	ab0a      	add	r3, sp, #40	@ 0x28
 801362c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8013630:	ab09      	add	r3, sp, #36	@ 0x24
 8013632:	9300      	str	r3, [sp, #0]
 8013634:	6861      	ldr	r1, [r4, #4]
 8013636:	ec49 8b10 	vmov	d0, r8, r9
 801363a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801363e:	4628      	mov	r0, r5
 8013640:	f7ff fed6 	bl	80133f0 <__cvt>
 8013644:	9b06      	ldr	r3, [sp, #24]
 8013646:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013648:	2b47      	cmp	r3, #71	@ 0x47
 801364a:	4680      	mov	r8, r0
 801364c:	d129      	bne.n	80136a2 <_printf_float+0x172>
 801364e:	1cc8      	adds	r0, r1, #3
 8013650:	db02      	blt.n	8013658 <_printf_float+0x128>
 8013652:	6863      	ldr	r3, [r4, #4]
 8013654:	4299      	cmp	r1, r3
 8013656:	dd41      	ble.n	80136dc <_printf_float+0x1ac>
 8013658:	f1aa 0a02 	sub.w	sl, sl, #2
 801365c:	fa5f fa8a 	uxtb.w	sl, sl
 8013660:	3901      	subs	r1, #1
 8013662:	4652      	mov	r2, sl
 8013664:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8013668:	9109      	str	r1, [sp, #36]	@ 0x24
 801366a:	f7ff ff26 	bl	80134ba <__exponent>
 801366e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013670:	1813      	adds	r3, r2, r0
 8013672:	2a01      	cmp	r2, #1
 8013674:	4681      	mov	r9, r0
 8013676:	6123      	str	r3, [r4, #16]
 8013678:	dc02      	bgt.n	8013680 <_printf_float+0x150>
 801367a:	6822      	ldr	r2, [r4, #0]
 801367c:	07d2      	lsls	r2, r2, #31
 801367e:	d501      	bpl.n	8013684 <_printf_float+0x154>
 8013680:	3301      	adds	r3, #1
 8013682:	6123      	str	r3, [r4, #16]
 8013684:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8013688:	2b00      	cmp	r3, #0
 801368a:	d0a2      	beq.n	80135d2 <_printf_float+0xa2>
 801368c:	232d      	movs	r3, #45	@ 0x2d
 801368e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013692:	e79e      	b.n	80135d2 <_printf_float+0xa2>
 8013694:	9a06      	ldr	r2, [sp, #24]
 8013696:	2a47      	cmp	r2, #71	@ 0x47
 8013698:	d1c2      	bne.n	8013620 <_printf_float+0xf0>
 801369a:	2b00      	cmp	r3, #0
 801369c:	d1c0      	bne.n	8013620 <_printf_float+0xf0>
 801369e:	2301      	movs	r3, #1
 80136a0:	e7bd      	b.n	801361e <_printf_float+0xee>
 80136a2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80136a6:	d9db      	bls.n	8013660 <_printf_float+0x130>
 80136a8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80136ac:	d118      	bne.n	80136e0 <_printf_float+0x1b0>
 80136ae:	2900      	cmp	r1, #0
 80136b0:	6863      	ldr	r3, [r4, #4]
 80136b2:	dd0b      	ble.n	80136cc <_printf_float+0x19c>
 80136b4:	6121      	str	r1, [r4, #16]
 80136b6:	b913      	cbnz	r3, 80136be <_printf_float+0x18e>
 80136b8:	6822      	ldr	r2, [r4, #0]
 80136ba:	07d0      	lsls	r0, r2, #31
 80136bc:	d502      	bpl.n	80136c4 <_printf_float+0x194>
 80136be:	3301      	adds	r3, #1
 80136c0:	440b      	add	r3, r1
 80136c2:	6123      	str	r3, [r4, #16]
 80136c4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80136c6:	f04f 0900 	mov.w	r9, #0
 80136ca:	e7db      	b.n	8013684 <_printf_float+0x154>
 80136cc:	b913      	cbnz	r3, 80136d4 <_printf_float+0x1a4>
 80136ce:	6822      	ldr	r2, [r4, #0]
 80136d0:	07d2      	lsls	r2, r2, #31
 80136d2:	d501      	bpl.n	80136d8 <_printf_float+0x1a8>
 80136d4:	3302      	adds	r3, #2
 80136d6:	e7f4      	b.n	80136c2 <_printf_float+0x192>
 80136d8:	2301      	movs	r3, #1
 80136da:	e7f2      	b.n	80136c2 <_printf_float+0x192>
 80136dc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80136e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80136e2:	4299      	cmp	r1, r3
 80136e4:	db05      	blt.n	80136f2 <_printf_float+0x1c2>
 80136e6:	6823      	ldr	r3, [r4, #0]
 80136e8:	6121      	str	r1, [r4, #16]
 80136ea:	07d8      	lsls	r0, r3, #31
 80136ec:	d5ea      	bpl.n	80136c4 <_printf_float+0x194>
 80136ee:	1c4b      	adds	r3, r1, #1
 80136f0:	e7e7      	b.n	80136c2 <_printf_float+0x192>
 80136f2:	2900      	cmp	r1, #0
 80136f4:	bfd4      	ite	le
 80136f6:	f1c1 0202 	rsble	r2, r1, #2
 80136fa:	2201      	movgt	r2, #1
 80136fc:	4413      	add	r3, r2
 80136fe:	e7e0      	b.n	80136c2 <_printf_float+0x192>
 8013700:	6823      	ldr	r3, [r4, #0]
 8013702:	055a      	lsls	r2, r3, #21
 8013704:	d407      	bmi.n	8013716 <_printf_float+0x1e6>
 8013706:	6923      	ldr	r3, [r4, #16]
 8013708:	4642      	mov	r2, r8
 801370a:	4631      	mov	r1, r6
 801370c:	4628      	mov	r0, r5
 801370e:	47b8      	blx	r7
 8013710:	3001      	adds	r0, #1
 8013712:	d12b      	bne.n	801376c <_printf_float+0x23c>
 8013714:	e767      	b.n	80135e6 <_printf_float+0xb6>
 8013716:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801371a:	f240 80dd 	bls.w	80138d8 <_printf_float+0x3a8>
 801371e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8013722:	2200      	movs	r2, #0
 8013724:	2300      	movs	r3, #0
 8013726:	f7ed f9a7 	bl	8000a78 <__aeabi_dcmpeq>
 801372a:	2800      	cmp	r0, #0
 801372c:	d033      	beq.n	8013796 <_printf_float+0x266>
 801372e:	4a37      	ldr	r2, [pc, #220]	@ (801380c <_printf_float+0x2dc>)
 8013730:	2301      	movs	r3, #1
 8013732:	4631      	mov	r1, r6
 8013734:	4628      	mov	r0, r5
 8013736:	47b8      	blx	r7
 8013738:	3001      	adds	r0, #1
 801373a:	f43f af54 	beq.w	80135e6 <_printf_float+0xb6>
 801373e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8013742:	4543      	cmp	r3, r8
 8013744:	db02      	blt.n	801374c <_printf_float+0x21c>
 8013746:	6823      	ldr	r3, [r4, #0]
 8013748:	07d8      	lsls	r0, r3, #31
 801374a:	d50f      	bpl.n	801376c <_printf_float+0x23c>
 801374c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013750:	4631      	mov	r1, r6
 8013752:	4628      	mov	r0, r5
 8013754:	47b8      	blx	r7
 8013756:	3001      	adds	r0, #1
 8013758:	f43f af45 	beq.w	80135e6 <_printf_float+0xb6>
 801375c:	f04f 0900 	mov.w	r9, #0
 8013760:	f108 38ff 	add.w	r8, r8, #4294967295
 8013764:	f104 0a1a 	add.w	sl, r4, #26
 8013768:	45c8      	cmp	r8, r9
 801376a:	dc09      	bgt.n	8013780 <_printf_float+0x250>
 801376c:	6823      	ldr	r3, [r4, #0]
 801376e:	079b      	lsls	r3, r3, #30
 8013770:	f100 8103 	bmi.w	801397a <_printf_float+0x44a>
 8013774:	68e0      	ldr	r0, [r4, #12]
 8013776:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013778:	4298      	cmp	r0, r3
 801377a:	bfb8      	it	lt
 801377c:	4618      	movlt	r0, r3
 801377e:	e734      	b.n	80135ea <_printf_float+0xba>
 8013780:	2301      	movs	r3, #1
 8013782:	4652      	mov	r2, sl
 8013784:	4631      	mov	r1, r6
 8013786:	4628      	mov	r0, r5
 8013788:	47b8      	blx	r7
 801378a:	3001      	adds	r0, #1
 801378c:	f43f af2b 	beq.w	80135e6 <_printf_float+0xb6>
 8013790:	f109 0901 	add.w	r9, r9, #1
 8013794:	e7e8      	b.n	8013768 <_printf_float+0x238>
 8013796:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013798:	2b00      	cmp	r3, #0
 801379a:	dc39      	bgt.n	8013810 <_printf_float+0x2e0>
 801379c:	4a1b      	ldr	r2, [pc, #108]	@ (801380c <_printf_float+0x2dc>)
 801379e:	2301      	movs	r3, #1
 80137a0:	4631      	mov	r1, r6
 80137a2:	4628      	mov	r0, r5
 80137a4:	47b8      	blx	r7
 80137a6:	3001      	adds	r0, #1
 80137a8:	f43f af1d 	beq.w	80135e6 <_printf_float+0xb6>
 80137ac:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80137b0:	ea59 0303 	orrs.w	r3, r9, r3
 80137b4:	d102      	bne.n	80137bc <_printf_float+0x28c>
 80137b6:	6823      	ldr	r3, [r4, #0]
 80137b8:	07d9      	lsls	r1, r3, #31
 80137ba:	d5d7      	bpl.n	801376c <_printf_float+0x23c>
 80137bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80137c0:	4631      	mov	r1, r6
 80137c2:	4628      	mov	r0, r5
 80137c4:	47b8      	blx	r7
 80137c6:	3001      	adds	r0, #1
 80137c8:	f43f af0d 	beq.w	80135e6 <_printf_float+0xb6>
 80137cc:	f04f 0a00 	mov.w	sl, #0
 80137d0:	f104 0b1a 	add.w	fp, r4, #26
 80137d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80137d6:	425b      	negs	r3, r3
 80137d8:	4553      	cmp	r3, sl
 80137da:	dc01      	bgt.n	80137e0 <_printf_float+0x2b0>
 80137dc:	464b      	mov	r3, r9
 80137de:	e793      	b.n	8013708 <_printf_float+0x1d8>
 80137e0:	2301      	movs	r3, #1
 80137e2:	465a      	mov	r2, fp
 80137e4:	4631      	mov	r1, r6
 80137e6:	4628      	mov	r0, r5
 80137e8:	47b8      	blx	r7
 80137ea:	3001      	adds	r0, #1
 80137ec:	f43f aefb 	beq.w	80135e6 <_printf_float+0xb6>
 80137f0:	f10a 0a01 	add.w	sl, sl, #1
 80137f4:	e7ee      	b.n	80137d4 <_printf_float+0x2a4>
 80137f6:	bf00      	nop
 80137f8:	7fefffff 	.word	0x7fefffff
 80137fc:	0801cfb4 	.word	0x0801cfb4
 8013800:	0801cfb8 	.word	0x0801cfb8
 8013804:	0801cfbc 	.word	0x0801cfbc
 8013808:	0801cfc0 	.word	0x0801cfc0
 801380c:	0801cfc4 	.word	0x0801cfc4
 8013810:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013812:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013816:	4553      	cmp	r3, sl
 8013818:	bfa8      	it	ge
 801381a:	4653      	movge	r3, sl
 801381c:	2b00      	cmp	r3, #0
 801381e:	4699      	mov	r9, r3
 8013820:	dc36      	bgt.n	8013890 <_printf_float+0x360>
 8013822:	f04f 0b00 	mov.w	fp, #0
 8013826:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801382a:	f104 021a 	add.w	r2, r4, #26
 801382e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013830:	9306      	str	r3, [sp, #24]
 8013832:	eba3 0309 	sub.w	r3, r3, r9
 8013836:	455b      	cmp	r3, fp
 8013838:	dc31      	bgt.n	801389e <_printf_float+0x36e>
 801383a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801383c:	459a      	cmp	sl, r3
 801383e:	dc3a      	bgt.n	80138b6 <_printf_float+0x386>
 8013840:	6823      	ldr	r3, [r4, #0]
 8013842:	07da      	lsls	r2, r3, #31
 8013844:	d437      	bmi.n	80138b6 <_printf_float+0x386>
 8013846:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013848:	ebaa 0903 	sub.w	r9, sl, r3
 801384c:	9b06      	ldr	r3, [sp, #24]
 801384e:	ebaa 0303 	sub.w	r3, sl, r3
 8013852:	4599      	cmp	r9, r3
 8013854:	bfa8      	it	ge
 8013856:	4699      	movge	r9, r3
 8013858:	f1b9 0f00 	cmp.w	r9, #0
 801385c:	dc33      	bgt.n	80138c6 <_printf_float+0x396>
 801385e:	f04f 0800 	mov.w	r8, #0
 8013862:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013866:	f104 0b1a 	add.w	fp, r4, #26
 801386a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801386c:	ebaa 0303 	sub.w	r3, sl, r3
 8013870:	eba3 0309 	sub.w	r3, r3, r9
 8013874:	4543      	cmp	r3, r8
 8013876:	f77f af79 	ble.w	801376c <_printf_float+0x23c>
 801387a:	2301      	movs	r3, #1
 801387c:	465a      	mov	r2, fp
 801387e:	4631      	mov	r1, r6
 8013880:	4628      	mov	r0, r5
 8013882:	47b8      	blx	r7
 8013884:	3001      	adds	r0, #1
 8013886:	f43f aeae 	beq.w	80135e6 <_printf_float+0xb6>
 801388a:	f108 0801 	add.w	r8, r8, #1
 801388e:	e7ec      	b.n	801386a <_printf_float+0x33a>
 8013890:	4642      	mov	r2, r8
 8013892:	4631      	mov	r1, r6
 8013894:	4628      	mov	r0, r5
 8013896:	47b8      	blx	r7
 8013898:	3001      	adds	r0, #1
 801389a:	d1c2      	bne.n	8013822 <_printf_float+0x2f2>
 801389c:	e6a3      	b.n	80135e6 <_printf_float+0xb6>
 801389e:	2301      	movs	r3, #1
 80138a0:	4631      	mov	r1, r6
 80138a2:	4628      	mov	r0, r5
 80138a4:	9206      	str	r2, [sp, #24]
 80138a6:	47b8      	blx	r7
 80138a8:	3001      	adds	r0, #1
 80138aa:	f43f ae9c 	beq.w	80135e6 <_printf_float+0xb6>
 80138ae:	9a06      	ldr	r2, [sp, #24]
 80138b0:	f10b 0b01 	add.w	fp, fp, #1
 80138b4:	e7bb      	b.n	801382e <_printf_float+0x2fe>
 80138b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80138ba:	4631      	mov	r1, r6
 80138bc:	4628      	mov	r0, r5
 80138be:	47b8      	blx	r7
 80138c0:	3001      	adds	r0, #1
 80138c2:	d1c0      	bne.n	8013846 <_printf_float+0x316>
 80138c4:	e68f      	b.n	80135e6 <_printf_float+0xb6>
 80138c6:	9a06      	ldr	r2, [sp, #24]
 80138c8:	464b      	mov	r3, r9
 80138ca:	4442      	add	r2, r8
 80138cc:	4631      	mov	r1, r6
 80138ce:	4628      	mov	r0, r5
 80138d0:	47b8      	blx	r7
 80138d2:	3001      	adds	r0, #1
 80138d4:	d1c3      	bne.n	801385e <_printf_float+0x32e>
 80138d6:	e686      	b.n	80135e6 <_printf_float+0xb6>
 80138d8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80138dc:	f1ba 0f01 	cmp.w	sl, #1
 80138e0:	dc01      	bgt.n	80138e6 <_printf_float+0x3b6>
 80138e2:	07db      	lsls	r3, r3, #31
 80138e4:	d536      	bpl.n	8013954 <_printf_float+0x424>
 80138e6:	2301      	movs	r3, #1
 80138e8:	4642      	mov	r2, r8
 80138ea:	4631      	mov	r1, r6
 80138ec:	4628      	mov	r0, r5
 80138ee:	47b8      	blx	r7
 80138f0:	3001      	adds	r0, #1
 80138f2:	f43f ae78 	beq.w	80135e6 <_printf_float+0xb6>
 80138f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80138fa:	4631      	mov	r1, r6
 80138fc:	4628      	mov	r0, r5
 80138fe:	47b8      	blx	r7
 8013900:	3001      	adds	r0, #1
 8013902:	f43f ae70 	beq.w	80135e6 <_printf_float+0xb6>
 8013906:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801390a:	2200      	movs	r2, #0
 801390c:	2300      	movs	r3, #0
 801390e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013912:	f7ed f8b1 	bl	8000a78 <__aeabi_dcmpeq>
 8013916:	b9c0      	cbnz	r0, 801394a <_printf_float+0x41a>
 8013918:	4653      	mov	r3, sl
 801391a:	f108 0201 	add.w	r2, r8, #1
 801391e:	4631      	mov	r1, r6
 8013920:	4628      	mov	r0, r5
 8013922:	47b8      	blx	r7
 8013924:	3001      	adds	r0, #1
 8013926:	d10c      	bne.n	8013942 <_printf_float+0x412>
 8013928:	e65d      	b.n	80135e6 <_printf_float+0xb6>
 801392a:	2301      	movs	r3, #1
 801392c:	465a      	mov	r2, fp
 801392e:	4631      	mov	r1, r6
 8013930:	4628      	mov	r0, r5
 8013932:	47b8      	blx	r7
 8013934:	3001      	adds	r0, #1
 8013936:	f43f ae56 	beq.w	80135e6 <_printf_float+0xb6>
 801393a:	f108 0801 	add.w	r8, r8, #1
 801393e:	45d0      	cmp	r8, sl
 8013940:	dbf3      	blt.n	801392a <_printf_float+0x3fa>
 8013942:	464b      	mov	r3, r9
 8013944:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8013948:	e6df      	b.n	801370a <_printf_float+0x1da>
 801394a:	f04f 0800 	mov.w	r8, #0
 801394e:	f104 0b1a 	add.w	fp, r4, #26
 8013952:	e7f4      	b.n	801393e <_printf_float+0x40e>
 8013954:	2301      	movs	r3, #1
 8013956:	4642      	mov	r2, r8
 8013958:	e7e1      	b.n	801391e <_printf_float+0x3ee>
 801395a:	2301      	movs	r3, #1
 801395c:	464a      	mov	r2, r9
 801395e:	4631      	mov	r1, r6
 8013960:	4628      	mov	r0, r5
 8013962:	47b8      	blx	r7
 8013964:	3001      	adds	r0, #1
 8013966:	f43f ae3e 	beq.w	80135e6 <_printf_float+0xb6>
 801396a:	f108 0801 	add.w	r8, r8, #1
 801396e:	68e3      	ldr	r3, [r4, #12]
 8013970:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013972:	1a5b      	subs	r3, r3, r1
 8013974:	4543      	cmp	r3, r8
 8013976:	dcf0      	bgt.n	801395a <_printf_float+0x42a>
 8013978:	e6fc      	b.n	8013774 <_printf_float+0x244>
 801397a:	f04f 0800 	mov.w	r8, #0
 801397e:	f104 0919 	add.w	r9, r4, #25
 8013982:	e7f4      	b.n	801396e <_printf_float+0x43e>

08013984 <_printf_common>:
 8013984:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013988:	4616      	mov	r6, r2
 801398a:	4698      	mov	r8, r3
 801398c:	688a      	ldr	r2, [r1, #8]
 801398e:	690b      	ldr	r3, [r1, #16]
 8013990:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013994:	4293      	cmp	r3, r2
 8013996:	bfb8      	it	lt
 8013998:	4613      	movlt	r3, r2
 801399a:	6033      	str	r3, [r6, #0]
 801399c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80139a0:	4607      	mov	r7, r0
 80139a2:	460c      	mov	r4, r1
 80139a4:	b10a      	cbz	r2, 80139aa <_printf_common+0x26>
 80139a6:	3301      	adds	r3, #1
 80139a8:	6033      	str	r3, [r6, #0]
 80139aa:	6823      	ldr	r3, [r4, #0]
 80139ac:	0699      	lsls	r1, r3, #26
 80139ae:	bf42      	ittt	mi
 80139b0:	6833      	ldrmi	r3, [r6, #0]
 80139b2:	3302      	addmi	r3, #2
 80139b4:	6033      	strmi	r3, [r6, #0]
 80139b6:	6825      	ldr	r5, [r4, #0]
 80139b8:	f015 0506 	ands.w	r5, r5, #6
 80139bc:	d106      	bne.n	80139cc <_printf_common+0x48>
 80139be:	f104 0a19 	add.w	sl, r4, #25
 80139c2:	68e3      	ldr	r3, [r4, #12]
 80139c4:	6832      	ldr	r2, [r6, #0]
 80139c6:	1a9b      	subs	r3, r3, r2
 80139c8:	42ab      	cmp	r3, r5
 80139ca:	dc26      	bgt.n	8013a1a <_printf_common+0x96>
 80139cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80139d0:	6822      	ldr	r2, [r4, #0]
 80139d2:	3b00      	subs	r3, #0
 80139d4:	bf18      	it	ne
 80139d6:	2301      	movne	r3, #1
 80139d8:	0692      	lsls	r2, r2, #26
 80139da:	d42b      	bmi.n	8013a34 <_printf_common+0xb0>
 80139dc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80139e0:	4641      	mov	r1, r8
 80139e2:	4638      	mov	r0, r7
 80139e4:	47c8      	blx	r9
 80139e6:	3001      	adds	r0, #1
 80139e8:	d01e      	beq.n	8013a28 <_printf_common+0xa4>
 80139ea:	6823      	ldr	r3, [r4, #0]
 80139ec:	6922      	ldr	r2, [r4, #16]
 80139ee:	f003 0306 	and.w	r3, r3, #6
 80139f2:	2b04      	cmp	r3, #4
 80139f4:	bf02      	ittt	eq
 80139f6:	68e5      	ldreq	r5, [r4, #12]
 80139f8:	6833      	ldreq	r3, [r6, #0]
 80139fa:	1aed      	subeq	r5, r5, r3
 80139fc:	68a3      	ldr	r3, [r4, #8]
 80139fe:	bf0c      	ite	eq
 8013a00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013a04:	2500      	movne	r5, #0
 8013a06:	4293      	cmp	r3, r2
 8013a08:	bfc4      	itt	gt
 8013a0a:	1a9b      	subgt	r3, r3, r2
 8013a0c:	18ed      	addgt	r5, r5, r3
 8013a0e:	2600      	movs	r6, #0
 8013a10:	341a      	adds	r4, #26
 8013a12:	42b5      	cmp	r5, r6
 8013a14:	d11a      	bne.n	8013a4c <_printf_common+0xc8>
 8013a16:	2000      	movs	r0, #0
 8013a18:	e008      	b.n	8013a2c <_printf_common+0xa8>
 8013a1a:	2301      	movs	r3, #1
 8013a1c:	4652      	mov	r2, sl
 8013a1e:	4641      	mov	r1, r8
 8013a20:	4638      	mov	r0, r7
 8013a22:	47c8      	blx	r9
 8013a24:	3001      	adds	r0, #1
 8013a26:	d103      	bne.n	8013a30 <_printf_common+0xac>
 8013a28:	f04f 30ff 	mov.w	r0, #4294967295
 8013a2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013a30:	3501      	adds	r5, #1
 8013a32:	e7c6      	b.n	80139c2 <_printf_common+0x3e>
 8013a34:	18e1      	adds	r1, r4, r3
 8013a36:	1c5a      	adds	r2, r3, #1
 8013a38:	2030      	movs	r0, #48	@ 0x30
 8013a3a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8013a3e:	4422      	add	r2, r4
 8013a40:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8013a44:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8013a48:	3302      	adds	r3, #2
 8013a4a:	e7c7      	b.n	80139dc <_printf_common+0x58>
 8013a4c:	2301      	movs	r3, #1
 8013a4e:	4622      	mov	r2, r4
 8013a50:	4641      	mov	r1, r8
 8013a52:	4638      	mov	r0, r7
 8013a54:	47c8      	blx	r9
 8013a56:	3001      	adds	r0, #1
 8013a58:	d0e6      	beq.n	8013a28 <_printf_common+0xa4>
 8013a5a:	3601      	adds	r6, #1
 8013a5c:	e7d9      	b.n	8013a12 <_printf_common+0x8e>
	...

08013a60 <_printf_i>:
 8013a60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013a64:	7e0f      	ldrb	r7, [r1, #24]
 8013a66:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8013a68:	2f78      	cmp	r7, #120	@ 0x78
 8013a6a:	4691      	mov	r9, r2
 8013a6c:	4680      	mov	r8, r0
 8013a6e:	460c      	mov	r4, r1
 8013a70:	469a      	mov	sl, r3
 8013a72:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8013a76:	d807      	bhi.n	8013a88 <_printf_i+0x28>
 8013a78:	2f62      	cmp	r7, #98	@ 0x62
 8013a7a:	d80a      	bhi.n	8013a92 <_printf_i+0x32>
 8013a7c:	2f00      	cmp	r7, #0
 8013a7e:	f000 80d2 	beq.w	8013c26 <_printf_i+0x1c6>
 8013a82:	2f58      	cmp	r7, #88	@ 0x58
 8013a84:	f000 80b9 	beq.w	8013bfa <_printf_i+0x19a>
 8013a88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013a8c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8013a90:	e03a      	b.n	8013b08 <_printf_i+0xa8>
 8013a92:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8013a96:	2b15      	cmp	r3, #21
 8013a98:	d8f6      	bhi.n	8013a88 <_printf_i+0x28>
 8013a9a:	a101      	add	r1, pc, #4	@ (adr r1, 8013aa0 <_printf_i+0x40>)
 8013a9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013aa0:	08013af9 	.word	0x08013af9
 8013aa4:	08013b0d 	.word	0x08013b0d
 8013aa8:	08013a89 	.word	0x08013a89
 8013aac:	08013a89 	.word	0x08013a89
 8013ab0:	08013a89 	.word	0x08013a89
 8013ab4:	08013a89 	.word	0x08013a89
 8013ab8:	08013b0d 	.word	0x08013b0d
 8013abc:	08013a89 	.word	0x08013a89
 8013ac0:	08013a89 	.word	0x08013a89
 8013ac4:	08013a89 	.word	0x08013a89
 8013ac8:	08013a89 	.word	0x08013a89
 8013acc:	08013c0d 	.word	0x08013c0d
 8013ad0:	08013b37 	.word	0x08013b37
 8013ad4:	08013bc7 	.word	0x08013bc7
 8013ad8:	08013a89 	.word	0x08013a89
 8013adc:	08013a89 	.word	0x08013a89
 8013ae0:	08013c2f 	.word	0x08013c2f
 8013ae4:	08013a89 	.word	0x08013a89
 8013ae8:	08013b37 	.word	0x08013b37
 8013aec:	08013a89 	.word	0x08013a89
 8013af0:	08013a89 	.word	0x08013a89
 8013af4:	08013bcf 	.word	0x08013bcf
 8013af8:	6833      	ldr	r3, [r6, #0]
 8013afa:	1d1a      	adds	r2, r3, #4
 8013afc:	681b      	ldr	r3, [r3, #0]
 8013afe:	6032      	str	r2, [r6, #0]
 8013b00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013b04:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8013b08:	2301      	movs	r3, #1
 8013b0a:	e09d      	b.n	8013c48 <_printf_i+0x1e8>
 8013b0c:	6833      	ldr	r3, [r6, #0]
 8013b0e:	6820      	ldr	r0, [r4, #0]
 8013b10:	1d19      	adds	r1, r3, #4
 8013b12:	6031      	str	r1, [r6, #0]
 8013b14:	0606      	lsls	r6, r0, #24
 8013b16:	d501      	bpl.n	8013b1c <_printf_i+0xbc>
 8013b18:	681d      	ldr	r5, [r3, #0]
 8013b1a:	e003      	b.n	8013b24 <_printf_i+0xc4>
 8013b1c:	0645      	lsls	r5, r0, #25
 8013b1e:	d5fb      	bpl.n	8013b18 <_printf_i+0xb8>
 8013b20:	f9b3 5000 	ldrsh.w	r5, [r3]
 8013b24:	2d00      	cmp	r5, #0
 8013b26:	da03      	bge.n	8013b30 <_printf_i+0xd0>
 8013b28:	232d      	movs	r3, #45	@ 0x2d
 8013b2a:	426d      	negs	r5, r5
 8013b2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013b30:	4859      	ldr	r0, [pc, #356]	@ (8013c98 <_printf_i+0x238>)
 8013b32:	230a      	movs	r3, #10
 8013b34:	e011      	b.n	8013b5a <_printf_i+0xfa>
 8013b36:	6821      	ldr	r1, [r4, #0]
 8013b38:	6833      	ldr	r3, [r6, #0]
 8013b3a:	0608      	lsls	r0, r1, #24
 8013b3c:	f853 5b04 	ldr.w	r5, [r3], #4
 8013b40:	d402      	bmi.n	8013b48 <_printf_i+0xe8>
 8013b42:	0649      	lsls	r1, r1, #25
 8013b44:	bf48      	it	mi
 8013b46:	b2ad      	uxthmi	r5, r5
 8013b48:	2f6f      	cmp	r7, #111	@ 0x6f
 8013b4a:	4853      	ldr	r0, [pc, #332]	@ (8013c98 <_printf_i+0x238>)
 8013b4c:	6033      	str	r3, [r6, #0]
 8013b4e:	bf14      	ite	ne
 8013b50:	230a      	movne	r3, #10
 8013b52:	2308      	moveq	r3, #8
 8013b54:	2100      	movs	r1, #0
 8013b56:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8013b5a:	6866      	ldr	r6, [r4, #4]
 8013b5c:	60a6      	str	r6, [r4, #8]
 8013b5e:	2e00      	cmp	r6, #0
 8013b60:	bfa2      	ittt	ge
 8013b62:	6821      	ldrge	r1, [r4, #0]
 8013b64:	f021 0104 	bicge.w	r1, r1, #4
 8013b68:	6021      	strge	r1, [r4, #0]
 8013b6a:	b90d      	cbnz	r5, 8013b70 <_printf_i+0x110>
 8013b6c:	2e00      	cmp	r6, #0
 8013b6e:	d04b      	beq.n	8013c08 <_printf_i+0x1a8>
 8013b70:	4616      	mov	r6, r2
 8013b72:	fbb5 f1f3 	udiv	r1, r5, r3
 8013b76:	fb03 5711 	mls	r7, r3, r1, r5
 8013b7a:	5dc7      	ldrb	r7, [r0, r7]
 8013b7c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013b80:	462f      	mov	r7, r5
 8013b82:	42bb      	cmp	r3, r7
 8013b84:	460d      	mov	r5, r1
 8013b86:	d9f4      	bls.n	8013b72 <_printf_i+0x112>
 8013b88:	2b08      	cmp	r3, #8
 8013b8a:	d10b      	bne.n	8013ba4 <_printf_i+0x144>
 8013b8c:	6823      	ldr	r3, [r4, #0]
 8013b8e:	07df      	lsls	r7, r3, #31
 8013b90:	d508      	bpl.n	8013ba4 <_printf_i+0x144>
 8013b92:	6923      	ldr	r3, [r4, #16]
 8013b94:	6861      	ldr	r1, [r4, #4]
 8013b96:	4299      	cmp	r1, r3
 8013b98:	bfde      	ittt	le
 8013b9a:	2330      	movle	r3, #48	@ 0x30
 8013b9c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013ba0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013ba4:	1b92      	subs	r2, r2, r6
 8013ba6:	6122      	str	r2, [r4, #16]
 8013ba8:	f8cd a000 	str.w	sl, [sp]
 8013bac:	464b      	mov	r3, r9
 8013bae:	aa03      	add	r2, sp, #12
 8013bb0:	4621      	mov	r1, r4
 8013bb2:	4640      	mov	r0, r8
 8013bb4:	f7ff fee6 	bl	8013984 <_printf_common>
 8013bb8:	3001      	adds	r0, #1
 8013bba:	d14a      	bne.n	8013c52 <_printf_i+0x1f2>
 8013bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8013bc0:	b004      	add	sp, #16
 8013bc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013bc6:	6823      	ldr	r3, [r4, #0]
 8013bc8:	f043 0320 	orr.w	r3, r3, #32
 8013bcc:	6023      	str	r3, [r4, #0]
 8013bce:	4833      	ldr	r0, [pc, #204]	@ (8013c9c <_printf_i+0x23c>)
 8013bd0:	2778      	movs	r7, #120	@ 0x78
 8013bd2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013bd6:	6823      	ldr	r3, [r4, #0]
 8013bd8:	6831      	ldr	r1, [r6, #0]
 8013bda:	061f      	lsls	r7, r3, #24
 8013bdc:	f851 5b04 	ldr.w	r5, [r1], #4
 8013be0:	d402      	bmi.n	8013be8 <_printf_i+0x188>
 8013be2:	065f      	lsls	r7, r3, #25
 8013be4:	bf48      	it	mi
 8013be6:	b2ad      	uxthmi	r5, r5
 8013be8:	6031      	str	r1, [r6, #0]
 8013bea:	07d9      	lsls	r1, r3, #31
 8013bec:	bf44      	itt	mi
 8013bee:	f043 0320 	orrmi.w	r3, r3, #32
 8013bf2:	6023      	strmi	r3, [r4, #0]
 8013bf4:	b11d      	cbz	r5, 8013bfe <_printf_i+0x19e>
 8013bf6:	2310      	movs	r3, #16
 8013bf8:	e7ac      	b.n	8013b54 <_printf_i+0xf4>
 8013bfa:	4827      	ldr	r0, [pc, #156]	@ (8013c98 <_printf_i+0x238>)
 8013bfc:	e7e9      	b.n	8013bd2 <_printf_i+0x172>
 8013bfe:	6823      	ldr	r3, [r4, #0]
 8013c00:	f023 0320 	bic.w	r3, r3, #32
 8013c04:	6023      	str	r3, [r4, #0]
 8013c06:	e7f6      	b.n	8013bf6 <_printf_i+0x196>
 8013c08:	4616      	mov	r6, r2
 8013c0a:	e7bd      	b.n	8013b88 <_printf_i+0x128>
 8013c0c:	6833      	ldr	r3, [r6, #0]
 8013c0e:	6825      	ldr	r5, [r4, #0]
 8013c10:	6961      	ldr	r1, [r4, #20]
 8013c12:	1d18      	adds	r0, r3, #4
 8013c14:	6030      	str	r0, [r6, #0]
 8013c16:	062e      	lsls	r6, r5, #24
 8013c18:	681b      	ldr	r3, [r3, #0]
 8013c1a:	d501      	bpl.n	8013c20 <_printf_i+0x1c0>
 8013c1c:	6019      	str	r1, [r3, #0]
 8013c1e:	e002      	b.n	8013c26 <_printf_i+0x1c6>
 8013c20:	0668      	lsls	r0, r5, #25
 8013c22:	d5fb      	bpl.n	8013c1c <_printf_i+0x1bc>
 8013c24:	8019      	strh	r1, [r3, #0]
 8013c26:	2300      	movs	r3, #0
 8013c28:	6123      	str	r3, [r4, #16]
 8013c2a:	4616      	mov	r6, r2
 8013c2c:	e7bc      	b.n	8013ba8 <_printf_i+0x148>
 8013c2e:	6833      	ldr	r3, [r6, #0]
 8013c30:	1d1a      	adds	r2, r3, #4
 8013c32:	6032      	str	r2, [r6, #0]
 8013c34:	681e      	ldr	r6, [r3, #0]
 8013c36:	6862      	ldr	r2, [r4, #4]
 8013c38:	2100      	movs	r1, #0
 8013c3a:	4630      	mov	r0, r6
 8013c3c:	f7ec faa0 	bl	8000180 <memchr>
 8013c40:	b108      	cbz	r0, 8013c46 <_printf_i+0x1e6>
 8013c42:	1b80      	subs	r0, r0, r6
 8013c44:	6060      	str	r0, [r4, #4]
 8013c46:	6863      	ldr	r3, [r4, #4]
 8013c48:	6123      	str	r3, [r4, #16]
 8013c4a:	2300      	movs	r3, #0
 8013c4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013c50:	e7aa      	b.n	8013ba8 <_printf_i+0x148>
 8013c52:	6923      	ldr	r3, [r4, #16]
 8013c54:	4632      	mov	r2, r6
 8013c56:	4649      	mov	r1, r9
 8013c58:	4640      	mov	r0, r8
 8013c5a:	47d0      	blx	sl
 8013c5c:	3001      	adds	r0, #1
 8013c5e:	d0ad      	beq.n	8013bbc <_printf_i+0x15c>
 8013c60:	6823      	ldr	r3, [r4, #0]
 8013c62:	079b      	lsls	r3, r3, #30
 8013c64:	d413      	bmi.n	8013c8e <_printf_i+0x22e>
 8013c66:	68e0      	ldr	r0, [r4, #12]
 8013c68:	9b03      	ldr	r3, [sp, #12]
 8013c6a:	4298      	cmp	r0, r3
 8013c6c:	bfb8      	it	lt
 8013c6e:	4618      	movlt	r0, r3
 8013c70:	e7a6      	b.n	8013bc0 <_printf_i+0x160>
 8013c72:	2301      	movs	r3, #1
 8013c74:	4632      	mov	r2, r6
 8013c76:	4649      	mov	r1, r9
 8013c78:	4640      	mov	r0, r8
 8013c7a:	47d0      	blx	sl
 8013c7c:	3001      	adds	r0, #1
 8013c7e:	d09d      	beq.n	8013bbc <_printf_i+0x15c>
 8013c80:	3501      	adds	r5, #1
 8013c82:	68e3      	ldr	r3, [r4, #12]
 8013c84:	9903      	ldr	r1, [sp, #12]
 8013c86:	1a5b      	subs	r3, r3, r1
 8013c88:	42ab      	cmp	r3, r5
 8013c8a:	dcf2      	bgt.n	8013c72 <_printf_i+0x212>
 8013c8c:	e7eb      	b.n	8013c66 <_printf_i+0x206>
 8013c8e:	2500      	movs	r5, #0
 8013c90:	f104 0619 	add.w	r6, r4, #25
 8013c94:	e7f5      	b.n	8013c82 <_printf_i+0x222>
 8013c96:	bf00      	nop
 8013c98:	0801cfc6 	.word	0x0801cfc6
 8013c9c:	0801cfd7 	.word	0x0801cfd7

08013ca0 <std>:
 8013ca0:	2300      	movs	r3, #0
 8013ca2:	b510      	push	{r4, lr}
 8013ca4:	4604      	mov	r4, r0
 8013ca6:	e9c0 3300 	strd	r3, r3, [r0]
 8013caa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013cae:	6083      	str	r3, [r0, #8]
 8013cb0:	8181      	strh	r1, [r0, #12]
 8013cb2:	6643      	str	r3, [r0, #100]	@ 0x64
 8013cb4:	81c2      	strh	r2, [r0, #14]
 8013cb6:	6183      	str	r3, [r0, #24]
 8013cb8:	4619      	mov	r1, r3
 8013cba:	2208      	movs	r2, #8
 8013cbc:	305c      	adds	r0, #92	@ 0x5c
 8013cbe:	f000 fa19 	bl	80140f4 <memset>
 8013cc2:	4b0d      	ldr	r3, [pc, #52]	@ (8013cf8 <std+0x58>)
 8013cc4:	6263      	str	r3, [r4, #36]	@ 0x24
 8013cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8013cfc <std+0x5c>)
 8013cc8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8013cca:	4b0d      	ldr	r3, [pc, #52]	@ (8013d00 <std+0x60>)
 8013ccc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8013cce:	4b0d      	ldr	r3, [pc, #52]	@ (8013d04 <std+0x64>)
 8013cd0:	6323      	str	r3, [r4, #48]	@ 0x30
 8013cd2:	4b0d      	ldr	r3, [pc, #52]	@ (8013d08 <std+0x68>)
 8013cd4:	6224      	str	r4, [r4, #32]
 8013cd6:	429c      	cmp	r4, r3
 8013cd8:	d006      	beq.n	8013ce8 <std+0x48>
 8013cda:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8013cde:	4294      	cmp	r4, r2
 8013ce0:	d002      	beq.n	8013ce8 <std+0x48>
 8013ce2:	33d0      	adds	r3, #208	@ 0xd0
 8013ce4:	429c      	cmp	r4, r3
 8013ce6:	d105      	bne.n	8013cf4 <std+0x54>
 8013ce8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8013cec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013cf0:	f000 baa2 	b.w	8014238 <__retarget_lock_init_recursive>
 8013cf4:	bd10      	pop	{r4, pc}
 8013cf6:	bf00      	nop
 8013cf8:	08013f45 	.word	0x08013f45
 8013cfc:	08013f67 	.word	0x08013f67
 8013d00:	08013f9f 	.word	0x08013f9f
 8013d04:	08013fc3 	.word	0x08013fc3
 8013d08:	2000251c 	.word	0x2000251c

08013d0c <stdio_exit_handler>:
 8013d0c:	4a02      	ldr	r2, [pc, #8]	@ (8013d18 <stdio_exit_handler+0xc>)
 8013d0e:	4903      	ldr	r1, [pc, #12]	@ (8013d1c <stdio_exit_handler+0x10>)
 8013d10:	4803      	ldr	r0, [pc, #12]	@ (8013d20 <stdio_exit_handler+0x14>)
 8013d12:	f000 b869 	b.w	8013de8 <_fwalk_sglue>
 8013d16:	bf00      	nop
 8013d18:	20000224 	.word	0x20000224
 8013d1c:	08015ccd 	.word	0x08015ccd
 8013d20:	20000234 	.word	0x20000234

08013d24 <cleanup_stdio>:
 8013d24:	6841      	ldr	r1, [r0, #4]
 8013d26:	4b0c      	ldr	r3, [pc, #48]	@ (8013d58 <cleanup_stdio+0x34>)
 8013d28:	4299      	cmp	r1, r3
 8013d2a:	b510      	push	{r4, lr}
 8013d2c:	4604      	mov	r4, r0
 8013d2e:	d001      	beq.n	8013d34 <cleanup_stdio+0x10>
 8013d30:	f001 ffcc 	bl	8015ccc <_fflush_r>
 8013d34:	68a1      	ldr	r1, [r4, #8]
 8013d36:	4b09      	ldr	r3, [pc, #36]	@ (8013d5c <cleanup_stdio+0x38>)
 8013d38:	4299      	cmp	r1, r3
 8013d3a:	d002      	beq.n	8013d42 <cleanup_stdio+0x1e>
 8013d3c:	4620      	mov	r0, r4
 8013d3e:	f001 ffc5 	bl	8015ccc <_fflush_r>
 8013d42:	68e1      	ldr	r1, [r4, #12]
 8013d44:	4b06      	ldr	r3, [pc, #24]	@ (8013d60 <cleanup_stdio+0x3c>)
 8013d46:	4299      	cmp	r1, r3
 8013d48:	d004      	beq.n	8013d54 <cleanup_stdio+0x30>
 8013d4a:	4620      	mov	r0, r4
 8013d4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013d50:	f001 bfbc 	b.w	8015ccc <_fflush_r>
 8013d54:	bd10      	pop	{r4, pc}
 8013d56:	bf00      	nop
 8013d58:	2000251c 	.word	0x2000251c
 8013d5c:	20002584 	.word	0x20002584
 8013d60:	200025ec 	.word	0x200025ec

08013d64 <global_stdio_init.part.0>:
 8013d64:	b510      	push	{r4, lr}
 8013d66:	4b0b      	ldr	r3, [pc, #44]	@ (8013d94 <global_stdio_init.part.0+0x30>)
 8013d68:	4c0b      	ldr	r4, [pc, #44]	@ (8013d98 <global_stdio_init.part.0+0x34>)
 8013d6a:	4a0c      	ldr	r2, [pc, #48]	@ (8013d9c <global_stdio_init.part.0+0x38>)
 8013d6c:	601a      	str	r2, [r3, #0]
 8013d6e:	4620      	mov	r0, r4
 8013d70:	2200      	movs	r2, #0
 8013d72:	2104      	movs	r1, #4
 8013d74:	f7ff ff94 	bl	8013ca0 <std>
 8013d78:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8013d7c:	2201      	movs	r2, #1
 8013d7e:	2109      	movs	r1, #9
 8013d80:	f7ff ff8e 	bl	8013ca0 <std>
 8013d84:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8013d88:	2202      	movs	r2, #2
 8013d8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013d8e:	2112      	movs	r1, #18
 8013d90:	f7ff bf86 	b.w	8013ca0 <std>
 8013d94:	20002654 	.word	0x20002654
 8013d98:	2000251c 	.word	0x2000251c
 8013d9c:	08013d0d 	.word	0x08013d0d

08013da0 <__sfp_lock_acquire>:
 8013da0:	4801      	ldr	r0, [pc, #4]	@ (8013da8 <__sfp_lock_acquire+0x8>)
 8013da2:	f000 ba4a 	b.w	801423a <__retarget_lock_acquire_recursive>
 8013da6:	bf00      	nop
 8013da8:	2000265d 	.word	0x2000265d

08013dac <__sfp_lock_release>:
 8013dac:	4801      	ldr	r0, [pc, #4]	@ (8013db4 <__sfp_lock_release+0x8>)
 8013dae:	f000 ba45 	b.w	801423c <__retarget_lock_release_recursive>
 8013db2:	bf00      	nop
 8013db4:	2000265d 	.word	0x2000265d

08013db8 <__sinit>:
 8013db8:	b510      	push	{r4, lr}
 8013dba:	4604      	mov	r4, r0
 8013dbc:	f7ff fff0 	bl	8013da0 <__sfp_lock_acquire>
 8013dc0:	6a23      	ldr	r3, [r4, #32]
 8013dc2:	b11b      	cbz	r3, 8013dcc <__sinit+0x14>
 8013dc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013dc8:	f7ff bff0 	b.w	8013dac <__sfp_lock_release>
 8013dcc:	4b04      	ldr	r3, [pc, #16]	@ (8013de0 <__sinit+0x28>)
 8013dce:	6223      	str	r3, [r4, #32]
 8013dd0:	4b04      	ldr	r3, [pc, #16]	@ (8013de4 <__sinit+0x2c>)
 8013dd2:	681b      	ldr	r3, [r3, #0]
 8013dd4:	2b00      	cmp	r3, #0
 8013dd6:	d1f5      	bne.n	8013dc4 <__sinit+0xc>
 8013dd8:	f7ff ffc4 	bl	8013d64 <global_stdio_init.part.0>
 8013ddc:	e7f2      	b.n	8013dc4 <__sinit+0xc>
 8013dde:	bf00      	nop
 8013de0:	08013d25 	.word	0x08013d25
 8013de4:	20002654 	.word	0x20002654

08013de8 <_fwalk_sglue>:
 8013de8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013dec:	4607      	mov	r7, r0
 8013dee:	4688      	mov	r8, r1
 8013df0:	4614      	mov	r4, r2
 8013df2:	2600      	movs	r6, #0
 8013df4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013df8:	f1b9 0901 	subs.w	r9, r9, #1
 8013dfc:	d505      	bpl.n	8013e0a <_fwalk_sglue+0x22>
 8013dfe:	6824      	ldr	r4, [r4, #0]
 8013e00:	2c00      	cmp	r4, #0
 8013e02:	d1f7      	bne.n	8013df4 <_fwalk_sglue+0xc>
 8013e04:	4630      	mov	r0, r6
 8013e06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013e0a:	89ab      	ldrh	r3, [r5, #12]
 8013e0c:	2b01      	cmp	r3, #1
 8013e0e:	d907      	bls.n	8013e20 <_fwalk_sglue+0x38>
 8013e10:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013e14:	3301      	adds	r3, #1
 8013e16:	d003      	beq.n	8013e20 <_fwalk_sglue+0x38>
 8013e18:	4629      	mov	r1, r5
 8013e1a:	4638      	mov	r0, r7
 8013e1c:	47c0      	blx	r8
 8013e1e:	4306      	orrs	r6, r0
 8013e20:	3568      	adds	r5, #104	@ 0x68
 8013e22:	e7e9      	b.n	8013df8 <_fwalk_sglue+0x10>

08013e24 <iprintf>:
 8013e24:	b40f      	push	{r0, r1, r2, r3}
 8013e26:	b507      	push	{r0, r1, r2, lr}
 8013e28:	4906      	ldr	r1, [pc, #24]	@ (8013e44 <iprintf+0x20>)
 8013e2a:	ab04      	add	r3, sp, #16
 8013e2c:	6808      	ldr	r0, [r1, #0]
 8013e2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013e32:	6881      	ldr	r1, [r0, #8]
 8013e34:	9301      	str	r3, [sp, #4]
 8013e36:	f001 fdad 	bl	8015994 <_vfiprintf_r>
 8013e3a:	b003      	add	sp, #12
 8013e3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8013e40:	b004      	add	sp, #16
 8013e42:	4770      	bx	lr
 8013e44:	20000230 	.word	0x20000230

08013e48 <_puts_r>:
 8013e48:	6a03      	ldr	r3, [r0, #32]
 8013e4a:	b570      	push	{r4, r5, r6, lr}
 8013e4c:	6884      	ldr	r4, [r0, #8]
 8013e4e:	4605      	mov	r5, r0
 8013e50:	460e      	mov	r6, r1
 8013e52:	b90b      	cbnz	r3, 8013e58 <_puts_r+0x10>
 8013e54:	f7ff ffb0 	bl	8013db8 <__sinit>
 8013e58:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013e5a:	07db      	lsls	r3, r3, #31
 8013e5c:	d405      	bmi.n	8013e6a <_puts_r+0x22>
 8013e5e:	89a3      	ldrh	r3, [r4, #12]
 8013e60:	0598      	lsls	r0, r3, #22
 8013e62:	d402      	bmi.n	8013e6a <_puts_r+0x22>
 8013e64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013e66:	f000 f9e8 	bl	801423a <__retarget_lock_acquire_recursive>
 8013e6a:	89a3      	ldrh	r3, [r4, #12]
 8013e6c:	0719      	lsls	r1, r3, #28
 8013e6e:	d502      	bpl.n	8013e76 <_puts_r+0x2e>
 8013e70:	6923      	ldr	r3, [r4, #16]
 8013e72:	2b00      	cmp	r3, #0
 8013e74:	d135      	bne.n	8013ee2 <_puts_r+0x9a>
 8013e76:	4621      	mov	r1, r4
 8013e78:	4628      	mov	r0, r5
 8013e7a:	f000 f8e5 	bl	8014048 <__swsetup_r>
 8013e7e:	b380      	cbz	r0, 8013ee2 <_puts_r+0x9a>
 8013e80:	f04f 35ff 	mov.w	r5, #4294967295
 8013e84:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013e86:	07da      	lsls	r2, r3, #31
 8013e88:	d405      	bmi.n	8013e96 <_puts_r+0x4e>
 8013e8a:	89a3      	ldrh	r3, [r4, #12]
 8013e8c:	059b      	lsls	r3, r3, #22
 8013e8e:	d402      	bmi.n	8013e96 <_puts_r+0x4e>
 8013e90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013e92:	f000 f9d3 	bl	801423c <__retarget_lock_release_recursive>
 8013e96:	4628      	mov	r0, r5
 8013e98:	bd70      	pop	{r4, r5, r6, pc}
 8013e9a:	2b00      	cmp	r3, #0
 8013e9c:	da04      	bge.n	8013ea8 <_puts_r+0x60>
 8013e9e:	69a2      	ldr	r2, [r4, #24]
 8013ea0:	429a      	cmp	r2, r3
 8013ea2:	dc17      	bgt.n	8013ed4 <_puts_r+0x8c>
 8013ea4:	290a      	cmp	r1, #10
 8013ea6:	d015      	beq.n	8013ed4 <_puts_r+0x8c>
 8013ea8:	6823      	ldr	r3, [r4, #0]
 8013eaa:	1c5a      	adds	r2, r3, #1
 8013eac:	6022      	str	r2, [r4, #0]
 8013eae:	7019      	strb	r1, [r3, #0]
 8013eb0:	68a3      	ldr	r3, [r4, #8]
 8013eb2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8013eb6:	3b01      	subs	r3, #1
 8013eb8:	60a3      	str	r3, [r4, #8]
 8013eba:	2900      	cmp	r1, #0
 8013ebc:	d1ed      	bne.n	8013e9a <_puts_r+0x52>
 8013ebe:	2b00      	cmp	r3, #0
 8013ec0:	da11      	bge.n	8013ee6 <_puts_r+0x9e>
 8013ec2:	4622      	mov	r2, r4
 8013ec4:	210a      	movs	r1, #10
 8013ec6:	4628      	mov	r0, r5
 8013ec8:	f000 f87f 	bl	8013fca <__swbuf_r>
 8013ecc:	3001      	adds	r0, #1
 8013ece:	d0d7      	beq.n	8013e80 <_puts_r+0x38>
 8013ed0:	250a      	movs	r5, #10
 8013ed2:	e7d7      	b.n	8013e84 <_puts_r+0x3c>
 8013ed4:	4622      	mov	r2, r4
 8013ed6:	4628      	mov	r0, r5
 8013ed8:	f000 f877 	bl	8013fca <__swbuf_r>
 8013edc:	3001      	adds	r0, #1
 8013ede:	d1e7      	bne.n	8013eb0 <_puts_r+0x68>
 8013ee0:	e7ce      	b.n	8013e80 <_puts_r+0x38>
 8013ee2:	3e01      	subs	r6, #1
 8013ee4:	e7e4      	b.n	8013eb0 <_puts_r+0x68>
 8013ee6:	6823      	ldr	r3, [r4, #0]
 8013ee8:	1c5a      	adds	r2, r3, #1
 8013eea:	6022      	str	r2, [r4, #0]
 8013eec:	220a      	movs	r2, #10
 8013eee:	701a      	strb	r2, [r3, #0]
 8013ef0:	e7ee      	b.n	8013ed0 <_puts_r+0x88>
	...

08013ef4 <puts>:
 8013ef4:	4b02      	ldr	r3, [pc, #8]	@ (8013f00 <puts+0xc>)
 8013ef6:	4601      	mov	r1, r0
 8013ef8:	6818      	ldr	r0, [r3, #0]
 8013efa:	f7ff bfa5 	b.w	8013e48 <_puts_r>
 8013efe:	bf00      	nop
 8013f00:	20000230 	.word	0x20000230

08013f04 <siprintf>:
 8013f04:	b40e      	push	{r1, r2, r3}
 8013f06:	b500      	push	{lr}
 8013f08:	b09c      	sub	sp, #112	@ 0x70
 8013f0a:	ab1d      	add	r3, sp, #116	@ 0x74
 8013f0c:	9002      	str	r0, [sp, #8]
 8013f0e:	9006      	str	r0, [sp, #24]
 8013f10:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8013f14:	4809      	ldr	r0, [pc, #36]	@ (8013f3c <siprintf+0x38>)
 8013f16:	9107      	str	r1, [sp, #28]
 8013f18:	9104      	str	r1, [sp, #16]
 8013f1a:	4909      	ldr	r1, [pc, #36]	@ (8013f40 <siprintf+0x3c>)
 8013f1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8013f20:	9105      	str	r1, [sp, #20]
 8013f22:	6800      	ldr	r0, [r0, #0]
 8013f24:	9301      	str	r3, [sp, #4]
 8013f26:	a902      	add	r1, sp, #8
 8013f28:	f001 fc0e 	bl	8015748 <_svfiprintf_r>
 8013f2c:	9b02      	ldr	r3, [sp, #8]
 8013f2e:	2200      	movs	r2, #0
 8013f30:	701a      	strb	r2, [r3, #0]
 8013f32:	b01c      	add	sp, #112	@ 0x70
 8013f34:	f85d eb04 	ldr.w	lr, [sp], #4
 8013f38:	b003      	add	sp, #12
 8013f3a:	4770      	bx	lr
 8013f3c:	20000230 	.word	0x20000230
 8013f40:	ffff0208 	.word	0xffff0208

08013f44 <__sread>:
 8013f44:	b510      	push	{r4, lr}
 8013f46:	460c      	mov	r4, r1
 8013f48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013f4c:	f000 f916 	bl	801417c <_read_r>
 8013f50:	2800      	cmp	r0, #0
 8013f52:	bfab      	itete	ge
 8013f54:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8013f56:	89a3      	ldrhlt	r3, [r4, #12]
 8013f58:	181b      	addge	r3, r3, r0
 8013f5a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8013f5e:	bfac      	ite	ge
 8013f60:	6563      	strge	r3, [r4, #84]	@ 0x54
 8013f62:	81a3      	strhlt	r3, [r4, #12]
 8013f64:	bd10      	pop	{r4, pc}

08013f66 <__swrite>:
 8013f66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013f6a:	461f      	mov	r7, r3
 8013f6c:	898b      	ldrh	r3, [r1, #12]
 8013f6e:	05db      	lsls	r3, r3, #23
 8013f70:	4605      	mov	r5, r0
 8013f72:	460c      	mov	r4, r1
 8013f74:	4616      	mov	r6, r2
 8013f76:	d505      	bpl.n	8013f84 <__swrite+0x1e>
 8013f78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013f7c:	2302      	movs	r3, #2
 8013f7e:	2200      	movs	r2, #0
 8013f80:	f000 f8ea 	bl	8014158 <_lseek_r>
 8013f84:	89a3      	ldrh	r3, [r4, #12]
 8013f86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013f8a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013f8e:	81a3      	strh	r3, [r4, #12]
 8013f90:	4632      	mov	r2, r6
 8013f92:	463b      	mov	r3, r7
 8013f94:	4628      	mov	r0, r5
 8013f96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013f9a:	f000 b911 	b.w	80141c0 <_write_r>

08013f9e <__sseek>:
 8013f9e:	b510      	push	{r4, lr}
 8013fa0:	460c      	mov	r4, r1
 8013fa2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013fa6:	f000 f8d7 	bl	8014158 <_lseek_r>
 8013faa:	1c43      	adds	r3, r0, #1
 8013fac:	89a3      	ldrh	r3, [r4, #12]
 8013fae:	bf15      	itete	ne
 8013fb0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8013fb2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8013fb6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8013fba:	81a3      	strheq	r3, [r4, #12]
 8013fbc:	bf18      	it	ne
 8013fbe:	81a3      	strhne	r3, [r4, #12]
 8013fc0:	bd10      	pop	{r4, pc}

08013fc2 <__sclose>:
 8013fc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013fc6:	f000 b8b7 	b.w	8014138 <_close_r>

08013fca <__swbuf_r>:
 8013fca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013fcc:	460e      	mov	r6, r1
 8013fce:	4614      	mov	r4, r2
 8013fd0:	4605      	mov	r5, r0
 8013fd2:	b118      	cbz	r0, 8013fdc <__swbuf_r+0x12>
 8013fd4:	6a03      	ldr	r3, [r0, #32]
 8013fd6:	b90b      	cbnz	r3, 8013fdc <__swbuf_r+0x12>
 8013fd8:	f7ff feee 	bl	8013db8 <__sinit>
 8013fdc:	69a3      	ldr	r3, [r4, #24]
 8013fde:	60a3      	str	r3, [r4, #8]
 8013fe0:	89a3      	ldrh	r3, [r4, #12]
 8013fe2:	071a      	lsls	r2, r3, #28
 8013fe4:	d501      	bpl.n	8013fea <__swbuf_r+0x20>
 8013fe6:	6923      	ldr	r3, [r4, #16]
 8013fe8:	b943      	cbnz	r3, 8013ffc <__swbuf_r+0x32>
 8013fea:	4621      	mov	r1, r4
 8013fec:	4628      	mov	r0, r5
 8013fee:	f000 f82b 	bl	8014048 <__swsetup_r>
 8013ff2:	b118      	cbz	r0, 8013ffc <__swbuf_r+0x32>
 8013ff4:	f04f 37ff 	mov.w	r7, #4294967295
 8013ff8:	4638      	mov	r0, r7
 8013ffa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013ffc:	6823      	ldr	r3, [r4, #0]
 8013ffe:	6922      	ldr	r2, [r4, #16]
 8014000:	1a98      	subs	r0, r3, r2
 8014002:	6963      	ldr	r3, [r4, #20]
 8014004:	b2f6      	uxtb	r6, r6
 8014006:	4283      	cmp	r3, r0
 8014008:	4637      	mov	r7, r6
 801400a:	dc05      	bgt.n	8014018 <__swbuf_r+0x4e>
 801400c:	4621      	mov	r1, r4
 801400e:	4628      	mov	r0, r5
 8014010:	f001 fe5c 	bl	8015ccc <_fflush_r>
 8014014:	2800      	cmp	r0, #0
 8014016:	d1ed      	bne.n	8013ff4 <__swbuf_r+0x2a>
 8014018:	68a3      	ldr	r3, [r4, #8]
 801401a:	3b01      	subs	r3, #1
 801401c:	60a3      	str	r3, [r4, #8]
 801401e:	6823      	ldr	r3, [r4, #0]
 8014020:	1c5a      	adds	r2, r3, #1
 8014022:	6022      	str	r2, [r4, #0]
 8014024:	701e      	strb	r6, [r3, #0]
 8014026:	6962      	ldr	r2, [r4, #20]
 8014028:	1c43      	adds	r3, r0, #1
 801402a:	429a      	cmp	r2, r3
 801402c:	d004      	beq.n	8014038 <__swbuf_r+0x6e>
 801402e:	89a3      	ldrh	r3, [r4, #12]
 8014030:	07db      	lsls	r3, r3, #31
 8014032:	d5e1      	bpl.n	8013ff8 <__swbuf_r+0x2e>
 8014034:	2e0a      	cmp	r6, #10
 8014036:	d1df      	bne.n	8013ff8 <__swbuf_r+0x2e>
 8014038:	4621      	mov	r1, r4
 801403a:	4628      	mov	r0, r5
 801403c:	f001 fe46 	bl	8015ccc <_fflush_r>
 8014040:	2800      	cmp	r0, #0
 8014042:	d0d9      	beq.n	8013ff8 <__swbuf_r+0x2e>
 8014044:	e7d6      	b.n	8013ff4 <__swbuf_r+0x2a>
	...

08014048 <__swsetup_r>:
 8014048:	b538      	push	{r3, r4, r5, lr}
 801404a:	4b29      	ldr	r3, [pc, #164]	@ (80140f0 <__swsetup_r+0xa8>)
 801404c:	4605      	mov	r5, r0
 801404e:	6818      	ldr	r0, [r3, #0]
 8014050:	460c      	mov	r4, r1
 8014052:	b118      	cbz	r0, 801405c <__swsetup_r+0x14>
 8014054:	6a03      	ldr	r3, [r0, #32]
 8014056:	b90b      	cbnz	r3, 801405c <__swsetup_r+0x14>
 8014058:	f7ff feae 	bl	8013db8 <__sinit>
 801405c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014060:	0719      	lsls	r1, r3, #28
 8014062:	d422      	bmi.n	80140aa <__swsetup_r+0x62>
 8014064:	06da      	lsls	r2, r3, #27
 8014066:	d407      	bmi.n	8014078 <__swsetup_r+0x30>
 8014068:	2209      	movs	r2, #9
 801406a:	602a      	str	r2, [r5, #0]
 801406c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014070:	81a3      	strh	r3, [r4, #12]
 8014072:	f04f 30ff 	mov.w	r0, #4294967295
 8014076:	e033      	b.n	80140e0 <__swsetup_r+0x98>
 8014078:	0758      	lsls	r0, r3, #29
 801407a:	d512      	bpl.n	80140a2 <__swsetup_r+0x5a>
 801407c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801407e:	b141      	cbz	r1, 8014092 <__swsetup_r+0x4a>
 8014080:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014084:	4299      	cmp	r1, r3
 8014086:	d002      	beq.n	801408e <__swsetup_r+0x46>
 8014088:	4628      	mov	r0, r5
 801408a:	f000 ff35 	bl	8014ef8 <_free_r>
 801408e:	2300      	movs	r3, #0
 8014090:	6363      	str	r3, [r4, #52]	@ 0x34
 8014092:	89a3      	ldrh	r3, [r4, #12]
 8014094:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014098:	81a3      	strh	r3, [r4, #12]
 801409a:	2300      	movs	r3, #0
 801409c:	6063      	str	r3, [r4, #4]
 801409e:	6923      	ldr	r3, [r4, #16]
 80140a0:	6023      	str	r3, [r4, #0]
 80140a2:	89a3      	ldrh	r3, [r4, #12]
 80140a4:	f043 0308 	orr.w	r3, r3, #8
 80140a8:	81a3      	strh	r3, [r4, #12]
 80140aa:	6923      	ldr	r3, [r4, #16]
 80140ac:	b94b      	cbnz	r3, 80140c2 <__swsetup_r+0x7a>
 80140ae:	89a3      	ldrh	r3, [r4, #12]
 80140b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80140b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80140b8:	d003      	beq.n	80140c2 <__swsetup_r+0x7a>
 80140ba:	4621      	mov	r1, r4
 80140bc:	4628      	mov	r0, r5
 80140be:	f001 fe53 	bl	8015d68 <__smakebuf_r>
 80140c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80140c6:	f013 0201 	ands.w	r2, r3, #1
 80140ca:	d00a      	beq.n	80140e2 <__swsetup_r+0x9a>
 80140cc:	2200      	movs	r2, #0
 80140ce:	60a2      	str	r2, [r4, #8]
 80140d0:	6962      	ldr	r2, [r4, #20]
 80140d2:	4252      	negs	r2, r2
 80140d4:	61a2      	str	r2, [r4, #24]
 80140d6:	6922      	ldr	r2, [r4, #16]
 80140d8:	b942      	cbnz	r2, 80140ec <__swsetup_r+0xa4>
 80140da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80140de:	d1c5      	bne.n	801406c <__swsetup_r+0x24>
 80140e0:	bd38      	pop	{r3, r4, r5, pc}
 80140e2:	0799      	lsls	r1, r3, #30
 80140e4:	bf58      	it	pl
 80140e6:	6962      	ldrpl	r2, [r4, #20]
 80140e8:	60a2      	str	r2, [r4, #8]
 80140ea:	e7f4      	b.n	80140d6 <__swsetup_r+0x8e>
 80140ec:	2000      	movs	r0, #0
 80140ee:	e7f7      	b.n	80140e0 <__swsetup_r+0x98>
 80140f0:	20000230 	.word	0x20000230

080140f4 <memset>:
 80140f4:	4402      	add	r2, r0
 80140f6:	4603      	mov	r3, r0
 80140f8:	4293      	cmp	r3, r2
 80140fa:	d100      	bne.n	80140fe <memset+0xa>
 80140fc:	4770      	bx	lr
 80140fe:	f803 1b01 	strb.w	r1, [r3], #1
 8014102:	e7f9      	b.n	80140f8 <memset+0x4>

08014104 <strrchr>:
 8014104:	b538      	push	{r3, r4, r5, lr}
 8014106:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 801410a:	4603      	mov	r3, r0
 801410c:	d10e      	bne.n	801412c <strrchr+0x28>
 801410e:	4621      	mov	r1, r4
 8014110:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014114:	f001 be7e 	b.w	8015e14 <strchr>
 8014118:	1c43      	adds	r3, r0, #1
 801411a:	4605      	mov	r5, r0
 801411c:	4621      	mov	r1, r4
 801411e:	4618      	mov	r0, r3
 8014120:	f001 fe78 	bl	8015e14 <strchr>
 8014124:	2800      	cmp	r0, #0
 8014126:	d1f7      	bne.n	8014118 <strrchr+0x14>
 8014128:	4628      	mov	r0, r5
 801412a:	bd38      	pop	{r3, r4, r5, pc}
 801412c:	2500      	movs	r5, #0
 801412e:	e7f5      	b.n	801411c <strrchr+0x18>

08014130 <_localeconv_r>:
 8014130:	4800      	ldr	r0, [pc, #0]	@ (8014134 <_localeconv_r+0x4>)
 8014132:	4770      	bx	lr
 8014134:	20000370 	.word	0x20000370

08014138 <_close_r>:
 8014138:	b538      	push	{r3, r4, r5, lr}
 801413a:	4d06      	ldr	r5, [pc, #24]	@ (8014154 <_close_r+0x1c>)
 801413c:	2300      	movs	r3, #0
 801413e:	4604      	mov	r4, r0
 8014140:	4608      	mov	r0, r1
 8014142:	602b      	str	r3, [r5, #0]
 8014144:	f7ef fafa 	bl	800373c <_close>
 8014148:	1c43      	adds	r3, r0, #1
 801414a:	d102      	bne.n	8014152 <_close_r+0x1a>
 801414c:	682b      	ldr	r3, [r5, #0]
 801414e:	b103      	cbz	r3, 8014152 <_close_r+0x1a>
 8014150:	6023      	str	r3, [r4, #0]
 8014152:	bd38      	pop	{r3, r4, r5, pc}
 8014154:	20002658 	.word	0x20002658

08014158 <_lseek_r>:
 8014158:	b538      	push	{r3, r4, r5, lr}
 801415a:	4d07      	ldr	r5, [pc, #28]	@ (8014178 <_lseek_r+0x20>)
 801415c:	4604      	mov	r4, r0
 801415e:	4608      	mov	r0, r1
 8014160:	4611      	mov	r1, r2
 8014162:	2200      	movs	r2, #0
 8014164:	602a      	str	r2, [r5, #0]
 8014166:	461a      	mov	r2, r3
 8014168:	f7ef fb0f 	bl	800378a <_lseek>
 801416c:	1c43      	adds	r3, r0, #1
 801416e:	d102      	bne.n	8014176 <_lseek_r+0x1e>
 8014170:	682b      	ldr	r3, [r5, #0]
 8014172:	b103      	cbz	r3, 8014176 <_lseek_r+0x1e>
 8014174:	6023      	str	r3, [r4, #0]
 8014176:	bd38      	pop	{r3, r4, r5, pc}
 8014178:	20002658 	.word	0x20002658

0801417c <_read_r>:
 801417c:	b538      	push	{r3, r4, r5, lr}
 801417e:	4d07      	ldr	r5, [pc, #28]	@ (801419c <_read_r+0x20>)
 8014180:	4604      	mov	r4, r0
 8014182:	4608      	mov	r0, r1
 8014184:	4611      	mov	r1, r2
 8014186:	2200      	movs	r2, #0
 8014188:	602a      	str	r2, [r5, #0]
 801418a:	461a      	mov	r2, r3
 801418c:	f7ef fab9 	bl	8003702 <_read>
 8014190:	1c43      	adds	r3, r0, #1
 8014192:	d102      	bne.n	801419a <_read_r+0x1e>
 8014194:	682b      	ldr	r3, [r5, #0]
 8014196:	b103      	cbz	r3, 801419a <_read_r+0x1e>
 8014198:	6023      	str	r3, [r4, #0]
 801419a:	bd38      	pop	{r3, r4, r5, pc}
 801419c:	20002658 	.word	0x20002658

080141a0 <_sbrk_r>:
 80141a0:	b538      	push	{r3, r4, r5, lr}
 80141a2:	4d06      	ldr	r5, [pc, #24]	@ (80141bc <_sbrk_r+0x1c>)
 80141a4:	2300      	movs	r3, #0
 80141a6:	4604      	mov	r4, r0
 80141a8:	4608      	mov	r0, r1
 80141aa:	602b      	str	r3, [r5, #0]
 80141ac:	f7ef fafa 	bl	80037a4 <_sbrk>
 80141b0:	1c43      	adds	r3, r0, #1
 80141b2:	d102      	bne.n	80141ba <_sbrk_r+0x1a>
 80141b4:	682b      	ldr	r3, [r5, #0]
 80141b6:	b103      	cbz	r3, 80141ba <_sbrk_r+0x1a>
 80141b8:	6023      	str	r3, [r4, #0]
 80141ba:	bd38      	pop	{r3, r4, r5, pc}
 80141bc:	20002658 	.word	0x20002658

080141c0 <_write_r>:
 80141c0:	b538      	push	{r3, r4, r5, lr}
 80141c2:	4d07      	ldr	r5, [pc, #28]	@ (80141e0 <_write_r+0x20>)
 80141c4:	4604      	mov	r4, r0
 80141c6:	4608      	mov	r0, r1
 80141c8:	4611      	mov	r1, r2
 80141ca:	2200      	movs	r2, #0
 80141cc:	602a      	str	r2, [r5, #0]
 80141ce:	461a      	mov	r2, r3
 80141d0:	f7fc fd02 	bl	8010bd8 <_write>
 80141d4:	1c43      	adds	r3, r0, #1
 80141d6:	d102      	bne.n	80141de <_write_r+0x1e>
 80141d8:	682b      	ldr	r3, [r5, #0]
 80141da:	b103      	cbz	r3, 80141de <_write_r+0x1e>
 80141dc:	6023      	str	r3, [r4, #0]
 80141de:	bd38      	pop	{r3, r4, r5, pc}
 80141e0:	20002658 	.word	0x20002658

080141e4 <__errno>:
 80141e4:	4b01      	ldr	r3, [pc, #4]	@ (80141ec <__errno+0x8>)
 80141e6:	6818      	ldr	r0, [r3, #0]
 80141e8:	4770      	bx	lr
 80141ea:	bf00      	nop
 80141ec:	20000230 	.word	0x20000230

080141f0 <__libc_init_array>:
 80141f0:	b570      	push	{r4, r5, r6, lr}
 80141f2:	4d0d      	ldr	r5, [pc, #52]	@ (8014228 <__libc_init_array+0x38>)
 80141f4:	4c0d      	ldr	r4, [pc, #52]	@ (801422c <__libc_init_array+0x3c>)
 80141f6:	1b64      	subs	r4, r4, r5
 80141f8:	10a4      	asrs	r4, r4, #2
 80141fa:	2600      	movs	r6, #0
 80141fc:	42a6      	cmp	r6, r4
 80141fe:	d109      	bne.n	8014214 <__libc_init_array+0x24>
 8014200:	4d0b      	ldr	r5, [pc, #44]	@ (8014230 <__libc_init_array+0x40>)
 8014202:	4c0c      	ldr	r4, [pc, #48]	@ (8014234 <__libc_init_array+0x44>)
 8014204:	f001 ff1c 	bl	8016040 <_init>
 8014208:	1b64      	subs	r4, r4, r5
 801420a:	10a4      	asrs	r4, r4, #2
 801420c:	2600      	movs	r6, #0
 801420e:	42a6      	cmp	r6, r4
 8014210:	d105      	bne.n	801421e <__libc_init_array+0x2e>
 8014212:	bd70      	pop	{r4, r5, r6, pc}
 8014214:	f855 3b04 	ldr.w	r3, [r5], #4
 8014218:	4798      	blx	r3
 801421a:	3601      	adds	r6, #1
 801421c:	e7ee      	b.n	80141fc <__libc_init_array+0xc>
 801421e:	f855 3b04 	ldr.w	r3, [r5], #4
 8014222:	4798      	blx	r3
 8014224:	3601      	adds	r6, #1
 8014226:	e7f2      	b.n	801420e <__libc_init_array+0x1e>
 8014228:	0801d330 	.word	0x0801d330
 801422c:	0801d330 	.word	0x0801d330
 8014230:	0801d330 	.word	0x0801d330
 8014234:	0801d334 	.word	0x0801d334

08014238 <__retarget_lock_init_recursive>:
 8014238:	4770      	bx	lr

0801423a <__retarget_lock_acquire_recursive>:
 801423a:	4770      	bx	lr

0801423c <__retarget_lock_release_recursive>:
 801423c:	4770      	bx	lr

0801423e <memcpy>:
 801423e:	440a      	add	r2, r1
 8014240:	4291      	cmp	r1, r2
 8014242:	f100 33ff 	add.w	r3, r0, #4294967295
 8014246:	d100      	bne.n	801424a <memcpy+0xc>
 8014248:	4770      	bx	lr
 801424a:	b510      	push	{r4, lr}
 801424c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014250:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014254:	4291      	cmp	r1, r2
 8014256:	d1f9      	bne.n	801424c <memcpy+0xe>
 8014258:	bd10      	pop	{r4, pc}

0801425a <quorem>:
 801425a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801425e:	6903      	ldr	r3, [r0, #16]
 8014260:	690c      	ldr	r4, [r1, #16]
 8014262:	42a3      	cmp	r3, r4
 8014264:	4607      	mov	r7, r0
 8014266:	db7e      	blt.n	8014366 <quorem+0x10c>
 8014268:	3c01      	subs	r4, #1
 801426a:	f101 0814 	add.w	r8, r1, #20
 801426e:	00a3      	lsls	r3, r4, #2
 8014270:	f100 0514 	add.w	r5, r0, #20
 8014274:	9300      	str	r3, [sp, #0]
 8014276:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801427a:	9301      	str	r3, [sp, #4]
 801427c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014280:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014284:	3301      	adds	r3, #1
 8014286:	429a      	cmp	r2, r3
 8014288:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801428c:	fbb2 f6f3 	udiv	r6, r2, r3
 8014290:	d32e      	bcc.n	80142f0 <quorem+0x96>
 8014292:	f04f 0a00 	mov.w	sl, #0
 8014296:	46c4      	mov	ip, r8
 8014298:	46ae      	mov	lr, r5
 801429a:	46d3      	mov	fp, sl
 801429c:	f85c 3b04 	ldr.w	r3, [ip], #4
 80142a0:	b298      	uxth	r0, r3
 80142a2:	fb06 a000 	mla	r0, r6, r0, sl
 80142a6:	0c02      	lsrs	r2, r0, #16
 80142a8:	0c1b      	lsrs	r3, r3, #16
 80142aa:	fb06 2303 	mla	r3, r6, r3, r2
 80142ae:	f8de 2000 	ldr.w	r2, [lr]
 80142b2:	b280      	uxth	r0, r0
 80142b4:	b292      	uxth	r2, r2
 80142b6:	1a12      	subs	r2, r2, r0
 80142b8:	445a      	add	r2, fp
 80142ba:	f8de 0000 	ldr.w	r0, [lr]
 80142be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80142c2:	b29b      	uxth	r3, r3
 80142c4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80142c8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80142cc:	b292      	uxth	r2, r2
 80142ce:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80142d2:	45e1      	cmp	r9, ip
 80142d4:	f84e 2b04 	str.w	r2, [lr], #4
 80142d8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80142dc:	d2de      	bcs.n	801429c <quorem+0x42>
 80142de:	9b00      	ldr	r3, [sp, #0]
 80142e0:	58eb      	ldr	r3, [r5, r3]
 80142e2:	b92b      	cbnz	r3, 80142f0 <quorem+0x96>
 80142e4:	9b01      	ldr	r3, [sp, #4]
 80142e6:	3b04      	subs	r3, #4
 80142e8:	429d      	cmp	r5, r3
 80142ea:	461a      	mov	r2, r3
 80142ec:	d32f      	bcc.n	801434e <quorem+0xf4>
 80142ee:	613c      	str	r4, [r7, #16]
 80142f0:	4638      	mov	r0, r7
 80142f2:	f001 f8c5 	bl	8015480 <__mcmp>
 80142f6:	2800      	cmp	r0, #0
 80142f8:	db25      	blt.n	8014346 <quorem+0xec>
 80142fa:	4629      	mov	r1, r5
 80142fc:	2000      	movs	r0, #0
 80142fe:	f858 2b04 	ldr.w	r2, [r8], #4
 8014302:	f8d1 c000 	ldr.w	ip, [r1]
 8014306:	fa1f fe82 	uxth.w	lr, r2
 801430a:	fa1f f38c 	uxth.w	r3, ip
 801430e:	eba3 030e 	sub.w	r3, r3, lr
 8014312:	4403      	add	r3, r0
 8014314:	0c12      	lsrs	r2, r2, #16
 8014316:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801431a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801431e:	b29b      	uxth	r3, r3
 8014320:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014324:	45c1      	cmp	r9, r8
 8014326:	f841 3b04 	str.w	r3, [r1], #4
 801432a:	ea4f 4022 	mov.w	r0, r2, asr #16
 801432e:	d2e6      	bcs.n	80142fe <quorem+0xa4>
 8014330:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014334:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014338:	b922      	cbnz	r2, 8014344 <quorem+0xea>
 801433a:	3b04      	subs	r3, #4
 801433c:	429d      	cmp	r5, r3
 801433e:	461a      	mov	r2, r3
 8014340:	d30b      	bcc.n	801435a <quorem+0x100>
 8014342:	613c      	str	r4, [r7, #16]
 8014344:	3601      	adds	r6, #1
 8014346:	4630      	mov	r0, r6
 8014348:	b003      	add	sp, #12
 801434a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801434e:	6812      	ldr	r2, [r2, #0]
 8014350:	3b04      	subs	r3, #4
 8014352:	2a00      	cmp	r2, #0
 8014354:	d1cb      	bne.n	80142ee <quorem+0x94>
 8014356:	3c01      	subs	r4, #1
 8014358:	e7c6      	b.n	80142e8 <quorem+0x8e>
 801435a:	6812      	ldr	r2, [r2, #0]
 801435c:	3b04      	subs	r3, #4
 801435e:	2a00      	cmp	r2, #0
 8014360:	d1ef      	bne.n	8014342 <quorem+0xe8>
 8014362:	3c01      	subs	r4, #1
 8014364:	e7ea      	b.n	801433c <quorem+0xe2>
 8014366:	2000      	movs	r0, #0
 8014368:	e7ee      	b.n	8014348 <quorem+0xee>
 801436a:	0000      	movs	r0, r0
 801436c:	0000      	movs	r0, r0
	...

08014370 <_dtoa_r>:
 8014370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014374:	69c7      	ldr	r7, [r0, #28]
 8014376:	b099      	sub	sp, #100	@ 0x64
 8014378:	ed8d 0b02 	vstr	d0, [sp, #8]
 801437c:	ec55 4b10 	vmov	r4, r5, d0
 8014380:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8014382:	9109      	str	r1, [sp, #36]	@ 0x24
 8014384:	4683      	mov	fp, r0
 8014386:	920e      	str	r2, [sp, #56]	@ 0x38
 8014388:	9313      	str	r3, [sp, #76]	@ 0x4c
 801438a:	b97f      	cbnz	r7, 80143ac <_dtoa_r+0x3c>
 801438c:	2010      	movs	r0, #16
 801438e:	f7fe ff71 	bl	8013274 <malloc>
 8014392:	4602      	mov	r2, r0
 8014394:	f8cb 001c 	str.w	r0, [fp, #28]
 8014398:	b920      	cbnz	r0, 80143a4 <_dtoa_r+0x34>
 801439a:	4ba7      	ldr	r3, [pc, #668]	@ (8014638 <_dtoa_r+0x2c8>)
 801439c:	21ef      	movs	r1, #239	@ 0xef
 801439e:	48a7      	ldr	r0, [pc, #668]	@ (801463c <_dtoa_r+0x2cc>)
 80143a0:	f001 fd68 	bl	8015e74 <__assert_func>
 80143a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80143a8:	6007      	str	r7, [r0, #0]
 80143aa:	60c7      	str	r7, [r0, #12]
 80143ac:	f8db 301c 	ldr.w	r3, [fp, #28]
 80143b0:	6819      	ldr	r1, [r3, #0]
 80143b2:	b159      	cbz	r1, 80143cc <_dtoa_r+0x5c>
 80143b4:	685a      	ldr	r2, [r3, #4]
 80143b6:	604a      	str	r2, [r1, #4]
 80143b8:	2301      	movs	r3, #1
 80143ba:	4093      	lsls	r3, r2
 80143bc:	608b      	str	r3, [r1, #8]
 80143be:	4658      	mov	r0, fp
 80143c0:	f000 fe24 	bl	801500c <_Bfree>
 80143c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80143c8:	2200      	movs	r2, #0
 80143ca:	601a      	str	r2, [r3, #0]
 80143cc:	1e2b      	subs	r3, r5, #0
 80143ce:	bfb9      	ittee	lt
 80143d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80143d4:	9303      	strlt	r3, [sp, #12]
 80143d6:	2300      	movge	r3, #0
 80143d8:	6033      	strge	r3, [r6, #0]
 80143da:	9f03      	ldr	r7, [sp, #12]
 80143dc:	4b98      	ldr	r3, [pc, #608]	@ (8014640 <_dtoa_r+0x2d0>)
 80143de:	bfbc      	itt	lt
 80143e0:	2201      	movlt	r2, #1
 80143e2:	6032      	strlt	r2, [r6, #0]
 80143e4:	43bb      	bics	r3, r7
 80143e6:	d112      	bne.n	801440e <_dtoa_r+0x9e>
 80143e8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80143ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 80143ee:	6013      	str	r3, [r2, #0]
 80143f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80143f4:	4323      	orrs	r3, r4
 80143f6:	f000 854d 	beq.w	8014e94 <_dtoa_r+0xb24>
 80143fa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80143fc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8014654 <_dtoa_r+0x2e4>
 8014400:	2b00      	cmp	r3, #0
 8014402:	f000 854f 	beq.w	8014ea4 <_dtoa_r+0xb34>
 8014406:	f10a 0303 	add.w	r3, sl, #3
 801440a:	f000 bd49 	b.w	8014ea0 <_dtoa_r+0xb30>
 801440e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014412:	2200      	movs	r2, #0
 8014414:	ec51 0b17 	vmov	r0, r1, d7
 8014418:	2300      	movs	r3, #0
 801441a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 801441e:	f7ec fb2b 	bl	8000a78 <__aeabi_dcmpeq>
 8014422:	4680      	mov	r8, r0
 8014424:	b158      	cbz	r0, 801443e <_dtoa_r+0xce>
 8014426:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014428:	2301      	movs	r3, #1
 801442a:	6013      	str	r3, [r2, #0]
 801442c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801442e:	b113      	cbz	r3, 8014436 <_dtoa_r+0xc6>
 8014430:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8014432:	4b84      	ldr	r3, [pc, #528]	@ (8014644 <_dtoa_r+0x2d4>)
 8014434:	6013      	str	r3, [r2, #0]
 8014436:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8014658 <_dtoa_r+0x2e8>
 801443a:	f000 bd33 	b.w	8014ea4 <_dtoa_r+0xb34>
 801443e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8014442:	aa16      	add	r2, sp, #88	@ 0x58
 8014444:	a917      	add	r1, sp, #92	@ 0x5c
 8014446:	4658      	mov	r0, fp
 8014448:	f001 f8ca 	bl	80155e0 <__d2b>
 801444c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8014450:	4681      	mov	r9, r0
 8014452:	2e00      	cmp	r6, #0
 8014454:	d077      	beq.n	8014546 <_dtoa_r+0x1d6>
 8014456:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014458:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 801445c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014460:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014464:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8014468:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801446c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8014470:	4619      	mov	r1, r3
 8014472:	2200      	movs	r2, #0
 8014474:	4b74      	ldr	r3, [pc, #464]	@ (8014648 <_dtoa_r+0x2d8>)
 8014476:	f7eb fedf 	bl	8000238 <__aeabi_dsub>
 801447a:	a369      	add	r3, pc, #420	@ (adr r3, 8014620 <_dtoa_r+0x2b0>)
 801447c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014480:	f7ec f892 	bl	80005a8 <__aeabi_dmul>
 8014484:	a368      	add	r3, pc, #416	@ (adr r3, 8014628 <_dtoa_r+0x2b8>)
 8014486:	e9d3 2300 	ldrd	r2, r3, [r3]
 801448a:	f7eb fed7 	bl	800023c <__adddf3>
 801448e:	4604      	mov	r4, r0
 8014490:	4630      	mov	r0, r6
 8014492:	460d      	mov	r5, r1
 8014494:	f7ec f81e 	bl	80004d4 <__aeabi_i2d>
 8014498:	a365      	add	r3, pc, #404	@ (adr r3, 8014630 <_dtoa_r+0x2c0>)
 801449a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801449e:	f7ec f883 	bl	80005a8 <__aeabi_dmul>
 80144a2:	4602      	mov	r2, r0
 80144a4:	460b      	mov	r3, r1
 80144a6:	4620      	mov	r0, r4
 80144a8:	4629      	mov	r1, r5
 80144aa:	f7eb fec7 	bl	800023c <__adddf3>
 80144ae:	4604      	mov	r4, r0
 80144b0:	460d      	mov	r5, r1
 80144b2:	f7ec fb29 	bl	8000b08 <__aeabi_d2iz>
 80144b6:	2200      	movs	r2, #0
 80144b8:	4607      	mov	r7, r0
 80144ba:	2300      	movs	r3, #0
 80144bc:	4620      	mov	r0, r4
 80144be:	4629      	mov	r1, r5
 80144c0:	f7ec fae4 	bl	8000a8c <__aeabi_dcmplt>
 80144c4:	b140      	cbz	r0, 80144d8 <_dtoa_r+0x168>
 80144c6:	4638      	mov	r0, r7
 80144c8:	f7ec f804 	bl	80004d4 <__aeabi_i2d>
 80144cc:	4622      	mov	r2, r4
 80144ce:	462b      	mov	r3, r5
 80144d0:	f7ec fad2 	bl	8000a78 <__aeabi_dcmpeq>
 80144d4:	b900      	cbnz	r0, 80144d8 <_dtoa_r+0x168>
 80144d6:	3f01      	subs	r7, #1
 80144d8:	2f16      	cmp	r7, #22
 80144da:	d851      	bhi.n	8014580 <_dtoa_r+0x210>
 80144dc:	4b5b      	ldr	r3, [pc, #364]	@ (801464c <_dtoa_r+0x2dc>)
 80144de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80144e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80144ea:	f7ec facf 	bl	8000a8c <__aeabi_dcmplt>
 80144ee:	2800      	cmp	r0, #0
 80144f0:	d048      	beq.n	8014584 <_dtoa_r+0x214>
 80144f2:	3f01      	subs	r7, #1
 80144f4:	2300      	movs	r3, #0
 80144f6:	9312      	str	r3, [sp, #72]	@ 0x48
 80144f8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80144fa:	1b9b      	subs	r3, r3, r6
 80144fc:	1e5a      	subs	r2, r3, #1
 80144fe:	bf44      	itt	mi
 8014500:	f1c3 0801 	rsbmi	r8, r3, #1
 8014504:	2300      	movmi	r3, #0
 8014506:	9208      	str	r2, [sp, #32]
 8014508:	bf54      	ite	pl
 801450a:	f04f 0800 	movpl.w	r8, #0
 801450e:	9308      	strmi	r3, [sp, #32]
 8014510:	2f00      	cmp	r7, #0
 8014512:	db39      	blt.n	8014588 <_dtoa_r+0x218>
 8014514:	9b08      	ldr	r3, [sp, #32]
 8014516:	970f      	str	r7, [sp, #60]	@ 0x3c
 8014518:	443b      	add	r3, r7
 801451a:	9308      	str	r3, [sp, #32]
 801451c:	2300      	movs	r3, #0
 801451e:	930a      	str	r3, [sp, #40]	@ 0x28
 8014520:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014522:	2b09      	cmp	r3, #9
 8014524:	d864      	bhi.n	80145f0 <_dtoa_r+0x280>
 8014526:	2b05      	cmp	r3, #5
 8014528:	bfc4      	itt	gt
 801452a:	3b04      	subgt	r3, #4
 801452c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 801452e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014530:	f1a3 0302 	sub.w	r3, r3, #2
 8014534:	bfcc      	ite	gt
 8014536:	2400      	movgt	r4, #0
 8014538:	2401      	movle	r4, #1
 801453a:	2b03      	cmp	r3, #3
 801453c:	d863      	bhi.n	8014606 <_dtoa_r+0x296>
 801453e:	e8df f003 	tbb	[pc, r3]
 8014542:	372a      	.short	0x372a
 8014544:	5535      	.short	0x5535
 8014546:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 801454a:	441e      	add	r6, r3
 801454c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8014550:	2b20      	cmp	r3, #32
 8014552:	bfc1      	itttt	gt
 8014554:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8014558:	409f      	lslgt	r7, r3
 801455a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 801455e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8014562:	bfd6      	itet	le
 8014564:	f1c3 0320 	rsble	r3, r3, #32
 8014568:	ea47 0003 	orrgt.w	r0, r7, r3
 801456c:	fa04 f003 	lslle.w	r0, r4, r3
 8014570:	f7eb ffa0 	bl	80004b4 <__aeabi_ui2d>
 8014574:	2201      	movs	r2, #1
 8014576:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801457a:	3e01      	subs	r6, #1
 801457c:	9214      	str	r2, [sp, #80]	@ 0x50
 801457e:	e777      	b.n	8014470 <_dtoa_r+0x100>
 8014580:	2301      	movs	r3, #1
 8014582:	e7b8      	b.n	80144f6 <_dtoa_r+0x186>
 8014584:	9012      	str	r0, [sp, #72]	@ 0x48
 8014586:	e7b7      	b.n	80144f8 <_dtoa_r+0x188>
 8014588:	427b      	negs	r3, r7
 801458a:	930a      	str	r3, [sp, #40]	@ 0x28
 801458c:	2300      	movs	r3, #0
 801458e:	eba8 0807 	sub.w	r8, r8, r7
 8014592:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014594:	e7c4      	b.n	8014520 <_dtoa_r+0x1b0>
 8014596:	2300      	movs	r3, #0
 8014598:	930b      	str	r3, [sp, #44]	@ 0x2c
 801459a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801459c:	2b00      	cmp	r3, #0
 801459e:	dc35      	bgt.n	801460c <_dtoa_r+0x29c>
 80145a0:	2301      	movs	r3, #1
 80145a2:	9300      	str	r3, [sp, #0]
 80145a4:	9307      	str	r3, [sp, #28]
 80145a6:	461a      	mov	r2, r3
 80145a8:	920e      	str	r2, [sp, #56]	@ 0x38
 80145aa:	e00b      	b.n	80145c4 <_dtoa_r+0x254>
 80145ac:	2301      	movs	r3, #1
 80145ae:	e7f3      	b.n	8014598 <_dtoa_r+0x228>
 80145b0:	2300      	movs	r3, #0
 80145b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80145b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80145b6:	18fb      	adds	r3, r7, r3
 80145b8:	9300      	str	r3, [sp, #0]
 80145ba:	3301      	adds	r3, #1
 80145bc:	2b01      	cmp	r3, #1
 80145be:	9307      	str	r3, [sp, #28]
 80145c0:	bfb8      	it	lt
 80145c2:	2301      	movlt	r3, #1
 80145c4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80145c8:	2100      	movs	r1, #0
 80145ca:	2204      	movs	r2, #4
 80145cc:	f102 0514 	add.w	r5, r2, #20
 80145d0:	429d      	cmp	r5, r3
 80145d2:	d91f      	bls.n	8014614 <_dtoa_r+0x2a4>
 80145d4:	6041      	str	r1, [r0, #4]
 80145d6:	4658      	mov	r0, fp
 80145d8:	f000 fcd8 	bl	8014f8c <_Balloc>
 80145dc:	4682      	mov	sl, r0
 80145de:	2800      	cmp	r0, #0
 80145e0:	d13c      	bne.n	801465c <_dtoa_r+0x2ec>
 80145e2:	4b1b      	ldr	r3, [pc, #108]	@ (8014650 <_dtoa_r+0x2e0>)
 80145e4:	4602      	mov	r2, r0
 80145e6:	f240 11af 	movw	r1, #431	@ 0x1af
 80145ea:	e6d8      	b.n	801439e <_dtoa_r+0x2e>
 80145ec:	2301      	movs	r3, #1
 80145ee:	e7e0      	b.n	80145b2 <_dtoa_r+0x242>
 80145f0:	2401      	movs	r4, #1
 80145f2:	2300      	movs	r3, #0
 80145f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80145f6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80145f8:	f04f 33ff 	mov.w	r3, #4294967295
 80145fc:	9300      	str	r3, [sp, #0]
 80145fe:	9307      	str	r3, [sp, #28]
 8014600:	2200      	movs	r2, #0
 8014602:	2312      	movs	r3, #18
 8014604:	e7d0      	b.n	80145a8 <_dtoa_r+0x238>
 8014606:	2301      	movs	r3, #1
 8014608:	930b      	str	r3, [sp, #44]	@ 0x2c
 801460a:	e7f5      	b.n	80145f8 <_dtoa_r+0x288>
 801460c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801460e:	9300      	str	r3, [sp, #0]
 8014610:	9307      	str	r3, [sp, #28]
 8014612:	e7d7      	b.n	80145c4 <_dtoa_r+0x254>
 8014614:	3101      	adds	r1, #1
 8014616:	0052      	lsls	r2, r2, #1
 8014618:	e7d8      	b.n	80145cc <_dtoa_r+0x25c>
 801461a:	bf00      	nop
 801461c:	f3af 8000 	nop.w
 8014620:	636f4361 	.word	0x636f4361
 8014624:	3fd287a7 	.word	0x3fd287a7
 8014628:	8b60c8b3 	.word	0x8b60c8b3
 801462c:	3fc68a28 	.word	0x3fc68a28
 8014630:	509f79fb 	.word	0x509f79fb
 8014634:	3fd34413 	.word	0x3fd34413
 8014638:	0801cff5 	.word	0x0801cff5
 801463c:	0801d00c 	.word	0x0801d00c
 8014640:	7ff00000 	.word	0x7ff00000
 8014644:	0801cfc5 	.word	0x0801cfc5
 8014648:	3ff80000 	.word	0x3ff80000
 801464c:	0801d108 	.word	0x0801d108
 8014650:	0801d064 	.word	0x0801d064
 8014654:	0801cff1 	.word	0x0801cff1
 8014658:	0801cfc4 	.word	0x0801cfc4
 801465c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8014660:	6018      	str	r0, [r3, #0]
 8014662:	9b07      	ldr	r3, [sp, #28]
 8014664:	2b0e      	cmp	r3, #14
 8014666:	f200 80a4 	bhi.w	80147b2 <_dtoa_r+0x442>
 801466a:	2c00      	cmp	r4, #0
 801466c:	f000 80a1 	beq.w	80147b2 <_dtoa_r+0x442>
 8014670:	2f00      	cmp	r7, #0
 8014672:	dd33      	ble.n	80146dc <_dtoa_r+0x36c>
 8014674:	4bad      	ldr	r3, [pc, #692]	@ (801492c <_dtoa_r+0x5bc>)
 8014676:	f007 020f 	and.w	r2, r7, #15
 801467a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801467e:	ed93 7b00 	vldr	d7, [r3]
 8014682:	05f8      	lsls	r0, r7, #23
 8014684:	ed8d 7b04 	vstr	d7, [sp, #16]
 8014688:	ea4f 1427 	mov.w	r4, r7, asr #4
 801468c:	d516      	bpl.n	80146bc <_dtoa_r+0x34c>
 801468e:	4ba8      	ldr	r3, [pc, #672]	@ (8014930 <_dtoa_r+0x5c0>)
 8014690:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014694:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014698:	f7ec f8b0 	bl	80007fc <__aeabi_ddiv>
 801469c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80146a0:	f004 040f 	and.w	r4, r4, #15
 80146a4:	2603      	movs	r6, #3
 80146a6:	4da2      	ldr	r5, [pc, #648]	@ (8014930 <_dtoa_r+0x5c0>)
 80146a8:	b954      	cbnz	r4, 80146c0 <_dtoa_r+0x350>
 80146aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80146ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80146b2:	f7ec f8a3 	bl	80007fc <__aeabi_ddiv>
 80146b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80146ba:	e028      	b.n	801470e <_dtoa_r+0x39e>
 80146bc:	2602      	movs	r6, #2
 80146be:	e7f2      	b.n	80146a6 <_dtoa_r+0x336>
 80146c0:	07e1      	lsls	r1, r4, #31
 80146c2:	d508      	bpl.n	80146d6 <_dtoa_r+0x366>
 80146c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80146c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80146cc:	f7eb ff6c 	bl	80005a8 <__aeabi_dmul>
 80146d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80146d4:	3601      	adds	r6, #1
 80146d6:	1064      	asrs	r4, r4, #1
 80146d8:	3508      	adds	r5, #8
 80146da:	e7e5      	b.n	80146a8 <_dtoa_r+0x338>
 80146dc:	f000 80d2 	beq.w	8014884 <_dtoa_r+0x514>
 80146e0:	427c      	negs	r4, r7
 80146e2:	4b92      	ldr	r3, [pc, #584]	@ (801492c <_dtoa_r+0x5bc>)
 80146e4:	4d92      	ldr	r5, [pc, #584]	@ (8014930 <_dtoa_r+0x5c0>)
 80146e6:	f004 020f 	and.w	r2, r4, #15
 80146ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80146ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80146f6:	f7eb ff57 	bl	80005a8 <__aeabi_dmul>
 80146fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80146fe:	1124      	asrs	r4, r4, #4
 8014700:	2300      	movs	r3, #0
 8014702:	2602      	movs	r6, #2
 8014704:	2c00      	cmp	r4, #0
 8014706:	f040 80b2 	bne.w	801486e <_dtoa_r+0x4fe>
 801470a:	2b00      	cmp	r3, #0
 801470c:	d1d3      	bne.n	80146b6 <_dtoa_r+0x346>
 801470e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8014710:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8014714:	2b00      	cmp	r3, #0
 8014716:	f000 80b7 	beq.w	8014888 <_dtoa_r+0x518>
 801471a:	4b86      	ldr	r3, [pc, #536]	@ (8014934 <_dtoa_r+0x5c4>)
 801471c:	2200      	movs	r2, #0
 801471e:	4620      	mov	r0, r4
 8014720:	4629      	mov	r1, r5
 8014722:	f7ec f9b3 	bl	8000a8c <__aeabi_dcmplt>
 8014726:	2800      	cmp	r0, #0
 8014728:	f000 80ae 	beq.w	8014888 <_dtoa_r+0x518>
 801472c:	9b07      	ldr	r3, [sp, #28]
 801472e:	2b00      	cmp	r3, #0
 8014730:	f000 80aa 	beq.w	8014888 <_dtoa_r+0x518>
 8014734:	9b00      	ldr	r3, [sp, #0]
 8014736:	2b00      	cmp	r3, #0
 8014738:	dd37      	ble.n	80147aa <_dtoa_r+0x43a>
 801473a:	1e7b      	subs	r3, r7, #1
 801473c:	9304      	str	r3, [sp, #16]
 801473e:	4620      	mov	r0, r4
 8014740:	4b7d      	ldr	r3, [pc, #500]	@ (8014938 <_dtoa_r+0x5c8>)
 8014742:	2200      	movs	r2, #0
 8014744:	4629      	mov	r1, r5
 8014746:	f7eb ff2f 	bl	80005a8 <__aeabi_dmul>
 801474a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801474e:	9c00      	ldr	r4, [sp, #0]
 8014750:	3601      	adds	r6, #1
 8014752:	4630      	mov	r0, r6
 8014754:	f7eb febe 	bl	80004d4 <__aeabi_i2d>
 8014758:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801475c:	f7eb ff24 	bl	80005a8 <__aeabi_dmul>
 8014760:	4b76      	ldr	r3, [pc, #472]	@ (801493c <_dtoa_r+0x5cc>)
 8014762:	2200      	movs	r2, #0
 8014764:	f7eb fd6a 	bl	800023c <__adddf3>
 8014768:	4605      	mov	r5, r0
 801476a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801476e:	2c00      	cmp	r4, #0
 8014770:	f040 808d 	bne.w	801488e <_dtoa_r+0x51e>
 8014774:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014778:	4b71      	ldr	r3, [pc, #452]	@ (8014940 <_dtoa_r+0x5d0>)
 801477a:	2200      	movs	r2, #0
 801477c:	f7eb fd5c 	bl	8000238 <__aeabi_dsub>
 8014780:	4602      	mov	r2, r0
 8014782:	460b      	mov	r3, r1
 8014784:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014788:	462a      	mov	r2, r5
 801478a:	4633      	mov	r3, r6
 801478c:	f7ec f99c 	bl	8000ac8 <__aeabi_dcmpgt>
 8014790:	2800      	cmp	r0, #0
 8014792:	f040 828b 	bne.w	8014cac <_dtoa_r+0x93c>
 8014796:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801479a:	462a      	mov	r2, r5
 801479c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80147a0:	f7ec f974 	bl	8000a8c <__aeabi_dcmplt>
 80147a4:	2800      	cmp	r0, #0
 80147a6:	f040 8128 	bne.w	80149fa <_dtoa_r+0x68a>
 80147aa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80147ae:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80147b2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80147b4:	2b00      	cmp	r3, #0
 80147b6:	f2c0 815a 	blt.w	8014a6e <_dtoa_r+0x6fe>
 80147ba:	2f0e      	cmp	r7, #14
 80147bc:	f300 8157 	bgt.w	8014a6e <_dtoa_r+0x6fe>
 80147c0:	4b5a      	ldr	r3, [pc, #360]	@ (801492c <_dtoa_r+0x5bc>)
 80147c2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80147c6:	ed93 7b00 	vldr	d7, [r3]
 80147ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80147cc:	2b00      	cmp	r3, #0
 80147ce:	ed8d 7b00 	vstr	d7, [sp]
 80147d2:	da03      	bge.n	80147dc <_dtoa_r+0x46c>
 80147d4:	9b07      	ldr	r3, [sp, #28]
 80147d6:	2b00      	cmp	r3, #0
 80147d8:	f340 8101 	ble.w	80149de <_dtoa_r+0x66e>
 80147dc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80147e0:	4656      	mov	r6, sl
 80147e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80147e6:	4620      	mov	r0, r4
 80147e8:	4629      	mov	r1, r5
 80147ea:	f7ec f807 	bl	80007fc <__aeabi_ddiv>
 80147ee:	f7ec f98b 	bl	8000b08 <__aeabi_d2iz>
 80147f2:	4680      	mov	r8, r0
 80147f4:	f7eb fe6e 	bl	80004d4 <__aeabi_i2d>
 80147f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80147fc:	f7eb fed4 	bl	80005a8 <__aeabi_dmul>
 8014800:	4602      	mov	r2, r0
 8014802:	460b      	mov	r3, r1
 8014804:	4620      	mov	r0, r4
 8014806:	4629      	mov	r1, r5
 8014808:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801480c:	f7eb fd14 	bl	8000238 <__aeabi_dsub>
 8014810:	f806 4b01 	strb.w	r4, [r6], #1
 8014814:	9d07      	ldr	r5, [sp, #28]
 8014816:	eba6 040a 	sub.w	r4, r6, sl
 801481a:	42a5      	cmp	r5, r4
 801481c:	4602      	mov	r2, r0
 801481e:	460b      	mov	r3, r1
 8014820:	f040 8117 	bne.w	8014a52 <_dtoa_r+0x6e2>
 8014824:	f7eb fd0a 	bl	800023c <__adddf3>
 8014828:	e9dd 2300 	ldrd	r2, r3, [sp]
 801482c:	4604      	mov	r4, r0
 801482e:	460d      	mov	r5, r1
 8014830:	f7ec f94a 	bl	8000ac8 <__aeabi_dcmpgt>
 8014834:	2800      	cmp	r0, #0
 8014836:	f040 80f9 	bne.w	8014a2c <_dtoa_r+0x6bc>
 801483a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801483e:	4620      	mov	r0, r4
 8014840:	4629      	mov	r1, r5
 8014842:	f7ec f919 	bl	8000a78 <__aeabi_dcmpeq>
 8014846:	b118      	cbz	r0, 8014850 <_dtoa_r+0x4e0>
 8014848:	f018 0f01 	tst.w	r8, #1
 801484c:	f040 80ee 	bne.w	8014a2c <_dtoa_r+0x6bc>
 8014850:	4649      	mov	r1, r9
 8014852:	4658      	mov	r0, fp
 8014854:	f000 fbda 	bl	801500c <_Bfree>
 8014858:	2300      	movs	r3, #0
 801485a:	7033      	strb	r3, [r6, #0]
 801485c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801485e:	3701      	adds	r7, #1
 8014860:	601f      	str	r7, [r3, #0]
 8014862:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014864:	2b00      	cmp	r3, #0
 8014866:	f000 831d 	beq.w	8014ea4 <_dtoa_r+0xb34>
 801486a:	601e      	str	r6, [r3, #0]
 801486c:	e31a      	b.n	8014ea4 <_dtoa_r+0xb34>
 801486e:	07e2      	lsls	r2, r4, #31
 8014870:	d505      	bpl.n	801487e <_dtoa_r+0x50e>
 8014872:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014876:	f7eb fe97 	bl	80005a8 <__aeabi_dmul>
 801487a:	3601      	adds	r6, #1
 801487c:	2301      	movs	r3, #1
 801487e:	1064      	asrs	r4, r4, #1
 8014880:	3508      	adds	r5, #8
 8014882:	e73f      	b.n	8014704 <_dtoa_r+0x394>
 8014884:	2602      	movs	r6, #2
 8014886:	e742      	b.n	801470e <_dtoa_r+0x39e>
 8014888:	9c07      	ldr	r4, [sp, #28]
 801488a:	9704      	str	r7, [sp, #16]
 801488c:	e761      	b.n	8014752 <_dtoa_r+0x3e2>
 801488e:	4b27      	ldr	r3, [pc, #156]	@ (801492c <_dtoa_r+0x5bc>)
 8014890:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8014892:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014896:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801489a:	4454      	add	r4, sl
 801489c:	2900      	cmp	r1, #0
 801489e:	d053      	beq.n	8014948 <_dtoa_r+0x5d8>
 80148a0:	4928      	ldr	r1, [pc, #160]	@ (8014944 <_dtoa_r+0x5d4>)
 80148a2:	2000      	movs	r0, #0
 80148a4:	f7eb ffaa 	bl	80007fc <__aeabi_ddiv>
 80148a8:	4633      	mov	r3, r6
 80148aa:	462a      	mov	r2, r5
 80148ac:	f7eb fcc4 	bl	8000238 <__aeabi_dsub>
 80148b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80148b4:	4656      	mov	r6, sl
 80148b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80148ba:	f7ec f925 	bl	8000b08 <__aeabi_d2iz>
 80148be:	4605      	mov	r5, r0
 80148c0:	f7eb fe08 	bl	80004d4 <__aeabi_i2d>
 80148c4:	4602      	mov	r2, r0
 80148c6:	460b      	mov	r3, r1
 80148c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80148cc:	f7eb fcb4 	bl	8000238 <__aeabi_dsub>
 80148d0:	3530      	adds	r5, #48	@ 0x30
 80148d2:	4602      	mov	r2, r0
 80148d4:	460b      	mov	r3, r1
 80148d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80148da:	f806 5b01 	strb.w	r5, [r6], #1
 80148de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80148e2:	f7ec f8d3 	bl	8000a8c <__aeabi_dcmplt>
 80148e6:	2800      	cmp	r0, #0
 80148e8:	d171      	bne.n	80149ce <_dtoa_r+0x65e>
 80148ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80148ee:	4911      	ldr	r1, [pc, #68]	@ (8014934 <_dtoa_r+0x5c4>)
 80148f0:	2000      	movs	r0, #0
 80148f2:	f7eb fca1 	bl	8000238 <__aeabi_dsub>
 80148f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80148fa:	f7ec f8c7 	bl	8000a8c <__aeabi_dcmplt>
 80148fe:	2800      	cmp	r0, #0
 8014900:	f040 8095 	bne.w	8014a2e <_dtoa_r+0x6be>
 8014904:	42a6      	cmp	r6, r4
 8014906:	f43f af50 	beq.w	80147aa <_dtoa_r+0x43a>
 801490a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801490e:	4b0a      	ldr	r3, [pc, #40]	@ (8014938 <_dtoa_r+0x5c8>)
 8014910:	2200      	movs	r2, #0
 8014912:	f7eb fe49 	bl	80005a8 <__aeabi_dmul>
 8014916:	4b08      	ldr	r3, [pc, #32]	@ (8014938 <_dtoa_r+0x5c8>)
 8014918:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801491c:	2200      	movs	r2, #0
 801491e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014922:	f7eb fe41 	bl	80005a8 <__aeabi_dmul>
 8014926:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801492a:	e7c4      	b.n	80148b6 <_dtoa_r+0x546>
 801492c:	0801d108 	.word	0x0801d108
 8014930:	0801d0e0 	.word	0x0801d0e0
 8014934:	3ff00000 	.word	0x3ff00000
 8014938:	40240000 	.word	0x40240000
 801493c:	401c0000 	.word	0x401c0000
 8014940:	40140000 	.word	0x40140000
 8014944:	3fe00000 	.word	0x3fe00000
 8014948:	4631      	mov	r1, r6
 801494a:	4628      	mov	r0, r5
 801494c:	f7eb fe2c 	bl	80005a8 <__aeabi_dmul>
 8014950:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8014954:	9415      	str	r4, [sp, #84]	@ 0x54
 8014956:	4656      	mov	r6, sl
 8014958:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801495c:	f7ec f8d4 	bl	8000b08 <__aeabi_d2iz>
 8014960:	4605      	mov	r5, r0
 8014962:	f7eb fdb7 	bl	80004d4 <__aeabi_i2d>
 8014966:	4602      	mov	r2, r0
 8014968:	460b      	mov	r3, r1
 801496a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801496e:	f7eb fc63 	bl	8000238 <__aeabi_dsub>
 8014972:	3530      	adds	r5, #48	@ 0x30
 8014974:	f806 5b01 	strb.w	r5, [r6], #1
 8014978:	4602      	mov	r2, r0
 801497a:	460b      	mov	r3, r1
 801497c:	42a6      	cmp	r6, r4
 801497e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014982:	f04f 0200 	mov.w	r2, #0
 8014986:	d124      	bne.n	80149d2 <_dtoa_r+0x662>
 8014988:	4bac      	ldr	r3, [pc, #688]	@ (8014c3c <_dtoa_r+0x8cc>)
 801498a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801498e:	f7eb fc55 	bl	800023c <__adddf3>
 8014992:	4602      	mov	r2, r0
 8014994:	460b      	mov	r3, r1
 8014996:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801499a:	f7ec f895 	bl	8000ac8 <__aeabi_dcmpgt>
 801499e:	2800      	cmp	r0, #0
 80149a0:	d145      	bne.n	8014a2e <_dtoa_r+0x6be>
 80149a2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80149a6:	49a5      	ldr	r1, [pc, #660]	@ (8014c3c <_dtoa_r+0x8cc>)
 80149a8:	2000      	movs	r0, #0
 80149aa:	f7eb fc45 	bl	8000238 <__aeabi_dsub>
 80149ae:	4602      	mov	r2, r0
 80149b0:	460b      	mov	r3, r1
 80149b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80149b6:	f7ec f869 	bl	8000a8c <__aeabi_dcmplt>
 80149ba:	2800      	cmp	r0, #0
 80149bc:	f43f aef5 	beq.w	80147aa <_dtoa_r+0x43a>
 80149c0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80149c2:	1e73      	subs	r3, r6, #1
 80149c4:	9315      	str	r3, [sp, #84]	@ 0x54
 80149c6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80149ca:	2b30      	cmp	r3, #48	@ 0x30
 80149cc:	d0f8      	beq.n	80149c0 <_dtoa_r+0x650>
 80149ce:	9f04      	ldr	r7, [sp, #16]
 80149d0:	e73e      	b.n	8014850 <_dtoa_r+0x4e0>
 80149d2:	4b9b      	ldr	r3, [pc, #620]	@ (8014c40 <_dtoa_r+0x8d0>)
 80149d4:	f7eb fde8 	bl	80005a8 <__aeabi_dmul>
 80149d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80149dc:	e7bc      	b.n	8014958 <_dtoa_r+0x5e8>
 80149de:	d10c      	bne.n	80149fa <_dtoa_r+0x68a>
 80149e0:	4b98      	ldr	r3, [pc, #608]	@ (8014c44 <_dtoa_r+0x8d4>)
 80149e2:	2200      	movs	r2, #0
 80149e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80149e8:	f7eb fdde 	bl	80005a8 <__aeabi_dmul>
 80149ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80149f0:	f7ec f860 	bl	8000ab4 <__aeabi_dcmpge>
 80149f4:	2800      	cmp	r0, #0
 80149f6:	f000 8157 	beq.w	8014ca8 <_dtoa_r+0x938>
 80149fa:	2400      	movs	r4, #0
 80149fc:	4625      	mov	r5, r4
 80149fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014a00:	43db      	mvns	r3, r3
 8014a02:	9304      	str	r3, [sp, #16]
 8014a04:	4656      	mov	r6, sl
 8014a06:	2700      	movs	r7, #0
 8014a08:	4621      	mov	r1, r4
 8014a0a:	4658      	mov	r0, fp
 8014a0c:	f000 fafe 	bl	801500c <_Bfree>
 8014a10:	2d00      	cmp	r5, #0
 8014a12:	d0dc      	beq.n	80149ce <_dtoa_r+0x65e>
 8014a14:	b12f      	cbz	r7, 8014a22 <_dtoa_r+0x6b2>
 8014a16:	42af      	cmp	r7, r5
 8014a18:	d003      	beq.n	8014a22 <_dtoa_r+0x6b2>
 8014a1a:	4639      	mov	r1, r7
 8014a1c:	4658      	mov	r0, fp
 8014a1e:	f000 faf5 	bl	801500c <_Bfree>
 8014a22:	4629      	mov	r1, r5
 8014a24:	4658      	mov	r0, fp
 8014a26:	f000 faf1 	bl	801500c <_Bfree>
 8014a2a:	e7d0      	b.n	80149ce <_dtoa_r+0x65e>
 8014a2c:	9704      	str	r7, [sp, #16]
 8014a2e:	4633      	mov	r3, r6
 8014a30:	461e      	mov	r6, r3
 8014a32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014a36:	2a39      	cmp	r2, #57	@ 0x39
 8014a38:	d107      	bne.n	8014a4a <_dtoa_r+0x6da>
 8014a3a:	459a      	cmp	sl, r3
 8014a3c:	d1f8      	bne.n	8014a30 <_dtoa_r+0x6c0>
 8014a3e:	9a04      	ldr	r2, [sp, #16]
 8014a40:	3201      	adds	r2, #1
 8014a42:	9204      	str	r2, [sp, #16]
 8014a44:	2230      	movs	r2, #48	@ 0x30
 8014a46:	f88a 2000 	strb.w	r2, [sl]
 8014a4a:	781a      	ldrb	r2, [r3, #0]
 8014a4c:	3201      	adds	r2, #1
 8014a4e:	701a      	strb	r2, [r3, #0]
 8014a50:	e7bd      	b.n	80149ce <_dtoa_r+0x65e>
 8014a52:	4b7b      	ldr	r3, [pc, #492]	@ (8014c40 <_dtoa_r+0x8d0>)
 8014a54:	2200      	movs	r2, #0
 8014a56:	f7eb fda7 	bl	80005a8 <__aeabi_dmul>
 8014a5a:	2200      	movs	r2, #0
 8014a5c:	2300      	movs	r3, #0
 8014a5e:	4604      	mov	r4, r0
 8014a60:	460d      	mov	r5, r1
 8014a62:	f7ec f809 	bl	8000a78 <__aeabi_dcmpeq>
 8014a66:	2800      	cmp	r0, #0
 8014a68:	f43f aebb 	beq.w	80147e2 <_dtoa_r+0x472>
 8014a6c:	e6f0      	b.n	8014850 <_dtoa_r+0x4e0>
 8014a6e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8014a70:	2a00      	cmp	r2, #0
 8014a72:	f000 80db 	beq.w	8014c2c <_dtoa_r+0x8bc>
 8014a76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014a78:	2a01      	cmp	r2, #1
 8014a7a:	f300 80bf 	bgt.w	8014bfc <_dtoa_r+0x88c>
 8014a7e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8014a80:	2a00      	cmp	r2, #0
 8014a82:	f000 80b7 	beq.w	8014bf4 <_dtoa_r+0x884>
 8014a86:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8014a8a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8014a8c:	4646      	mov	r6, r8
 8014a8e:	9a08      	ldr	r2, [sp, #32]
 8014a90:	2101      	movs	r1, #1
 8014a92:	441a      	add	r2, r3
 8014a94:	4658      	mov	r0, fp
 8014a96:	4498      	add	r8, r3
 8014a98:	9208      	str	r2, [sp, #32]
 8014a9a:	f000 fb6b 	bl	8015174 <__i2b>
 8014a9e:	4605      	mov	r5, r0
 8014aa0:	b15e      	cbz	r6, 8014aba <_dtoa_r+0x74a>
 8014aa2:	9b08      	ldr	r3, [sp, #32]
 8014aa4:	2b00      	cmp	r3, #0
 8014aa6:	dd08      	ble.n	8014aba <_dtoa_r+0x74a>
 8014aa8:	42b3      	cmp	r3, r6
 8014aaa:	9a08      	ldr	r2, [sp, #32]
 8014aac:	bfa8      	it	ge
 8014aae:	4633      	movge	r3, r6
 8014ab0:	eba8 0803 	sub.w	r8, r8, r3
 8014ab4:	1af6      	subs	r6, r6, r3
 8014ab6:	1ad3      	subs	r3, r2, r3
 8014ab8:	9308      	str	r3, [sp, #32]
 8014aba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014abc:	b1f3      	cbz	r3, 8014afc <_dtoa_r+0x78c>
 8014abe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014ac0:	2b00      	cmp	r3, #0
 8014ac2:	f000 80b7 	beq.w	8014c34 <_dtoa_r+0x8c4>
 8014ac6:	b18c      	cbz	r4, 8014aec <_dtoa_r+0x77c>
 8014ac8:	4629      	mov	r1, r5
 8014aca:	4622      	mov	r2, r4
 8014acc:	4658      	mov	r0, fp
 8014ace:	f000 fc11 	bl	80152f4 <__pow5mult>
 8014ad2:	464a      	mov	r2, r9
 8014ad4:	4601      	mov	r1, r0
 8014ad6:	4605      	mov	r5, r0
 8014ad8:	4658      	mov	r0, fp
 8014ada:	f000 fb61 	bl	80151a0 <__multiply>
 8014ade:	4649      	mov	r1, r9
 8014ae0:	9004      	str	r0, [sp, #16]
 8014ae2:	4658      	mov	r0, fp
 8014ae4:	f000 fa92 	bl	801500c <_Bfree>
 8014ae8:	9b04      	ldr	r3, [sp, #16]
 8014aea:	4699      	mov	r9, r3
 8014aec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014aee:	1b1a      	subs	r2, r3, r4
 8014af0:	d004      	beq.n	8014afc <_dtoa_r+0x78c>
 8014af2:	4649      	mov	r1, r9
 8014af4:	4658      	mov	r0, fp
 8014af6:	f000 fbfd 	bl	80152f4 <__pow5mult>
 8014afa:	4681      	mov	r9, r0
 8014afc:	2101      	movs	r1, #1
 8014afe:	4658      	mov	r0, fp
 8014b00:	f000 fb38 	bl	8015174 <__i2b>
 8014b04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014b06:	4604      	mov	r4, r0
 8014b08:	2b00      	cmp	r3, #0
 8014b0a:	f000 81cf 	beq.w	8014eac <_dtoa_r+0xb3c>
 8014b0e:	461a      	mov	r2, r3
 8014b10:	4601      	mov	r1, r0
 8014b12:	4658      	mov	r0, fp
 8014b14:	f000 fbee 	bl	80152f4 <__pow5mult>
 8014b18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014b1a:	2b01      	cmp	r3, #1
 8014b1c:	4604      	mov	r4, r0
 8014b1e:	f300 8095 	bgt.w	8014c4c <_dtoa_r+0x8dc>
 8014b22:	9b02      	ldr	r3, [sp, #8]
 8014b24:	2b00      	cmp	r3, #0
 8014b26:	f040 8087 	bne.w	8014c38 <_dtoa_r+0x8c8>
 8014b2a:	9b03      	ldr	r3, [sp, #12]
 8014b2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014b30:	2b00      	cmp	r3, #0
 8014b32:	f040 8089 	bne.w	8014c48 <_dtoa_r+0x8d8>
 8014b36:	9b03      	ldr	r3, [sp, #12]
 8014b38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014b3c:	0d1b      	lsrs	r3, r3, #20
 8014b3e:	051b      	lsls	r3, r3, #20
 8014b40:	b12b      	cbz	r3, 8014b4e <_dtoa_r+0x7de>
 8014b42:	9b08      	ldr	r3, [sp, #32]
 8014b44:	3301      	adds	r3, #1
 8014b46:	9308      	str	r3, [sp, #32]
 8014b48:	f108 0801 	add.w	r8, r8, #1
 8014b4c:	2301      	movs	r3, #1
 8014b4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8014b50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014b52:	2b00      	cmp	r3, #0
 8014b54:	f000 81b0 	beq.w	8014eb8 <_dtoa_r+0xb48>
 8014b58:	6923      	ldr	r3, [r4, #16]
 8014b5a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014b5e:	6918      	ldr	r0, [r3, #16]
 8014b60:	f000 fabc 	bl	80150dc <__hi0bits>
 8014b64:	f1c0 0020 	rsb	r0, r0, #32
 8014b68:	9b08      	ldr	r3, [sp, #32]
 8014b6a:	4418      	add	r0, r3
 8014b6c:	f010 001f 	ands.w	r0, r0, #31
 8014b70:	d077      	beq.n	8014c62 <_dtoa_r+0x8f2>
 8014b72:	f1c0 0320 	rsb	r3, r0, #32
 8014b76:	2b04      	cmp	r3, #4
 8014b78:	dd6b      	ble.n	8014c52 <_dtoa_r+0x8e2>
 8014b7a:	9b08      	ldr	r3, [sp, #32]
 8014b7c:	f1c0 001c 	rsb	r0, r0, #28
 8014b80:	4403      	add	r3, r0
 8014b82:	4480      	add	r8, r0
 8014b84:	4406      	add	r6, r0
 8014b86:	9308      	str	r3, [sp, #32]
 8014b88:	f1b8 0f00 	cmp.w	r8, #0
 8014b8c:	dd05      	ble.n	8014b9a <_dtoa_r+0x82a>
 8014b8e:	4649      	mov	r1, r9
 8014b90:	4642      	mov	r2, r8
 8014b92:	4658      	mov	r0, fp
 8014b94:	f000 fc08 	bl	80153a8 <__lshift>
 8014b98:	4681      	mov	r9, r0
 8014b9a:	9b08      	ldr	r3, [sp, #32]
 8014b9c:	2b00      	cmp	r3, #0
 8014b9e:	dd05      	ble.n	8014bac <_dtoa_r+0x83c>
 8014ba0:	4621      	mov	r1, r4
 8014ba2:	461a      	mov	r2, r3
 8014ba4:	4658      	mov	r0, fp
 8014ba6:	f000 fbff 	bl	80153a8 <__lshift>
 8014baa:	4604      	mov	r4, r0
 8014bac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8014bae:	2b00      	cmp	r3, #0
 8014bb0:	d059      	beq.n	8014c66 <_dtoa_r+0x8f6>
 8014bb2:	4621      	mov	r1, r4
 8014bb4:	4648      	mov	r0, r9
 8014bb6:	f000 fc63 	bl	8015480 <__mcmp>
 8014bba:	2800      	cmp	r0, #0
 8014bbc:	da53      	bge.n	8014c66 <_dtoa_r+0x8f6>
 8014bbe:	1e7b      	subs	r3, r7, #1
 8014bc0:	9304      	str	r3, [sp, #16]
 8014bc2:	4649      	mov	r1, r9
 8014bc4:	2300      	movs	r3, #0
 8014bc6:	220a      	movs	r2, #10
 8014bc8:	4658      	mov	r0, fp
 8014bca:	f000 fa41 	bl	8015050 <__multadd>
 8014bce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014bd0:	4681      	mov	r9, r0
 8014bd2:	2b00      	cmp	r3, #0
 8014bd4:	f000 8172 	beq.w	8014ebc <_dtoa_r+0xb4c>
 8014bd8:	2300      	movs	r3, #0
 8014bda:	4629      	mov	r1, r5
 8014bdc:	220a      	movs	r2, #10
 8014bde:	4658      	mov	r0, fp
 8014be0:	f000 fa36 	bl	8015050 <__multadd>
 8014be4:	9b00      	ldr	r3, [sp, #0]
 8014be6:	2b00      	cmp	r3, #0
 8014be8:	4605      	mov	r5, r0
 8014bea:	dc67      	bgt.n	8014cbc <_dtoa_r+0x94c>
 8014bec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014bee:	2b02      	cmp	r3, #2
 8014bf0:	dc41      	bgt.n	8014c76 <_dtoa_r+0x906>
 8014bf2:	e063      	b.n	8014cbc <_dtoa_r+0x94c>
 8014bf4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8014bf6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8014bfa:	e746      	b.n	8014a8a <_dtoa_r+0x71a>
 8014bfc:	9b07      	ldr	r3, [sp, #28]
 8014bfe:	1e5c      	subs	r4, r3, #1
 8014c00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014c02:	42a3      	cmp	r3, r4
 8014c04:	bfbf      	itttt	lt
 8014c06:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8014c08:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8014c0a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8014c0c:	1ae3      	sublt	r3, r4, r3
 8014c0e:	bfb4      	ite	lt
 8014c10:	18d2      	addlt	r2, r2, r3
 8014c12:	1b1c      	subge	r4, r3, r4
 8014c14:	9b07      	ldr	r3, [sp, #28]
 8014c16:	bfbc      	itt	lt
 8014c18:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8014c1a:	2400      	movlt	r4, #0
 8014c1c:	2b00      	cmp	r3, #0
 8014c1e:	bfb5      	itete	lt
 8014c20:	eba8 0603 	sublt.w	r6, r8, r3
 8014c24:	9b07      	ldrge	r3, [sp, #28]
 8014c26:	2300      	movlt	r3, #0
 8014c28:	4646      	movge	r6, r8
 8014c2a:	e730      	b.n	8014a8e <_dtoa_r+0x71e>
 8014c2c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8014c2e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8014c30:	4646      	mov	r6, r8
 8014c32:	e735      	b.n	8014aa0 <_dtoa_r+0x730>
 8014c34:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014c36:	e75c      	b.n	8014af2 <_dtoa_r+0x782>
 8014c38:	2300      	movs	r3, #0
 8014c3a:	e788      	b.n	8014b4e <_dtoa_r+0x7de>
 8014c3c:	3fe00000 	.word	0x3fe00000
 8014c40:	40240000 	.word	0x40240000
 8014c44:	40140000 	.word	0x40140000
 8014c48:	9b02      	ldr	r3, [sp, #8]
 8014c4a:	e780      	b.n	8014b4e <_dtoa_r+0x7de>
 8014c4c:	2300      	movs	r3, #0
 8014c4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8014c50:	e782      	b.n	8014b58 <_dtoa_r+0x7e8>
 8014c52:	d099      	beq.n	8014b88 <_dtoa_r+0x818>
 8014c54:	9a08      	ldr	r2, [sp, #32]
 8014c56:	331c      	adds	r3, #28
 8014c58:	441a      	add	r2, r3
 8014c5a:	4498      	add	r8, r3
 8014c5c:	441e      	add	r6, r3
 8014c5e:	9208      	str	r2, [sp, #32]
 8014c60:	e792      	b.n	8014b88 <_dtoa_r+0x818>
 8014c62:	4603      	mov	r3, r0
 8014c64:	e7f6      	b.n	8014c54 <_dtoa_r+0x8e4>
 8014c66:	9b07      	ldr	r3, [sp, #28]
 8014c68:	9704      	str	r7, [sp, #16]
 8014c6a:	2b00      	cmp	r3, #0
 8014c6c:	dc20      	bgt.n	8014cb0 <_dtoa_r+0x940>
 8014c6e:	9300      	str	r3, [sp, #0]
 8014c70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014c72:	2b02      	cmp	r3, #2
 8014c74:	dd1e      	ble.n	8014cb4 <_dtoa_r+0x944>
 8014c76:	9b00      	ldr	r3, [sp, #0]
 8014c78:	2b00      	cmp	r3, #0
 8014c7a:	f47f aec0 	bne.w	80149fe <_dtoa_r+0x68e>
 8014c7e:	4621      	mov	r1, r4
 8014c80:	2205      	movs	r2, #5
 8014c82:	4658      	mov	r0, fp
 8014c84:	f000 f9e4 	bl	8015050 <__multadd>
 8014c88:	4601      	mov	r1, r0
 8014c8a:	4604      	mov	r4, r0
 8014c8c:	4648      	mov	r0, r9
 8014c8e:	f000 fbf7 	bl	8015480 <__mcmp>
 8014c92:	2800      	cmp	r0, #0
 8014c94:	f77f aeb3 	ble.w	80149fe <_dtoa_r+0x68e>
 8014c98:	4656      	mov	r6, sl
 8014c9a:	2331      	movs	r3, #49	@ 0x31
 8014c9c:	f806 3b01 	strb.w	r3, [r6], #1
 8014ca0:	9b04      	ldr	r3, [sp, #16]
 8014ca2:	3301      	adds	r3, #1
 8014ca4:	9304      	str	r3, [sp, #16]
 8014ca6:	e6ae      	b.n	8014a06 <_dtoa_r+0x696>
 8014ca8:	9c07      	ldr	r4, [sp, #28]
 8014caa:	9704      	str	r7, [sp, #16]
 8014cac:	4625      	mov	r5, r4
 8014cae:	e7f3      	b.n	8014c98 <_dtoa_r+0x928>
 8014cb0:	9b07      	ldr	r3, [sp, #28]
 8014cb2:	9300      	str	r3, [sp, #0]
 8014cb4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014cb6:	2b00      	cmp	r3, #0
 8014cb8:	f000 8104 	beq.w	8014ec4 <_dtoa_r+0xb54>
 8014cbc:	2e00      	cmp	r6, #0
 8014cbe:	dd05      	ble.n	8014ccc <_dtoa_r+0x95c>
 8014cc0:	4629      	mov	r1, r5
 8014cc2:	4632      	mov	r2, r6
 8014cc4:	4658      	mov	r0, fp
 8014cc6:	f000 fb6f 	bl	80153a8 <__lshift>
 8014cca:	4605      	mov	r5, r0
 8014ccc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014cce:	2b00      	cmp	r3, #0
 8014cd0:	d05a      	beq.n	8014d88 <_dtoa_r+0xa18>
 8014cd2:	6869      	ldr	r1, [r5, #4]
 8014cd4:	4658      	mov	r0, fp
 8014cd6:	f000 f959 	bl	8014f8c <_Balloc>
 8014cda:	4606      	mov	r6, r0
 8014cdc:	b928      	cbnz	r0, 8014cea <_dtoa_r+0x97a>
 8014cde:	4b84      	ldr	r3, [pc, #528]	@ (8014ef0 <_dtoa_r+0xb80>)
 8014ce0:	4602      	mov	r2, r0
 8014ce2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8014ce6:	f7ff bb5a 	b.w	801439e <_dtoa_r+0x2e>
 8014cea:	692a      	ldr	r2, [r5, #16]
 8014cec:	3202      	adds	r2, #2
 8014cee:	0092      	lsls	r2, r2, #2
 8014cf0:	f105 010c 	add.w	r1, r5, #12
 8014cf4:	300c      	adds	r0, #12
 8014cf6:	f7ff faa2 	bl	801423e <memcpy>
 8014cfa:	2201      	movs	r2, #1
 8014cfc:	4631      	mov	r1, r6
 8014cfe:	4658      	mov	r0, fp
 8014d00:	f000 fb52 	bl	80153a8 <__lshift>
 8014d04:	f10a 0301 	add.w	r3, sl, #1
 8014d08:	9307      	str	r3, [sp, #28]
 8014d0a:	9b00      	ldr	r3, [sp, #0]
 8014d0c:	4453      	add	r3, sl
 8014d0e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014d10:	9b02      	ldr	r3, [sp, #8]
 8014d12:	f003 0301 	and.w	r3, r3, #1
 8014d16:	462f      	mov	r7, r5
 8014d18:	930a      	str	r3, [sp, #40]	@ 0x28
 8014d1a:	4605      	mov	r5, r0
 8014d1c:	9b07      	ldr	r3, [sp, #28]
 8014d1e:	4621      	mov	r1, r4
 8014d20:	3b01      	subs	r3, #1
 8014d22:	4648      	mov	r0, r9
 8014d24:	9300      	str	r3, [sp, #0]
 8014d26:	f7ff fa98 	bl	801425a <quorem>
 8014d2a:	4639      	mov	r1, r7
 8014d2c:	9002      	str	r0, [sp, #8]
 8014d2e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8014d32:	4648      	mov	r0, r9
 8014d34:	f000 fba4 	bl	8015480 <__mcmp>
 8014d38:	462a      	mov	r2, r5
 8014d3a:	9008      	str	r0, [sp, #32]
 8014d3c:	4621      	mov	r1, r4
 8014d3e:	4658      	mov	r0, fp
 8014d40:	f000 fbba 	bl	80154b8 <__mdiff>
 8014d44:	68c2      	ldr	r2, [r0, #12]
 8014d46:	4606      	mov	r6, r0
 8014d48:	bb02      	cbnz	r2, 8014d8c <_dtoa_r+0xa1c>
 8014d4a:	4601      	mov	r1, r0
 8014d4c:	4648      	mov	r0, r9
 8014d4e:	f000 fb97 	bl	8015480 <__mcmp>
 8014d52:	4602      	mov	r2, r0
 8014d54:	4631      	mov	r1, r6
 8014d56:	4658      	mov	r0, fp
 8014d58:	920e      	str	r2, [sp, #56]	@ 0x38
 8014d5a:	f000 f957 	bl	801500c <_Bfree>
 8014d5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014d60:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014d62:	9e07      	ldr	r6, [sp, #28]
 8014d64:	ea43 0102 	orr.w	r1, r3, r2
 8014d68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014d6a:	4319      	orrs	r1, r3
 8014d6c:	d110      	bne.n	8014d90 <_dtoa_r+0xa20>
 8014d6e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8014d72:	d029      	beq.n	8014dc8 <_dtoa_r+0xa58>
 8014d74:	9b08      	ldr	r3, [sp, #32]
 8014d76:	2b00      	cmp	r3, #0
 8014d78:	dd02      	ble.n	8014d80 <_dtoa_r+0xa10>
 8014d7a:	9b02      	ldr	r3, [sp, #8]
 8014d7c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8014d80:	9b00      	ldr	r3, [sp, #0]
 8014d82:	f883 8000 	strb.w	r8, [r3]
 8014d86:	e63f      	b.n	8014a08 <_dtoa_r+0x698>
 8014d88:	4628      	mov	r0, r5
 8014d8a:	e7bb      	b.n	8014d04 <_dtoa_r+0x994>
 8014d8c:	2201      	movs	r2, #1
 8014d8e:	e7e1      	b.n	8014d54 <_dtoa_r+0x9e4>
 8014d90:	9b08      	ldr	r3, [sp, #32]
 8014d92:	2b00      	cmp	r3, #0
 8014d94:	db04      	blt.n	8014da0 <_dtoa_r+0xa30>
 8014d96:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014d98:	430b      	orrs	r3, r1
 8014d9a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8014d9c:	430b      	orrs	r3, r1
 8014d9e:	d120      	bne.n	8014de2 <_dtoa_r+0xa72>
 8014da0:	2a00      	cmp	r2, #0
 8014da2:	dded      	ble.n	8014d80 <_dtoa_r+0xa10>
 8014da4:	4649      	mov	r1, r9
 8014da6:	2201      	movs	r2, #1
 8014da8:	4658      	mov	r0, fp
 8014daa:	f000 fafd 	bl	80153a8 <__lshift>
 8014dae:	4621      	mov	r1, r4
 8014db0:	4681      	mov	r9, r0
 8014db2:	f000 fb65 	bl	8015480 <__mcmp>
 8014db6:	2800      	cmp	r0, #0
 8014db8:	dc03      	bgt.n	8014dc2 <_dtoa_r+0xa52>
 8014dba:	d1e1      	bne.n	8014d80 <_dtoa_r+0xa10>
 8014dbc:	f018 0f01 	tst.w	r8, #1
 8014dc0:	d0de      	beq.n	8014d80 <_dtoa_r+0xa10>
 8014dc2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8014dc6:	d1d8      	bne.n	8014d7a <_dtoa_r+0xa0a>
 8014dc8:	9a00      	ldr	r2, [sp, #0]
 8014dca:	2339      	movs	r3, #57	@ 0x39
 8014dcc:	7013      	strb	r3, [r2, #0]
 8014dce:	4633      	mov	r3, r6
 8014dd0:	461e      	mov	r6, r3
 8014dd2:	3b01      	subs	r3, #1
 8014dd4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8014dd8:	2a39      	cmp	r2, #57	@ 0x39
 8014dda:	d052      	beq.n	8014e82 <_dtoa_r+0xb12>
 8014ddc:	3201      	adds	r2, #1
 8014dde:	701a      	strb	r2, [r3, #0]
 8014de0:	e612      	b.n	8014a08 <_dtoa_r+0x698>
 8014de2:	2a00      	cmp	r2, #0
 8014de4:	dd07      	ble.n	8014df6 <_dtoa_r+0xa86>
 8014de6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8014dea:	d0ed      	beq.n	8014dc8 <_dtoa_r+0xa58>
 8014dec:	9a00      	ldr	r2, [sp, #0]
 8014dee:	f108 0301 	add.w	r3, r8, #1
 8014df2:	7013      	strb	r3, [r2, #0]
 8014df4:	e608      	b.n	8014a08 <_dtoa_r+0x698>
 8014df6:	9b07      	ldr	r3, [sp, #28]
 8014df8:	9a07      	ldr	r2, [sp, #28]
 8014dfa:	f803 8c01 	strb.w	r8, [r3, #-1]
 8014dfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014e00:	4293      	cmp	r3, r2
 8014e02:	d028      	beq.n	8014e56 <_dtoa_r+0xae6>
 8014e04:	4649      	mov	r1, r9
 8014e06:	2300      	movs	r3, #0
 8014e08:	220a      	movs	r2, #10
 8014e0a:	4658      	mov	r0, fp
 8014e0c:	f000 f920 	bl	8015050 <__multadd>
 8014e10:	42af      	cmp	r7, r5
 8014e12:	4681      	mov	r9, r0
 8014e14:	f04f 0300 	mov.w	r3, #0
 8014e18:	f04f 020a 	mov.w	r2, #10
 8014e1c:	4639      	mov	r1, r7
 8014e1e:	4658      	mov	r0, fp
 8014e20:	d107      	bne.n	8014e32 <_dtoa_r+0xac2>
 8014e22:	f000 f915 	bl	8015050 <__multadd>
 8014e26:	4607      	mov	r7, r0
 8014e28:	4605      	mov	r5, r0
 8014e2a:	9b07      	ldr	r3, [sp, #28]
 8014e2c:	3301      	adds	r3, #1
 8014e2e:	9307      	str	r3, [sp, #28]
 8014e30:	e774      	b.n	8014d1c <_dtoa_r+0x9ac>
 8014e32:	f000 f90d 	bl	8015050 <__multadd>
 8014e36:	4629      	mov	r1, r5
 8014e38:	4607      	mov	r7, r0
 8014e3a:	2300      	movs	r3, #0
 8014e3c:	220a      	movs	r2, #10
 8014e3e:	4658      	mov	r0, fp
 8014e40:	f000 f906 	bl	8015050 <__multadd>
 8014e44:	4605      	mov	r5, r0
 8014e46:	e7f0      	b.n	8014e2a <_dtoa_r+0xaba>
 8014e48:	9b00      	ldr	r3, [sp, #0]
 8014e4a:	2b00      	cmp	r3, #0
 8014e4c:	bfcc      	ite	gt
 8014e4e:	461e      	movgt	r6, r3
 8014e50:	2601      	movle	r6, #1
 8014e52:	4456      	add	r6, sl
 8014e54:	2700      	movs	r7, #0
 8014e56:	4649      	mov	r1, r9
 8014e58:	2201      	movs	r2, #1
 8014e5a:	4658      	mov	r0, fp
 8014e5c:	f000 faa4 	bl	80153a8 <__lshift>
 8014e60:	4621      	mov	r1, r4
 8014e62:	4681      	mov	r9, r0
 8014e64:	f000 fb0c 	bl	8015480 <__mcmp>
 8014e68:	2800      	cmp	r0, #0
 8014e6a:	dcb0      	bgt.n	8014dce <_dtoa_r+0xa5e>
 8014e6c:	d102      	bne.n	8014e74 <_dtoa_r+0xb04>
 8014e6e:	f018 0f01 	tst.w	r8, #1
 8014e72:	d1ac      	bne.n	8014dce <_dtoa_r+0xa5e>
 8014e74:	4633      	mov	r3, r6
 8014e76:	461e      	mov	r6, r3
 8014e78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014e7c:	2a30      	cmp	r2, #48	@ 0x30
 8014e7e:	d0fa      	beq.n	8014e76 <_dtoa_r+0xb06>
 8014e80:	e5c2      	b.n	8014a08 <_dtoa_r+0x698>
 8014e82:	459a      	cmp	sl, r3
 8014e84:	d1a4      	bne.n	8014dd0 <_dtoa_r+0xa60>
 8014e86:	9b04      	ldr	r3, [sp, #16]
 8014e88:	3301      	adds	r3, #1
 8014e8a:	9304      	str	r3, [sp, #16]
 8014e8c:	2331      	movs	r3, #49	@ 0x31
 8014e8e:	f88a 3000 	strb.w	r3, [sl]
 8014e92:	e5b9      	b.n	8014a08 <_dtoa_r+0x698>
 8014e94:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014e96:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8014ef4 <_dtoa_r+0xb84>
 8014e9a:	b11b      	cbz	r3, 8014ea4 <_dtoa_r+0xb34>
 8014e9c:	f10a 0308 	add.w	r3, sl, #8
 8014ea0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8014ea2:	6013      	str	r3, [r2, #0]
 8014ea4:	4650      	mov	r0, sl
 8014ea6:	b019      	add	sp, #100	@ 0x64
 8014ea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014eac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014eae:	2b01      	cmp	r3, #1
 8014eb0:	f77f ae37 	ble.w	8014b22 <_dtoa_r+0x7b2>
 8014eb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014eb6:	930a      	str	r3, [sp, #40]	@ 0x28
 8014eb8:	2001      	movs	r0, #1
 8014eba:	e655      	b.n	8014b68 <_dtoa_r+0x7f8>
 8014ebc:	9b00      	ldr	r3, [sp, #0]
 8014ebe:	2b00      	cmp	r3, #0
 8014ec0:	f77f aed6 	ble.w	8014c70 <_dtoa_r+0x900>
 8014ec4:	4656      	mov	r6, sl
 8014ec6:	4621      	mov	r1, r4
 8014ec8:	4648      	mov	r0, r9
 8014eca:	f7ff f9c6 	bl	801425a <quorem>
 8014ece:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8014ed2:	f806 8b01 	strb.w	r8, [r6], #1
 8014ed6:	9b00      	ldr	r3, [sp, #0]
 8014ed8:	eba6 020a 	sub.w	r2, r6, sl
 8014edc:	4293      	cmp	r3, r2
 8014ede:	ddb3      	ble.n	8014e48 <_dtoa_r+0xad8>
 8014ee0:	4649      	mov	r1, r9
 8014ee2:	2300      	movs	r3, #0
 8014ee4:	220a      	movs	r2, #10
 8014ee6:	4658      	mov	r0, fp
 8014ee8:	f000 f8b2 	bl	8015050 <__multadd>
 8014eec:	4681      	mov	r9, r0
 8014eee:	e7ea      	b.n	8014ec6 <_dtoa_r+0xb56>
 8014ef0:	0801d064 	.word	0x0801d064
 8014ef4:	0801cfe8 	.word	0x0801cfe8

08014ef8 <_free_r>:
 8014ef8:	b538      	push	{r3, r4, r5, lr}
 8014efa:	4605      	mov	r5, r0
 8014efc:	2900      	cmp	r1, #0
 8014efe:	d041      	beq.n	8014f84 <_free_r+0x8c>
 8014f00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014f04:	1f0c      	subs	r4, r1, #4
 8014f06:	2b00      	cmp	r3, #0
 8014f08:	bfb8      	it	lt
 8014f0a:	18e4      	addlt	r4, r4, r3
 8014f0c:	f7fe fa64 	bl	80133d8 <__malloc_lock>
 8014f10:	4a1d      	ldr	r2, [pc, #116]	@ (8014f88 <_free_r+0x90>)
 8014f12:	6813      	ldr	r3, [r2, #0]
 8014f14:	b933      	cbnz	r3, 8014f24 <_free_r+0x2c>
 8014f16:	6063      	str	r3, [r4, #4]
 8014f18:	6014      	str	r4, [r2, #0]
 8014f1a:	4628      	mov	r0, r5
 8014f1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014f20:	f7fe ba60 	b.w	80133e4 <__malloc_unlock>
 8014f24:	42a3      	cmp	r3, r4
 8014f26:	d908      	bls.n	8014f3a <_free_r+0x42>
 8014f28:	6820      	ldr	r0, [r4, #0]
 8014f2a:	1821      	adds	r1, r4, r0
 8014f2c:	428b      	cmp	r3, r1
 8014f2e:	bf01      	itttt	eq
 8014f30:	6819      	ldreq	r1, [r3, #0]
 8014f32:	685b      	ldreq	r3, [r3, #4]
 8014f34:	1809      	addeq	r1, r1, r0
 8014f36:	6021      	streq	r1, [r4, #0]
 8014f38:	e7ed      	b.n	8014f16 <_free_r+0x1e>
 8014f3a:	461a      	mov	r2, r3
 8014f3c:	685b      	ldr	r3, [r3, #4]
 8014f3e:	b10b      	cbz	r3, 8014f44 <_free_r+0x4c>
 8014f40:	42a3      	cmp	r3, r4
 8014f42:	d9fa      	bls.n	8014f3a <_free_r+0x42>
 8014f44:	6811      	ldr	r1, [r2, #0]
 8014f46:	1850      	adds	r0, r2, r1
 8014f48:	42a0      	cmp	r0, r4
 8014f4a:	d10b      	bne.n	8014f64 <_free_r+0x6c>
 8014f4c:	6820      	ldr	r0, [r4, #0]
 8014f4e:	4401      	add	r1, r0
 8014f50:	1850      	adds	r0, r2, r1
 8014f52:	4283      	cmp	r3, r0
 8014f54:	6011      	str	r1, [r2, #0]
 8014f56:	d1e0      	bne.n	8014f1a <_free_r+0x22>
 8014f58:	6818      	ldr	r0, [r3, #0]
 8014f5a:	685b      	ldr	r3, [r3, #4]
 8014f5c:	6053      	str	r3, [r2, #4]
 8014f5e:	4408      	add	r0, r1
 8014f60:	6010      	str	r0, [r2, #0]
 8014f62:	e7da      	b.n	8014f1a <_free_r+0x22>
 8014f64:	d902      	bls.n	8014f6c <_free_r+0x74>
 8014f66:	230c      	movs	r3, #12
 8014f68:	602b      	str	r3, [r5, #0]
 8014f6a:	e7d6      	b.n	8014f1a <_free_r+0x22>
 8014f6c:	6820      	ldr	r0, [r4, #0]
 8014f6e:	1821      	adds	r1, r4, r0
 8014f70:	428b      	cmp	r3, r1
 8014f72:	bf04      	itt	eq
 8014f74:	6819      	ldreq	r1, [r3, #0]
 8014f76:	685b      	ldreq	r3, [r3, #4]
 8014f78:	6063      	str	r3, [r4, #4]
 8014f7a:	bf04      	itt	eq
 8014f7c:	1809      	addeq	r1, r1, r0
 8014f7e:	6021      	streq	r1, [r4, #0]
 8014f80:	6054      	str	r4, [r2, #4]
 8014f82:	e7ca      	b.n	8014f1a <_free_r+0x22>
 8014f84:	bd38      	pop	{r3, r4, r5, pc}
 8014f86:	bf00      	nop
 8014f88:	20002518 	.word	0x20002518

08014f8c <_Balloc>:
 8014f8c:	b570      	push	{r4, r5, r6, lr}
 8014f8e:	69c6      	ldr	r6, [r0, #28]
 8014f90:	4604      	mov	r4, r0
 8014f92:	460d      	mov	r5, r1
 8014f94:	b976      	cbnz	r6, 8014fb4 <_Balloc+0x28>
 8014f96:	2010      	movs	r0, #16
 8014f98:	f7fe f96c 	bl	8013274 <malloc>
 8014f9c:	4602      	mov	r2, r0
 8014f9e:	61e0      	str	r0, [r4, #28]
 8014fa0:	b920      	cbnz	r0, 8014fac <_Balloc+0x20>
 8014fa2:	4b18      	ldr	r3, [pc, #96]	@ (8015004 <_Balloc+0x78>)
 8014fa4:	4818      	ldr	r0, [pc, #96]	@ (8015008 <_Balloc+0x7c>)
 8014fa6:	216b      	movs	r1, #107	@ 0x6b
 8014fa8:	f000 ff64 	bl	8015e74 <__assert_func>
 8014fac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014fb0:	6006      	str	r6, [r0, #0]
 8014fb2:	60c6      	str	r6, [r0, #12]
 8014fb4:	69e6      	ldr	r6, [r4, #28]
 8014fb6:	68f3      	ldr	r3, [r6, #12]
 8014fb8:	b183      	cbz	r3, 8014fdc <_Balloc+0x50>
 8014fba:	69e3      	ldr	r3, [r4, #28]
 8014fbc:	68db      	ldr	r3, [r3, #12]
 8014fbe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8014fc2:	b9b8      	cbnz	r0, 8014ff4 <_Balloc+0x68>
 8014fc4:	2101      	movs	r1, #1
 8014fc6:	fa01 f605 	lsl.w	r6, r1, r5
 8014fca:	1d72      	adds	r2, r6, #5
 8014fcc:	0092      	lsls	r2, r2, #2
 8014fce:	4620      	mov	r0, r4
 8014fd0:	f000 ff6e 	bl	8015eb0 <_calloc_r>
 8014fd4:	b160      	cbz	r0, 8014ff0 <_Balloc+0x64>
 8014fd6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8014fda:	e00e      	b.n	8014ffa <_Balloc+0x6e>
 8014fdc:	2221      	movs	r2, #33	@ 0x21
 8014fde:	2104      	movs	r1, #4
 8014fe0:	4620      	mov	r0, r4
 8014fe2:	f000 ff65 	bl	8015eb0 <_calloc_r>
 8014fe6:	69e3      	ldr	r3, [r4, #28]
 8014fe8:	60f0      	str	r0, [r6, #12]
 8014fea:	68db      	ldr	r3, [r3, #12]
 8014fec:	2b00      	cmp	r3, #0
 8014fee:	d1e4      	bne.n	8014fba <_Balloc+0x2e>
 8014ff0:	2000      	movs	r0, #0
 8014ff2:	bd70      	pop	{r4, r5, r6, pc}
 8014ff4:	6802      	ldr	r2, [r0, #0]
 8014ff6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8014ffa:	2300      	movs	r3, #0
 8014ffc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015000:	e7f7      	b.n	8014ff2 <_Balloc+0x66>
 8015002:	bf00      	nop
 8015004:	0801cff5 	.word	0x0801cff5
 8015008:	0801d075 	.word	0x0801d075

0801500c <_Bfree>:
 801500c:	b570      	push	{r4, r5, r6, lr}
 801500e:	69c6      	ldr	r6, [r0, #28]
 8015010:	4605      	mov	r5, r0
 8015012:	460c      	mov	r4, r1
 8015014:	b976      	cbnz	r6, 8015034 <_Bfree+0x28>
 8015016:	2010      	movs	r0, #16
 8015018:	f7fe f92c 	bl	8013274 <malloc>
 801501c:	4602      	mov	r2, r0
 801501e:	61e8      	str	r0, [r5, #28]
 8015020:	b920      	cbnz	r0, 801502c <_Bfree+0x20>
 8015022:	4b09      	ldr	r3, [pc, #36]	@ (8015048 <_Bfree+0x3c>)
 8015024:	4809      	ldr	r0, [pc, #36]	@ (801504c <_Bfree+0x40>)
 8015026:	218f      	movs	r1, #143	@ 0x8f
 8015028:	f000 ff24 	bl	8015e74 <__assert_func>
 801502c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015030:	6006      	str	r6, [r0, #0]
 8015032:	60c6      	str	r6, [r0, #12]
 8015034:	b13c      	cbz	r4, 8015046 <_Bfree+0x3a>
 8015036:	69eb      	ldr	r3, [r5, #28]
 8015038:	6862      	ldr	r2, [r4, #4]
 801503a:	68db      	ldr	r3, [r3, #12]
 801503c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015040:	6021      	str	r1, [r4, #0]
 8015042:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015046:	bd70      	pop	{r4, r5, r6, pc}
 8015048:	0801cff5 	.word	0x0801cff5
 801504c:	0801d075 	.word	0x0801d075

08015050 <__multadd>:
 8015050:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015054:	690d      	ldr	r5, [r1, #16]
 8015056:	4607      	mov	r7, r0
 8015058:	460c      	mov	r4, r1
 801505a:	461e      	mov	r6, r3
 801505c:	f101 0c14 	add.w	ip, r1, #20
 8015060:	2000      	movs	r0, #0
 8015062:	f8dc 3000 	ldr.w	r3, [ip]
 8015066:	b299      	uxth	r1, r3
 8015068:	fb02 6101 	mla	r1, r2, r1, r6
 801506c:	0c1e      	lsrs	r6, r3, #16
 801506e:	0c0b      	lsrs	r3, r1, #16
 8015070:	fb02 3306 	mla	r3, r2, r6, r3
 8015074:	b289      	uxth	r1, r1
 8015076:	3001      	adds	r0, #1
 8015078:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801507c:	4285      	cmp	r5, r0
 801507e:	f84c 1b04 	str.w	r1, [ip], #4
 8015082:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8015086:	dcec      	bgt.n	8015062 <__multadd+0x12>
 8015088:	b30e      	cbz	r6, 80150ce <__multadd+0x7e>
 801508a:	68a3      	ldr	r3, [r4, #8]
 801508c:	42ab      	cmp	r3, r5
 801508e:	dc19      	bgt.n	80150c4 <__multadd+0x74>
 8015090:	6861      	ldr	r1, [r4, #4]
 8015092:	4638      	mov	r0, r7
 8015094:	3101      	adds	r1, #1
 8015096:	f7ff ff79 	bl	8014f8c <_Balloc>
 801509a:	4680      	mov	r8, r0
 801509c:	b928      	cbnz	r0, 80150aa <__multadd+0x5a>
 801509e:	4602      	mov	r2, r0
 80150a0:	4b0c      	ldr	r3, [pc, #48]	@ (80150d4 <__multadd+0x84>)
 80150a2:	480d      	ldr	r0, [pc, #52]	@ (80150d8 <__multadd+0x88>)
 80150a4:	21ba      	movs	r1, #186	@ 0xba
 80150a6:	f000 fee5 	bl	8015e74 <__assert_func>
 80150aa:	6922      	ldr	r2, [r4, #16]
 80150ac:	3202      	adds	r2, #2
 80150ae:	f104 010c 	add.w	r1, r4, #12
 80150b2:	0092      	lsls	r2, r2, #2
 80150b4:	300c      	adds	r0, #12
 80150b6:	f7ff f8c2 	bl	801423e <memcpy>
 80150ba:	4621      	mov	r1, r4
 80150bc:	4638      	mov	r0, r7
 80150be:	f7ff ffa5 	bl	801500c <_Bfree>
 80150c2:	4644      	mov	r4, r8
 80150c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80150c8:	3501      	adds	r5, #1
 80150ca:	615e      	str	r6, [r3, #20]
 80150cc:	6125      	str	r5, [r4, #16]
 80150ce:	4620      	mov	r0, r4
 80150d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80150d4:	0801d064 	.word	0x0801d064
 80150d8:	0801d075 	.word	0x0801d075

080150dc <__hi0bits>:
 80150dc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80150e0:	4603      	mov	r3, r0
 80150e2:	bf36      	itet	cc
 80150e4:	0403      	lslcc	r3, r0, #16
 80150e6:	2000      	movcs	r0, #0
 80150e8:	2010      	movcc	r0, #16
 80150ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80150ee:	bf3c      	itt	cc
 80150f0:	021b      	lslcc	r3, r3, #8
 80150f2:	3008      	addcc	r0, #8
 80150f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80150f8:	bf3c      	itt	cc
 80150fa:	011b      	lslcc	r3, r3, #4
 80150fc:	3004      	addcc	r0, #4
 80150fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015102:	bf3c      	itt	cc
 8015104:	009b      	lslcc	r3, r3, #2
 8015106:	3002      	addcc	r0, #2
 8015108:	2b00      	cmp	r3, #0
 801510a:	db05      	blt.n	8015118 <__hi0bits+0x3c>
 801510c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8015110:	f100 0001 	add.w	r0, r0, #1
 8015114:	bf08      	it	eq
 8015116:	2020      	moveq	r0, #32
 8015118:	4770      	bx	lr

0801511a <__lo0bits>:
 801511a:	6803      	ldr	r3, [r0, #0]
 801511c:	4602      	mov	r2, r0
 801511e:	f013 0007 	ands.w	r0, r3, #7
 8015122:	d00b      	beq.n	801513c <__lo0bits+0x22>
 8015124:	07d9      	lsls	r1, r3, #31
 8015126:	d421      	bmi.n	801516c <__lo0bits+0x52>
 8015128:	0798      	lsls	r0, r3, #30
 801512a:	bf49      	itett	mi
 801512c:	085b      	lsrmi	r3, r3, #1
 801512e:	089b      	lsrpl	r3, r3, #2
 8015130:	2001      	movmi	r0, #1
 8015132:	6013      	strmi	r3, [r2, #0]
 8015134:	bf5c      	itt	pl
 8015136:	6013      	strpl	r3, [r2, #0]
 8015138:	2002      	movpl	r0, #2
 801513a:	4770      	bx	lr
 801513c:	b299      	uxth	r1, r3
 801513e:	b909      	cbnz	r1, 8015144 <__lo0bits+0x2a>
 8015140:	0c1b      	lsrs	r3, r3, #16
 8015142:	2010      	movs	r0, #16
 8015144:	b2d9      	uxtb	r1, r3
 8015146:	b909      	cbnz	r1, 801514c <__lo0bits+0x32>
 8015148:	3008      	adds	r0, #8
 801514a:	0a1b      	lsrs	r3, r3, #8
 801514c:	0719      	lsls	r1, r3, #28
 801514e:	bf04      	itt	eq
 8015150:	091b      	lsreq	r3, r3, #4
 8015152:	3004      	addeq	r0, #4
 8015154:	0799      	lsls	r1, r3, #30
 8015156:	bf04      	itt	eq
 8015158:	089b      	lsreq	r3, r3, #2
 801515a:	3002      	addeq	r0, #2
 801515c:	07d9      	lsls	r1, r3, #31
 801515e:	d403      	bmi.n	8015168 <__lo0bits+0x4e>
 8015160:	085b      	lsrs	r3, r3, #1
 8015162:	f100 0001 	add.w	r0, r0, #1
 8015166:	d003      	beq.n	8015170 <__lo0bits+0x56>
 8015168:	6013      	str	r3, [r2, #0]
 801516a:	4770      	bx	lr
 801516c:	2000      	movs	r0, #0
 801516e:	4770      	bx	lr
 8015170:	2020      	movs	r0, #32
 8015172:	4770      	bx	lr

08015174 <__i2b>:
 8015174:	b510      	push	{r4, lr}
 8015176:	460c      	mov	r4, r1
 8015178:	2101      	movs	r1, #1
 801517a:	f7ff ff07 	bl	8014f8c <_Balloc>
 801517e:	4602      	mov	r2, r0
 8015180:	b928      	cbnz	r0, 801518e <__i2b+0x1a>
 8015182:	4b05      	ldr	r3, [pc, #20]	@ (8015198 <__i2b+0x24>)
 8015184:	4805      	ldr	r0, [pc, #20]	@ (801519c <__i2b+0x28>)
 8015186:	f240 1145 	movw	r1, #325	@ 0x145
 801518a:	f000 fe73 	bl	8015e74 <__assert_func>
 801518e:	2301      	movs	r3, #1
 8015190:	6144      	str	r4, [r0, #20]
 8015192:	6103      	str	r3, [r0, #16]
 8015194:	bd10      	pop	{r4, pc}
 8015196:	bf00      	nop
 8015198:	0801d064 	.word	0x0801d064
 801519c:	0801d075 	.word	0x0801d075

080151a0 <__multiply>:
 80151a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80151a4:	4614      	mov	r4, r2
 80151a6:	690a      	ldr	r2, [r1, #16]
 80151a8:	6923      	ldr	r3, [r4, #16]
 80151aa:	429a      	cmp	r2, r3
 80151ac:	bfa8      	it	ge
 80151ae:	4623      	movge	r3, r4
 80151b0:	460f      	mov	r7, r1
 80151b2:	bfa4      	itt	ge
 80151b4:	460c      	movge	r4, r1
 80151b6:	461f      	movge	r7, r3
 80151b8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80151bc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80151c0:	68a3      	ldr	r3, [r4, #8]
 80151c2:	6861      	ldr	r1, [r4, #4]
 80151c4:	eb0a 0609 	add.w	r6, sl, r9
 80151c8:	42b3      	cmp	r3, r6
 80151ca:	b085      	sub	sp, #20
 80151cc:	bfb8      	it	lt
 80151ce:	3101      	addlt	r1, #1
 80151d0:	f7ff fedc 	bl	8014f8c <_Balloc>
 80151d4:	b930      	cbnz	r0, 80151e4 <__multiply+0x44>
 80151d6:	4602      	mov	r2, r0
 80151d8:	4b44      	ldr	r3, [pc, #272]	@ (80152ec <__multiply+0x14c>)
 80151da:	4845      	ldr	r0, [pc, #276]	@ (80152f0 <__multiply+0x150>)
 80151dc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80151e0:	f000 fe48 	bl	8015e74 <__assert_func>
 80151e4:	f100 0514 	add.w	r5, r0, #20
 80151e8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80151ec:	462b      	mov	r3, r5
 80151ee:	2200      	movs	r2, #0
 80151f0:	4543      	cmp	r3, r8
 80151f2:	d321      	bcc.n	8015238 <__multiply+0x98>
 80151f4:	f107 0114 	add.w	r1, r7, #20
 80151f8:	f104 0214 	add.w	r2, r4, #20
 80151fc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8015200:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8015204:	9302      	str	r3, [sp, #8]
 8015206:	1b13      	subs	r3, r2, r4
 8015208:	3b15      	subs	r3, #21
 801520a:	f023 0303 	bic.w	r3, r3, #3
 801520e:	3304      	adds	r3, #4
 8015210:	f104 0715 	add.w	r7, r4, #21
 8015214:	42ba      	cmp	r2, r7
 8015216:	bf38      	it	cc
 8015218:	2304      	movcc	r3, #4
 801521a:	9301      	str	r3, [sp, #4]
 801521c:	9b02      	ldr	r3, [sp, #8]
 801521e:	9103      	str	r1, [sp, #12]
 8015220:	428b      	cmp	r3, r1
 8015222:	d80c      	bhi.n	801523e <__multiply+0x9e>
 8015224:	2e00      	cmp	r6, #0
 8015226:	dd03      	ble.n	8015230 <__multiply+0x90>
 8015228:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801522c:	2b00      	cmp	r3, #0
 801522e:	d05b      	beq.n	80152e8 <__multiply+0x148>
 8015230:	6106      	str	r6, [r0, #16]
 8015232:	b005      	add	sp, #20
 8015234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015238:	f843 2b04 	str.w	r2, [r3], #4
 801523c:	e7d8      	b.n	80151f0 <__multiply+0x50>
 801523e:	f8b1 a000 	ldrh.w	sl, [r1]
 8015242:	f1ba 0f00 	cmp.w	sl, #0
 8015246:	d024      	beq.n	8015292 <__multiply+0xf2>
 8015248:	f104 0e14 	add.w	lr, r4, #20
 801524c:	46a9      	mov	r9, r5
 801524e:	f04f 0c00 	mov.w	ip, #0
 8015252:	f85e 7b04 	ldr.w	r7, [lr], #4
 8015256:	f8d9 3000 	ldr.w	r3, [r9]
 801525a:	fa1f fb87 	uxth.w	fp, r7
 801525e:	b29b      	uxth	r3, r3
 8015260:	fb0a 330b 	mla	r3, sl, fp, r3
 8015264:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8015268:	f8d9 7000 	ldr.w	r7, [r9]
 801526c:	4463      	add	r3, ip
 801526e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8015272:	fb0a c70b 	mla	r7, sl, fp, ip
 8015276:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801527a:	b29b      	uxth	r3, r3
 801527c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8015280:	4572      	cmp	r2, lr
 8015282:	f849 3b04 	str.w	r3, [r9], #4
 8015286:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801528a:	d8e2      	bhi.n	8015252 <__multiply+0xb2>
 801528c:	9b01      	ldr	r3, [sp, #4]
 801528e:	f845 c003 	str.w	ip, [r5, r3]
 8015292:	9b03      	ldr	r3, [sp, #12]
 8015294:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015298:	3104      	adds	r1, #4
 801529a:	f1b9 0f00 	cmp.w	r9, #0
 801529e:	d021      	beq.n	80152e4 <__multiply+0x144>
 80152a0:	682b      	ldr	r3, [r5, #0]
 80152a2:	f104 0c14 	add.w	ip, r4, #20
 80152a6:	46ae      	mov	lr, r5
 80152a8:	f04f 0a00 	mov.w	sl, #0
 80152ac:	f8bc b000 	ldrh.w	fp, [ip]
 80152b0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80152b4:	fb09 770b 	mla	r7, r9, fp, r7
 80152b8:	4457      	add	r7, sl
 80152ba:	b29b      	uxth	r3, r3
 80152bc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80152c0:	f84e 3b04 	str.w	r3, [lr], #4
 80152c4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80152c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80152cc:	f8be 3000 	ldrh.w	r3, [lr]
 80152d0:	fb09 330a 	mla	r3, r9, sl, r3
 80152d4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80152d8:	4562      	cmp	r2, ip
 80152da:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80152de:	d8e5      	bhi.n	80152ac <__multiply+0x10c>
 80152e0:	9f01      	ldr	r7, [sp, #4]
 80152e2:	51eb      	str	r3, [r5, r7]
 80152e4:	3504      	adds	r5, #4
 80152e6:	e799      	b.n	801521c <__multiply+0x7c>
 80152e8:	3e01      	subs	r6, #1
 80152ea:	e79b      	b.n	8015224 <__multiply+0x84>
 80152ec:	0801d064 	.word	0x0801d064
 80152f0:	0801d075 	.word	0x0801d075

080152f4 <__pow5mult>:
 80152f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80152f8:	4615      	mov	r5, r2
 80152fa:	f012 0203 	ands.w	r2, r2, #3
 80152fe:	4607      	mov	r7, r0
 8015300:	460e      	mov	r6, r1
 8015302:	d007      	beq.n	8015314 <__pow5mult+0x20>
 8015304:	4c25      	ldr	r4, [pc, #148]	@ (801539c <__pow5mult+0xa8>)
 8015306:	3a01      	subs	r2, #1
 8015308:	2300      	movs	r3, #0
 801530a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801530e:	f7ff fe9f 	bl	8015050 <__multadd>
 8015312:	4606      	mov	r6, r0
 8015314:	10ad      	asrs	r5, r5, #2
 8015316:	d03d      	beq.n	8015394 <__pow5mult+0xa0>
 8015318:	69fc      	ldr	r4, [r7, #28]
 801531a:	b97c      	cbnz	r4, 801533c <__pow5mult+0x48>
 801531c:	2010      	movs	r0, #16
 801531e:	f7fd ffa9 	bl	8013274 <malloc>
 8015322:	4602      	mov	r2, r0
 8015324:	61f8      	str	r0, [r7, #28]
 8015326:	b928      	cbnz	r0, 8015334 <__pow5mult+0x40>
 8015328:	4b1d      	ldr	r3, [pc, #116]	@ (80153a0 <__pow5mult+0xac>)
 801532a:	481e      	ldr	r0, [pc, #120]	@ (80153a4 <__pow5mult+0xb0>)
 801532c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8015330:	f000 fda0 	bl	8015e74 <__assert_func>
 8015334:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015338:	6004      	str	r4, [r0, #0]
 801533a:	60c4      	str	r4, [r0, #12]
 801533c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8015340:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015344:	b94c      	cbnz	r4, 801535a <__pow5mult+0x66>
 8015346:	f240 2171 	movw	r1, #625	@ 0x271
 801534a:	4638      	mov	r0, r7
 801534c:	f7ff ff12 	bl	8015174 <__i2b>
 8015350:	2300      	movs	r3, #0
 8015352:	f8c8 0008 	str.w	r0, [r8, #8]
 8015356:	4604      	mov	r4, r0
 8015358:	6003      	str	r3, [r0, #0]
 801535a:	f04f 0900 	mov.w	r9, #0
 801535e:	07eb      	lsls	r3, r5, #31
 8015360:	d50a      	bpl.n	8015378 <__pow5mult+0x84>
 8015362:	4631      	mov	r1, r6
 8015364:	4622      	mov	r2, r4
 8015366:	4638      	mov	r0, r7
 8015368:	f7ff ff1a 	bl	80151a0 <__multiply>
 801536c:	4631      	mov	r1, r6
 801536e:	4680      	mov	r8, r0
 8015370:	4638      	mov	r0, r7
 8015372:	f7ff fe4b 	bl	801500c <_Bfree>
 8015376:	4646      	mov	r6, r8
 8015378:	106d      	asrs	r5, r5, #1
 801537a:	d00b      	beq.n	8015394 <__pow5mult+0xa0>
 801537c:	6820      	ldr	r0, [r4, #0]
 801537e:	b938      	cbnz	r0, 8015390 <__pow5mult+0x9c>
 8015380:	4622      	mov	r2, r4
 8015382:	4621      	mov	r1, r4
 8015384:	4638      	mov	r0, r7
 8015386:	f7ff ff0b 	bl	80151a0 <__multiply>
 801538a:	6020      	str	r0, [r4, #0]
 801538c:	f8c0 9000 	str.w	r9, [r0]
 8015390:	4604      	mov	r4, r0
 8015392:	e7e4      	b.n	801535e <__pow5mult+0x6a>
 8015394:	4630      	mov	r0, r6
 8015396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801539a:	bf00      	nop
 801539c:	0801d0d0 	.word	0x0801d0d0
 80153a0:	0801cff5 	.word	0x0801cff5
 80153a4:	0801d075 	.word	0x0801d075

080153a8 <__lshift>:
 80153a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80153ac:	460c      	mov	r4, r1
 80153ae:	6849      	ldr	r1, [r1, #4]
 80153b0:	6923      	ldr	r3, [r4, #16]
 80153b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80153b6:	68a3      	ldr	r3, [r4, #8]
 80153b8:	4607      	mov	r7, r0
 80153ba:	4691      	mov	r9, r2
 80153bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80153c0:	f108 0601 	add.w	r6, r8, #1
 80153c4:	42b3      	cmp	r3, r6
 80153c6:	db0b      	blt.n	80153e0 <__lshift+0x38>
 80153c8:	4638      	mov	r0, r7
 80153ca:	f7ff fddf 	bl	8014f8c <_Balloc>
 80153ce:	4605      	mov	r5, r0
 80153d0:	b948      	cbnz	r0, 80153e6 <__lshift+0x3e>
 80153d2:	4602      	mov	r2, r0
 80153d4:	4b28      	ldr	r3, [pc, #160]	@ (8015478 <__lshift+0xd0>)
 80153d6:	4829      	ldr	r0, [pc, #164]	@ (801547c <__lshift+0xd4>)
 80153d8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80153dc:	f000 fd4a 	bl	8015e74 <__assert_func>
 80153e0:	3101      	adds	r1, #1
 80153e2:	005b      	lsls	r3, r3, #1
 80153e4:	e7ee      	b.n	80153c4 <__lshift+0x1c>
 80153e6:	2300      	movs	r3, #0
 80153e8:	f100 0114 	add.w	r1, r0, #20
 80153ec:	f100 0210 	add.w	r2, r0, #16
 80153f0:	4618      	mov	r0, r3
 80153f2:	4553      	cmp	r3, sl
 80153f4:	db33      	blt.n	801545e <__lshift+0xb6>
 80153f6:	6920      	ldr	r0, [r4, #16]
 80153f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80153fc:	f104 0314 	add.w	r3, r4, #20
 8015400:	f019 091f 	ands.w	r9, r9, #31
 8015404:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015408:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801540c:	d02b      	beq.n	8015466 <__lshift+0xbe>
 801540e:	f1c9 0e20 	rsb	lr, r9, #32
 8015412:	468a      	mov	sl, r1
 8015414:	2200      	movs	r2, #0
 8015416:	6818      	ldr	r0, [r3, #0]
 8015418:	fa00 f009 	lsl.w	r0, r0, r9
 801541c:	4310      	orrs	r0, r2
 801541e:	f84a 0b04 	str.w	r0, [sl], #4
 8015422:	f853 2b04 	ldr.w	r2, [r3], #4
 8015426:	459c      	cmp	ip, r3
 8015428:	fa22 f20e 	lsr.w	r2, r2, lr
 801542c:	d8f3      	bhi.n	8015416 <__lshift+0x6e>
 801542e:	ebac 0304 	sub.w	r3, ip, r4
 8015432:	3b15      	subs	r3, #21
 8015434:	f023 0303 	bic.w	r3, r3, #3
 8015438:	3304      	adds	r3, #4
 801543a:	f104 0015 	add.w	r0, r4, #21
 801543e:	4584      	cmp	ip, r0
 8015440:	bf38      	it	cc
 8015442:	2304      	movcc	r3, #4
 8015444:	50ca      	str	r2, [r1, r3]
 8015446:	b10a      	cbz	r2, 801544c <__lshift+0xa4>
 8015448:	f108 0602 	add.w	r6, r8, #2
 801544c:	3e01      	subs	r6, #1
 801544e:	4638      	mov	r0, r7
 8015450:	612e      	str	r6, [r5, #16]
 8015452:	4621      	mov	r1, r4
 8015454:	f7ff fdda 	bl	801500c <_Bfree>
 8015458:	4628      	mov	r0, r5
 801545a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801545e:	f842 0f04 	str.w	r0, [r2, #4]!
 8015462:	3301      	adds	r3, #1
 8015464:	e7c5      	b.n	80153f2 <__lshift+0x4a>
 8015466:	3904      	subs	r1, #4
 8015468:	f853 2b04 	ldr.w	r2, [r3], #4
 801546c:	f841 2f04 	str.w	r2, [r1, #4]!
 8015470:	459c      	cmp	ip, r3
 8015472:	d8f9      	bhi.n	8015468 <__lshift+0xc0>
 8015474:	e7ea      	b.n	801544c <__lshift+0xa4>
 8015476:	bf00      	nop
 8015478:	0801d064 	.word	0x0801d064
 801547c:	0801d075 	.word	0x0801d075

08015480 <__mcmp>:
 8015480:	690a      	ldr	r2, [r1, #16]
 8015482:	4603      	mov	r3, r0
 8015484:	6900      	ldr	r0, [r0, #16]
 8015486:	1a80      	subs	r0, r0, r2
 8015488:	b530      	push	{r4, r5, lr}
 801548a:	d10e      	bne.n	80154aa <__mcmp+0x2a>
 801548c:	3314      	adds	r3, #20
 801548e:	3114      	adds	r1, #20
 8015490:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8015494:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015498:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801549c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80154a0:	4295      	cmp	r5, r2
 80154a2:	d003      	beq.n	80154ac <__mcmp+0x2c>
 80154a4:	d205      	bcs.n	80154b2 <__mcmp+0x32>
 80154a6:	f04f 30ff 	mov.w	r0, #4294967295
 80154aa:	bd30      	pop	{r4, r5, pc}
 80154ac:	42a3      	cmp	r3, r4
 80154ae:	d3f3      	bcc.n	8015498 <__mcmp+0x18>
 80154b0:	e7fb      	b.n	80154aa <__mcmp+0x2a>
 80154b2:	2001      	movs	r0, #1
 80154b4:	e7f9      	b.n	80154aa <__mcmp+0x2a>
	...

080154b8 <__mdiff>:
 80154b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80154bc:	4689      	mov	r9, r1
 80154be:	4606      	mov	r6, r0
 80154c0:	4611      	mov	r1, r2
 80154c2:	4648      	mov	r0, r9
 80154c4:	4614      	mov	r4, r2
 80154c6:	f7ff ffdb 	bl	8015480 <__mcmp>
 80154ca:	1e05      	subs	r5, r0, #0
 80154cc:	d112      	bne.n	80154f4 <__mdiff+0x3c>
 80154ce:	4629      	mov	r1, r5
 80154d0:	4630      	mov	r0, r6
 80154d2:	f7ff fd5b 	bl	8014f8c <_Balloc>
 80154d6:	4602      	mov	r2, r0
 80154d8:	b928      	cbnz	r0, 80154e6 <__mdiff+0x2e>
 80154da:	4b3f      	ldr	r3, [pc, #252]	@ (80155d8 <__mdiff+0x120>)
 80154dc:	f240 2137 	movw	r1, #567	@ 0x237
 80154e0:	483e      	ldr	r0, [pc, #248]	@ (80155dc <__mdiff+0x124>)
 80154e2:	f000 fcc7 	bl	8015e74 <__assert_func>
 80154e6:	2301      	movs	r3, #1
 80154e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80154ec:	4610      	mov	r0, r2
 80154ee:	b003      	add	sp, #12
 80154f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80154f4:	bfbc      	itt	lt
 80154f6:	464b      	movlt	r3, r9
 80154f8:	46a1      	movlt	r9, r4
 80154fa:	4630      	mov	r0, r6
 80154fc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8015500:	bfba      	itte	lt
 8015502:	461c      	movlt	r4, r3
 8015504:	2501      	movlt	r5, #1
 8015506:	2500      	movge	r5, #0
 8015508:	f7ff fd40 	bl	8014f8c <_Balloc>
 801550c:	4602      	mov	r2, r0
 801550e:	b918      	cbnz	r0, 8015518 <__mdiff+0x60>
 8015510:	4b31      	ldr	r3, [pc, #196]	@ (80155d8 <__mdiff+0x120>)
 8015512:	f240 2145 	movw	r1, #581	@ 0x245
 8015516:	e7e3      	b.n	80154e0 <__mdiff+0x28>
 8015518:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801551c:	6926      	ldr	r6, [r4, #16]
 801551e:	60c5      	str	r5, [r0, #12]
 8015520:	f109 0310 	add.w	r3, r9, #16
 8015524:	f109 0514 	add.w	r5, r9, #20
 8015528:	f104 0e14 	add.w	lr, r4, #20
 801552c:	f100 0b14 	add.w	fp, r0, #20
 8015530:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8015534:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8015538:	9301      	str	r3, [sp, #4]
 801553a:	46d9      	mov	r9, fp
 801553c:	f04f 0c00 	mov.w	ip, #0
 8015540:	9b01      	ldr	r3, [sp, #4]
 8015542:	f85e 0b04 	ldr.w	r0, [lr], #4
 8015546:	f853 af04 	ldr.w	sl, [r3, #4]!
 801554a:	9301      	str	r3, [sp, #4]
 801554c:	fa1f f38a 	uxth.w	r3, sl
 8015550:	4619      	mov	r1, r3
 8015552:	b283      	uxth	r3, r0
 8015554:	1acb      	subs	r3, r1, r3
 8015556:	0c00      	lsrs	r0, r0, #16
 8015558:	4463      	add	r3, ip
 801555a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801555e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8015562:	b29b      	uxth	r3, r3
 8015564:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8015568:	4576      	cmp	r6, lr
 801556a:	f849 3b04 	str.w	r3, [r9], #4
 801556e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015572:	d8e5      	bhi.n	8015540 <__mdiff+0x88>
 8015574:	1b33      	subs	r3, r6, r4
 8015576:	3b15      	subs	r3, #21
 8015578:	f023 0303 	bic.w	r3, r3, #3
 801557c:	3415      	adds	r4, #21
 801557e:	3304      	adds	r3, #4
 8015580:	42a6      	cmp	r6, r4
 8015582:	bf38      	it	cc
 8015584:	2304      	movcc	r3, #4
 8015586:	441d      	add	r5, r3
 8015588:	445b      	add	r3, fp
 801558a:	461e      	mov	r6, r3
 801558c:	462c      	mov	r4, r5
 801558e:	4544      	cmp	r4, r8
 8015590:	d30e      	bcc.n	80155b0 <__mdiff+0xf8>
 8015592:	f108 0103 	add.w	r1, r8, #3
 8015596:	1b49      	subs	r1, r1, r5
 8015598:	f021 0103 	bic.w	r1, r1, #3
 801559c:	3d03      	subs	r5, #3
 801559e:	45a8      	cmp	r8, r5
 80155a0:	bf38      	it	cc
 80155a2:	2100      	movcc	r1, #0
 80155a4:	440b      	add	r3, r1
 80155a6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80155aa:	b191      	cbz	r1, 80155d2 <__mdiff+0x11a>
 80155ac:	6117      	str	r7, [r2, #16]
 80155ae:	e79d      	b.n	80154ec <__mdiff+0x34>
 80155b0:	f854 1b04 	ldr.w	r1, [r4], #4
 80155b4:	46e6      	mov	lr, ip
 80155b6:	0c08      	lsrs	r0, r1, #16
 80155b8:	fa1c fc81 	uxtah	ip, ip, r1
 80155bc:	4471      	add	r1, lr
 80155be:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80155c2:	b289      	uxth	r1, r1
 80155c4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80155c8:	f846 1b04 	str.w	r1, [r6], #4
 80155cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80155d0:	e7dd      	b.n	801558e <__mdiff+0xd6>
 80155d2:	3f01      	subs	r7, #1
 80155d4:	e7e7      	b.n	80155a6 <__mdiff+0xee>
 80155d6:	bf00      	nop
 80155d8:	0801d064 	.word	0x0801d064
 80155dc:	0801d075 	.word	0x0801d075

080155e0 <__d2b>:
 80155e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80155e4:	460f      	mov	r7, r1
 80155e6:	2101      	movs	r1, #1
 80155e8:	ec59 8b10 	vmov	r8, r9, d0
 80155ec:	4616      	mov	r6, r2
 80155ee:	f7ff fccd 	bl	8014f8c <_Balloc>
 80155f2:	4604      	mov	r4, r0
 80155f4:	b930      	cbnz	r0, 8015604 <__d2b+0x24>
 80155f6:	4602      	mov	r2, r0
 80155f8:	4b23      	ldr	r3, [pc, #140]	@ (8015688 <__d2b+0xa8>)
 80155fa:	4824      	ldr	r0, [pc, #144]	@ (801568c <__d2b+0xac>)
 80155fc:	f240 310f 	movw	r1, #783	@ 0x30f
 8015600:	f000 fc38 	bl	8015e74 <__assert_func>
 8015604:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8015608:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801560c:	b10d      	cbz	r5, 8015612 <__d2b+0x32>
 801560e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8015612:	9301      	str	r3, [sp, #4]
 8015614:	f1b8 0300 	subs.w	r3, r8, #0
 8015618:	d023      	beq.n	8015662 <__d2b+0x82>
 801561a:	4668      	mov	r0, sp
 801561c:	9300      	str	r3, [sp, #0]
 801561e:	f7ff fd7c 	bl	801511a <__lo0bits>
 8015622:	e9dd 1200 	ldrd	r1, r2, [sp]
 8015626:	b1d0      	cbz	r0, 801565e <__d2b+0x7e>
 8015628:	f1c0 0320 	rsb	r3, r0, #32
 801562c:	fa02 f303 	lsl.w	r3, r2, r3
 8015630:	430b      	orrs	r3, r1
 8015632:	40c2      	lsrs	r2, r0
 8015634:	6163      	str	r3, [r4, #20]
 8015636:	9201      	str	r2, [sp, #4]
 8015638:	9b01      	ldr	r3, [sp, #4]
 801563a:	61a3      	str	r3, [r4, #24]
 801563c:	2b00      	cmp	r3, #0
 801563e:	bf0c      	ite	eq
 8015640:	2201      	moveq	r2, #1
 8015642:	2202      	movne	r2, #2
 8015644:	6122      	str	r2, [r4, #16]
 8015646:	b1a5      	cbz	r5, 8015672 <__d2b+0x92>
 8015648:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801564c:	4405      	add	r5, r0
 801564e:	603d      	str	r5, [r7, #0]
 8015650:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8015654:	6030      	str	r0, [r6, #0]
 8015656:	4620      	mov	r0, r4
 8015658:	b003      	add	sp, #12
 801565a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801565e:	6161      	str	r1, [r4, #20]
 8015660:	e7ea      	b.n	8015638 <__d2b+0x58>
 8015662:	a801      	add	r0, sp, #4
 8015664:	f7ff fd59 	bl	801511a <__lo0bits>
 8015668:	9b01      	ldr	r3, [sp, #4]
 801566a:	6163      	str	r3, [r4, #20]
 801566c:	3020      	adds	r0, #32
 801566e:	2201      	movs	r2, #1
 8015670:	e7e8      	b.n	8015644 <__d2b+0x64>
 8015672:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015676:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801567a:	6038      	str	r0, [r7, #0]
 801567c:	6918      	ldr	r0, [r3, #16]
 801567e:	f7ff fd2d 	bl	80150dc <__hi0bits>
 8015682:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015686:	e7e5      	b.n	8015654 <__d2b+0x74>
 8015688:	0801d064 	.word	0x0801d064
 801568c:	0801d075 	.word	0x0801d075

08015690 <__ssputs_r>:
 8015690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015694:	688e      	ldr	r6, [r1, #8]
 8015696:	461f      	mov	r7, r3
 8015698:	42be      	cmp	r6, r7
 801569a:	680b      	ldr	r3, [r1, #0]
 801569c:	4682      	mov	sl, r0
 801569e:	460c      	mov	r4, r1
 80156a0:	4690      	mov	r8, r2
 80156a2:	d82d      	bhi.n	8015700 <__ssputs_r+0x70>
 80156a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80156a8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80156ac:	d026      	beq.n	80156fc <__ssputs_r+0x6c>
 80156ae:	6965      	ldr	r5, [r4, #20]
 80156b0:	6909      	ldr	r1, [r1, #16]
 80156b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80156b6:	eba3 0901 	sub.w	r9, r3, r1
 80156ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80156be:	1c7b      	adds	r3, r7, #1
 80156c0:	444b      	add	r3, r9
 80156c2:	106d      	asrs	r5, r5, #1
 80156c4:	429d      	cmp	r5, r3
 80156c6:	bf38      	it	cc
 80156c8:	461d      	movcc	r5, r3
 80156ca:	0553      	lsls	r3, r2, #21
 80156cc:	d527      	bpl.n	801571e <__ssputs_r+0x8e>
 80156ce:	4629      	mov	r1, r5
 80156d0:	f7fd fe02 	bl	80132d8 <_malloc_r>
 80156d4:	4606      	mov	r6, r0
 80156d6:	b360      	cbz	r0, 8015732 <__ssputs_r+0xa2>
 80156d8:	6921      	ldr	r1, [r4, #16]
 80156da:	464a      	mov	r2, r9
 80156dc:	f7fe fdaf 	bl	801423e <memcpy>
 80156e0:	89a3      	ldrh	r3, [r4, #12]
 80156e2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80156e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80156ea:	81a3      	strh	r3, [r4, #12]
 80156ec:	6126      	str	r6, [r4, #16]
 80156ee:	6165      	str	r5, [r4, #20]
 80156f0:	444e      	add	r6, r9
 80156f2:	eba5 0509 	sub.w	r5, r5, r9
 80156f6:	6026      	str	r6, [r4, #0]
 80156f8:	60a5      	str	r5, [r4, #8]
 80156fa:	463e      	mov	r6, r7
 80156fc:	42be      	cmp	r6, r7
 80156fe:	d900      	bls.n	8015702 <__ssputs_r+0x72>
 8015700:	463e      	mov	r6, r7
 8015702:	6820      	ldr	r0, [r4, #0]
 8015704:	4632      	mov	r2, r6
 8015706:	4641      	mov	r1, r8
 8015708:	f000 fb6a 	bl	8015de0 <memmove>
 801570c:	68a3      	ldr	r3, [r4, #8]
 801570e:	1b9b      	subs	r3, r3, r6
 8015710:	60a3      	str	r3, [r4, #8]
 8015712:	6823      	ldr	r3, [r4, #0]
 8015714:	4433      	add	r3, r6
 8015716:	6023      	str	r3, [r4, #0]
 8015718:	2000      	movs	r0, #0
 801571a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801571e:	462a      	mov	r2, r5
 8015720:	f000 fbec 	bl	8015efc <_realloc_r>
 8015724:	4606      	mov	r6, r0
 8015726:	2800      	cmp	r0, #0
 8015728:	d1e0      	bne.n	80156ec <__ssputs_r+0x5c>
 801572a:	6921      	ldr	r1, [r4, #16]
 801572c:	4650      	mov	r0, sl
 801572e:	f7ff fbe3 	bl	8014ef8 <_free_r>
 8015732:	230c      	movs	r3, #12
 8015734:	f8ca 3000 	str.w	r3, [sl]
 8015738:	89a3      	ldrh	r3, [r4, #12]
 801573a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801573e:	81a3      	strh	r3, [r4, #12]
 8015740:	f04f 30ff 	mov.w	r0, #4294967295
 8015744:	e7e9      	b.n	801571a <__ssputs_r+0x8a>
	...

08015748 <_svfiprintf_r>:
 8015748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801574c:	4698      	mov	r8, r3
 801574e:	898b      	ldrh	r3, [r1, #12]
 8015750:	061b      	lsls	r3, r3, #24
 8015752:	b09d      	sub	sp, #116	@ 0x74
 8015754:	4607      	mov	r7, r0
 8015756:	460d      	mov	r5, r1
 8015758:	4614      	mov	r4, r2
 801575a:	d510      	bpl.n	801577e <_svfiprintf_r+0x36>
 801575c:	690b      	ldr	r3, [r1, #16]
 801575e:	b973      	cbnz	r3, 801577e <_svfiprintf_r+0x36>
 8015760:	2140      	movs	r1, #64	@ 0x40
 8015762:	f7fd fdb9 	bl	80132d8 <_malloc_r>
 8015766:	6028      	str	r0, [r5, #0]
 8015768:	6128      	str	r0, [r5, #16]
 801576a:	b930      	cbnz	r0, 801577a <_svfiprintf_r+0x32>
 801576c:	230c      	movs	r3, #12
 801576e:	603b      	str	r3, [r7, #0]
 8015770:	f04f 30ff 	mov.w	r0, #4294967295
 8015774:	b01d      	add	sp, #116	@ 0x74
 8015776:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801577a:	2340      	movs	r3, #64	@ 0x40
 801577c:	616b      	str	r3, [r5, #20]
 801577e:	2300      	movs	r3, #0
 8015780:	9309      	str	r3, [sp, #36]	@ 0x24
 8015782:	2320      	movs	r3, #32
 8015784:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015788:	f8cd 800c 	str.w	r8, [sp, #12]
 801578c:	2330      	movs	r3, #48	@ 0x30
 801578e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801592c <_svfiprintf_r+0x1e4>
 8015792:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015796:	f04f 0901 	mov.w	r9, #1
 801579a:	4623      	mov	r3, r4
 801579c:	469a      	mov	sl, r3
 801579e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80157a2:	b10a      	cbz	r2, 80157a8 <_svfiprintf_r+0x60>
 80157a4:	2a25      	cmp	r2, #37	@ 0x25
 80157a6:	d1f9      	bne.n	801579c <_svfiprintf_r+0x54>
 80157a8:	ebba 0b04 	subs.w	fp, sl, r4
 80157ac:	d00b      	beq.n	80157c6 <_svfiprintf_r+0x7e>
 80157ae:	465b      	mov	r3, fp
 80157b0:	4622      	mov	r2, r4
 80157b2:	4629      	mov	r1, r5
 80157b4:	4638      	mov	r0, r7
 80157b6:	f7ff ff6b 	bl	8015690 <__ssputs_r>
 80157ba:	3001      	adds	r0, #1
 80157bc:	f000 80a7 	beq.w	801590e <_svfiprintf_r+0x1c6>
 80157c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80157c2:	445a      	add	r2, fp
 80157c4:	9209      	str	r2, [sp, #36]	@ 0x24
 80157c6:	f89a 3000 	ldrb.w	r3, [sl]
 80157ca:	2b00      	cmp	r3, #0
 80157cc:	f000 809f 	beq.w	801590e <_svfiprintf_r+0x1c6>
 80157d0:	2300      	movs	r3, #0
 80157d2:	f04f 32ff 	mov.w	r2, #4294967295
 80157d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80157da:	f10a 0a01 	add.w	sl, sl, #1
 80157de:	9304      	str	r3, [sp, #16]
 80157e0:	9307      	str	r3, [sp, #28]
 80157e2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80157e6:	931a      	str	r3, [sp, #104]	@ 0x68
 80157e8:	4654      	mov	r4, sl
 80157ea:	2205      	movs	r2, #5
 80157ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80157f0:	484e      	ldr	r0, [pc, #312]	@ (801592c <_svfiprintf_r+0x1e4>)
 80157f2:	f7ea fcc5 	bl	8000180 <memchr>
 80157f6:	9a04      	ldr	r2, [sp, #16]
 80157f8:	b9d8      	cbnz	r0, 8015832 <_svfiprintf_r+0xea>
 80157fa:	06d0      	lsls	r0, r2, #27
 80157fc:	bf44      	itt	mi
 80157fe:	2320      	movmi	r3, #32
 8015800:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015804:	0711      	lsls	r1, r2, #28
 8015806:	bf44      	itt	mi
 8015808:	232b      	movmi	r3, #43	@ 0x2b
 801580a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801580e:	f89a 3000 	ldrb.w	r3, [sl]
 8015812:	2b2a      	cmp	r3, #42	@ 0x2a
 8015814:	d015      	beq.n	8015842 <_svfiprintf_r+0xfa>
 8015816:	9a07      	ldr	r2, [sp, #28]
 8015818:	4654      	mov	r4, sl
 801581a:	2000      	movs	r0, #0
 801581c:	f04f 0c0a 	mov.w	ip, #10
 8015820:	4621      	mov	r1, r4
 8015822:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015826:	3b30      	subs	r3, #48	@ 0x30
 8015828:	2b09      	cmp	r3, #9
 801582a:	d94b      	bls.n	80158c4 <_svfiprintf_r+0x17c>
 801582c:	b1b0      	cbz	r0, 801585c <_svfiprintf_r+0x114>
 801582e:	9207      	str	r2, [sp, #28]
 8015830:	e014      	b.n	801585c <_svfiprintf_r+0x114>
 8015832:	eba0 0308 	sub.w	r3, r0, r8
 8015836:	fa09 f303 	lsl.w	r3, r9, r3
 801583a:	4313      	orrs	r3, r2
 801583c:	9304      	str	r3, [sp, #16]
 801583e:	46a2      	mov	sl, r4
 8015840:	e7d2      	b.n	80157e8 <_svfiprintf_r+0xa0>
 8015842:	9b03      	ldr	r3, [sp, #12]
 8015844:	1d19      	adds	r1, r3, #4
 8015846:	681b      	ldr	r3, [r3, #0]
 8015848:	9103      	str	r1, [sp, #12]
 801584a:	2b00      	cmp	r3, #0
 801584c:	bfbb      	ittet	lt
 801584e:	425b      	neglt	r3, r3
 8015850:	f042 0202 	orrlt.w	r2, r2, #2
 8015854:	9307      	strge	r3, [sp, #28]
 8015856:	9307      	strlt	r3, [sp, #28]
 8015858:	bfb8      	it	lt
 801585a:	9204      	strlt	r2, [sp, #16]
 801585c:	7823      	ldrb	r3, [r4, #0]
 801585e:	2b2e      	cmp	r3, #46	@ 0x2e
 8015860:	d10a      	bne.n	8015878 <_svfiprintf_r+0x130>
 8015862:	7863      	ldrb	r3, [r4, #1]
 8015864:	2b2a      	cmp	r3, #42	@ 0x2a
 8015866:	d132      	bne.n	80158ce <_svfiprintf_r+0x186>
 8015868:	9b03      	ldr	r3, [sp, #12]
 801586a:	1d1a      	adds	r2, r3, #4
 801586c:	681b      	ldr	r3, [r3, #0]
 801586e:	9203      	str	r2, [sp, #12]
 8015870:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015874:	3402      	adds	r4, #2
 8015876:	9305      	str	r3, [sp, #20]
 8015878:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801593c <_svfiprintf_r+0x1f4>
 801587c:	7821      	ldrb	r1, [r4, #0]
 801587e:	2203      	movs	r2, #3
 8015880:	4650      	mov	r0, sl
 8015882:	f7ea fc7d 	bl	8000180 <memchr>
 8015886:	b138      	cbz	r0, 8015898 <_svfiprintf_r+0x150>
 8015888:	9b04      	ldr	r3, [sp, #16]
 801588a:	eba0 000a 	sub.w	r0, r0, sl
 801588e:	2240      	movs	r2, #64	@ 0x40
 8015890:	4082      	lsls	r2, r0
 8015892:	4313      	orrs	r3, r2
 8015894:	3401      	adds	r4, #1
 8015896:	9304      	str	r3, [sp, #16]
 8015898:	f814 1b01 	ldrb.w	r1, [r4], #1
 801589c:	4824      	ldr	r0, [pc, #144]	@ (8015930 <_svfiprintf_r+0x1e8>)
 801589e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80158a2:	2206      	movs	r2, #6
 80158a4:	f7ea fc6c 	bl	8000180 <memchr>
 80158a8:	2800      	cmp	r0, #0
 80158aa:	d036      	beq.n	801591a <_svfiprintf_r+0x1d2>
 80158ac:	4b21      	ldr	r3, [pc, #132]	@ (8015934 <_svfiprintf_r+0x1ec>)
 80158ae:	bb1b      	cbnz	r3, 80158f8 <_svfiprintf_r+0x1b0>
 80158b0:	9b03      	ldr	r3, [sp, #12]
 80158b2:	3307      	adds	r3, #7
 80158b4:	f023 0307 	bic.w	r3, r3, #7
 80158b8:	3308      	adds	r3, #8
 80158ba:	9303      	str	r3, [sp, #12]
 80158bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80158be:	4433      	add	r3, r6
 80158c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80158c2:	e76a      	b.n	801579a <_svfiprintf_r+0x52>
 80158c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80158c8:	460c      	mov	r4, r1
 80158ca:	2001      	movs	r0, #1
 80158cc:	e7a8      	b.n	8015820 <_svfiprintf_r+0xd8>
 80158ce:	2300      	movs	r3, #0
 80158d0:	3401      	adds	r4, #1
 80158d2:	9305      	str	r3, [sp, #20]
 80158d4:	4619      	mov	r1, r3
 80158d6:	f04f 0c0a 	mov.w	ip, #10
 80158da:	4620      	mov	r0, r4
 80158dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80158e0:	3a30      	subs	r2, #48	@ 0x30
 80158e2:	2a09      	cmp	r2, #9
 80158e4:	d903      	bls.n	80158ee <_svfiprintf_r+0x1a6>
 80158e6:	2b00      	cmp	r3, #0
 80158e8:	d0c6      	beq.n	8015878 <_svfiprintf_r+0x130>
 80158ea:	9105      	str	r1, [sp, #20]
 80158ec:	e7c4      	b.n	8015878 <_svfiprintf_r+0x130>
 80158ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80158f2:	4604      	mov	r4, r0
 80158f4:	2301      	movs	r3, #1
 80158f6:	e7f0      	b.n	80158da <_svfiprintf_r+0x192>
 80158f8:	ab03      	add	r3, sp, #12
 80158fa:	9300      	str	r3, [sp, #0]
 80158fc:	462a      	mov	r2, r5
 80158fe:	4b0e      	ldr	r3, [pc, #56]	@ (8015938 <_svfiprintf_r+0x1f0>)
 8015900:	a904      	add	r1, sp, #16
 8015902:	4638      	mov	r0, r7
 8015904:	f7fd fe14 	bl	8013530 <_printf_float>
 8015908:	1c42      	adds	r2, r0, #1
 801590a:	4606      	mov	r6, r0
 801590c:	d1d6      	bne.n	80158bc <_svfiprintf_r+0x174>
 801590e:	89ab      	ldrh	r3, [r5, #12]
 8015910:	065b      	lsls	r3, r3, #25
 8015912:	f53f af2d 	bmi.w	8015770 <_svfiprintf_r+0x28>
 8015916:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015918:	e72c      	b.n	8015774 <_svfiprintf_r+0x2c>
 801591a:	ab03      	add	r3, sp, #12
 801591c:	9300      	str	r3, [sp, #0]
 801591e:	462a      	mov	r2, r5
 8015920:	4b05      	ldr	r3, [pc, #20]	@ (8015938 <_svfiprintf_r+0x1f0>)
 8015922:	a904      	add	r1, sp, #16
 8015924:	4638      	mov	r0, r7
 8015926:	f7fe f89b 	bl	8013a60 <_printf_i>
 801592a:	e7ed      	b.n	8015908 <_svfiprintf_r+0x1c0>
 801592c:	0801d1d0 	.word	0x0801d1d0
 8015930:	0801d1da 	.word	0x0801d1da
 8015934:	08013531 	.word	0x08013531
 8015938:	08015691 	.word	0x08015691
 801593c:	0801d1d6 	.word	0x0801d1d6

08015940 <__sfputc_r>:
 8015940:	6893      	ldr	r3, [r2, #8]
 8015942:	3b01      	subs	r3, #1
 8015944:	2b00      	cmp	r3, #0
 8015946:	b410      	push	{r4}
 8015948:	6093      	str	r3, [r2, #8]
 801594a:	da08      	bge.n	801595e <__sfputc_r+0x1e>
 801594c:	6994      	ldr	r4, [r2, #24]
 801594e:	42a3      	cmp	r3, r4
 8015950:	db01      	blt.n	8015956 <__sfputc_r+0x16>
 8015952:	290a      	cmp	r1, #10
 8015954:	d103      	bne.n	801595e <__sfputc_r+0x1e>
 8015956:	f85d 4b04 	ldr.w	r4, [sp], #4
 801595a:	f7fe bb36 	b.w	8013fca <__swbuf_r>
 801595e:	6813      	ldr	r3, [r2, #0]
 8015960:	1c58      	adds	r0, r3, #1
 8015962:	6010      	str	r0, [r2, #0]
 8015964:	7019      	strb	r1, [r3, #0]
 8015966:	4608      	mov	r0, r1
 8015968:	f85d 4b04 	ldr.w	r4, [sp], #4
 801596c:	4770      	bx	lr

0801596e <__sfputs_r>:
 801596e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015970:	4606      	mov	r6, r0
 8015972:	460f      	mov	r7, r1
 8015974:	4614      	mov	r4, r2
 8015976:	18d5      	adds	r5, r2, r3
 8015978:	42ac      	cmp	r4, r5
 801597a:	d101      	bne.n	8015980 <__sfputs_r+0x12>
 801597c:	2000      	movs	r0, #0
 801597e:	e007      	b.n	8015990 <__sfputs_r+0x22>
 8015980:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015984:	463a      	mov	r2, r7
 8015986:	4630      	mov	r0, r6
 8015988:	f7ff ffda 	bl	8015940 <__sfputc_r>
 801598c:	1c43      	adds	r3, r0, #1
 801598e:	d1f3      	bne.n	8015978 <__sfputs_r+0xa>
 8015990:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015994 <_vfiprintf_r>:
 8015994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015998:	460d      	mov	r5, r1
 801599a:	b09d      	sub	sp, #116	@ 0x74
 801599c:	4614      	mov	r4, r2
 801599e:	4698      	mov	r8, r3
 80159a0:	4606      	mov	r6, r0
 80159a2:	b118      	cbz	r0, 80159ac <_vfiprintf_r+0x18>
 80159a4:	6a03      	ldr	r3, [r0, #32]
 80159a6:	b90b      	cbnz	r3, 80159ac <_vfiprintf_r+0x18>
 80159a8:	f7fe fa06 	bl	8013db8 <__sinit>
 80159ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80159ae:	07d9      	lsls	r1, r3, #31
 80159b0:	d405      	bmi.n	80159be <_vfiprintf_r+0x2a>
 80159b2:	89ab      	ldrh	r3, [r5, #12]
 80159b4:	059a      	lsls	r2, r3, #22
 80159b6:	d402      	bmi.n	80159be <_vfiprintf_r+0x2a>
 80159b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80159ba:	f7fe fc3e 	bl	801423a <__retarget_lock_acquire_recursive>
 80159be:	89ab      	ldrh	r3, [r5, #12]
 80159c0:	071b      	lsls	r3, r3, #28
 80159c2:	d501      	bpl.n	80159c8 <_vfiprintf_r+0x34>
 80159c4:	692b      	ldr	r3, [r5, #16]
 80159c6:	b99b      	cbnz	r3, 80159f0 <_vfiprintf_r+0x5c>
 80159c8:	4629      	mov	r1, r5
 80159ca:	4630      	mov	r0, r6
 80159cc:	f7fe fb3c 	bl	8014048 <__swsetup_r>
 80159d0:	b170      	cbz	r0, 80159f0 <_vfiprintf_r+0x5c>
 80159d2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80159d4:	07dc      	lsls	r4, r3, #31
 80159d6:	d504      	bpl.n	80159e2 <_vfiprintf_r+0x4e>
 80159d8:	f04f 30ff 	mov.w	r0, #4294967295
 80159dc:	b01d      	add	sp, #116	@ 0x74
 80159de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80159e2:	89ab      	ldrh	r3, [r5, #12]
 80159e4:	0598      	lsls	r0, r3, #22
 80159e6:	d4f7      	bmi.n	80159d8 <_vfiprintf_r+0x44>
 80159e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80159ea:	f7fe fc27 	bl	801423c <__retarget_lock_release_recursive>
 80159ee:	e7f3      	b.n	80159d8 <_vfiprintf_r+0x44>
 80159f0:	2300      	movs	r3, #0
 80159f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80159f4:	2320      	movs	r3, #32
 80159f6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80159fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80159fe:	2330      	movs	r3, #48	@ 0x30
 8015a00:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015bb0 <_vfiprintf_r+0x21c>
 8015a04:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015a08:	f04f 0901 	mov.w	r9, #1
 8015a0c:	4623      	mov	r3, r4
 8015a0e:	469a      	mov	sl, r3
 8015a10:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015a14:	b10a      	cbz	r2, 8015a1a <_vfiprintf_r+0x86>
 8015a16:	2a25      	cmp	r2, #37	@ 0x25
 8015a18:	d1f9      	bne.n	8015a0e <_vfiprintf_r+0x7a>
 8015a1a:	ebba 0b04 	subs.w	fp, sl, r4
 8015a1e:	d00b      	beq.n	8015a38 <_vfiprintf_r+0xa4>
 8015a20:	465b      	mov	r3, fp
 8015a22:	4622      	mov	r2, r4
 8015a24:	4629      	mov	r1, r5
 8015a26:	4630      	mov	r0, r6
 8015a28:	f7ff ffa1 	bl	801596e <__sfputs_r>
 8015a2c:	3001      	adds	r0, #1
 8015a2e:	f000 80a7 	beq.w	8015b80 <_vfiprintf_r+0x1ec>
 8015a32:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015a34:	445a      	add	r2, fp
 8015a36:	9209      	str	r2, [sp, #36]	@ 0x24
 8015a38:	f89a 3000 	ldrb.w	r3, [sl]
 8015a3c:	2b00      	cmp	r3, #0
 8015a3e:	f000 809f 	beq.w	8015b80 <_vfiprintf_r+0x1ec>
 8015a42:	2300      	movs	r3, #0
 8015a44:	f04f 32ff 	mov.w	r2, #4294967295
 8015a48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015a4c:	f10a 0a01 	add.w	sl, sl, #1
 8015a50:	9304      	str	r3, [sp, #16]
 8015a52:	9307      	str	r3, [sp, #28]
 8015a54:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015a58:	931a      	str	r3, [sp, #104]	@ 0x68
 8015a5a:	4654      	mov	r4, sl
 8015a5c:	2205      	movs	r2, #5
 8015a5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015a62:	4853      	ldr	r0, [pc, #332]	@ (8015bb0 <_vfiprintf_r+0x21c>)
 8015a64:	f7ea fb8c 	bl	8000180 <memchr>
 8015a68:	9a04      	ldr	r2, [sp, #16]
 8015a6a:	b9d8      	cbnz	r0, 8015aa4 <_vfiprintf_r+0x110>
 8015a6c:	06d1      	lsls	r1, r2, #27
 8015a6e:	bf44      	itt	mi
 8015a70:	2320      	movmi	r3, #32
 8015a72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015a76:	0713      	lsls	r3, r2, #28
 8015a78:	bf44      	itt	mi
 8015a7a:	232b      	movmi	r3, #43	@ 0x2b
 8015a7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015a80:	f89a 3000 	ldrb.w	r3, [sl]
 8015a84:	2b2a      	cmp	r3, #42	@ 0x2a
 8015a86:	d015      	beq.n	8015ab4 <_vfiprintf_r+0x120>
 8015a88:	9a07      	ldr	r2, [sp, #28]
 8015a8a:	4654      	mov	r4, sl
 8015a8c:	2000      	movs	r0, #0
 8015a8e:	f04f 0c0a 	mov.w	ip, #10
 8015a92:	4621      	mov	r1, r4
 8015a94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015a98:	3b30      	subs	r3, #48	@ 0x30
 8015a9a:	2b09      	cmp	r3, #9
 8015a9c:	d94b      	bls.n	8015b36 <_vfiprintf_r+0x1a2>
 8015a9e:	b1b0      	cbz	r0, 8015ace <_vfiprintf_r+0x13a>
 8015aa0:	9207      	str	r2, [sp, #28]
 8015aa2:	e014      	b.n	8015ace <_vfiprintf_r+0x13a>
 8015aa4:	eba0 0308 	sub.w	r3, r0, r8
 8015aa8:	fa09 f303 	lsl.w	r3, r9, r3
 8015aac:	4313      	orrs	r3, r2
 8015aae:	9304      	str	r3, [sp, #16]
 8015ab0:	46a2      	mov	sl, r4
 8015ab2:	e7d2      	b.n	8015a5a <_vfiprintf_r+0xc6>
 8015ab4:	9b03      	ldr	r3, [sp, #12]
 8015ab6:	1d19      	adds	r1, r3, #4
 8015ab8:	681b      	ldr	r3, [r3, #0]
 8015aba:	9103      	str	r1, [sp, #12]
 8015abc:	2b00      	cmp	r3, #0
 8015abe:	bfbb      	ittet	lt
 8015ac0:	425b      	neglt	r3, r3
 8015ac2:	f042 0202 	orrlt.w	r2, r2, #2
 8015ac6:	9307      	strge	r3, [sp, #28]
 8015ac8:	9307      	strlt	r3, [sp, #28]
 8015aca:	bfb8      	it	lt
 8015acc:	9204      	strlt	r2, [sp, #16]
 8015ace:	7823      	ldrb	r3, [r4, #0]
 8015ad0:	2b2e      	cmp	r3, #46	@ 0x2e
 8015ad2:	d10a      	bne.n	8015aea <_vfiprintf_r+0x156>
 8015ad4:	7863      	ldrb	r3, [r4, #1]
 8015ad6:	2b2a      	cmp	r3, #42	@ 0x2a
 8015ad8:	d132      	bne.n	8015b40 <_vfiprintf_r+0x1ac>
 8015ada:	9b03      	ldr	r3, [sp, #12]
 8015adc:	1d1a      	adds	r2, r3, #4
 8015ade:	681b      	ldr	r3, [r3, #0]
 8015ae0:	9203      	str	r2, [sp, #12]
 8015ae2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015ae6:	3402      	adds	r4, #2
 8015ae8:	9305      	str	r3, [sp, #20]
 8015aea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015bc0 <_vfiprintf_r+0x22c>
 8015aee:	7821      	ldrb	r1, [r4, #0]
 8015af0:	2203      	movs	r2, #3
 8015af2:	4650      	mov	r0, sl
 8015af4:	f7ea fb44 	bl	8000180 <memchr>
 8015af8:	b138      	cbz	r0, 8015b0a <_vfiprintf_r+0x176>
 8015afa:	9b04      	ldr	r3, [sp, #16]
 8015afc:	eba0 000a 	sub.w	r0, r0, sl
 8015b00:	2240      	movs	r2, #64	@ 0x40
 8015b02:	4082      	lsls	r2, r0
 8015b04:	4313      	orrs	r3, r2
 8015b06:	3401      	adds	r4, #1
 8015b08:	9304      	str	r3, [sp, #16]
 8015b0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015b0e:	4829      	ldr	r0, [pc, #164]	@ (8015bb4 <_vfiprintf_r+0x220>)
 8015b10:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015b14:	2206      	movs	r2, #6
 8015b16:	f7ea fb33 	bl	8000180 <memchr>
 8015b1a:	2800      	cmp	r0, #0
 8015b1c:	d03f      	beq.n	8015b9e <_vfiprintf_r+0x20a>
 8015b1e:	4b26      	ldr	r3, [pc, #152]	@ (8015bb8 <_vfiprintf_r+0x224>)
 8015b20:	bb1b      	cbnz	r3, 8015b6a <_vfiprintf_r+0x1d6>
 8015b22:	9b03      	ldr	r3, [sp, #12]
 8015b24:	3307      	adds	r3, #7
 8015b26:	f023 0307 	bic.w	r3, r3, #7
 8015b2a:	3308      	adds	r3, #8
 8015b2c:	9303      	str	r3, [sp, #12]
 8015b2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015b30:	443b      	add	r3, r7
 8015b32:	9309      	str	r3, [sp, #36]	@ 0x24
 8015b34:	e76a      	b.n	8015a0c <_vfiprintf_r+0x78>
 8015b36:	fb0c 3202 	mla	r2, ip, r2, r3
 8015b3a:	460c      	mov	r4, r1
 8015b3c:	2001      	movs	r0, #1
 8015b3e:	e7a8      	b.n	8015a92 <_vfiprintf_r+0xfe>
 8015b40:	2300      	movs	r3, #0
 8015b42:	3401      	adds	r4, #1
 8015b44:	9305      	str	r3, [sp, #20]
 8015b46:	4619      	mov	r1, r3
 8015b48:	f04f 0c0a 	mov.w	ip, #10
 8015b4c:	4620      	mov	r0, r4
 8015b4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015b52:	3a30      	subs	r2, #48	@ 0x30
 8015b54:	2a09      	cmp	r2, #9
 8015b56:	d903      	bls.n	8015b60 <_vfiprintf_r+0x1cc>
 8015b58:	2b00      	cmp	r3, #0
 8015b5a:	d0c6      	beq.n	8015aea <_vfiprintf_r+0x156>
 8015b5c:	9105      	str	r1, [sp, #20]
 8015b5e:	e7c4      	b.n	8015aea <_vfiprintf_r+0x156>
 8015b60:	fb0c 2101 	mla	r1, ip, r1, r2
 8015b64:	4604      	mov	r4, r0
 8015b66:	2301      	movs	r3, #1
 8015b68:	e7f0      	b.n	8015b4c <_vfiprintf_r+0x1b8>
 8015b6a:	ab03      	add	r3, sp, #12
 8015b6c:	9300      	str	r3, [sp, #0]
 8015b6e:	462a      	mov	r2, r5
 8015b70:	4b12      	ldr	r3, [pc, #72]	@ (8015bbc <_vfiprintf_r+0x228>)
 8015b72:	a904      	add	r1, sp, #16
 8015b74:	4630      	mov	r0, r6
 8015b76:	f7fd fcdb 	bl	8013530 <_printf_float>
 8015b7a:	4607      	mov	r7, r0
 8015b7c:	1c78      	adds	r0, r7, #1
 8015b7e:	d1d6      	bne.n	8015b2e <_vfiprintf_r+0x19a>
 8015b80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015b82:	07d9      	lsls	r1, r3, #31
 8015b84:	d405      	bmi.n	8015b92 <_vfiprintf_r+0x1fe>
 8015b86:	89ab      	ldrh	r3, [r5, #12]
 8015b88:	059a      	lsls	r2, r3, #22
 8015b8a:	d402      	bmi.n	8015b92 <_vfiprintf_r+0x1fe>
 8015b8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015b8e:	f7fe fb55 	bl	801423c <__retarget_lock_release_recursive>
 8015b92:	89ab      	ldrh	r3, [r5, #12]
 8015b94:	065b      	lsls	r3, r3, #25
 8015b96:	f53f af1f 	bmi.w	80159d8 <_vfiprintf_r+0x44>
 8015b9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015b9c:	e71e      	b.n	80159dc <_vfiprintf_r+0x48>
 8015b9e:	ab03      	add	r3, sp, #12
 8015ba0:	9300      	str	r3, [sp, #0]
 8015ba2:	462a      	mov	r2, r5
 8015ba4:	4b05      	ldr	r3, [pc, #20]	@ (8015bbc <_vfiprintf_r+0x228>)
 8015ba6:	a904      	add	r1, sp, #16
 8015ba8:	4630      	mov	r0, r6
 8015baa:	f7fd ff59 	bl	8013a60 <_printf_i>
 8015bae:	e7e4      	b.n	8015b7a <_vfiprintf_r+0x1e6>
 8015bb0:	0801d1d0 	.word	0x0801d1d0
 8015bb4:	0801d1da 	.word	0x0801d1da
 8015bb8:	08013531 	.word	0x08013531
 8015bbc:	0801596f 	.word	0x0801596f
 8015bc0:	0801d1d6 	.word	0x0801d1d6

08015bc4 <__sflush_r>:
 8015bc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015bcc:	0716      	lsls	r6, r2, #28
 8015bce:	4605      	mov	r5, r0
 8015bd0:	460c      	mov	r4, r1
 8015bd2:	d454      	bmi.n	8015c7e <__sflush_r+0xba>
 8015bd4:	684b      	ldr	r3, [r1, #4]
 8015bd6:	2b00      	cmp	r3, #0
 8015bd8:	dc02      	bgt.n	8015be0 <__sflush_r+0x1c>
 8015bda:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8015bdc:	2b00      	cmp	r3, #0
 8015bde:	dd48      	ble.n	8015c72 <__sflush_r+0xae>
 8015be0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015be2:	2e00      	cmp	r6, #0
 8015be4:	d045      	beq.n	8015c72 <__sflush_r+0xae>
 8015be6:	2300      	movs	r3, #0
 8015be8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8015bec:	682f      	ldr	r7, [r5, #0]
 8015bee:	6a21      	ldr	r1, [r4, #32]
 8015bf0:	602b      	str	r3, [r5, #0]
 8015bf2:	d030      	beq.n	8015c56 <__sflush_r+0x92>
 8015bf4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8015bf6:	89a3      	ldrh	r3, [r4, #12]
 8015bf8:	0759      	lsls	r1, r3, #29
 8015bfa:	d505      	bpl.n	8015c08 <__sflush_r+0x44>
 8015bfc:	6863      	ldr	r3, [r4, #4]
 8015bfe:	1ad2      	subs	r2, r2, r3
 8015c00:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8015c02:	b10b      	cbz	r3, 8015c08 <__sflush_r+0x44>
 8015c04:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8015c06:	1ad2      	subs	r2, r2, r3
 8015c08:	2300      	movs	r3, #0
 8015c0a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015c0c:	6a21      	ldr	r1, [r4, #32]
 8015c0e:	4628      	mov	r0, r5
 8015c10:	47b0      	blx	r6
 8015c12:	1c43      	adds	r3, r0, #1
 8015c14:	89a3      	ldrh	r3, [r4, #12]
 8015c16:	d106      	bne.n	8015c26 <__sflush_r+0x62>
 8015c18:	6829      	ldr	r1, [r5, #0]
 8015c1a:	291d      	cmp	r1, #29
 8015c1c:	d82b      	bhi.n	8015c76 <__sflush_r+0xb2>
 8015c1e:	4a2a      	ldr	r2, [pc, #168]	@ (8015cc8 <__sflush_r+0x104>)
 8015c20:	410a      	asrs	r2, r1
 8015c22:	07d6      	lsls	r6, r2, #31
 8015c24:	d427      	bmi.n	8015c76 <__sflush_r+0xb2>
 8015c26:	2200      	movs	r2, #0
 8015c28:	6062      	str	r2, [r4, #4]
 8015c2a:	04d9      	lsls	r1, r3, #19
 8015c2c:	6922      	ldr	r2, [r4, #16]
 8015c2e:	6022      	str	r2, [r4, #0]
 8015c30:	d504      	bpl.n	8015c3c <__sflush_r+0x78>
 8015c32:	1c42      	adds	r2, r0, #1
 8015c34:	d101      	bne.n	8015c3a <__sflush_r+0x76>
 8015c36:	682b      	ldr	r3, [r5, #0]
 8015c38:	b903      	cbnz	r3, 8015c3c <__sflush_r+0x78>
 8015c3a:	6560      	str	r0, [r4, #84]	@ 0x54
 8015c3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015c3e:	602f      	str	r7, [r5, #0]
 8015c40:	b1b9      	cbz	r1, 8015c72 <__sflush_r+0xae>
 8015c42:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015c46:	4299      	cmp	r1, r3
 8015c48:	d002      	beq.n	8015c50 <__sflush_r+0x8c>
 8015c4a:	4628      	mov	r0, r5
 8015c4c:	f7ff f954 	bl	8014ef8 <_free_r>
 8015c50:	2300      	movs	r3, #0
 8015c52:	6363      	str	r3, [r4, #52]	@ 0x34
 8015c54:	e00d      	b.n	8015c72 <__sflush_r+0xae>
 8015c56:	2301      	movs	r3, #1
 8015c58:	4628      	mov	r0, r5
 8015c5a:	47b0      	blx	r6
 8015c5c:	4602      	mov	r2, r0
 8015c5e:	1c50      	adds	r0, r2, #1
 8015c60:	d1c9      	bne.n	8015bf6 <__sflush_r+0x32>
 8015c62:	682b      	ldr	r3, [r5, #0]
 8015c64:	2b00      	cmp	r3, #0
 8015c66:	d0c6      	beq.n	8015bf6 <__sflush_r+0x32>
 8015c68:	2b1d      	cmp	r3, #29
 8015c6a:	d001      	beq.n	8015c70 <__sflush_r+0xac>
 8015c6c:	2b16      	cmp	r3, #22
 8015c6e:	d11e      	bne.n	8015cae <__sflush_r+0xea>
 8015c70:	602f      	str	r7, [r5, #0]
 8015c72:	2000      	movs	r0, #0
 8015c74:	e022      	b.n	8015cbc <__sflush_r+0xf8>
 8015c76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015c7a:	b21b      	sxth	r3, r3
 8015c7c:	e01b      	b.n	8015cb6 <__sflush_r+0xf2>
 8015c7e:	690f      	ldr	r7, [r1, #16]
 8015c80:	2f00      	cmp	r7, #0
 8015c82:	d0f6      	beq.n	8015c72 <__sflush_r+0xae>
 8015c84:	0793      	lsls	r3, r2, #30
 8015c86:	680e      	ldr	r6, [r1, #0]
 8015c88:	bf08      	it	eq
 8015c8a:	694b      	ldreq	r3, [r1, #20]
 8015c8c:	600f      	str	r7, [r1, #0]
 8015c8e:	bf18      	it	ne
 8015c90:	2300      	movne	r3, #0
 8015c92:	eba6 0807 	sub.w	r8, r6, r7
 8015c96:	608b      	str	r3, [r1, #8]
 8015c98:	f1b8 0f00 	cmp.w	r8, #0
 8015c9c:	dde9      	ble.n	8015c72 <__sflush_r+0xae>
 8015c9e:	6a21      	ldr	r1, [r4, #32]
 8015ca0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8015ca2:	4643      	mov	r3, r8
 8015ca4:	463a      	mov	r2, r7
 8015ca6:	4628      	mov	r0, r5
 8015ca8:	47b0      	blx	r6
 8015caa:	2800      	cmp	r0, #0
 8015cac:	dc08      	bgt.n	8015cc0 <__sflush_r+0xfc>
 8015cae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015cb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015cb6:	81a3      	strh	r3, [r4, #12]
 8015cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8015cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015cc0:	4407      	add	r7, r0
 8015cc2:	eba8 0800 	sub.w	r8, r8, r0
 8015cc6:	e7e7      	b.n	8015c98 <__sflush_r+0xd4>
 8015cc8:	dfbffffe 	.word	0xdfbffffe

08015ccc <_fflush_r>:
 8015ccc:	b538      	push	{r3, r4, r5, lr}
 8015cce:	690b      	ldr	r3, [r1, #16]
 8015cd0:	4605      	mov	r5, r0
 8015cd2:	460c      	mov	r4, r1
 8015cd4:	b913      	cbnz	r3, 8015cdc <_fflush_r+0x10>
 8015cd6:	2500      	movs	r5, #0
 8015cd8:	4628      	mov	r0, r5
 8015cda:	bd38      	pop	{r3, r4, r5, pc}
 8015cdc:	b118      	cbz	r0, 8015ce6 <_fflush_r+0x1a>
 8015cde:	6a03      	ldr	r3, [r0, #32]
 8015ce0:	b90b      	cbnz	r3, 8015ce6 <_fflush_r+0x1a>
 8015ce2:	f7fe f869 	bl	8013db8 <__sinit>
 8015ce6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015cea:	2b00      	cmp	r3, #0
 8015cec:	d0f3      	beq.n	8015cd6 <_fflush_r+0xa>
 8015cee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015cf0:	07d0      	lsls	r0, r2, #31
 8015cf2:	d404      	bmi.n	8015cfe <_fflush_r+0x32>
 8015cf4:	0599      	lsls	r1, r3, #22
 8015cf6:	d402      	bmi.n	8015cfe <_fflush_r+0x32>
 8015cf8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015cfa:	f7fe fa9e 	bl	801423a <__retarget_lock_acquire_recursive>
 8015cfe:	4628      	mov	r0, r5
 8015d00:	4621      	mov	r1, r4
 8015d02:	f7ff ff5f 	bl	8015bc4 <__sflush_r>
 8015d06:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015d08:	07da      	lsls	r2, r3, #31
 8015d0a:	4605      	mov	r5, r0
 8015d0c:	d4e4      	bmi.n	8015cd8 <_fflush_r+0xc>
 8015d0e:	89a3      	ldrh	r3, [r4, #12]
 8015d10:	059b      	lsls	r3, r3, #22
 8015d12:	d4e1      	bmi.n	8015cd8 <_fflush_r+0xc>
 8015d14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015d16:	f7fe fa91 	bl	801423c <__retarget_lock_release_recursive>
 8015d1a:	e7dd      	b.n	8015cd8 <_fflush_r+0xc>

08015d1c <__swhatbuf_r>:
 8015d1c:	b570      	push	{r4, r5, r6, lr}
 8015d1e:	460c      	mov	r4, r1
 8015d20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015d24:	2900      	cmp	r1, #0
 8015d26:	b096      	sub	sp, #88	@ 0x58
 8015d28:	4615      	mov	r5, r2
 8015d2a:	461e      	mov	r6, r3
 8015d2c:	da0d      	bge.n	8015d4a <__swhatbuf_r+0x2e>
 8015d2e:	89a3      	ldrh	r3, [r4, #12]
 8015d30:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015d34:	f04f 0100 	mov.w	r1, #0
 8015d38:	bf14      	ite	ne
 8015d3a:	2340      	movne	r3, #64	@ 0x40
 8015d3c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015d40:	2000      	movs	r0, #0
 8015d42:	6031      	str	r1, [r6, #0]
 8015d44:	602b      	str	r3, [r5, #0]
 8015d46:	b016      	add	sp, #88	@ 0x58
 8015d48:	bd70      	pop	{r4, r5, r6, pc}
 8015d4a:	466a      	mov	r2, sp
 8015d4c:	f000 f870 	bl	8015e30 <_fstat_r>
 8015d50:	2800      	cmp	r0, #0
 8015d52:	dbec      	blt.n	8015d2e <__swhatbuf_r+0x12>
 8015d54:	9901      	ldr	r1, [sp, #4]
 8015d56:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8015d5a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8015d5e:	4259      	negs	r1, r3
 8015d60:	4159      	adcs	r1, r3
 8015d62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015d66:	e7eb      	b.n	8015d40 <__swhatbuf_r+0x24>

08015d68 <__smakebuf_r>:
 8015d68:	898b      	ldrh	r3, [r1, #12]
 8015d6a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015d6c:	079d      	lsls	r5, r3, #30
 8015d6e:	4606      	mov	r6, r0
 8015d70:	460c      	mov	r4, r1
 8015d72:	d507      	bpl.n	8015d84 <__smakebuf_r+0x1c>
 8015d74:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8015d78:	6023      	str	r3, [r4, #0]
 8015d7a:	6123      	str	r3, [r4, #16]
 8015d7c:	2301      	movs	r3, #1
 8015d7e:	6163      	str	r3, [r4, #20]
 8015d80:	b003      	add	sp, #12
 8015d82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015d84:	ab01      	add	r3, sp, #4
 8015d86:	466a      	mov	r2, sp
 8015d88:	f7ff ffc8 	bl	8015d1c <__swhatbuf_r>
 8015d8c:	9f00      	ldr	r7, [sp, #0]
 8015d8e:	4605      	mov	r5, r0
 8015d90:	4639      	mov	r1, r7
 8015d92:	4630      	mov	r0, r6
 8015d94:	f7fd faa0 	bl	80132d8 <_malloc_r>
 8015d98:	b948      	cbnz	r0, 8015dae <__smakebuf_r+0x46>
 8015d9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015d9e:	059a      	lsls	r2, r3, #22
 8015da0:	d4ee      	bmi.n	8015d80 <__smakebuf_r+0x18>
 8015da2:	f023 0303 	bic.w	r3, r3, #3
 8015da6:	f043 0302 	orr.w	r3, r3, #2
 8015daa:	81a3      	strh	r3, [r4, #12]
 8015dac:	e7e2      	b.n	8015d74 <__smakebuf_r+0xc>
 8015dae:	89a3      	ldrh	r3, [r4, #12]
 8015db0:	6020      	str	r0, [r4, #0]
 8015db2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015db6:	81a3      	strh	r3, [r4, #12]
 8015db8:	9b01      	ldr	r3, [sp, #4]
 8015dba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8015dbe:	b15b      	cbz	r3, 8015dd8 <__smakebuf_r+0x70>
 8015dc0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015dc4:	4630      	mov	r0, r6
 8015dc6:	f000 f845 	bl	8015e54 <_isatty_r>
 8015dca:	b128      	cbz	r0, 8015dd8 <__smakebuf_r+0x70>
 8015dcc:	89a3      	ldrh	r3, [r4, #12]
 8015dce:	f023 0303 	bic.w	r3, r3, #3
 8015dd2:	f043 0301 	orr.w	r3, r3, #1
 8015dd6:	81a3      	strh	r3, [r4, #12]
 8015dd8:	89a3      	ldrh	r3, [r4, #12]
 8015dda:	431d      	orrs	r5, r3
 8015ddc:	81a5      	strh	r5, [r4, #12]
 8015dde:	e7cf      	b.n	8015d80 <__smakebuf_r+0x18>

08015de0 <memmove>:
 8015de0:	4288      	cmp	r0, r1
 8015de2:	b510      	push	{r4, lr}
 8015de4:	eb01 0402 	add.w	r4, r1, r2
 8015de8:	d902      	bls.n	8015df0 <memmove+0x10>
 8015dea:	4284      	cmp	r4, r0
 8015dec:	4623      	mov	r3, r4
 8015dee:	d807      	bhi.n	8015e00 <memmove+0x20>
 8015df0:	1e43      	subs	r3, r0, #1
 8015df2:	42a1      	cmp	r1, r4
 8015df4:	d008      	beq.n	8015e08 <memmove+0x28>
 8015df6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015dfa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015dfe:	e7f8      	b.n	8015df2 <memmove+0x12>
 8015e00:	4402      	add	r2, r0
 8015e02:	4601      	mov	r1, r0
 8015e04:	428a      	cmp	r2, r1
 8015e06:	d100      	bne.n	8015e0a <memmove+0x2a>
 8015e08:	bd10      	pop	{r4, pc}
 8015e0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015e0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015e12:	e7f7      	b.n	8015e04 <memmove+0x24>

08015e14 <strchr>:
 8015e14:	b2c9      	uxtb	r1, r1
 8015e16:	4603      	mov	r3, r0
 8015e18:	4618      	mov	r0, r3
 8015e1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015e1e:	b112      	cbz	r2, 8015e26 <strchr+0x12>
 8015e20:	428a      	cmp	r2, r1
 8015e22:	d1f9      	bne.n	8015e18 <strchr+0x4>
 8015e24:	4770      	bx	lr
 8015e26:	2900      	cmp	r1, #0
 8015e28:	bf18      	it	ne
 8015e2a:	2000      	movne	r0, #0
 8015e2c:	4770      	bx	lr
	...

08015e30 <_fstat_r>:
 8015e30:	b538      	push	{r3, r4, r5, lr}
 8015e32:	4d07      	ldr	r5, [pc, #28]	@ (8015e50 <_fstat_r+0x20>)
 8015e34:	2300      	movs	r3, #0
 8015e36:	4604      	mov	r4, r0
 8015e38:	4608      	mov	r0, r1
 8015e3a:	4611      	mov	r1, r2
 8015e3c:	602b      	str	r3, [r5, #0]
 8015e3e:	f7ed fc89 	bl	8003754 <_fstat>
 8015e42:	1c43      	adds	r3, r0, #1
 8015e44:	d102      	bne.n	8015e4c <_fstat_r+0x1c>
 8015e46:	682b      	ldr	r3, [r5, #0]
 8015e48:	b103      	cbz	r3, 8015e4c <_fstat_r+0x1c>
 8015e4a:	6023      	str	r3, [r4, #0]
 8015e4c:	bd38      	pop	{r3, r4, r5, pc}
 8015e4e:	bf00      	nop
 8015e50:	20002658 	.word	0x20002658

08015e54 <_isatty_r>:
 8015e54:	b538      	push	{r3, r4, r5, lr}
 8015e56:	4d06      	ldr	r5, [pc, #24]	@ (8015e70 <_isatty_r+0x1c>)
 8015e58:	2300      	movs	r3, #0
 8015e5a:	4604      	mov	r4, r0
 8015e5c:	4608      	mov	r0, r1
 8015e5e:	602b      	str	r3, [r5, #0]
 8015e60:	f7ed fc88 	bl	8003774 <_isatty>
 8015e64:	1c43      	adds	r3, r0, #1
 8015e66:	d102      	bne.n	8015e6e <_isatty_r+0x1a>
 8015e68:	682b      	ldr	r3, [r5, #0]
 8015e6a:	b103      	cbz	r3, 8015e6e <_isatty_r+0x1a>
 8015e6c:	6023      	str	r3, [r4, #0]
 8015e6e:	bd38      	pop	{r3, r4, r5, pc}
 8015e70:	20002658 	.word	0x20002658

08015e74 <__assert_func>:
 8015e74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015e76:	4614      	mov	r4, r2
 8015e78:	461a      	mov	r2, r3
 8015e7a:	4b09      	ldr	r3, [pc, #36]	@ (8015ea0 <__assert_func+0x2c>)
 8015e7c:	681b      	ldr	r3, [r3, #0]
 8015e7e:	4605      	mov	r5, r0
 8015e80:	68d8      	ldr	r0, [r3, #12]
 8015e82:	b954      	cbnz	r4, 8015e9a <__assert_func+0x26>
 8015e84:	4b07      	ldr	r3, [pc, #28]	@ (8015ea4 <__assert_func+0x30>)
 8015e86:	461c      	mov	r4, r3
 8015e88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015e8c:	9100      	str	r1, [sp, #0]
 8015e8e:	462b      	mov	r3, r5
 8015e90:	4905      	ldr	r1, [pc, #20]	@ (8015ea8 <__assert_func+0x34>)
 8015e92:	f000 f86f 	bl	8015f74 <fiprintf>
 8015e96:	f000 f87f 	bl	8015f98 <abort>
 8015e9a:	4b04      	ldr	r3, [pc, #16]	@ (8015eac <__assert_func+0x38>)
 8015e9c:	e7f4      	b.n	8015e88 <__assert_func+0x14>
 8015e9e:	bf00      	nop
 8015ea0:	20000230 	.word	0x20000230
 8015ea4:	0801d226 	.word	0x0801d226
 8015ea8:	0801d1f8 	.word	0x0801d1f8
 8015eac:	0801d1eb 	.word	0x0801d1eb

08015eb0 <_calloc_r>:
 8015eb0:	b570      	push	{r4, r5, r6, lr}
 8015eb2:	fba1 5402 	umull	r5, r4, r1, r2
 8015eb6:	b93c      	cbnz	r4, 8015ec8 <_calloc_r+0x18>
 8015eb8:	4629      	mov	r1, r5
 8015eba:	f7fd fa0d 	bl	80132d8 <_malloc_r>
 8015ebe:	4606      	mov	r6, r0
 8015ec0:	b928      	cbnz	r0, 8015ece <_calloc_r+0x1e>
 8015ec2:	2600      	movs	r6, #0
 8015ec4:	4630      	mov	r0, r6
 8015ec6:	bd70      	pop	{r4, r5, r6, pc}
 8015ec8:	220c      	movs	r2, #12
 8015eca:	6002      	str	r2, [r0, #0]
 8015ecc:	e7f9      	b.n	8015ec2 <_calloc_r+0x12>
 8015ece:	462a      	mov	r2, r5
 8015ed0:	4621      	mov	r1, r4
 8015ed2:	f7fe f90f 	bl	80140f4 <memset>
 8015ed6:	e7f5      	b.n	8015ec4 <_calloc_r+0x14>

08015ed8 <__ascii_mbtowc>:
 8015ed8:	b082      	sub	sp, #8
 8015eda:	b901      	cbnz	r1, 8015ede <__ascii_mbtowc+0x6>
 8015edc:	a901      	add	r1, sp, #4
 8015ede:	b142      	cbz	r2, 8015ef2 <__ascii_mbtowc+0x1a>
 8015ee0:	b14b      	cbz	r3, 8015ef6 <__ascii_mbtowc+0x1e>
 8015ee2:	7813      	ldrb	r3, [r2, #0]
 8015ee4:	600b      	str	r3, [r1, #0]
 8015ee6:	7812      	ldrb	r2, [r2, #0]
 8015ee8:	1e10      	subs	r0, r2, #0
 8015eea:	bf18      	it	ne
 8015eec:	2001      	movne	r0, #1
 8015eee:	b002      	add	sp, #8
 8015ef0:	4770      	bx	lr
 8015ef2:	4610      	mov	r0, r2
 8015ef4:	e7fb      	b.n	8015eee <__ascii_mbtowc+0x16>
 8015ef6:	f06f 0001 	mvn.w	r0, #1
 8015efa:	e7f8      	b.n	8015eee <__ascii_mbtowc+0x16>

08015efc <_realloc_r>:
 8015efc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015f00:	4680      	mov	r8, r0
 8015f02:	4615      	mov	r5, r2
 8015f04:	460c      	mov	r4, r1
 8015f06:	b921      	cbnz	r1, 8015f12 <_realloc_r+0x16>
 8015f08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015f0c:	4611      	mov	r1, r2
 8015f0e:	f7fd b9e3 	b.w	80132d8 <_malloc_r>
 8015f12:	b92a      	cbnz	r2, 8015f20 <_realloc_r+0x24>
 8015f14:	f7fe fff0 	bl	8014ef8 <_free_r>
 8015f18:	2400      	movs	r4, #0
 8015f1a:	4620      	mov	r0, r4
 8015f1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015f20:	f000 f841 	bl	8015fa6 <_malloc_usable_size_r>
 8015f24:	4285      	cmp	r5, r0
 8015f26:	4606      	mov	r6, r0
 8015f28:	d802      	bhi.n	8015f30 <_realloc_r+0x34>
 8015f2a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8015f2e:	d8f4      	bhi.n	8015f1a <_realloc_r+0x1e>
 8015f30:	4629      	mov	r1, r5
 8015f32:	4640      	mov	r0, r8
 8015f34:	f7fd f9d0 	bl	80132d8 <_malloc_r>
 8015f38:	4607      	mov	r7, r0
 8015f3a:	2800      	cmp	r0, #0
 8015f3c:	d0ec      	beq.n	8015f18 <_realloc_r+0x1c>
 8015f3e:	42b5      	cmp	r5, r6
 8015f40:	462a      	mov	r2, r5
 8015f42:	4621      	mov	r1, r4
 8015f44:	bf28      	it	cs
 8015f46:	4632      	movcs	r2, r6
 8015f48:	f7fe f979 	bl	801423e <memcpy>
 8015f4c:	4621      	mov	r1, r4
 8015f4e:	4640      	mov	r0, r8
 8015f50:	f7fe ffd2 	bl	8014ef8 <_free_r>
 8015f54:	463c      	mov	r4, r7
 8015f56:	e7e0      	b.n	8015f1a <_realloc_r+0x1e>

08015f58 <__ascii_wctomb>:
 8015f58:	4603      	mov	r3, r0
 8015f5a:	4608      	mov	r0, r1
 8015f5c:	b141      	cbz	r1, 8015f70 <__ascii_wctomb+0x18>
 8015f5e:	2aff      	cmp	r2, #255	@ 0xff
 8015f60:	d904      	bls.n	8015f6c <__ascii_wctomb+0x14>
 8015f62:	228a      	movs	r2, #138	@ 0x8a
 8015f64:	601a      	str	r2, [r3, #0]
 8015f66:	f04f 30ff 	mov.w	r0, #4294967295
 8015f6a:	4770      	bx	lr
 8015f6c:	700a      	strb	r2, [r1, #0]
 8015f6e:	2001      	movs	r0, #1
 8015f70:	4770      	bx	lr
	...

08015f74 <fiprintf>:
 8015f74:	b40e      	push	{r1, r2, r3}
 8015f76:	b503      	push	{r0, r1, lr}
 8015f78:	4601      	mov	r1, r0
 8015f7a:	ab03      	add	r3, sp, #12
 8015f7c:	4805      	ldr	r0, [pc, #20]	@ (8015f94 <fiprintf+0x20>)
 8015f7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8015f82:	6800      	ldr	r0, [r0, #0]
 8015f84:	9301      	str	r3, [sp, #4]
 8015f86:	f7ff fd05 	bl	8015994 <_vfiprintf_r>
 8015f8a:	b002      	add	sp, #8
 8015f8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8015f90:	b003      	add	sp, #12
 8015f92:	4770      	bx	lr
 8015f94:	20000230 	.word	0x20000230

08015f98 <abort>:
 8015f98:	b508      	push	{r3, lr}
 8015f9a:	2006      	movs	r0, #6
 8015f9c:	f000 f834 	bl	8016008 <raise>
 8015fa0:	2001      	movs	r0, #1
 8015fa2:	f7ed fba3 	bl	80036ec <_exit>

08015fa6 <_malloc_usable_size_r>:
 8015fa6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015faa:	1f18      	subs	r0, r3, #4
 8015fac:	2b00      	cmp	r3, #0
 8015fae:	bfbc      	itt	lt
 8015fb0:	580b      	ldrlt	r3, [r1, r0]
 8015fb2:	18c0      	addlt	r0, r0, r3
 8015fb4:	4770      	bx	lr

08015fb6 <_raise_r>:
 8015fb6:	291f      	cmp	r1, #31
 8015fb8:	b538      	push	{r3, r4, r5, lr}
 8015fba:	4605      	mov	r5, r0
 8015fbc:	460c      	mov	r4, r1
 8015fbe:	d904      	bls.n	8015fca <_raise_r+0x14>
 8015fc0:	2316      	movs	r3, #22
 8015fc2:	6003      	str	r3, [r0, #0]
 8015fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8015fc8:	bd38      	pop	{r3, r4, r5, pc}
 8015fca:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015fcc:	b112      	cbz	r2, 8015fd4 <_raise_r+0x1e>
 8015fce:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015fd2:	b94b      	cbnz	r3, 8015fe8 <_raise_r+0x32>
 8015fd4:	4628      	mov	r0, r5
 8015fd6:	f000 f831 	bl	801603c <_getpid_r>
 8015fda:	4622      	mov	r2, r4
 8015fdc:	4601      	mov	r1, r0
 8015fde:	4628      	mov	r0, r5
 8015fe0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015fe4:	f000 b818 	b.w	8016018 <_kill_r>
 8015fe8:	2b01      	cmp	r3, #1
 8015fea:	d00a      	beq.n	8016002 <_raise_r+0x4c>
 8015fec:	1c59      	adds	r1, r3, #1
 8015fee:	d103      	bne.n	8015ff8 <_raise_r+0x42>
 8015ff0:	2316      	movs	r3, #22
 8015ff2:	6003      	str	r3, [r0, #0]
 8015ff4:	2001      	movs	r0, #1
 8015ff6:	e7e7      	b.n	8015fc8 <_raise_r+0x12>
 8015ff8:	2100      	movs	r1, #0
 8015ffa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015ffe:	4620      	mov	r0, r4
 8016000:	4798      	blx	r3
 8016002:	2000      	movs	r0, #0
 8016004:	e7e0      	b.n	8015fc8 <_raise_r+0x12>
	...

08016008 <raise>:
 8016008:	4b02      	ldr	r3, [pc, #8]	@ (8016014 <raise+0xc>)
 801600a:	4601      	mov	r1, r0
 801600c:	6818      	ldr	r0, [r3, #0]
 801600e:	f7ff bfd2 	b.w	8015fb6 <_raise_r>
 8016012:	bf00      	nop
 8016014:	20000230 	.word	0x20000230

08016018 <_kill_r>:
 8016018:	b538      	push	{r3, r4, r5, lr}
 801601a:	4d07      	ldr	r5, [pc, #28]	@ (8016038 <_kill_r+0x20>)
 801601c:	2300      	movs	r3, #0
 801601e:	4604      	mov	r4, r0
 8016020:	4608      	mov	r0, r1
 8016022:	4611      	mov	r1, r2
 8016024:	602b      	str	r3, [r5, #0]
 8016026:	f7ed fb51 	bl	80036cc <_kill>
 801602a:	1c43      	adds	r3, r0, #1
 801602c:	d102      	bne.n	8016034 <_kill_r+0x1c>
 801602e:	682b      	ldr	r3, [r5, #0]
 8016030:	b103      	cbz	r3, 8016034 <_kill_r+0x1c>
 8016032:	6023      	str	r3, [r4, #0]
 8016034:	bd38      	pop	{r3, r4, r5, pc}
 8016036:	bf00      	nop
 8016038:	20002658 	.word	0x20002658

0801603c <_getpid_r>:
 801603c:	f7ed bb3e 	b.w	80036bc <_getpid>

08016040 <_init>:
 8016040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016042:	bf00      	nop
 8016044:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016046:	bc08      	pop	{r3}
 8016048:	469e      	mov	lr, r3
 801604a:	4770      	bx	lr

0801604c <_fini>:
 801604c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801604e:	bf00      	nop
 8016050:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016052:	bc08      	pop	{r3}
 8016054:	469e      	mov	lr, r3
 8016056:	4770      	bx	lr
