$date
	Wed Jun 11 20:21:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module comparator_4bit_tb $end
$var wire 1 ! a_lt_b $end
$var wire 1 " a_gt_b $end
$var wire 1 # a_eq_b $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 ( a_lt_b_msb $end
$var wire 1 ) a_lt_b_lsb $end
$var wire 1 * a_gt_b_msb $end
$var wire 1 + a_gt_b_lsb $end
$var wire 1 , a_eq_b_msb $end
$var wire 1 - a_eq_b_lsb $end
$var reg 1 # a_eq_b $end
$var reg 1 " a_gt_b $end
$var reg 1 ! a_lt_b $end
$scope module c2lsb $end
$var wire 1 . a0 $end
$var wire 1 / a1 $end
$var wire 1 0 b0 $end
$var wire 1 1 b1 $end
$var reg 1 - a_eq_b $end
$var reg 1 + a_gt_b $end
$var reg 1 ) a_lt_b $end
$upscope $end
$scope module c2msb $end
$var wire 1 2 a0 $end
$var wire 1 3 a1 $end
$var wire 1 4 b0 $end
$var wire 1 5 b1 $end
$var reg 1 , a_eq_b $end
$var reg 1 * a_gt_b $end
$var reg 1 ( a_lt_b $end
$upscope $end
$upscope $end
$scope task initialize_inputs $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
05
04
03
02
01
00
0/
0.
1-
1,
0+
0*
0)
0(
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#5
0#
1"
0-
1+
1.
b1 $
b1 &
#10
10
0.
1/
b1 %
b1 '
b10 $
b10 &
#15
1!
0"
1(
0,
15
00
1.
b1000 %
b1000 '
b11 $
b11 &
#20
