/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* EA */
.set EA__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set EA__0__MASK, 0x04
.set EA__0__PC, CYREG_PRT0_PC2
.set EA__0__PORT, 0
.set EA__0__SHIFT, 2
.set EA__AG, CYREG_PRT0_AG
.set EA__AMUX, CYREG_PRT0_AMUX
.set EA__BIE, CYREG_PRT0_BIE
.set EA__BIT_MASK, CYREG_PRT0_BIT_MASK
.set EA__BYP, CYREG_PRT0_BYP
.set EA__CTL, CYREG_PRT0_CTL
.set EA__DM0, CYREG_PRT0_DM0
.set EA__DM1, CYREG_PRT0_DM1
.set EA__DM2, CYREG_PRT0_DM2
.set EA__DR, CYREG_PRT0_DR
.set EA__INP_DIS, CYREG_PRT0_INP_DIS
.set EA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set EA__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set EA__LCD_EN, CYREG_PRT0_LCD_EN
.set EA__MASK, 0x04
.set EA__PORT, 0
.set EA__PRT, CYREG_PRT0_PRT
.set EA__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set EA__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set EA__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set EA__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set EA__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set EA__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set EA__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set EA__PS, CYREG_PRT0_PS
.set EA__SHIFT, 2
.set EA__SLW, CYREG_PRT0_SLW

/* ss */
.set ss__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set ss__0__MASK, 0x08
.set ss__0__PC, CYREG_PRT2_PC3
.set ss__0__PORT, 2
.set ss__0__SHIFT, 3
.set ss__AG, CYREG_PRT2_AG
.set ss__AMUX, CYREG_PRT2_AMUX
.set ss__BIE, CYREG_PRT2_BIE
.set ss__BIT_MASK, CYREG_PRT2_BIT_MASK
.set ss__BYP, CYREG_PRT2_BYP
.set ss__CTL, CYREG_PRT2_CTL
.set ss__DM0, CYREG_PRT2_DM0
.set ss__DM1, CYREG_PRT2_DM1
.set ss__DM2, CYREG_PRT2_DM2
.set ss__DR, CYREG_PRT2_DR
.set ss__INP_DIS, CYREG_PRT2_INP_DIS
.set ss__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set ss__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set ss__LCD_EN, CYREG_PRT2_LCD_EN
.set ss__MASK, 0x08
.set ss__PORT, 2
.set ss__PRT, CYREG_PRT2_PRT
.set ss__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set ss__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set ss__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set ss__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set ss__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set ss__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set ss__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set ss__PS, CYREG_PRT2_PS
.set ss__SHIFT, 3
.set ss__SLW, CYREG_PRT2_SLW

/* In_1 */
.set In_1__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set In_1__0__MASK, 0x01
.set In_1__0__PC, CYREG_PRT0_PC0
.set In_1__0__PORT, 0
.set In_1__0__SHIFT, 0
.set In_1__AG, CYREG_PRT0_AG
.set In_1__AMUX, CYREG_PRT0_AMUX
.set In_1__BIE, CYREG_PRT0_BIE
.set In_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set In_1__BYP, CYREG_PRT0_BYP
.set In_1__CTL, CYREG_PRT0_CTL
.set In_1__DM0, CYREG_PRT0_DM0
.set In_1__DM1, CYREG_PRT0_DM1
.set In_1__DM2, CYREG_PRT0_DM2
.set In_1__DR, CYREG_PRT0_DR
.set In_1__INP_DIS, CYREG_PRT0_INP_DIS
.set In_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set In_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set In_1__LCD_EN, CYREG_PRT0_LCD_EN
.set In_1__MASK, 0x01
.set In_1__PORT, 0
.set In_1__PRT, CYREG_PRT0_PRT
.set In_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set In_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set In_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set In_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set In_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set In_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set In_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set In_1__PS, CYREG_PRT0_PS
.set In_1__SHIFT, 0
.set In_1__SLW, CYREG_PRT0_SLW

/* In_2 */
.set In_2__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set In_2__0__MASK, 0x02
.set In_2__0__PC, CYREG_PRT0_PC1
.set In_2__0__PORT, 0
.set In_2__0__SHIFT, 1
.set In_2__AG, CYREG_PRT0_AG
.set In_2__AMUX, CYREG_PRT0_AMUX
.set In_2__BIE, CYREG_PRT0_BIE
.set In_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set In_2__BYP, CYREG_PRT0_BYP
.set In_2__CTL, CYREG_PRT0_CTL
.set In_2__DM0, CYREG_PRT0_DM0
.set In_2__DM1, CYREG_PRT0_DM1
.set In_2__DM2, CYREG_PRT0_DM2
.set In_2__DR, CYREG_PRT0_DR
.set In_2__INP_DIS, CYREG_PRT0_INP_DIS
.set In_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set In_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set In_2__LCD_EN, CYREG_PRT0_LCD_EN
.set In_2__MASK, 0x02
.set In_2__PORT, 0
.set In_2__PRT, CYREG_PRT0_PRT
.set In_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set In_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set In_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set In_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set In_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set In_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set In_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set In_2__PS, CYREG_PRT0_PS
.set In_2__SHIFT, 1
.set In_2__SLW, CYREG_PRT0_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* miso */
.set miso__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set miso__0__MASK, 0x40
.set miso__0__PC, CYREG_PRT2_PC6
.set miso__0__PORT, 2
.set miso__0__SHIFT, 6
.set miso__AG, CYREG_PRT2_AG
.set miso__AMUX, CYREG_PRT2_AMUX
.set miso__BIE, CYREG_PRT2_BIE
.set miso__BIT_MASK, CYREG_PRT2_BIT_MASK
.set miso__BYP, CYREG_PRT2_BYP
.set miso__CTL, CYREG_PRT2_CTL
.set miso__DM0, CYREG_PRT2_DM0
.set miso__DM1, CYREG_PRT2_DM1
.set miso__DM2, CYREG_PRT2_DM2
.set miso__DR, CYREG_PRT2_DR
.set miso__INP_DIS, CYREG_PRT2_INP_DIS
.set miso__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set miso__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set miso__LCD_EN, CYREG_PRT2_LCD_EN
.set miso__MASK, 0x40
.set miso__PORT, 2
.set miso__PRT, CYREG_PRT2_PRT
.set miso__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set miso__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set miso__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set miso__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set miso__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set miso__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set miso__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set miso__PS, CYREG_PRT2_PS
.set miso__SHIFT, 6
.set miso__SLW, CYREG_PRT2_SLW

/* mosi */
.set mosi__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set mosi__0__MASK, 0x20
.set mosi__0__PC, CYREG_PRT2_PC5
.set mosi__0__PORT, 2
.set mosi__0__SHIFT, 5
.set mosi__AG, CYREG_PRT2_AG
.set mosi__AMUX, CYREG_PRT2_AMUX
.set mosi__BIE, CYREG_PRT2_BIE
.set mosi__BIT_MASK, CYREG_PRT2_BIT_MASK
.set mosi__BYP, CYREG_PRT2_BYP
.set mosi__CTL, CYREG_PRT2_CTL
.set mosi__DM0, CYREG_PRT2_DM0
.set mosi__DM1, CYREG_PRT2_DM1
.set mosi__DM2, CYREG_PRT2_DM2
.set mosi__DR, CYREG_PRT2_DR
.set mosi__INP_DIS, CYREG_PRT2_INP_DIS
.set mosi__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set mosi__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set mosi__LCD_EN, CYREG_PRT2_LCD_EN
.set mosi__MASK, 0x20
.set mosi__PORT, 2
.set mosi__PRT, CYREG_PRT2_PRT
.set mosi__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set mosi__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set mosi__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set mosi__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set mosi__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set mosi__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set mosi__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set mosi__PS, CYREG_PRT2_PS
.set mosi__SHIFT, 5
.set mosi__SLW, CYREG_PRT2_SLW

/* sclk */
.set sclk__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set sclk__0__MASK, 0x10
.set sclk__0__PC, CYREG_PRT2_PC4
.set sclk__0__PORT, 2
.set sclk__0__SHIFT, 4
.set sclk__AG, CYREG_PRT2_AG
.set sclk__AMUX, CYREG_PRT2_AMUX
.set sclk__BIE, CYREG_PRT2_BIE
.set sclk__BIT_MASK, CYREG_PRT2_BIT_MASK
.set sclk__BYP, CYREG_PRT2_BYP
.set sclk__CTL, CYREG_PRT2_CTL
.set sclk__DM0, CYREG_PRT2_DM0
.set sclk__DM1, CYREG_PRT2_DM1
.set sclk__DM2, CYREG_PRT2_DM2
.set sclk__DR, CYREG_PRT2_DR
.set sclk__INP_DIS, CYREG_PRT2_INP_DIS
.set sclk__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set sclk__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set sclk__LCD_EN, CYREG_PRT2_LCD_EN
.set sclk__MASK, 0x10
.set sclk__PORT, 2
.set sclk__PRT, CYREG_PRT2_PRT
.set sclk__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set sclk__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set sclk__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set sclk__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set sclk__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set sclk__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set sclk__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set sclk__PS, CYREG_PRT2_PS
.set sclk__SHIFT, 4
.set sclk__SLW, CYREG_PRT2_SLW

/* UART_1 */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB11_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB11_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB11_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB11_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB11_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB09_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB11_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB11_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB11_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB11_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB11_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB11_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB09_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB09_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB09_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB09_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB09_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB09_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x01
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x02
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x02

/* LED_pin */
.set LED_pin__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED_pin__0__MASK, 0x02
.set LED_pin__0__PC, CYREG_PRT2_PC1
.set LED_pin__0__PORT, 2
.set LED_pin__0__SHIFT, 1
.set LED_pin__AG, CYREG_PRT2_AG
.set LED_pin__AMUX, CYREG_PRT2_AMUX
.set LED_pin__BIE, CYREG_PRT2_BIE
.set LED_pin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED_pin__BYP, CYREG_PRT2_BYP
.set LED_pin__CTL, CYREG_PRT2_CTL
.set LED_pin__DM0, CYREG_PRT2_DM0
.set LED_pin__DM1, CYREG_PRT2_DM1
.set LED_pin__DM2, CYREG_PRT2_DM2
.set LED_pin__DR, CYREG_PRT2_DR
.set LED_pin__INP_DIS, CYREG_PRT2_INP_DIS
.set LED_pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED_pin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED_pin__LCD_EN, CYREG_PRT2_LCD_EN
.set LED_pin__MASK, 0x02
.set LED_pin__PORT, 2
.set LED_pin__PRT, CYREG_PRT2_PRT
.set LED_pin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED_pin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED_pin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED_pin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED_pin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED_pin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED_pin__PS, CYREG_PRT2_PS
.set LED_pin__SHIFT, 1
.set LED_pin__SLW, CYREG_PRT2_SLW

/* SPI_slave */
.set SPI_slave_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SPI_slave_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set SPI_slave_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set SPI_slave_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set SPI_slave_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set SPI_slave_BSPIS_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set SPI_slave_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set SPI_slave_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set SPI_slave_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set SPI_slave_BSPIS_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SPI_slave_BSPIS_BitCounter__CONTROL_REG, CYREG_B1_UDB08_CTL
.set SPI_slave_BSPIS_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set SPI_slave_BSPIS_BitCounter__COUNT_REG, CYREG_B1_UDB08_CTL
.set SPI_slave_BSPIS_BitCounter__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set SPI_slave_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPI_slave_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPI_slave_BSPIS_BitCounter__PERIOD_REG, CYREG_B1_UDB08_MSK
.set SPI_slave_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SPI_slave_BSPIS_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set SPI_slave_BSPIS_BitCounter_ST__MASK_REG, CYREG_B1_UDB08_MSK
.set SPI_slave_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPI_slave_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPI_slave_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SPI_slave_BSPIS_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set SPI_slave_BSPIS_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set SPI_slave_BSPIS_BitCounter_ST__STATUS_REG, CYREG_B1_UDB08_ST
.set SPI_slave_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SPI_slave_BSPIS_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set SPI_slave_BSPIS_RxStsReg__3__MASK, 0x08
.set SPI_slave_BSPIS_RxStsReg__3__POS, 3
.set SPI_slave_BSPIS_RxStsReg__4__MASK, 0x10
.set SPI_slave_BSPIS_RxStsReg__4__POS, 4
.set SPI_slave_BSPIS_RxStsReg__5__MASK, 0x20
.set SPI_slave_BSPIS_RxStsReg__5__POS, 5
.set SPI_slave_BSPIS_RxStsReg__6__MASK, 0x40
.set SPI_slave_BSPIS_RxStsReg__6__POS, 6
.set SPI_slave_BSPIS_RxStsReg__MASK, 0x78
.set SPI_slave_BSPIS_RxStsReg__MASK_REG, CYREG_B0_UDB04_MSK
.set SPI_slave_BSPIS_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SPI_slave_BSPIS_RxStsReg__STATUS_REG, CYREG_B0_UDB04_ST
.set SPI_slave_BSPIS_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set SPI_slave_BSPIS_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set SPI_slave_BSPIS_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set SPI_slave_BSPIS_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set SPI_slave_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPI_slave_BSPIS_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set SPI_slave_BSPIS_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set SPI_slave_BSPIS_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set SPI_slave_BSPIS_sR8_Dp_u0__A0_REG, CYREG_B1_UDB07_A0
.set SPI_slave_BSPIS_sR8_Dp_u0__A1_REG, CYREG_B1_UDB07_A1
.set SPI_slave_BSPIS_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set SPI_slave_BSPIS_sR8_Dp_u0__D0_REG, CYREG_B1_UDB07_D0
.set SPI_slave_BSPIS_sR8_Dp_u0__D1_REG, CYREG_B1_UDB07_D1
.set SPI_slave_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPI_slave_BSPIS_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set SPI_slave_BSPIS_sR8_Dp_u0__F0_REG, CYREG_B1_UDB07_F0
.set SPI_slave_BSPIS_sR8_Dp_u0__F1_REG, CYREG_B1_UDB07_F1
.set SPI_slave_BSPIS_TxStsReg__0__MASK, 0x01
.set SPI_slave_BSPIS_TxStsReg__0__POS, 0
.set SPI_slave_BSPIS_TxStsReg__1__MASK, 0x02
.set SPI_slave_BSPIS_TxStsReg__1__POS, 1
.set SPI_slave_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SPI_slave_BSPIS_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set SPI_slave_BSPIS_TxStsReg__2__MASK, 0x04
.set SPI_slave_BSPIS_TxStsReg__2__POS, 2
.set SPI_slave_BSPIS_TxStsReg__6__MASK, 0x40
.set SPI_slave_BSPIS_TxStsReg__6__POS, 6
.set SPI_slave_BSPIS_TxStsReg__MASK, 0x47
.set SPI_slave_BSPIS_TxStsReg__MASK_REG, CYREG_B1_UDB04_MSK
.set SPI_slave_BSPIS_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SPI_slave_BSPIS_TxStsReg__STATUS_REG, CYREG_B1_UDB04_ST
.set SPI_slave_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SPI_slave_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SPI_slave_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SPI_slave_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPI_slave_IntClock__INDEX, 0x00
.set SPI_slave_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPI_slave_IntClock__PM_ACT_MSK, 0x01
.set SPI_slave_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPI_slave_IntClock__PM_STBY_MSK, 0x01
.set SPI_slave_TxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPI_slave_TxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPI_slave_TxInternalInterrupt__INTC_MASK, 0x04
.set SPI_slave_TxInternalInterrupt__INTC_NUMBER, 2
.set SPI_slave_TxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPI_slave_TxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set SPI_slave_TxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPI_slave_TxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* WheelTickPin */
.set WheelTickPin__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set WheelTickPin__0__MASK, 0x08
.set WheelTickPin__0__PC, CYREG_PRT0_PC3
.set WheelTickPin__0__PORT, 0
.set WheelTickPin__0__SHIFT, 3
.set WheelTickPin__AG, CYREG_PRT0_AG
.set WheelTickPin__AMUX, CYREG_PRT0_AMUX
.set WheelTickPin__BIE, CYREG_PRT0_BIE
.set WheelTickPin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set WheelTickPin__BYP, CYREG_PRT0_BYP
.set WheelTickPin__CTL, CYREG_PRT0_CTL
.set WheelTickPin__DM0, CYREG_PRT0_DM0
.set WheelTickPin__DM1, CYREG_PRT0_DM1
.set WheelTickPin__DM2, CYREG_PRT0_DM2
.set WheelTickPin__DR, CYREG_PRT0_DR
.set WheelTickPin__INP_DIS, CYREG_PRT0_INP_DIS
.set WheelTickPin__INTSTAT, CYREG_PICU0_INTSTAT
.set WheelTickPin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set WheelTickPin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set WheelTickPin__LCD_EN, CYREG_PRT0_LCD_EN
.set WheelTickPin__MASK, 0x08
.set WheelTickPin__PORT, 0
.set WheelTickPin__PRT, CYREG_PRT0_PRT
.set WheelTickPin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set WheelTickPin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set WheelTickPin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set WheelTickPin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set WheelTickPin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set WheelTickPin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set WheelTickPin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set WheelTickPin__PS, CYREG_PRT0_PS
.set WheelTickPin__SHIFT, 3
.set WheelTickPin__SLW, CYREG_PRT0_SLW
.set WheelTickPin__SNAP, CYREG_PICU0_SNAP

/* isr_bikelock */
.set isr_bikelock__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_bikelock__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_bikelock__INTC_MASK, 0x10
.set isr_bikelock__INTC_NUMBER, 4
.set isr_bikelock__INTC_PRIOR_NUM, 7
.set isr_bikelock__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_bikelock__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_bikelock__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_1_ac_idle */
.set Pin_1_ac_idle__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Pin_1_ac_idle__0__MASK, 0x04
.set Pin_1_ac_idle__0__PC, CYREG_PRT1_PC2
.set Pin_1_ac_idle__0__PORT, 1
.set Pin_1_ac_idle__0__SHIFT, 2
.set Pin_1_ac_idle__AG, CYREG_PRT1_AG
.set Pin_1_ac_idle__AMUX, CYREG_PRT1_AMUX
.set Pin_1_ac_idle__BIE, CYREG_PRT1_BIE
.set Pin_1_ac_idle__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_1_ac_idle__BYP, CYREG_PRT1_BYP
.set Pin_1_ac_idle__CTL, CYREG_PRT1_CTL
.set Pin_1_ac_idle__DM0, CYREG_PRT1_DM0
.set Pin_1_ac_idle__DM1, CYREG_PRT1_DM1
.set Pin_1_ac_idle__DM2, CYREG_PRT1_DM2
.set Pin_1_ac_idle__DR, CYREG_PRT1_DR
.set Pin_1_ac_idle__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_1_ac_idle__INTSTAT, CYREG_PICU1_INTSTAT
.set Pin_1_ac_idle__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_1_ac_idle__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_1_ac_idle__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_1_ac_idle__MASK, 0x04
.set Pin_1_ac_idle__PORT, 1
.set Pin_1_ac_idle__PRT, CYREG_PRT1_PRT
.set Pin_1_ac_idle__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_1_ac_idle__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_1_ac_idle__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_1_ac_idle__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_1_ac_idle__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_1_ac_idle__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_1_ac_idle__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_1_ac_idle__PS, CYREG_PRT1_PS
.set Pin_1_ac_idle__SHIFT, 2
.set Pin_1_ac_idle__SLW, CYREG_PRT1_SLW
.set Pin_1_ac_idle__SNAP, CYREG_PICU1_SNAP

/* Timer_clock_1 */
.set Timer_clock_1__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Timer_clock_1__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Timer_clock_1__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Timer_clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Timer_clock_1__INDEX, 0x03
.set Timer_clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Timer_clock_1__PM_ACT_MSK, 0x08
.set Timer_clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Timer_clock_1__PM_STBY_MSK, 0x08

/* timer_clock_2 */
.set timer_clock_2__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set timer_clock_2__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set timer_clock_2__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set timer_clock_2__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock_2__INDEX, 0x02
.set timer_clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock_2__PM_ACT_MSK, 0x04
.set timer_clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock_2__PM_STBY_MSK, 0x04

/* timer_clock_3 */
.set timer_clock_3__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set timer_clock_3__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set timer_clock_3__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set timer_clock_3__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock_3__INDEX, 0x04
.set timer_clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock_3__PM_ACT_MSK, 0x10
.set timer_clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock_3__PM_STBY_MSK, 0x10

/* MotorLockTimer */
.set MotorLockTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set MotorLockTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set MotorLockTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set MotorLockTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set MotorLockTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set MotorLockTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set MotorLockTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set MotorLockTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set MotorLockTimer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set MotorLockTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB13_MSK
.set MotorLockTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set MotorLockTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB13_ST
.set MotorLockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set MotorLockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set MotorLockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set MotorLockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set MotorLockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set MotorLockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set MotorLockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set MotorLockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set MotorLockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set MotorLockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set MotorLockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set MotorLockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set MotorLockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set MotorLockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set MotorLockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB12_CTL
.set MotorLockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set MotorLockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set MotorLockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set MotorLockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set MotorLockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set MotorLockTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set MotorLockTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set MotorLockTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set MotorLockTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set MotorLockTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set MotorLockTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set MotorLockTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set MotorLockTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set MotorLockTimer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set MotorLockTimer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set MotorLockTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set MotorLockTimer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set MotorLockTimer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set MotorLockTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set MotorLockTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set MotorLockTimer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set MotorLockTimer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set MotorLockTimer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set MotorLockTimer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set MotorLockTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set MotorLockTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set MotorLockTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set MotorLockTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set MotorLockTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set MotorLockTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set MotorLockTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set MotorLockTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set MotorLockTimer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set MotorLockTimer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set MotorLockTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set MotorLockTimer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set MotorLockTimer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set MotorLockTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set MotorLockTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set MotorLockTimer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set MotorLockTimer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB13_F1

/* WheelTickTimer */
.set WheelTickTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set WheelTickTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set WheelTickTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set WheelTickTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set WheelTickTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set WheelTickTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set WheelTickTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set WheelTickTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set WheelTickTimer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set WheelTickTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set WheelTickTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set WheelTickTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB05_ST
.set WheelTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set WheelTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set WheelTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set WheelTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set WheelTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set WheelTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set WheelTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set WheelTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set WheelTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set WheelTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set WheelTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set WheelTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set WheelTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set WheelTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set WheelTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB08_CTL
.set WheelTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set WheelTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set WheelTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set WheelTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set WheelTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set WheelTickTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set WheelTickTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set WheelTickTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set WheelTickTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set WheelTickTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set WheelTickTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set WheelTickTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set WheelTickTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set WheelTickTimer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set WheelTickTimer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set WheelTickTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set WheelTickTimer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set WheelTickTimer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set WheelTickTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set WheelTickTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set WheelTickTimer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set WheelTickTimer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set WheelTickTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set WheelTickTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set WheelTickTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set WheelTickTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set WheelTickTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set WheelTickTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set WheelTickTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set WheelTickTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set WheelTickTimer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set WheelTickTimer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set WheelTickTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set WheelTickTimer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set WheelTickTimer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set WheelTickTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set WheelTickTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set WheelTickTimer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set WheelTickTimer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB05_F1

/* isr_wheel_tick */
.set isr_wheel_tick__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_wheel_tick__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_wheel_tick__INTC_MASK, 0x80
.set isr_wheel_tick__INTC_NUMBER, 7
.set isr_wheel_tick__INTC_PRIOR_NUM, 0
.set isr_wheel_tick__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set isr_wheel_tick__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_wheel_tick__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_2_ac_moving */
.set Pin_2_ac_moving__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Pin_2_ac_moving__0__MASK, 0x01
.set Pin_2_ac_moving__0__PC, CYREG_PRT2_PC0
.set Pin_2_ac_moving__0__PORT, 2
.set Pin_2_ac_moving__0__SHIFT, 0
.set Pin_2_ac_moving__AG, CYREG_PRT2_AG
.set Pin_2_ac_moving__AMUX, CYREG_PRT2_AMUX
.set Pin_2_ac_moving__BIE, CYREG_PRT2_BIE
.set Pin_2_ac_moving__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_2_ac_moving__BYP, CYREG_PRT2_BYP
.set Pin_2_ac_moving__CTL, CYREG_PRT2_CTL
.set Pin_2_ac_moving__DM0, CYREG_PRT2_DM0
.set Pin_2_ac_moving__DM1, CYREG_PRT2_DM1
.set Pin_2_ac_moving__DM2, CYREG_PRT2_DM2
.set Pin_2_ac_moving__DR, CYREG_PRT2_DR
.set Pin_2_ac_moving__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_2_ac_moving__INTSTAT, CYREG_PICU2_INTSTAT
.set Pin_2_ac_moving__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_2_ac_moving__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_2_ac_moving__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_2_ac_moving__MASK, 0x01
.set Pin_2_ac_moving__PORT, 2
.set Pin_2_ac_moving__PRT, CYREG_PRT2_PRT
.set Pin_2_ac_moving__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_2_ac_moving__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_2_ac_moving__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_2_ac_moving__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_2_ac_moving__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_2_ac_moving__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_2_ac_moving__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_2_ac_moving__PS, CYREG_PRT2_PS
.set Pin_2_ac_moving__SHIFT, 0
.set Pin_2_ac_moving__SLW, CYREG_PRT2_SLW
.set Pin_2_ac_moving__SNAP, CYREG_PICU2_SNAP

/* isr_bike_is_idle */
.set isr_bike_is_idle__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_bike_is_idle__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_bike_is_idle__INTC_MASK, 0x20
.set isr_bike_is_idle__INTC_NUMBER, 5
.set isr_bike_is_idle__INTC_PRIOR_NUM, 7
.set isr_bike_is_idle__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_bike_is_idle__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_bike_is_idle__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_bike_stopped */
.set isr_bike_stopped__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_bike_stopped__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_bike_stopped__INTC_MASK, 0x08
.set isr_bike_stopped__INTC_NUMBER, 3
.set isr_bike_stopped__INTC_PRIOR_NUM, 7
.set isr_bike_stopped__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_bike_stopped__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_bike_stopped__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_rx_interrupt */
.set UART_rx_interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_rx_interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_rx_interrupt__INTC_MASK, 0x02
.set UART_rx_interrupt__INTC_NUMBER, 1
.set UART_rx_interrupt__INTC_PRIOR_NUM, 7
.set UART_rx_interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set UART_rx_interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_rx_interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* AccelerometerTimer */
.set AccelerometerTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set AccelerometerTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set AccelerometerTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set AccelerometerTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set AccelerometerTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set AccelerometerTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set AccelerometerTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set AccelerometerTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set AccelerometerTimer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set AccelerometerTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set AccelerometerTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set AccelerometerTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set AccelerometerTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set AccelerometerTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set AccelerometerTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set AccelerometerTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB05_ST
.set AccelerometerTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set AccelerometerTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set AccelerometerTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set AccelerometerTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set AccelerometerTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set AccelerometerTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set AccelerometerTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set AccelerometerTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set AccelerometerTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set AccelerometerTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set AccelerometerTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set AccelerometerTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set AccelerometerTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set AccelerometerTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set AccelerometerTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set AccelerometerTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set AccelerometerTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set AccelerometerTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set AccelerometerTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set AccelerometerTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set AccelerometerTimer_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B1_UDB06_F1

/* isr_bike_is_moving */
.set isr_bike_is_moving__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_bike_is_moving__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_bike_is_moving__INTC_MASK, 0x40
.set isr_bike_is_moving__INTC_NUMBER, 6
.set isr_bike_is_moving__INTC_PRIOR_NUM, 1
.set isr_bike_is_moving__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set isr_bike_is_moving__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_bike_is_moving__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* slave_rx_interrupt */
.set slave_rx_interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set slave_rx_interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set slave_rx_interrupt__INTC_MASK, 0x100
.set slave_rx_interrupt__INTC_NUMBER, 8
.set slave_rx_interrupt__INTC_PRIOR_NUM, 7
.set slave_rx_interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set slave_rx_interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set slave_rx_interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Timer_Isr_BikeIsStopping */
.set Timer_Isr_BikeIsStopping__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Timer_Isr_BikeIsStopping__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Timer_Isr_BikeIsStopping__INTC_MASK, 0x01
.set Timer_Isr_BikeIsStopping__INTC_NUMBER, 0
.set Timer_Isr_BikeIsStopping__INTC_PRIOR_NUM, 7
.set Timer_Isr_BikeIsStopping__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Timer_Isr_BikeIsStopping__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Timer_Isr_BikeIsStopping__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x200
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000019F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
