module instrMem (
	input [7:0] A,
	output reg [31:0] RD
	);

	always @ (A) begin
		case(A)
			8'd0: RD = 32'b000100 00000 00001 00000 00000 000011; 
			8'd1: RD = 32'b000100 00000 00010 00000 00000 001001; 
			8'd2: RD = 32'b000000 00001 00010 00010 00000 100000;
			8'd3: RD = 32'b000000 00001 00010 00011 00000 100100;
			8'd4: RD = 32'b000000 00001 00010 00100 00000 100101;
		
		endcase
	end
	
endmodule
