Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec  8 13:29:49 2024
| Host         : Zero running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab3_control_sets_placed.rpt
| Design       : lab3
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    37 |
| Unused register locations in slices containing registers |    83 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      3 |            2 |
|      5 |            1 |
|      6 |            1 |
|      7 |            2 |
|      8 |            3 |
|      9 |            1 |
|     15 |            2 |
|    16+ |           22 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             345 |          322 |
| No           | No                    | Yes                    |            1015 |          477 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             262 |          235 |
| Yes          | No                    | Yes                    |             150 |          103 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------------+--------------------------+------------------+----------------+
|     Clock Signal    |         Enable Signal        |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------------+------------------------------+--------------------------+------------------+----------------+
|  clk_cpu_BUFG       | rstn_IBUF                    | alu_disp_data[0]_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG      | u_rf/rf[1][31]_i_1_n_0       | u_rf/rstn_0              |                1 |              1 |
|  clk_IBUF_BUFG      | u_rf/rf[2][31]_i_1_n_0       | u_rf/rstn_0              |                1 |              1 |
|  u_seg7x16/seg7_clk |                              | u_seg7x16/rstn           |                2 |              3 |
|  clk_cpu_BUFG       | sw_i_IBUF[13]                | u_rf/rstn                |                2 |              3 |
|  clk_cpu_BUFG       | sw_i_IBUF[13]                | u_rf/rstn_0              |                2 |              5 |
|  clk_IBUF_BUFG      | sel                          | u_rf/rstn_0              |                2 |              6 |
|  clk_IBUF_BUFG      | u_alu/dmem[65][7]_i_3_0      |                          |                6 |              7 |
|  clk_IBUF_BUFG      | u_alu/dmem[63][7]_i_1_39     |                          |                3 |              7 |
|  clk_cpu_BUFG       | dmem_data                    |                          |                5 |              8 |
|  clk_IBUF_BUFG      | u_alu/dmem[63][7]_i_3        |                          |                8 |              8 |
|  clk_IBUF_BUFG      | u_seg7x16/o_seg_r[7]_i_1_n_0 | u_seg7x16/rstn           |                2 |              8 |
|  clk_cpu_BUFG       |                              | u_seg7x16/rstn           |                3 |              9 |
|  clk_IBUF_BUFG      | u_rf/rf[1][31]_i_1_n_0       | u_rf/rf[31][15]_i_2_n_0  |               13 |             15 |
|  clk_IBUF_BUFG      | u_rf/rf[2][31]_i_1_n_0       | u_rf/rf[31][15]_i_2_n_0  |               13 |             15 |
|  clk_IBUF_BUFG      | u_rf/rf[1][31]_i_1_n_0       | u_rf/rstn                |               15 |             16 |
|  clk_IBUF_BUFG      | u_rf/rf[2][31]_i_1_n_0       | u_rf/rstn                |               15 |             16 |
|  clk_IBUF_BUFG      | u_rf/rf[4][31]_i_1_n_0       | u_rf/rf[31][15]_i_2_n_0  |               16 |             16 |
|  clk_IBUF_BUFG      | u_rf/rf[4][31]_i_1_n_0       | u_rf/rstn                |               14 |             16 |
|  clk_IBUF_BUFG      |                              | u_rf/rstn_0              |                7 |             28 |
|  clk_cpu_BUFG       | rstn_IBUF                    |                          |               19 |             31 |
|  clk_cpu_BUFG       | reg_data                     |                          |               26 |             32 |
|  clk_cpu_BUFG       | rom_addr[31]_i_1_n_0         | u_rf/rstn_0              |                7 |             32 |
|  clk_IBUF_BUFG      |                              | u_seg7x16/rstn           |               24 |             47 |
|  clk_IBUF_BUFG      |                              | u_rf/rstn                |               28 |             52 |
|  clk_IBUF_BUFG      |                              | u_rf/rf[31][15]_i_2_n_0  |               30 |             56 |
|                     |                              |                          |               16 |             64 |
|  clk_IBUF_BUFG      |                              | u_rf/rf[10][15]_i_2_n_0  |               42 |            102 |
|  clk_IBUF_BUFG      |                              | u_rf/rf[29][15]_i_2_n_0  |               49 |            102 |
|  clk_IBUF_BUFG      |                              | u_rf/rf[23][15]_i_2_n_0  |               46 |            102 |
|  clk_IBUF_BUFG      |                              | u_rf/rf[16][15]_i_2_n_0  |               49 |            102 |
|  clk_IBUF_BUFG      |                              | u_rf/rf[10][31]_i_2_n_0  |               50 |            103 |
|  clk_IBUF_BUFG      |                              | u_rf/rf[29][31]_i_2_n_0  |               52 |            103 |
|  clk_IBUF_BUFG      |                              | u_rf/rf[23][31]_i_2_n_0  |               47 |            103 |
|  clk_IBUF_BUFG      |                              | u_rf/rf[16][31]_i_2_n_0  |               48 |            103 |
|  clk_IBUF_BUFG      | u_dm/sw_i[1]                 |                          |              168 |            169 |
|  clk_IBUF_BUFG      |                              |                          |              322 |            345 |
+---------------------+------------------------------+--------------------------+------------------+----------------+


