Fitter report for binTObcd
Tue Sep 24 18:15:55 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. Output Pin Default Load For Reported TCO
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Non-Global High Fan-Out Signals
 20. Other Routing Usage Summary
 21. LAB Logic Elements
 22. LAB Signals Sourced
 23. LAB Signals Sourced Out
 24. LAB Distinct Inputs
 25. Fitter Device Options
 26. Fitter Messages
 27. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Fitter Summary                                                               ;
+---------------------------+--------------------------------------------------+
; Fitter Status             ; Successful - Tue Sep 24 18:15:54 2019            ;
; Quartus II 32-bit Version ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name             ; binTObcd                                         ;
; Top-level Entity Name     ; binTObcd                                         ;
; Family                    ; Cyclone                                          ;
; Device                    ; EP1C3T100A8                                      ;
; Timing Models             ; Final                                            ;
; Total logic elements      ; 509 / 2,910 ( 17 % )                             ;
; Total pins                ; 30 / 65 ( 46 % )                                 ;
; Total virtual pins        ; 0                                                ;
; Total memory bits         ; 0 / 59,904 ( 0 % )                               ;
; Total PLLs                ; 0 / 1 ( 0 % )                                    ;
+---------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP1C3T100A8                    ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; Off                            ; Off                            ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; Slow Slew Rate                                                             ; Off                            ; Off                            ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                           ; Auto                           ;
; Auto Register Duplication                                                  ; Auto                           ; Auto                           ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 40          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ; < 0.1%      ;
;     Processors 17-40       ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 542 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 542 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 540     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 2       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/elisa.r/DLP/binTObcd/output_files/binTObcd.pin.


+--------------------------------------------------------------------+
; Fitter Resource Usage Summary                                      ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Total logic elements                        ; 509 / 2,910 ( 17 % ) ;
;     -- Combinational with no register       ; 509                  ;
;     -- Register only                        ; 0                    ;
;     -- Combinational with a register        ; 0                    ;
;                                             ;                      ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 95                   ;
;     -- 3 input functions                    ; 141                  ;
;     -- 2 input functions                    ; 190                  ;
;     -- 1 input functions                    ; 83                   ;
;     -- 0 input functions                    ; 0                    ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 320                  ;
;     -- arithmetic mode                      ; 189                  ;
;     -- qfbk mode                            ; 0                    ;
;     -- register cascade mode                ; 0                    ;
;     -- synchronous clear/load mode          ; 0                    ;
;     -- asynchronous clear/load mode         ; 0                    ;
;                                             ;                      ;
; Total registers                             ; 0 / 3,099 ( 0 % )    ;
; Total LABs                                  ; 60 / 291 ( 21 % )    ;
; Logic elements in carry chains              ; 238                  ;
; Virtual pins                                ; 0                    ;
; I/O pins                                    ; 30 / 65 ( 46 % )     ;
;     -- Clock pins                           ; 1 / 2 ( 50 % )       ;
;                                             ;                      ;
; Global signals                              ; 0                    ;
; M4Ks                                        ; 0 / 13 ( 0 % )       ;
; Total memory bits                           ; 0 / 59,904 ( 0 % )   ;
; Total RAM block bits                        ; 0 / 59,904 ( 0 % )   ;
; PLLs                                        ; 0 / 1 ( 0 % )        ;
; Global clocks                               ; 0 / 8 ( 0 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )        ;
; ASMI Blocks                                 ; 0 / 1 ( 0 % )        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )        ;
; Average interconnect usage (total/H/V)      ; 3% / 3% / 4%         ;
; Peak interconnect usage (total/H/V)         ; 4% / 3% / 6%         ;
; Maximum fan-out                             ; 27                   ;
; Highest non-global fan-out                  ; 27                   ;
; Total fan-out                               ; 1336                 ;
; Average fan-out                             ; 2.47                 ;
+---------------------------------------------+----------------------+


+-------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                     ;
+---------------------------------------------+------------------+--------------------------------+
; Statistic                                   ; Top              ; hard_block:auto_generated_inst ;
+---------------------------------------------+------------------+--------------------------------+
; Difficulty Clustering Region                ; Low              ; Low                            ;
;                                             ;                  ;                                ;
; Total logic elements                        ; 509              ; 0                              ;
;     -- Combinational with no register       ; 509              ; 0                              ;
;     -- Register only                        ; 0                ; 0                              ;
;     -- Combinational with a register        ; 0                ; 0                              ;
;                                             ;                  ;                                ;
; Logic element usage by number of LUT inputs ;                  ;                                ;
;     -- 4 input functions                    ; 0                ; 0                              ;
;     -- 3 input functions                    ; 0                ; 0                              ;
;     -- 2 input functions                    ; 0                ; 0                              ;
;     -- 1 input functions                    ; 0                ; 0                              ;
;     -- 0 input functions                    ; 0                ; 0                              ;
;                                             ;                  ;                                ;
; Logic elements by mode                      ;                  ;                                ;
;     -- normal mode                          ; 0                ; 0                              ;
;     -- arithmetic mode                      ; 0                ; 0                              ;
;     -- qfbk mode                            ; 0                ; 0                              ;
;     -- register cascade mode                ; 0                ; 0                              ;
;     -- synchronous clear/load mode          ; 0                ; 0                              ;
;     -- asynchronous clear/load mode         ; 0                ; 0                              ;
;                                             ;                  ;                                ;
; Total registers                             ; 0 / 1455 ( 0 % ) ; 0 / 1455 ( 0 % )               ;
; Virtual pins                                ; 0                ; 0                              ;
; I/O pins                                    ; 30               ; 0                              ;
; DSP block 9-bit elements                    ; 0                ; 0                              ;
; Total memory bits                           ; 0                ; 0                              ;
; Total RAM block bits                        ; 0                ; 0                              ;
;                                             ;                  ;                                ;
; Connections                                 ;                  ;                                ;
;     -- Input Connections                    ; 0                ; 0                              ;
;     -- Registered Input Connections         ; 0                ; 0                              ;
;     -- Output Connections                   ; 0                ; 0                              ;
;     -- Registered Output Connections        ; 0                ; 0                              ;
;                                             ;                  ;                                ;
; Internal Connections                        ;                  ;                                ;
;     -- Total Connections                    ; 1502             ; 0                              ;
;     -- Registered Connections               ; 0                ; 0                              ;
;                                             ;                  ;                                ;
; External Connections                        ;                  ;                                ;
;     -- Top                                  ; 0                ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                ; 0                              ;
;                                             ;                  ;                                ;
; Partition Interface                         ;                  ;                                ;
;     -- Input Ports                          ; 14               ; 0                              ;
;     -- Output Ports                         ; 16               ; 0                              ;
;     -- Bidir Ports                          ; 0                ; 0                              ;
;                                             ;                  ;                                ;
; Registered Ports                            ;                  ;                                ;
;     -- Registered Input Ports               ; 0                ; 0                              ;
;     -- Registered Output Ports              ; 0                ; 0                              ;
;                                             ;                  ;                                ;
; Port Connectivity                           ;                  ;                                ;
;     -- Input Ports driven by GND            ; 0                ; 0                              ;
;     -- Output Ports driven by GND           ; 0                ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                ; 0                              ;
;     -- Input Ports with no Source           ; 0                ; 0                              ;
;     -- Output Ports with no Source          ; 0                ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                ; 0                              ;
+---------------------------------------------+------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                        ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; binario[0]  ; 77    ; 2        ; 26           ; 14           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; binario[10] ; 40    ; 4        ; 18           ; 0            ; 1           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; binario[11] ; 71    ; 3        ; 27           ; 10           ; 1           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; binario[12] ; 85    ; 2        ; 20           ; 14           ; 1           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; binario[13] ; 41    ; 4        ; 20           ; 0            ; 1           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; binario[1]  ; 98    ; 2        ; 6            ; 14           ; 1           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; binario[2]  ; 86    ; 2        ; 18           ; 14           ; 1           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; binario[3]  ; 73    ; 3        ; 27           ; 11           ; 0           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; binario[4]  ; 79    ; 2        ; 22           ; 14           ; 1           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; binario[5]  ; 78    ; 2        ; 22           ; 14           ; 0           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; binario[6]  ; 70    ; 3        ; 27           ; 9            ; 0           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; binario[7]  ; 66    ; 3        ; 27           ; 8            ; 3           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; binario[8]  ; 42    ; 4        ; 20           ; 0            ; 0           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; binario[9]  ; 84    ; 2        ; 20           ; 14           ; 0           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                ;
+------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+----------------------+---------------------+
; centena[0] ; 39    ; 4        ; 16           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ; -                    ; -                   ;
; centena[1] ; 87    ; 2        ; 16           ; 14           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ; -                    ; -                   ;
; centena[2] ; 89    ; 2        ; 12           ; 14           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ; -                    ; -                   ;
; centena[3] ; 88    ; 2        ; 16           ; 14           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ; -                    ; -                   ;
; dezena[0]  ; 90    ; 2        ; 10           ; 14           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ; -                    ; -                   ;
; dezena[1]  ; 92    ; 2        ; 8            ; 14           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ; -                    ; -                   ;
; dezena[2]  ; 97    ; 2        ; 6            ; 14           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ; -                    ; -                   ;
; dezena[3]  ; 91    ; 2        ; 8            ; 14           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ; -                    ; -                   ;
; milhar[0]  ; 57    ; 3        ; 27           ; 4            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ; -                    ; -                   ;
; milhar[1]  ; 68    ; 3        ; 27           ; 8            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ; -                    ; -                   ;
; milhar[2]  ; 69    ; 3        ; 27           ; 9            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ; -                    ; -                   ;
; milhar[3]  ; 65    ; 3        ; 27           ; 7            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ; -                    ; -                   ;
; unidade[0] ; 76    ; 2        ; 26           ; 14           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ; -                    ; -                   ;
; unidade[1] ; 99    ; 2        ; 2            ; 14           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ; -                    ; -                   ;
; unidade[2] ; 3     ; 1        ; 0            ; 12           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ; -                    ; -                   ;
; unidade[3] ; 100   ; 2        ; 2            ; 14           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 10 pF ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+----------------------+---------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 3 / 14 ( 21 % )   ; 3.3V          ; --           ;
; 2        ; 17 / 17 ( 100 % ) ; 3.3V          ; --           ;
; 3        ; 8 / 17 ( 47 % )   ; 3.3V          ; --           ;
; 4        ; 4 / 17 ( 24 % )   ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 2        ; 1          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 3        ; 2          ; 1        ; unidade[2]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 4        ; 4          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 5        ; 8          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 6        ; 9          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 10         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 8        ; 11         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 9        ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 10       ; 12         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 11       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 14         ; 1        ; ^nCEO                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 13       ; 15         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 14       ; 16         ; 1        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 17         ; 1        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 18         ; 1        ; ^DCLK                                    ; bidir  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 19         ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 18       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 23         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 21       ; 24         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 22       ; 25         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 23       ; 26         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 24       ; 27         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 25       ; 28         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 26       ; 29         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 27       ; 30         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 28       ; 33         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 29       ; 34         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 30       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 32       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 33       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 34       ; 35         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 35       ; 36         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 36       ; 39         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 37       ; 40         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 38       ; 44         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 39       ; 45         ; 4        ; centena[0]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 40       ; 46         ; 4        ; binario[10]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 41       ; 49         ; 4        ; binario[13]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 42       ; 50         ; 4        ; binario[8]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 43       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 44       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 45       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 46       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 47       ; 51         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 48       ; 52         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 49       ; 55         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 50       ; 56         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 51       ; 57         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 52       ; 58         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 53       ; 59         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 54       ; 60         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 55       ; 61         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 56       ; 62         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 57       ; 63         ; 3        ; milhar[0]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 58       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 59       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 60       ; 68         ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 61       ; 69         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 62       ; 70         ; 3        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 63       ; 71         ; 3        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 72         ; 3        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 65       ; 73         ; 3        ; milhar[3]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 66       ; 75         ; 3        ; binario[7]                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 67       ; 77         ; 3        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 68       ; 78         ; 3        ; milhar[1]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 69       ; 79         ; 3        ; milhar[2]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 70       ; 80         ; 3        ; binario[6]                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 71       ; 81         ; 3        ; binario[11]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 72       ; 82         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 73       ; 84         ; 3        ; binario[3]                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 74       ; 87         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 75       ; 88         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 76       ; 89         ; 2        ; unidade[0]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 77       ; 90         ; 2        ; binario[0]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 78       ; 93         ; 2        ; binario[5]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 79       ; 94         ; 2        ; binario[4]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 80       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 81       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 83       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 84       ; 95         ; 2        ; binario[9]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 85       ; 96         ; 2        ; binario[12]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 86       ; 99         ; 2        ; binario[2]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 87       ; 100        ; 2        ; centena[1]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 88       ; 101        ; 2        ; centena[3]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 89       ; 105        ; 2        ; centena[2]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 90       ; 106        ; 2        ; dezena[0]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 91       ; 109        ; 2        ; dezena[3]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 92       ; 110        ; 2        ; dezena[1]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 93       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 94       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 96       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 111        ; 2        ; dezena[2]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 98       ; 112        ; 2        ; binario[1]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 99       ; 115        ; 2        ; unidade[1]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 100      ; 116        ; 2        ; unidade[3]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                         ;
+---------------------+-------+------------------------------------+
; I/O Standard        ; Load  ; Termination Resistance             ;
+---------------------+-------+------------------------------------+
; 3.3-V LVTTL         ; 10 pF ; Not Available                      ;
; 3.3-V LVCMOS        ; 10 pF ; Not Available                      ;
; 2.5 V               ; 10 pF ; Not Available                      ;
; 1.8 V               ; 10 pF ; Not Available                      ;
; 1.5 V               ; 10 pF ; Not Available                      ;
; SSTL-3 Class I      ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-3 Class II     ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class I      ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II     ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential SSTL-2 ; 10 pF ; (See SSTL-2)                       ;
; LVDS                ; 4 pF  ; 100 Ohm (Differential)             ;
; RSDS                ; 10 pF ; 100 Ohm (Differential)             ;
+---------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node              ; Logic Cells ; LC Registers ; Memory Bits ; M4Ks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                              ; Library Name ;
+-----------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |binTObcd                               ; 509 (0)     ; 0            ; 0           ; 0    ; 30   ; 0            ; 509 (0)      ; 0 (0)             ; 0 (0)            ; 238 (0)         ; 0 (0)      ; |binTObcd                                                                                                                        ; work         ;
;    |lpm_divide:Div0|                    ; 110 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 110 (0)      ; 0 (0)             ; 0 (0)            ; 52 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Div0                                                                                                        ; work         ;
;       |lpm_divide_98m:auto_generated|   ; 110 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 110 (0)      ; 0 (0)             ; 0 (0)            ; 52 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Div0|lpm_divide_98m:auto_generated                                                                          ; work         ;
;          |sign_div_unsign_5nh:divider|  ; 110 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 110 (0)      ; 0 (0)             ; 0 (0)            ; 52 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider                                              ; work         ;
;             |alt_u_div_qte:divider|     ; 110 (58)    ; 0            ; 0           ; 0    ; 0    ; 0            ; 110 (58)     ; 0 (0)             ; 0 (0)            ; 52 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider                        ; work         ;
;                |add_sub_jec:add_sub_9|  ; 10 (10)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |binTObcd|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9  ; work         ;
;                |add_sub_kec:add_sub_10| ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |binTObcd|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10 ; work         ;
;                |add_sub_kec:add_sub_11| ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |binTObcd|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11 ; work         ;
;                |add_sub_kec:add_sub_12| ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |binTObcd|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12 ; work         ;
;                |add_sub_kec:add_sub_13| ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |binTObcd|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_13 ; work         ;
;    |lpm_divide:Div1|                    ; 65 (0)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 65 (0)       ; 0 (0)             ; 0 (0)            ; 33 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Div1                                                                                                        ; work         ;
;       |lpm_divide_r6m:auto_generated|   ; 65 (0)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 65 (0)       ; 0 (0)             ; 0 (0)            ; 33 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Div1|lpm_divide_r6m:auto_generated                                                                          ; work         ;
;          |sign_div_unsign_nlh:divider|  ; 65 (0)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 65 (0)       ; 0 (0)             ; 0 (0)            ; 33 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider                                              ; work         ;
;             |alt_u_div_uqe:divider|     ; 65 (32)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 65 (32)      ; 0 (0)             ; 0 (0)            ; 33 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider                        ; work         ;
;                |add_sub_9dc:add_sub_6|  ; 8 (8)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |binTObcd|lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_9dc:add_sub_6  ; work         ;
;                |add_sub_adc:add_sub_7|  ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |binTObcd|lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_7  ; work         ;
;                |add_sub_adc:add_sub_8|  ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |binTObcd|lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_8  ; work         ;
;                |add_sub_adc:add_sub_9|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |binTObcd|lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_9  ; work         ;
;    |lpm_divide:Div2|                    ; 45 (0)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 45 (0)       ; 0 (0)             ; 0 (0)            ; 25 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Div2                                                                                                        ; work         ;
;       |lpm_divide_e5m:auto_generated|   ; 45 (0)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 45 (0)       ; 0 (0)             ; 0 (0)            ; 25 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Div2|lpm_divide_e5m:auto_generated                                                                          ; work         ;
;          |sign_div_unsign_akh:divider|  ; 45 (0)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 45 (0)       ; 0 (0)             ; 0 (0)            ; 25 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider                                              ; work         ;
;             |alt_u_div_4oe:divider|     ; 45 (20)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 45 (20)      ; 0 (0)             ; 0 (0)            ; 25 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider                        ; work         ;
;                |add_sub_6dc:add_sub_3|  ; 6 (6)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |binTObcd|lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3  ; work         ;
;                |add_sub_7dc:add_sub_4|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |binTObcd|lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4  ; work         ;
;                |add_sub_7dc:add_sub_5|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |binTObcd|lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5  ; work         ;
;                |add_sub_7dc:add_sub_6|  ; 5 (5)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |binTObcd|lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6  ; work         ;
;    |lpm_divide:Mod0|                    ; 145 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 145 (0)      ; 0 (0)             ; 0 (0)            ; 60 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Mod0                                                                                                        ; work         ;
;       |lpm_divide_g0m:auto_generated|   ; 145 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 145 (0)      ; 0 (0)             ; 0 (0)            ; 60 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Mod0|lpm_divide_g0m:auto_generated                                                                          ; work         ;
;          |sign_div_unsign_9nh:divider|  ; 145 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 145 (0)      ; 0 (0)             ; 0 (0)            ; 60 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider                                              ; work         ;
;             |alt_u_div_2ue:divider|     ; 145 (85)    ; 0            ; 0           ; 0    ; 0    ; 0            ; 145 (85)     ; 0 (0)             ; 0 (0)            ; 60 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider                        ; work         ;
;                |add_sub_jec:add_sub_9|  ; 10 (10)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |binTObcd|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9  ; work         ;
;                |add_sub_kec:add_sub_10| ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |binTObcd|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10 ; work         ;
;                |add_sub_lec:add_sub_11| ; 12 (12)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 12 (12)         ; 0 (0)      ; |binTObcd|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11 ; work         ;
;                |add_sub_mec:add_sub_12| ; 13 (13)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 13 (13)         ; 0 (0)      ; |binTObcd|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12 ; work         ;
;                |add_sub_nec:add_sub_13| ; 14 (14)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 14 (14)         ; 0 (0)      ; |binTObcd|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13 ; work         ;
;    |lpm_divide:Mod1|                    ; 87 (0)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 87 (0)       ; 0 (0)             ; 0 (0)            ; 38 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Mod1                                                                                                        ; work         ;
;       |lpm_divide_80m:auto_generated|   ; 87 (0)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 87 (0)       ; 0 (0)             ; 0 (0)            ; 38 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Mod1|lpm_divide_80m:auto_generated                                                                          ; work         ;
;          |sign_div_unsign_1nh:divider|  ; 87 (0)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 87 (0)       ; 0 (0)             ; 0 (0)            ; 38 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider                                              ; work         ;
;             |alt_u_div_ite:divider|     ; 87 (49)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 87 (49)      ; 0 (0)             ; 0 (0)            ; 38 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider                        ; work         ;
;                |add_sub_9dc:add_sub_6|  ; 8 (8)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |binTObcd|lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_9dc:add_sub_6  ; work         ;
;                |add_sub_adc:add_sub_7|  ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |binTObcd|lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7  ; work         ;
;                |add_sub_bdc:add_sub_8|  ; 10 (10)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |binTObcd|lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8  ; work         ;
;                |add_sub_jec:add_sub_9|  ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |binTObcd|lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9  ; work         ;
;    |lpm_divide:Mod2|                    ; 57 (0)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 57 (0)       ; 0 (0)             ; 0 (0)            ; 30 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Mod2                                                                                                        ; work         ;
;       |lpm_divide_ktl:auto_generated|   ; 57 (0)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 57 (0)       ; 0 (0)             ; 0 (0)            ; 30 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Mod2|lpm_divide_ktl:auto_generated                                                                          ; work         ;
;          |sign_div_unsign_dkh:divider|  ; 57 (0)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 57 (0)       ; 0 (0)             ; 0 (0)            ; 30 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider                                              ; work         ;
;             |alt_u_div_aoe:divider|     ; 57 (27)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 57 (27)      ; 0 (0)             ; 0 (0)            ; 30 (0)          ; 0 (0)      ; |binTObcd|lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider                        ; work         ;
;                |add_sub_6dc:add_sub_3|  ; 6 (6)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |binTObcd|lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3  ; work         ;
;                |add_sub_7dc:add_sub_4|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |binTObcd|lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4  ; work         ;
;                |add_sub_8dc:add_sub_5|  ; 8 (8)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |binTObcd|lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5  ; work         ;
;                |add_sub_9dc:add_sub_6|  ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |binTObcd|lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6  ; work         ;
+-----------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                  ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; milhar[0]   ; Output   ; --            ; --            ; --                    ; --  ;
; milhar[1]   ; Output   ; --            ; --            ; --                    ; --  ;
; milhar[2]   ; Output   ; --            ; --            ; --                    ; --  ;
; milhar[3]   ; Output   ; --            ; --            ; --                    ; --  ;
; centena[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; centena[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; centena[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; centena[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; dezena[0]   ; Output   ; --            ; --            ; --                    ; --  ;
; dezena[1]   ; Output   ; --            ; --            ; --                    ; --  ;
; dezena[2]   ; Output   ; --            ; --            ; --                    ; --  ;
; dezena[3]   ; Output   ; --            ; --            ; --                    ; --  ;
; unidade[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; unidade[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; unidade[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; unidade[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; binario[0]  ; Input    ; ON            ; ON            ; --                    ; --  ;
; binario[1]  ; Input    ; ON            ; ON            ; --                    ; --  ;
; binario[2]  ; Input    ; ON            ; ON            ; --                    ; --  ;
; binario[10] ; Input    ; ON            ; ON            ; --                    ; --  ;
; binario[11] ; Input    ; ON            ; ON            ; --                    ; --  ;
; binario[12] ; Input    ; ON            ; ON            ; --                    ; --  ;
; binario[13] ; Input    ; ON            ; ON            ; --                    ; --  ;
; binario[7]  ; Input    ; OFF           ; OFF           ; --                    ; --  ;
; binario[8]  ; Input    ; ON            ; ON            ; --                    ; --  ;
; binario[9]  ; Input    ; ON            ; ON            ; --                    ; --  ;
; binario[6]  ; Input    ; ON            ; ON            ; --                    ; --  ;
; binario[3]  ; Input    ; ON            ; ON            ; --                    ; --  ;
; binario[5]  ; Input    ; ON            ; ON            ; --                    ; --  ;
; binario[4]  ; Input    ; ON            ; ON            ; --                    ; --  ;
+-------------+----------+---------------+---------------+-----------------------+-----+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                              ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; binario[0]                                                                                                                                       ;                   ;         ;
;      - unidade[0]                                                                                                                                ; 0                 ; ON      ;
; binario[1]                                                                                                                                       ;                   ;         ;
;      - lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[1]    ; 1                 ; ON      ;
;      - lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[43]~0                            ; 1                 ; ON      ;
;      - lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|StageOut[25]~18                           ; 1                 ; ON      ;
;      - lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|StageOut[25]~19                           ; 1                 ; ON      ;
; binario[2]                                                                                                                                       ;                   ;         ;
;      - lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[2]    ; 1                 ; ON      ;
;      - lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[92]~8                            ; 1                 ; ON      ;
;      - lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[65]~31                           ; 1                 ; ON      ;
;      - lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[65]~32                           ; 1                 ; ON      ;
; binario[10]                                                                                                                                      ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~0  ; 1                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~35 ; 1                 ; ON      ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[117]~0                           ; 1                 ; ON      ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[105]~11                          ; 1                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[147]~83                          ; 1                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[132]~87                          ; 1                 ; ON      ;
; binario[11]                                                                                                                                      ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~10 ; 1                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~30 ; 1                 ; ON      ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[118]~4                           ; 1                 ; ON      ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[106]~19                          ; 1                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[148]~75                          ; 1                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[133]~79                          ; 1                 ; ON      ;
; binario[12]                                                                                                                                      ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~15 ; 0                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~25 ; 0                 ; ON      ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[119]~7                           ; 0                 ; ON      ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[107]~22                          ; 0                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[149]~65                          ; 0                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[134]~69                          ; 0                 ; ON      ;
; binario[13]                                                                                                                                      ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~20 ; 1                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~15 ; 1                 ; ON      ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[108]~9                           ; 1                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[150]~52                          ; 1                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[135]~56                          ; 1                 ; ON      ;
; binario[7]                                                                                                                                       ;                   ;         ;
; binario[8]                                                                                                                                       ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~30 ; 0                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~5  ; 0                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[145]~8                           ; 0                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[130]~30                          ; 0                 ; ON      ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[115]~28                          ; 0                 ; ON      ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[103]~32                          ; 0                 ; ON      ;
; binario[9]                                                                                                                                       ;                   ;         ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~25 ; 0                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~10 ; 0                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[146]~12                          ; 0                 ; ON      ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[116]~15                          ; 0                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[131]~36                          ; 0                 ; ON      ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[104]~24                          ; 0                 ; ON      ;
; binario[6]                                                                                                                                       ;                   ;         ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[3]   ; 1                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[158]~21                          ; 1                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[143]~50                          ; 1                 ; ON      ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[3]   ; 1                 ; ON      ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[125]~44                          ; 1                 ; ON      ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[113]~47                          ; 1                 ; ON      ;
; binario[3]                                                                                                                                       ;                   ;         ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[3]   ; 0                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[185]~24                          ; 0                 ; ON      ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[134]~56                          ; 0                 ; ON      ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[134]~57                          ; 0                 ; ON      ;
; binario[5]                                                                                                                                       ;                   ;         ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[3]   ; 0                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[172]~44                          ; 0                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[157]~63                          ; 0                 ; ON      ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[3]   ; 0                 ; ON      ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[136]~50                          ; 0                 ; ON      ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[124]~52                          ; 0                 ; ON      ;
; binario[4]                                                                                                                                       ;                   ;         ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[3]   ; 1                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[186]~61                          ; 1                 ; ON      ;
;      - lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[171]~73                          ; 1                 ; ON      ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[135]~54                          ; 1                 ; ON      ;
;      - lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[3]   ; 1                 ; ON      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                 ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~0            ; 27      ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~0            ; 26      ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~0            ; 24      ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~0             ; 21      ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~5            ; 21      ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~0            ; 21      ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~0            ; 21      ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~5             ; 20      ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~0             ; 18      ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~0             ; 18      ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~0            ; 17      ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~0             ; 15      ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~0             ; 15      ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~0             ; 15      ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~0             ; 14      ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~0             ; 13      ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~0             ; 12      ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~0             ; 10      ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~0             ; 9       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~0             ; 9       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~0             ; 9       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~0             ; 9       ;
; binario[5]                                                                                                                                           ; 6       ;
; binario[6]                                                                                                                                           ; 6       ;
; binario[9]                                                                                                                                           ; 6       ;
; binario[8]                                                                                                                                           ; 6       ;
; binario[7]                                                                                                                                           ; 6       ;
; binario[12]                                                                                                                                          ; 6       ;
; binario[11]                                                                                                                                          ; 6       ;
; binario[10]                                                                                                                                          ; 6       ;
; binario[4]                                                                                                                                           ; 5       ;
; binario[13]                                                                                                                                          ; 5       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[186]~61                                     ; 5       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[186]~60                                     ; 5       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[187]~46                                     ; 5       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[187]~45                                     ; 5       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[94]~27                                      ; 5       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[94]~25                                      ; 5       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[185]~24                                     ; 5       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[185]~23                                     ; 5       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[93]~11                                      ; 5       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[93]~10                                      ; 5       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~52           ; 5       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~17           ; 5       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~12           ; 5       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~12           ; 5       ;
; binario[3]                                                                                                                                           ; 4       ;
; binario[2]                                                                                                                                           ; 4       ;
; binario[1]                                                                                                                                           ; 4       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[96]~21                                      ; 4       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[63]~18                                      ; 4       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[95]~17                                      ; 4       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[191]~15                                     ; 4       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[190]~11                                     ; 4       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[189]~7                                      ; 4       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[92]~8                                       ; 4       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[92]~7                                       ; 4       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~42           ; 4       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~22           ; 4       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~22           ; 4       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~22           ; 4       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~17            ; 4       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~12           ; 4       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[173]~22                                     ; 3       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~32            ; 3       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~32            ; 3       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~37            ; 3       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~27            ; 3       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~32            ; 3       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_9|add_sub_cella[3]~17            ; 3       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~17            ; 3       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~15            ; 3       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~10            ; 3       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~15           ; 3       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~10           ; 3       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~12            ; 3       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~0            ; 3       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~12            ; 3       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~0             ; 3       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[64]~57                                      ; 2       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[52]~33                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[162]~84                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[147]~83                                     ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[3]              ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[163]~76                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[148]~75                                     ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[125]~44                                     ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[3]              ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[75]~52                                      ; 2       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_7|add_sub_cella[2]               ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[164]~66                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[149]~65                                     ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[126]~37                                     ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[114]~36                                     ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[3]               ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[76]~47                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[65]~46                                      ; 2       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[30]~21                                      ; 2       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]               ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[3]              ; 2       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[59]~19                                      ; 2       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]               ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[165]~53                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[150]~52                                     ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[127]~29                                     ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[115]~28                                     ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[77]~38                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[66]~37                                      ; 2       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[31]~16                                      ; 2       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[23]~15                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[188]~48                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[188]~47                                     ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[95]~32                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[172]~44                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[3]              ; 2       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]               ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[83]~26                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7|add_sub_cella[2]               ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[186]~43                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[190]~35                                     ; 2       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[60]~12                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[128]~16                                     ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[116]~15                                     ; 2       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[32]~10                                      ; 2       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[24]~9                                       ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[96]~22                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[85]~20                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[74]~19                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[158]~21                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[3]              ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[173]~20                                     ; 2       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|StageOut[17]~3                                       ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[84]~16                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[73]~15                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]               ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[187]~19                                     ; 2       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|StageOut[22]~0                                       ; 2       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]               ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[94]~14                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[191]~16                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[176]~14                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[161]~13                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[146]~12                                     ; 2       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[53]~5                                       ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[175]~10                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[160]~9                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[145]~8                                      ; 2       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[61]~2                                       ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[174]~6                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[159]~5                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[144]~4                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[3]               ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[189]~3                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[118]~4                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[129]~1                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[117]~0                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[2]               ; 2       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[37]~5                                       ; 2       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]               ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[93]~6                                       ; 2       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[37]~4                                       ; 2       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[36]~2                                       ; 2       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[36]~1                                       ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~45           ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~40           ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~35            ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~35           ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~30            ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~25            ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~40           ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~35           ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~30            ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~30           ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~35           ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~25            ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~22            ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~20            ; 2       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~25            ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~35           ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~30           ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~25            ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~25           ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~30           ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~30            ; 2       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~15            ; 2       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~10            ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~15            ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~10            ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~30           ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~20            ; 2       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~20            ; 2       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~20            ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~25           ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~20           ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~15            ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~20           ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~25           ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~25            ; 2       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~10            ; 2       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~5             ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~10            ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~10            ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~20           ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~20           ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~20           ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~5             ; 2       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~10            ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~5             ; 2       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~5             ; 2       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~10            ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~15           ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~15           ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~15           ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~10            ; 2       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~17            ; 2       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~15            ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~10           ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~10           ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~10           ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~5             ; 2       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~10            ; 2       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~10            ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~5            ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~5            ; 2       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~5            ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~15            ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~15           ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~10            ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~10           ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~10           ; 2       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~0             ; 2       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~5             ; 2       ;
; binario[0]                                                                                                                                           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~47           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~47           ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~35            ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~47           ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~35            ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~42            ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~20            ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~25            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~57           ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~30            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~52           ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~25            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~35            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~62           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~47           ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~30            ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~20            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~42            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~40            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~47            ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~25            ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~30            ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~37            ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[134]~57                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[134]~56                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[135]~55                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[3]~COUTCOUT1_72 ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[3]~COUT         ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[3]              ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[135]~54                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[124]~53                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[124]~52                                     ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[65]~32                                      ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[65]~31                                      ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[162]~90                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[147]~89                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[132]~88                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[132]~87                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[177]~86                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[177]~85                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[136]~51                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[136]~50                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[3]~COUTCOUT1_72 ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[3]~COUT         ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[125]~49                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[113]~48                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[113]~47                                     ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[64]~56                                      ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[66]~30                                      ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_8|add_sub_cella[2]~COUTCOUT1_54  ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_8|add_sub_cella[2]~COUT          ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_8|add_sub_cella[2]               ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[66]~29                                      ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[58]~28                                      ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[58]~27                                      ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[163]~82                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[148]~81                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[133]~80                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[133]~79                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[178]~78                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[178]~77                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[137]~46                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[137]~45                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[3]~COUTCOUT1_72 ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[3]~COUT         ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[126]~43                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[114]~42                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[102]~41                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[102]~40                                     ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[75]~55                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[86]~54                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[86]~53                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[65]~51                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|StageOut[25]~19                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|StageOut[25]~18                                      ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[171]~74                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[171]~73                                     ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[67]~26                                      ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[67]~25                                      ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_7|add_sub_cella[2]~COUTCOUT1_54  ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_7|add_sub_cella[2]~COUT          ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[59]~24                                      ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[50]~23                                      ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[50]~22                                      ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[164]~72                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[149]~71                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[134]~70                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[134]~69                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[179]~68                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[179]~67                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[138]~39                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[138]~38                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~COUTCOUT1_64  ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~COUT          ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[127]~35                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[115]~34                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[103]~33                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[103]~32                                     ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[22]~26                                      ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[22]~25                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[76]~50                                      ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[30]~24                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[87]~49                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[87]~48                                      ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[38]~23                                      ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[38]~22                                      ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1_33  ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT          ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[66]~45                                      ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[157]~64                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[157]~63                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[172]~62                                     ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|StageOut[26]~17                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|StageOut[26]~16                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|StageOut[21]~15                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|StageOut[21]~14                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[72]~44                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[72]~43                                      ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[3]~COUTCOUT1_85 ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[3]~COUT         ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[83]~42                                      ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[68]~21                                      ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[68]~20                                      ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~COUTCOUT1_46  ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~COUT          ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[60]~18                                      ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[51]~17                                      ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[51]~16                                      ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[165]~59                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[150]~58                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[135]~57                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[135]~56                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[180]~55                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[180]~54                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[139]~31                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[139]~30                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[128]~27                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[116]~26                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[104]~25                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[104]~24                                     ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[23]~20                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[77]~41                                      ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[31]~19                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[88]~40                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[88]~39                                      ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[39]~18                                      ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[39]~17                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[85]~36                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[74]~35                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[63]~34                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[63]~33                                      ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[143]~51                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[143]~50                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[158]~49                                     ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|StageOut[17]~13                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[84]~31                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[73]~30                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[62]~29                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[62]~28                                      ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[3]~COUTCOUT1_80 ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[3]~COUT         ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|StageOut[27]~12                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|StageOut[27]~11                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1_41  ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT          ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|StageOut[22]~10                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|StageOut[16]~9                                       ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|StageOut[16]~8                                       ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7|add_sub_cella[2]~COUTCOUT1_54  ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7|add_sub_cella[2]~COUT          ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[176]~40                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[161]~39                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[146]~38                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[131]~37                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[131]~36                                     ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[53]~15                                      ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[175]~34                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[160]~33                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[145]~32                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[130]~31                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[130]~30                                     ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[69]~14                                      ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[69]~13                                      ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[61]~11                                      ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[52]~10                                      ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[159]~29                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[144]~28                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[129]~27                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[129]~26                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[174]~25                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[107]~23                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[107]~22                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[118]~21                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[106]~20                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[106]~19                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[140]~18                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[140]~17                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[129]~14                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[117]~13                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[105]~12                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[105]~11                                     ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[24]~14                                      ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[3]~COUTCOUT1_90 ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[3]~COUT         ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[3]              ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[82]~24                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|StageOut[82]~23                                      ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[32]~13                                      ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[40]~12                                      ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[40]~11                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|StageOut[18]~7                                       ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|StageOut[18]~6                                       ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[3]~COUTCOUT1_72 ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[3]~COUT         ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|StageOut[23]~5                                       ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|StageOut[23]~4                                       ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~COUTCOUT1_46  ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~COUT          ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|StageOut[28]~2                                       ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|StageOut[28]~1                                       ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1_33  ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT          ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[54]~9                                       ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[54]~8                                       ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[62]~7                                       ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[62]~6                                       ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[70]~4                                       ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|StageOut[70]~3                                       ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~COUTCOUT1_64  ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~COUT          ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[108]~10                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[108]~9                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[119]~8                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[119]~7                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[130]~6                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[130]~5                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[141]~3                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|StageOut[141]~2                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[2]~COUTCOUT1_62  ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[2]~COUT          ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[185]~2                                      ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[29]~8                                       ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[29]~7                                       ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[1]~COUTCOUT1_41  ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[1]~COUT          ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[1]               ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[2]~COUTCOUT1_72  ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[2]~COUT          ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[2]               ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[45]~6                                       ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1_41  ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT          ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[44]~3                                       ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUTCOUT1_46  ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUT          ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]               ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[43]~0                                       ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[1]~COUTCOUT1_56  ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[1]~COUT          ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[1]               ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~42COUT1_54   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~42           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~42COUT1_58   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~42           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~37COUT1_56   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~37           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~37COUT1_60   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~37           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~35           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~42COUT1_58   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~42           ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_9|add_sub_cella[3]~32COUT1_42    ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_9|add_sub_cella[3]~32            ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~32COUT1_44    ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~32            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~52COUT1_79   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~52           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~50           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~47COUT1_72   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~47           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~37COUT1_58    ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~37            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~57COUT1_84   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~57           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~32COUT1_58   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~32           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~32COUT1_62   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~32           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~30           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~37COUT1_60   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~37           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~42COUT1_58   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~42           ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~27COUT1_42    ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~27            ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_9|add_sub_cella[3]~27COUT1_44    ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_9|add_sub_cella[3]~27            ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~27COUT1_46    ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~27            ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~25            ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~32COUT1_44    ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~32            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~47COUT1_81   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~47           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~45           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~42COUT1_74   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~42           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~37COUT1_66   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~37           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~47COUT1_86   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~47           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~27COUT1_60   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~27           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~27COUT1_64   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~27           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~25           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~32COUT1_62   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~32           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~37COUT1_60   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~37           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~37COUT1_52    ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~37            ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~22COUT1_33    ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~22            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~35            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~42COUT1_66    ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~42            ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~17COUT1_27    ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~17            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~27COUT1_50    ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~27            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~42COUT1_69   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~42           ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~22COUT1_31    ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~22            ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~22COUT1_33    ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~22            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~32COUT1_50    ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~32            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~42COUT1_74   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~42           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~40           ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_9|add_sub_cella[3]~22COUT1_46    ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_9|add_sub_cella[3]~22            ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~22COUT1_48    ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~22            ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~20            ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~27COUT1_46    ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~27            ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~27COUT1_38    ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~27            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~37COUT1_83   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~37           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~35           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~37COUT1_76   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~37           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~32COUT1_68   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~32           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~27COUT1_60    ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~27            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~37COUT1_88   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~37           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~20           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~27COUT1_64   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~27           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~32COUT1_62   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~32           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~32COUT1_54    ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~32            ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~17COUT1_35    ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~17            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~27COUT1_58    ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~27            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~25            ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~25            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~37COUT1_68    ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~37            ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~12COUT1_29    ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~12            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~32COUT1_64   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~32           ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~17COUT1_38    ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~17            ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~17COUT1_27    ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~17            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~22COUT1_44    ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~22            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~17COUT1_52    ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~17            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~12COUT1_44    ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~12            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~32COUT1_71   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~32           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~32COUT1_76   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~32           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~30           ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~17COUT1_33    ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~17            ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~17COUT1_35    ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~17            ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~15            ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~22COUT1_33    ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~22            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~22COUT1_52    ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~22            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~32COUT1_62    ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~32            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~30            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~22COUT1_52    ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~22            ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~15            ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~22COUT1_48    ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~22            ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~22COUT1_40    ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~22            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~27           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~25           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~27COUT1_78   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~27           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~27COUT1_58   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~27           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~22COUT1_70   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~22           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~17COUT1_62    ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~17            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~27           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~17COUT1_62   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~17           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~17COUT1_66   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~17           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~15           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~27COUT1_64   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~27           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~27COUT1_56    ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~27            ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~12COUT1_37    ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~12            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~17COUT1_60    ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~17            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~15            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~27COUT1_58    ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~27            ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~22COUT1_42    ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~22            ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~20            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~22COUT1_70    ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~22            ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~27COUT1_52    ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~27            ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~7COUT1_31     ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~7             ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~12COUT1_56    ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~12            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~12COUT1_48    ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~12            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~22COUT1_66   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~22           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~22COUT1_73   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~22           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~22COUT1_78   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~22           ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~7COUT1_40     ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~7             ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~17COUT1_37    ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~17            ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~15            ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~12COUT1_29    ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~12            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~12COUT1_64    ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~12            ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~7COUT1_54     ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8|add_sub_cella[3]~7             ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~7COUT1_46     ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~7             ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~12COUT1_35    ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~12            ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~12COUT1_37    ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~12            ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~10            ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~12COUT1_35    ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~12            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~17COUT1_82   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~17           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~17COUT1_77   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~17           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~17COUT1_64   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~17           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~12COUT1_56    ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~12            ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~17COUT1_50    ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~17            ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~15            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~12COUT1_70   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~12           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~12COUT1_62   ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~12           ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~7COUT1_54     ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~7             ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_9|add_sub_cella[3]~12COUT1_48    ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_9|add_sub_cella[3]~12            ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~12COUT1_50    ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~12            ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~10            ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~12COUT1_42    ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~12            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~7COUT1_75    ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~7            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~7COUT1_68    ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~7            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~7COUT1_60    ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~7            ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~2COUT1_80    ; 1       ;
; lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~2            ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~22COUT1_62    ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~22            ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~20            ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~22COUT1_68   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~22           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~20           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~17COUT1_60    ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~17            ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~17COUT1_68   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~17           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~15           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~17COUT1_66   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~17           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~12COUT1_64   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~12           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~12COUT1_68   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~12           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~10           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~12COUT1_66   ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~12           ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~2COUT1_58     ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~2             ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~7COUT1_39     ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~7             ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~7COUT1_60     ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~7             ; 1       ;
; lpm_divide:Mod1|lpm_divide_80m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9|add_sub_cella[3]~5             ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~17COUT1_38    ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~17            ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~12COUT1_44    ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~12            ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~10            ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~22COUT1_46    ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~22            ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~17COUT1_54    ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~17            ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~7COUT1_31     ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~7             ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~5             ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~7COUT1_39     ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~7             ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~7COUT1_39     ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~7             ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~7COUT1_37     ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~7             ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~7COUT1_44     ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~7             ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~5             ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~7COUT1_52     ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~7             ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~7COUT1_52     ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~7             ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_9|add_sub_cella[3]~7COUT1_50     ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_9|add_sub_cella[3]~7             ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~7COUT1_70    ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~7            ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~7COUT1_70    ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~7            ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~7COUT1_70    ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~7            ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~7COUT1_66    ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~7            ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~7COUT1_40     ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~7             ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~5             ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~12COUT1_50    ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~12            ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~10            ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~7COUT1_48     ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~7             ; 1       ;
; lpm_divide:Mod2|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~5             ; 1       ;
; lpm_divide:Div2|lpm_divide_e5m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~0             ; 1       ;
; lpm_divide:Div1|lpm_divide_r6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_uqe:divider|add_sub_adc:add_sub_9|add_sub_cella[3]~0             ; 1       ;
; lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~0            ; 1       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; C4s                         ; 329 / 8,840 ( 4 % )    ;
; Direct links                ; 103 / 11,506 ( < 1 % ) ;
; Global clocks               ; 0 / 8 ( 0 % )          ;
; LAB clocks                  ; 0 / 156 ( 0 % )        ;
; LUT chains                  ; 8 / 2,619 ( < 1 % )    ;
; Local interconnects         ; 586 / 11,506 ( 5 % )   ;
; M4K buffers                 ; 0 / 468 ( 0 % )        ;
; R4s                         ; 216 / 7,520 ( 3 % )    ;
+-----------------------------+------------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 8.48) ; Number of LABs  (Total = 60) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 8                            ;
; 2                                          ; 1                            ;
; 3                                          ; 0                            ;
; 4                                          ; 0                            ;
; 5                                          ; 0                            ;
; 6                                          ; 1                            ;
; 7                                          ; 0                            ;
; 8                                          ; 1                            ;
; 9                                          ; 5                            ;
; 10                                         ; 44                           ;
+--------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Signals Sourced                                                        ;
+---------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 7.52) ; Number of LABs  (Total = 60) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 8                            ;
; 2                                           ; 2                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 1                            ;
; 6                                           ; 4                            ;
; 7                                           ; 0                            ;
; 8                                           ; 8                            ;
; 9                                           ; 18                           ;
; 10                                          ; 18                           ;
+---------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.28) ; Number of LABs  (Total = 60) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 11                           ;
; 2                                               ; 2                            ;
; 3                                               ; 1                            ;
; 4                                               ; 1                            ;
; 5                                               ; 2                            ;
; 6                                               ; 5                            ;
; 7                                               ; 10                           ;
; 8                                               ; 12                           ;
; 9                                               ; 11                           ;
; 10                                              ; 5                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 9.10) ; Number of LABs  (Total = 60) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 8                            ;
; 3                                           ; 1                            ;
; 4                                           ; 0                            ;
; 5                                           ; 3                            ;
; 6                                           ; 3                            ;
; 7                                           ; 3                            ;
; 8                                           ; 7                            ;
; 9                                           ; 7                            ;
; 10                                          ; 5                            ;
; 11                                          ; 4                            ;
; 12                                          ; 7                            ;
; 13                                          ; 4                            ;
; 14                                          ; 1                            ;
; 15                                          ; 4                            ;
; 16                                          ; 1                            ;
; 17                                          ; 2                            ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 40 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 20 physical processors detected instead.
Info (119006): Selected device EP1C3T100A8 for design "binTObcd"
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP1C3T100C8 is compatible
Info (169124): Fitter converted 2 user pins into dedicated programming pins
    Info (169125): Pin ~nCSO~ is reserved at location 6
    Info (169125): Pin ~ASDO~ is reserved at location 17
Critical Warning (169085): No exact pin location assignment(s) for 30 pins of 30 total pins
    Info (169086): Pin milhar[0] not assigned to an exact location on the device
    Info (169086): Pin milhar[1] not assigned to an exact location on the device
    Info (169086): Pin milhar[2] not assigned to an exact location on the device
    Info (169086): Pin milhar[3] not assigned to an exact location on the device
    Info (169086): Pin centena[0] not assigned to an exact location on the device
    Info (169086): Pin centena[1] not assigned to an exact location on the device
    Info (169086): Pin centena[2] not assigned to an exact location on the device
    Info (169086): Pin centena[3] not assigned to an exact location on the device
    Info (169086): Pin dezena[0] not assigned to an exact location on the device
    Info (169086): Pin dezena[1] not assigned to an exact location on the device
    Info (169086): Pin dezena[2] not assigned to an exact location on the device
    Info (169086): Pin dezena[3] not assigned to an exact location on the device
    Info (169086): Pin unidade[0] not assigned to an exact location on the device
    Info (169086): Pin unidade[1] not assigned to an exact location on the device
    Info (169086): Pin unidade[2] not assigned to an exact location on the device
    Info (169086): Pin unidade[3] not assigned to an exact location on the device
    Info (169086): Pin binario[0] not assigned to an exact location on the device
    Info (169086): Pin binario[1] not assigned to an exact location on the device
    Info (169086): Pin binario[2] not assigned to an exact location on the device
    Info (169086): Pin binario[10] not assigned to an exact location on the device
    Info (169086): Pin binario[11] not assigned to an exact location on the device
    Info (169086): Pin binario[12] not assigned to an exact location on the device
    Info (169086): Pin binario[13] not assigned to an exact location on the device
    Info (169086): Pin binario[7] not assigned to an exact location on the device
    Info (169086): Pin binario[8] not assigned to an exact location on the device
    Info (169086): Pin binario[9] not assigned to an exact location on the device
    Info (169086): Pin binario[6] not assigned to an exact location on the device
    Info (169086): Pin binario[3] not assigned to an exact location on the device
    Info (169086): Pin binario[5] not assigned to an exact location on the device
    Info (169086): Pin binario[4] not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'binTObcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (186079): Completed User Assigned Global Signals Promotion Operation
Info (186363): DQS I/O pins require 0 global routing resources
Info (186079): Completed Auto Global Promotion Operation
Info (176234): Starting register packing
Info (186391): Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option
Info (176243): Finished moving registers into I/O cells, LUTs, and RAM blocks
Info (176235): Finished register packing
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 30 (unused VREF, 3.3V VCCIO, 14 input, 16 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.22 seconds.
Info (186079): Completed Fixed Delay Chain Operation
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (186079): Completed Auto Delay Chain Operation
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file /home/elisa.r/DLP/binTObcd/output_files/binTObcd.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 584 megabytes
    Info: Processing ended: Tue Sep 24 18:15:57 2019
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:05


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/elisa.r/DLP/binTObcd/output_files/binTObcd.fit.smsg.


