Source Block: hdl/library/util_axis_fifo/util_axis_fifo_address_generator.v@74:84@HdlIdDef
//------------------------------------------------------------------------------

// Definition of address counters
// All the counters are wider with one bit to indicate wraparounds
reg [ADDRESS_WIDTH:0] s_axis_waddr_reg = 'h0;
reg [ADDRESS_WIDTH:0] m_axis_raddr_reg = 'h0;

//------------------------------------------------------------------------------
// wires
//------------------------------------------------------------------------------


Diff Content:
- 79 reg [ADDRESS_WIDTH:0] m_axis_raddr_reg = 'h0;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_axis_fifo/util_axis_fifo_address_generator.v@73:83
// registers
//------------------------------------------------------------------------------

// Definition of address counters
// All the counters are wider with one bit to indicate wraparounds
reg [ADDRESS_WIDTH:0] s_axis_waddr_reg = 'h0;
reg [ADDRESS_WIDTH:0] m_axis_raddr_reg = 'h0;

//------------------------------------------------------------------------------
// wires
//------------------------------------------------------------------------------

