Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 24 20:20:17 2020
| Host         : DESKTOP-ND0EAAT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_test_control_sets_placed.rpt
| Design       : vga_test
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            3 |
|      6 |            2 |
|      9 |            1 |
|     10 |            3 |
|     14 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             115 |           44 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |              29 |            9 |
| Yes          | No                    | No                     |              25 |            7 |
| Yes          | No                    | Yes                    |              20 |            8 |
| Yes          | Yes                   | No                     |              24 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+
|    Clock Signal    |              Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+--------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG     |                                         | nolabel_line78/TxD_i_1_n_0              |                1 |              1 |
|  clk_IBUF_BUFG     |                                         | reset_IBUF                              |                3 |              4 |
|  clk_IBUF_BUFG     | nolabel_line78/bitcounter[3]_i_2__0_n_0 | nolabel_line78/bitcounter[3]_i_1__0_n_0 |                1 |              4 |
|  clk_IBUF_BUFG     | receiver_unit/bitcounter                | receiver_unit/bitcounter[3]_i_1_n_0     |                1 |              4 |
|  vga_sync_unit/CLK |                                         |                                         |                4 |              6 |
|  clk_IBUF_BUFG     | receiver_unit/direc12_out               |                                         |                3 |              6 |
|  clk_IBUF_BUFG     | receiver_unit/rxshiftreg                |                                         |                2 |              9 |
|  clk_IBUF_BUFG     | nolabel_line78/rightshiftreg            |                                         |                2 |             10 |
|  clk_IBUF_BUFG     | vga_sync_unit/CLK                       | reset_IBUF                              |                4 |             10 |
|  clk_IBUF_BUFG     | vga_sync_unit/v_count_reg0              | reset_IBUF                              |                4 |             10 |
|  clk_IBUF_BUFG     |                                         | nolabel_line78/counter[0]_i_1__0_n_0    |                4 |             14 |
|  clk_IBUF_BUFG     |                                         | receiver_unit/counter[0]_i_1_n_0        |                4 |             14 |
|  clk_IBUF_BUFG     | transmit1                               | receiver_unit/direc12_out               |                4 |             16 |
|  newpic_BUFG       |                                         |                                         |               13 |             37 |
|  clk_IBUF_BUFG     |                                         |                                         |               27 |             72 |
+--------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+


