|==============================================================================|
|=========                       OpenRAM v1.1.4                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========        Temp dir: /tmp/openram_yehaojie_19227_temp/         =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 07/01/2020 13:37:58
Technology: scn4m_subm
Total size: 65536 bits
WARNING: file globals.py: line 562: Requesting such a large memory size (65536) will have a large run-time. Consider using multiple smaller banks.

Word size: 32
Words: 2048
Banks: 1
Write size: None
RW ports: 1
R-only ports: 0
W-only ports: 0
Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Only characterizing nominal corner.
Words per row: 8
Output files are: 
/home/yehaojie/temp/sram_32_2048_scn4m_subm.sp
/home/yehaojie/temp/sram_32_2048_scn4m_subm.v
/home/yehaojie/temp/sram_32_2048_scn4m_subm.lib
/home/yehaojie/temp/sram_32_2048_scn4m_subm.py
/home/yehaojie/temp/sram_32_2048_scn4m_subm.html
/home/yehaojie/temp/sram_32_2048_scn4m_subm.log
/home/yehaojie/temp/sram_32_2048_scn4m_subm.lef
/home/yehaojie/temp/sram_32_2048_scn4m_subm.gds
** Submodules: 47.7 seconds
** Placement: 0.0 seconds
** Routing: 6.9 seconds
** Verification: 0.0 seconds
** SRAM creation: 55.4 seconds
LEF: Writing to /home/yehaojie/temp/sram_32_2048_scn4m_subm.lef
** LEF: 91.6 seconds
GDS: Writing to /home/yehaojie/temp/sram_32_2048_scn4m_subm.gds
** GDS: 16.6 seconds
SP: Writing to /home/yehaojie/temp/sram_32_2048_scn4m_subm.sp
** Spice writing: 0.3 seconds
LIB: Characterizing... 
WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w6_400

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w6_400

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w6_400

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w6_400

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w6_400

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w6_400

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w6_400

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w6_400

WARNING: file hierarchy_spice.py: line 325: Design Class ptx logical effort function needs to be defined

WARNING: file hierarchy_spice.py: line 328: Class ptx name nmos_m1_w6_400

** Characterization: 3.9 seconds
Config: Writing to /home/yehaojie/temp/sram_32_2048_scn4m_subm.py
** Config: 0.0 seconds
Datasheet: Writing to /home/yehaojie/temp/sram_32_2048_scn4m_subm.html
** Datasheet: 0.0 seconds
Verilog: Writing to /home/yehaojie/temp/sram_32_2048_scn4m_subm.v
** Verilog: 0.0 seconds
** End: 168.0 seconds
