#Timing report of worst 59 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q1_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   4.163    55.590
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.406    56.996
q1_dffe_Q.QEN[0] (Q_FRAG)                                                                   3.311    60.307
data arrival time                                                                                    60.307

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                                                  10.441    10.441
clock uncertainty                                                                           0.000    10.441
cell setup time                                                                            -0.591     9.850
data required time                                                                                    9.850
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    9.850
data arrival time                                                                                   -60.307
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -50.457


#Path 2
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : g_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   4.163    55.590
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.406    56.996
g_dffe_Q.QEN[0] (Q_FRAG)                                                                    4.205    61.201
data arrival time                                                                                    61.201

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
g_dffe_Q.QCK[0] (Q_FRAG)                                                                   11.349    11.349
clock uncertainty                                                                           0.000    11.349
cell setup time                                                                            -0.591    10.758
data required time                                                                                   10.758
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   10.758
data arrival time                                                                                   -61.201
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -50.443


#Path 3
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q3_dffe_Q_2.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   4.163    55.590
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.406    56.996
q3_dffe_Q_2.QEN[0] (Q_FRAG)                                                                 5.764    62.760
data arrival time                                                                                    62.760

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
q3_dffe_Q_2.QCK[0] (Q_FRAG)                                                                13.167    13.167
clock uncertainty                                                                           0.000    13.167
cell setup time                                                                            -0.591    12.576
data required time                                                                                   12.576
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.576
data arrival time                                                                                   -62.760
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -50.184


#Path 4
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : a_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   4.163    55.590
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.406    56.996
a_dffe_Q.QEN[0] (Q_FRAG)                                                                    3.288    60.283
data arrival time                                                                                    60.283

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
a_dffe_Q.QCK[0] (Q_FRAG)                                                                   11.248    11.248
clock uncertainty                                                                           0.000    11.248
cell setup time                                                                            -0.591    10.657
data required time                                                                                   10.657
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   10.657
data arrival time                                                                                   -60.283
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -49.626


#Path 5
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q2_dffe_Q_2.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   4.163    55.590
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.406    56.996
q2_dffe_Q_2.QEN[0] (Q_FRAG)                                                                 4.103    61.099
data arrival time                                                                                    61.099

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
q2_dffe_Q_2.QCK[0] (Q_FRAG)                                                                12.081    12.081
clock uncertainty                                                                           0.000    12.081
cell setup time                                                                            -0.591    11.490
data required time                                                                                   11.490
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   11.490
data arrival time                                                                                   -61.099
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -49.608


#Path 6
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q2_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   4.163    55.590
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.406    56.996
q2_dffe_Q.QEN[0] (Q_FRAG)                                                                   3.205    60.201
data arrival time                                                                                    60.201

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
q2_dffe_Q.QCK[0] (Q_FRAG)                                                                  11.368    11.368
clock uncertainty                                                                           0.000    11.368
cell setup time                                                                            -0.591    10.777
data required time                                                                                   10.777
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   10.777
data arrival time                                                                                   -60.201
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -49.424


#Path 7
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : c_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   4.163    55.590
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.406    56.996
c_dffe_Q.QEN[0] (Q_FRAG)                                                                    3.065    60.060
data arrival time                                                                                    60.060

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
c_dffe_Q.QCK[0] (Q_FRAG)                                                                   11.249    11.249
clock uncertainty                                                                           0.000    11.249
cell setup time                                                                            -0.591    10.658
data required time                                                                                   10.658
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   10.658
data arrival time                                                                                   -60.060
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -49.402


#Path 8
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   4.163    55.590
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.406    56.996
led_dffe_Q.QEN[0] (Q_FRAG)                                                                  5.621    62.617
data arrival time                                                                                    62.617

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                                 13.829    13.829
clock uncertainty                                                                           0.000    13.829
cell setup time                                                                            -0.591    13.238
data required time                                                                                   13.238
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   13.238
data arrival time                                                                                   -62.617
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -49.378


#Path 9
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : d_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   4.163    55.590
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.406    56.996
d_dffe_Q.QEN[0] (Q_FRAG)                                                                    3.758    60.753
data arrival time                                                                                    60.753

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
d_dffe_Q.QCK[0] (Q_FRAG)                                                                   12.180    12.180
clock uncertainty                                                                           0.000    12.180
cell setup time                                                                            -0.591    11.589
data required time                                                                                   11.589
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   11.589
data arrival time                                                                                   -60.753
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -49.164


#Path 10
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q3_dffe_Q_1.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   4.163    55.590
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.406    56.996
q3_dffe_Q_1.QEN[0] (Q_FRAG)                                                                 4.467    61.463
data arrival time                                                                                    61.463

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
q3_dffe_Q_1.QCK[0] (Q_FRAG)                                                                12.969    12.969
clock uncertainty                                                                           0.000    12.969
cell setup time                                                                            -0.591    12.378
data required time                                                                                   12.378
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.378
data arrival time                                                                                   -61.463
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -49.085


#Path 11
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q3_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   4.163    55.590
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.406    56.996
q3_dffe_Q.QEN[0] (Q_FRAG)                                                                   3.404    60.400
data arrival time                                                                                    60.400

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
q3_dffe_Q.QCK[0] (Q_FRAG)                                                                  12.142    12.142
clock uncertainty                                                                           0.000    12.142
cell setup time                                                                            -0.591    11.551
data required time                                                                                   11.551
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   11.551
data arrival time                                                                                   -60.400
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -48.849


#Path 12
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : f_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   4.163    55.590
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.406    56.996
f_dffe_Q.QEN[0] (Q_FRAG)                                                                    2.363    59.359
data arrival time                                                                                    59.359

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
f_dffe_Q.QCK[0] (Q_FRAG)                                                                   11.306    11.306
clock uncertainty                                                                           0.000    11.306
cell setup time                                                                            -0.591    10.715
data required time                                                                                   10.715
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   10.715
data arrival time                                                                                   -59.359
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -48.644


#Path 13
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q2_dffe_Q_1.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   4.163    55.590
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.406    56.996
q2_dffe_Q_1.QEN[0] (Q_FRAG)                                                                 4.808    61.804
data arrival time                                                                                    61.804

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
q2_dffe_Q_1.QCK[0] (Q_FRAG)                                                                13.901    13.901
clock uncertainty                                                                           0.000    13.901
cell setup time                                                                            -0.591    13.310
data required time                                                                                   13.310
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   13.310
data arrival time                                                                                   -61.804
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -48.494


#Path 14
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : y_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   4.163    55.590
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.406    56.996
y_dffe_Q.QEN[0] (Q_FRAG)                                                                    3.835    60.830
data arrival time                                                                                    60.830

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
y_dffe_Q.QCK[0] (Q_FRAG)                                                                   13.002    13.002
clock uncertainty                                                                           0.000    13.002
cell setup time                                                                            -0.591    12.411
data required time                                                                                   12.411
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.411
data arrival time                                                                                   -60.830
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -48.419


#Path 15
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : e_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
y_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                   4.163    55.590
y_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.406    56.996
e_dffe_Q.QEN[0] (Q_FRAG)                                                                    2.956    59.952
data arrival time                                                                                    59.952

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
e_dffe_Q.QCK[0] (Q_FRAG)                                                                   12.534    12.534
clock uncertainty                                                                           0.000    12.534
cell setup time                                                                            -0.591    11.943
data required time                                                                                   11.943
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   11.943
data arrival time                                                                                   -59.952
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -48.008


#Path 16
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT4_O_13.c_frag.BAB[0] (C_FRAG)                                            5.133    56.560
delay_dff_Q_9_D_LUT4_O_13.c_frag.CZ[0] (C_FRAG)                                             1.305    57.865
delay_dff_Q_18.QD[0] (Q_FRAG)                                                               0.000    57.865
data arrival time                                                                                    57.865

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                             10.507    10.507
clock uncertainty                                                                           0.000    10.507
cell setup time                                                                             0.105    10.613
data required time                                                                                   10.613
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   10.613
data arrival time                                                                                   -57.865
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -47.252


#Path 17
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT4_O_1.c_frag.TAB[0] (C_FRAG)                                             5.136    56.563
delay_dff_Q_9_D_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                                              1.437    58.000
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                0.000    58.000
data arrival time                                                                                    58.000

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                              12.081    12.081
clock uncertainty                                                                           0.000    12.081
cell setup time                                                                             0.105    12.187
data required time                                                                                   12.187
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.187
data arrival time                                                                                   -58.000
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -45.813


#Path 18
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               4.372    55.798
delay_dff_Q_9_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437    57.236
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                0.000    57.236
data arrival time                                                                                    57.236

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                              11.359    11.359
clock uncertainty                                                                           0.000    11.359
cell setup time                                                                             0.105    11.464
data required time                                                                                   11.464
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   11.464
data arrival time                                                                                   -57.236
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -45.772


#Path 19
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT4_O_14.c_frag.TAB[0] (C_FRAG)                                            5.595    57.021
delay_dff_Q_9_D_LUT4_O_14.c_frag.CZ[0] (C_FRAG)                                             1.437    58.459
delay_dff_Q_19.QD[0] (Q_FRAG)                                                               0.000    58.459
data arrival time                                                                                    58.459

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                             13.006    13.006
clock uncertainty                                                                           0.000    13.006
cell setup time                                                                             0.105    13.111
data required time                                                                                   13.111
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   13.111
data arrival time                                                                                   -58.459
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -45.348


#Path 20
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT4_O_19.c_frag.BAB[0] (C_FRAG)                                            5.926    57.353
delay_dff_Q_9_D_LUT4_O_19.c_frag.CZ[0] (C_FRAG)                                             1.305    58.658
delay_dff_Q_24.QD[0] (Q_FRAG)                                                               0.000    58.658
data arrival time                                                                                    58.658

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             13.368    13.368
clock uncertainty                                                                           0.000    13.368
cell setup time                                                                             0.105    13.474
data required time                                                                                   13.474
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   13.474
data arrival time                                                                                   -58.658
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -45.185


#Path 21
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT4_O_6.c_frag.BAB[0] (C_FRAG)                                             5.990    57.417
delay_dff_Q_9_D_LUT4_O_6.c_frag.CZ[0] (C_FRAG)                                              1.305    58.722
delay_dff_Q_11.QD[0] (Q_FRAG)                                                               0.000    58.722
data arrival time                                                                                    58.722

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                             13.946    13.946
clock uncertainty                                                                           0.000    13.946
cell setup time                                                                             0.105    14.052
data required time                                                                                   14.052
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   14.052
data arrival time                                                                                   -58.722
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -44.670


#Path 22
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT4_O_3.c_frag.TAB[0] (C_FRAG)                                             4.001    55.427
delay_dff_Q_9_D_LUT4_O_3.c_frag.CZ[0] (C_FRAG)                                              1.437    56.865
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                0.000    56.865
data arrival time                                                                                    56.865

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                              12.354    12.354
clock uncertainty                                                                           0.000    12.354
cell setup time                                                                             0.105    12.460
data required time                                                                                   12.460
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.460
data arrival time                                                                                   -56.865
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -44.405


#Path 23
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT4_O_18.c_frag.TAB[0] (C_FRAG)                                            3.884    55.311
delay_dff_Q_9_D_LUT4_O_18.c_frag.CZ[0] (C_FRAG)                                             1.437    56.748
delay_dff_Q_23.QD[0] (Q_FRAG)                                                               0.000    56.748
data arrival time                                                                                    56.748

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.291    12.291
clock uncertainty                                                                           0.000    12.291
cell setup time                                                                             0.105    12.396
data required time                                                                                   12.396
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.396
data arrival time                                                                                   -56.748
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -44.352


#Path 24
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT3_O_2.t_frag.XA1[0] (T_FRAG)                                             3.510    54.937
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                              1.549    56.486
delay_dff_Q_2.QD[0] (Q_FRAG)                                                                0.000    56.486
data arrival time                                                                                    56.486

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                              12.181    12.181
clock uncertainty                                                                           0.000    12.181
cell setup time                                                                             0.105    12.286
data required time                                                                                   12.286
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.286
data arrival time                                                                                   -56.486
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -44.200


#Path 25
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT4_O_5.c_frag.TAB[0] (C_FRAG)                                             4.312    55.739
delay_dff_Q_9_D_LUT4_O_5.c_frag.CZ[0] (C_FRAG)                                              1.437    57.176
delay_dff_Q_10.QD[0] (Q_FRAG)                                                               0.000    57.176
data arrival time                                                                                    57.176

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                             13.041    13.041
clock uncertainty                                                                           0.000    13.041
cell setup time                                                                             0.105    13.146
data required time                                                                                   13.146
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   13.146
data arrival time                                                                                   -57.176
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -44.030


#Path 26
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT4_O_11.c_frag.TAB[0] (C_FRAG)                                            4.435    55.862
delay_dff_Q_9_D_LUT4_O_11.c_frag.CZ[0] (C_FRAG)                                             1.437    57.299
delay_dff_Q_16.QD[0] (Q_FRAG)                                                               0.000    57.299
data arrival time                                                                                    57.299

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                             13.206    13.206
clock uncertainty                                                                           0.000    13.206
cell setup time                                                                             0.105    13.311
data required time                                                                                   13.311
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   13.311
data arrival time                                                                                   -57.299
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -43.988


#Path 27
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT4_O_7.c_frag.TAB[0] (C_FRAG)                                             3.361    54.788
delay_dff_Q_9_D_LUT4_O_7.c_frag.CZ[0] (C_FRAG)                                              1.437    56.225
delay_dff_Q_12.QD[0] (Q_FRAG)                                                               0.000    56.225
data arrival time                                                                                    56.225

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                             12.270    12.270
clock uncertainty                                                                           0.000    12.270
cell setup time                                                                             0.105    12.375
data required time                                                                                   12.375
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.375
data arrival time                                                                                   -56.225
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -43.849


#Path 28
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT4_O_10.c_frag.TAB[0] (C_FRAG)                                            5.931    57.358
delay_dff_Q_9_D_LUT4_O_10.c_frag.CZ[0] (C_FRAG)                                             1.437    58.795
delay_dff_Q_15.QD[0] (Q_FRAG)                                                               0.000    58.795
data arrival time                                                                                    58.795

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                             14.927    14.927
clock uncertainty                                                                           0.000    14.927
cell setup time                                                                             0.105    15.033
data required time                                                                                   15.033
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   15.033
data arrival time                                                                                   -58.795
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -43.762


#Path 29
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT4_O_16.c_frag.TAB[0] (C_FRAG)                                            5.067    56.494
delay_dff_Q_9_D_LUT4_O_16.c_frag.CZ[0] (C_FRAG)                                             1.437    57.931
delay_dff_Q_21.QD[0] (Q_FRAG)                                                               0.000    57.931
data arrival time                                                                                    57.931

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                             14.067    14.067
clock uncertainty                                                                           0.000    14.067
cell setup time                                                                             0.105    14.172
data required time                                                                                   14.172
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   14.172
data arrival time                                                                                   -57.931
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -43.759


#Path 30
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT4_O_12.c_frag.TAB[0] (C_FRAG)                                            5.619    57.046
delay_dff_Q_9_D_LUT4_O_12.c_frag.CZ[0] (C_FRAG)                                             1.437    58.483
delay_dff_Q_17.QD[0] (Q_FRAG)                                                               0.000    58.483
data arrival time                                                                                    58.483

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                             14.734    14.734
clock uncertainty                                                                           0.000    14.734
cell setup time                                                                             0.105    14.840
data required time                                                                                   14.840
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   14.840
data arrival time                                                                                   -58.483
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -43.643


#Path 31
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT3_O_3.t_frag.XSL[0] (T_FRAG)                                             4.062    55.488
delay_dff_Q_9_D_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                              1.462    56.950
delay_dff_Q_26.QD[0] (Q_FRAG)                                                               0.000    56.950
data arrival time                                                                                    56.950

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                             13.207    13.207
clock uncertainty                                                                           0.000    13.207
cell setup time                                                                             0.105    13.312
data required time                                                                                   13.312
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   13.312
data arrival time                                                                                   -56.950
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -43.638


#Path 32
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT4_O_8.c_frag.TAB[0] (C_FRAG)                                             4.682    56.109
delay_dff_Q_9_D_LUT4_O_8.c_frag.CZ[0] (C_FRAG)                                              1.437    57.546
delay_dff_Q_13.QD[0] (Q_FRAG)                                                               0.000    57.546
data arrival time                                                                                    57.546

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                             13.940    13.940
clock uncertainty                                                                           0.000    13.940
cell setup time                                                                             0.105    14.045
data required time                                                                                   14.045
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   14.045
data arrival time                                                                                   -57.546
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -43.501


#Path 33
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT4_O_9.c_frag.TAB[0] (C_FRAG)                                             5.348    56.775
delay_dff_Q_9_D_LUT4_O_9.c_frag.CZ[0] (C_FRAG)                                              1.437    58.212
delay_dff_Q_14.QD[0] (Q_FRAG)                                                               0.000    58.212
data arrival time                                                                                    58.212

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                             14.690    14.690
clock uncertainty                                                                           0.000    14.690
cell setup time                                                                             0.105    14.795
data required time                                                                                   14.795
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   14.795
data arrival time                                                                                   -58.212
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -43.417


#Path 34
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                               3.087    45.147
y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.305    46.452
y_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         2.672    49.124
y_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.251    50.375
delay_dff_Q_9_D_LUT3_O_1.t_frag.XA1[0] (T_FRAG)                                             3.715    54.090
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                              1.549    55.639
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                0.000    55.639
data arrival time                                                                                    55.639

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                              12.153    12.153
clock uncertainty                                                                           0.000    12.153
cell setup time                                                                             0.105    12.259
data required time                                                                                   12.259
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.259
data arrival time                                                                                   -55.639
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -43.380


#Path 35
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT4_O_15.c_frag.TAB[0] (C_FRAG)                                            4.444    55.870
delay_dff_Q_9_D_LUT4_O_15.c_frag.CZ[0] (C_FRAG)                                             1.437    57.308
delay_dff_Q_20.QD[0] (Q_FRAG)                                                               0.000    57.308
data arrival time                                                                                    57.308

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                             14.040    14.040
clock uncertainty                                                                           0.000    14.040
cell setup time                                                                             0.105    14.145
data required time                                                                                   14.145
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   14.145
data arrival time                                                                                   -57.308
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -43.163


#Path 36
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT4_O_20.c_frag.TAB[0] (C_FRAG)                                            4.388    55.814
delay_dff_Q_9_D_LUT4_O_20.c_frag.CZ[0] (C_FRAG)                                             1.437    57.252
delay_dff_Q_25.QD[0] (Q_FRAG)                                                               0.000    57.252
data arrival time                                                                                    57.252

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
clock uncertainty                                                                           0.000    14.088
cell setup time                                                                             0.105    14.193
data required time                                                                                   14.193
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   14.193
data arrival time                                                                                   -57.252
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -43.059


#Path 37
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                               3.087    45.147
y_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.305    46.452
y_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         2.672    49.124
y_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.251    50.375
delay_dff_Q_9_D_LUT3_O.t_frag.XA1[0] (T_FRAG)                                               4.420    54.795
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.549    56.345
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                0.000    56.345
data arrival time                                                                                    56.345

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                              13.247    13.247
clock uncertainty                                                                           0.000    13.247
cell setup time                                                                             0.105    13.352
data required time                                                                                   13.352
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   13.352
data arrival time                                                                                   -56.345
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -42.992


#Path 38
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT4_O_4.c_frag.BAB[0] (C_FRAG)                                             3.261    54.687
delay_dff_Q_9_D_LUT4_O_4.c_frag.CZ[0] (C_FRAG)                                              1.305    55.993
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                0.000    55.993
data arrival time                                                                                    55.993

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                              13.108    13.108
clock uncertainty                                                                           0.000    13.108
cell setup time                                                                             0.105    13.213
data required time                                                                                   13.213
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   13.213
data arrival time                                                                                   -55.993
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -42.779


#Path 39
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT4_O_2.c_frag.TAB[0] (C_FRAG)                                             4.939    56.365
delay_dff_Q_9_D_LUT4_O_2.c_frag.CZ[0] (C_FRAG)                                              1.437    57.803
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                0.000    57.803
data arrival time                                                                                    57.803

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                              14.923    14.923
clock uncertainty                                                                           0.000    14.923
cell setup time                                                                             0.105    15.028
data required time                                                                                   15.028
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   15.028
data arrival time                                                                                   -57.803
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -42.774


#Path 40
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.088    14.088
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    15.789
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                        2.683    18.472
delay_dff_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.437    19.909
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.546    24.455
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.451
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.680    30.130
delay_dff_Q_9_D_LUT4_O_14_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.126
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                        4.008    35.134
delay_dff_Q_9_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                         0.996    36.130
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.935    41.065
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    42.060
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.592    45.652
delay_dff_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    46.647
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TA2[0] (C_FRAG)                                         3.074    49.721
y_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.705    51.427
delay_dff_Q_9_D_LUT4_O_17.c_frag.TAB[0] (C_FRAG)                                            5.651    57.078
delay_dff_Q_9_D_LUT4_O_17.c_frag.CZ[0] (C_FRAG)                                             1.437    58.515
delay_dff_Q_22.QD[0] (Q_FRAG)                                                               0.000    58.515
data arrival time                                                                                    58.515

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                             15.765    15.765
clock uncertainty                                                                           0.000    15.765
cell setup time                                                                             0.105    15.871
data required time                                                                                   15.871
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   15.871
data arrival time                                                                                   -58.515
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -42.645


#Path 41
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:redled.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                              13.829    13.829
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                              1.701    15.531
$iopadmap$fsm_sd.redled.O_DAT[0] (BIDIR_CELL)                            8.147    23.677
$iopadmap$fsm_sd.redled.O_PAD_$out[0] (BIDIR_CELL)                       9.809    33.486
out:redled.outpad[0] (.output)                                           0.000    33.486
data arrival time                                                                 33.486

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                -33.486
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -33.486


#Path 42
Startpoint: y_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:y.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
y_dffe_Q.QCK[0] (Q_FRAG)                                           13.002    13.002
y_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701    14.703
$iopadmap$fsm_sd.y.O_DAT[0] (BIDIR_CELL)                            8.620    23.323
$iopadmap$fsm_sd.y.O_PAD_$out[0] (BIDIR_CELL)                       9.809    33.132
out:y.outpad[0] (.output)                                           0.000    33.132
data arrival time                                                            33.132

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -33.132
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -33.132


#Path 43
Startpoint: f_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:f.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
f_dffe_Q.QCK[0] (Q_FRAG)                                           11.306    11.306
f_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701    13.008
$iopadmap$fsm_sd.f.O_DAT[0] (BIDIR_CELL)                            8.920    21.928
$iopadmap$fsm_sd.f.O_PAD_$out[0] (BIDIR_CELL)                       9.809    31.737
out:f.outpad[0] (.output)                                           0.000    31.737
data arrival time                                                            31.737

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -31.737
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -31.737


#Path 44
Startpoint: q2_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : f_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
q2_dffe_Q_1.QCK[0] (Q_FRAG)                                                13.901    13.901
q2_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                1.701    15.602
q2_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                           6.198    21.800
q2_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                            1.549    23.350
q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                       6.282    29.631
q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.533    31.165
e_dffe_Q_D_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                          4.829    35.993
e_dffe_Q_D_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.251    37.244
f_dffe_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    4.403    41.648
f_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462    43.110
f_dffe_Q.QD[0] (Q_FRAG)                                                     0.000    43.110
data arrival time                                                                    43.110

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
f_dffe_Q.QCK[0] (Q_FRAG)                                                   11.306    11.306
clock uncertainty                                                           0.000    11.306
cell setup time                                                             0.105    11.412
data required time                                                                   11.412
-------------------------------------------------------------------------------------------
data required time                                                                   11.412
data arrival time                                                                   -43.110
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -31.698


#Path 45
Startpoint: q2_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q2_dffe_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
q2_dffe_Q_1.QCK[0] (Q_FRAG)                                                13.901    13.901
q2_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                1.701    15.602
q2_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                           6.198    21.800
q2_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                            1.549    23.350
c_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                          6.265    29.615
c_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    31.021
q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.706    36.727
q2_dffe_Q_2_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    37.978
q2_dffe_Q_2_D_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.464    41.442
q2_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    42.991
q2_dffe_Q_2.QD[0] (Q_FRAG)                                                  0.000    42.991
data arrival time                                                                    42.991

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
q2_dffe_Q_2.QCK[0] (Q_FRAG)                                                12.081    12.081
clock uncertainty                                                           0.000    12.081
cell setup time                                                             0.105    12.187
data required time                                                                   12.187
-------------------------------------------------------------------------------------------
data required time                                                                   12.187
data arrival time                                                                   -42.991
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -30.805


#Path 46
Startpoint: e_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:e.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
e_dffe_Q.QCK[0] (Q_FRAG)                                           12.534    12.534
e_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701    14.236
$iopadmap$fsm_sd.e.O_DAT[0] (BIDIR_CELL)                            6.380    20.615
$iopadmap$fsm_sd.e.O_PAD_$out[0] (BIDIR_CELL)                       9.809    30.424
out:e.outpad[0] (.output)                                           0.000    30.424
data arrival time                                                            30.424

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -30.424
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -30.424


#Path 47
Startpoint: a_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:a.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
a_dffe_Q.QCK[0] (Q_FRAG)                                           11.248    11.248
a_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701    12.950
$iopadmap$fsm_sd.a.O_DAT[0] (BIDIR_CELL)                            6.389    19.339
$iopadmap$fsm_sd.a.O_PAD_$out[0] (BIDIR_CELL)                       9.809    29.148
out:a.outpad[0] (.output)                                           0.000    29.148
data arrival time                                                            29.148

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -29.148
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -29.148


#Path 48
Startpoint: g_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:g.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
g_dffe_Q.QCK[0] (Q_FRAG)                                           11.349    11.349
g_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701    13.050
$iopadmap$fsm_sd.g.O_DAT[0] (BIDIR_CELL)                            6.282    19.332
$iopadmap$fsm_sd.g.O_PAD_$out[0] (BIDIR_CELL)                       9.809    29.141
out:g.outpad[0] (.output)                                           0.000    29.141
data arrival time                                                            29.141

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -29.141
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -29.141


#Path 49
Startpoint: q3_dffe_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : y_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
q3_dffe_Q_2.QCK[0] (Q_FRAG)                                             13.167    13.167
q3_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    14.868
q3_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                        5.688    20.557
q3_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                         1.305    21.862
a_dffe_Q_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.693    25.555
a_dffe_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    26.806
q3_dffe_Q_2_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                              3.809    30.616
q3_dffe_Q_2_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                               1.305    31.921
y_dffe_Q_D_LUT1_O.f_frag.FS[0] (F_FRAG)                                  5.506    37.427
y_dffe_Q_D_LUT1_O.f_frag.FZ[0] (F_FRAG)                                  0.612    38.039
y_dffe_Q.QD[0] (Q_FRAG)                                                  3.918    41.957
data arrival time                                                                 41.957

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
y_dffe_Q.QCK[0] (Q_FRAG)                                                13.002    13.002
clock uncertainty                                                        0.000    13.002
cell setup time                                                          0.105    13.107
data required time                                                                13.107
----------------------------------------------------------------------------------------
data required time                                                                13.107
data arrival time                                                                -41.957
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -28.850


#Path 50
Startpoint: d_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:d.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
d_dffe_Q.QCK[0] (Q_FRAG)                                           12.180    12.180
d_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701    13.882
$iopadmap$fsm_sd.d.O_DAT[0] (BIDIR_CELL)                            5.017    18.899
$iopadmap$fsm_sd.d.O_PAD_$out[0] (BIDIR_CELL)                       9.809    28.708
out:d.outpad[0] (.output)                                           0.000    28.708
data arrival time                                                            28.708

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -28.708
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -28.708


#Path 51
Startpoint: q2_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : e_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
q2_dffe_Q_1.QCK[0] (Q_FRAG)                                                13.901    13.901
q2_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                1.701    15.602
q2_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                           6.198    21.800
q2_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                            1.549    23.350
q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                       6.282    29.631
q2_dffe_Q_2_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.533    31.165
e_dffe_Q_D_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                          4.829    35.993
e_dffe_Q_D_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.251    37.244
e_dffe_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    2.611    39.856
e_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462    41.318
e_dffe_Q.QD[0] (Q_FRAG)                                                     0.000    41.318
data arrival time                                                                    41.318

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
e_dffe_Q.QCK[0] (Q_FRAG)                                                   12.534    12.534
clock uncertainty                                                           0.000    12.534
cell setup time                                                             0.105    12.640
data required time                                                                   12.640
-------------------------------------------------------------------------------------------
data required time                                                                   12.640
data arrival time                                                                   -41.318
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -28.678


#Path 52
Startpoint: c_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:c.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
c_dffe_Q.QCK[0] (Q_FRAG)                                           11.249    11.249
c_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701    12.950
$iopadmap$fsm_sd.c.O_DAT[0] (BIDIR_CELL)                            4.939    17.889
$iopadmap$fsm_sd.c.O_PAD_$out[0] (BIDIR_CELL)                       9.809    27.698
out:c.outpad[0] (.output)                                           0.000    27.698
data arrival time                                                            27.698

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                           -27.698
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -27.698


#Path 53
Startpoint: q3_dffe_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : a_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                           0.000     0.000
q3_dffe_Q_2.QCK[0] (Q_FRAG)                                                       13.167    13.167
q3_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                       1.701    14.868
q3_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                  5.688    20.557
q3_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                   1.305    21.862
a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       4.224    26.086
a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462    27.548
a_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                 2.545    30.093
a_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.519    31.612
a_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.106    34.717
a_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305    36.022
a_dffe_Q.QD[0] (Q_FRAG)                                                            2.478    38.500
data arrival time                                                                           38.500

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                           0.000     0.000
a_dffe_Q.QCK[0] (Q_FRAG)                                                          11.248    11.248
clock uncertainty                                                                  0.000    11.248
cell setup time                                                                    0.105    11.354
data required time                                                                          11.354
--------------------------------------------------------------------------------------------------
data required time                                                                          11.354
data arrival time                                                                          -38.500
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -27.147


#Path 54
Startpoint: q3_dffe_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : d_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                           0.000     0.000
q3_dffe_Q_2.QCK[0] (Q_FRAG)                                                       13.167    13.167
q3_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                       1.701    14.868
q3_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                  5.688    20.557
q3_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                   1.305    21.862
a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       4.224    26.086
a_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462    27.548
a_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                 2.545    30.093
a_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.519    31.612
a_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.106    34.717
a_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305    36.022
d_dffe_Q.QD[0] (Q_FRAG)                                                            3.387    39.410
data arrival time                                                                           39.410

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                           0.000     0.000
d_dffe_Q.QCK[0] (Q_FRAG)                                                          12.180    12.180
clock uncertainty                                                                  0.000    12.180
cell setup time                                                                    0.105    12.286
data required time                                                                          12.286
--------------------------------------------------------------------------------------------------
data required time                                                                          12.286
data arrival time                                                                          -39.410
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -27.124


#Path 55
Startpoint: q2_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : c_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
q2_dffe_Q_1.QCK[0] (Q_FRAG)                                             13.901    13.901
q2_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    15.602
q2_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                        6.198    21.800
q2_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                         1.549    23.350
c_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       6.265    29.615
c_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    31.021
c_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 2.400    33.421
c_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    34.726
c_dffe_Q.QD[0] (Q_FRAG)                                                  0.000    34.726
data arrival time                                                                 34.726

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
c_dffe_Q.QCK[0] (Q_FRAG)                                                11.249    11.249
clock uncertainty                                                        0.000    11.249
cell setup time                                                          0.105    11.354
data required time                                                                11.354
----------------------------------------------------------------------------------------
data required time                                                                11.354
data arrival time                                                                -34.726
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -23.372


#Path 56
Startpoint: q3_dffe_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q3_dffe_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
q3_dffe_Q_2.QCK[0] (Q_FRAG)                                             13.167    13.167
q3_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    14.868
q3_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                        5.688    20.557
q3_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                         1.305    21.862
a_dffe_Q_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.693    25.555
a_dffe_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    26.806
q3_dffe_Q_2_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                              3.809    30.616
q3_dffe_Q_2_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                               1.305    31.921
q3_dffe_Q_2.QD[0] (Q_FRAG)                                               4.066    35.987
data arrival time                                                                 35.987

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
q3_dffe_Q_2.QCK[0] (Q_FRAG)                                             13.167    13.167
clock uncertainty                                                        0.000    13.167
cell setup time                                                          0.105    13.272
data required time                                                                13.272
----------------------------------------------------------------------------------------
data required time                                                                13.272
data arrival time                                                                -35.987
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -22.715


#Path 57
Startpoint: q2_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : g_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
q2_dffe_Q_1.QCK[0] (Q_FRAG)                                     13.901    13.901
q2_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                     1.701    15.602
q2_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                6.198    21.800
q2_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.549    23.350
g_dffe_Q_D_LUT4_O.c_frag.TBS[0] (C_FRAG)                         7.125    30.475
g_dffe_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    31.470
g_dffe_Q.QD[0] (Q_FRAG)                                          0.000    31.470
data arrival time                                                         31.470

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
g_dffe_Q.QCK[0] (Q_FRAG)                                        11.349    11.349
clock uncertainty                                                0.000    11.349
cell setup time                                                  0.105    11.454
data required time                                                        11.454
--------------------------------------------------------------------------------
data required time                                                        11.454
data arrival time                                                        -31.470
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.016


#Path 58
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      13.829    13.829
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701    15.531
led_LUT1_I0.f_frag.FS[0] (F_FRAG)                                7.605    23.136
led_LUT1_I0.f_frag.FZ[0] (F_FRAG)                                0.612    23.748
led_dffe_Q.QD[0] (Q_FRAG)                                        5.216    28.963
data arrival time                                                         28.963

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      13.829    13.829
clock uncertainty                                                0.000    13.829
cell setup time                                                  0.105    13.935
data required time                                                        13.935
--------------------------------------------------------------------------------
data required time                                                        13.935
data arrival time                                                        -28.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.029


#Path 59
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : q1_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
x.inpad[0] (.input)                                                 0.000     0.000
$iopadmap$fsm_sd.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$fsm_sd.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
q1_dffe_Q_D_LUT1_O.f_frag.FS[0] (F_FRAG)                            6.554    17.512
q1_dffe_Q_D_LUT1_O.f_frag.FZ[0] (F_FRAG)                            0.612    18.124
q1_dffe_Q.QD[0] (Q_FRAG)                                            4.948    23.072
data arrival time                                                            23.072

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                          10.441    10.441
clock uncertainty                                                   0.000    10.441
cell setup time                                                     0.105    10.547
data required time                                                           10.547
-----------------------------------------------------------------------------------
data required time                                                           10.547
data arrival time                                                           -23.072
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -12.525


#End of timing report
