{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718939085778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718939085784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 21:04:45 2024 " "Processing started: Thu Jun 20 21:04:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718939085784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939085784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939085784 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718939086523 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718939086523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcache/dcache.v 1 1 " "Found 1 design units, including 1 entities, in source file dcache/dcache.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcache " "Found entity 1: dcache" {  } { { "dcache/dcache.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/dcache/dcache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718939094929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939094929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign/extensiondesigno.v 1 1 " "Found 1 design units, including 1 entities, in source file sign/extensiondesigno.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensiondesigno " "Found entity 1: extensiondesigno" {  } { { "sign/extensiondesigno.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/sign/extensiondesigno.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718939094935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939094935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodification/decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodification/decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718939094941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939094941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icache/icache.v 1 1 " "Found 1 design units, including 1 entities, in source file icache/icache.v" { { "Info" "ISGN_ENTITY_NAME" "1 icache " "Found entity 1: icache" {  } { { "icache/icache.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/icache/icache.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718939094948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939094948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/bancoderegistros.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile/bancoderegistros.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoDeRegistros " "Found entity 1: BancoDeRegistros" {  } { { "regfile/BancoDeRegistros.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/regfile/BancoDeRegistros.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718939094955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939094955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluctrl/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file aluctrl/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 AluControl " "Found entity 1: AluControl" {  } { { "aluCtrl/AluControl.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/aluCtrl/AluControl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718939094962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939094962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_recia/alunbits.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_recia/alunbits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUNBits " "Found entity 1: ALUNBits" {  } { { "ALU_recia/ALUNBits.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/ALU_recia/ALUNBits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718939094969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939094969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file monociclo_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo_fpga " "Found entity 1: monociclo_fpga" {  } { { "monociclo_fpga.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo_fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718939094976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939094976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo.v 1 1 " "Found 1 design units, including 1 entities, in source file monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "monociclo.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718939094982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939094982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file divfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 divFreq " "Found entity 1: divFreq" {  } { { "divFreq.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/divFreq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718939094989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939094989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp7segs.v 1 1 " "Found 1 design units, including 1 entities, in source file disp7segs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Disp7segs " "Found entity 1: Disp7segs" {  } { { "Disp7segs.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/Disp7segs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718939094997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939094997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_recia/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_recia/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU_recia/ALU.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/ALU_recia/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718939095004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939095004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_recia/fulladder/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_recia/fulladder/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "ALU_recia/fulladder/fulladder.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/ALU_recia/fulladder/fulladder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718939095010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939095010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll1bit/sll1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sll1bit/sll1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll1bit " "Found entity 1: sll1bit" {  } { { "sll1bit/sll1bit.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/sll1bit/sll1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718939095018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939095018 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "monociclo.v(131) " "Verilog HDL Instantiation warning at monociclo.v(131): instance has no name" {  } { { "monociclo.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 131 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718939095023 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monociclo_fpga " "Elaborating entity \"monociclo_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718939095074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monociclo monociclo:PC " "Elaborating entity \"monociclo\" for hierarchy \"monociclo:PC\"" {  } { { "monociclo_fpga.v" "PC" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo_fpga.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718939095077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "icache monociclo:PC\|icache:icache_u0 " "Elaborating entity \"icache\" for hierarchy \"monociclo:PC\|icache:icache_u0\"" {  } { { "monociclo.v" "icache_u0" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718939095081 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "39 0 31 icache.v(25) " "Verilog HDL warning at icache.v(25): number of words (39) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "icache/icache.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/icache/icache.v" 25 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1718939095085 "|monociclo_fpga|monociclo:PC|icache:icache_u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.data_a 0 icache.v(16) " "Net \"memoria.data_a\" at icache.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "icache/icache.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/icache/icache.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718939095087 "|monociclo_fpga|monociclo:PC|icache:icache_u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.waddr_a 0 icache.v(16) " "Net \"memoria.waddr_a\" at icache.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "icache/icache.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/icache/icache.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718939095087 "|monociclo_fpga|monociclo:PC|icache:icache_u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.we_a 0 icache.v(16) " "Net \"memoria.we_a\" at icache.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "icache/icache.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/icache/icache.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718939095087 "|monociclo_fpga|monociclo:PC|icache:icache_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoDeRegistros monociclo:PC\|BancoDeRegistros:registerFile " "Elaborating entity \"BancoDeRegistros\" for hierarchy \"monociclo:PC\|BancoDeRegistros:registerFile\"" {  } { { "monociclo.v" "registerFile" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718939095135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensiondesigno monociclo:PC\|extensiondesigno:extend_u3 " "Elaborating entity \"extensiondesigno\" for hierarchy \"monociclo:PC\|extensiondesigno:extend_u3\"" {  } { { "monociclo.v" "extend_u3" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718939095137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador monociclo:PC\|decodificador:decode_u0 " "Elaborating entity \"decodificador\" for hierarchy \"monociclo:PC\|decodificador:decode_u0\"" {  } { { "monociclo.v" "decode_u0" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718939095139 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memread_o decodificador.v(15) " "Verilog HDL Always Construct warning at decodificador.v(15): inferring latch(es) for variable \"memread_o\", which holds its previous value in one or more paths through the always construct" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718939095140 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memwrite_o decodificador.v(15) " "Verilog HDL Always Construct warning at decodificador.v(15): inferring latch(es) for variable \"memwrite_o\", which holds its previous value in one or more paths through the always construct" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718939095140 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoreg_o decodificador.v(15) " "Verilog HDL Always Construct warning at decodificador.v(15): inferring latch(es) for variable \"memtoreg_o\", which holds its previous value in one or more paths through the always construct" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718939095140 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch_o decodificador.v(15) " "Verilog HDL Always Construct warning at decodificador.v(15): inferring latch(es) for variable \"branch_o\", which holds its previous value in one or more paths through the always construct" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718939095141 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zerom_o decodificador.v(15) " "Verilog HDL Always Construct warning at decodificador.v(15): inferring latch(es) for variable \"zerom_o\", which holds its previous value in one or more paths through the always construct" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718939095141 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop_o decodificador.v(15) " "Verilog HDL Always Construct warning at decodificador.v(15): inferring latch(es) for variable \"aluop_o\", which holds its previous value in one or more paths through the always construct" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718939095141 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_o\[0\] decodificador.v(15) " "Inferred latch for \"aluop_o\[0\]\" at decodificador.v(15)" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939095141 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_o\[1\] decodificador.v(15) " "Inferred latch for \"aluop_o\[1\]\" at decodificador.v(15)" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939095141 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_o\[2\] decodificador.v(15) " "Inferred latch for \"aluop_o\[2\]\" at decodificador.v(15)" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939095141 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_o\[3\] decodificador.v(15) " "Inferred latch for \"aluop_o\[3\]\" at decodificador.v(15)" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939095141 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_o\[4\] decodificador.v(15) " "Inferred latch for \"aluop_o\[4\]\" at decodificador.v(15)" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939095141 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zerom_o decodificador.v(15) " "Inferred latch for \"zerom_o\" at decodificador.v(15)" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939095141 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_o decodificador.v(15) " "Inferred latch for \"branch_o\" at decodificador.v(15)" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939095141 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoreg_o decodificador.v(15) " "Inferred latch for \"memtoreg_o\" at decodificador.v(15)" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939095141 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwrite_o decodificador.v(15) " "Inferred latch for \"memwrite_o\" at decodificador.v(15)" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939095141 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memread_o decodificador.v(15) " "Inferred latch for \"memread_o\" at decodificador.v(15)" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939095141 "|monociclo_fpga|monociclo:PC|decodificador:decode_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluControl monociclo:PC\|AluControl:AluCtrl " "Elaborating entity \"AluControl\" for hierarchy \"monociclo:PC\|AluControl:AluCtrl\"" {  } { { "monociclo.v" "AluCtrl" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718939095143 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "AluControl.v(14) " "Verilog HDL Case Statement warning at AluControl.v(14): incomplete case statement has no default case item" {  } { { "aluCtrl/AluControl.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/aluCtrl/AluControl.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1718939095144 "|monociclo_fpga|monociclo:PC|AluControl:AluCtrl"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "AluControl.v(39) " "Verilog HDL Case Statement warning at AluControl.v(39): incomplete case statement has no default case item" {  } { { "aluCtrl/AluControl.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/aluCtrl/AluControl.v" 39 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1718939095144 "|monociclo_fpga|monociclo:PC|AluControl:AluCtrl"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "AluControl.v(11) " "Verilog HDL Case Statement warning at AluControl.v(11): incomplete case statement has no default case item" {  } { { "aluCtrl/AluControl.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/aluCtrl/AluControl.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1718939095144 "|monociclo_fpga|monociclo:PC|AluControl:AluCtrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluoperacion_o AluControl.v(11) " "Verilog HDL Always Construct warning at AluControl.v(11): inferring latch(es) for variable \"aluoperacion_o\", which holds its previous value in one or more paths through the always construct" {  } { { "aluCtrl/AluControl.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/aluCtrl/AluControl.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718939095144 "|monociclo_fpga|monociclo:PC|AluControl:AluCtrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluoperacion_o\[0\] AluControl.v(11) " "Inferred latch for \"aluoperacion_o\[0\]\" at AluControl.v(11)" {  } { { "aluCtrl/AluControl.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/aluCtrl/AluControl.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939095144 "|monociclo_fpga|monociclo:PC|AluControl:AluCtrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluoperacion_o\[1\] AluControl.v(11) " "Inferred latch for \"aluoperacion_o\[1\]\" at AluControl.v(11)" {  } { { "aluCtrl/AluControl.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/aluCtrl/AluControl.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939095144 "|monociclo_fpga|monociclo:PC|AluControl:AluCtrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluoperacion_o\[2\] AluControl.v(11) " "Inferred latch for \"aluoperacion_o\[2\]\" at AluControl.v(11)" {  } { { "aluCtrl/AluControl.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/aluCtrl/AluControl.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939095144 "|monociclo_fpga|monociclo:PC|AluControl:AluCtrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluoperacion_o\[3\] AluControl.v(11) " "Inferred latch for \"aluoperacion_o\[3\]\" at AluControl.v(11)" {  } { { "aluCtrl/AluControl.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/aluCtrl/AluControl.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939095144 "|monociclo_fpga|monociclo:PC|AluControl:AluCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll1bit monociclo:PC\|sll1bit:sll1 " "Elaborating entity \"sll1bit\" for hierarchy \"monociclo:PC\|sll1bit:sll1\"" {  } { { "monociclo.v" "sll1" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718939095146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUNBits monociclo:PC\|ALUNBits:comb_203 " "Elaborating entity \"ALUNBits\" for hierarchy \"monociclo:PC\|ALUNBits:comb_203\"" {  } { { "monociclo.v" "comb_203" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718939095149 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALUNBits.v(83) " "Verilog HDL warning at ALUNBits.v(83): converting signed shift amount to unsigned" {  } { { "ALU_recia/ALUNBits.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/ALU_recia/ALUNBits.v" 83 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1718939095151 "|monociclo_fpga|monociclo:PC|ALUNBits:comb_203"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c_o ALUNBits.v(11) " "Output port \"c_o\" at ALUNBits.v(11) has no driver" {  } { { "ALU_recia/ALUNBits.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/ALU_recia/ALUNBits.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718939095151 "|monociclo_fpga|monociclo:PC|ALUNBits:comb_203"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU monociclo:PC\|ALUNBits:comb_203\|ALU:alubucle\[0\].ALUBit0 " "Elaborating entity \"ALU\" for hierarchy \"monociclo:PC\|ALUNBits:comb_203\|ALU:alubucle\[0\].ALUBit0\"" {  } { { "ALU_recia/ALUNBits.v" "alubucle\[0\].ALUBit0" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/ALU_recia/ALUNBits.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718939095153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder monociclo:PC\|ALUNBits:comb_203\|ALU:alubucle\[0\].ALUBit0\|fulladder:fa1bit " "Elaborating entity \"fulladder\" for hierarchy \"monociclo:PC\|ALUNBits:comb_203\|ALU:alubucle\[0\].ALUBit0\|fulladder:fa1bit\"" {  } { { "ALU_recia/ALU.v" "fa1bit" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/ALU_recia/ALU.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718939095156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcache monociclo:PC\|dcache:dcache_u0 " "Elaborating entity \"dcache\" for hierarchy \"monociclo:PC\|dcache:dcache_u0\"" {  } { { "monociclo.v" "dcache_u0" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718939095249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divFreq divFreq:divisor " "Elaborating entity \"divFreq\" for hierarchy \"divFreq:divisor\"" {  } { { "monociclo_fpga.v" "divisor" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo_fpga.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718939095252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Disp7segs Disp7segs:disp_0 " "Elaborating entity \"Disp7segs\" for hierarchy \"Disp7segs:disp_0\"" {  } { { "monociclo_fpga.v" "disp_0" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo_fpga.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718939095255 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "monociclo:PC\|BancoDeRegistros:registerFile\|Registros " "RAM logic \"monociclo:PC\|BancoDeRegistros:registerFile\|Registros\" is uninferred due to asynchronous read logic" {  } { { "regfile/BancoDeRegistros.v" "Registros" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/regfile/BancoDeRegistros.v" 33 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1718939095557 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "monociclo:PC\|dcache:dcache_u0\|datacache " "RAM logic \"monociclo:PC\|dcache:dcache_u0\|datacache\" is uninferred due to asynchronous read logic" {  } { { "dcache/dcache.v" "datacache" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/dcache/dcache.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1718939095557 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1718939095557 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/db/monociclo.ram0_BancoDeRegistros_1bfeb4ee.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/db/monociclo.ram0_BancoDeRegistros_1bfeb4ee.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1718939096087 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "monociclo:PC\|decodificador:decode_u0\|aluop_o\[4\] monociclo:PC\|decodificador:decode_u0\|branch_o " "Duplicate LATCH primitive \"monociclo:PC\|decodificador:decode_u0\|aluop_o\[4\]\" merged with LATCH primitive \"monociclo:PC\|decodificador:decode_u0\|branch_o\"" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1718939098584 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1718939098584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "monociclo:PC\|decodificador:decode_u0\|memread_o " "Latch monociclo:PC\|decodificador:decode_u0\|memread_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monociclo:PC\|pc_r\[2\] " "Ports D and ENA on the latch are fed by the same signal monociclo:PC\|pc_r\[2\]" {  } { { "monociclo.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718939098585 ""}  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718939098585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "monociclo:PC\|decodificador:decode_u0\|memtoreg_o " "Latch monociclo:PC\|decodificador:decode_u0\|memtoreg_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monociclo:PC\|pc_r\[6\] " "Ports D and ENA on the latch are fed by the same signal monociclo:PC\|pc_r\[6\]" {  } { { "monociclo.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718939098585 ""}  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718939098585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "monociclo:PC\|decodificador:decode_u0\|branch_o " "Latch monociclo:PC\|decodificador:decode_u0\|branch_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monociclo:PC\|pc_r\[2\] " "Ports D and ENA on the latch are fed by the same signal monociclo:PC\|pc_r\[2\]" {  } { { "monociclo.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718939098585 ""}  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718939098585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "monociclo:PC\|decodificador:decode_u0\|aluop_o\[2\] " "Latch monociclo:PC\|decodificador:decode_u0\|aluop_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monociclo:PC\|pc_r\[2\] " "Ports D and ENA on the latch are fed by the same signal monociclo:PC\|pc_r\[2\]" {  } { { "monociclo.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718939098585 ""}  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718939098585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "monociclo:PC\|decodificador:decode_u0\|memwrite_o " "Latch monociclo:PC\|decodificador:decode_u0\|memwrite_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monociclo:PC\|pc_r\[2\] " "Ports D and ENA on the latch are fed by the same signal monociclo:PC\|pc_r\[2\]" {  } { { "monociclo.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718939098585 ""}  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718939098585 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "divFreq.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/divFreq.v" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1718939098598 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1718939098599 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718939101999 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718939105252 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718939105539 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718939105539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4577 " "Implemented 4577 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718939105753 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718939105753 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4519 " "Implemented 4519 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718939105753 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718939105753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718939105781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 21:05:05 2024 " "Processing ended: Thu Jun 20 21:05:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718939105781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718939105781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718939105781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718939105781 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1718939107039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718939107046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 21:05:06 2024 " "Processing started: Thu Jun 20 21:05:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718939107046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1718939107046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off monociclo -c monociclo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off monociclo -c monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1718939107046 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1718939107229 ""}
{ "Info" "0" "" "Project  = monociclo" {  } {  } 0 0 "Project  = monociclo" 0 0 "Fitter" 0 0 1718939107229 ""}
{ "Info" "0" "" "Revision = monociclo" {  } {  } 0 0 "Revision = monociclo" 0 0 "Fitter" 0 0 1718939107230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1718939107328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1718939107328 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "monociclo EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"monociclo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1718939107355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718939107401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718939107401 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1718939107511 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1718939107521 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718939107965 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718939107965 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718939107965 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1718939107965 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/" { { 0 { 0 ""} 0 5051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718939107974 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/" { { 0 { 0 ""} 0 5053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718939107974 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/" { { 0 { 0 ""} 0 5055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718939107974 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/" { { 0 { 0 ""} 0 5057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718939107974 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/" { { 0 { 0 ""} 0 5059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718939107974 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1718939107974 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1718939107978 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1718939108666 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "monociclo.sdc " "Synopsys Design Constraints File file not found: 'monociclo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1718939108669 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1718939108669 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1718939108706 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1718939108707 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1718939108708 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_i~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_i~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718939108931 ""}  } { { "monociclo_fpga.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo_fpga.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/" { { 0 { 0 ""} 0 5046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718939108931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divFreq:divisor\|clk_o  " "Automatically promoted node divFreq:divisor\|clk_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718939108931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:PC\|pc_r\[4\] " "Destination node monociclo:PC\|pc_r\[4\]" {  } { { "monociclo.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718939108931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:PC\|pc_r\[6\] " "Destination node monociclo:PC\|pc_r\[6\]" {  } { { "monociclo.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718939108931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:PC\|pc_r\[5\] " "Destination node monociclo:PC\|pc_r\[5\]" {  } { { "monociclo.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718939108931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divFreq:divisor\|clk_o~0 " "Destination node divFreq:divisor\|clk_o~0" {  } { { "divFreq.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/divFreq.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/" { { 0 { 0 ""} 0 4751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718939108931 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1718939108931 ""}  } { { "divFreq.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/divFreq.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718939108931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "monociclo:PC\|decodificador:decode_u0\|WideOr7~8  " "Automatically promoted node monociclo:PC\|decodificador:decode_u0\|WideOr7~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718939108931 ""}  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/" { { 0 { 0 ""} 0 4934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718939108931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "monociclo:PC\|decodificador:decode_u0\|branch_o  " "Automatically promoted node monociclo:PC\|decodificador:decode_u0\|branch_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718939108931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:PC\|pcsrc_w~6 " "Destination node monociclo:PC\|pcsrc_w~6" {  } { { "monociclo.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/monociclo.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/" { { 0 { 0 ""} 0 3947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718939108931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:PC\|decodificador:decode_u0\|branch_o " "Destination node monociclo:PC\|decodificador:decode_u0\|branch_o" {  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718939108931 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1718939108931 ""}  } { { "decodification/decodificador.v" "" { Text "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/decodification/decodificador.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718939108931 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1718939109330 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718939109335 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718939109335 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718939109341 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718939109349 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1718939109357 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1718939109357 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1718939109361 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1718939109363 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1718939109367 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1718939109367 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718939109447 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1718939109471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1718939110018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718939110705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1718939110732 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1718939116261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718939116261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1718939116845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1718939121298 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1718939121298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1718939132674 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1718939132674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718939132677 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.29 " "Total time spent on timing analysis during the Fitter is 6.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1718939132843 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718939132863 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718939133248 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718939133249 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718939133794 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718939134557 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/output_files/monociclo.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/output_files/monociclo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1718939135057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5667 " "Peak virtual memory: 5667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718939135773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 21:05:35 2024 " "Processing ended: Thu Jun 20 21:05:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718939135773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718939135773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718939135773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1718939135773 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1718939136770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718939136777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 21:05:36 2024 " "Processing started: Thu Jun 20 21:05:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718939136777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1718939136777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off monociclo -c monociclo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off monociclo -c monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1718939136777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1718939137141 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1718939137480 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1718939137508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718939137635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 21:05:37 2024 " "Processing ended: Thu Jun 20 21:05:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718939137635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718939137635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718939137635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1718939137635 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1718939138237 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1718939138833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718939138840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 21:05:38 2024 " "Processing started: Thu Jun 20 21:05:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718939138840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1718939138840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta monociclo -c monociclo " "Command: quartus_sta monociclo -c monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1718939138840 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1718939139023 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1718939139543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1718939139543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718939139587 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718939139587 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1718939139792 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "monociclo.sdc " "Synopsys Design Constraints File file not found: 'monociclo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1718939139868 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1718939139869 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divFreq:divisor\|clk_o divFreq:divisor\|clk_o " "create_clock -period 1.000 -name divFreq:divisor\|clk_o divFreq:divisor\|clk_o" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718939139880 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_i clk_i " "create_clock -period 1.000 -name clk_i clk_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718939139880 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name monociclo:PC\|decodificador:decode_u0\|branch_o monociclo:PC\|decodificador:decode_u0\|branch_o " "create_clock -period 1.000 -name monociclo:PC\|decodificador:decode_u0\|branch_o monociclo:PC\|decodificador:decode_u0\|branch_o" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718939139880 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name monociclo:PC\|pc_r\[2\] monociclo:PC\|pc_r\[2\] " "create_clock -period 1.000 -name monociclo:PC\|pc_r\[2\] monociclo:PC\|pc_r\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718939139880 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718939139880 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1718939139901 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718939139901 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1718939139902 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1718939139911 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1718939140714 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1718939140714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.636 " "Worst-case setup slack is -26.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939140716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939140716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.636          -40524.410 divFreq:divisor\|clk_o  " "  -26.636          -40524.410 divFreq:divisor\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939140716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.415             -23.826 monociclo:PC\|decodificador:decode_u0\|branch_o  " "   -6.415             -23.826 monociclo:PC\|decodificador:decode_u0\|branch_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939140716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.593             -20.851 monociclo:PC\|pc_r\[2\]  " "   -4.593             -20.851 monociclo:PC\|pc_r\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939140716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.474             -79.767 clk_i  " "   -4.474             -79.767 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939140716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718939140716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.417 " "Worst-case hold slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939140771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939140771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 monociclo:PC\|pc_r\[2\]  " "    0.417               0.000 monociclo:PC\|pc_r\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939140771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 divFreq:divisor\|clk_o  " "    0.454               0.000 divFreq:divisor\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939140771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.759               0.000 clk_i  " "    0.759               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939140771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.464               0.000 monociclo:PC\|decodificador:decode_u0\|branch_o  " "    1.464               0.000 monociclo:PC\|decodificador:decode_u0\|branch_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939140771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718939140771 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718939140777 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718939140779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939140785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939140785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.071 clk_i  " "   -3.000             -52.071 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939140785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487           -2816.378 divFreq:divisor\|clk_o  " "   -1.487           -2816.378 divFreq:divisor\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939140785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 monociclo:PC\|pc_r\[2\]  " "    0.332               0.000 monociclo:PC\|pc_r\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939140785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 monociclo:PC\|decodificador:decode_u0\|branch_o  " "    0.377               0.000 monociclo:PC\|decodificador:decode_u0\|branch_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939140785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718939140785 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1718939141200 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1718939141222 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1718939141810 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718939142014 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1718939142115 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1718939142115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -25.111 " "Worst-case setup slack is -25.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.111          -38408.349 divFreq:divisor\|clk_o  " "  -25.111          -38408.349 divFreq:divisor\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.014             -22.289 monociclo:PC\|decodificador:decode_u0\|branch_o  " "   -6.014             -22.289 monociclo:PC\|decodificador:decode_u0\|branch_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.406             -19.770 monociclo:PC\|pc_r\[2\]  " "   -4.406             -19.770 monociclo:PC\|pc_r\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.243             -69.499 clk_i  " "   -4.243             -69.499 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718939142117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.335 " "Worst-case hold slack is 0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 monociclo:PC\|pc_r\[2\]  " "    0.335               0.000 monociclo:PC\|pc_r\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 divFreq:divisor\|clk_o  " "    0.404               0.000 divFreq:divisor\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704               0.000 clk_i  " "    0.704               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.373               0.000 monociclo:PC\|decodificador:decode_u0\|branch_o  " "    1.373               0.000 monociclo:PC\|decodificador:decode_u0\|branch_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718939142172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718939142180 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718939142183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.071 clk_i  " "   -3.000             -52.071 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487           -2816.378 divFreq:divisor\|clk_o  " "   -1.487           -2816.378 divFreq:divisor\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 monociclo:PC\|pc_r\[2\]  " "    0.189               0.000 monociclo:PC\|pc_r\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 monociclo:PC\|decodificador:decode_u0\|branch_o  " "    0.311               0.000 monociclo:PC\|decodificador:decode_u0\|branch_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718939142188 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1718939142628 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718939142794 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1718939142848 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1718939142848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.736 " "Worst-case setup slack is -10.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.736          -17039.307 divFreq:divisor\|clk_o  " "  -10.736          -17039.307 divFreq:divisor\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.819              -9.995 monociclo:PC\|decodificador:decode_u0\|branch_o  " "   -2.819              -9.995 monociclo:PC\|decodificador:decode_u0\|branch_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.476             -17.490 clk_i  " "   -1.476             -17.490 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469              -6.279 monociclo:PC\|pc_r\[2\]  " "   -1.469              -6.279 monociclo:PC\|pc_r\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718939142851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 divFreq:divisor\|clk_o  " "    0.185               0.000 divFreq:divisor\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 monociclo:PC\|pc_r\[2\]  " "    0.205               0.000 monociclo:PC\|pc_r\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 clk_i  " "    0.303               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 monociclo:PC\|decodificador:decode_u0\|branch_o  " "    0.492               0.000 monociclo:PC\|decodificador:decode_u0\|branch_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718939142906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718939142915 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718939142942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.112 clk_i  " "   -3.000             -38.112 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1894.000 divFreq:divisor\|clk_o  " "   -1.000           -1894.000 divFreq:divisor\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 monociclo:PC\|pc_r\[2\]  " "    0.348               0.000 monociclo:PC\|pc_r\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 monociclo:PC\|decodificador:decode_u0\|branch_o  " "    0.421               0.000 monociclo:PC\|decodificador:decode_u0\|branch_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718939142947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718939142947 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718939143813 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718939144002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718939144140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 21:05:44 2024 " "Processing ended: Thu Jun 20 21:05:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718939144140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718939144140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718939144140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1718939144140 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1718939145142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718939145149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 21:05:45 2024 " "Processing started: Thu Jun 20 21:05:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718939145149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1718939145149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off monociclo -c monociclo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off monociclo -c monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1718939145149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1718939145965 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "monociclo_8_1200mv_85c_slow.vo C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/simulation/modelsim/ simulation " "Generated file monociclo_8_1200mv_85c_slow.vo in folder \"C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1718939146575 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "monociclo_8_1200mv_0c_slow.vo C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/simulation/modelsim/ simulation " "Generated file monociclo_8_1200mv_0c_slow.vo in folder \"C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1718939146963 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "monociclo_min_1200mv_0c_fast.vo C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/simulation/modelsim/ simulation " "Generated file monociclo_min_1200mv_0c_fast.vo in folder \"C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1718939147349 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "monociclo.vo C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/simulation/modelsim/ simulation " "Generated file monociclo.vo in folder \"C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1718939147737 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "monociclo_8_1200mv_85c_v_slow.sdo C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/simulation/modelsim/ simulation " "Generated file monociclo_8_1200mv_85c_v_slow.sdo in folder \"C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1718939148034 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "monociclo_8_1200mv_0c_v_slow.sdo C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/simulation/modelsim/ simulation " "Generated file monociclo_8_1200mv_0c_v_slow.sdo in folder \"C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1718939148355 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "monociclo_min_1200mv_0c_v_fast.sdo C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/simulation/modelsim/ simulation " "Generated file monociclo_min_1200mv_0c_v_fast.sdo in folder \"C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1718939148666 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "monociclo_v.sdo C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/simulation/modelsim/ simulation " "Generated file monociclo_v.sdo in folder \"C:/intelFPGA_lite/18.0/Practicas/monociclo_fpga_cyclone4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1718939149009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718939149084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 21:05:49 2024 " "Processing ended: Thu Jun 20 21:05:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718939149084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718939149084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718939149084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1718939149084 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus Prime Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1718939149720 ""}
