This directory has 4 files:
1.) 16 bit multiplier using combinational Karatsuba algorithm in Verilog HDL and its testbench
2.) 32 bit multiplier using Karatsuba algorithm using sequential circuit and its testbench
