vhdl xil_defaultlib  \
"d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/reg_file/ip/reg_file_blk_mem_gen_0_0/reg_file_blk_mem_gen_0_0_sim_netlist.vhdl" \
"../../../bd/reg_file/sim/reg_file.vhd" \

nosort
