/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  reg [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [22:0] celloutsig_0_34z;
  wire [14:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_10z ? celloutsig_0_14z : celloutsig_0_9z[1];
  assign celloutsig_1_19z = celloutsig_1_3z ? celloutsig_1_4z : celloutsig_1_0z;
  assign celloutsig_0_24z = celloutsig_0_1z ? celloutsig_0_15z : celloutsig_0_6z[2];
  assign celloutsig_0_33z = ~(celloutsig_0_2z[0] & celloutsig_0_30z);
  assign celloutsig_1_7z = ~(celloutsig_1_0z & celloutsig_1_2z);
  assign celloutsig_0_27z = ~(celloutsig_0_21z[1] & celloutsig_0_5z);
  assign celloutsig_0_7z = !(celloutsig_0_1z ? in_data[85] : celloutsig_0_4z[4]);
  assign celloutsig_0_1z = !(in_data[93] ? celloutsig_0_0z : in_data[20]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z | celloutsig_1_2z);
  assign celloutsig_1_5z = ~(celloutsig_1_1z[4] | celloutsig_1_0z);
  assign celloutsig_1_14z = ~((celloutsig_1_7z | celloutsig_1_3z) & in_data[129]);
  assign celloutsig_1_9z = ~((celloutsig_1_6z | celloutsig_1_6z) & (celloutsig_1_5z | celloutsig_1_4z));
  assign celloutsig_0_5z = ~((celloutsig_0_2z[2] | celloutsig_0_4z[0]) & (celloutsig_0_4z[5] | celloutsig_0_3z[4]));
  assign celloutsig_0_8z = ~((celloutsig_0_1z | celloutsig_0_2z[0]) & (celloutsig_0_6z[1] | celloutsig_0_0z));
  assign celloutsig_0_18z = ~((celloutsig_0_10z | celloutsig_0_1z) & (celloutsig_0_6z[1] | celloutsig_0_6z[1]));
  assign celloutsig_0_4z = { celloutsig_0_3z[4:1], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[82], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_18z = { in_data[158:154], celloutsig_1_4z } <= { celloutsig_1_10z[5:2], celloutsig_1_14z, celloutsig_1_17z };
  assign celloutsig_1_17z = { celloutsig_1_8z[5:4], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z } && { celloutsig_1_1z[4:1], celloutsig_1_9z };
  assign celloutsig_0_15z = { in_data[71:56], celloutsig_0_11z, celloutsig_0_1z } && { celloutsig_0_9z[6:2], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_12z = ! { in_data[37], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_1_2z = { celloutsig_1_1z[5:4], celloutsig_1_0z } < in_data[118:116];
  assign celloutsig_0_10z = { in_data[77:75], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z } < { celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_30z = celloutsig_0_4z[0] & ~(celloutsig_0_10z);
  assign celloutsig_0_17z = celloutsig_0_9z[0] & ~(celloutsig_0_9z[3]);
  assign celloutsig_1_8z = { celloutsig_1_1z[3:0], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z } % { 1'h1, in_data[176:168], celloutsig_1_5z };
  assign celloutsig_0_6z = { celloutsig_0_4z[5:4], celloutsig_0_1z } % { 1'h1, celloutsig_0_2z[0], in_data[0] };
  assign celloutsig_0_25z = in_data[78:75] % { 1'h1, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_24z };
  assign celloutsig_0_3z[14:1] = in_data[73] ? { in_data[72:62], celloutsig_0_2z } : { in_data[84:75], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_9z = celloutsig_0_2z[2] ? celloutsig_0_3z[14:8] : { celloutsig_0_2z[1:0], 1'h0, celloutsig_0_2z[1:0], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z } !== { in_data[116:113], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_14z = celloutsig_0_3z[8:3] !== { celloutsig_0_9z[6:2], celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_3z[9:7], celloutsig_0_7z } | in_data[71:68];
  assign celloutsig_0_13z = | { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_16z = | { celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_4z[2:1] };
  assign celloutsig_1_4z = ~^ { in_data[166], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_34z = { celloutsig_0_9z[4:1], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_30z, celloutsig_0_31z, celloutsig_0_15z, celloutsig_0_9z } >> { in_data[41:28], celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_1_1z = { in_data[135:131], celloutsig_1_0z } >> { in_data[148:146], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_21z = { celloutsig_0_2z, celloutsig_0_20z } >> { celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z } ~^ in_data[178:171];
  assign celloutsig_0_0z = ~((in_data[35] & in_data[59]) | in_data[37]);
  assign celloutsig_1_0z = ~((in_data[104] & in_data[166]) | in_data[161]);
  assign celloutsig_0_20z = ~((celloutsig_0_6z[2] & celloutsig_0_5z) | celloutsig_0_13z);
  always_latch
    if (clkin_data[0]) celloutsig_0_2z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_3z[0] = celloutsig_0_0z;
  assign { out_data[128], out_data[96], out_data[32], out_data[22:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
