#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Tue Mar  5 17:54:32 2019
# Process ID: 9044
# Current directory: Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11356 Z:\CS-401-1-CompArch\MIPS3\modified__mips_fpga_nexsys4_ddr\mips.xpr
# Log file: Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/vivado.log
# Journal file: Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 880.457 ; gain = 138.684
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile_2.dat'
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile_3.dat'
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile_4.dat'
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile_5.dat'
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim/memfile_6.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfc6d33675f34e59a51d26a1983c03b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_testbench_behav xil_defaultlib.mips_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_testbench_behav -key {Behavioral:sim_1:Functional:mips_testbench} -tclbatch {mips_testbench.tcl} -view {Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/simulation_waveform_order.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config Z:/CS-401-1-CompArch/MIPS3/modified__mips_fpga_nexsys4_ddr/simulation_waveform_order.wcfg
source mips_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 908.137 ; gain = 14.688
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  5 18:00:58 2019...
