

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Wed Oct 20 11:53:55 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.325 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    66676|    66870| 0.422 ms | 0.423 ms |  66676|  66870|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-------+-------+----------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
        |       Instance       |   Module  |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
        +----------------------+-----------+---------+---------+----------+----------+-------+-------+----------+
        |grp_myproject_fu_227  |myproject  |    64300|    64494| 0.407 ms | 0.408 ms |  32456|  64289| dataflow |
        +----------------------+-----------+---------+---------+----------+----------+-------+-------+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2352|     2352|         3|          -|          -|   784|    no    |
        |- Loop 2  |       20|       20|         2|          -|          -|    10|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     55|    -|
|FIFO             |        1|      -|     101|    382|    -|
|Instance         |      244|    125|   50097|  48863|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    161|    -|
|Register         |        -|      -|     223|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      245|    125|   50421|  49461|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       87|     56|      47|     92|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+------------------------------+---------+-------+-------+-------+-----+
    |              Instance              |            Module            | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +------------------------------------+------------------------------+---------+-------+-------+-------+-----+
    |grp_myproject_fu_227                |myproject                     |      240|    125|  49907|  48628|    0|
    |myproject_axi_AXILiteS_s_axi_U      |myproject_axi_AXILiteS_s_axi  |        4|      0|    190|    180|    0|
    |myproject_axi_mux_104_16_1_1_U1203  |myproject_axi_mux_104_16_1_1  |        0|      0|      0|     55|    0|
    +------------------------------------+------------------------------+---------+-------+-------+-------+-----+
    |Total                               |                              |      244|    125|  50097|  48863|    0|
    +------------------------------------+------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------------+---------+----+----+-----+------+-----+---------+
    |             Name            | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------------------+---------+----+----+-----+------+-----+---------+
    |in_local_V_data_0_V_fifo_U   |        1|  41|   0|    -|   784|    8|     6272|
    |out_local_V_data_0_V_fifo_U  |        0|   6|   0|    -|    10|   16|      160|
    |out_local_V_data_1_V_fifo_U  |        0|   6|   0|    -|    10|   16|      160|
    |out_local_V_data_2_V_fifo_U  |        0|   6|   0|    -|    10|   16|      160|
    |out_local_V_data_3_V_fifo_U  |        0|   6|   0|    -|    10|   16|      160|
    |out_local_V_data_4_V_fifo_U  |        0|   6|   0|    -|    10|   16|      160|
    |out_local_V_data_5_V_fifo_U  |        0|   6|   0|    -|    10|   16|      160|
    |out_local_V_data_6_V_fifo_U  |        0|   6|   0|    -|    10|   16|      160|
    |out_local_V_data_7_V_fifo_U  |        0|   6|   0|    -|    10|   16|      160|
    |out_local_V_data_8_V_fifo_U  |        0|   6|   0|    -|    10|   16|      160|
    |out_local_V_data_9_V_fifo_U  |        0|   6|   0|    -|    10|   16|      160|
    +-----------------------------+---------+----+----+-----+------+-----+---------+
    |Total                        |        1| 101|   0|    0|   884|  168|     7872|
    +-----------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_268_p2                            |     +    |      0|  0|  14|          10|           1|
    |j_fu_325_p2                            |     +    |      0|  0|  13|           4|           1|
    |io_acc_block_signal_op64               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln21_fu_262_p2                    |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln34_fu_319_p2                    |   icmp   |      0|  0|   9|           4|           4|
    |ap_sync_grp_myproject_fu_227_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_myproject_fu_227_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0|  55|          31|          18|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  44|          9|    1|          9|
    |i_0_reg_204                 |   9|          2|   10|         20|
    |in_local_V_data_0_V_read    |   9|          2|    1|          2|
    |j3_0_reg_215                |   9|          2|    4|          8|
    |out_local_V_data_0_V_write  |   9|          2|    1|          2|
    |out_local_V_data_1_V_write  |   9|          2|    1|          2|
    |out_local_V_data_2_V_write  |   9|          2|    1|          2|
    |out_local_V_data_3_V_write  |   9|          2|    1|          2|
    |out_local_V_data_4_V_write  |   9|          2|    1|          2|
    |out_local_V_data_5_V_write  |   9|          2|    1|          2|
    |out_local_V_data_6_V_write  |   9|          2|    1|          2|
    |out_local_V_data_7_V_write  |   9|          2|    1|          2|
    |out_local_V_data_8_V_write  |   9|          2|    1|          2|
    |out_local_V_data_9_V_write  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 161|         35|   26|         59|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   8|   0|    8|          0|
    |ap_sync_reg_grp_myproject_fu_227_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_myproject_fu_227_ap_ready  |   1|   0|    1|          0|
    |ctype_data_V_reg_431                       |   8|   0|    8|          0|
    |grp_myproject_fu_227_ap_start_reg          |   1|   0|    1|          0|
    |i_0_reg_204                                |  10|   0|   10|          0|
    |i_reg_421                                  |  10|   0|   10|          0|
    |j3_0_reg_215                               |   4|   0|    4|          0|
    |j_reg_489                                  |   4|   0|    4|          0|
    |tmp_data_V_0_reg_436                       |  16|   0|   16|          0|
    |tmp_data_V_1_reg_441                       |  16|   0|   16|          0|
    |tmp_data_V_2_reg_446                       |  16|   0|   16|          0|
    |tmp_data_V_3_reg_451                       |  16|   0|   16|          0|
    |tmp_data_V_4_reg_456                       |  16|   0|   16|          0|
    |tmp_data_V_5_reg_461                       |  16|   0|   16|          0|
    |tmp_data_V_6_reg_466                       |  16|   0|   16|          0|
    |tmp_data_V_7_reg_471                       |  16|   0|   16|          0|
    |tmp_data_V_8_reg_476                       |  16|   0|   16|          0|
    |tmp_data_V_98_reg_481                      |  16|   0|   16|          0|
    |tmp_reg_494                                |  16|   0|   16|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 223|   0|  223|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object |    C Type    |
+------------------------+-----+-----+--------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   12|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   12|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |    AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_none | myproject_axi | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none | myproject_axi | return value |
+------------------------+-----+-----+--------------+---------------+--------------+

