{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756657864259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756657864259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 31 23:31:03 2025 " "Processing started: Sun Aug 31 23:31:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756657864259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756657864259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756657864259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756657868660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756657868660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_cycle " "Found entity 1: fetch_cycle" {  } { { "fetch_cycle.v" "" { Text "E:/pipeline/fetch_cycle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756657911734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756657911734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cycle " "Found entity 1: decode_cycle" {  } { { "decode_cycle.v" "" { Text "E:/pipeline/decode_cycle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756657911739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756657911739 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "execute_cycle.v(34) " "Verilog HDL warning at execute_cycle.v(34): extended using \"x\" or \"z\"" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1756657911742 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "execute_cycle.v(45) " "Verilog HDL warning at execute_cycle.v(45): extended using \"x\" or \"z\"" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1756657911743 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "execute_cycle.v(64) " "Verilog HDL warning at execute_cycle.v(64): extended using \"x\" or \"z\"" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1756657911743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file execute_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute_cycle " "Found entity 1: execute_cycle" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756657911744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756657911744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_cycle " "Found entity 1: memory_cycle" {  } { { "memory_cycle.v" "" { Text "E:/pipeline/memory_cycle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756657911767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756657911767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "writeback_cycle.v(15) " "Verilog HDL warning at writeback_cycle.v(15): extended using \"x\" or \"z\"" {  } { { "writeback_cycle.v" "" { Text "E:/pipeline/writeback_cycle.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1756657911770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeback_cycle " "Found entity 1: writeback_cycle" {  } { { "writeback_cycle.v" "" { Text "E:/pipeline/writeback_cycle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756657911771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756657911771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.v" "" { Text "E:/pipeline/hazard_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756657911775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756657911775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_pipeline " "Found entity 1: riscv_pipeline" {  } { { "riscv_pipeline.v" "" { Text "E:/pipeline/riscv_pipeline.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756657911799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756657911799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_pipeline " "Elaborating entity \"riscv_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756657911925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_cycle fetch_cycle:fetch " "Elaborating entity \"fetch_cycle\" for hierarchy \"fetch_cycle:fetch\"" {  } { { "riscv_pipeline.v" "fetch" { Text "E:/pipeline/riscv_pipeline.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756657911982 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "imem fetch_cycle.v(22) " "Verilog HDL warning at fetch_cycle.v(22): object imem used but never assigned" {  } { { "fetch_cycle.v" "" { Text "E:/pipeline/fetch_cycle.v" 22 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1756657912019 "|fetch_cycle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cycle decode_cycle:decode " "Elaborating entity \"decode_cycle\" for hierarchy \"decode_cycle:decode\"" {  } { { "riscv_pipeline.v" "decode" { Text "E:/pipeline/riscv_pipeline.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756657912021 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instr_D decode_cycle.v(49) " "Verilog HDL Always Construct warning at decode_cycle.v(49): variable \"Instr_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decode_cycle.v" "" { Text "E:/pipeline/decode_cycle.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912042 "|riscv_pipeline|decode_cycle:decode"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instr_D decode_cycle.v(50) " "Verilog HDL Always Construct warning at decode_cycle.v(50): variable \"Instr_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decode_cycle.v" "" { Text "E:/pipeline/decode_cycle.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912043 "|riscv_pipeline|decode_cycle:decode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i decode_cycle.v(66) " "Verilog HDL Always Construct warning at decode_cycle.v(66): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "decode_cycle.v" "" { Text "E:/pipeline/decode_cycle.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1756657912054 "|riscv_pipeline|decode_cycle:decode"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instr_D decode_cycle.v(78) " "Verilog HDL Always Construct warning at decode_cycle.v(78): variable \"Instr_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decode_cycle.v" "" { Text "E:/pipeline/decode_cycle.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912061 "|riscv_pipeline|decode_cycle:decode"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instr_D decode_cycle.v(79) " "Verilog HDL Always Construct warning at decode_cycle.v(79): variable \"Instr_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decode_cycle.v" "" { Text "E:/pipeline/decode_cycle.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912061 "|riscv_pipeline|decode_cycle:decode"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instr_D decode_cycle.v(80) " "Verilog HDL Always Construct warning at decode_cycle.v(80): variable \"Instr_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decode_cycle.v" "" { Text "E:/pipeline/decode_cycle.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912061 "|riscv_pipeline|decode_cycle:decode"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instr_D decode_cycle.v(81) " "Verilog HDL Always Construct warning at decode_cycle.v(81): variable \"Instr_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decode_cycle.v" "" { Text "E:/pipeline/decode_cycle.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912062 "|riscv_pipeline|decode_cycle:decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_cycle execute_cycle:execute " "Elaborating entity \"execute_cycle\" for hierarchy \"execute_cycle:execute\"" {  } { { "riscv_pipeline.v" "execute" { Text "E:/pipeline/riscv_pipeline.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756657912338 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RD1_E execute_cycle.v(31) " "Verilog HDL Always Construct warning at execute_cycle.v(31): variable \"RD1_E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912340 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ResultW execute_cycle.v(32) " "Verilog HDL Always Construct warning at execute_cycle.v(32): variable \"ResultW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912340 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_Result_M execute_cycle.v(33) " "Verilog HDL Always Construct warning at execute_cycle.v(33): variable \"ALU_Result_M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912340 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RD2_E execute_cycle.v(42) " "Verilog HDL Always Construct warning at execute_cycle.v(42): variable \"RD2_E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912341 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ResultW execute_cycle.v(43) " "Verilog HDL Always Construct warning at execute_cycle.v(43): variable \"ResultW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912341 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_Result_M execute_cycle.v(44) " "Verilog HDL Always Construct warning at execute_cycle.v(44): variable \"ALU_Result_M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912342 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Src_A execute_cycle.v(56) " "Verilog HDL Always Construct warning at execute_cycle.v(56): variable \"Src_A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912343 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Src_B execute_cycle.v(56) " "Verilog HDL Always Construct warning at execute_cycle.v(56): variable \"Src_B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912343 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Src_A execute_cycle.v(57) " "Verilog HDL Always Construct warning at execute_cycle.v(57): variable \"Src_A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912345 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Src_B execute_cycle.v(57) " "Verilog HDL Always Construct warning at execute_cycle.v(57): variable \"Src_B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912345 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Src_A execute_cycle.v(58) " "Verilog HDL Always Construct warning at execute_cycle.v(58): variable \"Src_A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912345 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Src_B execute_cycle.v(58) " "Verilog HDL Always Construct warning at execute_cycle.v(58): variable \"Src_B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912345 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Src_A execute_cycle.v(59) " "Verilog HDL Always Construct warning at execute_cycle.v(59): variable \"Src_A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912346 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Src_B execute_cycle.v(59) " "Verilog HDL Always Construct warning at execute_cycle.v(59): variable \"Src_B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912346 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Src_A execute_cycle.v(60) " "Verilog HDL Always Construct warning at execute_cycle.v(60): variable \"Src_A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912346 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Src_B execute_cycle.v(60) " "Verilog HDL Always Construct warning at execute_cycle.v(60): variable \"Src_B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912346 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Src_A execute_cycle.v(61) " "Verilog HDL Always Construct warning at execute_cycle.v(61): variable \"Src_A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912346 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Src_B execute_cycle.v(61) " "Verilog HDL Always Construct warning at execute_cycle.v(61): variable \"Src_B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912346 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Src_A execute_cycle.v(62) " "Verilog HDL Always Construct warning at execute_cycle.v(62): variable \"Src_A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912347 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Src_B execute_cycle.v(62) " "Verilog HDL Always Construct warning at execute_cycle.v(62): variable \"Src_B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912347 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Src_A execute_cycle.v(63) " "Verilog HDL Always Construct warning at execute_cycle.v(63): variable \"Src_A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912347 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Src_B execute_cycle.v(63) " "Verilog HDL Always Construct warning at execute_cycle.v(63): variable \"Src_B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912347 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Zero_E execute_cycle.v(73) " "Verilog HDL Always Construct warning at execute_cycle.v(73): variable \"Zero_E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912349 "|riscv_pipeline|execute_cycle:execute"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Zero_E execute_cycle.v(74) " "Verilog HDL Always Construct warning at execute_cycle.v(74): variable \"Zero_E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "execute_cycle.v" "" { Text "E:/pipeline/execute_cycle.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912349 "|riscv_pipeline|execute_cycle:execute"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_cycle memory_cycle:memory " "Elaborating entity \"memory_cycle\" for hierarchy \"memory_cycle:memory\"" {  } { { "riscv_pipeline.v" "memory" { Text "E:/pipeline/riscv_pipeline.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756657912391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback_cycle writeback_cycle:writeback " "Elaborating entity \"writeback_cycle\" for hierarchy \"writeback_cycle:writeback\"" {  } { { "riscv_pipeline.v" "writeback" { Text "E:/pipeline/riscv_pipeline.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756657912442 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_Result_W writeback_cycle.v(12) " "Verilog HDL Always Construct warning at writeback_cycle.v(12): variable \"ALU_Result_W\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "writeback_cycle.v" "" { Text "E:/pipeline/writeback_cycle.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912443 "|riscv_pipeline|writeback_cycle:writeback"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ReadData_W writeback_cycle.v(13) " "Verilog HDL Always Construct warning at writeback_cycle.v(13): variable \"ReadData_W\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "writeback_cycle.v" "" { Text "E:/pipeline/writeback_cycle.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912443 "|riscv_pipeline|writeback_cycle:writeback"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PCPlus4_W writeback_cycle.v(14) " "Verilog HDL Always Construct warning at writeback_cycle.v(14): variable \"PCPlus4_W\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "writeback_cycle.v" "" { Text "E:/pipeline/writeback_cycle.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912443 "|riscv_pipeline|writeback_cycle:writeback"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit hazard_unit:hazard " "Elaborating entity \"hazard_unit\" for hierarchy \"hazard_unit:hazard\"" {  } { { "riscv_pipeline.v" "hazard" { Text "E:/pipeline/riscv_pipeline.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756657912459 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rd_M hazard_unit.v(13) " "Verilog HDL Always Construct warning at hazard_unit.v(13): variable \"Rd_M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hazard_unit.v" "" { Text "E:/pipeline/hazard_unit.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912460 "|riscv_pipeline|hazard_unit:hazard"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RegWrite_M hazard_unit.v(13) " "Verilog HDL Always Construct warning at hazard_unit.v(13): variable \"RegWrite_M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hazard_unit.v" "" { Text "E:/pipeline/hazard_unit.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912460 "|riscv_pipeline|hazard_unit:hazard"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rd_W hazard_unit.v(14) " "Verilog HDL Always Construct warning at hazard_unit.v(14): variable \"Rd_W\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hazard_unit.v" "" { Text "E:/pipeline/hazard_unit.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912460 "|riscv_pipeline|hazard_unit:hazard"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RegWrite_W hazard_unit.v(14) " "Verilog HDL Always Construct warning at hazard_unit.v(14): variable \"RegWrite_W\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hazard_unit.v" "" { Text "E:/pipeline/hazard_unit.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912461 "|riscv_pipeline|hazard_unit:hazard"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rd_M hazard_unit.v(19) " "Verilog HDL Always Construct warning at hazard_unit.v(19): variable \"Rd_M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hazard_unit.v" "" { Text "E:/pipeline/hazard_unit.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912461 "|riscv_pipeline|hazard_unit:hazard"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RegWrite_M hazard_unit.v(19) " "Verilog HDL Always Construct warning at hazard_unit.v(19): variable \"RegWrite_M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hazard_unit.v" "" { Text "E:/pipeline/hazard_unit.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912461 "|riscv_pipeline|hazard_unit:hazard"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rd_W hazard_unit.v(20) " "Verilog HDL Always Construct warning at hazard_unit.v(20): variable \"Rd_W\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hazard_unit.v" "" { Text "E:/pipeline/hazard_unit.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912462 "|riscv_pipeline|hazard_unit:hazard"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RegWrite_W hazard_unit.v(20) " "Verilog HDL Always Construct warning at hazard_unit.v(20): variable \"RegWrite_W\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hazard_unit.v" "" { Text "E:/pipeline/hazard_unit.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1756657912462 "|riscv_pipeline|hazard_unit:hazard"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/pipeline/output_files/pipeline.map.smsg " "Generated suppressed messages file E:/pipeline/output_files/pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756657914149 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756657914702 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756657914702 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "riscv_pipeline.v" "" { Text "E:/pipeline/riscv_pipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756657915305 "|riscv_pipeline|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "riscv_pipeline.v" "" { Text "E:/pipeline/riscv_pipeline.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756657915305 "|riscv_pipeline|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1756657915305 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756657915307 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756657915307 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756657915307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756657915342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 31 23:31:55 2025 " "Processing ended: Sun Aug 31 23:31:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756657915342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756657915342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756657915342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756657915342 ""}
